GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\accTempRegs.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\alu.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkDiv.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\clockReset.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuMicrocycle.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v'
Undeclared symbol 'carryFlag', assumed default net type 'wire'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":182)
WARN  (EX3638) : 'carryFlag' is already implicitly declared on line 182("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":212)
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\drv7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\io.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\mux7seg.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\ram.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\registerFile.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\stack.v'
Analyzing Verilog file 'F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v'
Compiling module 'cpuTopWith7seg'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":1)
Compiling module 'clkDiv'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\clkDiv.v":1)
Compiling module 'toggle'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\toggle.v":1)
Compiling module 'debounce'("F:\@Tanuki_Bayashin\FPGA\TB4004\src\debounce.v":1)
ERROR (EX3990) : Cannot find port 'inc' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":42)
'pc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v":1)
ERROR (EX3990) : Cannot find port 'load' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":43)
'pc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v":1)
ERROR (EX3990) : Cannot find port 'loadData' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":44)
'pc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\pc.v":1)
WARN  (EX3073) : Port 'cycle' remains unconnected for this instance("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":46)
ERROR (EX3990) : Cannot find port 'clk' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":52)
'rom' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\rom.v":1)
ERROR (EX3990) : Cannot find port 'immFetchActive' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":235)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
ERROR (EX3990) : Cannot find port 'immAddr' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":236)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
ERROR (EX3990) : Cannot find port 'needImm' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":237)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
ERROR (EX3990) : Cannot find port 'pcLoad' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":240)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
ERROR (EX3990) : Cannot find port 'pcLoadData' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":241)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
ERROR (EX3990) : Cannot find port 'stackPush' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":242)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
ERROR (EX3990) : Cannot find port 'stackPop' on this module("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTop.v":243)
'decoderWithCc' is declared here("F:\@Tanuki_Bayashin\FPGA\TB4004\src\decoderWithCc.v":1)
Module 'cpuTopWith7seg' remains a black box due to errors in its contents("F:\@Tanuki_Bayashin\FPGA\TB4004\src\cpuTopWith7seg.v":1)
GowinSynthesis finish
