Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/tb_rca4_isim_beh.exe -prj /home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/tb_rca4_beh.prj work.tb_rca4 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/Half_Adder.vhd" into library work
Parsing VHDL file "/home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/Full_Adder.vhd" into library work
Parsing VHDL file "/home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/Ripple_Carry_Adder_4bit.vhd" into library work
Parsing VHDL file "/home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/tb_rca4.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96752 KB
Fuse CPU Usage: 1240 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture dataflow of entity Half_Adder [half_adder_default]
Compiling architecture structure of entity Full_Adder [full_adder_default]
Compiling architecture structure of entity Ripple_Carry_Adder_4bit [ripple_carry_adder_4bit_default]
Compiling architecture behavioral of entity tb_rca4
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable /home/ise/VM/computer-architecture-lab_2025_Fall/S05/rippl_adder/tb_rca4_isim_beh.exe
Fuse Memory Usage: 111952 KB
Fuse CPU Usage: 1490 ms
GCC CPU Usage: 2090 ms
