Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 00:56:20 2020
| Host         : Pine-Ripper running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file nexys4fpga_v2_timing_summary_routed.rpt -pb nexys4fpga_v2_timing_summary_routed.pb -rpx nexys4fpga_v2_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys4fpga_v2
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1340 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.249        0.000                      0                 2576        0.030        0.000                      0                 2576        3.000        0.000                       0                  1346  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_110_clk_wiz_0     {0.000 4.545}        9.091           110.000         
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_110_clk_wiz_0_1   {0.000 4.545}        9.091           110.000         
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_110_clk_wiz_0           3.249        0.000                      0                 2576        0.101        0.000                      0                 2576        4.045        0.000                       0                  1342  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_110_clk_wiz_0_1         3.249        0.000                      0                 2576        0.101        0.000                      0                 2576        4.045        0.000                       0                  1342  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_110_clk_wiz_0_1  clk_110_clk_wiz_0          3.249        0.000                      0                 2576        0.030        0.000                      0                 2576  
clk_110_clk_wiz_0    clk_110_clk_wiz_0_1        3.249        0.000                      0                 2576        0.030        0.000                      0                 2576  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0
  To Clock:  clk_110_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[15][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.642ns (12.704%)  route 4.411ns (87.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.978     4.222    JA_OBUF[5]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X12Y81         FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[15][1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][0]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][10]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][11]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][9]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[11][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.642ns (12.905%)  route 4.333ns (87.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 7.586 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.900     4.144    OUTMUX/JA_OBUF[1]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.515     7.586    OUTMUX/JA_OBUF[0]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/C
                         clock pessimism              0.480     8.066    
                         clock uncertainty           -0.070     7.996    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     7.472    OUTMUX/operands_dly_reg[11][8]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][11]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][14]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][2]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.342ns (69.152%)  route 0.153ns (30.848%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X15Y98         FDRE                                         r  OUTMUX/result_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[6]/Q
                         net (fo=1, routed)           0.152    -0.295    OUTMUX/result_dly[6]
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.250    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.139 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.139    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.094 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.094    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.194    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.078    -0.343    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.473    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.604    -0.560    JA_OBUF[4]
    SLICE_X4Y99          FDRE                                         r  position_tmp_transpose_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  position_tmp_transpose_reg[2][4]/Q
                         net (fo=1, routed)           0.053    -0.366    position_tmp_transpose_reg[2][4]
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.045    -0.321 r  position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    position[2]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092    -0.455    position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_110
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y110        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.369    OUTMUX/BINBCD/bcd_converter_out[0]
    SLICE_X10Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  OUTMUX/BINBCD/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    OUTMUX/BINBCD_n_2
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.120    -0.464    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.434    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 OUTMUX/bcd_converter_in_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X13Y96         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/bcd_converter_in_delay_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.350    OUTMUX/BINBCD/Q[10]
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  OUTMUX/BINBCD/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    OUTMUX/BINBCD/bin_reg[10]_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.846    -0.827    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.452    OUTMUX/BINBCD/bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.100    -0.326    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.430    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_110
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.432    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_110_clk_wiz_0
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y16   generated_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X1Y77      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X0Y104     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X3Y100     DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y103     DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y103     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y111    OUTMUX/BINBCD/bcd_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y111    OUTMUX/BINBCD/bcd_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y108     SSB/Digit0/seg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y109     SSB/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X8Y80      inputs_reg[11][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X8Y80      inputs_reg[11][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X8Y80      inputs_reg[11][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0_1
  To Clock:  clk_110_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.045ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[15][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.642ns (12.704%)  route 4.411ns (87.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.978     4.222    JA_OBUF[5]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.996    
    SLICE_X12Y81         FDRE (Setup_fdre_C_R)       -0.524     7.472    inputs_reg[15][1]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.998    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.474    OUTMUX/operands_dly_reg[15][0]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.998    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.474    OUTMUX/operands_dly_reg[15][10]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.998    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.474    OUTMUX/operands_dly_reg[15][11]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.998    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.474    OUTMUX/operands_dly_reg[15][9]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.329ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[11][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.642ns (12.905%)  route 4.333ns (87.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 7.586 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.900     4.144    OUTMUX/JA_OBUF[1]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.515     7.586    OUTMUX/JA_OBUF[0]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/C
                         clock pessimism              0.480     8.066    
                         clock uncertainty           -0.070     7.997    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[11][8]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  3.329    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.996    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.472    inputs_reg[13][11]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.996    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.472    inputs_reg[13][14]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.996    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.472    inputs_reg[13][1]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.996    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.472    inputs_reg[13][2]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.342ns (69.152%)  route 0.153ns (30.848%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X15Y98         FDRE                                         r  OUTMUX/result_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[6]/Q
                         net (fo=1, routed)           0.152    -0.295    OUTMUX/result_dly[6]
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.250    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.139 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.139    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.094 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.094    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.194    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.078    -0.343    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.473    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.604    -0.560    JA_OBUF[4]
    SLICE_X4Y99          FDRE                                         r  position_tmp_transpose_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  position_tmp_transpose_reg[2][4]/Q
                         net (fo=1, routed)           0.053    -0.366    position_tmp_transpose_reg[2][4]
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.045    -0.321 r  position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    position[2]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/C
                         clock pessimism              0.251    -0.547    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092    -0.455    position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_110
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y110        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.369    OUTMUX/BINBCD/bcd_converter_out[0]
    SLICE_X10Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  OUTMUX/BINBCD/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    OUTMUX/BINBCD_n_2
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.120    -0.464    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.434    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.462    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 OUTMUX/bcd_converter_in_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X13Y96         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/bcd_converter_in_delay_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.350    OUTMUX/BINBCD/Q[10]
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  OUTMUX/BINBCD/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    OUTMUX/BINBCD/bin_reg[10]_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.846    -0.827    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/C
                         clock pessimism              0.254    -0.573    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.452    OUTMUX/BINBCD/bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.100    -0.326    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.254    -0.551    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.430    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_110
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.432    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_110_clk_wiz_0_1
Waveform(ns):       { 0.000 4.545 }
Period(ns):         9.091
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.091       6.936      BUFGCTRL_X0Y16   generated_clock/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.091       7.842      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X1Y77      DB/is_top_cnt_reached_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X0Y104     DB/pbtn_db_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X3Y100     DB/pbtn_db_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y103     DB/pbtn_db_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X2Y103     DB/pbtn_db_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.091       8.091      SLICE_X10Y107    OUTMUX/BINBCD/bcd_reg_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.091       204.269    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y81      DB/pbtn_db_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X1Y82      DB/pbtn_db_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y111    OUTMUX/BINBCD/bcd_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y111    OUTMUX/BINBCD/bcd_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y113    OUTMUX/BINBCD/bcd_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X10Y80     OUTMUX/operands_dly_reg[11][15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y108     SSB/Digit0/seg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X2Y109     SSB/clk_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X8Y80      inputs_reg[11][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X8Y80      inputs_reg[11][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.545       4.045      SLICE_X8Y80      inputs_reg[11][4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generated_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   generated_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  generated_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0_1
  To Clock:  clk_110_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[15][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.642ns (12.704%)  route 4.411ns (87.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.978     4.222    JA_OBUF[5]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X12Y81         FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[15][1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][0]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][10]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][11]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][9]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[11][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.642ns (12.905%)  route 4.333ns (87.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 7.586 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.900     4.144    OUTMUX/JA_OBUF[1]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.515     7.586    OUTMUX/JA_OBUF[0]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/C
                         clock pessimism              0.480     8.066    
                         clock uncertainty           -0.070     7.996    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     7.472    OUTMUX/operands_dly_reg[11][8]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][11]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][14]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0 rise@9.091ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][2]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.342ns (69.152%)  route 0.153ns (30.848%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X15Y98         FDRE                                         r  OUTMUX/result_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[6]/Q
                         net (fo=1, routed)           0.152    -0.295    OUTMUX/result_dly[6]
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.250    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.139 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.139    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.094 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.094    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.070    -0.253    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.124    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.078    -0.343    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.403    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.604    -0.560    JA_OBUF[4]
    SLICE_X4Y99          FDRE                                         r  position_tmp_transpose_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  position_tmp_transpose_reg[2][4]/Q
                         net (fo=1, routed)           0.053    -0.366    position_tmp_transpose_reg[2][4]
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.045    -0.321 r  position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    position[2]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.070    -0.477    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092    -0.385    position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_110
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y110        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.369    OUTMUX/BINBCD/bcd_converter_out[0]
    SLICE_X10Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  OUTMUX/BINBCD/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    OUTMUX/BINBCD_n_2
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.070    -0.514    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.120    -0.394    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.070    -0.484    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.364    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 OUTMUX/bcd_converter_in_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X13Y96         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/bcd_converter_in_delay_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.350    OUTMUX/BINBCD/Q[10]
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  OUTMUX/BINBCD/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    OUTMUX/BINBCD/bin_reg[10]_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.846    -0.827    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.070    -0.503    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.382    OUTMUX/BINBCD/bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.100    -0.326    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.070    -0.481    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.360    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0 rise@0.000ns - clk_110_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_110
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.362    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    





---------------------------------------------------------------------------------------------------
From Clock:  clk_110_clk_wiz_0
  To Clock:  clk_110_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[15][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.053ns  (logic 0.642ns (12.704%)  route 4.411ns (87.296%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.978     4.222    JA_OBUF[5]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X12Y81         FDRE                                         r  inputs_reg[15][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X12Y81         FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[15][1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.222    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][0]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][0]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][0]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][10]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][10]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][10]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][11]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][11]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[15][9]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.035ns  (logic 0.642ns (12.750%)  route 4.393ns (87.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 7.587 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.960     4.204    OUTMUX/JA_OBUF[1]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.516     7.587    OUTMUX/JA_OBUF[0]
    SLICE_X14Y82         FDRE                                         r  OUTMUX/operands_dly_reg[15][9]/C
                         clock pessimism              0.480     8.067    
                         clock uncertainty           -0.070     7.997    
    SLICE_X14Y82         FDRE (Setup_fdre_C_R)       -0.524     7.473    OUTMUX/operands_dly_reg[15][9]
  -------------------------------------------------------------------
                         required time                          7.473    
                         arrival time                          -4.204    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.328ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[11][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.975ns  (logic 0.642ns (12.905%)  route 4.333ns (87.095%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 7.586 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.900     4.144    OUTMUX/JA_OBUF[1]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.515     7.586    OUTMUX/JA_OBUF[0]
    SLICE_X10Y78         FDRE                                         r  OUTMUX/operands_dly_reg[11][8]/C
                         clock pessimism              0.480     8.066    
                         clock uncertainty           -0.070     7.996    
    SLICE_X10Y78         FDRE (Setup_fdre_C_R)       -0.524     7.472    OUTMUX/operands_dly_reg[11][8]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -4.144    
  -------------------------------------------------------------------
                         slack                                  3.328    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][11]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][11]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][11]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][14]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][14]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][14]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][1]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][1]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][1]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 DB/pbtn_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            inputs_reg[13][2]/R
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.091ns  (clk_110_clk_wiz_0_1 rise@9.091ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.922ns  (logic 0.642ns (13.043%)  route 4.280ns (86.957%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 7.585 - 9.091 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.709    -0.831    DB/clk_110
    SLICE_X2Y103         FDRE                                         r  DB/pbtn_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y103         FDRE (Prop_fdre_C_Q)         0.518    -0.313 r  DB/pbtn_db_reg[5]/Q
                         net (fo=2, routed)           0.433     0.120    DB/db_btns[5]
    SLICE_X2Y103         LUT2 (Prop_lut2_I0_O)        0.124     0.244 r  DB/JA_OBUF[5]_inst_i_1/O
                         net (fo=640, routed)         3.847     4.091    JA_OBUF[5]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      9.091     9.091 r  
    E3                                                0.000     9.091 r  clk (IN)
                         net (fo=0)                   0.000     9.091    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    10.502 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.664    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     4.340 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     5.979    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.070 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        1.514     7.585    JA_OBUF[4]
    SLICE_X8Y81          FDRE                                         r  inputs_reg[13][2]/C
                         clock pessimism              0.480     8.065    
                         clock uncertainty           -0.070     7.995    
    SLICE_X8Y81          FDRE (Setup_fdre_C_R)       -0.524     7.471    inputs_reg[13][2]
  -------------------------------------------------------------------
                         required time                          7.471    
                         arrival time                          -4.091    
  -------------------------------------------------------------------
                         slack                                  3.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 OUTMUX/result_dly_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/result_not_equal_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.342ns (69.152%)  route 0.153ns (30.848%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.576    -0.588    OUTMUX/JA_OBUF[0]
    SLICE_X15Y98         FDRE                                         r  OUTMUX/result_dly_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.447 r  OUTMUX/result_dly_reg[6]/Q
                         net (fo=1, routed)           0.152    -0.295    OUTMUX/result_dly[6]
    SLICE_X14Y99         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  OUTMUX/i__carry_i_2__14/O
                         net (fo=1, routed)           0.000    -0.250    OUTMUX/i__carry_i_2__14_n_0
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.111    -0.139 r  OUTMUX/result_not_equal0_inferred__15/i__carry/CO[3]
                         net (fo=1, routed)           0.001    -0.139    OUTMUX/result_not_equal0_inferred__15/i__carry_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045    -0.094 r  OUTMUX/result_not_equal0_inferred__15/i__carry__0/CO[1]
                         net (fo=1, routed)           0.000    -0.094    OUTMUX/result_not_equal0
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.841    -0.832    OUTMUX/JA_OBUF[0]
    SLICE_X14Y100        FDRE                                         r  OUTMUX/result_not_equal_reg[16]/C
                         clock pessimism              0.509    -0.323    
                         clock uncertainty            0.070    -0.253    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.129    -0.124    OUTMUX/result_not_equal_reg[16]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inputs_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/operands_dly_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.255%)  route 0.078ns (35.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.602    -0.562    JA_OBUF[4]
    SLICE_X7Y91          FDRE                                         r  inputs_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141    -0.421 r  inputs_reg[4][11]/Q
                         net (fo=5, routed)           0.078    -0.343    OUTMUX/inputs_reg[4][15][11]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.873    -0.800    OUTMUX/JA_OBUF[0]
    SLICE_X6Y91          FDRE                                         r  OUTMUX/operands_dly_reg[4][11]/C
                         clock pessimism              0.251    -0.549    
                         clock uncertainty            0.070    -0.479    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.076    -0.403    OUTMUX/operands_dly_reg[4][11]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 position_tmp_transpose_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            position_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.560ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.604    -0.560    JA_OBUF[4]
    SLICE_X4Y99          FDRE                                         r  position_tmp_transpose_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.419 r  position_tmp_transpose_reg[2][4]/Q
                         net (fo=1, routed)           0.053    -0.366    position_tmp_transpose_reg[2][4]
    SLICE_X5Y99          LUT5 (Prop_lut5_I2_O)        0.045    -0.321 r  position[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    position[2]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.875    -0.798    JA_OBUF[4]
    SLICE_X5Y99          FDRE                                         r  position_reg[2]/C
                         clock pessimism              0.251    -0.547    
                         clock uncertainty            0.070    -0.477    
    SLICE_X5Y99          FDRE (Hold_fdre_C_D)         0.092    -0.385    position_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 DB/shift_swtch13_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X4Y83          FDRE                                         r  DB/shift_swtch13_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_swtch13_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.371    DB/shift_swtch13[3]
    SLICE_X5Y83          LUT5 (Prop_lut5_I0_O)        0.045    -0.326 r  DB/swtch_db[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.326    DB/swtch_db[13]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.806    DB/clk_110
    SLICE_X5Y83          FDRE                                         r  DB/swtch_db_reg[13]/C
                         clock pessimism              0.253    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/swtch_db_reg[13]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.567    -0.597    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X11Y110        FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  OUTMUX/BINBCD/dat_bcd_o_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.369    OUTMUX/BINBCD/bcd_converter_out[0]
    SLICE_X10Y110        LUT2 (Prop_lut2_I0_O)        0.045    -0.324 r  OUTMUX/BINBCD/dig0[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.324    OUTMUX/BINBCD_n_2
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.838    -0.835    OUTMUX/JA_OBUF[0]
    SLICE_X10Y110        FDRE                                         r  OUTMUX/dig0_reg[0]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.070    -0.514    
    SLICE_X10Y110        FDRE (Hold_fdre_C_D)         0.120    -0.394    OUTMUX/dig0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 OUTMUX/decpts_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            SSB/Digit0/seg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/JA_OBUF[0]
    SLICE_X3Y108         FDSE                                         r  OUTMUX/decpts_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDSE (Prop_fdse_C_Q)         0.141    -0.426 f  OUTMUX/decpts_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.339    OUTMUX/decpts[0]
    SLICE_X2Y108         LUT1 (Prop_lut1_I0_O)        0.045    -0.294 r  OUTMUX/seg[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    SSB/Digit0/seg0
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.870    -0.803    SSB/Digit0/JA_OBUF[0]
    SLICE_X2Y108         FDRE                                         r  SSB/Digit0/seg_reg[7]/C
                         clock pessimism              0.249    -0.554    
                         clock uncertainty            0.070    -0.484    
    SLICE_X2Y108         FDRE (Hold_fdre_C_D)         0.120    -0.364    SSB/Digit0/seg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 DB/shift_pb2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/pbtn_db_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.598    -0.566    DB/clk_110
    SLICE_X0Y82          FDRE                                         r  DB/shift_pb2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  DB/shift_pb2_reg[2]/Q
                         net (fo=2, routed)           0.065    -0.360    DB/shift_pb2[2]
    SLICE_X1Y82          LUT5 (Prop_lut5_I1_O)        0.045    -0.315 r  DB/pbtn_db[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    DB/pbtn_db[2]_i_1_n_0
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.869    -0.804    DB/clk_110
    SLICE_X1Y82          FDRE                                         r  DB/pbtn_db_reg[2]/C
                         clock pessimism              0.251    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.091    -0.392    DB/pbtn_db_reg[2]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 OUTMUX/bcd_converter_in_delay_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/BINBCD/bin_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.453%)  route 0.098ns (34.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.575    -0.589    OUTMUX/JA_OBUF[0]
    SLICE_X13Y96         FDRE                                         r  OUTMUX/bcd_converter_in_delay_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  OUTMUX/bcd_converter_in_delay_reg[10]/Q
                         net (fo=1, routed)           0.098    -0.350    OUTMUX/BINBCD/Q[10]
    SLICE_X14Y96         LUT5 (Prop_lut5_I0_O)        0.045    -0.305 r  OUTMUX/BINBCD/bin_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.305    OUTMUX/BINBCD/bin_reg[10]_i_1_n_0
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.846    -0.827    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X14Y96         FDRE                                         r  OUTMUX/BINBCD/bin_reg_reg[10]/C
                         clock pessimism              0.254    -0.573    
                         clock uncertainty            0.070    -0.503    
    SLICE_X14Y96         FDRE (Hold_fdre_C_D)         0.121    -0.382    OUTMUX/BINBCD/bin_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            OUTMUX/dig6_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    OUTMUX/BINBCD/JA_OBUF[0]
    SLICE_X5Y106         FDRE                                         r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  OUTMUX/BINBCD/dat_bcd_o_reg[24]/Q
                         net (fo=1, routed)           0.100    -0.326    CTL/dat_bcd_o_reg[31][4]
    SLICE_X6Y106         LUT5 (Prop_lut5_I0_O)        0.045    -0.281 r  CTL/dig6[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    OUTMUX/dat_bcd_o_reg[27][0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.867    -0.805    OUTMUX/JA_OBUF[0]
    SLICE_X6Y106         FDRE                                         r  OUTMUX/dig6_reg[0]/C
                         clock pessimism              0.254    -0.551    
                         clock uncertainty            0.070    -0.481    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.360    OUTMUX/dig6_reg[0]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 DB/shift_swtch10_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0  {rise@0.000ns fall@4.545ns period=9.091ns})
  Destination:            DB/swtch_db_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_110_clk_wiz_0_1  {rise@0.000ns fall@4.545ns period=9.091ns})
  Path Group:             clk_110_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_110_clk_wiz_0_1 rise@0.000ns - clk_110_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.224%)  route 0.099ns (34.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_110_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.597    -0.567    DB/clk_110
    SLICE_X1Y81          FDRE                                         r  DB/shift_swtch10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  DB/shift_swtch10_reg[3]/Q
                         net (fo=1, routed)           0.099    -0.327    DB/shift_swtch10_reg_n_0_[3]
    SLICE_X2Y81          LUT5 (Prop_lut5_I0_O)        0.045    -0.282 r  DB/swtch_db[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    DB/swtch_db[10]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_110_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    generated_clock/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  generated_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    generated_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  generated_clock/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    generated_clock/inst/clk_110_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  generated_clock/inst/clkout2_buf/O
                         net (fo=1341, routed)        0.868    -0.805    DB/clk_110
    SLICE_X2Y81          FDRE                                         r  DB/swtch_db_reg[10]/C
                         clock pessimism              0.252    -0.553    
                         clock uncertainty            0.070    -0.483    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.121    -0.362    DB/swtch_db_reg[10]
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.080    





