# Xilinx CORE Generator 6.3.03i
# User = thh
Initializing default project...
Loading plug-ins...
All runtime messages will be recorded in F:\PT8612\Xilinx\vhdl\test\coregen.log
# lockprojectprops=false
# busformat=BusFormatAngleBracketNotRipped
# designflow=VHDL
# expandedprojectpath=F:\PT8612\Xilinx\vhdl\test
# flowvendor=Foundation_iSE
# formalverification=None
# simulationoutputproducts=Verilog VHDL
# xilinxfamily=Virtex2P
# outputoption=OutputProducts
# overwritefiles=true
# simvendor=ModelSim
# expandedprojectpath=F:\PT8612\Xilinx\vhdl\test
SETPROJECT .
Set current Project to F:\PT8612\Xilinx\vhdl\test
SET BusFormat = BusFormatAngleBracketNotRipped
SETXIPCPORTHOST 1260
XIPCPJSENDCORES virtex2p
