{
    "cveId": "CVE-2025-45006",
    "version": "1.0.0",
    "timestamp": "2025-07-05T08:16:57.403025+00:00",
    "description": "Improper mstatus.SUM bit retention (non-zero) in Open-Source RISC-V Processor commit f517abb violates privileged spec constraints, enabling potential physical memory access attacks.",
    "keyphrases": {
        "rootcause": "Improper mstatus.SUM bit retention (non-zero)",
        "weakness": "",
        "impact": "physical memory access attacks",
        "vector": "",
        "attacker": "",
        "product": "Open-Source RISC-V Processor",
        "version": "commit f517abb",
        "component": ""
    }
}
