###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:03 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.804
- Setup                         0.665
+ Phase Shift                   1.000
= Required Time                 1.139
- Arrival Time                  3.111
= Slack Time                   -1.973
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.856 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.440 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |   -0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.226 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.474 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | B v -> Y ^     | AOI22X1  | 0.182 | 0.165 |   2.612 |    0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   2.961 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0         | A ^ -> Y v     | MUX2X1   | 0.192 | 0.150 |   3.111 |    1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.192 | 0.001 |   3.111 |    1.139 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.072 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.226 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.480 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.299 | 0.018 |   0.804 |    2.777 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         0.443
+ Phase Shift                   1.000
= Required Time                 1.354
- Arrival Time                  3.266
= Slack Time                   -1.913
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.796 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.380 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |   -0.011 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.460 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.183 | 0.148 |   3.266 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.183 | 0.001 |   3.266 |    1.354 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.013 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.166 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.420 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    2.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    2.709 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.830
- Setup                         0.138
+ Phase Shift                   1.000
= Required Time                 1.692
- Arrival Time                  3.599
= Slack Time                   -1.907
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | write_enable v |         | 0.162 |       |   1.116 |   -0.791 | 
     | U18                                          | YPAD v -> DI v | PADINC  | 0.057 | 0.152 |   1.268 |   -0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0       | A v -> Y v     | AND2X2  | 0.163 | 0.264 |   1.533 |   -0.375 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo | A v -> Y v     | BUFX4   | 0.269 | 0.369 |   1.901 |   -0.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20           | B v -> Y ^     | NAND2X1 | 0.247 | 0.228 |   2.129 |    0.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U19           | A ^ -> Y ^     | XNOR2X1 | 0.489 | 0.409 |   2.538 |    0.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_726_0   | B ^ -> Y v     | XOR2X1  | 0.318 | 0.393 |   2.931 |    1.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_641_0        | B v -> Y ^     | NAND2X1 | 0.163 | 0.195 |   3.126 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_640_0        | C ^ -> Y v     | OAI21X1 | 0.149 | 0.102 |   3.227 |    1.320 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_639_0        | C v -> Y ^     | OAI21X1 | 0.188 | 0.169 |   3.396 |    1.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_638_0        | B ^ -> Y v     | NOR2X1  | 0.216 | 0.202 |   3.598 |    1.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg    | D v            | DFFSR   | 0.216 | 0.001 |   3.599 |    1.692 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    2.007 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    2.161 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    2.431 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.301 | 0.298 |   0.822 |    2.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.305 | 0.008 |   0.830 |    2.737 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.804
- Setup                         0.491
+ Phase Shift                   1.000
= Required Time                 1.313
- Arrival Time                  3.193
= Slack Time                   -1.880
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.764 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.612 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.285 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.206 |   2.371 |    0.491 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.075 | 0.080 |   2.451 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   2.570 |    0.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   2.702 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   3.060 |    1.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0         | A ^ -> Y v     | MUX2X1   | 0.185 | 0.132 |   3.193 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.185 | 0.000 |   3.193 |    1.313 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.980 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.134 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.387 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.667 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.299 | 0.018 |   0.804 |    2.684 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.808
- Setup                         0.385
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  3.289
= Slack Time                   -1.866
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.750 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.334 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.506 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.729 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.149 | 0.267 |   3.135 |    1.269 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_585_0          | A v -> Y ^     | MUX2X1   | 0.155 | 0.154 |   3.289 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.155 | 0.000 |   3.289 |    1.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.966 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.120 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.373 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.808 |    2.675 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.809
- Setup                         0.385
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  3.283
= Slack Time                   -1.860
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.744 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.513 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.736 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.149 | 0.267 |   3.135 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B v -> Y ^     | MUX2X1   | 0.156 | 0.148 |   3.283 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D ^            | DFFPOSX1 | 0.156 | 0.000 |   3.283 |    1.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.960 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.114 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.367 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.809 |    2.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.813
- Setup                         0.385
+ Phase Shift                   1.000
= Required Time                 1.428
- Arrival Time                  3.287
= Slack Time                   -1.859
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.743 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.514 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.146 | 0.268 |   3.136 |    1.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.151 |   3.287 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.165 | 0.001 |   3.287 |    1.428 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.113 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.366 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.813 |    2.672 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.811
- Setup                         0.461
+ Phase Shift                   1.000
= Required Time                 1.349
- Arrival Time                  3.208
= Slack Time                   -1.859
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.742 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.306 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.206 |   2.371 |    0.512 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.075 | 0.080 |   2.451 |    0.592 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   2.570 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   2.702 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   3.060 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.184 | 0.147 |   3.208 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.184 | 0.000 |   3.208 |    1.349 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.112 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.366 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.658 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.011 |   0.811 |    2.669 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.808
- Setup                         0.386
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  3.276
= Slack Time                   -1.853
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.737 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.519 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.742 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.149 | 0.267 |   3.135 |    1.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_567_0          | A v -> Y ^     | MUX2X1   | 0.141 | 0.140 |   3.275 |    1.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D ^            | DFFPOSX1 | 0.141 | 0.000 |   3.276 |    1.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.107 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.360 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.008 |   0.808 |    2.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.812
- Setup                         0.386
+ Phase Shift                   1.000
= Required Time                 1.426
- Arrival Time                  3.278
= Slack Time                   -1.852
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.735 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.521 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.016 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.149 | 0.267 |   3.135 |    1.284 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_609_0          | A v -> Y ^     | MUX2X1   | 0.140 | 0.142 |   3.277 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D ^            | DFFPOSX1 | 0.140 | 0.000 |   3.278 |    1.426 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.951 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.105 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.359 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.012 |   0.812 |    2.664 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.809
- Setup                         0.459
+ Phase Shift                   1.000
= Required Time                 1.350
- Arrival Time                  3.199
= Slack Time                   -1.849
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.732 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.316 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.206 |   2.371 |    0.522 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.075 | 0.080 |   2.451 |    0.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   2.570 |    0.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   2.702 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   3.060 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0         | A ^ -> Y v     | MUX2X1   | 0.183 | 0.138 |   3.198 |    1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.183 | 0.000 |   3.199 |    1.350 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.949 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.102 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.356 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.809 |    2.658 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.810
- Setup                         0.386
+ Phase Shift                   1.000
= Required Time                 1.424
- Arrival Time                  3.271
= Slack Time                   -1.847
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.730 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.526 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.656 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.749 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.146 | 0.268 |   3.136 |    1.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_615_0          | A v -> Y ^     | MUX2X1   | 0.137 | 0.134 |   3.270 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   3.271 |    1.424 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.947 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.100 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.354 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.306 | 0.010 |   0.810 |    2.657 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.800
- Setup                         0.383
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  3.255
= Slack Time                   -1.838
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.722 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.305 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.063 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.535 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.146 | 0.268 |   3.136 |    1.298 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1608_0         | D v -> Y ^     | AOI22X1  | 0.143 | 0.118 |   3.254 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.143 | 0.000 |   3.255 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.938 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.092 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.345 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.299 | 0.013 |   0.800 |    2.638 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         0.363
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  3.263
= Slack Time                   -1.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.713 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.543 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.821 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   3.134 |    1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0          | A ^ -> Y v     | MUX2X1   | 0.155 | 0.129 |   3.263 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   3.263 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.929 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.083 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.336 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    2.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    2.627 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.813
- Setup                         0.386
+ Phase Shift                   1.000
= Required Time                 1.428
- Arrival Time                  3.257
= Slack Time                   -1.829
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.713 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.297 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.543 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.124 | 0.130 |   2.502 |    0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.169 | 0.093 |   2.595 |    0.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.273 |   2.868 |    1.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.146 | 0.268 |   3.136 |    1.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1611_0         | D v -> Y ^     | AOI22X1  | 0.150 | 0.121 |   3.257 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   3.257 |    1.428 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.929 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.083 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.336 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.813 |    2.643 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.807
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  3.255
= Slack Time                   -1.824
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.708 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.291 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.549 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.841 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.172 | 0.138 |   3.255 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   3.255 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.924 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.078 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.331 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    2.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.016 |   0.807 |    2.631 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.812
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  3.255
= Slack Time                   -1.821
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.705 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.553 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.289 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.551 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.174 | 0.138 |   3.255 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.174 | 0.000 |   3.255 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.921 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.075 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.329 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    2.619 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.812 |    2.633 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         0.640
+ Phase Shift                   1.000
= Required Time                 1.157
- Arrival Time                  2.976
= Slack Time                   -1.819
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.703 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.551 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.286 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.083 | 0.229 |   2.130 |    0.311 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.090 | 0.200 |   2.330 |    0.511 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | B v -> Y ^     | AOI22X1  | 0.141 | 0.133 |   2.463 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   2.822 |    1.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_905_0          | A ^ -> Y v     | MUX2X1   | 0.191 | 0.154 |   2.976 |    1.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.191 | 0.000 |   2.976 |    1.157 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.919 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.073 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.326 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    2.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    2.616 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.804
- Setup                         0.376
+ Phase Shift                   1.000
= Required Time                 1.428
- Arrival Time                  3.245
= Slack Time                   -1.817
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.700 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.284 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.556 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1635_0         | A ^ -> Y v     | MUX2X1   | 0.172 | 0.127 |   3.245 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   3.245 |    1.428 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.917 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.070 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.324 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    2.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.013 |   0.804 |    2.621 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.802
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.427
- Arrival Time                  3.243
= Slack Time                   -1.816
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.700 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.548 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.283 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.085 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.557 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1655_0         | A ^ -> Y v     | MUX2X1   | 0.172 | 0.125 |   3.243 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   3.243 |    1.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.916 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.070 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.323 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    2.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.300 | 0.011 |   0.802 |    2.618 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.812
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.437
- Arrival Time                  3.242
= Slack Time                   -1.806
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.689 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.273 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.567 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.961 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1657_0         | A ^ -> Y v     | MUX2X1   | 0.170 | 0.125 |   3.242 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.170 | 0.000 |   3.242 |    1.437 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.906 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.059 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.313 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    2.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.812 |    2.617 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.805
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 1.451
- Arrival Time                  3.247
= Slack Time                   -1.796
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.680 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.576 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.854 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   3.134 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | A ^ -> Y v     | MUX2X1   | 0.142 | 0.113 |   3.247 |    1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   3.247 |    1.451 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.896 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.050 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.304 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.303 | 0.007 |   0.805 |    2.601 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.812
- Setup                         0.367
+ Phase Shift                   1.000
= Required Time                 1.444
- Arrival Time                  3.240
= Slack Time                   -1.796
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.680 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.264 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.105 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.576 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.160 | 0.123 |   3.240 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.160 | 0.000 |   3.240 |    1.444 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.896 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.050 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.303 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.812 |    2.608 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.811
- Setup                         0.370
+ Phase Shift                   1.000
= Required Time                 1.442
- Arrival Time                  3.235
= Slack Time                   -1.793
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.677 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.525 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.260 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.108 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.580 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X1   | 0.126 | 0.292 |   2.665 |    0.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.132 | 0.102 |   2.767 |    0.974 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   3.117 |    1.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1659_0         | A ^ -> Y v     | MUX2X1   | 0.163 | 0.117 |   3.234 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D v            | DFFPOSX1 | 0.163 | 0.000 |   3.235 |    1.442 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.893 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.047 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.300 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    2.591 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.812 |    2.604 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.800
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.418
- Arrival Time                  3.200
= Slack Time                   -1.782
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.665 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.417 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.657 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.232 | 0.354 |   3.043 |    1.261 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1598_0         | A v -> Y ^     | MUX2X1   | 0.163 | 0.156 |   3.199 |    1.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.200 |    1.418 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.882 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.035 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.289 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.800 |    2.582 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.814
- Setup                         0.405
+ Phase Shift                   1.000
= Required Time                 1.409
- Arrival Time                  3.189
= Slack Time                   -1.781
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.665 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.384 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.206 |   2.371 |    0.590 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.075 | 0.080 |   2.451 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   2.570 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   2.702 |    0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   3.060 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1584_0         | A ^ -> Y v     | MUX2X1   | 0.181 | 0.129 |   3.189 |    1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.181 | 0.000 |   3.189 |    1.409 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.881 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.035 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.288 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.814 |    2.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.812
- Setup                         0.396
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  3.196
= Slack Time                   -1.780
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.664 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.512 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.247 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.121 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.385 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.206 |   2.371 |    0.591 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.075 | 0.080 |   2.451 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   2.570 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   2.702 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   3.060 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1596_0         | A ^ -> Y v     | MUX2X1   | 0.181 | 0.135 |   3.196 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.181 | 0.000 |   3.196 |    1.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.880 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.034 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.287 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.012 |   0.812 |    2.592 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.835
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.479
- Arrival Time                  3.253
= Slack Time                   -1.774
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.658 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.242 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.127 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.598 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.876 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   3.134 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0          | A ^ -> Y v     | MUX2X1   | 0.144 | 0.119 |   3.253 |    1.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.144 | 0.000 |   3.253 |    1.479 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.874 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.028 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.298 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    2.596 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.013 |   0.835 |    2.609 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.802
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  3.193
= Slack Time                   -1.773
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.657 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.241 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.425 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.665 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.232 | 0.354 |   3.043 |    1.270 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1602_0         | A v -> Y ^     | MUX2X1   | 0.155 | 0.150 |   3.193 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D ^            | DFFPOSX1 | 0.155 | 0.000 |   3.193 |    1.420 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.874 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.027 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.281 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.016 |   0.802 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.801
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.418
- Arrival Time                  3.191
= Slack Time                   -1.773
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.657 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.426 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.666 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.916 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.232 | 0.354 |   3.043 |    1.270 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1604_0         | A v -> Y ^     | MUX2X1   | 0.153 | 0.148 |   3.191 |    1.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D ^            | DFFPOSX1 | 0.153 | 0.000 |   3.191 |    1.418 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.873 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.027 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.280 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.801 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.840
- Setup                         0.355
+ Phase Shift                   1.000
= Required Time                 1.485
- Arrival Time                  3.258
= Slack Time                   -1.773
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.657 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.600 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.878 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   3.134 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.142 | 0.124 |   3.258 |    1.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   3.258 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.873 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.027 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.297 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    2.594 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.840 |    2.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.803
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.422
- Arrival Time                  3.194
= Slack Time                   -1.773
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.656 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.426 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.674 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.074 |   2.520 |    0.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.133 |   2.654 |    0.881 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.266 | 0.378 |   3.032 |    1.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1514_0         | A v -> Y ^     | MUX2X1   | 0.173 | 0.162 |   3.194 |    1.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.194 |    1.422 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.873 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.026 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.280 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.299 | 0.017 |   0.803 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 1.483
- Arrival Time                  3.250
= Slack Time                   -1.766
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.650 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.135 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.606 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.884 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.169 | 0.291 |   3.121 |    1.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.145 | 0.128 |   3.249 |    1.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.145 | 0.000 |   3.250 |    1.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.866 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.020 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.290 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.841 |    2.607 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.830
- Setup                         0.401
+ Phase Shift                   1.000
= Required Time                 1.429
- Arrival Time                  3.194
= Slack Time                   -1.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.649 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.433 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.674 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.232 | 0.354 |   3.043 |    1.278 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1606_0         | A v -> Y ^     | MUX2X1   | 0.159 | 0.151 |   3.194 |    1.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.194 |    1.429 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.865 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.019 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.289 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.340 | 0.015 |   0.830 |    2.595 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.809
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  3.196
= Slack Time                   -1.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.649 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.400 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.206 |   2.371 |    0.606 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.075 | 0.080 |   2.451 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   2.570 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   2.702 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   3.060 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.174 | 0.135 |   3.196 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.174 | 0.000 |   3.196 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.865 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.019 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.272 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    2.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.010 |   0.809 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.825
- Setup                         0.400
+ Phase Shift                   1.000
= Required Time                 1.425
- Arrival Time                  3.190
= Slack Time                   -1.765
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.649 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.434 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.674 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.924 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.232 | 0.354 |   3.043 |    1.278 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_931_0          | A v -> Y ^     | MUX2X1   | 0.155 | 0.147 |   3.190 |    1.425 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D ^            | DFFPOSX1 | 0.155 | 0.000 |   3.190 |    1.425 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.865 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.019 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.289 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    2.580 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.338 | 0.009 |   0.825 |    2.590 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.834
- Setup                         0.353
+ Phase Shift                   1.000
= Required Time                 1.481
- Arrival Time                  3.246
= Slack Time                   -1.764
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.648 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.232 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.608 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.886 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.169 | 0.291 |   3.121 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.139 | 0.124 |   3.245 |    1.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.139 | 0.000 |   3.246 |    1.481 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.864 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.288 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.013 |   0.834 |    2.599 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.841
- Setup                         0.361
+ Phase Shift                   1.000
= Required Time                 1.480
- Arrival Time                  3.244
= Slack Time                   -1.764
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.648 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.496 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.609 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.886 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.169 | 0.291 |   3.121 |    1.357 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_594_0          | A ^ -> Y v     | MUX2X1   | 0.150 | 0.123 |   3.244 |    1.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.150 | 0.000 |   3.244 |    1.480 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.864 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.018 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.288 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    2.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.020 |   0.841 |    2.605 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.834
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.478
- Arrival Time                  3.241
= Slack Time                   -1.763
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.647 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.362 | 0.471 |   2.373 |    0.609 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.102 | 0.278 |   2.650 |    0.887 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.210 | 0.180 |   2.831 |    1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.169 | 0.291 |   3.121 |    1.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_612_0          | A ^ -> Y v     | MUX2X1   | 0.143 | 0.120 |   3.241 |    1.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.143 | 0.000 |   3.241 |    1.478 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.863 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.017 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.287 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    2.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.012 |   0.834 |    2.597 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
- Setup                         0.402
+ Phase Shift                   1.000
= Required Time                 1.435
- Arrival Time                  3.197
= Slack Time                   -1.762
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.645 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.493 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.229 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.140 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.437 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.677 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A v -> Y v     | BUFX4    | 0.232 | 0.354 |   3.043 |    1.281 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1594_0         | A v -> Y ^     | MUX2X1   | 0.159 | 0.153 |   3.196 |    1.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D ^            | DFFPOSX1 | 0.159 | 0.000 |   3.197 |    1.435 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.862 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.015 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.285 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.021 |   0.837 |    2.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.833
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.441
- Arrival Time                  3.193
= Slack Time                   -1.752
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -0.652 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.063 | 0.134 |   1.234 |   -0.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.158 | 0.227 |   1.461 |   -0.291 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.270 | 0.345 |   1.805 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.112 | 0.258 |   2.063 |    0.312 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.105 | 0.208 |   2.272 |    0.520 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.073 | 0.078 |   2.350 |    0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.255 | 0.193 |   2.543 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.132 | 0.095 |   2.638 |    0.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.315 | 0.384 |   3.022 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1575_0         | A v -> Y ^     | MUX2X1   | 0.176 | 0.170 |   3.192 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.176 | 0.000 |   3.193 |    1.441 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.852 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.275 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.567 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.320 | 0.017 |   0.833 |    2.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.836
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.444
- Arrival Time                  3.195
= Slack Time                   -1.751
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -0.651 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.063 | 0.134 |   1.234 |   -0.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.158 | 0.227 |   1.461 |   -0.290 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.270 | 0.345 |   1.805 |    0.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.112 | 0.258 |   2.063 |    0.312 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.105 | 0.208 |   2.272 |    0.521 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.073 | 0.078 |   2.350 |    0.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.255 | 0.193 |   2.543 |    0.792 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.132 | 0.095 |   2.638 |    0.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.315 | 0.384 |   3.022 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B v -> Y ^     | MUX2X1   | 0.184 | 0.173 |   3.195 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D ^            | DFFPOSX1 | 0.184 | 0.000 |   3.195 |    1.444 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.851 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.005 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.275 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    2.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.445
- Arrival Time                  3.192
= Slack Time                   -1.747
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.631 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.154 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.451 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.700 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.074 |   2.520 |    0.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.133 |   2.654 |    0.907 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.266 | 0.378 |   3.032 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1520_0         | A v -> Y ^     | MUX2X1   | 0.168 | 0.160 |   3.192 |    1.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D ^            | DFFPOSX1 | 0.168 | 0.000 |   3.192 |    1.445 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.847 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    2.001 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.271 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.022 |   0.837 |    2.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.833
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.441
- Arrival Time                  3.186
= Slack Time                   -1.745
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.629 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.213 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.453 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.701 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.074 |   2.520 |    0.775 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.133 |   2.654 |    0.909 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.266 | 0.378 |   3.032 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1522_0         | A v -> Y ^     | MUX2X1   | 0.163 | 0.155 |   3.186 |    1.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D ^            | DFFPOSX1 | 0.163 | 0.000 |   3.186 |    1.441 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.845 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.999 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.269 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.320 | 0.017 |   0.833 |    2.578 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.836
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.444
- Arrival Time                  3.188
= Slack Time                   -1.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.627 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.211 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.455 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.703 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.074 |   2.520 |    0.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.133 |   2.654 |    0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.266 | 0.378 |   3.032 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1516_0         | A v -> Y ^     | MUX2X1   | 0.164 | 0.156 |   3.188 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D ^            | DFFPOSX1 | 0.164 | 0.000 |   3.188 |    1.444 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.844 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.997 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.267 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    2.580 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.836
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.444
- Arrival Time                  3.185
= Slack Time                   -1.741
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.625 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.458 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.706 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.074 |   2.520 |    0.780 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.133 |   2.654 |    0.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.266 | 0.378 |   3.032 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1504_0         | A v -> Y ^     | MUX2X1   | 0.161 | 0.153 |   3.185 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D ^            | DFFPOSX1 | 0.161 | 0.000 |   3.185 |    1.444 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.841 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.995 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.265 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.556 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    2.577 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
- Setup                         0.392
+ Phase Shift                   1.000
= Required Time                 1.445
- Arrival Time                  3.184
= Slack Time                   -1.739
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.623 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.459 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.117 | 0.248 |   2.447 |    0.708 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.074 |   2.520 |    0.782 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.133 |   2.654 |    0.915 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.266 | 0.378 |   3.032 |    1.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1502_0         | A v -> Y ^     | MUX2X1   | 0.162 | 0.152 |   3.183 |    1.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D ^            | DFFPOSX1 | 0.162 | 0.000 |   3.184 |    1.445 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.839 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.993 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.263 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.837 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.798
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  3.136
= Slack Time                   -1.719
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.603 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.446 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.132 | 0.251 |   2.416 |    0.697 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.067 | 0.075 |   2.492 |    0.773 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.162 | 0.103 |   2.595 |    0.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.272 | 0.382 |   2.977 |    1.258 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0         | A v -> Y ^     | MUX2X1   | 0.172 | 0.159 |   3.135 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   3.136 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.973 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.226 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.012 |   0.798 |    2.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.837
- Setup                         0.402
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  3.152
= Slack Time                   -1.718
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.601 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.185 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC104_wenable_f | A v -> Y v     | BUFX2    | 0.143 | 0.297 |   2.198 |    0.481 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC260_wenable_f | A v -> Y v     | BUFX2    | 0.129 | 0.240 |   2.439 |    0.721 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1454_0         | A v -> Y ^     | INVX2    | 0.089 | 0.093 |   2.532 |    0.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | C ^ -> Y v     | AOI22X1  | 0.226 | 0.157 |   2.689 |    0.971 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC136_FE_OFN72_ | A v -> Y v     | BUFX2    | 0.165 | 0.290 |   2.979 |    1.261 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B v -> Y ^     | MUX2X1   | 0.196 | 0.172 |   3.151 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D ^            | DFFPOSX1 | 0.196 | 0.001 |   3.152 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.971 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    2.241 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    2.533 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.021 |   0.837 |    2.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.798
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  3.131
= Slack Time                   -1.716
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.599 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.057 | 0.152 |   1.268 |   -0.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.163 | 0.264 |   1.533 |   -0.183 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.269 | 0.369 |   1.901 |    0.186 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.110 | 0.264 |   2.165 |    0.449 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.132 | 0.251 |   2.416 |    0.701 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.067 | 0.075 |   2.492 |    0.776 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.162 | 0.103 |   2.595 |    0.879 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.272 | 0.382 |   2.977 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1592_0         | A v -> Y ^     | MUX2X1   | 0.167 | 0.154 |   3.131 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.167 | 0.000 |   3.131 |    1.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.816 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    1.969 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    2.223 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    2.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.011 |   0.798 |    2.513 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

