# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axi_bram_ctrl_0_0/sim/base_zynq_axi_bram_ctrl_0_0.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_rst_ps7_0_50M_0/sim/base_zynq_rst_ps7_0_50M_0.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axi_bram_ctrl_0_1/sim/base_zynq_axi_bram_ctrl_0_1.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_axi_dma_0_0/sim/base_zynq_axi_dma_0_0.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/sim/base_zynq.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/core.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/counters_out.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/fifo_w1_d64_A.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/fifo_w32_d1_A.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/fifo_w32_d2_A.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/fifo_w32_d64_A.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/fifo_w4_d64_A.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/ip2ps_fifo.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/my_ip_hls.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/my_ip_hls_entry3.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/my_ip_hls_entry83.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/my_ip_hls_psAxiLite_s_axi.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/ps2ip_fifo.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/rules_in.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/start_for_ip2ps_fdEe.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/start_for_my_ip_hbkb.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/ipshared/b6f3/hdl/vhdl/start_for_rules_icud.vhd" \
"../../../../project_2.ip_user_files/bd/base_zynq/ip/base_zynq_my_ip_hls_0_0/sim/base_zynq_my_ip_hls_0_0.vhd" \
"../../../../project_2.srcs/sources_1/bd/base_zynq/hdl/base_zynq_wrapper.vhd" \

# Do not sort compile order
nosort
