

================================================================
== Vivado HLS Report for 'window_fn_top'
================================================================
* Date:           Wed Oct  2 10:28:25 2019

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        window_fn_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.084|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  161|  161|  161|  161|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- winfn_loop  |  160|  160|         5|          -|          -|    32|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       26|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      3|      143|       78|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|       47|    -|
|Register             |        -|      -|       24|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      3|      167|      151|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |window_fn_top_fmucud_U1  |window_fn_top_fmucud  |        0|      3|  143|  78|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      3|  143|  78|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |coeff_tab1_U  |window_fn_top_coebkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        1|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_fu_91_p2           |     +    |      0|  0|  15|           6|           1|
    |icmp_ln129_fu_85_p2  |   icmp   |      0|  0|  11|           6|           7|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0|  26|          12|           8|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  38|          7|    1|          7|
    |i_0_i_reg_67  |   9|          2|    6|         12|
    +--------------+----+-----------+-----+-----------+
    |Total         |  47|          9|    7|         19|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |ap_CS_fsm           |  6|   0|    6|          0|
    |i_0_i_reg_67        |  6|   0|    6|          0|
    |i_reg_106           |  6|   0|    6|          0|
    |zext_ln131_reg_111  |  6|   0|   64|         58|
    +--------------------+---+----+-----+-----------+
    |Total               | 24|   0|   82|         58|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_start          |  in |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_done           | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_idle           | out |    1| ap_ctrl_hs | window_fn_top | return value |
|ap_ready          | out |    1| ap_ctrl_hs | window_fn_top | return value |
|outdata_address0  | out |    5|  ap_memory |    outdata    |     array    |
|outdata_ce0       | out |    1|  ap_memory |    outdata    |     array    |
|outdata_we0       | out |    1|  ap_memory |    outdata    |     array    |
|outdata_d0        | out |   32|  ap_memory |    outdata    |     array    |
|indata_address0   | out |    5|  ap_memory |     indata    |     array    |
|indata_ce0        | out |    1|  ap_memory |     indata    |     array    |
|indata_q0         |  in |   32|  ap_memory |     indata    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %outdata) nounwind, !map !32"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([32 x float]* %indata) nounwind, !map !38"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @window_fn_top_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.73ns)   --->   "br label %1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i_0_i = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 11 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.71ns)   --->   "%icmp_ln129 = icmp eq i6 %i_0_i, -32" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 12 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.71> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.84ns)   --->   "%i = add i6 %i_0_i, 1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 14 'add' 'i' <Predicate = true> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %apply.exit, label %2" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i6 %i_0_i to i64" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 16 'zext' 'zext_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%coeff_tab1_addr = getelementptr inbounds [32 x float]* @coeff_tab1, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 17 'getelementptr' 'coeff_tab1_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 18 [2/2] (1.29ns)   --->   "%coeff_tab1_load = load float* %coeff_tab1_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 18 'load' 'coeff_tab1_load' <Predicate = (!icmp_ln129)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%indata_addr = getelementptr [32 x float]* %indata, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 19 'getelementptr' 'indata_addr' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.29ns)   --->   "%indata_load = load float* %indata_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 20 'load' 'indata_load' <Predicate = (!icmp_ln129)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [window_fn_top.cpp:65]   --->   Operation 21 'ret' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.08>
ST_3 : Operation 22 [1/2] (1.29ns)   --->   "%coeff_tab1_load = load float* %coeff_tab1_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 22 'load' 'coeff_tab1_load' <Predicate = true> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_3 : Operation 23 [1/2] (1.29ns)   --->   "%indata_load = load float* %indata_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 23 'load' 'indata_load' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 24 [4/4] (2.78ns)   --->   "%tmp_i = fmul float %coeff_tab1_load, %indata_load" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 24 'fmul' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 25 [3/4] (2.78ns)   --->   "%tmp_i = fmul float %coeff_tab1_load, %indata_load" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 25 'fmul' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 26 [2/4] (2.78ns)   --->   "%tmp_i = fmul float %coeff_tab1_load, %indata_load" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 26 'fmul' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.08>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/4] (2.78ns)   --->   "%tmp_i = fmul float %coeff_tab1_load, %indata_load" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 28 'fmul' 'tmp_i' <Predicate = true> <Delay = 2.78> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%outdata_addr = getelementptr [32 x float]* %outdata, i64 0, i64 %zext_ln131" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 29 'getelementptr' 'outdata_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (1.29ns)   --->   "store float %tmp_i, float* %outdata_addr, align 4" [./window_fn_class.h:131->window_fn_top.cpp:64]   --->   Operation 30 'store' <Predicate = true> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [./window_fn_class.h:129->window_fn_top.cpp:64]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ outdata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ indata]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ coeff_tab1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000]
br_ln129           (br               ) [ 0111111]
i_0_i              (phi              ) [ 0010000]
icmp_ln129         (icmp             ) [ 0011111]
empty              (speclooptripcount) [ 0000000]
i                  (add              ) [ 0111111]
br_ln129           (br               ) [ 0000000]
zext_ln131         (zext             ) [ 0001111]
coeff_tab1_addr    (getelementptr    ) [ 0001000]
indata_addr        (getelementptr    ) [ 0001000]
ret_ln65           (ret              ) [ 0000000]
coeff_tab1_load    (load             ) [ 0000111]
indata_load        (load             ) [ 0000111]
specloopname_ln129 (specloopname     ) [ 0000000]
tmp_i              (fmul             ) [ 0000000]
outdata_addr       (getelementptr    ) [ 0000000]
store_ln131        (store            ) [ 0000000]
br_ln129           (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="outdata">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outdata"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="indata">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indata"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="coeff_tab1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeff_tab1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="window_fn_top_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="coeff_tab1_addr_gep_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="32" slack="0"/>
<pin id="30" dir="0" index="1" bw="1" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeff_tab1_addr/2 "/>
</bind>
</comp>

<comp id="35" class="1004" name="grp_access_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="5" slack="0"/>
<pin id="37" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="38" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="39" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeff_tab1_load/2 "/>
</bind>
</comp>

<comp id="41" class="1004" name="indata_addr_gep_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="32" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="6" slack="0"/>
<pin id="45" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="indata_addr/2 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_access_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="52" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indata_load/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="outdata_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="6" slack="4"/>
<pin id="58" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outdata_addr/6 "/>
</bind>
</comp>

<comp id="61" class="1004" name="store_ln131_access_fu_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="5" slack="0"/>
<pin id="63" dir="0" index="1" bw="32" slack="0"/>
<pin id="64" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="65" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln131/6 "/>
</bind>
</comp>

<comp id="67" class="1005" name="i_0_i_reg_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="6" slack="1"/>
<pin id="69" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="71" class="1004" name="i_0_i_phi_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="1"/>
<pin id="73" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="6" slack="0"/>
<pin id="75" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="icmp_ln129_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="6" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="i_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="zext_ln131_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="6" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln131/2 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="6" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="111" class="1005" name="zext_ln131_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="64" slack="4"/>
<pin id="113" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln131 "/>
</bind>
</comp>

<comp id="116" class="1005" name="coeff_tab1_addr_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="5" slack="1"/>
<pin id="118" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_addr "/>
</bind>
</comp>

<comp id="121" class="1005" name="indata_addr_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="1"/>
<pin id="123" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indata_addr "/>
</bind>
</comp>

<comp id="126" class="1005" name="coeff_tab1_load_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="1"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="coeff_tab1_load "/>
</bind>
</comp>

<comp id="131" class="1005" name="indata_load_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indata_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="33"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="22" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="40"><net_src comp="28" pin="3"/><net_sink comp="35" pin=0"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="22" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="41" pin="3"/><net_sink comp="48" pin=0"/></net>

<net id="59"><net_src comp="0" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="22" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="54" pin="3"/><net_sink comp="61" pin=0"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="77"><net_src comp="67" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="82"><net_src comp="78" pin="2"/><net_sink comp="61" pin=1"/></net>

<net id="83"><net_src comp="35" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="48" pin="3"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="71" pin="4"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="14" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="95"><net_src comp="71" pin="4"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="20" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="100"><net_src comp="71" pin="4"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="28" pin=2"/></net>

<net id="102"><net_src comp="97" pin="1"/><net_sink comp="41" pin=2"/></net>

<net id="109"><net_src comp="91" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="114"><net_src comp="97" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="115"><net_src comp="111" pin="1"/><net_sink comp="54" pin=2"/></net>

<net id="119"><net_src comp="28" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="120"><net_src comp="116" pin="1"/><net_sink comp="35" pin=0"/></net>

<net id="124"><net_src comp="41" pin="3"/><net_sink comp="121" pin=0"/></net>

<net id="125"><net_src comp="121" pin="1"/><net_sink comp="48" pin=0"/></net>

<net id="129"><net_src comp="35" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="134"><net_src comp="48" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="78" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outdata | {6 }
 - Input state : 
	Port: window_fn_top : indata | {2 3 }
	Port: window_fn_top : coeff_tab1 | {2 3 }
  - Chain level:
	State 1
	State 2
		icmp_ln129 : 1
		i : 1
		br_ln129 : 2
		zext_ln131 : 1
		coeff_tab1_addr : 2
		coeff_tab1_load : 3
		indata_addr : 2
		indata_load : 3
	State 3
		tmp_i : 1
	State 4
	State 5
	State 6
		store_ln131 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|
|   fmul   |     grp_fu_78    |    3    |   143   |    78   |
|----------|------------------|---------|---------|---------|
|    add   |      i_fu_91     |    0    |    0    |    15   |
|----------|------------------|---------|---------|---------|
|   icmp   | icmp_ln129_fu_85 |    0    |    0    |    11   |
|----------|------------------|---------|---------|---------|
|   zext   | zext_ln131_fu_97 |    0    |    0    |    0    |
|----------|------------------|---------|---------|---------|
|   Total  |                  |    3    |   143   |   104   |
|----------|------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|coeff_tab1|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|coeff_tab1_addr_reg_116|    5   |
|coeff_tab1_load_reg_126|   32   |
|      i_0_i_reg_67     |    6   |
|       i_reg_106       |    6   |
|  indata_addr_reg_121  |    5   |
|  indata_load_reg_131  |   32   |
|   zext_ln131_reg_111  |   64   |
+-----------------------+--------+
|         Total         |   150  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_35 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_48 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_78    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_78    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   148  ||  2.944  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   143  |   104  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |    -   |   150  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    3   |    2   |   293  |   140  |
+-----------+--------+--------+--------+--------+--------+
