"../../../../../../bench/verilog/ahb3lite/memory_model_ahb3lite.sv"	3
"../../../../../../rtl/verilog/ahb3lite/riscv_top_ahb3lite.sv"	3
"../../../../../../rtl/verilog/ahb3lite/riscv_icache_ahb3lite.sv"	3
"../../../../../../rtl/verilog/ahb3lite/ahb3lite_checker.sv"	0
"../../../../../../bench/verilog/ahb3lite/testbench_top.sv"	3
"../../../../../../rtl/verilog/core/cache/riscv_nodcache_core.sv"	0
"../../../../../../rtl/verilog/core/cache/riscv_noicache_core.sv"	0
"../../../../../../rtl/verilog/core/riscv_wbuf.sv"	0
"../../../../../../rtl/verilog/core/riscv_memmisaligned.sv"	0
"../../../../../../rtl/verilog/ahb3lite/riscv_cache_biu_ahb3lite.sv"	3
"../../../../../../memory/rtl/verilog/rl_ram_1rw.sv"	0
"../../../../../../rtl/verilog/core/cache/riscv_icache_core.sv"	0
"../../../../../../rtl/verilog/core/ex/riscv_bu.sv"	0
"../../../../../../rtl/verilog/core/ex/riscv_lsu.sv"	0
"../../../../../../memory/rtl/verilog/rl_ram_1rw_generic.sv"	0
"../../../../../../rtl/verilog/pkg/riscv_pkg.sv"	0
"../../../../../../rtl/verilog/ahb3lite/riscv_dcache_ahb3lite.sv"	3
"../../../../../../memory/rtl/verilog/rl_ram_1rw_easic_n3x.sv"	0
"../../../../../../memory/rtl/verilog/rl_ram_1r1w_easic_n3xs.sv"	0
"../../../../../../rtl/verilog/core/ex/riscv_mul.sv"	0
"../../../../../../rtl/verilog/pkg/riscv_state1.9_pkg.sv"	0
"../../../../../../rtl/verilog/pkg/riscv_du_pkg.sv"	0
"../../../../../../rtl/verilog/core/riscv_id.sv"	0
"../../../../../../rtl/verilog/core/ex/riscv_div.sv"	0
"../../../../../../rtl/verilog/core/cache/riscv_dcache_core.sv"	0
"../../../../../../rtl/verilog/core/riscv_rf.sv"	0
"../../../../../../ahb3lite_pkg/rtl/verilog/ahb3lite_pkg.sv"	0
"../../../../../../rtl/verilog/core/riscv_if.sv"	0
"../../../../../../rtl/verilog/core/riscv_memwb.sv"	0
"../../../../../../rtl/verilog/core/riscv_pd.sv"	0
"../../../../../../rtl/verilog/core/riscv_ex.sv"	0
"../../../../../../rtl/verilog/core/riscv_state1.9.sv"	0
"../../../../../../memory/rtl/verilog/rl_ram_1r1w_generic.sv"	0
"../../../../../../bench/verilog/ahb3lite/dbg_bfm.sv"	0
"../../../../../../rtl/verilog/core/ex/riscv_alu.sv"	0
"../../../../../../rtl/verilog/core/riscv_du.sv"	0
"../../../../../../rtl/verilog/core/riscv_core.sv"	0
"../../../../../../rtl/verilog/core/riscv_bp.sv"	0
"../../../../../../memory/rtl/verilog/rl_ram_1r1w.sv"	0
"../../../../../../memory/rtl/verilog/rl_ram_1r1w_easic_n3x.sv"	0
