
projekt1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007b1c  08000140  08000140  00001140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000464  08007c60  08007c60  00008c60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080c4  080080c4  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080080c4  080080c4  000090c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080cc  080080cc  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080cc  080080cc  000090cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080080d0  080080d0  000090d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080080d4  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000260  200001d4  080082a8  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000434  080082a8  0000a434  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b289  00000000  00000000  0000a1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001af2  00000000  00000000  00015486  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab0  00000000  00000000  00016f78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000085a  00000000  00000000  00017a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017252  00000000  00000000  00018282  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c6ac  00000000  00000000  0002f4d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000902c1  00000000  00000000  0003bb80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cbe41  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fb4  00000000  00000000  000cbe84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  000cfe38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200001d4 	.word	0x200001d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08007c44 	.word	0x08007c44

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200001d8 	.word	0x200001d8
 800017c:	08007c44 	.word	0x08007c44

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <__aeabi_drsub>:
 8000190:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000194:	e002      	b.n	800019c <__adddf3>
 8000196:	bf00      	nop

08000198 <__aeabi_dsub>:
 8000198:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800019c <__adddf3>:
 800019c:	b530      	push	{r4, r5, lr}
 800019e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001a6:	ea94 0f05 	teq	r4, r5
 80001aa:	bf08      	it	eq
 80001ac:	ea90 0f02 	teqeq	r0, r2
 80001b0:	bf1f      	itttt	ne
 80001b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001c2:	f000 80e2 	beq.w	800038a <__adddf3+0x1ee>
 80001c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001ce:	bfb8      	it	lt
 80001d0:	426d      	neglt	r5, r5
 80001d2:	dd0c      	ble.n	80001ee <__adddf3+0x52>
 80001d4:	442c      	add	r4, r5
 80001d6:	ea80 0202 	eor.w	r2, r0, r2
 80001da:	ea81 0303 	eor.w	r3, r1, r3
 80001de:	ea82 0000 	eor.w	r0, r2, r0
 80001e2:	ea83 0101 	eor.w	r1, r3, r1
 80001e6:	ea80 0202 	eor.w	r2, r0, r2
 80001ea:	ea81 0303 	eor.w	r3, r1, r3
 80001ee:	2d36      	cmp	r5, #54	@ 0x36
 80001f0:	bf88      	it	hi
 80001f2:	bd30      	pophi	{r4, r5, pc}
 80001f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000200:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000204:	d002      	beq.n	800020c <__adddf3+0x70>
 8000206:	4240      	negs	r0, r0
 8000208:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800020c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000210:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000214:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000218:	d002      	beq.n	8000220 <__adddf3+0x84>
 800021a:	4252      	negs	r2, r2
 800021c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000220:	ea94 0f05 	teq	r4, r5
 8000224:	f000 80a7 	beq.w	8000376 <__adddf3+0x1da>
 8000228:	f1a4 0401 	sub.w	r4, r4, #1
 800022c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000230:	db0d      	blt.n	800024e <__adddf3+0xb2>
 8000232:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000236:	fa22 f205 	lsr.w	r2, r2, r5
 800023a:	1880      	adds	r0, r0, r2
 800023c:	f141 0100 	adc.w	r1, r1, #0
 8000240:	fa03 f20e 	lsl.w	r2, r3, lr
 8000244:	1880      	adds	r0, r0, r2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	4159      	adcs	r1, r3
 800024c:	e00e      	b.n	800026c <__adddf3+0xd0>
 800024e:	f1a5 0520 	sub.w	r5, r5, #32
 8000252:	f10e 0e20 	add.w	lr, lr, #32
 8000256:	2a01      	cmp	r2, #1
 8000258:	fa03 fc0e 	lsl.w	ip, r3, lr
 800025c:	bf28      	it	cs
 800025e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000262:	fa43 f305 	asr.w	r3, r3, r5
 8000266:	18c0      	adds	r0, r0, r3
 8000268:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800026c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000270:	d507      	bpl.n	8000282 <__adddf3+0xe6>
 8000272:	f04f 0e00 	mov.w	lr, #0
 8000276:	f1dc 0c00 	rsbs	ip, ip, #0
 800027a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800027e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000282:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000286:	d31b      	bcc.n	80002c0 <__adddf3+0x124>
 8000288:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800028c:	d30c      	bcc.n	80002a8 <__adddf3+0x10c>
 800028e:	0849      	lsrs	r1, r1, #1
 8000290:	ea5f 0030 	movs.w	r0, r0, rrx
 8000294:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000298:	f104 0401 	add.w	r4, r4, #1
 800029c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002a4:	f080 809a 	bcs.w	80003dc <__adddf3+0x240>
 80002a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002ac:	bf08      	it	eq
 80002ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002b2:	f150 0000 	adcs.w	r0, r0, #0
 80002b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ba:	ea41 0105 	orr.w	r1, r1, r5
 80002be:	bd30      	pop	{r4, r5, pc}
 80002c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002c4:	4140      	adcs	r0, r0
 80002c6:	eb41 0101 	adc.w	r1, r1, r1
 80002ca:	3c01      	subs	r4, #1
 80002cc:	bf28      	it	cs
 80002ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002d2:	d2e9      	bcs.n	80002a8 <__adddf3+0x10c>
 80002d4:	f091 0f00 	teq	r1, #0
 80002d8:	bf04      	itt	eq
 80002da:	4601      	moveq	r1, r0
 80002dc:	2000      	moveq	r0, #0
 80002de:	fab1 f381 	clz	r3, r1
 80002e2:	bf08      	it	eq
 80002e4:	3320      	addeq	r3, #32
 80002e6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ea:	f1b3 0220 	subs.w	r2, r3, #32
 80002ee:	da0c      	bge.n	800030a <__adddf3+0x16e>
 80002f0:	320c      	adds	r2, #12
 80002f2:	dd08      	ble.n	8000306 <__adddf3+0x16a>
 80002f4:	f102 0c14 	add.w	ip, r2, #20
 80002f8:	f1c2 020c 	rsb	r2, r2, #12
 80002fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000300:	fa21 f102 	lsr.w	r1, r1, r2
 8000304:	e00c      	b.n	8000320 <__adddf3+0x184>
 8000306:	f102 0214 	add.w	r2, r2, #20
 800030a:	bfd8      	it	le
 800030c:	f1c2 0c20 	rsble	ip, r2, #32
 8000310:	fa01 f102 	lsl.w	r1, r1, r2
 8000314:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000318:	bfdc      	itt	le
 800031a:	ea41 010c 	orrle.w	r1, r1, ip
 800031e:	4090      	lslle	r0, r2
 8000320:	1ae4      	subs	r4, r4, r3
 8000322:	bfa2      	ittt	ge
 8000324:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000328:	4329      	orrge	r1, r5
 800032a:	bd30      	popge	{r4, r5, pc}
 800032c:	ea6f 0404 	mvn.w	r4, r4
 8000330:	3c1f      	subs	r4, #31
 8000332:	da1c      	bge.n	800036e <__adddf3+0x1d2>
 8000334:	340c      	adds	r4, #12
 8000336:	dc0e      	bgt.n	8000356 <__adddf3+0x1ba>
 8000338:	f104 0414 	add.w	r4, r4, #20
 800033c:	f1c4 0220 	rsb	r2, r4, #32
 8000340:	fa20 f004 	lsr.w	r0, r0, r4
 8000344:	fa01 f302 	lsl.w	r3, r1, r2
 8000348:	ea40 0003 	orr.w	r0, r0, r3
 800034c:	fa21 f304 	lsr.w	r3, r1, r4
 8000350:	ea45 0103 	orr.w	r1, r5, r3
 8000354:	bd30      	pop	{r4, r5, pc}
 8000356:	f1c4 040c 	rsb	r4, r4, #12
 800035a:	f1c4 0220 	rsb	r2, r4, #32
 800035e:	fa20 f002 	lsr.w	r0, r0, r2
 8000362:	fa01 f304 	lsl.w	r3, r1, r4
 8000366:	ea40 0003 	orr.w	r0, r0, r3
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	fa21 f004 	lsr.w	r0, r1, r4
 8000372:	4629      	mov	r1, r5
 8000374:	bd30      	pop	{r4, r5, pc}
 8000376:	f094 0f00 	teq	r4, #0
 800037a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800037e:	bf06      	itte	eq
 8000380:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000384:	3401      	addeq	r4, #1
 8000386:	3d01      	subne	r5, #1
 8000388:	e74e      	b.n	8000228 <__adddf3+0x8c>
 800038a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800038e:	bf18      	it	ne
 8000390:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000394:	d029      	beq.n	80003ea <__adddf3+0x24e>
 8000396:	ea94 0f05 	teq	r4, r5
 800039a:	bf08      	it	eq
 800039c:	ea90 0f02 	teqeq	r0, r2
 80003a0:	d005      	beq.n	80003ae <__adddf3+0x212>
 80003a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80003a6:	bf04      	itt	eq
 80003a8:	4619      	moveq	r1, r3
 80003aa:	4610      	moveq	r0, r2
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	ea91 0f03 	teq	r1, r3
 80003b2:	bf1e      	ittt	ne
 80003b4:	2100      	movne	r1, #0
 80003b6:	2000      	movne	r0, #0
 80003b8:	bd30      	popne	{r4, r5, pc}
 80003ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003be:	d105      	bne.n	80003cc <__adddf3+0x230>
 80003c0:	0040      	lsls	r0, r0, #1
 80003c2:	4149      	adcs	r1, r1
 80003c4:	bf28      	it	cs
 80003c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ca:	bd30      	pop	{r4, r5, pc}
 80003cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003d0:	bf3c      	itt	cc
 80003d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003d6:	bd30      	popcc	{r4, r5, pc}
 80003d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003e4:	f04f 0000 	mov.w	r0, #0
 80003e8:	bd30      	pop	{r4, r5, pc}
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf1a      	itte	ne
 80003f0:	4619      	movne	r1, r3
 80003f2:	4610      	movne	r0, r2
 80003f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f8:	bf1c      	itt	ne
 80003fa:	460b      	movne	r3, r1
 80003fc:	4602      	movne	r2, r0
 80003fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000402:	bf06      	itte	eq
 8000404:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000408:	ea91 0f03 	teqeq	r1, r3
 800040c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000410:	bd30      	pop	{r4, r5, pc}
 8000412:	bf00      	nop

08000414 <__aeabi_ui2d>:
 8000414:	f090 0f00 	teq	r0, #0
 8000418:	bf04      	itt	eq
 800041a:	2100      	moveq	r1, #0
 800041c:	4770      	bxeq	lr
 800041e:	b530      	push	{r4, r5, lr}
 8000420:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000424:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000428:	f04f 0500 	mov.w	r5, #0
 800042c:	f04f 0100 	mov.w	r1, #0
 8000430:	e750      	b.n	80002d4 <__adddf3+0x138>
 8000432:	bf00      	nop

08000434 <__aeabi_i2d>:
 8000434:	f090 0f00 	teq	r0, #0
 8000438:	bf04      	itt	eq
 800043a:	2100      	moveq	r1, #0
 800043c:	4770      	bxeq	lr
 800043e:	b530      	push	{r4, r5, lr}
 8000440:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000444:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000448:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800044c:	bf48      	it	mi
 800044e:	4240      	negmi	r0, r0
 8000450:	f04f 0100 	mov.w	r1, #0
 8000454:	e73e      	b.n	80002d4 <__adddf3+0x138>
 8000456:	bf00      	nop

08000458 <__aeabi_f2d>:
 8000458:	0042      	lsls	r2, r0, #1
 800045a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800045e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000462:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000466:	bf1f      	itttt	ne
 8000468:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800046c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000470:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000474:	4770      	bxne	lr
 8000476:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800047a:	bf08      	it	eq
 800047c:	4770      	bxeq	lr
 800047e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000482:	bf04      	itt	eq
 8000484:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000498:	e71c      	b.n	80002d4 <__adddf3+0x138>
 800049a:	bf00      	nop

0800049c <__aeabi_ul2d>:
 800049c:	ea50 0201 	orrs.w	r2, r0, r1
 80004a0:	bf08      	it	eq
 80004a2:	4770      	bxeq	lr
 80004a4:	b530      	push	{r4, r5, lr}
 80004a6:	f04f 0500 	mov.w	r5, #0
 80004aa:	e00a      	b.n	80004c2 <__aeabi_l2d+0x16>

080004ac <__aeabi_l2d>:
 80004ac:	ea50 0201 	orrs.w	r2, r0, r1
 80004b0:	bf08      	it	eq
 80004b2:	4770      	bxeq	lr
 80004b4:	b530      	push	{r4, r5, lr}
 80004b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004ba:	d502      	bpl.n	80004c2 <__aeabi_l2d+0x16>
 80004bc:	4240      	negs	r0, r0
 80004be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004ce:	f43f aed8 	beq.w	8000282 <__adddf3+0xe6>
 80004d2:	f04f 0203 	mov.w	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004e2:	bf18      	it	ne
 80004e4:	3203      	addne	r2, #3
 80004e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ea:	f1c2 0320 	rsb	r3, r2, #32
 80004ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80004f2:	fa20 f002 	lsr.w	r0, r0, r2
 80004f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004fa:	ea40 000e 	orr.w	r0, r0, lr
 80004fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000502:	4414      	add	r4, r2
 8000504:	e6bd      	b.n	8000282 <__adddf3+0xe6>
 8000506:	bf00      	nop

08000508 <__aeabi_dmul>:
 8000508:	b570      	push	{r4, r5, r6, lr}
 800050a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800050e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000512:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000516:	bf1d      	ittte	ne
 8000518:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800051c:	ea94 0f0c 	teqne	r4, ip
 8000520:	ea95 0f0c 	teqne	r5, ip
 8000524:	f000 f8de 	bleq	80006e4 <__aeabi_dmul+0x1dc>
 8000528:	442c      	add	r4, r5
 800052a:	ea81 0603 	eor.w	r6, r1, r3
 800052e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000532:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000536:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800053a:	bf18      	it	ne
 800053c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000540:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000544:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000548:	d038      	beq.n	80005bc <__aeabi_dmul+0xb4>
 800054a:	fba0 ce02 	umull	ip, lr, r0, r2
 800054e:	f04f 0500 	mov.w	r5, #0
 8000552:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000556:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800055a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800055e:	f04f 0600 	mov.w	r6, #0
 8000562:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000566:	f09c 0f00 	teq	ip, #0
 800056a:	bf18      	it	ne
 800056c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000570:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000574:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000578:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800057c:	d204      	bcs.n	8000588 <__aeabi_dmul+0x80>
 800057e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000582:	416d      	adcs	r5, r5
 8000584:	eb46 0606 	adc.w	r6, r6, r6
 8000588:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800058c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000590:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000594:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000598:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800059c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005a0:	bf88      	it	hi
 80005a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005a6:	d81e      	bhi.n	80005e6 <__aeabi_dmul+0xde>
 80005a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005ac:	bf08      	it	eq
 80005ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005b2:	f150 0000 	adcs.w	r0, r0, #0
 80005b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ba:	bd70      	pop	{r4, r5, r6, pc}
 80005bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005c0:	ea46 0101 	orr.w	r1, r6, r1
 80005c4:	ea40 0002 	orr.w	r0, r0, r2
 80005c8:	ea81 0103 	eor.w	r1, r1, r3
 80005cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005d0:	bfc2      	ittt	gt
 80005d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005da:	bd70      	popgt	{r4, r5, r6, pc}
 80005dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e0:	f04f 0e00 	mov.w	lr, #0
 80005e4:	3c01      	subs	r4, #1
 80005e6:	f300 80ab 	bgt.w	8000740 <__aeabi_dmul+0x238>
 80005ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ee:	bfde      	ittt	le
 80005f0:	2000      	movle	r0, #0
 80005f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005f6:	bd70      	pople	{r4, r5, r6, pc}
 80005f8:	f1c4 0400 	rsb	r4, r4, #0
 80005fc:	3c20      	subs	r4, #32
 80005fe:	da35      	bge.n	800066c <__aeabi_dmul+0x164>
 8000600:	340c      	adds	r4, #12
 8000602:	dc1b      	bgt.n	800063c <__aeabi_dmul+0x134>
 8000604:	f104 0414 	add.w	r4, r4, #20
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f305 	lsl.w	r3, r0, r5
 8000610:	fa20 f004 	lsr.w	r0, r0, r4
 8000614:	fa01 f205 	lsl.w	r2, r1, r5
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000620:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000624:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000628:	fa21 f604 	lsr.w	r6, r1, r4
 800062c:	eb42 0106 	adc.w	r1, r2, r6
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 040c 	rsb	r4, r4, #12
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f304 	lsl.w	r3, r0, r4
 8000648:	fa20 f005 	lsr.w	r0, r0, r5
 800064c:	fa01 f204 	lsl.w	r2, r1, r4
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000658:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800065c:	f141 0100 	adc.w	r1, r1, #0
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 0520 	rsb	r5, r4, #32
 8000670:	fa00 f205 	lsl.w	r2, r0, r5
 8000674:	ea4e 0e02 	orr.w	lr, lr, r2
 8000678:	fa20 f304 	lsr.w	r3, r0, r4
 800067c:	fa01 f205 	lsl.w	r2, r1, r5
 8000680:	ea43 0302 	orr.w	r3, r3, r2
 8000684:	fa21 f004 	lsr.w	r0, r1, r4
 8000688:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800068c:	fa21 f204 	lsr.w	r2, r1, r4
 8000690:	ea20 0002 	bic.w	r0, r0, r2
 8000694:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f094 0f00 	teq	r4, #0
 80006a8:	d10f      	bne.n	80006ca <__aeabi_dmul+0x1c2>
 80006aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006ae:	0040      	lsls	r0, r0, #1
 80006b0:	eb41 0101 	adc.w	r1, r1, r1
 80006b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80006b8:	bf08      	it	eq
 80006ba:	3c01      	subeq	r4, #1
 80006bc:	d0f7      	beq.n	80006ae <__aeabi_dmul+0x1a6>
 80006be:	ea41 0106 	orr.w	r1, r1, r6
 80006c2:	f095 0f00 	teq	r5, #0
 80006c6:	bf18      	it	ne
 80006c8:	4770      	bxne	lr
 80006ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006ce:	0052      	lsls	r2, r2, #1
 80006d0:	eb43 0303 	adc.w	r3, r3, r3
 80006d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006d8:	bf08      	it	eq
 80006da:	3d01      	subeq	r5, #1
 80006dc:	d0f7      	beq.n	80006ce <__aeabi_dmul+0x1c6>
 80006de:	ea43 0306 	orr.w	r3, r3, r6
 80006e2:	4770      	bx	lr
 80006e4:	ea94 0f0c 	teq	r4, ip
 80006e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ec:	bf18      	it	ne
 80006ee:	ea95 0f0c 	teqne	r5, ip
 80006f2:	d00c      	beq.n	800070e <__aeabi_dmul+0x206>
 80006f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f8:	bf18      	it	ne
 80006fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006fe:	d1d1      	bne.n	80006a4 <__aeabi_dmul+0x19c>
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000708:	f04f 0000 	mov.w	r0, #0
 800070c:	bd70      	pop	{r4, r5, r6, pc}
 800070e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000712:	bf06      	itte	eq
 8000714:	4610      	moveq	r0, r2
 8000716:	4619      	moveq	r1, r3
 8000718:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800071c:	d019      	beq.n	8000752 <__aeabi_dmul+0x24a>
 800071e:	ea94 0f0c 	teq	r4, ip
 8000722:	d102      	bne.n	800072a <__aeabi_dmul+0x222>
 8000724:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000728:	d113      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800072a:	ea95 0f0c 	teq	r5, ip
 800072e:	d105      	bne.n	800073c <__aeabi_dmul+0x234>
 8000730:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000734:	bf1c      	itt	ne
 8000736:	4610      	movne	r0, r2
 8000738:	4619      	movne	r1, r3
 800073a:	d10a      	bne.n	8000752 <__aeabi_dmul+0x24a>
 800073c:	ea81 0103 	eor.w	r1, r1, r3
 8000740:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000748:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800074c:	f04f 0000 	mov.w	r0, #0
 8000750:	bd70      	pop	{r4, r5, r6, pc}
 8000752:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000756:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800075a:	bd70      	pop	{r4, r5, r6, pc}

0800075c <__aeabi_ddiv>:
 800075c:	b570      	push	{r4, r5, r6, lr}
 800075e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000762:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000766:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800076a:	bf1d      	ittte	ne
 800076c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000770:	ea94 0f0c 	teqne	r4, ip
 8000774:	ea95 0f0c 	teqne	r5, ip
 8000778:	f000 f8a7 	bleq	80008ca <__aeabi_ddiv+0x16e>
 800077c:	eba4 0405 	sub.w	r4, r4, r5
 8000780:	ea81 0e03 	eor.w	lr, r1, r3
 8000784:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000788:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800078c:	f000 8088 	beq.w	80008a0 <__aeabi_ddiv+0x144>
 8000790:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000794:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000798:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800079c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007b4:	429d      	cmp	r5, r3
 80007b6:	bf08      	it	eq
 80007b8:	4296      	cmpeq	r6, r2
 80007ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007c2:	d202      	bcs.n	80007ca <__aeabi_ddiv+0x6e>
 80007c4:	085b      	lsrs	r3, r3, #1
 80007c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ca:	1ab6      	subs	r6, r6, r2
 80007cc:	eb65 0503 	sbc.w	r5, r5, r3
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000838:	ea55 0e06 	orrs.w	lr, r5, r6
 800083c:	d018      	beq.n	8000870 <__aeabi_ddiv+0x114>
 800083e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000842:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000846:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800084a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800084e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000852:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000856:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800085a:	d1c0      	bne.n	80007de <__aeabi_ddiv+0x82>
 800085c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000860:	d10b      	bne.n	800087a <__aeabi_ddiv+0x11e>
 8000862:	ea41 0100 	orr.w	r1, r1, r0
 8000866:	f04f 0000 	mov.w	r0, #0
 800086a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800086e:	e7b6      	b.n	80007de <__aeabi_ddiv+0x82>
 8000870:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000874:	bf04      	itt	eq
 8000876:	4301      	orreq	r1, r0
 8000878:	2000      	moveq	r0, #0
 800087a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800087e:	bf88      	it	hi
 8000880:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000884:	f63f aeaf 	bhi.w	80005e6 <__aeabi_dmul+0xde>
 8000888:	ebb5 0c03 	subs.w	ip, r5, r3
 800088c:	bf04      	itt	eq
 800088e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000892:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000896:	f150 0000 	adcs.w	r0, r0, #0
 800089a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800089e:	bd70      	pop	{r4, r5, r6, pc}
 80008a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008ac:	bfc2      	ittt	gt
 80008ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008b6:	bd70      	popgt	{r4, r5, r6, pc}
 80008b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008bc:	f04f 0e00 	mov.w	lr, #0
 80008c0:	3c01      	subs	r4, #1
 80008c2:	e690      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008c4:	ea45 0e06 	orr.w	lr, r5, r6
 80008c8:	e68d      	b.n	80005e6 <__aeabi_dmul+0xde>
 80008ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008ce:	ea94 0f0c 	teq	r4, ip
 80008d2:	bf08      	it	eq
 80008d4:	ea95 0f0c 	teqeq	r5, ip
 80008d8:	f43f af3b 	beq.w	8000752 <__aeabi_dmul+0x24a>
 80008dc:	ea94 0f0c 	teq	r4, ip
 80008e0:	d10a      	bne.n	80008f8 <__aeabi_ddiv+0x19c>
 80008e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008e6:	f47f af34 	bne.w	8000752 <__aeabi_dmul+0x24a>
 80008ea:	ea95 0f0c 	teq	r5, ip
 80008ee:	f47f af25 	bne.w	800073c <__aeabi_dmul+0x234>
 80008f2:	4610      	mov	r0, r2
 80008f4:	4619      	mov	r1, r3
 80008f6:	e72c      	b.n	8000752 <__aeabi_dmul+0x24a>
 80008f8:	ea95 0f0c 	teq	r5, ip
 80008fc:	d106      	bne.n	800090c <__aeabi_ddiv+0x1b0>
 80008fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000902:	f43f aefd 	beq.w	8000700 <__aeabi_dmul+0x1f8>
 8000906:	4610      	mov	r0, r2
 8000908:	4619      	mov	r1, r3
 800090a:	e722      	b.n	8000752 <__aeabi_dmul+0x24a>
 800090c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000916:	f47f aec5 	bne.w	80006a4 <__aeabi_dmul+0x19c>
 800091a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800091e:	f47f af0d 	bne.w	800073c <__aeabi_dmul+0x234>
 8000922:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000926:	f47f aeeb 	bne.w	8000700 <__aeabi_dmul+0x1f8>
 800092a:	e712      	b.n	8000752 <__aeabi_dmul+0x24a>

0800092c <__gedf2>:
 800092c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000930:	e006      	b.n	8000940 <__cmpdf2+0x4>
 8000932:	bf00      	nop

08000934 <__ledf2>:
 8000934:	f04f 0c01 	mov.w	ip, #1
 8000938:	e002      	b.n	8000940 <__cmpdf2+0x4>
 800093a:	bf00      	nop

0800093c <__cmpdf2>:
 800093c:	f04f 0c01 	mov.w	ip, #1
 8000940:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000944:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000948:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800094c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000950:	bf18      	it	ne
 8000952:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000956:	d01b      	beq.n	8000990 <__cmpdf2+0x54>
 8000958:	b001      	add	sp, #4
 800095a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800095e:	bf0c      	ite	eq
 8000960:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000964:	ea91 0f03 	teqne	r1, r3
 8000968:	bf02      	ittt	eq
 800096a:	ea90 0f02 	teqeq	r0, r2
 800096e:	2000      	moveq	r0, #0
 8000970:	4770      	bxeq	lr
 8000972:	f110 0f00 	cmn.w	r0, #0
 8000976:	ea91 0f03 	teq	r1, r3
 800097a:	bf58      	it	pl
 800097c:	4299      	cmppl	r1, r3
 800097e:	bf08      	it	eq
 8000980:	4290      	cmpeq	r0, r2
 8000982:	bf2c      	ite	cs
 8000984:	17d8      	asrcs	r0, r3, #31
 8000986:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800098a:	f040 0001 	orr.w	r0, r0, #1
 800098e:	4770      	bx	lr
 8000990:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000994:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000998:	d102      	bne.n	80009a0 <__cmpdf2+0x64>
 800099a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800099e:	d107      	bne.n	80009b0 <__cmpdf2+0x74>
 80009a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009a8:	d1d6      	bne.n	8000958 <__cmpdf2+0x1c>
 80009aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009ae:	d0d3      	beq.n	8000958 <__cmpdf2+0x1c>
 80009b0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009b4:	4770      	bx	lr
 80009b6:	bf00      	nop

080009b8 <__aeabi_cdrcmple>:
 80009b8:	4684      	mov	ip, r0
 80009ba:	4610      	mov	r0, r2
 80009bc:	4662      	mov	r2, ip
 80009be:	468c      	mov	ip, r1
 80009c0:	4619      	mov	r1, r3
 80009c2:	4663      	mov	r3, ip
 80009c4:	e000      	b.n	80009c8 <__aeabi_cdcmpeq>
 80009c6:	bf00      	nop

080009c8 <__aeabi_cdcmpeq>:
 80009c8:	b501      	push	{r0, lr}
 80009ca:	f7ff ffb7 	bl	800093c <__cmpdf2>
 80009ce:	2800      	cmp	r0, #0
 80009d0:	bf48      	it	mi
 80009d2:	f110 0f00 	cmnmi.w	r0, #0
 80009d6:	bd01      	pop	{r0, pc}

080009d8 <__aeabi_dcmpeq>:
 80009d8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009dc:	f7ff fff4 	bl	80009c8 <__aeabi_cdcmpeq>
 80009e0:	bf0c      	ite	eq
 80009e2:	2001      	moveq	r0, #1
 80009e4:	2000      	movne	r0, #0
 80009e6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ea:	bf00      	nop

080009ec <__aeabi_dcmplt>:
 80009ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f0:	f7ff ffea 	bl	80009c8 <__aeabi_cdcmpeq>
 80009f4:	bf34      	ite	cc
 80009f6:	2001      	movcc	r0, #1
 80009f8:	2000      	movcs	r0, #0
 80009fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fe:	bf00      	nop

08000a00 <__aeabi_dcmple>:
 8000a00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a04:	f7ff ffe0 	bl	80009c8 <__aeabi_cdcmpeq>
 8000a08:	bf94      	ite	ls
 8000a0a:	2001      	movls	r0, #1
 8000a0c:	2000      	movhi	r0, #0
 8000a0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a12:	bf00      	nop

08000a14 <__aeabi_dcmpge>:
 8000a14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a18:	f7ff ffce 	bl	80009b8 <__aeabi_cdrcmple>
 8000a1c:	bf94      	ite	ls
 8000a1e:	2001      	movls	r0, #1
 8000a20:	2000      	movhi	r0, #0
 8000a22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a26:	bf00      	nop

08000a28 <__aeabi_dcmpgt>:
 8000a28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a2c:	f7ff ffc4 	bl	80009b8 <__aeabi_cdrcmple>
 8000a30:	bf34      	ite	cc
 8000a32:	2001      	movcc	r0, #1
 8000a34:	2000      	movcs	r0, #0
 8000a36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a3a:	bf00      	nop

08000a3c <__aeabi_dcmpun>:
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	d102      	bne.n	8000a4c <__aeabi_dcmpun+0x10>
 8000a46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a4a:	d10a      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a54:	d102      	bne.n	8000a5c <__aeabi_dcmpun+0x20>
 8000a56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a5a:	d102      	bne.n	8000a62 <__aeabi_dcmpun+0x26>
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	f04f 0001 	mov.w	r0, #1
 8000a66:	4770      	bx	lr

08000a68 <__aeabi_d2iz>:
 8000a68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a70:	d215      	bcs.n	8000a9e <__aeabi_d2iz+0x36>
 8000a72:	d511      	bpl.n	8000a98 <__aeabi_d2iz+0x30>
 8000a74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a7c:	d912      	bls.n	8000aa4 <__aeabi_d2iz+0x3c>
 8000a7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a92:	bf18      	it	ne
 8000a94:	4240      	negne	r0, r0
 8000a96:	4770      	bx	lr
 8000a98:	f04f 0000 	mov.w	r0, #0
 8000a9c:	4770      	bx	lr
 8000a9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aa2:	d105      	bne.n	8000ab0 <__aeabi_d2iz+0x48>
 8000aa4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000aa8:	bf08      	it	eq
 8000aaa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_frsub>:
 8000ab8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	e002      	b.n	8000ac4 <__addsf3>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_fsub>:
 8000ac0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000ac4 <__addsf3>:
 8000ac4:	0042      	lsls	r2, r0, #1
 8000ac6:	bf1f      	itttt	ne
 8000ac8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000acc:	ea92 0f03 	teqne	r2, r3
 8000ad0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ad4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ad8:	d06a      	beq.n	8000bb0 <__addsf3+0xec>
 8000ada:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ade:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ae2:	bfc1      	itttt	gt
 8000ae4:	18d2      	addgt	r2, r2, r3
 8000ae6:	4041      	eorgt	r1, r0
 8000ae8:	4048      	eorgt	r0, r1
 8000aea:	4041      	eorgt	r1, r0
 8000aec:	bfb8      	it	lt
 8000aee:	425b      	neglt	r3, r3
 8000af0:	2b19      	cmp	r3, #25
 8000af2:	bf88      	it	hi
 8000af4:	4770      	bxhi	lr
 8000af6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000afa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000afe:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b02:	bf18      	it	ne
 8000b04:	4240      	negne	r0, r0
 8000b06:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b0a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b0e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4249      	negne	r1, r1
 8000b16:	ea92 0f03 	teq	r2, r3
 8000b1a:	d03f      	beq.n	8000b9c <__addsf3+0xd8>
 8000b1c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b20:	fa41 fc03 	asr.w	ip, r1, r3
 8000b24:	eb10 000c 	adds.w	r0, r0, ip
 8000b28:	f1c3 0320 	rsb	r3, r3, #32
 8000b2c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b30:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b34:	d502      	bpl.n	8000b3c <__addsf3+0x78>
 8000b36:	4249      	negs	r1, r1
 8000b38:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b3c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b40:	d313      	bcc.n	8000b6a <__addsf3+0xa6>
 8000b42:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b46:	d306      	bcc.n	8000b56 <__addsf3+0x92>
 8000b48:	0840      	lsrs	r0, r0, #1
 8000b4a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b4e:	f102 0201 	add.w	r2, r2, #1
 8000b52:	2afe      	cmp	r2, #254	@ 0xfe
 8000b54:	d251      	bcs.n	8000bfa <__addsf3+0x136>
 8000b56:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b5a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b5e:	bf08      	it	eq
 8000b60:	f020 0001 	biceq.w	r0, r0, #1
 8000b64:	ea40 0003 	orr.w	r0, r0, r3
 8000b68:	4770      	bx	lr
 8000b6a:	0049      	lsls	r1, r1, #1
 8000b6c:	eb40 0000 	adc.w	r0, r0, r0
 8000b70:	3a01      	subs	r2, #1
 8000b72:	bf28      	it	cs
 8000b74:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b78:	d2ed      	bcs.n	8000b56 <__addsf3+0x92>
 8000b7a:	fab0 fc80 	clz	ip, r0
 8000b7e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b82:	ebb2 020c 	subs.w	r2, r2, ip
 8000b86:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b8a:	bfaa      	itet	ge
 8000b8c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b90:	4252      	neglt	r2, r2
 8000b92:	4318      	orrge	r0, r3
 8000b94:	bfbc      	itt	lt
 8000b96:	40d0      	lsrlt	r0, r2
 8000b98:	4318      	orrlt	r0, r3
 8000b9a:	4770      	bx	lr
 8000b9c:	f092 0f00 	teq	r2, #0
 8000ba0:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000ba4:	bf06      	itte	eq
 8000ba6:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000baa:	3201      	addeq	r2, #1
 8000bac:	3b01      	subne	r3, #1
 8000bae:	e7b5      	b.n	8000b1c <__addsf3+0x58>
 8000bb0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bb4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bb8:	bf18      	it	ne
 8000bba:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bbe:	d021      	beq.n	8000c04 <__addsf3+0x140>
 8000bc0:	ea92 0f03 	teq	r2, r3
 8000bc4:	d004      	beq.n	8000bd0 <__addsf3+0x10c>
 8000bc6:	f092 0f00 	teq	r2, #0
 8000bca:	bf08      	it	eq
 8000bcc:	4608      	moveq	r0, r1
 8000bce:	4770      	bx	lr
 8000bd0:	ea90 0f01 	teq	r0, r1
 8000bd4:	bf1c      	itt	ne
 8000bd6:	2000      	movne	r0, #0
 8000bd8:	4770      	bxne	lr
 8000bda:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bde:	d104      	bne.n	8000bea <__addsf3+0x126>
 8000be0:	0040      	lsls	r0, r0, #1
 8000be2:	bf28      	it	cs
 8000be4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000be8:	4770      	bx	lr
 8000bea:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bee:	bf3c      	itt	cc
 8000bf0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bf4:	4770      	bxcc	lr
 8000bf6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bfa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c02:	4770      	bx	lr
 8000c04:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c08:	bf16      	itet	ne
 8000c0a:	4608      	movne	r0, r1
 8000c0c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c10:	4601      	movne	r1, r0
 8000c12:	0242      	lsls	r2, r0, #9
 8000c14:	bf06      	itte	eq
 8000c16:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c1a:	ea90 0f01 	teqeq	r0, r1
 8000c1e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c22:	4770      	bx	lr

08000c24 <__aeabi_ui2f>:
 8000c24:	f04f 0300 	mov.w	r3, #0
 8000c28:	e004      	b.n	8000c34 <__aeabi_i2f+0x8>
 8000c2a:	bf00      	nop

08000c2c <__aeabi_i2f>:
 8000c2c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c30:	bf48      	it	mi
 8000c32:	4240      	negmi	r0, r0
 8000c34:	ea5f 0c00 	movs.w	ip, r0
 8000c38:	bf08      	it	eq
 8000c3a:	4770      	bxeq	lr
 8000c3c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c40:	4601      	mov	r1, r0
 8000c42:	f04f 0000 	mov.w	r0, #0
 8000c46:	e01c      	b.n	8000c82 <__aeabi_l2f+0x2a>

08000c48 <__aeabi_ul2f>:
 8000c48:	ea50 0201 	orrs.w	r2, r0, r1
 8000c4c:	bf08      	it	eq
 8000c4e:	4770      	bxeq	lr
 8000c50:	f04f 0300 	mov.w	r3, #0
 8000c54:	e00a      	b.n	8000c6c <__aeabi_l2f+0x14>
 8000c56:	bf00      	nop

08000c58 <__aeabi_l2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c64:	d502      	bpl.n	8000c6c <__aeabi_l2f+0x14>
 8000c66:	4240      	negs	r0, r0
 8000c68:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c6c:	ea5f 0c01 	movs.w	ip, r1
 8000c70:	bf02      	ittt	eq
 8000c72:	4684      	moveq	ip, r0
 8000c74:	4601      	moveq	r1, r0
 8000c76:	2000      	moveq	r0, #0
 8000c78:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c7c:	bf08      	it	eq
 8000c7e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c82:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c86:	fabc f28c 	clz	r2, ip
 8000c8a:	3a08      	subs	r2, #8
 8000c8c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c90:	db10      	blt.n	8000cb4 <__aeabi_l2f+0x5c>
 8000c92:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c96:	4463      	add	r3, ip
 8000c98:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c9c:	f1c2 0220 	rsb	r2, r2, #32
 8000ca0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ca4:	fa20 f202 	lsr.w	r2, r0, r2
 8000ca8:	eb43 0002 	adc.w	r0, r3, r2
 8000cac:	bf08      	it	eq
 8000cae:	f020 0001 	biceq.w	r0, r0, #1
 8000cb2:	4770      	bx	lr
 8000cb4:	f102 0220 	add.w	r2, r2, #32
 8000cb8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cbc:	f1c2 0220 	rsb	r2, r2, #32
 8000cc0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cc4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cc8:	eb43 0002 	adc.w	r0, r3, r2
 8000ccc:	bf08      	it	eq
 8000cce:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_fmul>:
 8000cd4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cd8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cdc:	bf1e      	ittt	ne
 8000cde:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000ce2:	ea92 0f0c 	teqne	r2, ip
 8000ce6:	ea93 0f0c 	teqne	r3, ip
 8000cea:	d06f      	beq.n	8000dcc <__aeabi_fmul+0xf8>
 8000cec:	441a      	add	r2, r3
 8000cee:	ea80 0c01 	eor.w	ip, r0, r1
 8000cf2:	0240      	lsls	r0, r0, #9
 8000cf4:	bf18      	it	ne
 8000cf6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cfa:	d01e      	beq.n	8000d3a <__aeabi_fmul+0x66>
 8000cfc:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d00:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d04:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d08:	fba0 3101 	umull	r3, r1, r0, r1
 8000d0c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d10:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d14:	bf3e      	ittt	cc
 8000d16:	0049      	lslcc	r1, r1, #1
 8000d18:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d1c:	005b      	lslcc	r3, r3, #1
 8000d1e:	ea40 0001 	orr.w	r0, r0, r1
 8000d22:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d26:	2afd      	cmp	r2, #253	@ 0xfd
 8000d28:	d81d      	bhi.n	8000d66 <__aeabi_fmul+0x92>
 8000d2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d32:	bf08      	it	eq
 8000d34:	f020 0001 	biceq.w	r0, r0, #1
 8000d38:	4770      	bx	lr
 8000d3a:	f090 0f00 	teq	r0, #0
 8000d3e:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d42:	bf08      	it	eq
 8000d44:	0249      	lsleq	r1, r1, #9
 8000d46:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d4a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d4e:	3a7f      	subs	r2, #127	@ 0x7f
 8000d50:	bfc2      	ittt	gt
 8000d52:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d56:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d5a:	4770      	bxgt	lr
 8000d5c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d60:	f04f 0300 	mov.w	r3, #0
 8000d64:	3a01      	subs	r2, #1
 8000d66:	dc5d      	bgt.n	8000e24 <__aeabi_fmul+0x150>
 8000d68:	f112 0f19 	cmn.w	r2, #25
 8000d6c:	bfdc      	itt	le
 8000d6e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d72:	4770      	bxle	lr
 8000d74:	f1c2 0200 	rsb	r2, r2, #0
 8000d78:	0041      	lsls	r1, r0, #1
 8000d7a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d7e:	f1c2 0220 	rsb	r2, r2, #32
 8000d82:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d86:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d8a:	f140 0000 	adc.w	r0, r0, #0
 8000d8e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d92:	bf08      	it	eq
 8000d94:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d98:	4770      	bx	lr
 8000d9a:	f092 0f00 	teq	r2, #0
 8000d9e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000da2:	bf02      	ittt	eq
 8000da4:	0040      	lsleq	r0, r0, #1
 8000da6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000daa:	3a01      	subeq	r2, #1
 8000dac:	d0f9      	beq.n	8000da2 <__aeabi_fmul+0xce>
 8000dae:	ea40 000c 	orr.w	r0, r0, ip
 8000db2:	f093 0f00 	teq	r3, #0
 8000db6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dba:	bf02      	ittt	eq
 8000dbc:	0049      	lsleq	r1, r1, #1
 8000dbe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000dc2:	3b01      	subeq	r3, #1
 8000dc4:	d0f9      	beq.n	8000dba <__aeabi_fmul+0xe6>
 8000dc6:	ea41 010c 	orr.w	r1, r1, ip
 8000dca:	e78f      	b.n	8000cec <__aeabi_fmul+0x18>
 8000dcc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000dd0:	ea92 0f0c 	teq	r2, ip
 8000dd4:	bf18      	it	ne
 8000dd6:	ea93 0f0c 	teqne	r3, ip
 8000dda:	d00a      	beq.n	8000df2 <__aeabi_fmul+0x11e>
 8000ddc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000de0:	bf18      	it	ne
 8000de2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000de6:	d1d8      	bne.n	8000d9a <__aeabi_fmul+0xc6>
 8000de8:	ea80 0001 	eor.w	r0, r0, r1
 8000dec:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000df0:	4770      	bx	lr
 8000df2:	f090 0f00 	teq	r0, #0
 8000df6:	bf17      	itett	ne
 8000df8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000dfc:	4608      	moveq	r0, r1
 8000dfe:	f091 0f00 	teqne	r1, #0
 8000e02:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e06:	d014      	beq.n	8000e32 <__aeabi_fmul+0x15e>
 8000e08:	ea92 0f0c 	teq	r2, ip
 8000e0c:	d101      	bne.n	8000e12 <__aeabi_fmul+0x13e>
 8000e0e:	0242      	lsls	r2, r0, #9
 8000e10:	d10f      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e12:	ea93 0f0c 	teq	r3, ip
 8000e16:	d103      	bne.n	8000e20 <__aeabi_fmul+0x14c>
 8000e18:	024b      	lsls	r3, r1, #9
 8000e1a:	bf18      	it	ne
 8000e1c:	4608      	movne	r0, r1
 8000e1e:	d108      	bne.n	8000e32 <__aeabi_fmul+0x15e>
 8000e20:	ea80 0001 	eor.w	r0, r0, r1
 8000e24:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e28:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e2c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e30:	4770      	bx	lr
 8000e32:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e36:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_fdiv>:
 8000e3c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e44:	bf1e      	ittt	ne
 8000e46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e4a:	ea92 0f0c 	teqne	r2, ip
 8000e4e:	ea93 0f0c 	teqne	r3, ip
 8000e52:	d069      	beq.n	8000f28 <__aeabi_fdiv+0xec>
 8000e54:	eba2 0203 	sub.w	r2, r2, r3
 8000e58:	ea80 0c01 	eor.w	ip, r0, r1
 8000e5c:	0249      	lsls	r1, r1, #9
 8000e5e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e62:	d037      	beq.n	8000ed4 <__aeabi_fdiv+0x98>
 8000e64:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e68:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e6c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e70:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e74:	428b      	cmp	r3, r1
 8000e76:	bf38      	it	cc
 8000e78:	005b      	lslcc	r3, r3, #1
 8000e7a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e7e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e82:	428b      	cmp	r3, r1
 8000e84:	bf24      	itt	cs
 8000e86:	1a5b      	subcs	r3, r3, r1
 8000e88:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e8c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e96:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e9a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e9e:	bf24      	itt	cs
 8000ea0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000ea4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000ea8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000eac:	bf24      	itt	cs
 8000eae:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000eb2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000eb6:	011b      	lsls	r3, r3, #4
 8000eb8:	bf18      	it	ne
 8000eba:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ebe:	d1e0      	bne.n	8000e82 <__aeabi_fdiv+0x46>
 8000ec0:	2afd      	cmp	r2, #253	@ 0xfd
 8000ec2:	f63f af50 	bhi.w	8000d66 <__aeabi_fmul+0x92>
 8000ec6:	428b      	cmp	r3, r1
 8000ec8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000ecc:	bf08      	it	eq
 8000ece:	f020 0001 	biceq.w	r0, r0, #1
 8000ed2:	4770      	bx	lr
 8000ed4:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ed8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000edc:	327f      	adds	r2, #127	@ 0x7f
 8000ede:	bfc2      	ittt	gt
 8000ee0:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ee4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ee8:	4770      	bxgt	lr
 8000eea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000eee:	f04f 0300 	mov.w	r3, #0
 8000ef2:	3a01      	subs	r2, #1
 8000ef4:	e737      	b.n	8000d66 <__aeabi_fmul+0x92>
 8000ef6:	f092 0f00 	teq	r2, #0
 8000efa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000efe:	bf02      	ittt	eq
 8000f00:	0040      	lsleq	r0, r0, #1
 8000f02:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f06:	3a01      	subeq	r2, #1
 8000f08:	d0f9      	beq.n	8000efe <__aeabi_fdiv+0xc2>
 8000f0a:	ea40 000c 	orr.w	r0, r0, ip
 8000f0e:	f093 0f00 	teq	r3, #0
 8000f12:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f16:	bf02      	ittt	eq
 8000f18:	0049      	lsleq	r1, r1, #1
 8000f1a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f1e:	3b01      	subeq	r3, #1
 8000f20:	d0f9      	beq.n	8000f16 <__aeabi_fdiv+0xda>
 8000f22:	ea41 010c 	orr.w	r1, r1, ip
 8000f26:	e795      	b.n	8000e54 <__aeabi_fdiv+0x18>
 8000f28:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f2c:	ea92 0f0c 	teq	r2, ip
 8000f30:	d108      	bne.n	8000f44 <__aeabi_fdiv+0x108>
 8000f32:	0242      	lsls	r2, r0, #9
 8000f34:	f47f af7d 	bne.w	8000e32 <__aeabi_fmul+0x15e>
 8000f38:	ea93 0f0c 	teq	r3, ip
 8000f3c:	f47f af70 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f40:	4608      	mov	r0, r1
 8000f42:	e776      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f44:	ea93 0f0c 	teq	r3, ip
 8000f48:	d104      	bne.n	8000f54 <__aeabi_fdiv+0x118>
 8000f4a:	024b      	lsls	r3, r1, #9
 8000f4c:	f43f af4c 	beq.w	8000de8 <__aeabi_fmul+0x114>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e76e      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f54:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f58:	bf18      	it	ne
 8000f5a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f5e:	d1ca      	bne.n	8000ef6 <__aeabi_fdiv+0xba>
 8000f60:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f64:	f47f af5c 	bne.w	8000e20 <__aeabi_fmul+0x14c>
 8000f68:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f6c:	f47f af3c 	bne.w	8000de8 <__aeabi_fmul+0x114>
 8000f70:	e75f      	b.n	8000e32 <__aeabi_fmul+0x15e>
 8000f72:	bf00      	nop

08000f74 <__gesf2>:
 8000f74:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000f78:	e006      	b.n	8000f88 <__cmpsf2+0x4>
 8000f7a:	bf00      	nop

08000f7c <__lesf2>:
 8000f7c:	f04f 0c01 	mov.w	ip, #1
 8000f80:	e002      	b.n	8000f88 <__cmpsf2+0x4>
 8000f82:	bf00      	nop

08000f84 <__cmpsf2>:
 8000f84:	f04f 0c01 	mov.w	ip, #1
 8000f88:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f8c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f90:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	bf18      	it	ne
 8000f9a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f9e:	d011      	beq.n	8000fc4 <__cmpsf2+0x40>
 8000fa0:	b001      	add	sp, #4
 8000fa2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fa6:	bf18      	it	ne
 8000fa8:	ea90 0f01 	teqne	r0, r1
 8000fac:	bf58      	it	pl
 8000fae:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fb2:	bf88      	it	hi
 8000fb4:	17c8      	asrhi	r0, r1, #31
 8000fb6:	bf38      	it	cc
 8000fb8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fbc:	bf18      	it	ne
 8000fbe:	f040 0001 	orrne.w	r0, r0, #1
 8000fc2:	4770      	bx	lr
 8000fc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fc8:	d102      	bne.n	8000fd0 <__cmpsf2+0x4c>
 8000fca:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fce:	d105      	bne.n	8000fdc <__cmpsf2+0x58>
 8000fd0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fd4:	d1e4      	bne.n	8000fa0 <__cmpsf2+0x1c>
 8000fd6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fda:	d0e1      	beq.n	8000fa0 <__cmpsf2+0x1c>
 8000fdc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fe0:	4770      	bx	lr
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_cfrcmple>:
 8000fe4:	4684      	mov	ip, r0
 8000fe6:	4608      	mov	r0, r1
 8000fe8:	4661      	mov	r1, ip
 8000fea:	e7ff      	b.n	8000fec <__aeabi_cfcmpeq>

08000fec <__aeabi_cfcmpeq>:
 8000fec:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fee:	f7ff ffc9 	bl	8000f84 <__cmpsf2>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	bf48      	it	mi
 8000ff6:	f110 0f00 	cmnmi.w	r0, #0
 8000ffa:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ffc <__aeabi_fcmpeq>:
 8000ffc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001000:	f7ff fff4 	bl	8000fec <__aeabi_cfcmpeq>
 8001004:	bf0c      	ite	eq
 8001006:	2001      	moveq	r0, #1
 8001008:	2000      	movne	r0, #0
 800100a:	f85d fb08 	ldr.w	pc, [sp], #8
 800100e:	bf00      	nop

08001010 <__aeabi_fcmplt>:
 8001010:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001014:	f7ff ffea 	bl	8000fec <__aeabi_cfcmpeq>
 8001018:	bf34      	ite	cc
 800101a:	2001      	movcc	r0, #1
 800101c:	2000      	movcs	r0, #0
 800101e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001022:	bf00      	nop

08001024 <__aeabi_fcmple>:
 8001024:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001028:	f7ff ffe0 	bl	8000fec <__aeabi_cfcmpeq>
 800102c:	bf94      	ite	ls
 800102e:	2001      	movls	r0, #1
 8001030:	2000      	movhi	r0, #0
 8001032:	f85d fb08 	ldr.w	pc, [sp], #8
 8001036:	bf00      	nop

08001038 <__aeabi_fcmpge>:
 8001038:	f84d ed08 	str.w	lr, [sp, #-8]!
 800103c:	f7ff ffd2 	bl	8000fe4 <__aeabi_cfrcmple>
 8001040:	bf94      	ite	ls
 8001042:	2001      	movls	r0, #1
 8001044:	2000      	movhi	r0, #0
 8001046:	f85d fb08 	ldr.w	pc, [sp], #8
 800104a:	bf00      	nop

0800104c <__aeabi_fcmpgt>:
 800104c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001050:	f7ff ffc8 	bl	8000fe4 <__aeabi_cfrcmple>
 8001054:	bf34      	ite	cc
 8001056:	2001      	movcc	r0, #1
 8001058:	2000      	movcs	r0, #0
 800105a:	f85d fb08 	ldr.w	pc, [sp], #8
 800105e:	bf00      	nop

08001060 <__aeabi_uldivmod>:
 8001060:	b953      	cbnz	r3, 8001078 <__aeabi_uldivmod+0x18>
 8001062:	b94a      	cbnz	r2, 8001078 <__aeabi_uldivmod+0x18>
 8001064:	2900      	cmp	r1, #0
 8001066:	bf08      	it	eq
 8001068:	2800      	cmpeq	r0, #0
 800106a:	bf1c      	itt	ne
 800106c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8001070:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8001074:	f000 b98c 	b.w	8001390 <__aeabi_idiv0>
 8001078:	f1ad 0c08 	sub.w	ip, sp, #8
 800107c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001080:	f000 f806 	bl	8001090 <__udivmoddi4>
 8001084:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001088:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800108c:	b004      	add	sp, #16
 800108e:	4770      	bx	lr

08001090 <__udivmoddi4>:
 8001090:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001094:	9d08      	ldr	r5, [sp, #32]
 8001096:	468e      	mov	lr, r1
 8001098:	4604      	mov	r4, r0
 800109a:	4688      	mov	r8, r1
 800109c:	2b00      	cmp	r3, #0
 800109e:	d14a      	bne.n	8001136 <__udivmoddi4+0xa6>
 80010a0:	428a      	cmp	r2, r1
 80010a2:	4617      	mov	r7, r2
 80010a4:	d962      	bls.n	800116c <__udivmoddi4+0xdc>
 80010a6:	fab2 f682 	clz	r6, r2
 80010aa:	b14e      	cbz	r6, 80010c0 <__udivmoddi4+0x30>
 80010ac:	f1c6 0320 	rsb	r3, r6, #32
 80010b0:	fa01 f806 	lsl.w	r8, r1, r6
 80010b4:	fa20 f303 	lsr.w	r3, r0, r3
 80010b8:	40b7      	lsls	r7, r6
 80010ba:	ea43 0808 	orr.w	r8, r3, r8
 80010be:	40b4      	lsls	r4, r6
 80010c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010c4:	fbb8 f1fe 	udiv	r1, r8, lr
 80010c8:	fa1f fc87 	uxth.w	ip, r7
 80010cc:	fb0e 8811 	mls	r8, lr, r1, r8
 80010d0:	fb01 f20c 	mul.w	r2, r1, ip
 80010d4:	0c23      	lsrs	r3, r4, #16
 80010d6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010da:	429a      	cmp	r2, r3
 80010dc:	d909      	bls.n	80010f2 <__udivmoddi4+0x62>
 80010de:	18fb      	adds	r3, r7, r3
 80010e0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80010e4:	f080 80eb 	bcs.w	80012be <__udivmoddi4+0x22e>
 80010e8:	429a      	cmp	r2, r3
 80010ea:	f240 80e8 	bls.w	80012be <__udivmoddi4+0x22e>
 80010ee:	3902      	subs	r1, #2
 80010f0:	443b      	add	r3, r7
 80010f2:	1a9a      	subs	r2, r3, r2
 80010f4:	fbb2 f0fe 	udiv	r0, r2, lr
 80010f8:	fb0e 2210 	mls	r2, lr, r0, r2
 80010fc:	fb00 fc0c 	mul.w	ip, r0, ip
 8001100:	b2a3      	uxth	r3, r4
 8001102:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001106:	459c      	cmp	ip, r3
 8001108:	d909      	bls.n	800111e <__udivmoddi4+0x8e>
 800110a:	18fb      	adds	r3, r7, r3
 800110c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8001110:	f080 80d7 	bcs.w	80012c2 <__udivmoddi4+0x232>
 8001114:	459c      	cmp	ip, r3
 8001116:	f240 80d4 	bls.w	80012c2 <__udivmoddi4+0x232>
 800111a:	443b      	add	r3, r7
 800111c:	3802      	subs	r0, #2
 800111e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001122:	2100      	movs	r1, #0
 8001124:	eba3 030c 	sub.w	r3, r3, ip
 8001128:	b11d      	cbz	r5, 8001132 <__udivmoddi4+0xa2>
 800112a:	2200      	movs	r2, #0
 800112c:	40f3      	lsrs	r3, r6
 800112e:	e9c5 3200 	strd	r3, r2, [r5]
 8001132:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001136:	428b      	cmp	r3, r1
 8001138:	d905      	bls.n	8001146 <__udivmoddi4+0xb6>
 800113a:	b10d      	cbz	r5, 8001140 <__udivmoddi4+0xb0>
 800113c:	e9c5 0100 	strd	r0, r1, [r5]
 8001140:	2100      	movs	r1, #0
 8001142:	4608      	mov	r0, r1
 8001144:	e7f5      	b.n	8001132 <__udivmoddi4+0xa2>
 8001146:	fab3 f183 	clz	r1, r3
 800114a:	2900      	cmp	r1, #0
 800114c:	d146      	bne.n	80011dc <__udivmoddi4+0x14c>
 800114e:	4573      	cmp	r3, lr
 8001150:	d302      	bcc.n	8001158 <__udivmoddi4+0xc8>
 8001152:	4282      	cmp	r2, r0
 8001154:	f200 8108 	bhi.w	8001368 <__udivmoddi4+0x2d8>
 8001158:	1a84      	subs	r4, r0, r2
 800115a:	eb6e 0203 	sbc.w	r2, lr, r3
 800115e:	2001      	movs	r0, #1
 8001160:	4690      	mov	r8, r2
 8001162:	2d00      	cmp	r5, #0
 8001164:	d0e5      	beq.n	8001132 <__udivmoddi4+0xa2>
 8001166:	e9c5 4800 	strd	r4, r8, [r5]
 800116a:	e7e2      	b.n	8001132 <__udivmoddi4+0xa2>
 800116c:	2a00      	cmp	r2, #0
 800116e:	f000 8091 	beq.w	8001294 <__udivmoddi4+0x204>
 8001172:	fab2 f682 	clz	r6, r2
 8001176:	2e00      	cmp	r6, #0
 8001178:	f040 80a5 	bne.w	80012c6 <__udivmoddi4+0x236>
 800117c:	1a8a      	subs	r2, r1, r2
 800117e:	2101      	movs	r1, #1
 8001180:	0c03      	lsrs	r3, r0, #16
 8001182:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001186:	b280      	uxth	r0, r0
 8001188:	b2bc      	uxth	r4, r7
 800118a:	fbb2 fcfe 	udiv	ip, r2, lr
 800118e:	fb0e 221c 	mls	r2, lr, ip, r2
 8001192:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001196:	fb04 f20c 	mul.w	r2, r4, ip
 800119a:	429a      	cmp	r2, r3
 800119c:	d907      	bls.n	80011ae <__udivmoddi4+0x11e>
 800119e:	18fb      	adds	r3, r7, r3
 80011a0:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80011a4:	d202      	bcs.n	80011ac <__udivmoddi4+0x11c>
 80011a6:	429a      	cmp	r2, r3
 80011a8:	f200 80e3 	bhi.w	8001372 <__udivmoddi4+0x2e2>
 80011ac:	46c4      	mov	ip, r8
 80011ae:	1a9b      	subs	r3, r3, r2
 80011b0:	fbb3 f2fe 	udiv	r2, r3, lr
 80011b4:	fb0e 3312 	mls	r3, lr, r2, r3
 80011b8:	fb02 f404 	mul.w	r4, r2, r4
 80011bc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80011c0:	429c      	cmp	r4, r3
 80011c2:	d907      	bls.n	80011d4 <__udivmoddi4+0x144>
 80011c4:	18fb      	adds	r3, r7, r3
 80011c6:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80011ca:	d202      	bcs.n	80011d2 <__udivmoddi4+0x142>
 80011cc:	429c      	cmp	r4, r3
 80011ce:	f200 80cd 	bhi.w	800136c <__udivmoddi4+0x2dc>
 80011d2:	4602      	mov	r2, r0
 80011d4:	1b1b      	subs	r3, r3, r4
 80011d6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80011da:	e7a5      	b.n	8001128 <__udivmoddi4+0x98>
 80011dc:	f1c1 0620 	rsb	r6, r1, #32
 80011e0:	408b      	lsls	r3, r1
 80011e2:	fa22 f706 	lsr.w	r7, r2, r6
 80011e6:	431f      	orrs	r7, r3
 80011e8:	fa2e fa06 	lsr.w	sl, lr, r6
 80011ec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80011f0:	fbba f8f9 	udiv	r8, sl, r9
 80011f4:	fa0e fe01 	lsl.w	lr, lr, r1
 80011f8:	fa20 f306 	lsr.w	r3, r0, r6
 80011fc:	fb09 aa18 	mls	sl, r9, r8, sl
 8001200:	fa1f fc87 	uxth.w	ip, r7
 8001204:	ea43 030e 	orr.w	r3, r3, lr
 8001208:	fa00 fe01 	lsl.w	lr, r0, r1
 800120c:	fb08 f00c 	mul.w	r0, r8, ip
 8001210:	0c1c      	lsrs	r4, r3, #16
 8001212:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8001216:	42a0      	cmp	r0, r4
 8001218:	fa02 f201 	lsl.w	r2, r2, r1
 800121c:	d90a      	bls.n	8001234 <__udivmoddi4+0x1a4>
 800121e:	193c      	adds	r4, r7, r4
 8001220:	f108 3aff 	add.w	sl, r8, #4294967295	@ 0xffffffff
 8001224:	f080 809e 	bcs.w	8001364 <__udivmoddi4+0x2d4>
 8001228:	42a0      	cmp	r0, r4
 800122a:	f240 809b 	bls.w	8001364 <__udivmoddi4+0x2d4>
 800122e:	f1a8 0802 	sub.w	r8, r8, #2
 8001232:	443c      	add	r4, r7
 8001234:	1a24      	subs	r4, r4, r0
 8001236:	b298      	uxth	r0, r3
 8001238:	fbb4 f3f9 	udiv	r3, r4, r9
 800123c:	fb09 4413 	mls	r4, r9, r3, r4
 8001240:	fb03 fc0c 	mul.w	ip, r3, ip
 8001244:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001248:	45a4      	cmp	ip, r4
 800124a:	d909      	bls.n	8001260 <__udivmoddi4+0x1d0>
 800124c:	193c      	adds	r4, r7, r4
 800124e:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8001252:	f080 8085 	bcs.w	8001360 <__udivmoddi4+0x2d0>
 8001256:	45a4      	cmp	ip, r4
 8001258:	f240 8082 	bls.w	8001360 <__udivmoddi4+0x2d0>
 800125c:	3b02      	subs	r3, #2
 800125e:	443c      	add	r4, r7
 8001260:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001264:	eba4 040c 	sub.w	r4, r4, ip
 8001268:	fba0 8c02 	umull	r8, ip, r0, r2
 800126c:	4564      	cmp	r4, ip
 800126e:	4643      	mov	r3, r8
 8001270:	46e1      	mov	r9, ip
 8001272:	d364      	bcc.n	800133e <__udivmoddi4+0x2ae>
 8001274:	d061      	beq.n	800133a <__udivmoddi4+0x2aa>
 8001276:	b15d      	cbz	r5, 8001290 <__udivmoddi4+0x200>
 8001278:	ebbe 0203 	subs.w	r2, lr, r3
 800127c:	eb64 0409 	sbc.w	r4, r4, r9
 8001280:	fa04 f606 	lsl.w	r6, r4, r6
 8001284:	fa22 f301 	lsr.w	r3, r2, r1
 8001288:	431e      	orrs	r6, r3
 800128a:	40cc      	lsrs	r4, r1
 800128c:	e9c5 6400 	strd	r6, r4, [r5]
 8001290:	2100      	movs	r1, #0
 8001292:	e74e      	b.n	8001132 <__udivmoddi4+0xa2>
 8001294:	fbb1 fcf2 	udiv	ip, r1, r2
 8001298:	0c01      	lsrs	r1, r0, #16
 800129a:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800129e:	b280      	uxth	r0, r0
 80012a0:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80012a4:	463b      	mov	r3, r7
 80012a6:	fbb1 f1f7 	udiv	r1, r1, r7
 80012aa:	4638      	mov	r0, r7
 80012ac:	463c      	mov	r4, r7
 80012ae:	46b8      	mov	r8, r7
 80012b0:	46be      	mov	lr, r7
 80012b2:	2620      	movs	r6, #32
 80012b4:	eba2 0208 	sub.w	r2, r2, r8
 80012b8:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80012bc:	e765      	b.n	800118a <__udivmoddi4+0xfa>
 80012be:	4601      	mov	r1, r0
 80012c0:	e717      	b.n	80010f2 <__udivmoddi4+0x62>
 80012c2:	4610      	mov	r0, r2
 80012c4:	e72b      	b.n	800111e <__udivmoddi4+0x8e>
 80012c6:	f1c6 0120 	rsb	r1, r6, #32
 80012ca:	fa2e fc01 	lsr.w	ip, lr, r1
 80012ce:	40b7      	lsls	r7, r6
 80012d0:	fa0e fe06 	lsl.w	lr, lr, r6
 80012d4:	fa20 f101 	lsr.w	r1, r0, r1
 80012d8:	ea41 010e 	orr.w	r1, r1, lr
 80012dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80012e0:	fbbc f8fe 	udiv	r8, ip, lr
 80012e4:	b2bc      	uxth	r4, r7
 80012e6:	fb0e cc18 	mls	ip, lr, r8, ip
 80012ea:	fb08 f904 	mul.w	r9, r8, r4
 80012ee:	0c0a      	lsrs	r2, r1, #16
 80012f0:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80012f4:	40b0      	lsls	r0, r6
 80012f6:	4591      	cmp	r9, r2
 80012f8:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80012fc:	b280      	uxth	r0, r0
 80012fe:	d93e      	bls.n	800137e <__udivmoddi4+0x2ee>
 8001300:	18ba      	adds	r2, r7, r2
 8001302:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8001306:	d201      	bcs.n	800130c <__udivmoddi4+0x27c>
 8001308:	4591      	cmp	r9, r2
 800130a:	d81f      	bhi.n	800134c <__udivmoddi4+0x2bc>
 800130c:	eba2 0209 	sub.w	r2, r2, r9
 8001310:	fbb2 f9fe 	udiv	r9, r2, lr
 8001314:	fb09 f804 	mul.w	r8, r9, r4
 8001318:	fb0e 2a19 	mls	sl, lr, r9, r2
 800131c:	b28a      	uxth	r2, r1
 800131e:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001322:	4542      	cmp	r2, r8
 8001324:	d229      	bcs.n	800137a <__udivmoddi4+0x2ea>
 8001326:	18ba      	adds	r2, r7, r2
 8001328:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800132c:	d2c2      	bcs.n	80012b4 <__udivmoddi4+0x224>
 800132e:	4542      	cmp	r2, r8
 8001330:	d2c0      	bcs.n	80012b4 <__udivmoddi4+0x224>
 8001332:	f1a9 0102 	sub.w	r1, r9, #2
 8001336:	443a      	add	r2, r7
 8001338:	e7bc      	b.n	80012b4 <__udivmoddi4+0x224>
 800133a:	45c6      	cmp	lr, r8
 800133c:	d29b      	bcs.n	8001276 <__udivmoddi4+0x1e6>
 800133e:	ebb8 0302 	subs.w	r3, r8, r2
 8001342:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001346:	3801      	subs	r0, #1
 8001348:	46e1      	mov	r9, ip
 800134a:	e794      	b.n	8001276 <__udivmoddi4+0x1e6>
 800134c:	eba7 0909 	sub.w	r9, r7, r9
 8001350:	444a      	add	r2, r9
 8001352:	fbb2 f9fe 	udiv	r9, r2, lr
 8001356:	f1a8 0c02 	sub.w	ip, r8, #2
 800135a:	fb09 f804 	mul.w	r8, r9, r4
 800135e:	e7db      	b.n	8001318 <__udivmoddi4+0x288>
 8001360:	4603      	mov	r3, r0
 8001362:	e77d      	b.n	8001260 <__udivmoddi4+0x1d0>
 8001364:	46d0      	mov	r8, sl
 8001366:	e765      	b.n	8001234 <__udivmoddi4+0x1a4>
 8001368:	4608      	mov	r0, r1
 800136a:	e6fa      	b.n	8001162 <__udivmoddi4+0xd2>
 800136c:	443b      	add	r3, r7
 800136e:	3a02      	subs	r2, #2
 8001370:	e730      	b.n	80011d4 <__udivmoddi4+0x144>
 8001372:	f1ac 0c02 	sub.w	ip, ip, #2
 8001376:	443b      	add	r3, r7
 8001378:	e719      	b.n	80011ae <__udivmoddi4+0x11e>
 800137a:	4649      	mov	r1, r9
 800137c:	e79a      	b.n	80012b4 <__udivmoddi4+0x224>
 800137e:	eba2 0209 	sub.w	r2, r2, r9
 8001382:	fbb2 f9fe 	udiv	r9, r2, lr
 8001386:	46c4      	mov	ip, r8
 8001388:	fb09 f804 	mul.w	r8, r9, r4
 800138c:	e7c4      	b.n	8001318 <__udivmoddi4+0x288>
 800138e:	bf00      	nop

08001390 <__aeabi_idiv0>:
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop

08001394 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001394:	b5b0      	push	{r4, r5, r7, lr}
 8001396:	b0a0      	sub	sp, #128	@ 0x80
 8001398:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800139a:	f000 fd26 	bl	8001dea <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800139e:	f000 f98d 	bl	80016bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013a2:	f000 fa89 	bl	80018b8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80013a6:	f000 fa5d 	bl	8001864 <MX_USART2_UART_Init>
  MX_ADC_Init();
 80013aa:	f000 f9d5 	bl	8001758 <MX_ADC_Init>
  MX_I2C1_Init();
 80013ae:	f000 fa2b 	bl	8001808 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  	  uint8_t i = 0, ret;
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
  	uint8_t Buffer[25] = {0};
 80013b8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
 80013c8:	615a      	str	r2, [r3, #20]
 80013ca:	761a      	strb	r2, [r3, #24]
  	uint8_t Space[] = " - ";
 80013cc:	4ba7      	ldr	r3, [pc, #668]	@ (800166c <main+0x2d8>)
 80013ce:	643b      	str	r3, [r7, #64]	@ 0x40
  	uint8_t StartMSG[] = "Starting I2C Scanning: \r\n";
 80013d0:	4ba7      	ldr	r3, [pc, #668]	@ (8001670 <main+0x2dc>)
 80013d2:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80013d6:	461d      	mov	r5, r3
 80013d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80013da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80013dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80013e0:	c403      	stmia	r4!, {r0, r1}
 80013e2:	8022      	strh	r2, [r4, #0]
  	uint8_t EndMSG[] = "Done! \r\n\r\n";
 80013e4:	4aa3      	ldr	r2, [pc, #652]	@ (8001674 <main+0x2e0>)
 80013e6:	f107 0318 	add.w	r3, r7, #24
 80013ea:	ca07      	ldmia	r2, {r0, r1, r2}
 80013ec:	c303      	stmia	r3!, {r0, r1}
 80013ee:	801a      	strh	r2, [r3, #0]
 80013f0:	3302      	adds	r3, #2
 80013f2:	0c12      	lsrs	r2, r2, #16
 80013f4:	701a      	strb	r2, [r3, #0]

    HAL_UART_Transmit(&huart2, StartMSG, sizeof(StartMSG), 10000);
 80013f6:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80013fa:	f242 7310 	movw	r3, #10000	@ 0x2710
 80013fe:	221a      	movs	r2, #26
 8001400:	489d      	ldr	r0, [pc, #628]	@ (8001678 <main+0x2e4>)
 8001402:	f003 fb87 	bl	8004b14 <HAL_UART_Transmit>
    for(i=1; i<128; i++)
 8001406:	2301      	movs	r3, #1
 8001408:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800140c:	e032      	b.n	8001474 <main+0xe0>
    {
        ret = HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(i<<1), 3, 5);
 800140e:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 8001412:	b29b      	uxth	r3, r3
 8001414:	005b      	lsls	r3, r3, #1
 8001416:	b299      	uxth	r1, r3
 8001418:	2305      	movs	r3, #5
 800141a:	2203      	movs	r2, #3
 800141c:	4897      	ldr	r0, [pc, #604]	@ (800167c <main+0x2e8>)
 800141e:	f002 f87f 	bl	8003520 <HAL_I2C_IsDeviceReady>
 8001422:	4603      	mov	r3, r0
 8001424:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
        if (ret != HAL_OK) /* No ACK Received At That Address */
 8001428:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800142c:	2b00      	cmp	r3, #0
 800142e:	d008      	beq.n	8001442 <main+0xae>
        {
            HAL_UART_Transmit(&huart2, Space, sizeof(Space), 10000);
 8001430:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 8001434:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001438:	2204      	movs	r2, #4
 800143a:	488f      	ldr	r0, [pc, #572]	@ (8001678 <main+0x2e4>)
 800143c:	f003 fb6a 	bl	8004b14 <HAL_UART_Transmit>
 8001440:	e013      	b.n	800146a <main+0xd6>
        }
        else if(ret == HAL_OK)
 8001442:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10f      	bne.n	800146a <main+0xd6>
        {
            sprintf(Buffer, "0x%X", i);
 800144a:	f897 2077 	ldrb.w	r2, [r7, #119]	@ 0x77
 800144e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001452:	498b      	ldr	r1, [pc, #556]	@ (8001680 <main+0x2ec>)
 8001454:	4618      	mov	r0, r3
 8001456:	f004 fab5 	bl	80059c4 <siprintf>
            HAL_UART_Transmit(&huart2, Buffer, sizeof(Buffer), 10000);
 800145a:	f107 0144 	add.w	r1, r7, #68	@ 0x44
 800145e:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001462:	2219      	movs	r2, #25
 8001464:	4884      	ldr	r0, [pc, #528]	@ (8001678 <main+0x2e4>)
 8001466:	f003 fb55 	bl	8004b14 <HAL_UART_Transmit>
    for(i=1; i<128; i++)
 800146a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800146e:	3301      	adds	r3, #1
 8001470:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8001474:	f997 3077 	ldrsb.w	r3, [r7, #119]	@ 0x77
 8001478:	2b00      	cmp	r3, #0
 800147a:	dac8      	bge.n	800140e <main+0x7a>
        }
    }
    HAL_UART_Transmit(&huart2, EndMSG, sizeof(EndMSG), 10000);
 800147c:	f107 0118 	add.w	r1, r7, #24
 8001480:	f242 7310 	movw	r3, #10000	@ 0x2710
 8001484:	220b      	movs	r2, #11
 8001486:	487c      	ldr	r0, [pc, #496]	@ (8001678 <main+0x2e4>)
 8001488:	f003 fb44 	bl	8004b14 <HAL_UART_Transmit>

    // HDC sensor init

    uint8_t read_id_cmd[2] = {0x37, 0x81};
 800148c:	f248 1337 	movw	r3, #33079	@ 0x8137
 8001490:	82bb      	strh	r3, [r7, #20]
    HAL_I2C_Master_Transmit(&hi2c1, HDC_ADDR, read_id_cmd, 2, HAL_MAX_DELAY);
 8001492:	f107 0214 	add.w	r2, r7, #20
 8001496:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800149a:	9300      	str	r3, [sp, #0]
 800149c:	2302      	movs	r3, #2
 800149e:	218a      	movs	r1, #138	@ 0x8a
 80014a0:	4876      	ldr	r0, [pc, #472]	@ (800167c <main+0x2e8>)
 80014a2:	f001 fd0d 	bl	8002ec0 <HAL_I2C_Master_Transmit>

    // 2. Read the 3byte response
    uint8_t id_buffer[3];
    HAL_I2C_Master_Receive(&hi2c1, HDC_ADDR, id_buffer, 3, HAL_MAX_DELAY);
 80014a6:	f107 0210 	add.w	r2, r7, #16
 80014aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80014ae:	9300      	str	r3, [sp, #0]
 80014b0:	2303      	movs	r3, #3
 80014b2:	218a      	movs	r1, #138	@ 0x8a
 80014b4:	4871      	ldr	r0, [pc, #452]	@ (800167c <main+0x2e8>)
 80014b6:	f001 fe01 	bl	80030bc <HAL_I2C_Master_Receive>

    // 3. Check if the ID is 0x3000
    if (id_buffer[0] == 0x30 && id_buffer[1] == 0x00)
 80014ba:	7c3b      	ldrb	r3, [r7, #16]
 80014bc:	2b30      	cmp	r3, #48	@ 0x30
 80014be:	d105      	bne.n	80014cc <main+0x138>
 80014c0:	7c7b      	ldrb	r3, [r7, #17]
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d102      	bne.n	80014cc <main+0x138>
    {
        printf("It works");
 80014c6:	486f      	ldr	r0, [pc, #444]	@ (8001684 <main+0x2f0>)
 80014c8:	f004 fa6a 	bl	80059a0 <iprintf>
    /* USER CODE BEGIN 3 */
	  // comms with HDC sensor

	  //first we send 2 byte trigger on demand command
	  uint8_t cmd_buffer[2];
	  cmd_buffer[0] = 0x24;
 80014cc:	2324      	movs	r3, #36	@ 0x24
 80014ce:	733b      	strb	r3, [r7, #12]
	  cmd_buffer[1] = 0x00;
 80014d0:	2300      	movs	r3, #0
 80014d2:	737b      	strb	r3, [r7, #13]

	  HAL_I2C_Master_Transmit(&hi2c1, HDC_ADDR, cmd_buffer, 2, 100);
 80014d4:	f107 020c 	add.w	r2, r7, #12
 80014d8:	2364      	movs	r3, #100	@ 0x64
 80014da:	9300      	str	r3, [sp, #0]
 80014dc:	2302      	movs	r3, #2
 80014de:	218a      	movs	r1, #138	@ 0x8a
 80014e0:	4866      	ldr	r0, [pc, #408]	@ (800167c <main+0x2e8>)
 80014e2:	f001 fced 	bl	8002ec0 <HAL_I2C_Master_Transmit>

	  HAL_Delay(15);
 80014e6:	200f      	movs	r0, #15
 80014e8:	f000 fcee 	bl	8001ec8 <HAL_Delay>

	  // now we get the 6 byte data from sensor with temperature and humidity
	  uint8_t rx_buffer[6];

	  HAL_I2C_Master_Receive(&hi2c1, HDC_ADDR, rx_buffer, 6, 100);
 80014ec:	1d3a      	adds	r2, r7, #4
 80014ee:	2364      	movs	r3, #100	@ 0x64
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	2306      	movs	r3, #6
 80014f4:	218a      	movs	r1, #138	@ 0x8a
 80014f6:	4861      	ldr	r0, [pc, #388]	@ (800167c <main+0x2e8>)
 80014f8:	f001 fde0 	bl	80030bc <HAL_I2C_Master_Receive>

	  uint16_t T_raw = (rx_buffer[0] << 8) | rx_buffer[1];
 80014fc:	793b      	ldrb	r3, [r7, #4]
 80014fe:	b21b      	sxth	r3, r3
 8001500:	021b      	lsls	r3, r3, #8
 8001502:	b21a      	sxth	r2, r3
 8001504:	797b      	ldrb	r3, [r7, #5]
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b21b      	sxth	r3, r3
 800150c:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74

	  uint16_t RH_raw = (rx_buffer[3] << 8) | rx_buffer[4];
 8001510:	79fb      	ldrb	r3, [r7, #7]
 8001512:	b21b      	sxth	r3, r3
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	b21a      	sxth	r2, r3
 8001518:	7a3b      	ldrb	r3, [r7, #8]
 800151a:	b21b      	sxth	r3, r3
 800151c:	4313      	orrs	r3, r2
 800151e:	b21b      	sxth	r3, r3
 8001520:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72

	  float temperature = -45.0f + (175.0f * (float)T_raw / 65535.0f);
 8001524:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8001528:	4618      	mov	r0, r3
 800152a:	f7ff fb7b 	bl	8000c24 <__aeabi_ui2f>
 800152e:	4603      	mov	r3, r0
 8001530:	4955      	ldr	r1, [pc, #340]	@ (8001688 <main+0x2f4>)
 8001532:	4618      	mov	r0, r3
 8001534:	f7ff fbce 	bl	8000cd4 <__aeabi_fmul>
 8001538:	4603      	mov	r3, r0
 800153a:	4954      	ldr	r1, [pc, #336]	@ (800168c <main+0x2f8>)
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fc7d 	bl	8000e3c <__aeabi_fdiv>
 8001542:	4603      	mov	r3, r0
 8001544:	4952      	ldr	r1, [pc, #328]	@ (8001690 <main+0x2fc>)
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff faba 	bl	8000ac0 <__aeabi_fsub>
 800154c:	4603      	mov	r3, r0
 800154e:	66fb      	str	r3, [r7, #108]	@ 0x6c

	  float humidity = 100.0f * (float)RH_raw / 65535.0f;
 8001550:	f8b7 3072 	ldrh.w	r3, [r7, #114]	@ 0x72
 8001554:	4618      	mov	r0, r3
 8001556:	f7ff fb65 	bl	8000c24 <__aeabi_ui2f>
 800155a:	4603      	mov	r3, r0
 800155c:	494d      	ldr	r1, [pc, #308]	@ (8001694 <main+0x300>)
 800155e:	4618      	mov	r0, r3
 8001560:	f7ff fbb8 	bl	8000cd4 <__aeabi_fmul>
 8001564:	4603      	mov	r3, r0
 8001566:	4949      	ldr	r1, [pc, #292]	@ (800168c <main+0x2f8>)
 8001568:	4618      	mov	r0, r3
 800156a:	f7ff fc67 	bl	8000e3c <__aeabi_fdiv>
 800156e:	4603      	mov	r3, r0
 8001570:	66bb      	str	r3, [r7, #104]	@ 0x68

	  printf("temperature: %.2f C, humidity: %.2f \n\r", temperature, humidity);
 8001572:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001574:	f7fe ff70 	bl	8000458 <__aeabi_f2d>
 8001578:	4604      	mov	r4, r0
 800157a:	460d      	mov	r5, r1
 800157c:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800157e:	f7fe ff6b 	bl	8000458 <__aeabi_f2d>
 8001582:	4602      	mov	r2, r0
 8001584:	460b      	mov	r3, r1
 8001586:	e9cd 2300 	strd	r2, r3, [sp]
 800158a:	4622      	mov	r2, r4
 800158c:	462b      	mov	r3, r5
 800158e:	4842      	ldr	r0, [pc, #264]	@ (8001698 <main+0x304>)
 8001590:	f004 fa06 	bl	80059a0 <iprintf>

	  // communication with the analog sensor for air quality
	  HAL_ADC_Start(&hadc);
 8001594:	4841      	ldr	r0, [pc, #260]	@ (800169c <main+0x308>)
 8001596:	f000 fdff 	bl	8002198 <HAL_ADC_Start>

	  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 800159a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800159e:	483f      	ldr	r0, [pc, #252]	@ (800169c <main+0x308>)
 80015a0:	f000 fe5a 	bl	8002258 <HAL_ADC_PollForConversion>

	  uint32_t value = HAL_ADC_GetValue(&hadc);
 80015a4:	483d      	ldr	r0, [pc, #244]	@ (800169c <main+0x308>)
 80015a6:	f000 fee7 	bl	8002378 <HAL_ADC_GetValue>
 80015aa:	6678      	str	r0, [r7, #100]	@ 0x64

	  float voltage = 3.3f * value / 4096.0f;
 80015ac:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 80015ae:	f7ff fb39 	bl	8000c24 <__aeabi_ui2f>
 80015b2:	4603      	mov	r3, r0
 80015b4:	493a      	ldr	r1, [pc, #232]	@ (80016a0 <main+0x30c>)
 80015b6:	4618      	mov	r0, r3
 80015b8:	f7ff fb8c 	bl	8000cd4 <__aeabi_fmul>
 80015bc:	4603      	mov	r3, r0
 80015be:	f04f 418b 	mov.w	r1, #1166016512	@ 0x45800000
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff fc3a 	bl	8000e3c <__aeabi_fdiv>
 80015c8:	4603      	mov	r3, r0
 80015ca:	663b      	str	r3, [r7, #96]	@ 0x60


	  HAL_Delay(2000);
 80015cc:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80015d0:	f000 fc7a 	bl	8001ec8 <HAL_Delay>

	  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_RESET);
 80015d4:	2200      	movs	r2, #0
 80015d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015da:	4832      	ldr	r0, [pc, #200]	@ (80016a4 <main+0x310>)
 80015dc:	f001 fb14 	bl	8002c08 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_RESET);
 80015e0:	2200      	movs	r2, #0
 80015e2:	2110      	movs	r1, #16
 80015e4:	482f      	ldr	r0, [pc, #188]	@ (80016a4 <main+0x310>)
 80015e6:	f001 fb0f 	bl	8002c08 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 80015ea:	2200      	movs	r2, #0
 80015ec:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015f0:	482d      	ldr	r0, [pc, #180]	@ (80016a8 <main+0x314>)
 80015f2:	f001 fb09 	bl	8002c08 <HAL_GPIO_WritePin>

	  if (voltage <= 0.8f)
 80015f6:	492d      	ldr	r1, [pc, #180]	@ (80016ac <main+0x318>)
 80015f8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 80015fa:	f7ff fd13 	bl	8001024 <__aeabi_fcmple>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b00      	cmp	r3, #0
 8001602:	d00e      	beq.n	8001622 <main+0x28e>
	  {
		  printf("ADC = %.3f V, Quality: GOOD \n\r", voltage);
 8001604:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001606:	f7fe ff27 	bl	8000458 <__aeabi_f2d>
 800160a:	4602      	mov	r2, r0
 800160c:	460b      	mov	r3, r1
 800160e:	4828      	ldr	r0, [pc, #160]	@ (80016b0 <main+0x31c>)
 8001610:	f004 f9c6 	bl	80059a0 <iprintf>
		  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_SET);
 8001614:	2201      	movs	r2, #1
 8001616:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800161a:	4823      	ldr	r0, [pc, #140]	@ (80016a8 <main+0x314>)
 800161c:	f001 faf4 	bl	8002c08 <HAL_GPIO_WritePin>
 8001620:	e754      	b.n	80014cc <main+0x138>
	  }
	  else if (voltage <= 1.5f)
 8001622:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8001626:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001628:	f7ff fcfc 	bl	8001024 <__aeabi_fcmple>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d00d      	beq.n	800164e <main+0x2ba>
	  {
		  printf("ADC = %.3f V, Quality: MEDIUM \n\r", voltage);
 8001632:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001634:	f7fe ff10 	bl	8000458 <__aeabi_f2d>
 8001638:	4602      	mov	r2, r0
 800163a:	460b      	mov	r3, r1
 800163c:	481d      	ldr	r0, [pc, #116]	@ (80016b4 <main+0x320>)
 800163e:	f004 f9af 	bl	80059a0 <iprintf>
		  HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, GPIO_PIN_SET);
 8001642:	2201      	movs	r2, #1
 8001644:	2110      	movs	r1, #16
 8001646:	4817      	ldr	r0, [pc, #92]	@ (80016a4 <main+0x310>)
 8001648:	f001 fade 	bl	8002c08 <HAL_GPIO_WritePin>
 800164c:	e73e      	b.n	80014cc <main+0x138>
	  }
	  else
	  {
		  printf("ADC = %.3f V, Quality: BAD \n\r", voltage);
 800164e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001650:	f7fe ff02 	bl	8000458 <__aeabi_f2d>
 8001654:	4602      	mov	r2, r0
 8001656:	460b      	mov	r3, r1
 8001658:	4817      	ldr	r0, [pc, #92]	@ (80016b8 <main+0x324>)
 800165a:	f004 f9a1 	bl	80059a0 <iprintf>
		  HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, GPIO_PIN_SET);
 800165e:	2201      	movs	r2, #1
 8001660:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001664:	480f      	ldr	r0, [pc, #60]	@ (80016a4 <main+0x310>)
 8001666:	f001 facf 	bl	8002c08 <HAL_GPIO_WritePin>
  {
 800166a:	e72f      	b.n	80014cc <main+0x138>
 800166c:	00202d20 	.word	0x00202d20
 8001670:	08007d00 	.word	0x08007d00
 8001674:	08007d1c 	.word	0x08007d1c
 8001678:	20000298 	.word	0x20000298
 800167c:	20000244 	.word	0x20000244
 8001680:	08007c60 	.word	0x08007c60
 8001684:	08007c68 	.word	0x08007c68
 8001688:	432f0000 	.word	0x432f0000
 800168c:	477fff00 	.word	0x477fff00
 8001690:	42340000 	.word	0x42340000
 8001694:	42c80000 	.word	0x42c80000
 8001698:	08007c74 	.word	0x08007c74
 800169c:	200001f0 	.word	0x200001f0
 80016a0:	40533333 	.word	0x40533333
 80016a4:	40020400 	.word	0x40020400
 80016a8:	40020000 	.word	0x40020000
 80016ac:	3f4ccccd 	.word	0x3f4ccccd
 80016b0:	08007c9c 	.word	0x08007c9c
 80016b4:	08007cbc 	.word	0x08007cbc
 80016b8:	08007ce0 	.word	0x08007ce0

080016bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b092      	sub	sp, #72	@ 0x48
 80016c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016c2:	f107 0314 	add.w	r3, r7, #20
 80016c6:	2234      	movs	r2, #52	@ 0x34
 80016c8:	2100      	movs	r1, #0
 80016ca:	4618      	mov	r0, r3
 80016cc:	f004 f9df 	bl	8005a8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016d0:	463b      	mov	r3, r7
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	60da      	str	r2, [r3, #12]
 80016dc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80016de:	4b1d      	ldr	r3, [pc, #116]	@ (8001754 <SystemClock_Config+0x98>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f423 53c0 	bic.w	r3, r3, #6144	@ 0x1800
 80016e6:	4a1b      	ldr	r2, [pc, #108]	@ (8001754 <SystemClock_Config+0x98>)
 80016e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80016ec:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016ee:	2302      	movs	r3, #2
 80016f0:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016f2:	2301      	movs	r3, #1
 80016f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016f6:	2310      	movs	r3, #16
 80016f8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016fa:	2302      	movs	r3, #2
 80016fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016fe:	2300      	movs	r3, #0
 8001700:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001702:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8001706:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8001708:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800170c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800170e:	f107 0314 	add.w	r3, r7, #20
 8001712:	4618      	mov	r0, r3
 8001714:	f002 fbb8 	bl	8003e88 <HAL_RCC_OscConfig>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800171e:	f000 f94d 	bl	80019bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001722:	230f      	movs	r3, #15
 8001724:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001726:	2303      	movs	r3, #3
 8001728:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800172a:	2300      	movs	r3, #0
 800172c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800172e:	2300      	movs	r3, #0
 8001730:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001732:	2300      	movs	r3, #0
 8001734:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001736:	463b      	mov	r3, r7
 8001738:	2101      	movs	r1, #1
 800173a:	4618      	mov	r0, r3
 800173c:	f002 fed4 	bl	80044e8 <HAL_RCC_ClockConfig>
 8001740:	4603      	mov	r3, r0
 8001742:	2b00      	cmp	r3, #0
 8001744:	d001      	beq.n	800174a <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8001746:	f000 f939 	bl	80019bc <Error_Handler>
  }
}
 800174a:	bf00      	nop
 800174c:	3748      	adds	r7, #72	@ 0x48
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40007000 	.word	0x40007000

08001758 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800175e:	1d3b      	adds	r3, r7, #4
 8001760:	2200      	movs	r2, #0
 8001762:	601a      	str	r2, [r3, #0]
 8001764:	605a      	str	r2, [r3, #4]
 8001766:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8001768:	4b25      	ldr	r3, [pc, #148]	@ (8001800 <MX_ADC_Init+0xa8>)
 800176a:	4a26      	ldr	r2, [pc, #152]	@ (8001804 <MX_ADC_Init+0xac>)
 800176c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800176e:	4b24      	ldr	r3, [pc, #144]	@ (8001800 <MX_ADC_Init+0xa8>)
 8001770:	2200      	movs	r2, #0
 8001772:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001774:	4b22      	ldr	r3, [pc, #136]	@ (8001800 <MX_ADC_Init+0xa8>)
 8001776:	2200      	movs	r2, #0
 8001778:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800177a:	4b21      	ldr	r3, [pc, #132]	@ (8001800 <MX_ADC_Init+0xa8>)
 800177c:	2200      	movs	r2, #0
 800177e:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001780:	4b1f      	ldr	r3, [pc, #124]	@ (8001800 <MX_ADC_Init+0xa8>)
 8001782:	2200      	movs	r2, #0
 8001784:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001786:	4b1e      	ldr	r3, [pc, #120]	@ (8001800 <MX_ADC_Init+0xa8>)
 8001788:	2200      	movs	r2, #0
 800178a:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 800178c:	4b1c      	ldr	r3, [pc, #112]	@ (8001800 <MX_ADC_Init+0xa8>)
 800178e:	2200      	movs	r2, #0
 8001790:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 8001792:	4b1b      	ldr	r3, [pc, #108]	@ (8001800 <MX_ADC_Init+0xa8>)
 8001794:	2200      	movs	r2, #0
 8001796:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 8001798:	4b19      	ldr	r3, [pc, #100]	@ (8001800 <MX_ADC_Init+0xa8>)
 800179a:	2200      	movs	r2, #0
 800179c:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 800179e:	4b18      	ldr	r3, [pc, #96]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc.Init.NbrOfConversion = 1;
 80017a6:	4b16      	ldr	r3, [pc, #88]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017a8:	2201      	movs	r2, #1
 80017aa:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80017ac:	4b14      	ldr	r3, [pc, #80]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017b4:	4b12      	ldr	r3, [pc, #72]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017b6:	2210      	movs	r2, #16
 80017b8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017ba:	4b11      	ldr	r3, [pc, #68]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017bc:	2200      	movs	r2, #0
 80017be:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 80017c0:	4b0f      	ldr	r3, [pc, #60]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80017c8:	480d      	ldr	r0, [pc, #52]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017ca:	f000 fb9f 	bl	8001f0c <HAL_ADC_Init>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d001      	beq.n	80017d8 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 80017d4:	f000 f8f2 	bl	80019bc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80017d8:	2300      	movs	r3, #0
 80017da:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80017dc:	2301      	movs	r3, #1
 80017de:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 80017e0:	2300      	movs	r3, #0
 80017e2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	4619      	mov	r1, r3
 80017e8:	4805      	ldr	r0, [pc, #20]	@ (8001800 <MX_ADC_Init+0xa8>)
 80017ea:	f000 fdd1 	bl	8002390 <HAL_ADC_ConfigChannel>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d001      	beq.n	80017f8 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 80017f4:	f000 f8e2 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80017f8:	bf00      	nop
 80017fa:	3710      	adds	r7, #16
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}
 8001800:	200001f0 	.word	0x200001f0
 8001804:	40012400 	.word	0x40012400

08001808 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800180c:	4b12      	ldr	r3, [pc, #72]	@ (8001858 <MX_I2C1_Init+0x50>)
 800180e:	4a13      	ldr	r2, [pc, #76]	@ (800185c <MX_I2C1_Init+0x54>)
 8001810:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001812:	4b11      	ldr	r3, [pc, #68]	@ (8001858 <MX_I2C1_Init+0x50>)
 8001814:	4a12      	ldr	r2, [pc, #72]	@ (8001860 <MX_I2C1_Init+0x58>)
 8001816:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001818:	4b0f      	ldr	r3, [pc, #60]	@ (8001858 <MX_I2C1_Init+0x50>)
 800181a:	2200      	movs	r2, #0
 800181c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800181e:	4b0e      	ldr	r3, [pc, #56]	@ (8001858 <MX_I2C1_Init+0x50>)
 8001820:	2200      	movs	r2, #0
 8001822:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001824:	4b0c      	ldr	r3, [pc, #48]	@ (8001858 <MX_I2C1_Init+0x50>)
 8001826:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800182a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800182c:	4b0a      	ldr	r3, [pc, #40]	@ (8001858 <MX_I2C1_Init+0x50>)
 800182e:	2200      	movs	r2, #0
 8001830:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001832:	4b09      	ldr	r3, [pc, #36]	@ (8001858 <MX_I2C1_Init+0x50>)
 8001834:	2200      	movs	r2, #0
 8001836:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001838:	4b07      	ldr	r3, [pc, #28]	@ (8001858 <MX_I2C1_Init+0x50>)
 800183a:	2200      	movs	r2, #0
 800183c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800183e:	4b06      	ldr	r3, [pc, #24]	@ (8001858 <MX_I2C1_Init+0x50>)
 8001840:	2200      	movs	r2, #0
 8001842:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001844:	4804      	ldr	r0, [pc, #16]	@ (8001858 <MX_I2C1_Init+0x50>)
 8001846:	f001 f9f7 	bl	8002c38 <HAL_I2C_Init>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d001      	beq.n	8001854 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001850:	f000 f8b4 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001854:	bf00      	nop
 8001856:	bd80      	pop	{r7, pc}
 8001858:	20000244 	.word	0x20000244
 800185c:	40005400 	.word	0x40005400
 8001860:	000186a0 	.word	0x000186a0

08001864 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001868:	4b11      	ldr	r3, [pc, #68]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800186a:	4a12      	ldr	r2, [pc, #72]	@ (80018b4 <MX_USART2_UART_Init+0x50>)
 800186c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800186e:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001870:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001874:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001876:	4b0e      	ldr	r3, [pc, #56]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800187c:	4b0c      	ldr	r3, [pc, #48]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800187e:	2200      	movs	r2, #0
 8001880:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001882:	4b0b      	ldr	r3, [pc, #44]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001888:	4b09      	ldr	r3, [pc, #36]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800188a:	220c      	movs	r2, #12
 800188c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800188e:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001890:	2200      	movs	r2, #0
 8001892:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001894:	4b06      	ldr	r3, [pc, #24]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 8001896:	2200      	movs	r2, #0
 8001898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800189a:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_USART2_UART_Init+0x4c>)
 800189c:	f003 f8ea 	bl	8004a74 <HAL_UART_Init>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018a6:	f000 f889 	bl	80019bc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000298 	.word	0x20000298
 80018b4:	40004400 	.word	0x40004400

080018b8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b08a      	sub	sp, #40	@ 0x28
 80018bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018be:	f107 0314 	add.w	r3, r7, #20
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
 80018c6:	605a      	str	r2, [r3, #4]
 80018c8:	609a      	str	r2, [r3, #8]
 80018ca:	60da      	str	r2, [r3, #12]
 80018cc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ce:	4b2f      	ldr	r3, [pc, #188]	@ (800198c <MX_GPIO_Init+0xd4>)
 80018d0:	69db      	ldr	r3, [r3, #28]
 80018d2:	4a2e      	ldr	r2, [pc, #184]	@ (800198c <MX_GPIO_Init+0xd4>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	61d3      	str	r3, [r2, #28]
 80018da:	4b2c      	ldr	r3, [pc, #176]	@ (800198c <MX_GPIO_Init+0xd4>)
 80018dc:	69db      	ldr	r3, [r3, #28]
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e6:	4b29      	ldr	r3, [pc, #164]	@ (800198c <MX_GPIO_Init+0xd4>)
 80018e8:	69db      	ldr	r3, [r3, #28]
 80018ea:	4a28      	ldr	r2, [pc, #160]	@ (800198c <MX_GPIO_Init+0xd4>)
 80018ec:	f043 0320 	orr.w	r3, r3, #32
 80018f0:	61d3      	str	r3, [r2, #28]
 80018f2:	4b26      	ldr	r3, [pc, #152]	@ (800198c <MX_GPIO_Init+0xd4>)
 80018f4:	69db      	ldr	r3, [r3, #28]
 80018f6:	f003 0320 	and.w	r3, r3, #32
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018fe:	4b23      	ldr	r3, [pc, #140]	@ (800198c <MX_GPIO_Init+0xd4>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	4a22      	ldr	r2, [pc, #136]	@ (800198c <MX_GPIO_Init+0xd4>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	61d3      	str	r3, [r2, #28]
 800190a:	4b20      	ldr	r3, [pc, #128]	@ (800198c <MX_GPIO_Init+0xd4>)
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	60bb      	str	r3, [r7, #8]
 8001914:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001916:	4b1d      	ldr	r3, [pc, #116]	@ (800198c <MX_GPIO_Init+0xd4>)
 8001918:	69db      	ldr	r3, [r3, #28]
 800191a:	4a1c      	ldr	r2, [pc, #112]	@ (800198c <MX_GPIO_Init+0xd4>)
 800191c:	f043 0302 	orr.w	r3, r3, #2
 8001920:	61d3      	str	r3, [r2, #28]
 8001922:	4b1a      	ldr	r3, [pc, #104]	@ (800198c <MX_GPIO_Init+0xd4>)
 8001924:	69db      	ldr	r3, [r3, #28]
 8001926:	f003 0302 	and.w	r3, r3, #2
 800192a:	607b      	str	r3, [r7, #4]
 800192c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D5_Pin, GPIO_PIN_RESET);
 800192e:	2200      	movs	r2, #0
 8001930:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001934:	4816      	ldr	r0, [pc, #88]	@ (8001990 <MX_GPIO_Init+0xd8>)
 8001936:	f001 f967 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, GPIO_PIN_RESET);
 800193a:	2200      	movs	r2, #0
 800193c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001940:	4814      	ldr	r0, [pc, #80]	@ (8001994 <MX_GPIO_Init+0xdc>)
 8001942:	f001 f961 	bl	8002c08 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : D6_Pin D5_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D5_Pin;
 8001946:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 800194a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800194c:	2301      	movs	r3, #1
 800194e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001958:	f107 0314 	add.w	r3, r7, #20
 800195c:	4619      	mov	r1, r3
 800195e:	480c      	ldr	r0, [pc, #48]	@ (8001990 <MX_GPIO_Init+0xd8>)
 8001960:	f000 ffc2 	bl	80028e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : D2_Pin */
  GPIO_InitStruct.Pin = D2_Pin;
 8001964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001968:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196a:	2301      	movs	r3, #1
 800196c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196e:	2300      	movs	r3, #0
 8001970:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001972:	2300      	movs	r3, #0
 8001974:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(D2_GPIO_Port, &GPIO_InitStruct);
 8001976:	f107 0314 	add.w	r3, r7, #20
 800197a:	4619      	mov	r1, r3
 800197c:	4805      	ldr	r0, [pc, #20]	@ (8001994 <MX_GPIO_Init+0xdc>)
 800197e:	f000 ffb3 	bl	80028e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001982:	bf00      	nop
 8001984:	3728      	adds	r7, #40	@ 0x28
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	40020400 	.word	0x40020400
 8001994:	40020000 	.word	0x40020000

08001998 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b082      	sub	sp, #8
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80019a0:	1d39      	adds	r1, r7, #4
 80019a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80019a6:	2201      	movs	r2, #1
 80019a8:	4803      	ldr	r0, [pc, #12]	@ (80019b8 <__io_putchar+0x20>)
 80019aa:	f003 f8b3 	bl	8004b14 <HAL_UART_Transmit>
  return ch;
 80019ae:	687b      	ldr	r3, [r7, #4]
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}
 80019b8:	20000298 	.word	0x20000298

080019bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019c0:	b672      	cpsid	i
}
 80019c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <Error_Handler+0x8>

080019c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80019ce:	4b15      	ldr	r3, [pc, #84]	@ (8001a24 <HAL_MspInit+0x5c>)
 80019d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019d2:	4a14      	ldr	r2, [pc, #80]	@ (8001a24 <HAL_MspInit+0x5c>)
 80019d4:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80019d8:	6253      	str	r3, [r2, #36]	@ 0x24
 80019da:	4b12      	ldr	r3, [pc, #72]	@ (8001a24 <HAL_MspInit+0x5c>)
 80019dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80019de:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80019e2:	60fb      	str	r3, [r7, #12]
 80019e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001a24 <HAL_MspInit+0x5c>)
 80019e8:	6a1b      	ldr	r3, [r3, #32]
 80019ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001a24 <HAL_MspInit+0x5c>)
 80019ec:	f043 0301 	orr.w	r3, r3, #1
 80019f0:	6213      	str	r3, [r2, #32]
 80019f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001a24 <HAL_MspInit+0x5c>)
 80019f4:	6a1b      	ldr	r3, [r3, #32]
 80019f6:	f003 0301 	and.w	r3, r3, #1
 80019fa:	60bb      	str	r3, [r7, #8]
 80019fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019fe:	4b09      	ldr	r3, [pc, #36]	@ (8001a24 <HAL_MspInit+0x5c>)
 8001a00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a02:	4a08      	ldr	r2, [pc, #32]	@ (8001a24 <HAL_MspInit+0x5c>)
 8001a04:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a08:	6253      	str	r3, [r2, #36]	@ 0x24
 8001a0a:	4b06      	ldr	r3, [pc, #24]	@ (8001a24 <HAL_MspInit+0x5c>)
 8001a0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a12:	607b      	str	r3, [r7, #4]
 8001a14:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001a16:	2007      	movs	r0, #7
 8001a18:	f000 ff32 	bl	8002880 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}
 8001a24:	40023800 	.word	0x40023800

08001a28 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a28:	b580      	push	{r7, lr}
 8001a2a:	b08a      	sub	sp, #40	@ 0x28
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	4a15      	ldr	r2, [pc, #84]	@ (8001a9c <HAL_ADC_MspInit+0x74>)
 8001a46:	4293      	cmp	r3, r2
 8001a48:	d123      	bne.n	8001a92 <HAL_ADC_MspInit+0x6a>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a4a:	4b15      	ldr	r3, [pc, #84]	@ (8001aa0 <HAL_ADC_MspInit+0x78>)
 8001a4c:	6a1b      	ldr	r3, [r3, #32]
 8001a4e:	4a14      	ldr	r2, [pc, #80]	@ (8001aa0 <HAL_ADC_MspInit+0x78>)
 8001a50:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a54:	6213      	str	r3, [r2, #32]
 8001a56:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <HAL_ADC_MspInit+0x78>)
 8001a58:	6a1b      	ldr	r3, [r3, #32]
 8001a5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a62:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <HAL_ADC_MspInit+0x78>)
 8001a64:	69db      	ldr	r3, [r3, #28]
 8001a66:	4a0e      	ldr	r2, [pc, #56]	@ (8001aa0 <HAL_ADC_MspInit+0x78>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	61d3      	str	r3, [r2, #28]
 8001a6e:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <HAL_ADC_MspInit+0x78>)
 8001a70:	69db      	ldr	r3, [r3, #28]
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0-WKUP1     ------> ADC_IN0
    PA1     ------> ADC_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a7a:	2303      	movs	r3, #3
 8001a7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a82:	2300      	movs	r3, #0
 8001a84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a86:	f107 0314 	add.w	r3, r7, #20
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4805      	ldr	r0, [pc, #20]	@ (8001aa4 <HAL_ADC_MspInit+0x7c>)
 8001a8e:	f000 ff2b 	bl	80028e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a92:	bf00      	nop
 8001a94:	3728      	adds	r7, #40	@ 0x28
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40012400 	.word	0x40012400
 8001aa0:	40023800 	.word	0x40023800
 8001aa4:	40020000 	.word	0x40020000

08001aa8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b08a      	sub	sp, #40	@ 0x28
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab0:	f107 0314 	add.w	r3, r7, #20
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	601a      	str	r2, [r3, #0]
 8001ab8:	605a      	str	r2, [r3, #4]
 8001aba:	609a      	str	r2, [r3, #8]
 8001abc:	60da      	str	r2, [r3, #12]
 8001abe:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4a17      	ldr	r2, [pc, #92]	@ (8001b24 <HAL_I2C_MspInit+0x7c>)
 8001ac6:	4293      	cmp	r3, r2
 8001ac8:	d128      	bne.n	8001b1c <HAL_I2C_MspInit+0x74>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001aca:	4b17      	ldr	r3, [pc, #92]	@ (8001b28 <HAL_I2C_MspInit+0x80>)
 8001acc:	69db      	ldr	r3, [r3, #28]
 8001ace:	4a16      	ldr	r2, [pc, #88]	@ (8001b28 <HAL_I2C_MspInit+0x80>)
 8001ad0:	f043 0302 	orr.w	r3, r3, #2
 8001ad4:	61d3      	str	r3, [r2, #28]
 8001ad6:	4b14      	ldr	r3, [pc, #80]	@ (8001b28 <HAL_I2C_MspInit+0x80>)
 8001ad8:	69db      	ldr	r3, [r3, #28]
 8001ada:	f003 0302 	and.w	r3, r3, #2
 8001ade:	613b      	str	r3, [r7, #16]
 8001ae0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ae2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ae8:	2312      	movs	r3, #18
 8001aea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aec:	2301      	movs	r3, #1
 8001aee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001af0:	2303      	movs	r3, #3
 8001af2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001af4:	2304      	movs	r3, #4
 8001af6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af8:	f107 0314 	add.w	r3, r7, #20
 8001afc:	4619      	mov	r1, r3
 8001afe:	480b      	ldr	r0, [pc, #44]	@ (8001b2c <HAL_I2C_MspInit+0x84>)
 8001b00:	f000 fef2 	bl	80028e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b04:	4b08      	ldr	r3, [pc, #32]	@ (8001b28 <HAL_I2C_MspInit+0x80>)
 8001b06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b08:	4a07      	ldr	r2, [pc, #28]	@ (8001b28 <HAL_I2C_MspInit+0x80>)
 8001b0a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001b0e:	6253      	str	r3, [r2, #36]	@ 0x24
 8001b10:	4b05      	ldr	r3, [pc, #20]	@ (8001b28 <HAL_I2C_MspInit+0x80>)
 8001b12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b14:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001b18:	60fb      	str	r3, [r7, #12]
 8001b1a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001b1c:	bf00      	nop
 8001b1e:	3728      	adds	r7, #40	@ 0x28
 8001b20:	46bd      	mov	sp, r7
 8001b22:	bd80      	pop	{r7, pc}
 8001b24:	40005400 	.word	0x40005400
 8001b28:	40023800 	.word	0x40023800
 8001b2c:	40020400 	.word	0x40020400

08001b30 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b08a      	sub	sp, #40	@ 0x28
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b38:	f107 0314 	add.w	r3, r7, #20
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	601a      	str	r2, [r3, #0]
 8001b40:	605a      	str	r2, [r3, #4]
 8001b42:	609a      	str	r2, [r3, #8]
 8001b44:	60da      	str	r2, [r3, #12]
 8001b46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a17      	ldr	r2, [pc, #92]	@ (8001bac <HAL_UART_MspInit+0x7c>)
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d127      	bne.n	8001ba2 <HAL_UART_MspInit+0x72>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b52:	4b17      	ldr	r3, [pc, #92]	@ (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b56:	4a16      	ldr	r2, [pc, #88]	@ (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b5c:	6253      	str	r3, [r2, #36]	@ 0x24
 8001b5e:	4b14      	ldr	r3, [pc, #80]	@ (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b6a:	4b11      	ldr	r3, [pc, #68]	@ (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b6c:	69db      	ldr	r3, [r3, #28]
 8001b6e:	4a10      	ldr	r2, [pc, #64]	@ (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	61d3      	str	r3, [r2, #28]
 8001b76:	4b0e      	ldr	r3, [pc, #56]	@ (8001bb0 <HAL_UART_MspInit+0x80>)
 8001b78:	69db      	ldr	r3, [r3, #28]
 8001b7a:	f003 0301 	and.w	r3, r3, #1
 8001b7e:	60fb      	str	r3, [r7, #12]
 8001b80:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b82:	230c      	movs	r3, #12
 8001b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b86:	2302      	movs	r3, #2
 8001b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b92:	2307      	movs	r3, #7
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b96:	f107 0314 	add.w	r3, r7, #20
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4805      	ldr	r0, [pc, #20]	@ (8001bb4 <HAL_UART_MspInit+0x84>)
 8001b9e:	f000 fea3 	bl	80028e8 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001ba2:	bf00      	nop
 8001ba4:	3728      	adds	r7, #40	@ 0x28
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40004400 	.word	0x40004400
 8001bb0:	40023800 	.word	0x40023800
 8001bb4:	40020000 	.word	0x40020000

08001bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <NMI_Handler+0x4>

08001bc0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <HardFault_Handler+0x4>

08001bc8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <MemManage_Handler+0x4>

08001bd0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bd4:	bf00      	nop
 8001bd6:	e7fd      	b.n	8001bd4 <BusFault_Handler+0x4>

08001bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bdc:	bf00      	nop
 8001bde:	e7fd      	b.n	8001bdc <UsageFault_Handler+0x4>

08001be0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr

08001bec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bc80      	pop	{r7}
 8001bf6:	4770      	bx	lr

08001bf8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bfc:	bf00      	nop
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr

08001c04 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c08:	f000 f942 	bl	8001e90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c0c:	bf00      	nop
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	af00      	add	r7, sp, #0
  return 1;
 8001c14:	2301      	movs	r3, #1
}
 8001c16:	4618      	mov	r0, r3
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr

08001c1e <_kill>:

int _kill(int pid, int sig)
{
 8001c1e:	b580      	push	{r7, lr}
 8001c20:	b082      	sub	sp, #8
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
 8001c26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001c28:	f003 ff84 	bl	8005b34 <__errno>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2216      	movs	r2, #22
 8001c30:	601a      	str	r2, [r3, #0]
  return -1;
 8001c32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001c36:	4618      	mov	r0, r3
 8001c38:	3708      	adds	r7, #8
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}

08001c3e <_exit>:

void _exit (int status)
{
 8001c3e:	b580      	push	{r7, lr}
 8001c40:	b082      	sub	sp, #8
 8001c42:	af00      	add	r7, sp, #0
 8001c44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001c46:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001c4a:	6878      	ldr	r0, [r7, #4]
 8001c4c:	f7ff ffe7 	bl	8001c1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <_exit+0x12>

08001c54 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b086      	sub	sp, #24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c60:	2300      	movs	r3, #0
 8001c62:	617b      	str	r3, [r7, #20]
 8001c64:	e00a      	b.n	8001c7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001c66:	f3af 8000 	nop.w
 8001c6a:	4601      	mov	r1, r0
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	1c5a      	adds	r2, r3, #1
 8001c70:	60ba      	str	r2, [r7, #8]
 8001c72:	b2ca      	uxtb	r2, r1
 8001c74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	3301      	adds	r3, #1
 8001c7a:	617b      	str	r3, [r7, #20]
 8001c7c:	697a      	ldr	r2, [r7, #20]
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	429a      	cmp	r2, r3
 8001c82:	dbf0      	blt.n	8001c66 <_read+0x12>
  }

  return len;
 8001c84:	687b      	ldr	r3, [r7, #4]
}
 8001c86:	4618      	mov	r0, r3
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b086      	sub	sp, #24
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	60f8      	str	r0, [r7, #12]
 8001c96:	60b9      	str	r1, [r7, #8]
 8001c98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	617b      	str	r3, [r7, #20]
 8001c9e:	e009      	b.n	8001cb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001ca0:	68bb      	ldr	r3, [r7, #8]
 8001ca2:	1c5a      	adds	r2, r3, #1
 8001ca4:	60ba      	str	r2, [r7, #8]
 8001ca6:	781b      	ldrb	r3, [r3, #0]
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff fe75 	bl	8001998 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cae:	697b      	ldr	r3, [r7, #20]
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	617b      	str	r3, [r7, #20]
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	429a      	cmp	r2, r3
 8001cba:	dbf1      	blt.n	8001ca0 <_write+0x12>
  }
  return len;
 8001cbc:	687b      	ldr	r3, [r7, #4]
}
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	3718      	adds	r7, #24
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}

08001cc6 <_close>:

int _close(int file)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr

08001cdc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b083      	sub	sp, #12
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cec:	605a      	str	r2, [r3, #4]
  return 0;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bc80      	pop	{r7}
 8001cf8:	4770      	bx	lr

08001cfa <_isatty>:

int _isatty(int file)
{
 8001cfa:	b480      	push	{r7}
 8001cfc:	b083      	sub	sp, #12
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d02:	2301      	movs	r3, #1
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr

08001d0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b085      	sub	sp, #20
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	60f8      	str	r0, [r7, #12]
 8001d16:	60b9      	str	r1, [r7, #8]
 8001d18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d1a:	2300      	movs	r3, #0
}
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	3714      	adds	r7, #20
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
	...

08001d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b086      	sub	sp, #24
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d30:	4a14      	ldr	r2, [pc, #80]	@ (8001d84 <_sbrk+0x5c>)
 8001d32:	4b15      	ldr	r3, [pc, #84]	@ (8001d88 <_sbrk+0x60>)
 8001d34:	1ad3      	subs	r3, r2, r3
 8001d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d3c:	4b13      	ldr	r3, [pc, #76]	@ (8001d8c <_sbrk+0x64>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d102      	bne.n	8001d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d44:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <_sbrk+0x64>)
 8001d46:	4a12      	ldr	r2, [pc, #72]	@ (8001d90 <_sbrk+0x68>)
 8001d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d4a:	4b10      	ldr	r3, [pc, #64]	@ (8001d8c <_sbrk+0x64>)
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4413      	add	r3, r2
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	429a      	cmp	r2, r3
 8001d56:	d207      	bcs.n	8001d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d58:	f003 feec 	bl	8005b34 <__errno>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	220c      	movs	r2, #12
 8001d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d62:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001d66:	e009      	b.n	8001d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <_sbrk+0x64>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001d6e:	4b07      	ldr	r3, [pc, #28]	@ (8001d8c <_sbrk+0x64>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	4413      	add	r3, r2
 8001d76:	4a05      	ldr	r2, [pc, #20]	@ (8001d8c <_sbrk+0x64>)
 8001d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001d7a:	68fb      	ldr	r3, [r7, #12]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	20014000 	.word	0x20014000
 8001d88:	00000400 	.word	0x00000400
 8001d8c:	200002e0 	.word	0x200002e0
 8001d90:	20000438 	.word	0x20000438

08001d94 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <Reset_Handler>:
  .type Reset_Handler, %function
Reset_Handler:


/* Call the clock system initialization function.*/
    bl  SystemInit
 8001da0:	f7ff fff8 	bl	8001d94 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001da4:	480b      	ldr	r0, [pc, #44]	@ (8001dd4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001da6:	490c      	ldr	r1, [pc, #48]	@ (8001dd8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001da8:	4a0c      	ldr	r2, [pc, #48]	@ (8001ddc <LoopFillZerobss+0x16>)
  movs r3, #0
 8001daa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001dac:	e002      	b.n	8001db4 <LoopCopyDataInit>

08001dae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001dae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001db0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001db2:	3304      	adds	r3, #4

08001db4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001db4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001db6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001db8:	d3f9      	bcc.n	8001dae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001dba:	4a09      	ldr	r2, [pc, #36]	@ (8001de0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001dbc:	4c09      	ldr	r4, [pc, #36]	@ (8001de4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001dbe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001dc0:	e001      	b.n	8001dc6 <LoopFillZerobss>

08001dc2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001dc2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001dc4:	3204      	adds	r2, #4

08001dc6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001dc6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001dc8:	d3fb      	bcc.n	8001dc2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001dca:	f003 feb9 	bl	8005b40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001dce:	f7ff fae1 	bl	8001394 <main>
  bx lr
 8001dd2:	4770      	bx	lr
  ldr r0, =_sdata
 8001dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001dd8:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001ddc:	080080d4 	.word	0x080080d4
  ldr r2, =_sbss
 8001de0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8001de4:	20000434 	.word	0x20000434

08001de8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001de8:	e7fe      	b.n	8001de8 <ADC1_IRQHandler>

08001dea <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dea:	b580      	push	{r7, lr}
 8001dec:	b082      	sub	sp, #8
 8001dee:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001df0:	2300      	movs	r3, #0
 8001df2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df4:	2003      	movs	r0, #3
 8001df6:	f000 fd43 	bl	8002880 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dfa:	2000      	movs	r0, #0
 8001dfc:	f000 f80e 	bl	8001e1c <HAL_InitTick>
 8001e00:	4603      	mov	r3, r0
 8001e02:	2b00      	cmp	r3, #0
 8001e04:	d002      	beq.n	8001e0c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	71fb      	strb	r3, [r7, #7]
 8001e0a:	e001      	b.n	8001e10 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e0c:	f7ff fddc 	bl	80019c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e10:	79fb      	ldrb	r3, [r7, #7]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
	...

08001e1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b084      	sub	sp, #16
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e24:	2300      	movs	r3, #0
 8001e26:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001e28:	4b16      	ldr	r3, [pc, #88]	@ (8001e84 <HAL_InitTick+0x68>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d022      	beq.n	8001e76 <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001e30:	4b15      	ldr	r3, [pc, #84]	@ (8001e88 <HAL_InitTick+0x6c>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	4b13      	ldr	r3, [pc, #76]	@ (8001e84 <HAL_InitTick+0x68>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001e3c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e40:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e44:	4618      	mov	r0, r3
 8001e46:	f000 fd42 	bl	80028ce <HAL_SYSTICK_Config>
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d10f      	bne.n	8001e70 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2b0f      	cmp	r3, #15
 8001e54:	d809      	bhi.n	8001e6a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e56:	2200      	movs	r2, #0
 8001e58:	6879      	ldr	r1, [r7, #4]
 8001e5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001e5e:	f000 fd1a 	bl	8002896 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e62:	4a0a      	ldr	r2, [pc, #40]	@ (8001e8c <HAL_InitTick+0x70>)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6013      	str	r3, [r2, #0]
 8001e68:	e007      	b.n	8001e7a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001e6a:	2301      	movs	r3, #1
 8001e6c:	73fb      	strb	r3, [r7, #15]
 8001e6e:	e004      	b.n	8001e7a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	73fb      	strb	r3, [r7, #15]
 8001e74:	e001      	b.n	8001e7a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e76:	2301      	movs	r3, #1
 8001e78:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	20000008 	.word	0x20000008
 8001e88:	20000000 	.word	0x20000000
 8001e8c:	20000004 	.word	0x20000004

08001e90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e94:	4b05      	ldr	r3, [pc, #20]	@ (8001eac <HAL_IncTick+0x1c>)
 8001e96:	681a      	ldr	r2, [r3, #0]
 8001e98:	4b05      	ldr	r3, [pc, #20]	@ (8001eb0 <HAL_IncTick+0x20>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	4a03      	ldr	r2, [pc, #12]	@ (8001eac <HAL_IncTick+0x1c>)
 8001ea0:	6013      	str	r3, [r2, #0]
}
 8001ea2:	bf00      	nop
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	bc80      	pop	{r7}
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	200002e4 	.word	0x200002e4
 8001eb0:	20000008 	.word	0x20000008

08001eb4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  return uwTick;
 8001eb8:	4b02      	ldr	r3, [pc, #8]	@ (8001ec4 <HAL_GetTick+0x10>)
 8001eba:	681b      	ldr	r3, [r3, #0]
}
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bc80      	pop	{r7}
 8001ec2:	4770      	bx	lr
 8001ec4:	200002e4 	.word	0x200002e4

08001ec8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ed0:	f7ff fff0 	bl	8001eb4 <HAL_GetTick>
 8001ed4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001ee0:	d004      	beq.n	8001eec <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ee2:	4b09      	ldr	r3, [pc, #36]	@ (8001f08 <HAL_Delay+0x40>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	68fa      	ldr	r2, [r7, #12]
 8001ee8:	4413      	add	r3, r2
 8001eea:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001eec:	bf00      	nop
 8001eee:	f7ff ffe1 	bl	8001eb4 <HAL_GetTick>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	68bb      	ldr	r3, [r7, #8]
 8001ef6:	1ad3      	subs	r3, r2, r3
 8001ef8:	68fa      	ldr	r2, [r7, #12]
 8001efa:	429a      	cmp	r2, r3
 8001efc:	d8f7      	bhi.n	8001eee <HAL_Delay+0x26>
  {
  }
}
 8001efe:	bf00      	nop
 8001f00:	bf00      	nop
 8001f02:	3710      	adds	r7, #16
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bd80      	pop	{r7, pc}
 8001f08:	20000008 	.word	0x20000008

08001f0c <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08e      	sub	sp, #56	@ 0x38
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f14:	2300      	movs	r3, #0
 8001f16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t tmp_cr1 = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t tmp_cr2 = 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d101      	bne.n	8001f2c <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e127      	b.n	800217c <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	691b      	ldr	r3, [r3, #16]
 8001f30:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d115      	bne.n	8001f66 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	651a      	str	r2, [r3, #80]	@ 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2200      	movs	r2, #0
 8001f44:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f48:	4b8e      	ldr	r3, [pc, #568]	@ (8002184 <HAL_ADC_Init+0x278>)
 8001f4a:	6a1b      	ldr	r3, [r3, #32]
 8001f4c:	4a8d      	ldr	r2, [pc, #564]	@ (8002184 <HAL_ADC_Init+0x278>)
 8001f4e:	f043 0301 	orr.w	r3, r3, #1
 8001f52:	6213      	str	r3, [r2, #32]
 8001f54:	4b8b      	ldr	r3, [pc, #556]	@ (8002184 <HAL_ADC_Init+0x278>)
 8001f56:	6a1b      	ldr	r3, [r3, #32]
 8001f58:	f003 0301 	and.w	r3, r3, #1
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f60:	6878      	ldr	r0, [r7, #4]
 8001f62:	f7ff fd61 	bl	8001a28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f6a:	f003 0310 	and.w	r3, r3, #16
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	f040 80ff 	bne.w	8002172 <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f78:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001f7c:	f023 0302 	bic.w	r3, r3, #2
 8001f80:	f043 0202 	orr.w	r2, r3, #2
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 8001f88:	4b7f      	ldr	r3, [pc, #508]	@ (8002188 <HAL_ADC_Init+0x27c>)
 8001f8a:	685b      	ldr	r3, [r3, #4]
 8001f8c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685b      	ldr	r3, [r3, #4]
 8001f94:	497c      	ldr	r1, [pc, #496]	@ (8002188 <HAL_ADC_Init+0x27c>)
 8001f96:	4313      	orrs	r3, r2
 8001f98:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001fa2:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001faa:	4619      	mov	r1, r3
 8001fac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001fb0:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fb2:	6a3b      	ldr	r3, [r7, #32]
 8001fb4:	fa93 f3a3 	rbit	r3, r3
 8001fb8:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001fba:	69fb      	ldr	r3, [r7, #28]
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001fc6:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001fcc:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fdc:	fa93 f3a3 	rbit	r3, r3
 8001fe0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8001fe2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe4:	fab3 f383 	clz	r3, r3
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 8001fee:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 8001ff0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001ff2:	4313      	orrs	r3, r2
 8001ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001ffa:	2b10      	cmp	r3, #16
 8001ffc:	d007      	beq.n	800200e <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                  hadc->Init.ExternalTrigConvEdge );
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8002006:	4313      	orrs	r3, r2
 8002008:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800200a:	4313      	orrs	r3, r2
 800200c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002018:	2b40      	cmp	r3, #64	@ 0x40
 800201a:	d04f      	beq.n	80020bc <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	699b      	ldr	r3, [r3, #24]
 8002020:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002022:	4313      	orrs	r3, r2
 8002024:	62fb      	str	r3, [r7, #44]	@ 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800202e:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	6912      	ldr	r2, [r2, #16]
 8002034:	f5b2 7f80 	cmp.w	r2, #256	@ 0x100
 8002038:	d003      	beq.n	8002042 <HAL_ADC_Init+0x136>
 800203a:	687a      	ldr	r2, [r7, #4]
 800203c:	6912      	ldr	r2, [r2, #16]
 800203e:	2a01      	cmp	r2, #1
 8002040:	d102      	bne.n	8002048 <HAL_ADC_Init+0x13c>
 8002042:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002046:	e000      	b.n	800204a <HAL_ADC_Init+0x13e>
 8002048:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 800204a:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800204c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800204e:	4313      	orrs	r3, r2
 8002050:	633b      	str	r3, [r7, #48]	@ 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8002058:	2b01      	cmp	r3, #1
 800205a:	d125      	bne.n	80020a8 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002062:	2b00      	cmp	r3, #0
 8002064:	d114      	bne.n	8002090 <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800206a:	3b01      	subs	r3, #1
 800206c:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8002070:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002072:	69ba      	ldr	r2, [r7, #24]
 8002074:	fa92 f2a2 	rbit	r2, r2
 8002078:	617a      	str	r2, [r7, #20]
  return result;
 800207a:	697a      	ldr	r2, [r7, #20]
 800207c:	fab2 f282 	clz	r2, r2
 8002080:	b2d2      	uxtb	r2, r2
 8002082:	4093      	lsls	r3, r2
 8002084:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002088:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800208a:	4313      	orrs	r3, r2
 800208c:	633b      	str	r3, [r7, #48]	@ 0x30
 800208e:	e00b      	b.n	80020a8 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002094:	f043 0220 	orr.w	r2, r3, #32
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	64da      	str	r2, [r3, #76]	@ 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80020a0:	f043 0201 	orr.w	r2, r3, #1
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	651a      	str	r2, [r3, #80]	@ 0x50
      else
      {
        /* do nothing */
      }
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	685a      	ldr	r2, [r3, #4]
 80020ae:	4b37      	ldr	r3, [pc, #220]	@ (800218c <HAL_ADC_Init+0x280>)
 80020b0:	4013      	ands	r3, r2
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	6812      	ldr	r2, [r2, #0]
 80020b6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80020b8:	430b      	orrs	r3, r1
 80020ba:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	689a      	ldr	r2, [r3, #8]
 80020c2:	4b33      	ldr	r3, [pc, #204]	@ (8002190 <HAL_ADC_Init+0x284>)
 80020c4:	4013      	ands	r3, r2
 80020c6:	687a      	ldr	r2, [r7, #4]
 80020c8:	6812      	ldr	r2, [r2, #0]
 80020ca:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80020cc:	430b      	orrs	r3, r1
 80020ce:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	691b      	ldr	r3, [r3, #16]
 80020d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80020d8:	d003      	beq.n	80020e2 <HAL_ADC_Init+0x1d6>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	691b      	ldr	r3, [r3, #16]
 80020de:	2b01      	cmp	r3, #1
 80020e0:	d119      	bne.n	8002116 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020e8:	f023 71f8 	bic.w	r1, r3, #32505856	@ 0x1f00000
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020f0:	3b01      	subs	r3, #1
 80020f2:	f04f 72f8 	mov.w	r2, #32505856	@ 0x1f00000
 80020f6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020f8:	693a      	ldr	r2, [r7, #16]
 80020fa:	fa92 f2a2 	rbit	r2, r2
 80020fe:	60fa      	str	r2, [r7, #12]
  return result;
 8002100:	68fa      	ldr	r2, [r7, #12]
 8002102:	fab2 f282 	clz	r2, r2
 8002106:	b2d2      	uxtb	r2, r2
 8002108:	fa03 f202 	lsl.w	r2, r3, r2
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	430a      	orrs	r2, r1
 8002112:	631a      	str	r2, [r3, #48]	@ 0x30
 8002114:	e007      	b.n	8002126 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	f022 72f8 	bic.w	r2, r2, #32505856	@ 0x1f00000
 8002124:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	689a      	ldr	r2, [r3, #8]
 800212c:	4b19      	ldr	r3, [pc, #100]	@ (8002194 <HAL_ADC_Init+0x288>)
 800212e:	4013      	ands	r3, r2
 8002130:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002132:	429a      	cmp	r2, r3
 8002134:	d10b      	bne.n	800214e <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2200      	movs	r2, #0
 800213a:	651a      	str	r2, [r3, #80]	@ 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002140:	f023 0303 	bic.w	r3, r3, #3
 8002144:	f043 0201 	orr.w	r2, r3, #1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	64da      	str	r2, [r3, #76]	@ 0x4c
 800214c:	e014      	b.n	8002178 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002152:	f023 0312 	bic.w	r3, r3, #18
 8002156:	f043 0210 	orr.w	r2, r3, #16
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	64da      	str	r2, [r3, #76]	@ 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002162:	f043 0201 	orr.w	r2, r3, #1
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	651a      	str	r2, [r3, #80]	@ 0x50
      
      tmp_hal_status = HAL_ERROR;
 800216a:	2301      	movs	r3, #1
 800216c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8002170:	e002      	b.n	8002178 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002178:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 800217c:	4618      	mov	r0, r3
 800217e:	3738      	adds	r7, #56	@ 0x38
 8002180:	46bd      	mov	sp, r7
 8002182:	bd80      	pop	{r7, pc}
 8002184:	40023800 	.word	0x40023800
 8002188:	40012700 	.word	0x40012700
 800218c:	fcfc16ff 	.word	0xfcfc16ff
 8002190:	c0fff189 	.word	0xc0fff189
 8002194:	bf80fffe 	.word	0xbf80fffe

08002198 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b084      	sub	sp, #16
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021a0:	2300      	movs	r3, #0
 80021a2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d101      	bne.n	80021b2 <HAL_ADC_Start+0x1a>
 80021ae:	2302      	movs	r3, #2
 80021b0:	e04e      	b.n	8002250 <HAL_ADC_Start+0xb8>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2201      	movs	r2, #1
 80021b6:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 fa54 	bl	8002668 <ADC_Enable>
 80021c0:	4603      	mov	r3, r0
 80021c2:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80021c4:	7bfb      	ldrb	r3, [r7, #15]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d141      	bne.n	800224e <HAL_ADC_Start+0xb6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021ce:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 80021d2:	f023 0301 	bic.w	r3, r3, #1
 80021d6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	64da      	str	r2, [r3, #76]	@ 0x4c
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d007      	beq.n	80021fc <HAL_ADC_Start+0x64>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021f4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002200:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002204:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002208:	d106      	bne.n	8002218 <HAL_ADC_Start+0x80>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800220e:	f023 0206 	bic.w	r2, r3, #6
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	651a      	str	r2, [r3, #80]	@ 0x50
 8002216:	e002      	b.n	800221e <HAL_ADC_Start+0x86>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2200      	movs	r2, #0
 800221c:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800222e:	601a      	str	r2, [r3, #0]
    
    /* Enable conversion of regular group.                                    */
    /* If software start has been selected, conversion starts immediately.    */
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	689b      	ldr	r3, [r3, #8]
 8002236:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d107      	bne.n	800224e <HAL_ADC_Start+0xb6>
    {
      /* Start ADC conversion on regular group */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_SWSTART);
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	689a      	ldr	r2, [r3, #8]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800224c:	609a      	str	r2, [r3, #8]
    }
  }
  
  /* Return function status */
  return tmp_hal_status;
 800224e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002250:	4618      	mov	r0, r3
 8002252:	3710      	adds	r7, #16
 8002254:	46bd      	mov	sp, r7
 8002256:	bd80      	pop	{r7, pc}

08002258 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002258:	b580      	push	{r7, lr}
 800225a:	b084      	sub	sp, #16
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
 8002260:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and and polling for end of each conversion. */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002270:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002274:	d113      	bne.n	800229e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002280:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002284:	d10b      	bne.n	800229e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800228a:	f043 0220 	orr.w	r2, r3, #32
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
    
    return HAL_ERROR;
 800229a:	2301      	movs	r3, #1
 800229c:	e068      	b.n	8002370 <HAL_ADC_PollForConversion+0x118>
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800229e:	f7ff fe09 	bl	8001eb4 <HAL_GetTick>
 80022a2:	60f8      	str	r0, [r7, #12]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022a4:	e021      	b.n	80022ea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022ac:	d01d      	beq.n	80022ea <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <HAL_ADC_PollForConversion+0x6c>
 80022b4:	f7ff fdfe 	bl	8001eb4 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d212      	bcs.n	80022ea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0302 	and.w	r3, r3, #2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022d6:	f043 0204 	orr.w	r2, r3, #4
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_TIMEOUT;
 80022e6:	2303      	movs	r3, #3
 80022e8:	e042      	b.n	8002370 <HAL_ADC_PollForConversion+0x118>
  while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f003 0302 	and.w	r3, r3, #2
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d0d6      	beq.n	80022a6 <HAL_ADC_PollForConversion+0x4e>
  }
  
  /* Clear end of conversion flag of regular group if low power feature     */
  /* "Auto Wait" is disabled, to not interfere with this feature until data */
  /* register is read using function HAL_ADC_GetValue().                    */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	699b      	ldr	r3, [r3, #24]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d104      	bne.n	800230a <HAL_ADC_PollForConversion+0xb2>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f06f 0212 	mvn.w	r2, #18
 8002308:	601a      	str	r2, [r3, #0]
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800230e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32L1, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002320:	2b00      	cmp	r3, #0
 8002322:	d124      	bne.n	800236e <HAL_ADC_PollForConversion+0x116>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800232a:	2b00      	cmp	r3, #0
 800232c:	d11f      	bne.n	800236e <HAL_ADC_PollForConversion+0x116>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002334:	f003 73f8 	and.w	r3, r3, #32505856	@ 0x1f00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002338:	2b00      	cmp	r3, #0
 800233a:	d006      	beq.n	800234a <HAL_ADC_PollForConversion+0xf2>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002346:	2b00      	cmp	r3, #0
 8002348:	d111      	bne.n	800236e <HAL_ADC_PollForConversion+0x116>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800234e:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	64da      	str	r2, [r3, #76]	@ 0x4c
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800235a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d105      	bne.n	800236e <HAL_ADC_PollForConversion+0x116>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002366:	f043 0201 	orr.w	r2, r3, #1
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800236e:	2300      	movs	r3, #0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}

08002378 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002378:	b480      	push	{r7}
 800237a:	b083      	sub	sp, #12
 800237c:	af00      	add	r7, sp, #0
 800237e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002386:	4618      	mov	r0, r3
 8002388:	370c      	adds	r7, #12
 800238a:	46bd      	mov	sp, r7
 800238c:	bc80      	pop	{r7}
 800238e:	4770      	bx	lr

08002390 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002390:	b480      	push	{r7}
 8002392:	b085      	sub	sp, #20
 8002394:	af00      	add	r7, sp, #0
 8002396:	6078      	str	r0, [r7, #4]
 8002398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800239a:	2300      	movs	r3, #0
 800239c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 800239e:	2300      	movs	r3, #0
 80023a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d101      	bne.n	80023b0 <HAL_ADC_ConfigChannel+0x20>
 80023ac:	2302      	movs	r3, #2
 80023ae:	e14f      	b.n	8002650 <HAL_ADC_ConfigChannel+0x2c0>
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2201      	movs	r2, #1
 80023b4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	2b06      	cmp	r3, #6
 80023be:	d81c      	bhi.n	80023fa <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	685a      	ldr	r2, [r3, #4]
 80023ca:	4613      	mov	r3, r2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4413      	add	r3, r2
 80023d0:	3b05      	subs	r3, #5
 80023d2:	221f      	movs	r2, #31
 80023d4:	fa02 f303 	lsl.w	r3, r2, r3
 80023d8:	43db      	mvns	r3, r3
 80023da:	4019      	ands	r1, r3
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	6818      	ldr	r0, [r3, #0]
 80023e0:	683b      	ldr	r3, [r7, #0]
 80023e2:	685a      	ldr	r2, [r3, #4]
 80023e4:	4613      	mov	r3, r2
 80023e6:	009b      	lsls	r3, r3, #2
 80023e8:	4413      	add	r3, r2
 80023ea:	3b05      	subs	r3, #5
 80023ec:	fa00 f203 	lsl.w	r2, r0, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	430a      	orrs	r2, r1
 80023f6:	641a      	str	r2, [r3, #64]	@ 0x40
 80023f8:	e07e      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b0c      	cmp	r3, #12
 8002400:	d81c      	bhi.n	800243c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	4613      	mov	r3, r2
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	4413      	add	r3, r2
 8002412:	3b23      	subs	r3, #35	@ 0x23
 8002414:	221f      	movs	r2, #31
 8002416:	fa02 f303 	lsl.w	r3, r2, r3
 800241a:	43db      	mvns	r3, r3
 800241c:	4019      	ands	r1, r3
 800241e:	683b      	ldr	r3, [r7, #0]
 8002420:	6818      	ldr	r0, [r3, #0]
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	685a      	ldr	r2, [r3, #4]
 8002426:	4613      	mov	r3, r2
 8002428:	009b      	lsls	r3, r3, #2
 800242a:	4413      	add	r3, r2
 800242c:	3b23      	subs	r3, #35	@ 0x23
 800242e:	fa00 f203 	lsl.w	r2, r0, r3
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	430a      	orrs	r2, r1
 8002438:	63da      	str	r2, [r3, #60]	@ 0x3c
 800243a:	e05d      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	685b      	ldr	r3, [r3, #4]
 8002440:	2b12      	cmp	r3, #18
 8002442:	d81c      	bhi.n	800247e <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	6b99      	ldr	r1, [r3, #56]	@ 0x38
 800244a:	683b      	ldr	r3, [r7, #0]
 800244c:	685a      	ldr	r2, [r3, #4]
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	3b41      	subs	r3, #65	@ 0x41
 8002456:	221f      	movs	r2, #31
 8002458:	fa02 f303 	lsl.w	r3, r2, r3
 800245c:	43db      	mvns	r3, r3
 800245e:	4019      	ands	r1, r3
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	6818      	ldr	r0, [r3, #0]
 8002464:	683b      	ldr	r3, [r7, #0]
 8002466:	685a      	ldr	r2, [r3, #4]
 8002468:	4613      	mov	r3, r2
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	4413      	add	r3, r2
 800246e:	3b41      	subs	r3, #65	@ 0x41
 8002470:	fa00 f203 	lsl.w	r2, r0, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	430a      	orrs	r2, r1
 800247a:	639a      	str	r2, [r3, #56]	@ 0x38
 800247c:	e03c      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	2b18      	cmp	r3, #24
 8002484:	d81c      	bhi.n	80024c0 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800248c:	683b      	ldr	r3, [r7, #0]
 800248e:	685a      	ldr	r2, [r3, #4]
 8002490:	4613      	mov	r3, r2
 8002492:	009b      	lsls	r3, r3, #2
 8002494:	4413      	add	r3, r2
 8002496:	3b5f      	subs	r3, #95	@ 0x5f
 8002498:	221f      	movs	r2, #31
 800249a:	fa02 f303 	lsl.w	r3, r2, r3
 800249e:	43db      	mvns	r3, r3
 80024a0:	4019      	ands	r1, r3
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	6818      	ldr	r0, [r3, #0]
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	685a      	ldr	r2, [r3, #4]
 80024aa:	4613      	mov	r3, r2
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	4413      	add	r3, r2
 80024b0:	3b5f      	subs	r3, #95	@ 0x5f
 80024b2:	fa00 f203 	lsl.w	r2, r0, r3
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	430a      	orrs	r2, r1
 80024bc:	635a      	str	r2, [r3, #52]	@ 0x34
 80024be:	e01b      	b.n	80024f8 <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80024c6:	683b      	ldr	r3, [r7, #0]
 80024c8:	685a      	ldr	r2, [r3, #4]
 80024ca:	4613      	mov	r3, r2
 80024cc:	009b      	lsls	r3, r3, #2
 80024ce:	4413      	add	r3, r2
 80024d0:	3b7d      	subs	r3, #125	@ 0x7d
 80024d2:	221f      	movs	r2, #31
 80024d4:	fa02 f303 	lsl.w	r3, r2, r3
 80024d8:	43db      	mvns	r3, r3
 80024da:	4019      	ands	r1, r3
 80024dc:	683b      	ldr	r3, [r7, #0]
 80024de:	6818      	ldr	r0, [r3, #0]
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	4613      	mov	r3, r2
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	4413      	add	r3, r2
 80024ea:	3b7d      	subs	r3, #125	@ 0x7d
 80024ec:	fa00 f203 	lsl.w	r2, r0, r3
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 80024f8:	683b      	ldr	r3, [r7, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2b09      	cmp	r3, #9
 80024fe:	d81a      	bhi.n	8002536 <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6959      	ldr	r1, [r3, #20]
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	4613      	mov	r3, r2
 800250c:	005b      	lsls	r3, r3, #1
 800250e:	4413      	add	r3, r2
 8002510:	2207      	movs	r2, #7
 8002512:	fa02 f303 	lsl.w	r3, r2, r3
 8002516:	43db      	mvns	r3, r3
 8002518:	4019      	ands	r1, r3
 800251a:	683b      	ldr	r3, [r7, #0]
 800251c:	6898      	ldr	r0, [r3, #8]
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	4613      	mov	r3, r2
 8002524:	005b      	lsls	r3, r3, #1
 8002526:	4413      	add	r3, r2
 8002528:	fa00 f203 	lsl.w	r2, r0, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	615a      	str	r2, [r3, #20]
 8002534:	e05d      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	2b13      	cmp	r3, #19
 800253c:	d81c      	bhi.n	8002578 <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	6919      	ldr	r1, [r3, #16]
 8002544:	683b      	ldr	r3, [r7, #0]
 8002546:	681a      	ldr	r2, [r3, #0]
 8002548:	4613      	mov	r3, r2
 800254a:	005b      	lsls	r3, r3, #1
 800254c:	4413      	add	r3, r2
 800254e:	3b1e      	subs	r3, #30
 8002550:	2207      	movs	r2, #7
 8002552:	fa02 f303 	lsl.w	r3, r2, r3
 8002556:	43db      	mvns	r3, r3
 8002558:	4019      	ands	r1, r3
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	6898      	ldr	r0, [r3, #8]
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681a      	ldr	r2, [r3, #0]
 8002562:	4613      	mov	r3, r2
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	4413      	add	r3, r2
 8002568:	3b1e      	subs	r3, #30
 800256a:	fa00 f203 	lsl.w	r2, r0, r3
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	430a      	orrs	r2, r1
 8002574:	611a      	str	r2, [r3, #16]
 8002576:	e03c      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	2b1d      	cmp	r3, #29
 800257e:	d81c      	bhi.n	80025ba <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	68d9      	ldr	r1, [r3, #12]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681a      	ldr	r2, [r3, #0]
 800258a:	4613      	mov	r3, r2
 800258c:	005b      	lsls	r3, r3, #1
 800258e:	4413      	add	r3, r2
 8002590:	3b3c      	subs	r3, #60	@ 0x3c
 8002592:	2207      	movs	r2, #7
 8002594:	fa02 f303 	lsl.w	r3, r2, r3
 8002598:	43db      	mvns	r3, r3
 800259a:	4019      	ands	r1, r3
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	6898      	ldr	r0, [r3, #8]
 80025a0:	683b      	ldr	r3, [r7, #0]
 80025a2:	681a      	ldr	r2, [r3, #0]
 80025a4:	4613      	mov	r3, r2
 80025a6:	005b      	lsls	r3, r3, #1
 80025a8:	4413      	add	r3, r2
 80025aa:	3b3c      	subs	r3, #60	@ 0x3c
 80025ac:	fa00 f203 	lsl.w	r2, r0, r3
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	430a      	orrs	r2, r1
 80025b6:	60da      	str	r2, [r3, #12]
 80025b8:	e01b      	b.n	80025f2 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	4613      	mov	r3, r2
 80025c6:	005b      	lsls	r3, r3, #1
 80025c8:	4413      	add	r3, r2
 80025ca:	3b5a      	subs	r3, #90	@ 0x5a
 80025cc:	2207      	movs	r2, #7
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43db      	mvns	r3, r3
 80025d4:	4019      	ands	r1, r3
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	6898      	ldr	r0, [r3, #8]
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	681a      	ldr	r2, [r3, #0]
 80025de:	4613      	mov	r3, r2
 80025e0:	005b      	lsls	r3, r3, #1
 80025e2:	4413      	add	r3, r2
 80025e4:	3b5a      	subs	r3, #90	@ 0x5a
 80025e6:	fa00 f203 	lsl.w	r2, r0, r3
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	430a      	orrs	r2, r1
 80025f0:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2b10      	cmp	r3, #16
 80025f8:	d003      	beq.n	8002602 <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80025fe:	2b11      	cmp	r3, #17
 8002600:	d121      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8002602:	4b16      	ldr	r3, [pc, #88]	@ (800265c <HAL_ADC_ConfigChannel+0x2cc>)
 8002604:	685b      	ldr	r3, [r3, #4]
 8002606:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800260a:	2b00      	cmp	r3, #0
 800260c:	d11b      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 800260e:	4b13      	ldr	r3, [pc, #76]	@ (800265c <HAL_ADC_ConfigChannel+0x2cc>)
 8002610:	685b      	ldr	r3, [r3, #4]
 8002612:	4a12      	ldr	r2, [pc, #72]	@ (800265c <HAL_ADC_ConfigChannel+0x2cc>)
 8002614:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002618:	6053      	str	r3, [r2, #4]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	2b10      	cmp	r3, #16
 8002620:	d111      	bne.n	8002646 <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8002622:	4b0f      	ldr	r3, [pc, #60]	@ (8002660 <HAL_ADC_ConfigChannel+0x2d0>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a0f      	ldr	r2, [pc, #60]	@ (8002664 <HAL_ADC_ConfigChannel+0x2d4>)
 8002628:	fba2 2303 	umull	r2, r3, r2, r3
 800262c:	0c9a      	lsrs	r2, r3, #18
 800262e:	4613      	mov	r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	4413      	add	r3, r2
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002638:	e002      	b.n	8002640 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	3b01      	subs	r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8002640:	68bb      	ldr	r3, [r7, #8]
 8002642:	2b00      	cmp	r3, #0
 8002644:	d1f9      	bne.n	800263a <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
  
  /* Return function status */
  return tmp_hal_status;
 800264e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	40012700 	.word	0x40012700
 8002660:	20000000 	.word	0x20000000
 8002664:	431bde83 	.word	0x431bde83

08002668 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002670:	2300      	movs	r3, #0
 8002672:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8002674:	2300      	movs	r3, #0
 8002676:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002682:	2b40      	cmp	r3, #64	@ 0x40
 8002684:	d043      	beq.n	800270e <ADC_Enable+0xa6>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	689a      	ldr	r2, [r3, #8]
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f042 0201 	orr.w	r2, r2, #1
 8002694:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8002696:	4b20      	ldr	r3, [pc, #128]	@ (8002718 <ADC_Enable+0xb0>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	4a20      	ldr	r2, [pc, #128]	@ (800271c <ADC_Enable+0xb4>)
 800269c:	fba2 2303 	umull	r2, r3, r2, r3
 80026a0:	0c9a      	lsrs	r2, r3, #18
 80026a2:	4613      	mov	r3, r2
 80026a4:	005b      	lsls	r3, r3, #1
 80026a6:	4413      	add	r3, r2
 80026a8:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80026aa:	e002      	b.n	80026b2 <ADC_Enable+0x4a>
    {
      wait_loop_index--;
 80026ac:	68bb      	ldr	r3, [r7, #8]
 80026ae:	3b01      	subs	r3, #1
 80026b0:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1f9      	bne.n	80026ac <ADC_Enable+0x44>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();    
 80026b8:	f7ff fbfc 	bl	8001eb4 <HAL_GetTick>
 80026bc:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80026be:	e01f      	b.n	8002700 <ADC_Enable+0x98>
    {
      if((HAL_GetTick() - tickstart ) > ADC_ENABLE_TIMEOUT)
 80026c0:	f7ff fbf8 	bl	8001eb4 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d918      	bls.n	8002700 <ADC_Enable+0x98>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80026d8:	2b40      	cmp	r3, #64	@ 0x40
 80026da:	d011      	beq.n	8002700 <ADC_Enable+0x98>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026e0:	f043 0210 	orr.w	r2, r3, #16
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	64da      	str	r2, [r3, #76]	@ 0x4c

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80026ec:	f043 0201 	orr.w	r2, r3, #1
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	651a      	str	r2, [r3, #80]	@ 0x50

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2200      	movs	r2, #0
 80026f8:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

          return HAL_ERROR;
 80026fc:	2301      	movs	r3, #1
 80026fe:	e007      	b.n	8002710 <ADC_Enable+0xa8>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800270a:	2b40      	cmp	r3, #64	@ 0x40
 800270c:	d1d8      	bne.n	80026c0 <ADC_Enable+0x58>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800270e:	2300      	movs	r3, #0
}
 8002710:	4618      	mov	r0, r3
 8002712:	3710      	adds	r7, #16
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000000 	.word	0x20000000
 800271c:	431bde83 	.word	0x431bde83

08002720 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f003 0307 	and.w	r3, r3, #7
 800272e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002730:	4b0c      	ldr	r3, [pc, #48]	@ (8002764 <__NVIC_SetPriorityGrouping+0x44>)
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002736:	68ba      	ldr	r2, [r7, #8]
 8002738:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800273c:	4013      	ands	r3, r2
 800273e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002744:	68bb      	ldr	r3, [r7, #8]
 8002746:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002748:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800274c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002750:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002752:	4a04      	ldr	r2, [pc, #16]	@ (8002764 <__NVIC_SetPriorityGrouping+0x44>)
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	60d3      	str	r3, [r2, #12]
}
 8002758:	bf00      	nop
 800275a:	3714      	adds	r7, #20
 800275c:	46bd      	mov	sp, r7
 800275e:	bc80      	pop	{r7}
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	e000ed00 	.word	0xe000ed00

08002768 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002768:	b480      	push	{r7}
 800276a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800276c:	4b04      	ldr	r3, [pc, #16]	@ (8002780 <__NVIC_GetPriorityGrouping+0x18>)
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	0a1b      	lsrs	r3, r3, #8
 8002772:	f003 0307 	and.w	r3, r3, #7
}
 8002776:	4618      	mov	r0, r3
 8002778:	46bd      	mov	sp, r7
 800277a:	bc80      	pop	{r7}
 800277c:	4770      	bx	lr
 800277e:	bf00      	nop
 8002780:	e000ed00 	.word	0xe000ed00

08002784 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002784:	b480      	push	{r7}
 8002786:	b083      	sub	sp, #12
 8002788:	af00      	add	r7, sp, #0
 800278a:	4603      	mov	r3, r0
 800278c:	6039      	str	r1, [r7, #0]
 800278e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002794:	2b00      	cmp	r3, #0
 8002796:	db0a      	blt.n	80027ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	b2da      	uxtb	r2, r3
 800279c:	490c      	ldr	r1, [pc, #48]	@ (80027d0 <__NVIC_SetPriority+0x4c>)
 800279e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a2:	0112      	lsls	r2, r2, #4
 80027a4:	b2d2      	uxtb	r2, r2
 80027a6:	440b      	add	r3, r1
 80027a8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027ac:	e00a      	b.n	80027c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	4908      	ldr	r1, [pc, #32]	@ (80027d4 <__NVIC_SetPriority+0x50>)
 80027b4:	79fb      	ldrb	r3, [r7, #7]
 80027b6:	f003 030f 	and.w	r3, r3, #15
 80027ba:	3b04      	subs	r3, #4
 80027bc:	0112      	lsls	r2, r2, #4
 80027be:	b2d2      	uxtb	r2, r2
 80027c0:	440b      	add	r3, r1
 80027c2:	761a      	strb	r2, [r3, #24]
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bc80      	pop	{r7}
 80027cc:	4770      	bx	lr
 80027ce:	bf00      	nop
 80027d0:	e000e100 	.word	0xe000e100
 80027d4:	e000ed00 	.word	0xe000ed00

080027d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027d8:	b480      	push	{r7}
 80027da:	b089      	sub	sp, #36	@ 0x24
 80027dc:	af00      	add	r7, sp, #0
 80027de:	60f8      	str	r0, [r7, #12]
 80027e0:	60b9      	str	r1, [r7, #8]
 80027e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027ec:	69fb      	ldr	r3, [r7, #28]
 80027ee:	f1c3 0307 	rsb	r3, r3, #7
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	bf28      	it	cs
 80027f6:	2304      	movcs	r3, #4
 80027f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027fa:	69fb      	ldr	r3, [r7, #28]
 80027fc:	3304      	adds	r3, #4
 80027fe:	2b06      	cmp	r3, #6
 8002800:	d902      	bls.n	8002808 <NVIC_EncodePriority+0x30>
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	3b03      	subs	r3, #3
 8002806:	e000      	b.n	800280a <NVIC_EncodePriority+0x32>
 8002808:	2300      	movs	r3, #0
 800280a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800280c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002810:	69bb      	ldr	r3, [r7, #24]
 8002812:	fa02 f303 	lsl.w	r3, r2, r3
 8002816:	43da      	mvns	r2, r3
 8002818:	68bb      	ldr	r3, [r7, #8]
 800281a:	401a      	ands	r2, r3
 800281c:	697b      	ldr	r3, [r7, #20]
 800281e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002820:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	fa01 f303 	lsl.w	r3, r1, r3
 800282a:	43d9      	mvns	r1, r3
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002830:	4313      	orrs	r3, r2
         );
}
 8002832:	4618      	mov	r0, r3
 8002834:	3724      	adds	r7, #36	@ 0x24
 8002836:	46bd      	mov	sp, r7
 8002838:	bc80      	pop	{r7}
 800283a:	4770      	bx	lr

0800283c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b082      	sub	sp, #8
 8002840:	af00      	add	r7, sp, #0
 8002842:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800284c:	d301      	bcc.n	8002852 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800284e:	2301      	movs	r3, #1
 8002850:	e00f      	b.n	8002872 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002852:	4a0a      	ldr	r2, [pc, #40]	@ (800287c <SysTick_Config+0x40>)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	3b01      	subs	r3, #1
 8002858:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800285a:	210f      	movs	r1, #15
 800285c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002860:	f7ff ff90 	bl	8002784 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002864:	4b05      	ldr	r3, [pc, #20]	@ (800287c <SysTick_Config+0x40>)
 8002866:	2200      	movs	r2, #0
 8002868:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800286a:	4b04      	ldr	r3, [pc, #16]	@ (800287c <SysTick_Config+0x40>)
 800286c:	2207      	movs	r2, #7
 800286e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002870:	2300      	movs	r3, #0
}
 8002872:	4618      	mov	r0, r3
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	e000e010 	.word	0xe000e010

08002880 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b082      	sub	sp, #8
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f7ff ff49 	bl	8002720 <__NVIC_SetPriorityGrouping>
}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b086      	sub	sp, #24
 800289a:	af00      	add	r7, sp, #0
 800289c:	4603      	mov	r3, r0
 800289e:	60b9      	str	r1, [r7, #8]
 80028a0:	607a      	str	r2, [r7, #4]
 80028a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028a4:	2300      	movs	r3, #0
 80028a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028a8:	f7ff ff5e 	bl	8002768 <__NVIC_GetPriorityGrouping>
 80028ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ae:	687a      	ldr	r2, [r7, #4]
 80028b0:	68b9      	ldr	r1, [r7, #8]
 80028b2:	6978      	ldr	r0, [r7, #20]
 80028b4:	f7ff ff90 	bl	80027d8 <NVIC_EncodePriority>
 80028b8:	4602      	mov	r2, r0
 80028ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028be:	4611      	mov	r1, r2
 80028c0:	4618      	mov	r0, r3
 80028c2:	f7ff ff5f 	bl	8002784 <__NVIC_SetPriority>
}
 80028c6:	bf00      	nop
 80028c8:	3718      	adds	r7, #24
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}

080028ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028ce:	b580      	push	{r7, lr}
 80028d0:	b082      	sub	sp, #8
 80028d2:	af00      	add	r7, sp, #0
 80028d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028d6:	6878      	ldr	r0, [r7, #4]
 80028d8:	f7ff ffb0 	bl	800283c <SysTick_Config>
 80028dc:	4603      	mov	r3, r0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028e8:	b480      	push	{r7}
 80028ea:	b087      	sub	sp, #28
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
 80028f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80028f2:	2300      	movs	r3, #0
 80028f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80028f6:	2300      	movs	r3, #0
 80028f8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 80028fe:	e160      	b.n	8002bc2 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	2101      	movs	r1, #1
 8002906:	697b      	ldr	r3, [r7, #20]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	4013      	ands	r3, r2
 800290e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2b00      	cmp	r3, #0
 8002914:	f000 8152 	beq.w	8002bbc <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	f003 0303 	and.w	r3, r3, #3
 8002920:	2b01      	cmp	r3, #1
 8002922:	d005      	beq.n	8002930 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002924:	683b      	ldr	r3, [r7, #0]
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800292c:	2b02      	cmp	r3, #2
 800292e:	d130      	bne.n	8002992 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	689b      	ldr	r3, [r3, #8]
 8002934:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	005b      	lsls	r3, r3, #1
 800293a:	2203      	movs	r2, #3
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	693a      	ldr	r2, [r7, #16]
 8002944:	4013      	ands	r3, r2
 8002946:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	68da      	ldr	r2, [r3, #12]
 800294c:	697b      	ldr	r3, [r7, #20]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4313      	orrs	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	693a      	ldr	r2, [r7, #16]
 800295e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8002966:	2201      	movs	r2, #1
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	fa02 f303 	lsl.w	r3, r2, r3
 800296e:	43db      	mvns	r3, r3
 8002970:	693a      	ldr	r2, [r7, #16]
 8002972:	4013      	ands	r3, r2
 8002974:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002976:	683b      	ldr	r3, [r7, #0]
 8002978:	685b      	ldr	r3, [r3, #4]
 800297a:	091b      	lsrs	r3, r3, #4
 800297c:	f003 0201 	and.w	r2, r3, #1
 8002980:	697b      	ldr	r3, [r7, #20]
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	693a      	ldr	r2, [r7, #16]
 8002988:	4313      	orrs	r3, r2
 800298a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	693a      	ldr	r2, [r7, #16]
 8002990:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 0303 	and.w	r3, r3, #3
 800299a:	2b03      	cmp	r3, #3
 800299c:	d017      	beq.n	80029ce <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	68db      	ldr	r3, [r3, #12]
 80029a2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	005b      	lsls	r3, r3, #1
 80029a8:	2203      	movs	r2, #3
 80029aa:	fa02 f303 	lsl.w	r3, r2, r3
 80029ae:	43db      	mvns	r3, r3
 80029b0:	693a      	ldr	r2, [r7, #16]
 80029b2:	4013      	ands	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	689a      	ldr	r2, [r3, #8]
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	005b      	lsls	r3, r3, #1
 80029be:	fa02 f303 	lsl.w	r3, r2, r3
 80029c2:	693a      	ldr	r2, [r7, #16]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	693a      	ldr	r2, [r7, #16]
 80029cc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	f003 0303 	and.w	r3, r3, #3
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d123      	bne.n	8002a22 <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	08da      	lsrs	r2, r3, #3
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	3208      	adds	r2, #8
 80029e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029e6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	009b      	lsls	r3, r3, #2
 80029f0:	220f      	movs	r2, #15
 80029f2:	fa02 f303 	lsl.w	r3, r2, r3
 80029f6:	43db      	mvns	r3, r3
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	4013      	ands	r3, r2
 80029fc:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	691a      	ldr	r2, [r3, #16]
 8002a02:	697b      	ldr	r3, [r7, #20]
 8002a04:	f003 0307 	and.w	r3, r3, #7
 8002a08:	009b      	lsls	r3, r3, #2
 8002a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0e:	693a      	ldr	r2, [r7, #16]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8002a14:	697b      	ldr	r3, [r7, #20]
 8002a16:	08da      	lsrs	r2, r3, #3
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	3208      	adds	r2, #8
 8002a1c:	6939      	ldr	r1, [r7, #16]
 8002a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	005b      	lsls	r3, r3, #1
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a32:	43db      	mvns	r3, r3
 8002a34:	693a      	ldr	r2, [r7, #16]
 8002a36:	4013      	ands	r3, r2
 8002a38:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002a3a:	683b      	ldr	r3, [r7, #0]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f003 0203 	and.w	r2, r3, #3
 8002a42:	697b      	ldr	r3, [r7, #20]
 8002a44:	005b      	lsls	r3, r3, #1
 8002a46:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4a:	693a      	ldr	r2, [r7, #16]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f000 80ac 	beq.w	8002bbc <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a64:	4b5e      	ldr	r3, [pc, #376]	@ (8002be0 <HAL_GPIO_Init+0x2f8>)
 8002a66:	6a1b      	ldr	r3, [r3, #32]
 8002a68:	4a5d      	ldr	r2, [pc, #372]	@ (8002be0 <HAL_GPIO_Init+0x2f8>)
 8002a6a:	f043 0301 	orr.w	r3, r3, #1
 8002a6e:	6213      	str	r3, [r2, #32]
 8002a70:	4b5b      	ldr	r3, [pc, #364]	@ (8002be0 <HAL_GPIO_Init+0x2f8>)
 8002a72:	6a1b      	ldr	r3, [r3, #32]
 8002a74:	f003 0301 	and.w	r3, r3, #1
 8002a78:	60bb      	str	r3, [r7, #8]
 8002a7a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8002a7c:	4a59      	ldr	r2, [pc, #356]	@ (8002be4 <HAL_GPIO_Init+0x2fc>)
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	089b      	lsrs	r3, r3, #2
 8002a82:	3302      	adds	r3, #2
 8002a84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a88:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f003 0303 	and.w	r3, r3, #3
 8002a90:	009b      	lsls	r3, r3, #2
 8002a92:	220f      	movs	r2, #15
 8002a94:	fa02 f303 	lsl.w	r3, r2, r3
 8002a98:	43db      	mvns	r3, r3
 8002a9a:	693a      	ldr	r2, [r7, #16]
 8002a9c:	4013      	ands	r3, r2
 8002a9e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a51      	ldr	r2, [pc, #324]	@ (8002be8 <HAL_GPIO_Init+0x300>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d025      	beq.n	8002af4 <HAL_GPIO_Init+0x20c>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a50      	ldr	r2, [pc, #320]	@ (8002bec <HAL_GPIO_Init+0x304>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d01f      	beq.n	8002af0 <HAL_GPIO_Init+0x208>
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	4a4f      	ldr	r2, [pc, #316]	@ (8002bf0 <HAL_GPIO_Init+0x308>)
 8002ab4:	4293      	cmp	r3, r2
 8002ab6:	d019      	beq.n	8002aec <HAL_GPIO_Init+0x204>
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a4e      	ldr	r2, [pc, #312]	@ (8002bf4 <HAL_GPIO_Init+0x30c>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d013      	beq.n	8002ae8 <HAL_GPIO_Init+0x200>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	4a4d      	ldr	r2, [pc, #308]	@ (8002bf8 <HAL_GPIO_Init+0x310>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d00d      	beq.n	8002ae4 <HAL_GPIO_Init+0x1fc>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a4c      	ldr	r2, [pc, #304]	@ (8002bfc <HAL_GPIO_Init+0x314>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d007      	beq.n	8002ae0 <HAL_GPIO_Init+0x1f8>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a4b      	ldr	r2, [pc, #300]	@ (8002c00 <HAL_GPIO_Init+0x318>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_GPIO_Init+0x1f4>
 8002ad8:	2306      	movs	r3, #6
 8002ada:	e00c      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002adc:	2307      	movs	r3, #7
 8002ade:	e00a      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002ae0:	2305      	movs	r3, #5
 8002ae2:	e008      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002ae4:	2304      	movs	r3, #4
 8002ae6:	e006      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002ae8:	2303      	movs	r3, #3
 8002aea:	e004      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e002      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002af0:	2301      	movs	r3, #1
 8002af2:	e000      	b.n	8002af6 <HAL_GPIO_Init+0x20e>
 8002af4:	2300      	movs	r3, #0
 8002af6:	697a      	ldr	r2, [r7, #20]
 8002af8:	f002 0203 	and.w	r2, r2, #3
 8002afc:	0092      	lsls	r2, r2, #2
 8002afe:	4093      	lsls	r3, r2
 8002b00:	693a      	ldr	r2, [r7, #16]
 8002b02:	4313      	orrs	r3, r2
 8002b04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002b06:	4937      	ldr	r1, [pc, #220]	@ (8002be4 <HAL_GPIO_Init+0x2fc>)
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	089b      	lsrs	r3, r3, #2
 8002b0c:	3302      	adds	r3, #2
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b14:	4b3b      	ldr	r3, [pc, #236]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	43db      	mvns	r3, r3
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	4013      	ands	r3, r2
 8002b22:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b24:	683b      	ldr	r3, [r7, #0]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d003      	beq.n	8002b38 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 8002b30:	693a      	ldr	r2, [r7, #16]
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	4313      	orrs	r3, r2
 8002b36:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002b38:	4a32      	ldr	r2, [pc, #200]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b3a:	693b      	ldr	r3, [r7, #16]
 8002b3c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b3e:	4b31      	ldr	r3, [pc, #196]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b40:	68db      	ldr	r3, [r3, #12]
 8002b42:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	43db      	mvns	r3, r3
 8002b48:	693a      	ldr	r2, [r7, #16]
 8002b4a:	4013      	ands	r3, r2
 8002b4c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002b4e:	683b      	ldr	r3, [r7, #0]
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d003      	beq.n	8002b62 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8002b5a:	693a      	ldr	r2, [r7, #16]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002b62:	4a28      	ldr	r2, [pc, #160]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b64:	693b      	ldr	r3, [r7, #16]
 8002b66:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002b68:	4b26      	ldr	r3, [pc, #152]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	43db      	mvns	r3, r3
 8002b72:	693a      	ldr	r2, [r7, #16]
 8002b74:	4013      	ands	r3, r2
 8002b76:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d003      	beq.n	8002b8c <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8002b84:	693a      	ldr	r2, [r7, #16]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	4313      	orrs	r3, r2
 8002b8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002b8c:	4a1d      	ldr	r2, [pc, #116]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b8e:	693b      	ldr	r3, [r7, #16]
 8002b90:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002b92:	4b1c      	ldr	r3, [pc, #112]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	43db      	mvns	r3, r3
 8002b9c:	693a      	ldr	r2, [r7, #16]
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	4313      	orrs	r3, r2
 8002bb4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002bb6:	4a13      	ldr	r2, [pc, #76]	@ (8002c04 <HAL_GPIO_Init+0x31c>)
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bbc:	697b      	ldr	r3, [r7, #20]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	697b      	ldr	r3, [r7, #20]
 8002bc8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	f47f ae97 	bne.w	8002900 <HAL_GPIO_Init+0x18>
  }
}
 8002bd2:	bf00      	nop
 8002bd4:	bf00      	nop
 8002bd6:	371c      	adds	r7, #28
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bc80      	pop	{r7}
 8002bdc:	4770      	bx	lr
 8002bde:	bf00      	nop
 8002be0:	40023800 	.word	0x40023800
 8002be4:	40010000 	.word	0x40010000
 8002be8:	40020000 	.word	0x40020000
 8002bec:	40020400 	.word	0x40020400
 8002bf0:	40020800 	.word	0x40020800
 8002bf4:	40020c00 	.word	0x40020c00
 8002bf8:	40021000 	.word	0x40021000
 8002bfc:	40021400 	.word	0x40021400
 8002c00:	40021800 	.word	0x40021800
 8002c04:	40010400 	.word	0x40010400

08002c08 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
 8002c10:	460b      	mov	r3, r1
 8002c12:	807b      	strh	r3, [r7, #2]
 8002c14:	4613      	mov	r3, r2
 8002c16:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002c18:	787b      	ldrb	r3, [r7, #1]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d003      	beq.n	8002c26 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c1e:	887a      	ldrh	r2, [r7, #2]
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8002c24:	e003      	b.n	8002c2e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8002c26:	887b      	ldrh	r3, [r7, #2]
 8002c28:	041a      	lsls	r2, r3, #16
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	619a      	str	r2, [r3, #24]
}
 8002c2e:	bf00      	nop
 8002c30:	370c      	adds	r7, #12
 8002c32:	46bd      	mov	sp, r7
 8002c34:	bc80      	pop	{r7}
 8002c36:	4770      	bx	lr

08002c38 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b084      	sub	sp, #16
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e12b      	b.n	8002ea2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002c50:	b2db      	uxtb	r3, r3
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d106      	bne.n	8002c64 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002c5e:	6878      	ldr	r0, [r7, #4]
 8002c60:	f7fe ff22 	bl	8001aa8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	2224      	movs	r2, #36	@ 0x24
 8002c68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	681a      	ldr	r2, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f022 0201 	bic.w	r2, r2, #1
 8002c7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	681a      	ldr	r2, [r3, #0]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c9c:	f001 fe62 	bl	8004964 <HAL_RCC_GetPCLK1Freq>
 8002ca0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	4a81      	ldr	r2, [pc, #516]	@ (8002eac <HAL_I2C_Init+0x274>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d807      	bhi.n	8002cbc <HAL_I2C_Init+0x84>
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	4a80      	ldr	r2, [pc, #512]	@ (8002eb0 <HAL_I2C_Init+0x278>)
 8002cb0:	4293      	cmp	r3, r2
 8002cb2:	bf94      	ite	ls
 8002cb4:	2301      	movls	r3, #1
 8002cb6:	2300      	movhi	r3, #0
 8002cb8:	b2db      	uxtb	r3, r3
 8002cba:	e006      	b.n	8002cca <HAL_I2C_Init+0x92>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	4a7d      	ldr	r2, [pc, #500]	@ (8002eb4 <HAL_I2C_Init+0x27c>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	bf94      	ite	ls
 8002cc4:	2301      	movls	r3, #1
 8002cc6:	2300      	movhi	r3, #0
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d001      	beq.n	8002cd2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e0e7      	b.n	8002ea2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	4a78      	ldr	r2, [pc, #480]	@ (8002eb8 <HAL_I2C_Init+0x280>)
 8002cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cda:	0c9b      	lsrs	r3, r3, #18
 8002cdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	68ba      	ldr	r2, [r7, #8]
 8002cee:	430a      	orrs	r2, r1
 8002cf0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	6a1b      	ldr	r3, [r3, #32]
 8002cf8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	685b      	ldr	r3, [r3, #4]
 8002d00:	4a6a      	ldr	r2, [pc, #424]	@ (8002eac <HAL_I2C_Init+0x274>)
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d802      	bhi.n	8002d0c <HAL_I2C_Init+0xd4>
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	3301      	adds	r3, #1
 8002d0a:	e009      	b.n	8002d20 <HAL_I2C_Init+0xe8>
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002d12:	fb02 f303 	mul.w	r3, r2, r3
 8002d16:	4a69      	ldr	r2, [pc, #420]	@ (8002ebc <HAL_I2C_Init+0x284>)
 8002d18:	fba2 2303 	umull	r2, r3, r2, r3
 8002d1c:	099b      	lsrs	r3, r3, #6
 8002d1e:	3301      	adds	r3, #1
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	6812      	ldr	r2, [r2, #0]
 8002d24:	430b      	orrs	r3, r1
 8002d26:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	69db      	ldr	r3, [r3, #28]
 8002d2e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002d32:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	495c      	ldr	r1, [pc, #368]	@ (8002eac <HAL_I2C_Init+0x274>)
 8002d3c:	428b      	cmp	r3, r1
 8002d3e:	d819      	bhi.n	8002d74 <HAL_I2C_Init+0x13c>
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	1e59      	subs	r1, r3, #1
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	685b      	ldr	r3, [r3, #4]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d4e:	1c59      	adds	r1, r3, #1
 8002d50:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002d54:	400b      	ands	r3, r1
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00a      	beq.n	8002d70 <HAL_I2C_Init+0x138>
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	1e59      	subs	r1, r3, #1
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	005b      	lsls	r3, r3, #1
 8002d64:	fbb1 f3f3 	udiv	r3, r1, r3
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d6e:	e051      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002d70:	2304      	movs	r3, #4
 8002d72:	e04f      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d111      	bne.n	8002da0 <HAL_I2C_Init+0x168>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	1e58      	subs	r0, r3, #1
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6859      	ldr	r1, [r3, #4]
 8002d84:	460b      	mov	r3, r1
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	440b      	add	r3, r1
 8002d8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d8e:	3301      	adds	r3, #1
 8002d90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	bf0c      	ite	eq
 8002d98:	2301      	moveq	r3, #1
 8002d9a:	2300      	movne	r3, #0
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	e012      	b.n	8002dc6 <HAL_I2C_Init+0x18e>
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	1e58      	subs	r0, r3, #1
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6859      	ldr	r1, [r3, #4]
 8002da8:	460b      	mov	r3, r1
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	0099      	lsls	r1, r3, #2
 8002db0:	440b      	add	r3, r1
 8002db2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002db6:	3301      	adds	r3, #1
 8002db8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	bf0c      	ite	eq
 8002dc0:	2301      	moveq	r3, #1
 8002dc2:	2300      	movne	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d001      	beq.n	8002dce <HAL_I2C_Init+0x196>
 8002dca:	2301      	movs	r3, #1
 8002dcc:	e022      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d10e      	bne.n	8002df4 <HAL_I2C_Init+0x1bc>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	1e58      	subs	r0, r3, #1
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6859      	ldr	r1, [r3, #4]
 8002dde:	460b      	mov	r3, r1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	440b      	add	r3, r1
 8002de4:	fbb0 f3f3 	udiv	r3, r0, r3
 8002de8:	3301      	adds	r3, #1
 8002dea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002dee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002df2:	e00f      	b.n	8002e14 <HAL_I2C_Init+0x1dc>
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	1e58      	subs	r0, r3, #1
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6859      	ldr	r1, [r3, #4]
 8002dfc:	460b      	mov	r3, r1
 8002dfe:	009b      	lsls	r3, r3, #2
 8002e00:	440b      	add	r3, r1
 8002e02:	0099      	lsls	r1, r3, #2
 8002e04:	440b      	add	r3, r1
 8002e06:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e0a:	3301      	adds	r3, #1
 8002e0c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002e14:	6879      	ldr	r1, [r7, #4]
 8002e16:	6809      	ldr	r1, [r1, #0]
 8002e18:	4313      	orrs	r3, r2
 8002e1a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	69da      	ldr	r2, [r3, #28]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6a1b      	ldr	r3, [r3, #32]
 8002e2e:	431a      	orrs	r2, r3
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	430a      	orrs	r2, r1
 8002e36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	689b      	ldr	r3, [r3, #8]
 8002e3e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002e42:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002e46:	687a      	ldr	r2, [r7, #4]
 8002e48:	6911      	ldr	r1, [r2, #16]
 8002e4a:	687a      	ldr	r2, [r7, #4]
 8002e4c:	68d2      	ldr	r2, [r2, #12]
 8002e4e:	4311      	orrs	r1, r2
 8002e50:	687a      	ldr	r2, [r7, #4]
 8002e52:	6812      	ldr	r2, [r2, #0]
 8002e54:	430b      	orrs	r3, r1
 8002e56:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	68db      	ldr	r3, [r3, #12]
 8002e5e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	695a      	ldr	r2, [r3, #20]
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	699b      	ldr	r3, [r3, #24]
 8002e6a:	431a      	orrs	r2, r3
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	430a      	orrs	r2, r1
 8002e72:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	681a      	ldr	r2, [r3, #0]
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	f042 0201 	orr.w	r2, r2, #1
 8002e82:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2200      	movs	r2, #0
 8002e88:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2220      	movs	r2, #32
 8002e8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2200      	movs	r2, #0
 8002e96:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002ea0:	2300      	movs	r3, #0
}
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	3710      	adds	r7, #16
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	bf00      	nop
 8002eac:	000186a0 	.word	0x000186a0
 8002eb0:	001e847f 	.word	0x001e847f
 8002eb4:	003d08ff 	.word	0x003d08ff
 8002eb8:	431bde83 	.word	0x431bde83
 8002ebc:	10624dd3 	.word	0x10624dd3

08002ec0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b088      	sub	sp, #32
 8002ec4:	af02      	add	r7, sp, #8
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	607a      	str	r2, [r7, #4]
 8002eca:	461a      	mov	r2, r3
 8002ecc:	460b      	mov	r3, r1
 8002ece:	817b      	strh	r3, [r7, #10]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002ed4:	f7fe ffee 	bl	8001eb4 <HAL_GetTick>
 8002ed8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ee0:	b2db      	uxtb	r3, r3
 8002ee2:	2b20      	cmp	r3, #32
 8002ee4:	f040 80e0 	bne.w	80030a8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	9300      	str	r3, [sp, #0]
 8002eec:	2319      	movs	r3, #25
 8002eee:	2201      	movs	r2, #1
 8002ef0:	4970      	ldr	r1, [pc, #448]	@ (80030b4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002ef2:	68f8      	ldr	r0, [r7, #12]
 8002ef4:	f000 fd92 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d001      	beq.n	8002f02 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002efe:	2302      	movs	r3, #2
 8002f00:	e0d3      	b.n	80030aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d101      	bne.n	8002f10 <HAL_I2C_Master_Transmit+0x50>
 8002f0c:	2302      	movs	r3, #2
 8002f0e:	e0cc      	b.n	80030aa <HAL_I2C_Master_Transmit+0x1ea>
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	2201      	movs	r2, #1
 8002f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0301 	and.w	r3, r3, #1
 8002f22:	2b01      	cmp	r3, #1
 8002f24:	d007      	beq.n	8002f36 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	681a      	ldr	r2, [r3, #0]
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f042 0201 	orr.w	r2, r2, #1
 8002f34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	681a      	ldr	r2, [r3, #0]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	2221      	movs	r2, #33	@ 0x21
 8002f4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2210      	movs	r2, #16
 8002f52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	687a      	ldr	r2, [r7, #4]
 8002f60:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	893a      	ldrh	r2, [r7, #8]
 8002f66:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f6c:	b29a      	uxth	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	4a50      	ldr	r2, [pc, #320]	@ (80030b8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002f76:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002f78:	8979      	ldrh	r1, [r7, #10]
 8002f7a:	697b      	ldr	r3, [r7, #20]
 8002f7c:	6a3a      	ldr	r2, [r7, #32]
 8002f7e:	68f8      	ldr	r0, [r7, #12]
 8002f80:	f000 fbfc 	bl	800377c <I2C_MasterRequestWrite>
 8002f84:	4603      	mov	r3, r0
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d001      	beq.n	8002f8e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e08d      	b.n	80030aa <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002f8e:	2300      	movs	r3, #0
 8002f90:	613b      	str	r3, [r7, #16]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	695b      	ldr	r3, [r3, #20]
 8002f98:	613b      	str	r3, [r7, #16]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	613b      	str	r3, [r7, #16]
 8002fa2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002fa4:	e066      	b.n	8003074 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fa6:	697a      	ldr	r2, [r7, #20]
 8002fa8:	6a39      	ldr	r1, [r7, #32]
 8002faa:	68f8      	ldr	r0, [r7, #12]
 8002fac:	f000 fe50 	bl	8003c50 <I2C_WaitOnTXEFlagUntilTimeout>
 8002fb0:	4603      	mov	r3, r0
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d00d      	beq.n	8002fd2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fba:	2b04      	cmp	r3, #4
 8002fbc:	d107      	bne.n	8002fce <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002fcc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e06b      	b.n	80030aa <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fd6:	781a      	ldrb	r2, [r3, #0]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fde:	68fb      	ldr	r3, [r7, #12]
 8002fe0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe2:	1c5a      	adds	r2, r3, #1
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fec:	b29b      	uxth	r3, r3
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffa:	3b01      	subs	r3, #1
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	695b      	ldr	r3, [r3, #20]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b04      	cmp	r3, #4
 800300e:	d11b      	bne.n	8003048 <HAL_I2C_Master_Transmit+0x188>
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003014:	2b00      	cmp	r3, #0
 8003016:	d017      	beq.n	8003048 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800301c:	781a      	ldrb	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003028:	1c5a      	adds	r2, r3, #1
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003032:	b29b      	uxth	r3, r3
 8003034:	3b01      	subs	r3, #1
 8003036:	b29a      	uxth	r2, r3
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003040:	3b01      	subs	r3, #1
 8003042:	b29a      	uxth	r2, r3
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003048:	697a      	ldr	r2, [r7, #20]
 800304a:	6a39      	ldr	r1, [r7, #32]
 800304c:	68f8      	ldr	r0, [r7, #12]
 800304e:	f000 fe47 	bl	8003ce0 <I2C_WaitOnBTFFlagUntilTimeout>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d00d      	beq.n	8003074 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800305c:	2b04      	cmp	r3, #4
 800305e:	d107      	bne.n	8003070 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681a      	ldr	r2, [r3, #0]
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800306e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	e01a      	b.n	80030aa <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003078:	2b00      	cmp	r3, #0
 800307a:	d194      	bne.n	8002fa6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800308a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	2200      	movs	r2, #0
 80030a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80030a4:	2300      	movs	r3, #0
 80030a6:	e000      	b.n	80030aa <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80030a8:	2302      	movs	r3, #2
  }
}
 80030aa:	4618      	mov	r0, r3
 80030ac:	3718      	adds	r7, #24
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bd80      	pop	{r7, pc}
 80030b2:	bf00      	nop
 80030b4:	00100002 	.word	0x00100002
 80030b8:	ffff0000 	.word	0xffff0000

080030bc <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b08c      	sub	sp, #48	@ 0x30
 80030c0:	af02      	add	r7, sp, #8
 80030c2:	60f8      	str	r0, [r7, #12]
 80030c4:	607a      	str	r2, [r7, #4]
 80030c6:	461a      	mov	r2, r3
 80030c8:	460b      	mov	r3, r1
 80030ca:	817b      	strh	r3, [r7, #10]
 80030cc:	4613      	mov	r3, r2
 80030ce:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030d0:	f7fe fef0 	bl	8001eb4 <HAL_GetTick>
 80030d4:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030d6:	68fb      	ldr	r3, [r7, #12]
 80030d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b20      	cmp	r3, #32
 80030e0:	f040 8217 	bne.w	8003512 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e6:	9300      	str	r3, [sp, #0]
 80030e8:	2319      	movs	r3, #25
 80030ea:	2201      	movs	r2, #1
 80030ec:	497c      	ldr	r1, [pc, #496]	@ (80032e0 <HAL_I2C_Master_Receive+0x224>)
 80030ee:	68f8      	ldr	r0, [r7, #12]
 80030f0:	f000 fc94 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d001      	beq.n	80030fe <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 80030fa:	2302      	movs	r3, #2
 80030fc:	e20a      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030fe:	68fb      	ldr	r3, [r7, #12]
 8003100:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003104:	2b01      	cmp	r3, #1
 8003106:	d101      	bne.n	800310c <HAL_I2C_Master_Receive+0x50>
 8003108:	2302      	movs	r3, #2
 800310a:	e203      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2201      	movs	r2, #1
 8003110:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0301 	and.w	r3, r3, #1
 800311e:	2b01      	cmp	r3, #1
 8003120:	d007      	beq.n	8003132 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f042 0201 	orr.w	r2, r2, #1
 8003130:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	681a      	ldr	r2, [r3, #0]
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003140:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	2222      	movs	r2, #34	@ 0x22
 8003146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2210      	movs	r2, #16
 800314e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	893a      	ldrh	r2, [r7, #8]
 8003162:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003168:	b29a      	uxth	r2, r3
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	4a5c      	ldr	r2, [pc, #368]	@ (80032e4 <HAL_I2C_Master_Receive+0x228>)
 8003172:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003174:	8979      	ldrh	r1, [r7, #10]
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 fb80 	bl	8003880 <I2C_MasterRequestRead>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003186:	2301      	movs	r3, #1
 8003188:	e1c4      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800318e:	2b00      	cmp	r3, #0
 8003190:	d113      	bne.n	80031ba <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003192:	2300      	movs	r3, #0
 8003194:	623b      	str	r3, [r7, #32]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	695b      	ldr	r3, [r3, #20]
 800319c:	623b      	str	r3, [r7, #32]
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	699b      	ldr	r3, [r3, #24]
 80031a4:	623b      	str	r3, [r7, #32]
 80031a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	e198      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031be:	2b01      	cmp	r3, #1
 80031c0:	d11b      	bne.n	80031fa <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	681a      	ldr	r2, [r3, #0]
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031d2:	2300      	movs	r3, #0
 80031d4:	61fb      	str	r3, [r7, #28]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	695b      	ldr	r3, [r3, #20]
 80031dc:	61fb      	str	r3, [r7, #28]
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	61fb      	str	r3, [r7, #28]
 80031e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	681a      	ldr	r2, [r3, #0]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031f6:	601a      	str	r2, [r3, #0]
 80031f8:	e178      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d11b      	bne.n	800323a <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	681a      	ldr	r2, [r3, #0]
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003210:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	681a      	ldr	r2, [r3, #0]
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003220:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	61bb      	str	r3, [r7, #24]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	61bb      	str	r3, [r7, #24]
 8003236:	69bb      	ldr	r3, [r7, #24]
 8003238:	e158      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	681a      	ldr	r2, [r3, #0]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003248:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800324a:	2300      	movs	r3, #0
 800324c:	617b      	str	r3, [r7, #20]
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	695b      	ldr	r3, [r3, #20]
 8003254:	617b      	str	r3, [r7, #20]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	699b      	ldr	r3, [r3, #24]
 800325c:	617b      	str	r3, [r7, #20]
 800325e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003260:	e144      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003266:	2b03      	cmp	r3, #3
 8003268:	f200 80f1 	bhi.w	800344e <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003270:	2b01      	cmp	r3, #1
 8003272:	d123      	bne.n	80032bc <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003274:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003276:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003278:	68f8      	ldr	r0, [r7, #12]
 800327a:	f000 fd79 	bl	8003d70 <I2C_WaitOnRXNEFlagUntilTimeout>
 800327e:	4603      	mov	r3, r0
 8003280:	2b00      	cmp	r3, #0
 8003282:	d001      	beq.n	8003288 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8003284:	2301      	movs	r3, #1
 8003286:	e145      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	691a      	ldr	r2, [r3, #16]
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003292:	b2d2      	uxtb	r2, r2
 8003294:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329a:	1c5a      	adds	r2, r3, #1
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032a4:	3b01      	subs	r3, #1
 80032a6:	b29a      	uxth	r2, r3
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	3b01      	subs	r3, #1
 80032b4:	b29a      	uxth	r2, r3
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80032ba:	e117      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c0:	2b02      	cmp	r3, #2
 80032c2:	d14e      	bne.n	8003362 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80032c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032ca:	2200      	movs	r2, #0
 80032cc:	4906      	ldr	r1, [pc, #24]	@ (80032e8 <HAL_I2C_Master_Receive+0x22c>)
 80032ce:	68f8      	ldr	r0, [r7, #12]
 80032d0:	f000 fba4 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80032d4:	4603      	mov	r3, r0
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d008      	beq.n	80032ec <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e11a      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
 80032de:	bf00      	nop
 80032e0:	00100002 	.word	0x00100002
 80032e4:	ffff0000 	.word	0xffff0000
 80032e8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032fa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	691a      	ldr	r2, [r3, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003306:	b2d2      	uxtb	r2, r2
 8003308:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330e:	1c5a      	adds	r2, r3, #1
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003318:	3b01      	subs	r3, #1
 800331a:	b29a      	uxth	r2, r3
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003324:	b29b      	uxth	r3, r3
 8003326:	3b01      	subs	r3, #1
 8003328:	b29a      	uxth	r2, r3
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003340:	1c5a      	adds	r2, r3, #1
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800334a:	3b01      	subs	r3, #1
 800334c:	b29a      	uxth	r2, r3
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003356:	b29b      	uxth	r3, r3
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003360:	e0c4      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003364:	9300      	str	r3, [sp, #0]
 8003366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003368:	2200      	movs	r2, #0
 800336a:	496c      	ldr	r1, [pc, #432]	@ (800351c <HAL_I2C_Master_Receive+0x460>)
 800336c:	68f8      	ldr	r0, [r7, #12]
 800336e:	f000 fb55 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 8003372:	4603      	mov	r3, r0
 8003374:	2b00      	cmp	r3, #0
 8003376:	d001      	beq.n	800337c <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8003378:	2301      	movs	r3, #1
 800337a:	e0cb      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	681a      	ldr	r2, [r3, #0]
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800338a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	691a      	ldr	r2, [r3, #16]
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003396:	b2d2      	uxtb	r2, r2
 8003398:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339e:	1c5a      	adds	r2, r3, #1
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a8:	3b01      	subs	r3, #1
 80033aa:	b29a      	uxth	r2, r3
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	3b01      	subs	r3, #1
 80033b8:	b29a      	uxth	r2, r3
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80033be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033c0:	9300      	str	r3, [sp, #0]
 80033c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033c4:	2200      	movs	r2, #0
 80033c6:	4955      	ldr	r1, [pc, #340]	@ (800351c <HAL_I2C_Master_Receive+0x460>)
 80033c8:	68f8      	ldr	r0, [r7, #12]
 80033ca:	f000 fb27 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e09d      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	691a      	ldr	r2, [r3, #16]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	b2d2      	uxtb	r2, r2
 80033f4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fa:	1c5a      	adds	r2, r3, #1
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003404:	3b01      	subs	r3, #1
 8003406:	b29a      	uxth	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003410:	b29b      	uxth	r3, r3
 8003412:	3b01      	subs	r3, #1
 8003414:	b29a      	uxth	r2, r3
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	b2d2      	uxtb	r2, r2
 8003426:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003436:	3b01      	subs	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003442:	b29b      	uxth	r3, r3
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800344c:	e04e      	b.n	80034ec <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800344e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003450:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 fc8c 	bl	8003d70 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e058      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	1c5a      	adds	r2, r3, #1
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348a:	b29b      	uxth	r3, r3
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d124      	bne.n	80034ec <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	d107      	bne.n	80034ba <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034b8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f47f aeb6 	bne.w	8003262 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e000      	b.n	8003514 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003512:	2302      	movs	r3, #2
  }
}
 8003514:	4618      	mov	r0, r3
 8003516:	3728      	adds	r7, #40	@ 0x28
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	00010004 	.word	0x00010004

08003520 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003520:	b580      	push	{r7, lr}
 8003522:	b08a      	sub	sp, #40	@ 0x28
 8003524:	af02      	add	r7, sp, #8
 8003526:	60f8      	str	r0, [r7, #12]
 8003528:	607a      	str	r2, [r7, #4]
 800352a:	603b      	str	r3, [r7, #0]
 800352c:	460b      	mov	r3, r1
 800352e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003530:	f7fe fcc0 	bl	8001eb4 <HAL_GetTick>
 8003534:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8003536:	2300      	movs	r3, #0
 8003538:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003540:	b2db      	uxtb	r3, r3
 8003542:	2b20      	cmp	r3, #32
 8003544:	f040 8111 	bne.w	800376a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	9300      	str	r3, [sp, #0]
 800354c:	2319      	movs	r3, #25
 800354e:	2201      	movs	r2, #1
 8003550:	4988      	ldr	r1, [pc, #544]	@ (8003774 <HAL_I2C_IsDeviceReady+0x254>)
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	f000 fa62 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d001      	beq.n	8003562 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800355e:	2302      	movs	r3, #2
 8003560:	e104      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003568:	2b01      	cmp	r3, #1
 800356a:	d101      	bne.n	8003570 <HAL_I2C_IsDeviceReady+0x50>
 800356c:	2302      	movs	r3, #2
 800356e:	e0fd      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2201      	movs	r2, #1
 8003574:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f003 0301 	and.w	r3, r3, #1
 8003582:	2b01      	cmp	r3, #1
 8003584:	d007      	beq.n	8003596 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f042 0201 	orr.w	r2, r2, #1
 8003594:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80035a4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2224      	movs	r2, #36	@ 0x24
 80035aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2200      	movs	r2, #0
 80035b2:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	4a70      	ldr	r2, [pc, #448]	@ (8003778 <HAL_I2C_IsDeviceReady+0x258>)
 80035b8:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035c8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80035ca:	69fb      	ldr	r3, [r7, #28]
 80035cc:	9300      	str	r3, [sp, #0]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	2200      	movs	r2, #0
 80035d2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035d6:	68f8      	ldr	r0, [r7, #12]
 80035d8:	f000 fa20 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80035dc:	4603      	mov	r3, r0
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d00d      	beq.n	80035fe <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f0:	d103      	bne.n	80035fa <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035f8:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80035fa:	2303      	movs	r3, #3
 80035fc:	e0b6      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035fe:	897b      	ldrh	r3, [r7, #10]
 8003600:	b2db      	uxtb	r3, r3
 8003602:	461a      	mov	r2, r3
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800360c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800360e:	f7fe fc51 	bl	8001eb4 <HAL_GetTick>
 8003612:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	695b      	ldr	r3, [r3, #20]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b02      	cmp	r3, #2
 8003620:	bf0c      	ite	eq
 8003622:	2301      	moveq	r3, #1
 8003624:	2300      	movne	r3, #0
 8003626:	b2db      	uxtb	r3, r3
 8003628:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	695b      	ldr	r3, [r3, #20]
 8003630:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003638:	bf0c      	ite	eq
 800363a:	2301      	moveq	r3, #1
 800363c:	2300      	movne	r3, #0
 800363e:	b2db      	uxtb	r3, r3
 8003640:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003642:	e025      	b.n	8003690 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8003644:	f7fe fc36 	bl	8001eb4 <HAL_GetTick>
 8003648:	4602      	mov	r2, r0
 800364a:	69fb      	ldr	r3, [r7, #28]
 800364c:	1ad3      	subs	r3, r2, r3
 800364e:	683a      	ldr	r2, [r7, #0]
 8003650:	429a      	cmp	r2, r3
 8003652:	d302      	bcc.n	800365a <HAL_I2C_IsDeviceReady+0x13a>
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	2b00      	cmp	r3, #0
 8003658:	d103      	bne.n	8003662 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	22a0      	movs	r2, #160	@ 0xa0
 800365e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695b      	ldr	r3, [r3, #20]
 8003668:	f003 0302 	and.w	r3, r3, #2
 800366c:	2b02      	cmp	r3, #2
 800366e:	bf0c      	ite	eq
 8003670:	2301      	moveq	r3, #1
 8003672:	2300      	movne	r3, #0
 8003674:	b2db      	uxtb	r3, r3
 8003676:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003682:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003686:	bf0c      	ite	eq
 8003688:	2301      	moveq	r3, #1
 800368a:	2300      	movne	r3, #0
 800368c:	b2db      	uxtb	r3, r3
 800368e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003696:	b2db      	uxtb	r3, r3
 8003698:	2ba0      	cmp	r3, #160	@ 0xa0
 800369a:	d005      	beq.n	80036a8 <HAL_I2C_IsDeviceReady+0x188>
 800369c:	7dfb      	ldrb	r3, [r7, #23]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d102      	bne.n	80036a8 <HAL_I2C_IsDeviceReady+0x188>
 80036a2:	7dbb      	ldrb	r3, [r7, #22]
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d0cd      	beq.n	8003644 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	2220      	movs	r2, #32
 80036ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	695b      	ldr	r3, [r3, #20]
 80036b6:	f003 0302 	and.w	r3, r3, #2
 80036ba:	2b02      	cmp	r3, #2
 80036bc:	d129      	bne.n	8003712 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681a      	ldr	r2, [r3, #0]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80036cc:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036ce:	2300      	movs	r3, #0
 80036d0:	613b      	str	r3, [r7, #16]
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	695b      	ldr	r3, [r3, #20]
 80036d8:	613b      	str	r3, [r7, #16]
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	613b      	str	r3, [r7, #16]
 80036e2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80036e4:	69fb      	ldr	r3, [r7, #28]
 80036e6:	9300      	str	r3, [sp, #0]
 80036e8:	2319      	movs	r3, #25
 80036ea:	2201      	movs	r2, #1
 80036ec:	4921      	ldr	r1, [pc, #132]	@ (8003774 <HAL_I2C_IsDeviceReady+0x254>)
 80036ee:	68f8      	ldr	r0, [r7, #12]
 80036f0:	f000 f994 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80036f4:	4603      	mov	r3, r0
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d001      	beq.n	80036fe <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e036      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2220      	movs	r2, #32
 8003702:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	2200      	movs	r2, #0
 800370a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800370e:	2300      	movs	r3, #0
 8003710:	e02c      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	681a      	ldr	r2, [r3, #0]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003720:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800372a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	9300      	str	r3, [sp, #0]
 8003730:	2319      	movs	r3, #25
 8003732:	2201      	movs	r2, #1
 8003734:	490f      	ldr	r1, [pc, #60]	@ (8003774 <HAL_I2C_IsDeviceReady+0x254>)
 8003736:	68f8      	ldr	r0, [r7, #12]
 8003738:	f000 f970 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d001      	beq.n	8003746 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003742:	2301      	movs	r3, #1
 8003744:	e012      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	3301      	adds	r3, #1
 800374a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	429a      	cmp	r2, r3
 8003752:	f4ff af32 	bcc.w	80035ba <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e000      	b.n	800376c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800376a:	2302      	movs	r3, #2
  }
}
 800376c:	4618      	mov	r0, r3
 800376e:	3720      	adds	r7, #32
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}
 8003774:	00100002 	.word	0x00100002
 8003778:	ffff0000 	.word	0xffff0000

0800377c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b088      	sub	sp, #32
 8003780:	af02      	add	r7, sp, #8
 8003782:	60f8      	str	r0, [r7, #12]
 8003784:	607a      	str	r2, [r7, #4]
 8003786:	603b      	str	r3, [r7, #0]
 8003788:	460b      	mov	r3, r1
 800378a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003790:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b08      	cmp	r3, #8
 8003796:	d006      	beq.n	80037a6 <I2C_MasterRequestWrite+0x2a>
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	2b01      	cmp	r3, #1
 800379c:	d003      	beq.n	80037a6 <I2C_MasterRequestWrite+0x2a>
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80037a4:	d108      	bne.n	80037b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	681a      	ldr	r2, [r3, #0]
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	e00b      	b.n	80037d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037bc:	2b12      	cmp	r3, #18
 80037be:	d107      	bne.n	80037d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	9300      	str	r3, [sp, #0]
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	2200      	movs	r2, #0
 80037d8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037dc:	68f8      	ldr	r0, [r7, #12]
 80037de:	f000 f91d 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80037e2:	4603      	mov	r3, r0
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d00d      	beq.n	8003804 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037f6:	d103      	bne.n	8003800 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003800:	2303      	movs	r3, #3
 8003802:	e035      	b.n	8003870 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	691b      	ldr	r3, [r3, #16]
 8003808:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800380c:	d108      	bne.n	8003820 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800380e:	897b      	ldrh	r3, [r7, #10]
 8003810:	b2db      	uxtb	r3, r3
 8003812:	461a      	mov	r2, r3
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800381c:	611a      	str	r2, [r3, #16]
 800381e:	e01b      	b.n	8003858 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003820:	897b      	ldrh	r3, [r7, #10]
 8003822:	11db      	asrs	r3, r3, #7
 8003824:	b2db      	uxtb	r3, r3
 8003826:	f003 0306 	and.w	r3, r3, #6
 800382a:	b2db      	uxtb	r3, r3
 800382c:	f063 030f 	orn	r3, r3, #15
 8003830:	b2da      	uxtb	r2, r3
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	687a      	ldr	r2, [r7, #4]
 800383c:	490e      	ldr	r1, [pc, #56]	@ (8003878 <I2C_MasterRequestWrite+0xfc>)
 800383e:	68f8      	ldr	r0, [r7, #12]
 8003840:	f000 f966 	bl	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003844:	4603      	mov	r3, r0
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e010      	b.n	8003870 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800384e:	897b      	ldrh	r3, [r7, #10]
 8003850:	b2da      	uxtb	r2, r3
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	687a      	ldr	r2, [r7, #4]
 800385c:	4907      	ldr	r1, [pc, #28]	@ (800387c <I2C_MasterRequestWrite+0x100>)
 800385e:	68f8      	ldr	r0, [r7, #12]
 8003860:	f000 f956 	bl	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003864:	4603      	mov	r3, r0
 8003866:	2b00      	cmp	r3, #0
 8003868:	d001      	beq.n	800386e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	e000      	b.n	8003870 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800386e:	2300      	movs	r3, #0
}
 8003870:	4618      	mov	r0, r3
 8003872:	3718      	adds	r7, #24
 8003874:	46bd      	mov	sp, r7
 8003876:	bd80      	pop	{r7, pc}
 8003878:	00010008 	.word	0x00010008
 800387c:	00010002 	.word	0x00010002

08003880 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003880:	b580      	push	{r7, lr}
 8003882:	b088      	sub	sp, #32
 8003884:	af02      	add	r7, sp, #8
 8003886:	60f8      	str	r0, [r7, #12]
 8003888:	607a      	str	r2, [r7, #4]
 800388a:	603b      	str	r3, [r7, #0]
 800388c:	460b      	mov	r3, r1
 800388e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003894:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	681a      	ldr	r2, [r3, #0]
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80038a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2b08      	cmp	r3, #8
 80038aa:	d006      	beq.n	80038ba <I2C_MasterRequestRead+0x3a>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d003      	beq.n	80038ba <I2C_MasterRequestRead+0x3a>
 80038b2:	697b      	ldr	r3, [r7, #20]
 80038b4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80038b8:	d108      	bne.n	80038cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	681a      	ldr	r2, [r3, #0]
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038c8:	601a      	str	r2, [r3, #0]
 80038ca:	e00b      	b.n	80038e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d0:	2b11      	cmp	r3, #17
 80038d2:	d107      	bne.n	80038e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	681a      	ldr	r2, [r3, #0]
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80038e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	9300      	str	r3, [sp, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80038f0:	68f8      	ldr	r0, [r7, #12]
 80038f2:	f000 f893 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80038f6:	4603      	mov	r3, r0
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d00d      	beq.n	8003918 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003906:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800390a:	d103      	bne.n	8003914 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003912:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e079      	b.n	8003a0c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003920:	d108      	bne.n	8003934 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003922:	897b      	ldrh	r3, [r7, #10]
 8003924:	b2db      	uxtb	r3, r3
 8003926:	f043 0301 	orr.w	r3, r3, #1
 800392a:	b2da      	uxtb	r2, r3
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	611a      	str	r2, [r3, #16]
 8003932:	e05f      	b.n	80039f4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003934:	897b      	ldrh	r3, [r7, #10]
 8003936:	11db      	asrs	r3, r3, #7
 8003938:	b2db      	uxtb	r3, r3
 800393a:	f003 0306 	and.w	r3, r3, #6
 800393e:	b2db      	uxtb	r3, r3
 8003940:	f063 030f 	orn	r3, r3, #15
 8003944:	b2da      	uxtb	r2, r3
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	4930      	ldr	r1, [pc, #192]	@ (8003a14 <I2C_MasterRequestRead+0x194>)
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f8dc 	bl	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d001      	beq.n	8003962 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e054      	b.n	8003a0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003962:	897b      	ldrh	r3, [r7, #10]
 8003964:	b2da      	uxtb	r2, r3
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	687a      	ldr	r2, [r7, #4]
 8003970:	4929      	ldr	r1, [pc, #164]	@ (8003a18 <I2C_MasterRequestRead+0x198>)
 8003972:	68f8      	ldr	r0, [r7, #12]
 8003974:	f000 f8cc 	bl	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003978:	4603      	mov	r3, r0
 800397a:	2b00      	cmp	r3, #0
 800397c:	d001      	beq.n	8003982 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e044      	b.n	8003a0c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003982:	2300      	movs	r3, #0
 8003984:	613b      	str	r3, [r7, #16]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	613b      	str	r3, [r7, #16]
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	699b      	ldr	r3, [r3, #24]
 8003994:	613b      	str	r3, [r7, #16]
 8003996:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039a6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80039a8:	683b      	ldr	r3, [r7, #0]
 80039aa:	9300      	str	r3, [sp, #0]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80039b4:	68f8      	ldr	r0, [r7, #12]
 80039b6:	f000 f831 	bl	8003a1c <I2C_WaitOnFlagUntilTimeout>
 80039ba:	4603      	mov	r3, r0
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d00d      	beq.n	80039dc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039ce:	d103      	bne.n	80039d8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80039d6:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80039d8:	2303      	movs	r3, #3
 80039da:	e017      	b.n	8003a0c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80039dc:	897b      	ldrh	r3, [r7, #10]
 80039de:	11db      	asrs	r3, r3, #7
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	f003 0306 	and.w	r3, r3, #6
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	f063 030e 	orn	r3, r3, #14
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	4907      	ldr	r1, [pc, #28]	@ (8003a18 <I2C_MasterRequestRead+0x198>)
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 f888 	bl	8003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a00:	4603      	mov	r3, r0
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d001      	beq.n	8003a0a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a06:	2301      	movs	r3, #1
 8003a08:	e000      	b.n	8003a0c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a0a:	2300      	movs	r3, #0
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	3718      	adds	r7, #24
 8003a10:	46bd      	mov	sp, r7
 8003a12:	bd80      	pop	{r7, pc}
 8003a14:	00010008 	.word	0x00010008
 8003a18:	00010002 	.word	0x00010002

08003a1c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a1c:	b580      	push	{r7, lr}
 8003a1e:	b084      	sub	sp, #16
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	60f8      	str	r0, [r7, #12]
 8003a24:	60b9      	str	r1, [r7, #8]
 8003a26:	603b      	str	r3, [r7, #0]
 8003a28:	4613      	mov	r3, r2
 8003a2a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a2c:	e048      	b.n	8003ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a2e:	683b      	ldr	r3, [r7, #0]
 8003a30:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003a34:	d044      	beq.n	8003ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a36:	f7fe fa3d 	bl	8001eb4 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	1ad3      	subs	r3, r2, r3
 8003a40:	683a      	ldr	r2, [r7, #0]
 8003a42:	429a      	cmp	r2, r3
 8003a44:	d302      	bcc.n	8003a4c <I2C_WaitOnFlagUntilTimeout+0x30>
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d139      	bne.n	8003ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	0c1b      	lsrs	r3, r3, #16
 8003a50:	b2db      	uxtb	r3, r3
 8003a52:	2b01      	cmp	r3, #1
 8003a54:	d10d      	bne.n	8003a72 <I2C_WaitOnFlagUntilTimeout+0x56>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	695b      	ldr	r3, [r3, #20]
 8003a5c:	43da      	mvns	r2, r3
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	4013      	ands	r3, r2
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	bf0c      	ite	eq
 8003a68:	2301      	moveq	r3, #1
 8003a6a:	2300      	movne	r3, #0
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	461a      	mov	r2, r3
 8003a70:	e00c      	b.n	8003a8c <I2C_WaitOnFlagUntilTimeout+0x70>
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	43da      	mvns	r2, r3
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	4013      	ands	r3, r2
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	bf0c      	ite	eq
 8003a84:	2301      	moveq	r3, #1
 8003a86:	2300      	movne	r3, #0
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	461a      	mov	r2, r3
 8003a8c:	79fb      	ldrb	r3, [r7, #7]
 8003a8e:	429a      	cmp	r2, r3
 8003a90:	d116      	bne.n	8003ac0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2200      	movs	r2, #0
 8003a96:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2220      	movs	r2, #32
 8003a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aac:	f043 0220 	orr.w	r2, r3, #32
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003abc:	2301      	movs	r3, #1
 8003abe:	e023      	b.n	8003b08 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	0c1b      	lsrs	r3, r3, #16
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d10d      	bne.n	8003ae6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	695b      	ldr	r3, [r3, #20]
 8003ad0:	43da      	mvns	r2, r3
 8003ad2:	68bb      	ldr	r3, [r7, #8]
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	bf0c      	ite	eq
 8003adc:	2301      	moveq	r3, #1
 8003ade:	2300      	movne	r3, #0
 8003ae0:	b2db      	uxtb	r3, r3
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	e00c      	b.n	8003b00 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	43da      	mvns	r2, r3
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	4013      	ands	r3, r2
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	bf0c      	ite	eq
 8003af8:	2301      	moveq	r3, #1
 8003afa:	2300      	movne	r3, #0
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	461a      	mov	r2, r3
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	429a      	cmp	r2, r3
 8003b04:	d093      	beq.n	8003a2e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b06:	2300      	movs	r3, #0
}
 8003b08:	4618      	mov	r0, r3
 8003b0a:	3710      	adds	r7, #16
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	bd80      	pop	{r7, pc}

08003b10 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b10:	b580      	push	{r7, lr}
 8003b12:	b084      	sub	sp, #16
 8003b14:	af00      	add	r7, sp, #0
 8003b16:	60f8      	str	r0, [r7, #12]
 8003b18:	60b9      	str	r1, [r7, #8]
 8003b1a:	607a      	str	r2, [r7, #4]
 8003b1c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b1e:	e071      	b.n	8003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	695b      	ldr	r3, [r3, #20]
 8003b26:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b2e:	d123      	bne.n	8003b78 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003b3e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b48:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2220      	movs	r2, #32
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b64:	f043 0204 	orr.w	r2, r3, #4
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e067      	b.n	8003c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003b7e:	d041      	beq.n	8003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b80:	f7fe f998 	bl	8001eb4 <HAL_GetTick>
 8003b84:	4602      	mov	r2, r0
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	1ad3      	subs	r3, r2, r3
 8003b8a:	687a      	ldr	r2, [r7, #4]
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d302      	bcc.n	8003b96 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d136      	bne.n	8003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	0c1b      	lsrs	r3, r3, #16
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d10c      	bne.n	8003bba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	43da      	mvns	r2, r3
 8003ba8:	68bb      	ldr	r3, [r7, #8]
 8003baa:	4013      	ands	r3, r2
 8003bac:	b29b      	uxth	r3, r3
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	bf14      	ite	ne
 8003bb2:	2301      	movne	r3, #1
 8003bb4:	2300      	moveq	r3, #0
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	e00b      	b.n	8003bd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	699b      	ldr	r3, [r3, #24]
 8003bc0:	43da      	mvns	r2, r3
 8003bc2:	68bb      	ldr	r3, [r7, #8]
 8003bc4:	4013      	ands	r3, r2
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	bf14      	ite	ne
 8003bcc:	2301      	movne	r3, #1
 8003bce:	2300      	moveq	r3, #0
 8003bd0:	b2db      	uxtb	r3, r3
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d016      	beq.n	8003c04 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2200      	movs	r2, #0
 8003bda:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	2220      	movs	r2, #32
 8003be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bf0:	f043 0220 	orr.w	r2, r3, #32
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003c00:	2301      	movs	r3, #1
 8003c02:	e021      	b.n	8003c48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c04:	68bb      	ldr	r3, [r7, #8]
 8003c06:	0c1b      	lsrs	r3, r3, #16
 8003c08:	b2db      	uxtb	r3, r3
 8003c0a:	2b01      	cmp	r3, #1
 8003c0c:	d10c      	bne.n	8003c28 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	43da      	mvns	r2, r3
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	4013      	ands	r3, r2
 8003c1a:	b29b      	uxth	r3, r3
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	bf14      	ite	ne
 8003c20:	2301      	movne	r3, #1
 8003c22:	2300      	moveq	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
 8003c26:	e00b      	b.n	8003c40 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	43da      	mvns	r2, r3
 8003c30:	68bb      	ldr	r3, [r7, #8]
 8003c32:	4013      	ands	r3, r2
 8003c34:	b29b      	uxth	r3, r3
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	bf14      	ite	ne
 8003c3a:	2301      	movne	r3, #1
 8003c3c:	2300      	moveq	r3, #0
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f47f af6d 	bne.w	8003b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003c46:	2300      	movs	r3, #0
}
 8003c48:	4618      	mov	r0, r3
 8003c4a:	3710      	adds	r7, #16
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bd80      	pop	{r7, pc}

08003c50 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c50:	b580      	push	{r7, lr}
 8003c52:	b084      	sub	sp, #16
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	60f8      	str	r0, [r7, #12]
 8003c58:	60b9      	str	r1, [r7, #8]
 8003c5a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c5c:	e034      	b.n	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c5e:	68f8      	ldr	r0, [r7, #12]
 8003c60:	f000 f8e3 	bl	8003e2a <I2C_IsAcknowledgeFailed>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	e034      	b.n	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c6e:	68bb      	ldr	r3, [r7, #8]
 8003c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003c74:	d028      	beq.n	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c76:	f7fe f91d 	bl	8001eb4 <HAL_GetTick>
 8003c7a:	4602      	mov	r2, r0
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	1ad3      	subs	r3, r2, r3
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	429a      	cmp	r2, r3
 8003c84:	d302      	bcc.n	8003c8c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d11d      	bne.n	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	695b      	ldr	r3, [r3, #20]
 8003c92:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c96:	2b80      	cmp	r3, #128	@ 0x80
 8003c98:	d016      	beq.n	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2200      	movs	r2, #0
 8003c9e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	2220      	movs	r2, #32
 8003ca4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cb4:	f043 0220 	orr.w	r2, r3, #32
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e007      	b.n	8003cd8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cd2:	2b80      	cmp	r3, #128	@ 0x80
 8003cd4:	d1c3      	bne.n	8003c5e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003cd6:	2300      	movs	r3, #0
}
 8003cd8:	4618      	mov	r0, r3
 8003cda:	3710      	adds	r7, #16
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	bd80      	pop	{r7, pc}

08003ce0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b084      	sub	sp, #16
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	60f8      	str	r0, [r7, #12]
 8003ce8:	60b9      	str	r1, [r7, #8]
 8003cea:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cec:	e034      	b.n	8003d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cee:	68f8      	ldr	r0, [r7, #12]
 8003cf0:	f000 f89b 	bl	8003e2a <I2C_IsAcknowledgeFailed>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e034      	b.n	8003d68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d04:	d028      	beq.n	8003d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d06:	f7fe f8d5 	bl	8001eb4 <HAL_GetTick>
 8003d0a:	4602      	mov	r2, r0
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	1ad3      	subs	r3, r2, r3
 8003d10:	68ba      	ldr	r2, [r7, #8]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d302      	bcc.n	8003d1c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d11d      	bne.n	8003d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	695b      	ldr	r3, [r3, #20]
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b04      	cmp	r3, #4
 8003d28:	d016      	beq.n	8003d58 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	2220      	movs	r2, #32
 8003d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d44:	f043 0220 	orr.w	r2, r3, #32
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003d54:	2301      	movs	r3, #1
 8003d56:	e007      	b.n	8003d68 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	695b      	ldr	r3, [r3, #20]
 8003d5e:	f003 0304 	and.w	r3, r3, #4
 8003d62:	2b04      	cmp	r3, #4
 8003d64:	d1c3      	bne.n	8003cee <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d66:	2300      	movs	r3, #0
}
 8003d68:	4618      	mov	r0, r3
 8003d6a:	3710      	adds	r7, #16
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bd80      	pop	{r7, pc}

08003d70 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	60f8      	str	r0, [r7, #12]
 8003d78:	60b9      	str	r1, [r7, #8]
 8003d7a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d7c:	e049      	b.n	8003e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	695b      	ldr	r3, [r3, #20]
 8003d84:	f003 0310 	and.w	r3, r3, #16
 8003d88:	2b10      	cmp	r3, #16
 8003d8a:	d119      	bne.n	8003dc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f06f 0210 	mvn.w	r2, #16
 8003d94:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	2200      	movs	r2, #0
 8003d9a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	2220      	movs	r2, #32
 8003da0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2200      	movs	r2, #0
 8003da8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e030      	b.n	8003e22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dc0:	f7fe f878 	bl	8001eb4 <HAL_GetTick>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	1ad3      	subs	r3, r2, r3
 8003dca:	68ba      	ldr	r2, [r7, #8]
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	d302      	bcc.n	8003dd6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d11d      	bne.n	8003e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	695b      	ldr	r3, [r3, #20]
 8003ddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de0:	2b40      	cmp	r3, #64	@ 0x40
 8003de2:	d016      	beq.n	8003e12 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2200      	movs	r2, #0
 8003de8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2220      	movs	r2, #32
 8003dee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	2200      	movs	r2, #0
 8003df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dfe:	f043 0220 	orr.w	r2, r3, #32
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2200      	movs	r2, #0
 8003e0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e007      	b.n	8003e22 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	695b      	ldr	r3, [r3, #20]
 8003e18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003e1c:	2b40      	cmp	r3, #64	@ 0x40
 8003e1e:	d1ae      	bne.n	8003d7e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3710      	adds	r7, #16
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}

08003e2a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003e2a:	b480      	push	{r7}
 8003e2c:	b083      	sub	sp, #12
 8003e2e:	af00      	add	r7, sp, #0
 8003e30:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	695b      	ldr	r3, [r3, #20]
 8003e38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e3c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003e40:	d11b      	bne.n	8003e7a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003e4a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2220      	movs	r2, #32
 8003e56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e66:	f043 0204 	orr.w	r2, r3, #4
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e000      	b.n	8003e7c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e7a:	2300      	movs	r3, #0
}
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	370c      	adds	r7, #12
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bc80      	pop	{r7}
 8003e84:	4770      	bx	lr
	...

08003e88 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b088      	sub	sp, #32
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d101      	bne.n	8003e9a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e31d      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e9a:	4b94      	ldr	r3, [pc, #592]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003e9c:	689b      	ldr	r3, [r3, #8]
 8003e9e:	f003 030c 	and.w	r3, r3, #12
 8003ea2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003ea4:	4b91      	ldr	r3, [pc, #580]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003eac:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0301 	and.w	r3, r3, #1
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d07b      	beq.n	8003fb2 <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003eba:	69bb      	ldr	r3, [r7, #24]
 8003ebc:	2b08      	cmp	r3, #8
 8003ebe:	d006      	beq.n	8003ece <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003ec0:	69bb      	ldr	r3, [r7, #24]
 8003ec2:	2b0c      	cmp	r3, #12
 8003ec4:	d10f      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x5e>
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ecc:	d10b      	bne.n	8003ee6 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ece:	4b87      	ldr	r3, [pc, #540]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d06a      	beq.n	8003fb0 <HAL_RCC_OscConfig+0x128>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d166      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e2f7      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d106      	bne.n	8003efc <HAL_RCC_OscConfig+0x74>
 8003eee:	4b7f      	ldr	r3, [pc, #508]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a7e      	ldr	r2, [pc, #504]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003ef4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	e02d      	b.n	8003f58 <HAL_RCC_OscConfig+0xd0>
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d10c      	bne.n	8003f1e <HAL_RCC_OscConfig+0x96>
 8003f04:	4b79      	ldr	r3, [pc, #484]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	4a78      	ldr	r2, [pc, #480]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f0e:	6013      	str	r3, [r2, #0]
 8003f10:	4b76      	ldr	r3, [pc, #472]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a75      	ldr	r2, [pc, #468]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f16:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f1a:	6013      	str	r3, [r2, #0]
 8003f1c:	e01c      	b.n	8003f58 <HAL_RCC_OscConfig+0xd0>
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b05      	cmp	r3, #5
 8003f24:	d10c      	bne.n	8003f40 <HAL_RCC_OscConfig+0xb8>
 8003f26:	4b71      	ldr	r3, [pc, #452]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a70      	ldr	r2, [pc, #448]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f2c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003f30:	6013      	str	r3, [r2, #0]
 8003f32:	4b6e      	ldr	r3, [pc, #440]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a6d      	ldr	r2, [pc, #436]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f3c:	6013      	str	r3, [r2, #0]
 8003f3e:	e00b      	b.n	8003f58 <HAL_RCC_OscConfig+0xd0>
 8003f40:	4b6a      	ldr	r3, [pc, #424]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a69      	ldr	r2, [pc, #420]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f4a:	6013      	str	r3, [r2, #0]
 8003f4c:	4b67      	ldr	r3, [pc, #412]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a66      	ldr	r2, [pc, #408]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f52:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003f56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d013      	beq.n	8003f88 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f60:	f7fd ffa8 	bl	8001eb4 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f68:	f7fd ffa4 	bl	8001eb4 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b64      	cmp	r3, #100	@ 0x64
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e2ad      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003f7a:	4b5c      	ldr	r3, [pc, #368]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0xe0>
 8003f86:	e014      	b.n	8003fb2 <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f88:	f7fd ff94 	bl	8001eb4 <HAL_GetTick>
 8003f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003f8e:	e008      	b.n	8003fa2 <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003f90:	f7fd ff90 	bl	8001eb4 <HAL_GetTick>
 8003f94:	4602      	mov	r2, r0
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	1ad3      	subs	r3, r2, r3
 8003f9a:	2b64      	cmp	r3, #100	@ 0x64
 8003f9c:	d901      	bls.n	8003fa2 <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	e299      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003fa2:	4b52      	ldr	r3, [pc, #328]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d1f0      	bne.n	8003f90 <HAL_RCC_OscConfig+0x108>
 8003fae:	e000      	b.n	8003fb2 <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	f003 0302 	and.w	r3, r3, #2
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d05a      	beq.n	8004074 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	2b04      	cmp	r3, #4
 8003fc2:	d005      	beq.n	8003fd0 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fc4:	69bb      	ldr	r3, [r7, #24]
 8003fc6:	2b0c      	cmp	r3, #12
 8003fc8:	d119      	bne.n	8003ffe <HAL_RCC_OscConfig+0x176>
 8003fca:	697b      	ldr	r3, [r7, #20]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d116      	bne.n	8003ffe <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003fd0:	4b46      	ldr	r3, [pc, #280]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0302 	and.w	r3, r3, #2
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d005      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x160>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	68db      	ldr	r3, [r3, #12]
 8003fe0:	2b01      	cmp	r3, #1
 8003fe2:	d001      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e276      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fe8:	4b40      	ldr	r3, [pc, #256]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	691b      	ldr	r3, [r3, #16]
 8003ff4:	021b      	lsls	r3, r3, #8
 8003ff6:	493d      	ldr	r1, [pc, #244]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8003ff8:	4313      	orrs	r3, r2
 8003ffa:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ffc:	e03a      	b.n	8004074 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d020      	beq.n	8004048 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004006:	4b3a      	ldr	r3, [pc, #232]	@ (80040f0 <HAL_RCC_OscConfig+0x268>)
 8004008:	2201      	movs	r2, #1
 800400a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7fd ff52 	bl	8001eb4 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004014:	f7fd ff4e 	bl	8001eb4 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b02      	cmp	r3, #2
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e257      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004026:	4b31      	ldr	r3, [pc, #196]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 0302 	and.w	r3, r3, #2
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004032:	4b2e      	ldr	r3, [pc, #184]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	021b      	lsls	r3, r3, #8
 8004040:	492a      	ldr	r1, [pc, #168]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 8004042:	4313      	orrs	r3, r2
 8004044:	604b      	str	r3, [r1, #4]
 8004046:	e015      	b.n	8004074 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004048:	4b29      	ldr	r3, [pc, #164]	@ (80040f0 <HAL_RCC_OscConfig+0x268>)
 800404a:	2200      	movs	r2, #0
 800404c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800404e:	f7fd ff31 	bl	8001eb4 <HAL_GetTick>
 8004052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004054:	e008      	b.n	8004068 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004056:	f7fd ff2d 	bl	8001eb4 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d901      	bls.n	8004068 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e236      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8004068:	4b20      	ldr	r3, [pc, #128]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f003 0302 	and.w	r3, r3, #2
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f0      	bne.n	8004056 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0310 	and.w	r3, r3, #16
 800407c:	2b00      	cmp	r3, #0
 800407e:	f000 80b8 	beq.w	80041f2 <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004082:	69bb      	ldr	r3, [r7, #24]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d170      	bne.n	800416a <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004088:	4b18      	ldr	r3, [pc, #96]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004090:	2b00      	cmp	r3, #0
 8004092:	d005      	beq.n	80040a0 <HAL_RCC_OscConfig+0x218>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	699b      	ldr	r3, [r3, #24]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d101      	bne.n	80040a0 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	e21a      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6a1a      	ldr	r2, [r3, #32]
 80040a4:	4b11      	ldr	r3, [pc, #68]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d921      	bls.n	80040f4 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a1b      	ldr	r3, [r3, #32]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f000 fc7d 	bl	80049b4 <RCC_SetFlashLatencyFromMSIRange>
 80040ba:	4603      	mov	r3, r0
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d001      	beq.n	80040c4 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	e208      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040c4:	4b09      	ldr	r3, [pc, #36]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 80040c6:	685b      	ldr	r3, [r3, #4]
 80040c8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6a1b      	ldr	r3, [r3, #32]
 80040d0:	4906      	ldr	r1, [pc, #24]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 80040d2:	4313      	orrs	r3, r2
 80040d4:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80040d6:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	69db      	ldr	r3, [r3, #28]
 80040e2:	061b      	lsls	r3, r3, #24
 80040e4:	4901      	ldr	r1, [pc, #4]	@ (80040ec <HAL_RCC_OscConfig+0x264>)
 80040e6:	4313      	orrs	r3, r2
 80040e8:	604b      	str	r3, [r1, #4]
 80040ea:	e020      	b.n	800412e <HAL_RCC_OscConfig+0x2a6>
 80040ec:	40023800 	.word	0x40023800
 80040f0:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80040f4:	4b99      	ldr	r3, [pc, #612]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6a1b      	ldr	r3, [r3, #32]
 8004100:	4996      	ldr	r1, [pc, #600]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004102:	4313      	orrs	r3, r2
 8004104:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004106:	4b95      	ldr	r3, [pc, #596]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	061b      	lsls	r3, r3, #24
 8004114:	4991      	ldr	r1, [pc, #580]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004116:	4313      	orrs	r3, r2
 8004118:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a1b      	ldr	r3, [r3, #32]
 800411e:	4618      	mov	r0, r3
 8004120:	f000 fc48 	bl	80049b4 <RCC_SetFlashLatencyFromMSIRange>
 8004124:	4603      	mov	r3, r0
 8004126:	2b00      	cmp	r3, #0
 8004128:	d001      	beq.n	800412e <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e1d3      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
 8004132:	0b5b      	lsrs	r3, r3, #13
 8004134:	3301      	adds	r3, #1
 8004136:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800413a:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 800413e:	4a87      	ldr	r2, [pc, #540]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004140:	6892      	ldr	r2, [r2, #8]
 8004142:	0912      	lsrs	r2, r2, #4
 8004144:	f002 020f 	and.w	r2, r2, #15
 8004148:	4985      	ldr	r1, [pc, #532]	@ (8004360 <HAL_RCC_OscConfig+0x4d8>)
 800414a:	5c8a      	ldrb	r2, [r1, r2]
 800414c:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800414e:	4a85      	ldr	r2, [pc, #532]	@ (8004364 <HAL_RCC_OscConfig+0x4dc>)
 8004150:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004152:	4b85      	ldr	r3, [pc, #532]	@ (8004368 <HAL_RCC_OscConfig+0x4e0>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	4618      	mov	r0, r3
 8004158:	f7fd fe60 	bl	8001e1c <HAL_InitTick>
 800415c:	4603      	mov	r3, r0
 800415e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004160:	7bfb      	ldrb	r3, [r7, #15]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d045      	beq.n	80041f2 <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 8004166:	7bfb      	ldrb	r3, [r7, #15]
 8004168:	e1b5      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	699b      	ldr	r3, [r3, #24]
 800416e:	2b00      	cmp	r3, #0
 8004170:	d029      	beq.n	80041c6 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004172:	4b7e      	ldr	r3, [pc, #504]	@ (800436c <HAL_RCC_OscConfig+0x4e4>)
 8004174:	2201      	movs	r2, #1
 8004176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004178:	f7fd fe9c 	bl	8001eb4 <HAL_GetTick>
 800417c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800417e:	e008      	b.n	8004192 <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004180:	f7fd fe98 	bl	8001eb4 <HAL_GetTick>
 8004184:	4602      	mov	r2, r0
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	1ad3      	subs	r3, r2, r3
 800418a:	2b02      	cmp	r3, #2
 800418c:	d901      	bls.n	8004192 <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800418e:	2303      	movs	r3, #3
 8004190:	e1a1      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8004192:	4b72      	ldr	r3, [pc, #456]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800419a:	2b00      	cmp	r3, #0
 800419c:	d0f0      	beq.n	8004180 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800419e:	4b6f      	ldr	r3, [pc, #444]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	6a1b      	ldr	r3, [r3, #32]
 80041aa:	496c      	ldr	r1, [pc, #432]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80041ac:	4313      	orrs	r3, r2
 80041ae:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041b0:	4b6a      	ldr	r3, [pc, #424]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	f023 427f 	bic.w	r2, r3, #4278190080	@ 0xff000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	69db      	ldr	r3, [r3, #28]
 80041bc:	061b      	lsls	r3, r3, #24
 80041be:	4967      	ldr	r1, [pc, #412]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80041c0:	4313      	orrs	r3, r2
 80041c2:	604b      	str	r3, [r1, #4]
 80041c4:	e015      	b.n	80041f2 <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80041c6:	4b69      	ldr	r3, [pc, #420]	@ (800436c <HAL_RCC_OscConfig+0x4e4>)
 80041c8:	2200      	movs	r2, #0
 80041ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041cc:	f7fd fe72 	bl	8001eb4 <HAL_GetTick>
 80041d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80041d2:	e008      	b.n	80041e6 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80041d4:	f7fd fe6e 	bl	8001eb4 <HAL_GetTick>
 80041d8:	4602      	mov	r2, r0
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	1ad3      	subs	r3, r2, r3
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d901      	bls.n	80041e6 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80041e2:	2303      	movs	r3, #3
 80041e4:	e177      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80041e6:	4b5d      	ldr	r3, [pc, #372]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1f0      	bne.n	80041d4 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f003 0308 	and.w	r3, r3, #8
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d030      	beq.n	8004260 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	695b      	ldr	r3, [r3, #20]
 8004202:	2b00      	cmp	r3, #0
 8004204:	d016      	beq.n	8004234 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004206:	4b5a      	ldr	r3, [pc, #360]	@ (8004370 <HAL_RCC_OscConfig+0x4e8>)
 8004208:	2201      	movs	r2, #1
 800420a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800420c:	f7fd fe52 	bl	8001eb4 <HAL_GetTick>
 8004210:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004212:	e008      	b.n	8004226 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004214:	f7fd fe4e 	bl	8001eb4 <HAL_GetTick>
 8004218:	4602      	mov	r2, r0
 800421a:	693b      	ldr	r3, [r7, #16]
 800421c:	1ad3      	subs	r3, r2, r3
 800421e:	2b02      	cmp	r3, #2
 8004220:	d901      	bls.n	8004226 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004222:	2303      	movs	r3, #3
 8004224:	e157      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8004226:	4b4d      	ldr	r3, [pc, #308]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004228:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422a:	f003 0302 	and.w	r3, r3, #2
 800422e:	2b00      	cmp	r3, #0
 8004230:	d0f0      	beq.n	8004214 <HAL_RCC_OscConfig+0x38c>
 8004232:	e015      	b.n	8004260 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004234:	4b4e      	ldr	r3, [pc, #312]	@ (8004370 <HAL_RCC_OscConfig+0x4e8>)
 8004236:	2200      	movs	r2, #0
 8004238:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800423a:	f7fd fe3b 	bl	8001eb4 <HAL_GetTick>
 800423e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004240:	e008      	b.n	8004254 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004242:	f7fd fe37 	bl	8001eb4 <HAL_GetTick>
 8004246:	4602      	mov	r2, r0
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	2b02      	cmp	r3, #2
 800424e:	d901      	bls.n	8004254 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004250:	2303      	movs	r3, #3
 8004252:	e140      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004254:	4b41      	ldr	r3, [pc, #260]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004256:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004258:	f003 0302 	and.w	r3, r3, #2
 800425c:	2b00      	cmp	r3, #0
 800425e:	d1f0      	bne.n	8004242 <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f003 0304 	and.w	r3, r3, #4
 8004268:	2b00      	cmp	r3, #0
 800426a:	f000 80b5 	beq.w	80043d8 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 800426e:	2300      	movs	r3, #0
 8004270:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004272:	4b3a      	ldr	r3, [pc, #232]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d10d      	bne.n	800429a <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800427e:	4b37      	ldr	r3, [pc, #220]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004280:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004282:	4a36      	ldr	r2, [pc, #216]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004288:	6253      	str	r3, [r2, #36]	@ 0x24
 800428a:	4b34      	ldr	r3, [pc, #208]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 800428c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800428e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004292:	60bb      	str	r3, [r7, #8]
 8004294:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004296:	2301      	movs	r3, #1
 8004298:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800429a:	4b36      	ldr	r3, [pc, #216]	@ (8004374 <HAL_RCC_OscConfig+0x4ec>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d118      	bne.n	80042d8 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80042a6:	4b33      	ldr	r3, [pc, #204]	@ (8004374 <HAL_RCC_OscConfig+0x4ec>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a32      	ldr	r2, [pc, #200]	@ (8004374 <HAL_RCC_OscConfig+0x4ec>)
 80042ac:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042b0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80042b2:	f7fd fdff 	bl	8001eb4 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80042ba:	f7fd fdfb 	bl	8001eb4 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b64      	cmp	r3, #100	@ 0x64
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e104      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042cc:	4b29      	ldr	r3, [pc, #164]	@ (8004374 <HAL_RCC_OscConfig+0x4ec>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d0f0      	beq.n	80042ba <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d106      	bne.n	80042ee <HAL_RCC_OscConfig+0x466>
 80042e0:	4b1e      	ldr	r3, [pc, #120]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80042e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e4:	4a1d      	ldr	r2, [pc, #116]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80042e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ea:	6353      	str	r3, [r2, #52]	@ 0x34
 80042ec:	e02d      	b.n	800434a <HAL_RCC_OscConfig+0x4c2>
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	689b      	ldr	r3, [r3, #8]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d10c      	bne.n	8004310 <HAL_RCC_OscConfig+0x488>
 80042f6:	4b19      	ldr	r3, [pc, #100]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80042f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042fa:	4a18      	ldr	r2, [pc, #96]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 80042fc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004300:	6353      	str	r3, [r2, #52]	@ 0x34
 8004302:	4b16      	ldr	r3, [pc, #88]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004304:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004306:	4a15      	ldr	r2, [pc, #84]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004308:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800430c:	6353      	str	r3, [r2, #52]	@ 0x34
 800430e:	e01c      	b.n	800434a <HAL_RCC_OscConfig+0x4c2>
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	2b05      	cmp	r3, #5
 8004316:	d10c      	bne.n	8004332 <HAL_RCC_OscConfig+0x4aa>
 8004318:	4b10      	ldr	r3, [pc, #64]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 800431a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800431c:	4a0f      	ldr	r2, [pc, #60]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 800431e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004322:	6353      	str	r3, [r2, #52]	@ 0x34
 8004324:	4b0d      	ldr	r3, [pc, #52]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004326:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004328:	4a0c      	ldr	r2, [pc, #48]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 800432a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800432e:	6353      	str	r3, [r2, #52]	@ 0x34
 8004330:	e00b      	b.n	800434a <HAL_RCC_OscConfig+0x4c2>
 8004332:	4b0a      	ldr	r3, [pc, #40]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004334:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004336:	4a09      	ldr	r2, [pc, #36]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004338:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800433c:	6353      	str	r3, [r2, #52]	@ 0x34
 800433e:	4b07      	ldr	r3, [pc, #28]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004340:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004342:	4a06      	ldr	r2, [pc, #24]	@ (800435c <HAL_RCC_OscConfig+0x4d4>)
 8004344:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004348:	6353      	str	r3, [r2, #52]	@ 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d024      	beq.n	800439c <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004352:	f7fd fdaf 	bl	8001eb4 <HAL_GetTick>
 8004356:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004358:	e019      	b.n	800438e <HAL_RCC_OscConfig+0x506>
 800435a:	bf00      	nop
 800435c:	40023800 	.word	0x40023800
 8004360:	08007d34 	.word	0x08007d34
 8004364:	20000000 	.word	0x20000000
 8004368:	20000004 	.word	0x20000004
 800436c:	42470020 	.word	0x42470020
 8004370:	42470680 	.word	0x42470680
 8004374:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004378:	f7fd fd9c 	bl	8001eb4 <HAL_GetTick>
 800437c:	4602      	mov	r2, r0
 800437e:	693b      	ldr	r3, [r7, #16]
 8004380:	1ad3      	subs	r3, r2, r3
 8004382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004386:	4293      	cmp	r3, r2
 8004388:	d901      	bls.n	800438e <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 800438a:	2303      	movs	r3, #3
 800438c:	e0a3      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800438e:	4b54      	ldr	r3, [pc, #336]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 8004390:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004392:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0ee      	beq.n	8004378 <HAL_RCC_OscConfig+0x4f0>
 800439a:	e014      	b.n	80043c6 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439c:	f7fd fd8a 	bl	8001eb4 <HAL_GetTick>
 80043a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043a2:	e00a      	b.n	80043ba <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043a4:	f7fd fd86 	bl	8001eb4 <HAL_GetTick>
 80043a8:	4602      	mov	r2, r0
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	1ad3      	subs	r3, r2, r3
 80043ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d901      	bls.n	80043ba <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80043b6:	2303      	movs	r3, #3
 80043b8:	e08d      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80043ba:	4b49      	ldr	r3, [pc, #292]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 80043bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043be:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d1ee      	bne.n	80043a4 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80043c6:	7ffb      	ldrb	r3, [r7, #31]
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d105      	bne.n	80043d8 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80043cc:	4b44      	ldr	r3, [pc, #272]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 80043ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043d0:	4a43      	ldr	r2, [pc, #268]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 80043d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80043d6:	6253      	str	r3, [r2, #36]	@ 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d079      	beq.n	80044d4 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80043e0:	69bb      	ldr	r3, [r7, #24]
 80043e2:	2b0c      	cmp	r3, #12
 80043e4:	d056      	beq.n	8004494 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043ea:	2b02      	cmp	r3, #2
 80043ec:	d13b      	bne.n	8004466 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80043ee:	4b3d      	ldr	r3, [pc, #244]	@ (80044e4 <HAL_RCC_OscConfig+0x65c>)
 80043f0:	2200      	movs	r2, #0
 80043f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f4:	f7fd fd5e 	bl	8001eb4 <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80043fa:	e008      	b.n	800440e <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043fc:	f7fd fd5a 	bl	8001eb4 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	2b02      	cmp	r3, #2
 8004408:	d901      	bls.n	800440e <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 800440a:	2303      	movs	r3, #3
 800440c:	e063      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800440e:	4b34      	ldr	r3, [pc, #208]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004416:	2b00      	cmp	r3, #0
 8004418:	d1f0      	bne.n	80043fc <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800441a:	4b31      	ldr	r3, [pc, #196]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 800441c:	689b      	ldr	r3, [r3, #8]
 800441e:	f423 027d 	bic.w	r2, r3, #16580608	@ 0xfd0000
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442a:	4319      	orrs	r1, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004430:	430b      	orrs	r3, r1
 8004432:	492b      	ldr	r1, [pc, #172]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 8004434:	4313      	orrs	r3, r2
 8004436:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004438:	4b2a      	ldr	r3, [pc, #168]	@ (80044e4 <HAL_RCC_OscConfig+0x65c>)
 800443a:	2201      	movs	r2, #1
 800443c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800443e:	f7fd fd39 	bl	8001eb4 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004446:	f7fd fd35 	bl	8001eb4 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e03e      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004458:	4b21      	ldr	r3, [pc, #132]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0f0      	beq.n	8004446 <HAL_RCC_OscConfig+0x5be>
 8004464:	e036      	b.n	80044d4 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004466:	4b1f      	ldr	r3, [pc, #124]	@ (80044e4 <HAL_RCC_OscConfig+0x65c>)
 8004468:	2200      	movs	r2, #0
 800446a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800446c:	f7fd fd22 	bl	8001eb4 <HAL_GetTick>
 8004470:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004472:	e008      	b.n	8004486 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004474:	f7fd fd1e 	bl	8001eb4 <HAL_GetTick>
 8004478:	4602      	mov	r2, r0
 800447a:	693b      	ldr	r3, [r7, #16]
 800447c:	1ad3      	subs	r3, r2, r3
 800447e:	2b02      	cmp	r3, #2
 8004480:	d901      	bls.n	8004486 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 8004482:	2303      	movs	r3, #3
 8004484:	e027      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004486:	4b16      	ldr	r3, [pc, #88]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800448e:	2b00      	cmp	r3, #0
 8004490:	d1f0      	bne.n	8004474 <HAL_RCC_OscConfig+0x5ec>
 8004492:	e01f      	b.n	80044d4 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004498:	2b01      	cmp	r3, #1
 800449a:	d101      	bne.n	80044a0 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e01a      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80044a0:	4b0f      	ldr	r3, [pc, #60]	@ (80044e0 <HAL_RCC_OscConfig+0x658>)
 80044a2:	689b      	ldr	r3, [r3, #8]
 80044a4:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d10d      	bne.n	80044d0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80044be:	429a      	cmp	r2, r3
 80044c0:	d106      	bne.n	80044d0 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80044cc:	429a      	cmp	r2, r3
 80044ce:	d001      	beq.n	80044d4 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80044d0:	2301      	movs	r3, #1
 80044d2:	e000      	b.n	80044d6 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3720      	adds	r7, #32
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40023800 	.word	0x40023800
 80044e4:	42470060 	.word	0x42470060

080044e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b084      	sub	sp, #16
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d101      	bne.n	80044fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80044f8:	2301      	movs	r3, #1
 80044fa:	e11a      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80044fc:	4b8f      	ldr	r3, [pc, #572]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f003 0301 	and.w	r3, r3, #1
 8004504:	683a      	ldr	r2, [r7, #0]
 8004506:	429a      	cmp	r2, r3
 8004508:	d919      	bls.n	800453e <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	2b01      	cmp	r3, #1
 800450e:	d105      	bne.n	800451c <HAL_RCC_ClockConfig+0x34>
 8004510:	4b8a      	ldr	r3, [pc, #552]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a89      	ldr	r2, [pc, #548]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 8004516:	f043 0304 	orr.w	r3, r3, #4
 800451a:	6013      	str	r3, [r2, #0]
 800451c:	4b87      	ldr	r3, [pc, #540]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f023 0201 	bic.w	r2, r3, #1
 8004524:	4985      	ldr	r1, [pc, #532]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 8004526:	683b      	ldr	r3, [r7, #0]
 8004528:	4313      	orrs	r3, r2
 800452a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800452c:	4b83      	ldr	r3, [pc, #524]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f003 0301 	and.w	r3, r3, #1
 8004534:	683a      	ldr	r2, [r7, #0]
 8004536:	429a      	cmp	r2, r3
 8004538:	d001      	beq.n	800453e <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 800453a:	2301      	movs	r3, #1
 800453c:	e0f9      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d008      	beq.n	800455c <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800454a:	4b7d      	ldr	r3, [pc, #500]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	497a      	ldr	r1, [pc, #488]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 8004558:	4313      	orrs	r3, r2
 800455a:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f003 0301 	and.w	r3, r3, #1
 8004564:	2b00      	cmp	r3, #0
 8004566:	f000 808e 	beq.w	8004686 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d107      	bne.n	8004582 <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004572:	4b73      	ldr	r3, [pc, #460]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d121      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e0d7      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	2b03      	cmp	r3, #3
 8004588:	d107      	bne.n	800459a <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800458a:	4b6d      	ldr	r3, [pc, #436]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d115      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e0cb      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	2b01      	cmp	r3, #1
 80045a0:	d107      	bne.n	80045b2 <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80045a2:	4b67      	ldr	r3, [pc, #412]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f003 0302 	and.w	r3, r3, #2
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d109      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80045ae:	2301      	movs	r3, #1
 80045b0:	e0bf      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80045b2:	4b63      	ldr	r3, [pc, #396]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e0b7      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80045c2:	4b5f      	ldr	r3, [pc, #380]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80045c4:	689b      	ldr	r3, [r3, #8]
 80045c6:	f023 0203 	bic.w	r2, r3, #3
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	495c      	ldr	r1, [pc, #368]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80045d0:	4313      	orrs	r3, r2
 80045d2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80045d4:	f7fd fc6e 	bl	8001eb4 <HAL_GetTick>
 80045d8:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	2b02      	cmp	r3, #2
 80045e0:	d112      	bne.n	8004608 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80045e2:	e00a      	b.n	80045fa <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80045e4:	f7fd fc66 	bl	8001eb4 <HAL_GetTick>
 80045e8:	4602      	mov	r2, r0
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	1ad3      	subs	r3, r2, r3
 80045ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d901      	bls.n	80045fa <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 80045f6:	2303      	movs	r3, #3
 80045f8:	e09b      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80045fa:	4b51      	ldr	r3, [pc, #324]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 030c 	and.w	r3, r3, #12
 8004602:	2b08      	cmp	r3, #8
 8004604:	d1ee      	bne.n	80045e4 <HAL_RCC_ClockConfig+0xfc>
 8004606:	e03e      	b.n	8004686 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b03      	cmp	r3, #3
 800460e:	d112      	bne.n	8004636 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004610:	e00a      	b.n	8004628 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004612:	f7fd fc4f 	bl	8001eb4 <HAL_GetTick>
 8004616:	4602      	mov	r2, r0
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	1ad3      	subs	r3, r2, r3
 800461c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004620:	4293      	cmp	r3, r2
 8004622:	d901      	bls.n	8004628 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8004624:	2303      	movs	r3, #3
 8004626:	e084      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004628:	4b45      	ldr	r3, [pc, #276]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 030c 	and.w	r3, r3, #12
 8004630:	2b0c      	cmp	r3, #12
 8004632:	d1ee      	bne.n	8004612 <HAL_RCC_ClockConfig+0x12a>
 8004634:	e027      	b.n	8004686 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b01      	cmp	r3, #1
 800463c:	d11d      	bne.n	800467a <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800463e:	e00a      	b.n	8004656 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004640:	f7fd fc38 	bl	8001eb4 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800464e:	4293      	cmp	r3, r2
 8004650:	d901      	bls.n	8004656 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8004652:	2303      	movs	r3, #3
 8004654:	e06d      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8004656:	4b3a      	ldr	r3, [pc, #232]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	f003 030c 	and.w	r3, r3, #12
 800465e:	2b04      	cmp	r3, #4
 8004660:	d1ee      	bne.n	8004640 <HAL_RCC_ClockConfig+0x158>
 8004662:	e010      	b.n	8004686 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004664:	f7fd fc26 	bl	8001eb4 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004672:	4293      	cmp	r3, r2
 8004674:	d901      	bls.n	800467a <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8004676:	2303      	movs	r3, #3
 8004678:	e05b      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800467a:	4b31      	ldr	r3, [pc, #196]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 800467c:	689b      	ldr	r3, [r3, #8]
 800467e:	f003 030c 	and.w	r3, r3, #12
 8004682:	2b00      	cmp	r3, #0
 8004684:	d1ee      	bne.n	8004664 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004686:	4b2d      	ldr	r3, [pc, #180]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0301 	and.w	r3, r3, #1
 800468e:	683a      	ldr	r2, [r7, #0]
 8004690:	429a      	cmp	r2, r3
 8004692:	d219      	bcs.n	80046c8 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	2b01      	cmp	r3, #1
 8004698:	d105      	bne.n	80046a6 <HAL_RCC_ClockConfig+0x1be>
 800469a:	4b28      	ldr	r3, [pc, #160]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	4a27      	ldr	r2, [pc, #156]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 80046a0:	f043 0304 	orr.w	r3, r3, #4
 80046a4:	6013      	str	r3, [r2, #0]
 80046a6:	4b25      	ldr	r3, [pc, #148]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f023 0201 	bic.w	r2, r3, #1
 80046ae:	4923      	ldr	r1, [pc, #140]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	4313      	orrs	r3, r2
 80046b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046b6:	4b21      	ldr	r3, [pc, #132]	@ (800473c <HAL_RCC_ClockConfig+0x254>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	429a      	cmp	r2, r3
 80046c2:	d001      	beq.n	80046c8 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80046c4:	2301      	movs	r3, #1
 80046c6:	e034      	b.n	8004732 <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0304 	and.w	r3, r3, #4
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d008      	beq.n	80046e6 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046d4:	4b1a      	ldr	r3, [pc, #104]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	68db      	ldr	r3, [r3, #12]
 80046e0:	4917      	ldr	r1, [pc, #92]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80046e2:	4313      	orrs	r3, r2
 80046e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	f003 0308 	and.w	r3, r3, #8
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d009      	beq.n	8004706 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046f2:	4b13      	ldr	r3, [pc, #76]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	691b      	ldr	r3, [r3, #16]
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	490f      	ldr	r1, [pc, #60]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 8004702:	4313      	orrs	r3, r2
 8004704:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004706:	f000 f823 	bl	8004750 <HAL_RCC_GetSysClockFreq>
 800470a:	4602      	mov	r2, r0
 800470c:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <HAL_RCC_ClockConfig+0x258>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	091b      	lsrs	r3, r3, #4
 8004712:	f003 030f 	and.w	r3, r3, #15
 8004716:	490b      	ldr	r1, [pc, #44]	@ (8004744 <HAL_RCC_ClockConfig+0x25c>)
 8004718:	5ccb      	ldrb	r3, [r1, r3]
 800471a:	fa22 f303 	lsr.w	r3, r2, r3
 800471e:	4a0a      	ldr	r2, [pc, #40]	@ (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004722:	4b0a      	ldr	r3, [pc, #40]	@ (800474c <HAL_RCC_ClockConfig+0x264>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	4618      	mov	r0, r3
 8004728:	f7fd fb78 	bl	8001e1c <HAL_InitTick>
 800472c:	4603      	mov	r3, r0
 800472e:	72fb      	strb	r3, [r7, #11]

  return status;
 8004730:	7afb      	ldrb	r3, [r7, #11]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	40023c00 	.word	0x40023c00
 8004740:	40023800 	.word	0x40023800
 8004744:	08007d34 	.word	0x08007d34
 8004748:	20000000 	.word	0x20000000
 800474c:	20000004 	.word	0x20000004

08004750 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004754:	b092      	sub	sp, #72	@ 0x48
 8004756:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8004758:	4b79      	ldr	r3, [pc, #484]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800475a:	689b      	ldr	r3, [r3, #8]
 800475c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800475e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004760:	f003 030c 	and.w	r3, r3, #12
 8004764:	2b0c      	cmp	r3, #12
 8004766:	d00d      	beq.n	8004784 <HAL_RCC_GetSysClockFreq+0x34>
 8004768:	2b0c      	cmp	r3, #12
 800476a:	f200 80d5 	bhi.w	8004918 <HAL_RCC_GetSysClockFreq+0x1c8>
 800476e:	2b04      	cmp	r3, #4
 8004770:	d002      	beq.n	8004778 <HAL_RCC_GetSysClockFreq+0x28>
 8004772:	2b08      	cmp	r3, #8
 8004774:	d003      	beq.n	800477e <HAL_RCC_GetSysClockFreq+0x2e>
 8004776:	e0cf      	b.n	8004918 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004778:	4b72      	ldr	r3, [pc, #456]	@ (8004944 <HAL_RCC_GetSysClockFreq+0x1f4>)
 800477a:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 800477c:	e0da      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800477e:	4b72      	ldr	r3, [pc, #456]	@ (8004948 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8004780:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004782:	e0d7      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8004784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004786:	0c9b      	lsrs	r3, r3, #18
 8004788:	f003 020f 	and.w	r2, r3, #15
 800478c:	4b6f      	ldr	r3, [pc, #444]	@ (800494c <HAL_RCC_GetSysClockFreq+0x1fc>)
 800478e:	5c9b      	ldrb	r3, [r3, r2]
 8004790:	63bb      	str	r3, [r7, #56]	@ 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8004792:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004794:	0d9b      	lsrs	r3, r3, #22
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	3301      	adds	r3, #1
 800479c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800479e:	4b68      	ldr	r3, [pc, #416]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80047a0:	689b      	ldr	r3, [r3, #8]
 80047a2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d05d      	beq.n	8004866 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80047aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ac:	2200      	movs	r2, #0
 80047ae:	4618      	mov	r0, r3
 80047b0:	4611      	mov	r1, r2
 80047b2:	4604      	mov	r4, r0
 80047b4:	460d      	mov	r5, r1
 80047b6:	4622      	mov	r2, r4
 80047b8:	462b      	mov	r3, r5
 80047ba:	f04f 0000 	mov.w	r0, #0
 80047be:	f04f 0100 	mov.w	r1, #0
 80047c2:	0159      	lsls	r1, r3, #5
 80047c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047c8:	0150      	lsls	r0, r2, #5
 80047ca:	4602      	mov	r2, r0
 80047cc:	460b      	mov	r3, r1
 80047ce:	4621      	mov	r1, r4
 80047d0:	1a51      	subs	r1, r2, r1
 80047d2:	6139      	str	r1, [r7, #16]
 80047d4:	4629      	mov	r1, r5
 80047d6:	eb63 0301 	sbc.w	r3, r3, r1
 80047da:	617b      	str	r3, [r7, #20]
 80047dc:	f04f 0200 	mov.w	r2, #0
 80047e0:	f04f 0300 	mov.w	r3, #0
 80047e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047e8:	4659      	mov	r1, fp
 80047ea:	018b      	lsls	r3, r1, #6
 80047ec:	4651      	mov	r1, sl
 80047ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80047f2:	4651      	mov	r1, sl
 80047f4:	018a      	lsls	r2, r1, #6
 80047f6:	46d4      	mov	ip, sl
 80047f8:	ebb2 080c 	subs.w	r8, r2, ip
 80047fc:	4659      	mov	r1, fp
 80047fe:	eb63 0901 	sbc.w	r9, r3, r1
 8004802:	f04f 0200 	mov.w	r2, #0
 8004806:	f04f 0300 	mov.w	r3, #0
 800480a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800480e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004812:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004816:	4690      	mov	r8, r2
 8004818:	4699      	mov	r9, r3
 800481a:	4623      	mov	r3, r4
 800481c:	eb18 0303 	adds.w	r3, r8, r3
 8004820:	60bb      	str	r3, [r7, #8]
 8004822:	462b      	mov	r3, r5
 8004824:	eb49 0303 	adc.w	r3, r9, r3
 8004828:	60fb      	str	r3, [r7, #12]
 800482a:	f04f 0200 	mov.w	r2, #0
 800482e:	f04f 0300 	mov.w	r3, #0
 8004832:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004836:	4629      	mov	r1, r5
 8004838:	024b      	lsls	r3, r1, #9
 800483a:	4620      	mov	r0, r4
 800483c:	4629      	mov	r1, r5
 800483e:	4604      	mov	r4, r0
 8004840:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8004844:	4601      	mov	r1, r0
 8004846:	024a      	lsls	r2, r1, #9
 8004848:	4610      	mov	r0, r2
 800484a:	4619      	mov	r1, r3
 800484c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800484e:	2200      	movs	r2, #0
 8004850:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004852:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004854:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004858:	f7fc fc02 	bl	8001060 <__aeabi_uldivmod>
 800485c:	4602      	mov	r2, r0
 800485e:	460b      	mov	r3, r1
 8004860:	4613      	mov	r3, r2
 8004862:	647b      	str	r3, [r7, #68]	@ 0x44
 8004864:	e055      	b.n	8004912 <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8004866:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004868:	2200      	movs	r2, #0
 800486a:	623b      	str	r3, [r7, #32]
 800486c:	627a      	str	r2, [r7, #36]	@ 0x24
 800486e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004872:	4642      	mov	r2, r8
 8004874:	464b      	mov	r3, r9
 8004876:	f04f 0000 	mov.w	r0, #0
 800487a:	f04f 0100 	mov.w	r1, #0
 800487e:	0159      	lsls	r1, r3, #5
 8004880:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004884:	0150      	lsls	r0, r2, #5
 8004886:	4602      	mov	r2, r0
 8004888:	460b      	mov	r3, r1
 800488a:	46c4      	mov	ip, r8
 800488c:	ebb2 0a0c 	subs.w	sl, r2, ip
 8004890:	4640      	mov	r0, r8
 8004892:	4649      	mov	r1, r9
 8004894:	468c      	mov	ip, r1
 8004896:	eb63 0b0c 	sbc.w	fp, r3, ip
 800489a:	f04f 0200 	mov.w	r2, #0
 800489e:	f04f 0300 	mov.w	r3, #0
 80048a2:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048a6:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048aa:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048ae:	ebb2 040a 	subs.w	r4, r2, sl
 80048b2:	eb63 050b 	sbc.w	r5, r3, fp
 80048b6:	f04f 0200 	mov.w	r2, #0
 80048ba:	f04f 0300 	mov.w	r3, #0
 80048be:	00eb      	lsls	r3, r5, #3
 80048c0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048c4:	00e2      	lsls	r2, r4, #3
 80048c6:	4614      	mov	r4, r2
 80048c8:	461d      	mov	r5, r3
 80048ca:	4603      	mov	r3, r0
 80048cc:	18e3      	adds	r3, r4, r3
 80048ce:	603b      	str	r3, [r7, #0]
 80048d0:	460b      	mov	r3, r1
 80048d2:	eb45 0303 	adc.w	r3, r5, r3
 80048d6:	607b      	str	r3, [r7, #4]
 80048d8:	f04f 0200 	mov.w	r2, #0
 80048dc:	f04f 0300 	mov.w	r3, #0
 80048e0:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048e4:	4629      	mov	r1, r5
 80048e6:	028b      	lsls	r3, r1, #10
 80048e8:	4620      	mov	r0, r4
 80048ea:	4629      	mov	r1, r5
 80048ec:	4604      	mov	r4, r0
 80048ee:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 80048f2:	4601      	mov	r1, r0
 80048f4:	028a      	lsls	r2, r1, #10
 80048f6:	4610      	mov	r0, r2
 80048f8:	4619      	mov	r1, r3
 80048fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048fc:	2200      	movs	r2, #0
 80048fe:	61bb      	str	r3, [r7, #24]
 8004900:	61fa      	str	r2, [r7, #28]
 8004902:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004906:	f7fc fbab 	bl	8001060 <__aeabi_uldivmod>
 800490a:	4602      	mov	r2, r0
 800490c:	460b      	mov	r3, r1
 800490e:	4613      	mov	r3, r2
 8004910:	647b      	str	r3, [r7, #68]	@ 0x44
      }
      sysclockfreq = pllvco;
 8004912:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004914:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004916:	e00d      	b.n	8004934 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8004918:	4b09      	ldr	r3, [pc, #36]	@ (8004940 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	0b5b      	lsrs	r3, r3, #13
 800491e:	f003 0307 	and.w	r3, r3, #7
 8004922:	633b      	str	r3, [r7, #48]	@ 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8004924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004926:	3301      	adds	r3, #1
 8004928:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800492c:	fa02 f303 	lsl.w	r3, r2, r3
 8004930:	643b      	str	r3, [r7, #64]	@ 0x40
      break;
 8004932:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004934:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 8004936:	4618      	mov	r0, r3
 8004938:	3748      	adds	r7, #72	@ 0x48
 800493a:	46bd      	mov	sp, r7
 800493c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004940:	40023800 	.word	0x40023800
 8004944:	00f42400 	.word	0x00f42400
 8004948:	007a1200 	.word	0x007a1200
 800494c:	08007d28 	.word	0x08007d28

08004950 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004950:	b480      	push	{r7}
 8004952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004954:	4b02      	ldr	r3, [pc, #8]	@ (8004960 <HAL_RCC_GetHCLKFreq+0x10>)
 8004956:	681b      	ldr	r3, [r3, #0]
}
 8004958:	4618      	mov	r0, r3
 800495a:	46bd      	mov	sp, r7
 800495c:	bc80      	pop	{r7}
 800495e:	4770      	bx	lr
 8004960:	20000000 	.word	0x20000000

08004964 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004968:	f7ff fff2 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 800496c:	4602      	mov	r2, r0
 800496e:	4b05      	ldr	r3, [pc, #20]	@ (8004984 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	0a1b      	lsrs	r3, r3, #8
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	4903      	ldr	r1, [pc, #12]	@ (8004988 <HAL_RCC_GetPCLK1Freq+0x24>)
 800497a:	5ccb      	ldrb	r3, [r1, r3]
 800497c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004980:	4618      	mov	r0, r3
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40023800 	.word	0x40023800
 8004988:	08007d44 	.word	0x08007d44

0800498c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004990:	f7ff ffde 	bl	8004950 <HAL_RCC_GetHCLKFreq>
 8004994:	4602      	mov	r2, r0
 8004996:	4b05      	ldr	r3, [pc, #20]	@ (80049ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8004998:	689b      	ldr	r3, [r3, #8]
 800499a:	0adb      	lsrs	r3, r3, #11
 800499c:	f003 0307 	and.w	r3, r3, #7
 80049a0:	4903      	ldr	r1, [pc, #12]	@ (80049b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049a2:	5ccb      	ldrb	r3, [r1, r3]
 80049a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049a8:	4618      	mov	r0, r3
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40023800 	.word	0x40023800
 80049b0:	08007d44 	.word	0x08007d44

080049b4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80049b4:	b480      	push	{r7}
 80049b6:	b087      	sub	sp, #28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80049bc:	2300      	movs	r3, #0
 80049be:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80049c0:	4b29      	ldr	r3, [pc, #164]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80049c2:	689b      	ldr	r3, [r3, #8]
 80049c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d12c      	bne.n	8004a26 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80049cc:	4b26      	ldr	r3, [pc, #152]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80049ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d005      	beq.n	80049e4 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80049d8:	4b24      	ldr	r3, [pc, #144]	@ (8004a6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 80049e0:	617b      	str	r3, [r7, #20]
 80049e2:	e016      	b.n	8004a12 <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049e4:	4b20      	ldr	r3, [pc, #128]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80049e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e8:	4a1f      	ldr	r2, [pc, #124]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80049ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049ee:	6253      	str	r3, [r2, #36]	@ 0x24
 80049f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80049f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049f8:	60fb      	str	r3, [r7, #12]
 80049fa:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 80049fc:	4b1b      	ldr	r3, [pc, #108]	@ (8004a6c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f403 53c0 	and.w	r3, r3, #6144	@ 0x1800
 8004a04:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a06:	4b18      	ldr	r3, [pc, #96]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004a08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a0a:	4a17      	ldr	r2, [pc, #92]	@ (8004a68 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8004a0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a10:	6253      	str	r3, [r2, #36]	@ 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8004a12:	697b      	ldr	r3, [r7, #20]
 8004a14:	f5b3 5fc0 	cmp.w	r3, #6144	@ 0x1800
 8004a18:	d105      	bne.n	8004a26 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004a20:	d101      	bne.n	8004a26 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8004a22:	2301      	movs	r3, #1
 8004a24:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d105      	bne.n	8004a38 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8004a2c:	4b10      	ldr	r3, [pc, #64]	@ (8004a70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4a0f      	ldr	r2, [pc, #60]	@ (8004a70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a32:	f043 0304 	orr.w	r3, r3, #4
 8004a36:	6013      	str	r3, [r2, #0]
 8004a38:	4b0d      	ldr	r3, [pc, #52]	@ (8004a70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f023 0201 	bic.w	r2, r3, #1
 8004a40:	490b      	ldr	r1, [pc, #44]	@ (8004a70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a42:	693b      	ldr	r3, [r7, #16]
 8004a44:	4313      	orrs	r3, r2
 8004a46:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004a48:	4b09      	ldr	r3, [pc, #36]	@ (8004a70 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f003 0301 	and.w	r3, r3, #1
 8004a50:	693a      	ldr	r2, [r7, #16]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d001      	beq.n	8004a5a <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8004a56:	2301      	movs	r3, #1
 8004a58:	e000      	b.n	8004a5c <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8004a5a:	2300      	movs	r3, #0
}
 8004a5c:	4618      	mov	r0, r3
 8004a5e:	371c      	adds	r7, #28
 8004a60:	46bd      	mov	sp, r7
 8004a62:	bc80      	pop	{r7}
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	40023800 	.word	0x40023800
 8004a6c:	40007000 	.word	0x40007000
 8004a70:	40023c00 	.word	0x40023c00

08004a74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b082      	sub	sp, #8
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d101      	bne.n	8004a86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a82:	2301      	movs	r3, #1
 8004a84:	e042      	b.n	8004b0c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d106      	bne.n	8004aa0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2200      	movs	r2, #0
 8004a96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a9a:	6878      	ldr	r0, [r7, #4]
 8004a9c:	f7fd f848 	bl	8001b30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	2224      	movs	r2, #36	@ 0x24
 8004aa4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	68da      	ldr	r2, [r3, #12]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004ab6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004ab8:	6878      	ldr	r0, [r7, #4]
 8004aba:	f000 f971 	bl	8004da0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	691a      	ldr	r2, [r3, #16]
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004acc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	695a      	ldr	r2, [r3, #20]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004adc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68da      	ldr	r2, [r3, #12]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004aec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	2200      	movs	r2, #0
 8004af2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	2220      	movs	r2, #32
 8004af8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2220      	movs	r2, #32
 8004b00:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	2200      	movs	r2, #0
 8004b08:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004b0a:	2300      	movs	r3, #0
}
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	3708      	adds	r7, #8
 8004b10:	46bd      	mov	sp, r7
 8004b12:	bd80      	pop	{r7, pc}

08004b14 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004b14:	b580      	push	{r7, lr}
 8004b16:	b08a      	sub	sp, #40	@ 0x28
 8004b18:	af02      	add	r7, sp, #8
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	603b      	str	r3, [r7, #0]
 8004b20:	4613      	mov	r3, r2
 8004b22:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004b24:	2300      	movs	r3, #0
 8004b26:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b2e:	b2db      	uxtb	r3, r3
 8004b30:	2b20      	cmp	r3, #32
 8004b32:	d175      	bne.n	8004c20 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d002      	beq.n	8004b40 <HAL_UART_Transmit+0x2c>
 8004b3a:	88fb      	ldrh	r3, [r7, #6]
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004b40:	2301      	movs	r3, #1
 8004b42:	e06e      	b.n	8004c22 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	2200      	movs	r2, #0
 8004b48:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2221      	movs	r2, #33	@ 0x21
 8004b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004b52:	f7fd f9af 	bl	8001eb4 <HAL_GetTick>
 8004b56:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	88fa      	ldrh	r2, [r7, #6]
 8004b5c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	88fa      	ldrh	r2, [r7, #6]
 8004b62:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b6c:	d108      	bne.n	8004b80 <HAL_UART_Transmit+0x6c>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d104      	bne.n	8004b80 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004b76:	2300      	movs	r3, #0
 8004b78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	61bb      	str	r3, [r7, #24]
 8004b7e:	e003      	b.n	8004b88 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004b80:	68bb      	ldr	r3, [r7, #8]
 8004b82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b84:	2300      	movs	r3, #0
 8004b86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004b88:	e02e      	b.n	8004be8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	697b      	ldr	r3, [r7, #20]
 8004b90:	2200      	movs	r2, #0
 8004b92:	2180      	movs	r1, #128	@ 0x80
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 f848 	bl	8004c2a <UART_WaitOnFlagUntilTimeout>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d005      	beq.n	8004bac <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004ba8:	2303      	movs	r3, #3
 8004baa:	e03a      	b.n	8004c22 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d10b      	bne.n	8004bca <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004bb2:	69bb      	ldr	r3, [r7, #24]
 8004bb4:	881b      	ldrh	r3, [r3, #0]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004bc0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004bc2:	69bb      	ldr	r3, [r7, #24]
 8004bc4:	3302      	adds	r3, #2
 8004bc6:	61bb      	str	r3, [r7, #24]
 8004bc8:	e007      	b.n	8004bda <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	781a      	ldrb	r2, [r3, #0]
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	3301      	adds	r3, #1
 8004bd8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bde:	b29b      	uxth	r3, r3
 8004be0:	3b01      	subs	r3, #1
 8004be2:	b29a      	uxth	r2, r3
 8004be4:	68fb      	ldr	r3, [r7, #12]
 8004be6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004bec:	b29b      	uxth	r3, r3
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d1cb      	bne.n	8004b8a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	9300      	str	r3, [sp, #0]
 8004bf6:	697b      	ldr	r3, [r7, #20]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	2140      	movs	r1, #64	@ 0x40
 8004bfc:	68f8      	ldr	r0, [r7, #12]
 8004bfe:	f000 f814 	bl	8004c2a <UART_WaitOnFlagUntilTimeout>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d005      	beq.n	8004c14 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2220      	movs	r2, #32
 8004c0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004c10:	2303      	movs	r3, #3
 8004c12:	e006      	b.n	8004c22 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	e000      	b.n	8004c22 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004c20:	2302      	movs	r3, #2
  }
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3720      	adds	r7, #32
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}

08004c2a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b086      	sub	sp, #24
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	603b      	str	r3, [r7, #0]
 8004c36:	4613      	mov	r3, r2
 8004c38:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c3a:	e03b      	b.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004c42:	d037      	beq.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c44:	f7fd f936 	bl	8001eb4 <HAL_GetTick>
 8004c48:	4602      	mov	r2, r0
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	6a3a      	ldr	r2, [r7, #32]
 8004c50:	429a      	cmp	r2, r3
 8004c52:	d302      	bcc.n	8004c5a <UART_WaitOnFlagUntilTimeout+0x30>
 8004c54:	6a3b      	ldr	r3, [r7, #32]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d101      	bne.n	8004c5e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004c5a:	2303      	movs	r3, #3
 8004c5c:	e03a      	b.n	8004cd4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	68db      	ldr	r3, [r3, #12]
 8004c64:	f003 0304 	and.w	r3, r3, #4
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d023      	beq.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	2b80      	cmp	r3, #128	@ 0x80
 8004c70:	d020      	beq.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	2b40      	cmp	r3, #64	@ 0x40
 8004c76:	d01d      	beq.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	f003 0308 	and.w	r3, r3, #8
 8004c82:	2b08      	cmp	r3, #8
 8004c84:	d116      	bne.n	8004cb4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c86:	2300      	movs	r3, #0
 8004c88:	617b      	str	r3, [r7, #20]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	617b      	str	r3, [r7, #20]
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	617b      	str	r3, [r7, #20]
 8004c9a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c9c:	68f8      	ldr	r0, [r7, #12]
 8004c9e:	f000 f81d 	bl	8004cdc <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	2208      	movs	r2, #8
 8004ca6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	2200      	movs	r2, #0
 8004cac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004cb0:	2301      	movs	r3, #1
 8004cb2:	e00f      	b.n	8004cd4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	681a      	ldr	r2, [r3, #0]
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	bf0c      	ite	eq
 8004cc4:	2301      	moveq	r3, #1
 8004cc6:	2300      	movne	r3, #0
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	461a      	mov	r2, r3
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	429a      	cmp	r2, r3
 8004cd0:	d0b4      	beq.n	8004c3c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	3718      	adds	r7, #24
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bd80      	pop	{r7, pc}

08004cdc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b095      	sub	sp, #84	@ 0x54
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	330c      	adds	r3, #12
 8004cea:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004cee:	e853 3f00 	ldrex	r3, [r3]
 8004cf2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	330c      	adds	r3, #12
 8004d02:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004d04:	643a      	str	r2, [r7, #64]	@ 0x40
 8004d06:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d08:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004d0a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004d0c:	e841 2300 	strex	r3, r2, [r1]
 8004d10:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d1e5      	bne.n	8004ce4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	3314      	adds	r3, #20
 8004d1e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d20:	6a3b      	ldr	r3, [r7, #32]
 8004d22:	e853 3f00 	ldrex	r3, [r3]
 8004d26:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d28:	69fb      	ldr	r3, [r7, #28]
 8004d2a:	f023 0301 	bic.w	r3, r3, #1
 8004d2e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	3314      	adds	r3, #20
 8004d36:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004d38:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004d3a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d3c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004d40:	e841 2300 	strex	r3, r2, [r1]
 8004d44:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d1e5      	bne.n	8004d18 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d119      	bne.n	8004d88 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	330c      	adds	r3, #12
 8004d5a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	e853 3f00 	ldrex	r3, [r3]
 8004d62:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d64:	68bb      	ldr	r3, [r7, #8]
 8004d66:	f023 0310 	bic.w	r3, r3, #16
 8004d6a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	330c      	adds	r3, #12
 8004d72:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d74:	61ba      	str	r2, [r7, #24]
 8004d76:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d78:	6979      	ldr	r1, [r7, #20]
 8004d7a:	69ba      	ldr	r2, [r7, #24]
 8004d7c:	e841 2300 	strex	r3, r2, [r1]
 8004d80:	613b      	str	r3, [r7, #16]
   return(result);
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d1e5      	bne.n	8004d54 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2220      	movs	r2, #32
 8004d8c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2200      	movs	r2, #0
 8004d94:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004d96:	bf00      	nop
 8004d98:	3754      	adds	r7, #84	@ 0x54
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr

08004da0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	430a      	orrs	r2, r1
 8004dbc:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	689a      	ldr	r2, [r3, #8]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	691b      	ldr	r3, [r3, #16]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	695b      	ldr	r3, [r3, #20]
 8004dcc:	431a      	orrs	r2, r3
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	69db      	ldr	r3, [r3, #28]
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004de0:	f023 030c 	bic.w	r3, r3, #12
 8004de4:	687a      	ldr	r2, [r7, #4]
 8004de6:	6812      	ldr	r2, [r2, #0]
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	430b      	orrs	r3, r1
 8004dec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	695b      	ldr	r3, [r3, #20]
 8004df4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699a      	ldr	r2, [r3, #24]
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	430a      	orrs	r2, r1
 8004e02:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	4a55      	ldr	r2, [pc, #340]	@ (8004f60 <UART_SetConfig+0x1c0>)
 8004e0a:	4293      	cmp	r3, r2
 8004e0c:	d103      	bne.n	8004e16 <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004e0e:	f7ff fdbd 	bl	800498c <HAL_RCC_GetPCLK2Freq>
 8004e12:	60f8      	str	r0, [r7, #12]
 8004e14:	e002      	b.n	8004e1c <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004e16:	f7ff fda5 	bl	8004964 <HAL_RCC_GetPCLK1Freq>
 8004e1a:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	69db      	ldr	r3, [r3, #28]
 8004e20:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e24:	d14c      	bne.n	8004ec0 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004e26:	68fa      	ldr	r2, [r7, #12]
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	009a      	lsls	r2, r3, #2
 8004e30:	441a      	add	r2, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	685b      	ldr	r3, [r3, #4]
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e3c:	4a49      	ldr	r2, [pc, #292]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004e42:	095b      	lsrs	r3, r3, #5
 8004e44:	0119      	lsls	r1, r3, #4
 8004e46:	68fa      	ldr	r2, [r7, #12]
 8004e48:	4613      	mov	r3, r2
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	009a      	lsls	r2, r3, #2
 8004e50:	441a      	add	r2, r3
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	005b      	lsls	r3, r3, #1
 8004e58:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e5c:	4b41      	ldr	r3, [pc, #260]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004e5e:	fba3 0302 	umull	r0, r3, r3, r2
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	2064      	movs	r0, #100	@ 0x64
 8004e66:	fb00 f303 	mul.w	r3, r0, r3
 8004e6a:	1ad3      	subs	r3, r2, r3
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	3332      	adds	r3, #50	@ 0x32
 8004e70:	4a3c      	ldr	r2, [pc, #240]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	005b      	lsls	r3, r3, #1
 8004e7a:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004e7e:	4419      	add	r1, r3
 8004e80:	68fa      	ldr	r2, [r7, #12]
 8004e82:	4613      	mov	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	4413      	add	r3, r2
 8004e88:	009a      	lsls	r2, r3, #2
 8004e8a:	441a      	add	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	685b      	ldr	r3, [r3, #4]
 8004e90:	005b      	lsls	r3, r3, #1
 8004e92:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e96:	4b33      	ldr	r3, [pc, #204]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004e98:	fba3 0302 	umull	r0, r3, r3, r2
 8004e9c:	095b      	lsrs	r3, r3, #5
 8004e9e:	2064      	movs	r0, #100	@ 0x64
 8004ea0:	fb00 f303 	mul.w	r3, r0, r3
 8004ea4:	1ad3      	subs	r3, r2, r3
 8004ea6:	00db      	lsls	r3, r3, #3
 8004ea8:	3332      	adds	r3, #50	@ 0x32
 8004eaa:	4a2e      	ldr	r2, [pc, #184]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004eac:	fba2 2303 	umull	r2, r3, r2, r3
 8004eb0:	095b      	lsrs	r3, r3, #5
 8004eb2:	f003 0207 	and.w	r2, r3, #7
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	440a      	add	r2, r1
 8004ebc:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004ebe:	e04a      	b.n	8004f56 <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	4413      	add	r3, r2
 8004ec8:	009a      	lsls	r2, r3, #2
 8004eca:	441a      	add	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	685b      	ldr	r3, [r3, #4]
 8004ed0:	009b      	lsls	r3, r3, #2
 8004ed2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed6:	4a23      	ldr	r2, [pc, #140]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004ed8:	fba2 2303 	umull	r2, r3, r2, r3
 8004edc:	095b      	lsrs	r3, r3, #5
 8004ede:	0119      	lsls	r1, r3, #4
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	009a      	lsls	r2, r3, #2
 8004eea:	441a      	add	r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	685b      	ldr	r3, [r3, #4]
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ef6:	4b1b      	ldr	r3, [pc, #108]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004ef8:	fba3 0302 	umull	r0, r3, r3, r2
 8004efc:	095b      	lsrs	r3, r3, #5
 8004efe:	2064      	movs	r0, #100	@ 0x64
 8004f00:	fb00 f303 	mul.w	r3, r0, r3
 8004f04:	1ad3      	subs	r3, r2, r3
 8004f06:	011b      	lsls	r3, r3, #4
 8004f08:	3332      	adds	r3, #50	@ 0x32
 8004f0a:	4a16      	ldr	r2, [pc, #88]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004f0c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f10:	095b      	lsrs	r3, r3, #5
 8004f12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004f16:	4419      	add	r1, r3
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	4613      	mov	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	4413      	add	r3, r2
 8004f20:	009a      	lsls	r2, r3, #2
 8004f22:	441a      	add	r2, r3
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685b      	ldr	r3, [r3, #4]
 8004f28:	009b      	lsls	r3, r3, #2
 8004f2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004f30:	fba3 0302 	umull	r0, r3, r3, r2
 8004f34:	095b      	lsrs	r3, r3, #5
 8004f36:	2064      	movs	r0, #100	@ 0x64
 8004f38:	fb00 f303 	mul.w	r3, r0, r3
 8004f3c:	1ad3      	subs	r3, r2, r3
 8004f3e:	011b      	lsls	r3, r3, #4
 8004f40:	3332      	adds	r3, #50	@ 0x32
 8004f42:	4a08      	ldr	r2, [pc, #32]	@ (8004f64 <UART_SetConfig+0x1c4>)
 8004f44:	fba2 2303 	umull	r2, r3, r2, r3
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	f003 020f 	and.w	r2, r3, #15
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	440a      	add	r2, r1
 8004f54:	609a      	str	r2, [r3, #8]
}
 8004f56:	bf00      	nop
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	40013800 	.word	0x40013800
 8004f64:	51eb851f 	.word	0x51eb851f

08004f68 <__cvt>:
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f6e:	461d      	mov	r5, r3
 8004f70:	bfbb      	ittet	lt
 8004f72:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8004f76:	461d      	movlt	r5, r3
 8004f78:	2300      	movge	r3, #0
 8004f7a:	232d      	movlt	r3, #45	@ 0x2d
 8004f7c:	b088      	sub	sp, #32
 8004f7e:	4614      	mov	r4, r2
 8004f80:	bfb8      	it	lt
 8004f82:	4614      	movlt	r4, r2
 8004f84:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8004f86:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8004f88:	7013      	strb	r3, [r2, #0]
 8004f8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8004f8c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8004f90:	f023 0820 	bic.w	r8, r3, #32
 8004f94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004f98:	d005      	beq.n	8004fa6 <__cvt+0x3e>
 8004f9a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004f9e:	d100      	bne.n	8004fa2 <__cvt+0x3a>
 8004fa0:	3601      	adds	r6, #1
 8004fa2:	2302      	movs	r3, #2
 8004fa4:	e000      	b.n	8004fa8 <__cvt+0x40>
 8004fa6:	2303      	movs	r3, #3
 8004fa8:	aa07      	add	r2, sp, #28
 8004faa:	9204      	str	r2, [sp, #16]
 8004fac:	aa06      	add	r2, sp, #24
 8004fae:	e9cd a202 	strd	sl, r2, [sp, #8]
 8004fb2:	e9cd 3600 	strd	r3, r6, [sp]
 8004fb6:	4622      	mov	r2, r4
 8004fb8:	462b      	mov	r3, r5
 8004fba:	f000 fe81 	bl	8005cc0 <_dtoa_r>
 8004fbe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004fc2:	4607      	mov	r7, r0
 8004fc4:	d119      	bne.n	8004ffa <__cvt+0x92>
 8004fc6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004fc8:	07db      	lsls	r3, r3, #31
 8004fca:	d50e      	bpl.n	8004fea <__cvt+0x82>
 8004fcc:	eb00 0906 	add.w	r9, r0, r6
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	4620      	mov	r0, r4
 8004fd6:	4629      	mov	r1, r5
 8004fd8:	f7fb fcfe 	bl	80009d8 <__aeabi_dcmpeq>
 8004fdc:	b108      	cbz	r0, 8004fe2 <__cvt+0x7a>
 8004fde:	f8cd 901c 	str.w	r9, [sp, #28]
 8004fe2:	2230      	movs	r2, #48	@ 0x30
 8004fe4:	9b07      	ldr	r3, [sp, #28]
 8004fe6:	454b      	cmp	r3, r9
 8004fe8:	d31e      	bcc.n	8005028 <__cvt+0xc0>
 8004fea:	4638      	mov	r0, r7
 8004fec:	9b07      	ldr	r3, [sp, #28]
 8004fee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004ff0:	1bdb      	subs	r3, r3, r7
 8004ff2:	6013      	str	r3, [r2, #0]
 8004ff4:	b008      	add	sp, #32
 8004ff6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ffa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004ffe:	eb00 0906 	add.w	r9, r0, r6
 8005002:	d1e5      	bne.n	8004fd0 <__cvt+0x68>
 8005004:	7803      	ldrb	r3, [r0, #0]
 8005006:	2b30      	cmp	r3, #48	@ 0x30
 8005008:	d10a      	bne.n	8005020 <__cvt+0xb8>
 800500a:	2200      	movs	r2, #0
 800500c:	2300      	movs	r3, #0
 800500e:	4620      	mov	r0, r4
 8005010:	4629      	mov	r1, r5
 8005012:	f7fb fce1 	bl	80009d8 <__aeabi_dcmpeq>
 8005016:	b918      	cbnz	r0, 8005020 <__cvt+0xb8>
 8005018:	f1c6 0601 	rsb	r6, r6, #1
 800501c:	f8ca 6000 	str.w	r6, [sl]
 8005020:	f8da 3000 	ldr.w	r3, [sl]
 8005024:	4499      	add	r9, r3
 8005026:	e7d3      	b.n	8004fd0 <__cvt+0x68>
 8005028:	1c59      	adds	r1, r3, #1
 800502a:	9107      	str	r1, [sp, #28]
 800502c:	701a      	strb	r2, [r3, #0]
 800502e:	e7d9      	b.n	8004fe4 <__cvt+0x7c>

08005030 <__exponent>:
 8005030:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005032:	2900      	cmp	r1, #0
 8005034:	bfb6      	itet	lt
 8005036:	232d      	movlt	r3, #45	@ 0x2d
 8005038:	232b      	movge	r3, #43	@ 0x2b
 800503a:	4249      	neglt	r1, r1
 800503c:	2909      	cmp	r1, #9
 800503e:	7002      	strb	r2, [r0, #0]
 8005040:	7043      	strb	r3, [r0, #1]
 8005042:	dd29      	ble.n	8005098 <__exponent+0x68>
 8005044:	f10d 0307 	add.w	r3, sp, #7
 8005048:	461d      	mov	r5, r3
 800504a:	270a      	movs	r7, #10
 800504c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005050:	461a      	mov	r2, r3
 8005052:	fb07 1416 	mls	r4, r7, r6, r1
 8005056:	3430      	adds	r4, #48	@ 0x30
 8005058:	f802 4c01 	strb.w	r4, [r2, #-1]
 800505c:	460c      	mov	r4, r1
 800505e:	2c63      	cmp	r4, #99	@ 0x63
 8005060:	4631      	mov	r1, r6
 8005062:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8005066:	dcf1      	bgt.n	800504c <__exponent+0x1c>
 8005068:	3130      	adds	r1, #48	@ 0x30
 800506a:	1e94      	subs	r4, r2, #2
 800506c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005070:	4623      	mov	r3, r4
 8005072:	1c41      	adds	r1, r0, #1
 8005074:	42ab      	cmp	r3, r5
 8005076:	d30a      	bcc.n	800508e <__exponent+0x5e>
 8005078:	f10d 0309 	add.w	r3, sp, #9
 800507c:	1a9b      	subs	r3, r3, r2
 800507e:	42ac      	cmp	r4, r5
 8005080:	bf88      	it	hi
 8005082:	2300      	movhi	r3, #0
 8005084:	3302      	adds	r3, #2
 8005086:	4403      	add	r3, r0
 8005088:	1a18      	subs	r0, r3, r0
 800508a:	b003      	add	sp, #12
 800508c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800508e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005092:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005096:	e7ed      	b.n	8005074 <__exponent+0x44>
 8005098:	2330      	movs	r3, #48	@ 0x30
 800509a:	3130      	adds	r1, #48	@ 0x30
 800509c:	7083      	strb	r3, [r0, #2]
 800509e:	70c1      	strb	r1, [r0, #3]
 80050a0:	1d03      	adds	r3, r0, #4
 80050a2:	e7f1      	b.n	8005088 <__exponent+0x58>

080050a4 <_printf_float>:
 80050a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a8:	b091      	sub	sp, #68	@ 0x44
 80050aa:	460c      	mov	r4, r1
 80050ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80050b0:	4616      	mov	r6, r2
 80050b2:	461f      	mov	r7, r3
 80050b4:	4605      	mov	r5, r0
 80050b6:	f000 fcf3 	bl	8005aa0 <_localeconv_r>
 80050ba:	6803      	ldr	r3, [r0, #0]
 80050bc:	4618      	mov	r0, r3
 80050be:	9308      	str	r3, [sp, #32]
 80050c0:	f7fb f85e 	bl	8000180 <strlen>
 80050c4:	2300      	movs	r3, #0
 80050c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80050c8:	f8d8 3000 	ldr.w	r3, [r8]
 80050cc:	9009      	str	r0, [sp, #36]	@ 0x24
 80050ce:	3307      	adds	r3, #7
 80050d0:	f023 0307 	bic.w	r3, r3, #7
 80050d4:	f103 0208 	add.w	r2, r3, #8
 80050d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80050dc:	f8d4 b000 	ldr.w	fp, [r4]
 80050e0:	f8c8 2000 	str.w	r2, [r8]
 80050e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80050e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80050ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80050ee:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80050f2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80050f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80050fa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80050fe:	4b9c      	ldr	r3, [pc, #624]	@ (8005370 <_printf_float+0x2cc>)
 8005100:	f7fb fc9c 	bl	8000a3c <__aeabi_dcmpun>
 8005104:	bb70      	cbnz	r0, 8005164 <_printf_float+0xc0>
 8005106:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800510a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800510e:	4b98      	ldr	r3, [pc, #608]	@ (8005370 <_printf_float+0x2cc>)
 8005110:	f7fb fc76 	bl	8000a00 <__aeabi_dcmple>
 8005114:	bb30      	cbnz	r0, 8005164 <_printf_float+0xc0>
 8005116:	2200      	movs	r2, #0
 8005118:	2300      	movs	r3, #0
 800511a:	4640      	mov	r0, r8
 800511c:	4649      	mov	r1, r9
 800511e:	f7fb fc65 	bl	80009ec <__aeabi_dcmplt>
 8005122:	b110      	cbz	r0, 800512a <_printf_float+0x86>
 8005124:	232d      	movs	r3, #45	@ 0x2d
 8005126:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800512a:	4a92      	ldr	r2, [pc, #584]	@ (8005374 <_printf_float+0x2d0>)
 800512c:	4b92      	ldr	r3, [pc, #584]	@ (8005378 <_printf_float+0x2d4>)
 800512e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005132:	bf8c      	ite	hi
 8005134:	4690      	movhi	r8, r2
 8005136:	4698      	movls	r8, r3
 8005138:	2303      	movs	r3, #3
 800513a:	f04f 0900 	mov.w	r9, #0
 800513e:	6123      	str	r3, [r4, #16]
 8005140:	f02b 0304 	bic.w	r3, fp, #4
 8005144:	6023      	str	r3, [r4, #0]
 8005146:	4633      	mov	r3, r6
 8005148:	4621      	mov	r1, r4
 800514a:	4628      	mov	r0, r5
 800514c:	9700      	str	r7, [sp, #0]
 800514e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005150:	f000 f9d4 	bl	80054fc <_printf_common>
 8005154:	3001      	adds	r0, #1
 8005156:	f040 8090 	bne.w	800527a <_printf_float+0x1d6>
 800515a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800515e:	b011      	add	sp, #68	@ 0x44
 8005160:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005164:	4642      	mov	r2, r8
 8005166:	464b      	mov	r3, r9
 8005168:	4640      	mov	r0, r8
 800516a:	4649      	mov	r1, r9
 800516c:	f7fb fc66 	bl	8000a3c <__aeabi_dcmpun>
 8005170:	b148      	cbz	r0, 8005186 <_printf_float+0xe2>
 8005172:	464b      	mov	r3, r9
 8005174:	2b00      	cmp	r3, #0
 8005176:	bfb8      	it	lt
 8005178:	232d      	movlt	r3, #45	@ 0x2d
 800517a:	4a80      	ldr	r2, [pc, #512]	@ (800537c <_printf_float+0x2d8>)
 800517c:	bfb8      	it	lt
 800517e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005182:	4b7f      	ldr	r3, [pc, #508]	@ (8005380 <_printf_float+0x2dc>)
 8005184:	e7d3      	b.n	800512e <_printf_float+0x8a>
 8005186:	6863      	ldr	r3, [r4, #4]
 8005188:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800518c:	1c5a      	adds	r2, r3, #1
 800518e:	d13f      	bne.n	8005210 <_printf_float+0x16c>
 8005190:	2306      	movs	r3, #6
 8005192:	6063      	str	r3, [r4, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800519a:	6023      	str	r3, [r4, #0]
 800519c:	9206      	str	r2, [sp, #24]
 800519e:	aa0e      	add	r2, sp, #56	@ 0x38
 80051a0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80051a4:	aa0d      	add	r2, sp, #52	@ 0x34
 80051a6:	9203      	str	r2, [sp, #12]
 80051a8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80051ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80051b0:	6863      	ldr	r3, [r4, #4]
 80051b2:	4642      	mov	r2, r8
 80051b4:	9300      	str	r3, [sp, #0]
 80051b6:	4628      	mov	r0, r5
 80051b8:	464b      	mov	r3, r9
 80051ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80051bc:	f7ff fed4 	bl	8004f68 <__cvt>
 80051c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80051c2:	4680      	mov	r8, r0
 80051c4:	2947      	cmp	r1, #71	@ 0x47
 80051c6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80051c8:	d128      	bne.n	800521c <_printf_float+0x178>
 80051ca:	1cc8      	adds	r0, r1, #3
 80051cc:	db02      	blt.n	80051d4 <_printf_float+0x130>
 80051ce:	6863      	ldr	r3, [r4, #4]
 80051d0:	4299      	cmp	r1, r3
 80051d2:	dd40      	ble.n	8005256 <_printf_float+0x1b2>
 80051d4:	f1aa 0a02 	sub.w	sl, sl, #2
 80051d8:	fa5f fa8a 	uxtb.w	sl, sl
 80051dc:	4652      	mov	r2, sl
 80051de:	3901      	subs	r1, #1
 80051e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80051e4:	910d      	str	r1, [sp, #52]	@ 0x34
 80051e6:	f7ff ff23 	bl	8005030 <__exponent>
 80051ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80051ec:	4681      	mov	r9, r0
 80051ee:	1813      	adds	r3, r2, r0
 80051f0:	2a01      	cmp	r2, #1
 80051f2:	6123      	str	r3, [r4, #16]
 80051f4:	dc02      	bgt.n	80051fc <_printf_float+0x158>
 80051f6:	6822      	ldr	r2, [r4, #0]
 80051f8:	07d2      	lsls	r2, r2, #31
 80051fa:	d501      	bpl.n	8005200 <_printf_float+0x15c>
 80051fc:	3301      	adds	r3, #1
 80051fe:	6123      	str	r3, [r4, #16]
 8005200:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005204:	2b00      	cmp	r3, #0
 8005206:	d09e      	beq.n	8005146 <_printf_float+0xa2>
 8005208:	232d      	movs	r3, #45	@ 0x2d
 800520a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800520e:	e79a      	b.n	8005146 <_printf_float+0xa2>
 8005210:	2947      	cmp	r1, #71	@ 0x47
 8005212:	d1bf      	bne.n	8005194 <_printf_float+0xf0>
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1bd      	bne.n	8005194 <_printf_float+0xf0>
 8005218:	2301      	movs	r3, #1
 800521a:	e7ba      	b.n	8005192 <_printf_float+0xee>
 800521c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005220:	d9dc      	bls.n	80051dc <_printf_float+0x138>
 8005222:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005226:	d118      	bne.n	800525a <_printf_float+0x1b6>
 8005228:	2900      	cmp	r1, #0
 800522a:	6863      	ldr	r3, [r4, #4]
 800522c:	dd0b      	ble.n	8005246 <_printf_float+0x1a2>
 800522e:	6121      	str	r1, [r4, #16]
 8005230:	b913      	cbnz	r3, 8005238 <_printf_float+0x194>
 8005232:	6822      	ldr	r2, [r4, #0]
 8005234:	07d0      	lsls	r0, r2, #31
 8005236:	d502      	bpl.n	800523e <_printf_float+0x19a>
 8005238:	3301      	adds	r3, #1
 800523a:	440b      	add	r3, r1
 800523c:	6123      	str	r3, [r4, #16]
 800523e:	f04f 0900 	mov.w	r9, #0
 8005242:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005244:	e7dc      	b.n	8005200 <_printf_float+0x15c>
 8005246:	b913      	cbnz	r3, 800524e <_printf_float+0x1aa>
 8005248:	6822      	ldr	r2, [r4, #0]
 800524a:	07d2      	lsls	r2, r2, #31
 800524c:	d501      	bpl.n	8005252 <_printf_float+0x1ae>
 800524e:	3302      	adds	r3, #2
 8005250:	e7f4      	b.n	800523c <_printf_float+0x198>
 8005252:	2301      	movs	r3, #1
 8005254:	e7f2      	b.n	800523c <_printf_float+0x198>
 8005256:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800525a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800525c:	4299      	cmp	r1, r3
 800525e:	db05      	blt.n	800526c <_printf_float+0x1c8>
 8005260:	6823      	ldr	r3, [r4, #0]
 8005262:	6121      	str	r1, [r4, #16]
 8005264:	07d8      	lsls	r0, r3, #31
 8005266:	d5ea      	bpl.n	800523e <_printf_float+0x19a>
 8005268:	1c4b      	adds	r3, r1, #1
 800526a:	e7e7      	b.n	800523c <_printf_float+0x198>
 800526c:	2900      	cmp	r1, #0
 800526e:	bfcc      	ite	gt
 8005270:	2201      	movgt	r2, #1
 8005272:	f1c1 0202 	rsble	r2, r1, #2
 8005276:	4413      	add	r3, r2
 8005278:	e7e0      	b.n	800523c <_printf_float+0x198>
 800527a:	6823      	ldr	r3, [r4, #0]
 800527c:	055a      	lsls	r2, r3, #21
 800527e:	d407      	bmi.n	8005290 <_printf_float+0x1ec>
 8005280:	6923      	ldr	r3, [r4, #16]
 8005282:	4642      	mov	r2, r8
 8005284:	4631      	mov	r1, r6
 8005286:	4628      	mov	r0, r5
 8005288:	47b8      	blx	r7
 800528a:	3001      	adds	r0, #1
 800528c:	d12b      	bne.n	80052e6 <_printf_float+0x242>
 800528e:	e764      	b.n	800515a <_printf_float+0xb6>
 8005290:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005294:	f240 80dc 	bls.w	8005450 <_printf_float+0x3ac>
 8005298:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800529c:	2200      	movs	r2, #0
 800529e:	2300      	movs	r3, #0
 80052a0:	f7fb fb9a 	bl	80009d8 <__aeabi_dcmpeq>
 80052a4:	2800      	cmp	r0, #0
 80052a6:	d033      	beq.n	8005310 <_printf_float+0x26c>
 80052a8:	2301      	movs	r3, #1
 80052aa:	4631      	mov	r1, r6
 80052ac:	4628      	mov	r0, r5
 80052ae:	4a35      	ldr	r2, [pc, #212]	@ (8005384 <_printf_float+0x2e0>)
 80052b0:	47b8      	blx	r7
 80052b2:	3001      	adds	r0, #1
 80052b4:	f43f af51 	beq.w	800515a <_printf_float+0xb6>
 80052b8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80052bc:	4543      	cmp	r3, r8
 80052be:	db02      	blt.n	80052c6 <_printf_float+0x222>
 80052c0:	6823      	ldr	r3, [r4, #0]
 80052c2:	07d8      	lsls	r0, r3, #31
 80052c4:	d50f      	bpl.n	80052e6 <_printf_float+0x242>
 80052c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80052ca:	4631      	mov	r1, r6
 80052cc:	4628      	mov	r0, r5
 80052ce:	47b8      	blx	r7
 80052d0:	3001      	adds	r0, #1
 80052d2:	f43f af42 	beq.w	800515a <_printf_float+0xb6>
 80052d6:	f04f 0900 	mov.w	r9, #0
 80052da:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 80052de:	f104 0a1a 	add.w	sl, r4, #26
 80052e2:	45c8      	cmp	r8, r9
 80052e4:	dc09      	bgt.n	80052fa <_printf_float+0x256>
 80052e6:	6823      	ldr	r3, [r4, #0]
 80052e8:	079b      	lsls	r3, r3, #30
 80052ea:	f100 8102 	bmi.w	80054f2 <_printf_float+0x44e>
 80052ee:	68e0      	ldr	r0, [r4, #12]
 80052f0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80052f2:	4298      	cmp	r0, r3
 80052f4:	bfb8      	it	lt
 80052f6:	4618      	movlt	r0, r3
 80052f8:	e731      	b.n	800515e <_printf_float+0xba>
 80052fa:	2301      	movs	r3, #1
 80052fc:	4652      	mov	r2, sl
 80052fe:	4631      	mov	r1, r6
 8005300:	4628      	mov	r0, r5
 8005302:	47b8      	blx	r7
 8005304:	3001      	adds	r0, #1
 8005306:	f43f af28 	beq.w	800515a <_printf_float+0xb6>
 800530a:	f109 0901 	add.w	r9, r9, #1
 800530e:	e7e8      	b.n	80052e2 <_printf_float+0x23e>
 8005310:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005312:	2b00      	cmp	r3, #0
 8005314:	dc38      	bgt.n	8005388 <_printf_float+0x2e4>
 8005316:	2301      	movs	r3, #1
 8005318:	4631      	mov	r1, r6
 800531a:	4628      	mov	r0, r5
 800531c:	4a19      	ldr	r2, [pc, #100]	@ (8005384 <_printf_float+0x2e0>)
 800531e:	47b8      	blx	r7
 8005320:	3001      	adds	r0, #1
 8005322:	f43f af1a 	beq.w	800515a <_printf_float+0xb6>
 8005326:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800532a:	ea59 0303 	orrs.w	r3, r9, r3
 800532e:	d102      	bne.n	8005336 <_printf_float+0x292>
 8005330:	6823      	ldr	r3, [r4, #0]
 8005332:	07d9      	lsls	r1, r3, #31
 8005334:	d5d7      	bpl.n	80052e6 <_printf_float+0x242>
 8005336:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800533a:	4631      	mov	r1, r6
 800533c:	4628      	mov	r0, r5
 800533e:	47b8      	blx	r7
 8005340:	3001      	adds	r0, #1
 8005342:	f43f af0a 	beq.w	800515a <_printf_float+0xb6>
 8005346:	f04f 0a00 	mov.w	sl, #0
 800534a:	f104 0b1a 	add.w	fp, r4, #26
 800534e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005350:	425b      	negs	r3, r3
 8005352:	4553      	cmp	r3, sl
 8005354:	dc01      	bgt.n	800535a <_printf_float+0x2b6>
 8005356:	464b      	mov	r3, r9
 8005358:	e793      	b.n	8005282 <_printf_float+0x1de>
 800535a:	2301      	movs	r3, #1
 800535c:	465a      	mov	r2, fp
 800535e:	4631      	mov	r1, r6
 8005360:	4628      	mov	r0, r5
 8005362:	47b8      	blx	r7
 8005364:	3001      	adds	r0, #1
 8005366:	f43f aef8 	beq.w	800515a <_printf_float+0xb6>
 800536a:	f10a 0a01 	add.w	sl, sl, #1
 800536e:	e7ee      	b.n	800534e <_printf_float+0x2aa>
 8005370:	7fefffff 	.word	0x7fefffff
 8005374:	08007d50 	.word	0x08007d50
 8005378:	08007d4c 	.word	0x08007d4c
 800537c:	08007d58 	.word	0x08007d58
 8005380:	08007d54 	.word	0x08007d54
 8005384:	08007d5c 	.word	0x08007d5c
 8005388:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800538a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800538e:	4553      	cmp	r3, sl
 8005390:	bfa8      	it	ge
 8005392:	4653      	movge	r3, sl
 8005394:	2b00      	cmp	r3, #0
 8005396:	4699      	mov	r9, r3
 8005398:	dc36      	bgt.n	8005408 <_printf_float+0x364>
 800539a:	f04f 0b00 	mov.w	fp, #0
 800539e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053a2:	f104 021a 	add.w	r2, r4, #26
 80053a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80053a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80053aa:	eba3 0309 	sub.w	r3, r3, r9
 80053ae:	455b      	cmp	r3, fp
 80053b0:	dc31      	bgt.n	8005416 <_printf_float+0x372>
 80053b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053b4:	459a      	cmp	sl, r3
 80053b6:	dc3a      	bgt.n	800542e <_printf_float+0x38a>
 80053b8:	6823      	ldr	r3, [r4, #0]
 80053ba:	07da      	lsls	r2, r3, #31
 80053bc:	d437      	bmi.n	800542e <_printf_float+0x38a>
 80053be:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053c0:	ebaa 0903 	sub.w	r9, sl, r3
 80053c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053c6:	ebaa 0303 	sub.w	r3, sl, r3
 80053ca:	4599      	cmp	r9, r3
 80053cc:	bfa8      	it	ge
 80053ce:	4699      	movge	r9, r3
 80053d0:	f1b9 0f00 	cmp.w	r9, #0
 80053d4:	dc33      	bgt.n	800543e <_printf_float+0x39a>
 80053d6:	f04f 0800 	mov.w	r8, #0
 80053da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80053de:	f104 0b1a 	add.w	fp, r4, #26
 80053e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80053e4:	ebaa 0303 	sub.w	r3, sl, r3
 80053e8:	eba3 0309 	sub.w	r3, r3, r9
 80053ec:	4543      	cmp	r3, r8
 80053ee:	f77f af7a 	ble.w	80052e6 <_printf_float+0x242>
 80053f2:	2301      	movs	r3, #1
 80053f4:	465a      	mov	r2, fp
 80053f6:	4631      	mov	r1, r6
 80053f8:	4628      	mov	r0, r5
 80053fa:	47b8      	blx	r7
 80053fc:	3001      	adds	r0, #1
 80053fe:	f43f aeac 	beq.w	800515a <_printf_float+0xb6>
 8005402:	f108 0801 	add.w	r8, r8, #1
 8005406:	e7ec      	b.n	80053e2 <_printf_float+0x33e>
 8005408:	4642      	mov	r2, r8
 800540a:	4631      	mov	r1, r6
 800540c:	4628      	mov	r0, r5
 800540e:	47b8      	blx	r7
 8005410:	3001      	adds	r0, #1
 8005412:	d1c2      	bne.n	800539a <_printf_float+0x2f6>
 8005414:	e6a1      	b.n	800515a <_printf_float+0xb6>
 8005416:	2301      	movs	r3, #1
 8005418:	4631      	mov	r1, r6
 800541a:	4628      	mov	r0, r5
 800541c:	920a      	str	r2, [sp, #40]	@ 0x28
 800541e:	47b8      	blx	r7
 8005420:	3001      	adds	r0, #1
 8005422:	f43f ae9a 	beq.w	800515a <_printf_float+0xb6>
 8005426:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005428:	f10b 0b01 	add.w	fp, fp, #1
 800542c:	e7bb      	b.n	80053a6 <_printf_float+0x302>
 800542e:	4631      	mov	r1, r6
 8005430:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005434:	4628      	mov	r0, r5
 8005436:	47b8      	blx	r7
 8005438:	3001      	adds	r0, #1
 800543a:	d1c0      	bne.n	80053be <_printf_float+0x31a>
 800543c:	e68d      	b.n	800515a <_printf_float+0xb6>
 800543e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005440:	464b      	mov	r3, r9
 8005442:	4631      	mov	r1, r6
 8005444:	4628      	mov	r0, r5
 8005446:	4442      	add	r2, r8
 8005448:	47b8      	blx	r7
 800544a:	3001      	adds	r0, #1
 800544c:	d1c3      	bne.n	80053d6 <_printf_float+0x332>
 800544e:	e684      	b.n	800515a <_printf_float+0xb6>
 8005450:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005454:	f1ba 0f01 	cmp.w	sl, #1
 8005458:	dc01      	bgt.n	800545e <_printf_float+0x3ba>
 800545a:	07db      	lsls	r3, r3, #31
 800545c:	d536      	bpl.n	80054cc <_printf_float+0x428>
 800545e:	2301      	movs	r3, #1
 8005460:	4642      	mov	r2, r8
 8005462:	4631      	mov	r1, r6
 8005464:	4628      	mov	r0, r5
 8005466:	47b8      	blx	r7
 8005468:	3001      	adds	r0, #1
 800546a:	f43f ae76 	beq.w	800515a <_printf_float+0xb6>
 800546e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005472:	4631      	mov	r1, r6
 8005474:	4628      	mov	r0, r5
 8005476:	47b8      	blx	r7
 8005478:	3001      	adds	r0, #1
 800547a:	f43f ae6e 	beq.w	800515a <_printf_float+0xb6>
 800547e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005482:	2200      	movs	r2, #0
 8005484:	2300      	movs	r3, #0
 8005486:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800548a:	f7fb faa5 	bl	80009d8 <__aeabi_dcmpeq>
 800548e:	b9c0      	cbnz	r0, 80054c2 <_printf_float+0x41e>
 8005490:	4653      	mov	r3, sl
 8005492:	f108 0201 	add.w	r2, r8, #1
 8005496:	4631      	mov	r1, r6
 8005498:	4628      	mov	r0, r5
 800549a:	47b8      	blx	r7
 800549c:	3001      	adds	r0, #1
 800549e:	d10c      	bne.n	80054ba <_printf_float+0x416>
 80054a0:	e65b      	b.n	800515a <_printf_float+0xb6>
 80054a2:	2301      	movs	r3, #1
 80054a4:	465a      	mov	r2, fp
 80054a6:	4631      	mov	r1, r6
 80054a8:	4628      	mov	r0, r5
 80054aa:	47b8      	blx	r7
 80054ac:	3001      	adds	r0, #1
 80054ae:	f43f ae54 	beq.w	800515a <_printf_float+0xb6>
 80054b2:	f108 0801 	add.w	r8, r8, #1
 80054b6:	45d0      	cmp	r8, sl
 80054b8:	dbf3      	blt.n	80054a2 <_printf_float+0x3fe>
 80054ba:	464b      	mov	r3, r9
 80054bc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80054c0:	e6e0      	b.n	8005284 <_printf_float+0x1e0>
 80054c2:	f04f 0800 	mov.w	r8, #0
 80054c6:	f104 0b1a 	add.w	fp, r4, #26
 80054ca:	e7f4      	b.n	80054b6 <_printf_float+0x412>
 80054cc:	2301      	movs	r3, #1
 80054ce:	4642      	mov	r2, r8
 80054d0:	e7e1      	b.n	8005496 <_printf_float+0x3f2>
 80054d2:	2301      	movs	r3, #1
 80054d4:	464a      	mov	r2, r9
 80054d6:	4631      	mov	r1, r6
 80054d8:	4628      	mov	r0, r5
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	f43f ae3c 	beq.w	800515a <_printf_float+0xb6>
 80054e2:	f108 0801 	add.w	r8, r8, #1
 80054e6:	68e3      	ldr	r3, [r4, #12]
 80054e8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80054ea:	1a5b      	subs	r3, r3, r1
 80054ec:	4543      	cmp	r3, r8
 80054ee:	dcf0      	bgt.n	80054d2 <_printf_float+0x42e>
 80054f0:	e6fd      	b.n	80052ee <_printf_float+0x24a>
 80054f2:	f04f 0800 	mov.w	r8, #0
 80054f6:	f104 0919 	add.w	r9, r4, #25
 80054fa:	e7f4      	b.n	80054e6 <_printf_float+0x442>

080054fc <_printf_common>:
 80054fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005500:	4616      	mov	r6, r2
 8005502:	4698      	mov	r8, r3
 8005504:	688a      	ldr	r2, [r1, #8]
 8005506:	690b      	ldr	r3, [r1, #16]
 8005508:	4607      	mov	r7, r0
 800550a:	4293      	cmp	r3, r2
 800550c:	bfb8      	it	lt
 800550e:	4613      	movlt	r3, r2
 8005510:	6033      	str	r3, [r6, #0]
 8005512:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005516:	460c      	mov	r4, r1
 8005518:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800551c:	b10a      	cbz	r2, 8005522 <_printf_common+0x26>
 800551e:	3301      	adds	r3, #1
 8005520:	6033      	str	r3, [r6, #0]
 8005522:	6823      	ldr	r3, [r4, #0]
 8005524:	0699      	lsls	r1, r3, #26
 8005526:	bf42      	ittt	mi
 8005528:	6833      	ldrmi	r3, [r6, #0]
 800552a:	3302      	addmi	r3, #2
 800552c:	6033      	strmi	r3, [r6, #0]
 800552e:	6825      	ldr	r5, [r4, #0]
 8005530:	f015 0506 	ands.w	r5, r5, #6
 8005534:	d106      	bne.n	8005544 <_printf_common+0x48>
 8005536:	f104 0a19 	add.w	sl, r4, #25
 800553a:	68e3      	ldr	r3, [r4, #12]
 800553c:	6832      	ldr	r2, [r6, #0]
 800553e:	1a9b      	subs	r3, r3, r2
 8005540:	42ab      	cmp	r3, r5
 8005542:	dc2b      	bgt.n	800559c <_printf_common+0xa0>
 8005544:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005548:	6822      	ldr	r2, [r4, #0]
 800554a:	3b00      	subs	r3, #0
 800554c:	bf18      	it	ne
 800554e:	2301      	movne	r3, #1
 8005550:	0692      	lsls	r2, r2, #26
 8005552:	d430      	bmi.n	80055b6 <_printf_common+0xba>
 8005554:	4641      	mov	r1, r8
 8005556:	4638      	mov	r0, r7
 8005558:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800555c:	47c8      	blx	r9
 800555e:	3001      	adds	r0, #1
 8005560:	d023      	beq.n	80055aa <_printf_common+0xae>
 8005562:	6823      	ldr	r3, [r4, #0]
 8005564:	6922      	ldr	r2, [r4, #16]
 8005566:	f003 0306 	and.w	r3, r3, #6
 800556a:	2b04      	cmp	r3, #4
 800556c:	bf14      	ite	ne
 800556e:	2500      	movne	r5, #0
 8005570:	6833      	ldreq	r3, [r6, #0]
 8005572:	f04f 0600 	mov.w	r6, #0
 8005576:	bf08      	it	eq
 8005578:	68e5      	ldreq	r5, [r4, #12]
 800557a:	f104 041a 	add.w	r4, r4, #26
 800557e:	bf08      	it	eq
 8005580:	1aed      	subeq	r5, r5, r3
 8005582:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005586:	bf08      	it	eq
 8005588:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800558c:	4293      	cmp	r3, r2
 800558e:	bfc4      	itt	gt
 8005590:	1a9b      	subgt	r3, r3, r2
 8005592:	18ed      	addgt	r5, r5, r3
 8005594:	42b5      	cmp	r5, r6
 8005596:	d11a      	bne.n	80055ce <_printf_common+0xd2>
 8005598:	2000      	movs	r0, #0
 800559a:	e008      	b.n	80055ae <_printf_common+0xb2>
 800559c:	2301      	movs	r3, #1
 800559e:	4652      	mov	r2, sl
 80055a0:	4641      	mov	r1, r8
 80055a2:	4638      	mov	r0, r7
 80055a4:	47c8      	blx	r9
 80055a6:	3001      	adds	r0, #1
 80055a8:	d103      	bne.n	80055b2 <_printf_common+0xb6>
 80055aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80055ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055b2:	3501      	adds	r5, #1
 80055b4:	e7c1      	b.n	800553a <_printf_common+0x3e>
 80055b6:	2030      	movs	r0, #48	@ 0x30
 80055b8:	18e1      	adds	r1, r4, r3
 80055ba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80055be:	1c5a      	adds	r2, r3, #1
 80055c0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80055c4:	4422      	add	r2, r4
 80055c6:	3302      	adds	r3, #2
 80055c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80055cc:	e7c2      	b.n	8005554 <_printf_common+0x58>
 80055ce:	2301      	movs	r3, #1
 80055d0:	4622      	mov	r2, r4
 80055d2:	4641      	mov	r1, r8
 80055d4:	4638      	mov	r0, r7
 80055d6:	47c8      	blx	r9
 80055d8:	3001      	adds	r0, #1
 80055da:	d0e6      	beq.n	80055aa <_printf_common+0xae>
 80055dc:	3601      	adds	r6, #1
 80055de:	e7d9      	b.n	8005594 <_printf_common+0x98>

080055e0 <_printf_i>:
 80055e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80055e4:	7e0f      	ldrb	r7, [r1, #24]
 80055e6:	4691      	mov	r9, r2
 80055e8:	2f78      	cmp	r7, #120	@ 0x78
 80055ea:	4680      	mov	r8, r0
 80055ec:	460c      	mov	r4, r1
 80055ee:	469a      	mov	sl, r3
 80055f0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80055f2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80055f6:	d807      	bhi.n	8005608 <_printf_i+0x28>
 80055f8:	2f62      	cmp	r7, #98	@ 0x62
 80055fa:	d80a      	bhi.n	8005612 <_printf_i+0x32>
 80055fc:	2f00      	cmp	r7, #0
 80055fe:	f000 80d1 	beq.w	80057a4 <_printf_i+0x1c4>
 8005602:	2f58      	cmp	r7, #88	@ 0x58
 8005604:	f000 80b8 	beq.w	8005778 <_printf_i+0x198>
 8005608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800560c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005610:	e03a      	b.n	8005688 <_printf_i+0xa8>
 8005612:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005616:	2b15      	cmp	r3, #21
 8005618:	d8f6      	bhi.n	8005608 <_printf_i+0x28>
 800561a:	a101      	add	r1, pc, #4	@ (adr r1, 8005620 <_printf_i+0x40>)
 800561c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005620:	08005679 	.word	0x08005679
 8005624:	0800568d 	.word	0x0800568d
 8005628:	08005609 	.word	0x08005609
 800562c:	08005609 	.word	0x08005609
 8005630:	08005609 	.word	0x08005609
 8005634:	08005609 	.word	0x08005609
 8005638:	0800568d 	.word	0x0800568d
 800563c:	08005609 	.word	0x08005609
 8005640:	08005609 	.word	0x08005609
 8005644:	08005609 	.word	0x08005609
 8005648:	08005609 	.word	0x08005609
 800564c:	0800578b 	.word	0x0800578b
 8005650:	080056b7 	.word	0x080056b7
 8005654:	08005745 	.word	0x08005745
 8005658:	08005609 	.word	0x08005609
 800565c:	08005609 	.word	0x08005609
 8005660:	080057ad 	.word	0x080057ad
 8005664:	08005609 	.word	0x08005609
 8005668:	080056b7 	.word	0x080056b7
 800566c:	08005609 	.word	0x08005609
 8005670:	08005609 	.word	0x08005609
 8005674:	0800574d 	.word	0x0800574d
 8005678:	6833      	ldr	r3, [r6, #0]
 800567a:	1d1a      	adds	r2, r3, #4
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	6032      	str	r2, [r6, #0]
 8005680:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005684:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005688:	2301      	movs	r3, #1
 800568a:	e09c      	b.n	80057c6 <_printf_i+0x1e6>
 800568c:	6833      	ldr	r3, [r6, #0]
 800568e:	6820      	ldr	r0, [r4, #0]
 8005690:	1d19      	adds	r1, r3, #4
 8005692:	6031      	str	r1, [r6, #0]
 8005694:	0606      	lsls	r6, r0, #24
 8005696:	d501      	bpl.n	800569c <_printf_i+0xbc>
 8005698:	681d      	ldr	r5, [r3, #0]
 800569a:	e003      	b.n	80056a4 <_printf_i+0xc4>
 800569c:	0645      	lsls	r5, r0, #25
 800569e:	d5fb      	bpl.n	8005698 <_printf_i+0xb8>
 80056a0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80056a4:	2d00      	cmp	r5, #0
 80056a6:	da03      	bge.n	80056b0 <_printf_i+0xd0>
 80056a8:	232d      	movs	r3, #45	@ 0x2d
 80056aa:	426d      	negs	r5, r5
 80056ac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80056b0:	230a      	movs	r3, #10
 80056b2:	4858      	ldr	r0, [pc, #352]	@ (8005814 <_printf_i+0x234>)
 80056b4:	e011      	b.n	80056da <_printf_i+0xfa>
 80056b6:	6821      	ldr	r1, [r4, #0]
 80056b8:	6833      	ldr	r3, [r6, #0]
 80056ba:	0608      	lsls	r0, r1, #24
 80056bc:	f853 5b04 	ldr.w	r5, [r3], #4
 80056c0:	d402      	bmi.n	80056c8 <_printf_i+0xe8>
 80056c2:	0649      	lsls	r1, r1, #25
 80056c4:	bf48      	it	mi
 80056c6:	b2ad      	uxthmi	r5, r5
 80056c8:	2f6f      	cmp	r7, #111	@ 0x6f
 80056ca:	6033      	str	r3, [r6, #0]
 80056cc:	bf14      	ite	ne
 80056ce:	230a      	movne	r3, #10
 80056d0:	2308      	moveq	r3, #8
 80056d2:	4850      	ldr	r0, [pc, #320]	@ (8005814 <_printf_i+0x234>)
 80056d4:	2100      	movs	r1, #0
 80056d6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80056da:	6866      	ldr	r6, [r4, #4]
 80056dc:	2e00      	cmp	r6, #0
 80056de:	60a6      	str	r6, [r4, #8]
 80056e0:	db05      	blt.n	80056ee <_printf_i+0x10e>
 80056e2:	6821      	ldr	r1, [r4, #0]
 80056e4:	432e      	orrs	r6, r5
 80056e6:	f021 0104 	bic.w	r1, r1, #4
 80056ea:	6021      	str	r1, [r4, #0]
 80056ec:	d04b      	beq.n	8005786 <_printf_i+0x1a6>
 80056ee:	4616      	mov	r6, r2
 80056f0:	fbb5 f1f3 	udiv	r1, r5, r3
 80056f4:	fb03 5711 	mls	r7, r3, r1, r5
 80056f8:	5dc7      	ldrb	r7, [r0, r7]
 80056fa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80056fe:	462f      	mov	r7, r5
 8005700:	42bb      	cmp	r3, r7
 8005702:	460d      	mov	r5, r1
 8005704:	d9f4      	bls.n	80056f0 <_printf_i+0x110>
 8005706:	2b08      	cmp	r3, #8
 8005708:	d10b      	bne.n	8005722 <_printf_i+0x142>
 800570a:	6823      	ldr	r3, [r4, #0]
 800570c:	07df      	lsls	r7, r3, #31
 800570e:	d508      	bpl.n	8005722 <_printf_i+0x142>
 8005710:	6923      	ldr	r3, [r4, #16]
 8005712:	6861      	ldr	r1, [r4, #4]
 8005714:	4299      	cmp	r1, r3
 8005716:	bfde      	ittt	le
 8005718:	2330      	movle	r3, #48	@ 0x30
 800571a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800571e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005722:	1b92      	subs	r2, r2, r6
 8005724:	6122      	str	r2, [r4, #16]
 8005726:	464b      	mov	r3, r9
 8005728:	4621      	mov	r1, r4
 800572a:	4640      	mov	r0, r8
 800572c:	f8cd a000 	str.w	sl, [sp]
 8005730:	aa03      	add	r2, sp, #12
 8005732:	f7ff fee3 	bl	80054fc <_printf_common>
 8005736:	3001      	adds	r0, #1
 8005738:	d14a      	bne.n	80057d0 <_printf_i+0x1f0>
 800573a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800573e:	b004      	add	sp, #16
 8005740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005744:	6823      	ldr	r3, [r4, #0]
 8005746:	f043 0320 	orr.w	r3, r3, #32
 800574a:	6023      	str	r3, [r4, #0]
 800574c:	2778      	movs	r7, #120	@ 0x78
 800574e:	4832      	ldr	r0, [pc, #200]	@ (8005818 <_printf_i+0x238>)
 8005750:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005754:	6823      	ldr	r3, [r4, #0]
 8005756:	6831      	ldr	r1, [r6, #0]
 8005758:	061f      	lsls	r7, r3, #24
 800575a:	f851 5b04 	ldr.w	r5, [r1], #4
 800575e:	d402      	bmi.n	8005766 <_printf_i+0x186>
 8005760:	065f      	lsls	r7, r3, #25
 8005762:	bf48      	it	mi
 8005764:	b2ad      	uxthmi	r5, r5
 8005766:	6031      	str	r1, [r6, #0]
 8005768:	07d9      	lsls	r1, r3, #31
 800576a:	bf44      	itt	mi
 800576c:	f043 0320 	orrmi.w	r3, r3, #32
 8005770:	6023      	strmi	r3, [r4, #0]
 8005772:	b11d      	cbz	r5, 800577c <_printf_i+0x19c>
 8005774:	2310      	movs	r3, #16
 8005776:	e7ad      	b.n	80056d4 <_printf_i+0xf4>
 8005778:	4826      	ldr	r0, [pc, #152]	@ (8005814 <_printf_i+0x234>)
 800577a:	e7e9      	b.n	8005750 <_printf_i+0x170>
 800577c:	6823      	ldr	r3, [r4, #0]
 800577e:	f023 0320 	bic.w	r3, r3, #32
 8005782:	6023      	str	r3, [r4, #0]
 8005784:	e7f6      	b.n	8005774 <_printf_i+0x194>
 8005786:	4616      	mov	r6, r2
 8005788:	e7bd      	b.n	8005706 <_printf_i+0x126>
 800578a:	6833      	ldr	r3, [r6, #0]
 800578c:	6825      	ldr	r5, [r4, #0]
 800578e:	1d18      	adds	r0, r3, #4
 8005790:	6961      	ldr	r1, [r4, #20]
 8005792:	6030      	str	r0, [r6, #0]
 8005794:	062e      	lsls	r6, r5, #24
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	d501      	bpl.n	800579e <_printf_i+0x1be>
 800579a:	6019      	str	r1, [r3, #0]
 800579c:	e002      	b.n	80057a4 <_printf_i+0x1c4>
 800579e:	0668      	lsls	r0, r5, #25
 80057a0:	d5fb      	bpl.n	800579a <_printf_i+0x1ba>
 80057a2:	8019      	strh	r1, [r3, #0]
 80057a4:	2300      	movs	r3, #0
 80057a6:	4616      	mov	r6, r2
 80057a8:	6123      	str	r3, [r4, #16]
 80057aa:	e7bc      	b.n	8005726 <_printf_i+0x146>
 80057ac:	6833      	ldr	r3, [r6, #0]
 80057ae:	2100      	movs	r1, #0
 80057b0:	1d1a      	adds	r2, r3, #4
 80057b2:	6032      	str	r2, [r6, #0]
 80057b4:	681e      	ldr	r6, [r3, #0]
 80057b6:	6862      	ldr	r2, [r4, #4]
 80057b8:	4630      	mov	r0, r6
 80057ba:	f000 f9e8 	bl	8005b8e <memchr>
 80057be:	b108      	cbz	r0, 80057c4 <_printf_i+0x1e4>
 80057c0:	1b80      	subs	r0, r0, r6
 80057c2:	6060      	str	r0, [r4, #4]
 80057c4:	6863      	ldr	r3, [r4, #4]
 80057c6:	6123      	str	r3, [r4, #16]
 80057c8:	2300      	movs	r3, #0
 80057ca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80057ce:	e7aa      	b.n	8005726 <_printf_i+0x146>
 80057d0:	4632      	mov	r2, r6
 80057d2:	4649      	mov	r1, r9
 80057d4:	4640      	mov	r0, r8
 80057d6:	6923      	ldr	r3, [r4, #16]
 80057d8:	47d0      	blx	sl
 80057da:	3001      	adds	r0, #1
 80057dc:	d0ad      	beq.n	800573a <_printf_i+0x15a>
 80057de:	6823      	ldr	r3, [r4, #0]
 80057e0:	079b      	lsls	r3, r3, #30
 80057e2:	d413      	bmi.n	800580c <_printf_i+0x22c>
 80057e4:	68e0      	ldr	r0, [r4, #12]
 80057e6:	9b03      	ldr	r3, [sp, #12]
 80057e8:	4298      	cmp	r0, r3
 80057ea:	bfb8      	it	lt
 80057ec:	4618      	movlt	r0, r3
 80057ee:	e7a6      	b.n	800573e <_printf_i+0x15e>
 80057f0:	2301      	movs	r3, #1
 80057f2:	4632      	mov	r2, r6
 80057f4:	4649      	mov	r1, r9
 80057f6:	4640      	mov	r0, r8
 80057f8:	47d0      	blx	sl
 80057fa:	3001      	adds	r0, #1
 80057fc:	d09d      	beq.n	800573a <_printf_i+0x15a>
 80057fe:	3501      	adds	r5, #1
 8005800:	68e3      	ldr	r3, [r4, #12]
 8005802:	9903      	ldr	r1, [sp, #12]
 8005804:	1a5b      	subs	r3, r3, r1
 8005806:	42ab      	cmp	r3, r5
 8005808:	dcf2      	bgt.n	80057f0 <_printf_i+0x210>
 800580a:	e7eb      	b.n	80057e4 <_printf_i+0x204>
 800580c:	2500      	movs	r5, #0
 800580e:	f104 0619 	add.w	r6, r4, #25
 8005812:	e7f5      	b.n	8005800 <_printf_i+0x220>
 8005814:	08007d5e 	.word	0x08007d5e
 8005818:	08007d6f 	.word	0x08007d6f

0800581c <std>:
 800581c:	2300      	movs	r3, #0
 800581e:	b510      	push	{r4, lr}
 8005820:	4604      	mov	r4, r0
 8005822:	e9c0 3300 	strd	r3, r3, [r0]
 8005826:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800582a:	6083      	str	r3, [r0, #8]
 800582c:	8181      	strh	r1, [r0, #12]
 800582e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005830:	81c2      	strh	r2, [r0, #14]
 8005832:	6183      	str	r3, [r0, #24]
 8005834:	4619      	mov	r1, r3
 8005836:	2208      	movs	r2, #8
 8005838:	305c      	adds	r0, #92	@ 0x5c
 800583a:	f000 f928 	bl	8005a8e <memset>
 800583e:	4b0d      	ldr	r3, [pc, #52]	@ (8005874 <std+0x58>)
 8005840:	6224      	str	r4, [r4, #32]
 8005842:	6263      	str	r3, [r4, #36]	@ 0x24
 8005844:	4b0c      	ldr	r3, [pc, #48]	@ (8005878 <std+0x5c>)
 8005846:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005848:	4b0c      	ldr	r3, [pc, #48]	@ (800587c <std+0x60>)
 800584a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800584c:	4b0c      	ldr	r3, [pc, #48]	@ (8005880 <std+0x64>)
 800584e:	6323      	str	r3, [r4, #48]	@ 0x30
 8005850:	4b0c      	ldr	r3, [pc, #48]	@ (8005884 <std+0x68>)
 8005852:	429c      	cmp	r4, r3
 8005854:	d006      	beq.n	8005864 <std+0x48>
 8005856:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800585a:	4294      	cmp	r4, r2
 800585c:	d002      	beq.n	8005864 <std+0x48>
 800585e:	33d0      	adds	r3, #208	@ 0xd0
 8005860:	429c      	cmp	r4, r3
 8005862:	d105      	bne.n	8005870 <std+0x54>
 8005864:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005868:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800586c:	f000 b98c 	b.w	8005b88 <__retarget_lock_init_recursive>
 8005870:	bd10      	pop	{r4, pc}
 8005872:	bf00      	nop
 8005874:	08005a09 	.word	0x08005a09
 8005878:	08005a2b 	.word	0x08005a2b
 800587c:	08005a63 	.word	0x08005a63
 8005880:	08005a87 	.word	0x08005a87
 8005884:	200002e8 	.word	0x200002e8

08005888 <stdio_exit_handler>:
 8005888:	4a02      	ldr	r2, [pc, #8]	@ (8005894 <stdio_exit_handler+0xc>)
 800588a:	4903      	ldr	r1, [pc, #12]	@ (8005898 <stdio_exit_handler+0x10>)
 800588c:	4803      	ldr	r0, [pc, #12]	@ (800589c <stdio_exit_handler+0x14>)
 800588e:	f000 b869 	b.w	8005964 <_fwalk_sglue>
 8005892:	bf00      	nop
 8005894:	2000000c 	.word	0x2000000c
 8005898:	08007789 	.word	0x08007789
 800589c:	2000001c 	.word	0x2000001c

080058a0 <cleanup_stdio>:
 80058a0:	6841      	ldr	r1, [r0, #4]
 80058a2:	4b0c      	ldr	r3, [pc, #48]	@ (80058d4 <cleanup_stdio+0x34>)
 80058a4:	b510      	push	{r4, lr}
 80058a6:	4299      	cmp	r1, r3
 80058a8:	4604      	mov	r4, r0
 80058aa:	d001      	beq.n	80058b0 <cleanup_stdio+0x10>
 80058ac:	f001 ff6c 	bl	8007788 <_fflush_r>
 80058b0:	68a1      	ldr	r1, [r4, #8]
 80058b2:	4b09      	ldr	r3, [pc, #36]	@ (80058d8 <cleanup_stdio+0x38>)
 80058b4:	4299      	cmp	r1, r3
 80058b6:	d002      	beq.n	80058be <cleanup_stdio+0x1e>
 80058b8:	4620      	mov	r0, r4
 80058ba:	f001 ff65 	bl	8007788 <_fflush_r>
 80058be:	68e1      	ldr	r1, [r4, #12]
 80058c0:	4b06      	ldr	r3, [pc, #24]	@ (80058dc <cleanup_stdio+0x3c>)
 80058c2:	4299      	cmp	r1, r3
 80058c4:	d004      	beq.n	80058d0 <cleanup_stdio+0x30>
 80058c6:	4620      	mov	r0, r4
 80058c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80058cc:	f001 bf5c 	b.w	8007788 <_fflush_r>
 80058d0:	bd10      	pop	{r4, pc}
 80058d2:	bf00      	nop
 80058d4:	200002e8 	.word	0x200002e8
 80058d8:	20000350 	.word	0x20000350
 80058dc:	200003b8 	.word	0x200003b8

080058e0 <global_stdio_init.part.0>:
 80058e0:	b510      	push	{r4, lr}
 80058e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005910 <global_stdio_init.part.0+0x30>)
 80058e4:	4c0b      	ldr	r4, [pc, #44]	@ (8005914 <global_stdio_init.part.0+0x34>)
 80058e6:	4a0c      	ldr	r2, [pc, #48]	@ (8005918 <global_stdio_init.part.0+0x38>)
 80058e8:	4620      	mov	r0, r4
 80058ea:	601a      	str	r2, [r3, #0]
 80058ec:	2104      	movs	r1, #4
 80058ee:	2200      	movs	r2, #0
 80058f0:	f7ff ff94 	bl	800581c <std>
 80058f4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80058f8:	2201      	movs	r2, #1
 80058fa:	2109      	movs	r1, #9
 80058fc:	f7ff ff8e 	bl	800581c <std>
 8005900:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005904:	2202      	movs	r2, #2
 8005906:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800590a:	2112      	movs	r1, #18
 800590c:	f7ff bf86 	b.w	800581c <std>
 8005910:	20000420 	.word	0x20000420
 8005914:	200002e8 	.word	0x200002e8
 8005918:	08005889 	.word	0x08005889

0800591c <__sfp_lock_acquire>:
 800591c:	4801      	ldr	r0, [pc, #4]	@ (8005924 <__sfp_lock_acquire+0x8>)
 800591e:	f000 b934 	b.w	8005b8a <__retarget_lock_acquire_recursive>
 8005922:	bf00      	nop
 8005924:	20000429 	.word	0x20000429

08005928 <__sfp_lock_release>:
 8005928:	4801      	ldr	r0, [pc, #4]	@ (8005930 <__sfp_lock_release+0x8>)
 800592a:	f000 b92f 	b.w	8005b8c <__retarget_lock_release_recursive>
 800592e:	bf00      	nop
 8005930:	20000429 	.word	0x20000429

08005934 <__sinit>:
 8005934:	b510      	push	{r4, lr}
 8005936:	4604      	mov	r4, r0
 8005938:	f7ff fff0 	bl	800591c <__sfp_lock_acquire>
 800593c:	6a23      	ldr	r3, [r4, #32]
 800593e:	b11b      	cbz	r3, 8005948 <__sinit+0x14>
 8005940:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005944:	f7ff bff0 	b.w	8005928 <__sfp_lock_release>
 8005948:	4b04      	ldr	r3, [pc, #16]	@ (800595c <__sinit+0x28>)
 800594a:	6223      	str	r3, [r4, #32]
 800594c:	4b04      	ldr	r3, [pc, #16]	@ (8005960 <__sinit+0x2c>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b00      	cmp	r3, #0
 8005952:	d1f5      	bne.n	8005940 <__sinit+0xc>
 8005954:	f7ff ffc4 	bl	80058e0 <global_stdio_init.part.0>
 8005958:	e7f2      	b.n	8005940 <__sinit+0xc>
 800595a:	bf00      	nop
 800595c:	080058a1 	.word	0x080058a1
 8005960:	20000420 	.word	0x20000420

08005964 <_fwalk_sglue>:
 8005964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005968:	4607      	mov	r7, r0
 800596a:	4688      	mov	r8, r1
 800596c:	4614      	mov	r4, r2
 800596e:	2600      	movs	r6, #0
 8005970:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005974:	f1b9 0901 	subs.w	r9, r9, #1
 8005978:	d505      	bpl.n	8005986 <_fwalk_sglue+0x22>
 800597a:	6824      	ldr	r4, [r4, #0]
 800597c:	2c00      	cmp	r4, #0
 800597e:	d1f7      	bne.n	8005970 <_fwalk_sglue+0xc>
 8005980:	4630      	mov	r0, r6
 8005982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005986:	89ab      	ldrh	r3, [r5, #12]
 8005988:	2b01      	cmp	r3, #1
 800598a:	d907      	bls.n	800599c <_fwalk_sglue+0x38>
 800598c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005990:	3301      	adds	r3, #1
 8005992:	d003      	beq.n	800599c <_fwalk_sglue+0x38>
 8005994:	4629      	mov	r1, r5
 8005996:	4638      	mov	r0, r7
 8005998:	47c0      	blx	r8
 800599a:	4306      	orrs	r6, r0
 800599c:	3568      	adds	r5, #104	@ 0x68
 800599e:	e7e9      	b.n	8005974 <_fwalk_sglue+0x10>

080059a0 <iprintf>:
 80059a0:	b40f      	push	{r0, r1, r2, r3}
 80059a2:	b507      	push	{r0, r1, r2, lr}
 80059a4:	4906      	ldr	r1, [pc, #24]	@ (80059c0 <iprintf+0x20>)
 80059a6:	ab04      	add	r3, sp, #16
 80059a8:	6808      	ldr	r0, [r1, #0]
 80059aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80059ae:	6881      	ldr	r1, [r0, #8]
 80059b0:	9301      	str	r3, [sp, #4]
 80059b2:	f001 fd51 	bl	8007458 <_vfiprintf_r>
 80059b6:	b003      	add	sp, #12
 80059b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80059bc:	b004      	add	sp, #16
 80059be:	4770      	bx	lr
 80059c0:	20000018 	.word	0x20000018

080059c4 <siprintf>:
 80059c4:	b40e      	push	{r1, r2, r3}
 80059c6:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80059ca:	b510      	push	{r4, lr}
 80059cc:	2400      	movs	r4, #0
 80059ce:	b09d      	sub	sp, #116	@ 0x74
 80059d0:	ab1f      	add	r3, sp, #124	@ 0x7c
 80059d2:	9002      	str	r0, [sp, #8]
 80059d4:	9006      	str	r0, [sp, #24]
 80059d6:	9107      	str	r1, [sp, #28]
 80059d8:	9104      	str	r1, [sp, #16]
 80059da:	4809      	ldr	r0, [pc, #36]	@ (8005a00 <siprintf+0x3c>)
 80059dc:	4909      	ldr	r1, [pc, #36]	@ (8005a04 <siprintf+0x40>)
 80059de:	f853 2b04 	ldr.w	r2, [r3], #4
 80059e2:	9105      	str	r1, [sp, #20]
 80059e4:	6800      	ldr	r0, [r0, #0]
 80059e6:	a902      	add	r1, sp, #8
 80059e8:	9301      	str	r3, [sp, #4]
 80059ea:	941b      	str	r4, [sp, #108]	@ 0x6c
 80059ec:	f001 fc10 	bl	8007210 <_svfiprintf_r>
 80059f0:	9b02      	ldr	r3, [sp, #8]
 80059f2:	701c      	strb	r4, [r3, #0]
 80059f4:	b01d      	add	sp, #116	@ 0x74
 80059f6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059fa:	b003      	add	sp, #12
 80059fc:	4770      	bx	lr
 80059fe:	bf00      	nop
 8005a00:	20000018 	.word	0x20000018
 8005a04:	ffff0208 	.word	0xffff0208

08005a08 <__sread>:
 8005a08:	b510      	push	{r4, lr}
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a10:	f000 f86c 	bl	8005aec <_read_r>
 8005a14:	2800      	cmp	r0, #0
 8005a16:	bfab      	itete	ge
 8005a18:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005a1a:	89a3      	ldrhlt	r3, [r4, #12]
 8005a1c:	181b      	addge	r3, r3, r0
 8005a1e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005a22:	bfac      	ite	ge
 8005a24:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005a26:	81a3      	strhlt	r3, [r4, #12]
 8005a28:	bd10      	pop	{r4, pc}

08005a2a <__swrite>:
 8005a2a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a2e:	461f      	mov	r7, r3
 8005a30:	898b      	ldrh	r3, [r1, #12]
 8005a32:	4605      	mov	r5, r0
 8005a34:	05db      	lsls	r3, r3, #23
 8005a36:	460c      	mov	r4, r1
 8005a38:	4616      	mov	r6, r2
 8005a3a:	d505      	bpl.n	8005a48 <__swrite+0x1e>
 8005a3c:	2302      	movs	r3, #2
 8005a3e:	2200      	movs	r2, #0
 8005a40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a44:	f000 f840 	bl	8005ac8 <_lseek_r>
 8005a48:	89a3      	ldrh	r3, [r4, #12]
 8005a4a:	4632      	mov	r2, r6
 8005a4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a50:	81a3      	strh	r3, [r4, #12]
 8005a52:	4628      	mov	r0, r5
 8005a54:	463b      	mov	r3, r7
 8005a56:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005a5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005a5e:	f000 b857 	b.w	8005b10 <_write_r>

08005a62 <__sseek>:
 8005a62:	b510      	push	{r4, lr}
 8005a64:	460c      	mov	r4, r1
 8005a66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a6a:	f000 f82d 	bl	8005ac8 <_lseek_r>
 8005a6e:	1c43      	adds	r3, r0, #1
 8005a70:	89a3      	ldrh	r3, [r4, #12]
 8005a72:	bf15      	itete	ne
 8005a74:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005a76:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005a7a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005a7e:	81a3      	strheq	r3, [r4, #12]
 8005a80:	bf18      	it	ne
 8005a82:	81a3      	strhne	r3, [r4, #12]
 8005a84:	bd10      	pop	{r4, pc}

08005a86 <__sclose>:
 8005a86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a8a:	f000 b80d 	b.w	8005aa8 <_close_r>

08005a8e <memset>:
 8005a8e:	4603      	mov	r3, r0
 8005a90:	4402      	add	r2, r0
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d100      	bne.n	8005a98 <memset+0xa>
 8005a96:	4770      	bx	lr
 8005a98:	f803 1b01 	strb.w	r1, [r3], #1
 8005a9c:	e7f9      	b.n	8005a92 <memset+0x4>
	...

08005aa0 <_localeconv_r>:
 8005aa0:	4800      	ldr	r0, [pc, #0]	@ (8005aa4 <_localeconv_r+0x4>)
 8005aa2:	4770      	bx	lr
 8005aa4:	20000158 	.word	0x20000158

08005aa8 <_close_r>:
 8005aa8:	b538      	push	{r3, r4, r5, lr}
 8005aaa:	2300      	movs	r3, #0
 8005aac:	4d05      	ldr	r5, [pc, #20]	@ (8005ac4 <_close_r+0x1c>)
 8005aae:	4604      	mov	r4, r0
 8005ab0:	4608      	mov	r0, r1
 8005ab2:	602b      	str	r3, [r5, #0]
 8005ab4:	f7fc f907 	bl	8001cc6 <_close>
 8005ab8:	1c43      	adds	r3, r0, #1
 8005aba:	d102      	bne.n	8005ac2 <_close_r+0x1a>
 8005abc:	682b      	ldr	r3, [r5, #0]
 8005abe:	b103      	cbz	r3, 8005ac2 <_close_r+0x1a>
 8005ac0:	6023      	str	r3, [r4, #0]
 8005ac2:	bd38      	pop	{r3, r4, r5, pc}
 8005ac4:	20000424 	.word	0x20000424

08005ac8 <_lseek_r>:
 8005ac8:	b538      	push	{r3, r4, r5, lr}
 8005aca:	4604      	mov	r4, r0
 8005acc:	4608      	mov	r0, r1
 8005ace:	4611      	mov	r1, r2
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	4d05      	ldr	r5, [pc, #20]	@ (8005ae8 <_lseek_r+0x20>)
 8005ad4:	602a      	str	r2, [r5, #0]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	f7fc f919 	bl	8001d0e <_lseek>
 8005adc:	1c43      	adds	r3, r0, #1
 8005ade:	d102      	bne.n	8005ae6 <_lseek_r+0x1e>
 8005ae0:	682b      	ldr	r3, [r5, #0]
 8005ae2:	b103      	cbz	r3, 8005ae6 <_lseek_r+0x1e>
 8005ae4:	6023      	str	r3, [r4, #0]
 8005ae6:	bd38      	pop	{r3, r4, r5, pc}
 8005ae8:	20000424 	.word	0x20000424

08005aec <_read_r>:
 8005aec:	b538      	push	{r3, r4, r5, lr}
 8005aee:	4604      	mov	r4, r0
 8005af0:	4608      	mov	r0, r1
 8005af2:	4611      	mov	r1, r2
 8005af4:	2200      	movs	r2, #0
 8005af6:	4d05      	ldr	r5, [pc, #20]	@ (8005b0c <_read_r+0x20>)
 8005af8:	602a      	str	r2, [r5, #0]
 8005afa:	461a      	mov	r2, r3
 8005afc:	f7fc f8aa 	bl	8001c54 <_read>
 8005b00:	1c43      	adds	r3, r0, #1
 8005b02:	d102      	bne.n	8005b0a <_read_r+0x1e>
 8005b04:	682b      	ldr	r3, [r5, #0]
 8005b06:	b103      	cbz	r3, 8005b0a <_read_r+0x1e>
 8005b08:	6023      	str	r3, [r4, #0]
 8005b0a:	bd38      	pop	{r3, r4, r5, pc}
 8005b0c:	20000424 	.word	0x20000424

08005b10 <_write_r>:
 8005b10:	b538      	push	{r3, r4, r5, lr}
 8005b12:	4604      	mov	r4, r0
 8005b14:	4608      	mov	r0, r1
 8005b16:	4611      	mov	r1, r2
 8005b18:	2200      	movs	r2, #0
 8005b1a:	4d05      	ldr	r5, [pc, #20]	@ (8005b30 <_write_r+0x20>)
 8005b1c:	602a      	str	r2, [r5, #0]
 8005b1e:	461a      	mov	r2, r3
 8005b20:	f7fc f8b5 	bl	8001c8e <_write>
 8005b24:	1c43      	adds	r3, r0, #1
 8005b26:	d102      	bne.n	8005b2e <_write_r+0x1e>
 8005b28:	682b      	ldr	r3, [r5, #0]
 8005b2a:	b103      	cbz	r3, 8005b2e <_write_r+0x1e>
 8005b2c:	6023      	str	r3, [r4, #0]
 8005b2e:	bd38      	pop	{r3, r4, r5, pc}
 8005b30:	20000424 	.word	0x20000424

08005b34 <__errno>:
 8005b34:	4b01      	ldr	r3, [pc, #4]	@ (8005b3c <__errno+0x8>)
 8005b36:	6818      	ldr	r0, [r3, #0]
 8005b38:	4770      	bx	lr
 8005b3a:	bf00      	nop
 8005b3c:	20000018 	.word	0x20000018

08005b40 <__libc_init_array>:
 8005b40:	b570      	push	{r4, r5, r6, lr}
 8005b42:	2600      	movs	r6, #0
 8005b44:	4d0c      	ldr	r5, [pc, #48]	@ (8005b78 <__libc_init_array+0x38>)
 8005b46:	4c0d      	ldr	r4, [pc, #52]	@ (8005b7c <__libc_init_array+0x3c>)
 8005b48:	1b64      	subs	r4, r4, r5
 8005b4a:	10a4      	asrs	r4, r4, #2
 8005b4c:	42a6      	cmp	r6, r4
 8005b4e:	d109      	bne.n	8005b64 <__libc_init_array+0x24>
 8005b50:	f002 f878 	bl	8007c44 <_init>
 8005b54:	2600      	movs	r6, #0
 8005b56:	4d0a      	ldr	r5, [pc, #40]	@ (8005b80 <__libc_init_array+0x40>)
 8005b58:	4c0a      	ldr	r4, [pc, #40]	@ (8005b84 <__libc_init_array+0x44>)
 8005b5a:	1b64      	subs	r4, r4, r5
 8005b5c:	10a4      	asrs	r4, r4, #2
 8005b5e:	42a6      	cmp	r6, r4
 8005b60:	d105      	bne.n	8005b6e <__libc_init_array+0x2e>
 8005b62:	bd70      	pop	{r4, r5, r6, pc}
 8005b64:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b68:	4798      	blx	r3
 8005b6a:	3601      	adds	r6, #1
 8005b6c:	e7ee      	b.n	8005b4c <__libc_init_array+0xc>
 8005b6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005b72:	4798      	blx	r3
 8005b74:	3601      	adds	r6, #1
 8005b76:	e7f2      	b.n	8005b5e <__libc_init_array+0x1e>
 8005b78:	080080cc 	.word	0x080080cc
 8005b7c:	080080cc 	.word	0x080080cc
 8005b80:	080080cc 	.word	0x080080cc
 8005b84:	080080d0 	.word	0x080080d0

08005b88 <__retarget_lock_init_recursive>:
 8005b88:	4770      	bx	lr

08005b8a <__retarget_lock_acquire_recursive>:
 8005b8a:	4770      	bx	lr

08005b8c <__retarget_lock_release_recursive>:
 8005b8c:	4770      	bx	lr

08005b8e <memchr>:
 8005b8e:	4603      	mov	r3, r0
 8005b90:	b510      	push	{r4, lr}
 8005b92:	b2c9      	uxtb	r1, r1
 8005b94:	4402      	add	r2, r0
 8005b96:	4293      	cmp	r3, r2
 8005b98:	4618      	mov	r0, r3
 8005b9a:	d101      	bne.n	8005ba0 <memchr+0x12>
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	e003      	b.n	8005ba8 <memchr+0x1a>
 8005ba0:	7804      	ldrb	r4, [r0, #0]
 8005ba2:	3301      	adds	r3, #1
 8005ba4:	428c      	cmp	r4, r1
 8005ba6:	d1f6      	bne.n	8005b96 <memchr+0x8>
 8005ba8:	bd10      	pop	{r4, pc}

08005baa <quorem>:
 8005baa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005bae:	6903      	ldr	r3, [r0, #16]
 8005bb0:	690c      	ldr	r4, [r1, #16]
 8005bb2:	4607      	mov	r7, r0
 8005bb4:	42a3      	cmp	r3, r4
 8005bb6:	db7e      	blt.n	8005cb6 <quorem+0x10c>
 8005bb8:	3c01      	subs	r4, #1
 8005bba:	00a3      	lsls	r3, r4, #2
 8005bbc:	f100 0514 	add.w	r5, r0, #20
 8005bc0:	f101 0814 	add.w	r8, r1, #20
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bca:	9301      	str	r3, [sp, #4]
 8005bcc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005bd0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	429a      	cmp	r2, r3
 8005bd8:	fbb2 f6f3 	udiv	r6, r2, r3
 8005bdc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005be0:	d32e      	bcc.n	8005c40 <quorem+0x96>
 8005be2:	f04f 0a00 	mov.w	sl, #0
 8005be6:	46c4      	mov	ip, r8
 8005be8:	46ae      	mov	lr, r5
 8005bea:	46d3      	mov	fp, sl
 8005bec:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005bf0:	b298      	uxth	r0, r3
 8005bf2:	fb06 a000 	mla	r0, r6, r0, sl
 8005bf6:	0c1b      	lsrs	r3, r3, #16
 8005bf8:	0c02      	lsrs	r2, r0, #16
 8005bfa:	fb06 2303 	mla	r3, r6, r3, r2
 8005bfe:	f8de 2000 	ldr.w	r2, [lr]
 8005c02:	b280      	uxth	r0, r0
 8005c04:	b292      	uxth	r2, r2
 8005c06:	1a12      	subs	r2, r2, r0
 8005c08:	445a      	add	r2, fp
 8005c0a:	f8de 0000 	ldr.w	r0, [lr]
 8005c0e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005c12:	b29b      	uxth	r3, r3
 8005c14:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005c18:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005c1c:	b292      	uxth	r2, r2
 8005c1e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005c22:	45e1      	cmp	r9, ip
 8005c24:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005c28:	f84e 2b04 	str.w	r2, [lr], #4
 8005c2c:	d2de      	bcs.n	8005bec <quorem+0x42>
 8005c2e:	9b00      	ldr	r3, [sp, #0]
 8005c30:	58eb      	ldr	r3, [r5, r3]
 8005c32:	b92b      	cbnz	r3, 8005c40 <quorem+0x96>
 8005c34:	9b01      	ldr	r3, [sp, #4]
 8005c36:	3b04      	subs	r3, #4
 8005c38:	429d      	cmp	r5, r3
 8005c3a:	461a      	mov	r2, r3
 8005c3c:	d32f      	bcc.n	8005c9e <quorem+0xf4>
 8005c3e:	613c      	str	r4, [r7, #16]
 8005c40:	4638      	mov	r0, r7
 8005c42:	f001 f981 	bl	8006f48 <__mcmp>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	db25      	blt.n	8005c96 <quorem+0xec>
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	2000      	movs	r0, #0
 8005c4e:	f858 2b04 	ldr.w	r2, [r8], #4
 8005c52:	f8d1 c000 	ldr.w	ip, [r1]
 8005c56:	fa1f fe82 	uxth.w	lr, r2
 8005c5a:	fa1f f38c 	uxth.w	r3, ip
 8005c5e:	eba3 030e 	sub.w	r3, r3, lr
 8005c62:	4403      	add	r3, r0
 8005c64:	0c12      	lsrs	r2, r2, #16
 8005c66:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005c6a:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005c6e:	b29b      	uxth	r3, r3
 8005c70:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005c74:	45c1      	cmp	r9, r8
 8005c76:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005c7a:	f841 3b04 	str.w	r3, [r1], #4
 8005c7e:	d2e6      	bcs.n	8005c4e <quorem+0xa4>
 8005c80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005c84:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005c88:	b922      	cbnz	r2, 8005c94 <quorem+0xea>
 8005c8a:	3b04      	subs	r3, #4
 8005c8c:	429d      	cmp	r5, r3
 8005c8e:	461a      	mov	r2, r3
 8005c90:	d30b      	bcc.n	8005caa <quorem+0x100>
 8005c92:	613c      	str	r4, [r7, #16]
 8005c94:	3601      	adds	r6, #1
 8005c96:	4630      	mov	r0, r6
 8005c98:	b003      	add	sp, #12
 8005c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c9e:	6812      	ldr	r2, [r2, #0]
 8005ca0:	3b04      	subs	r3, #4
 8005ca2:	2a00      	cmp	r2, #0
 8005ca4:	d1cb      	bne.n	8005c3e <quorem+0x94>
 8005ca6:	3c01      	subs	r4, #1
 8005ca8:	e7c6      	b.n	8005c38 <quorem+0x8e>
 8005caa:	6812      	ldr	r2, [r2, #0]
 8005cac:	3b04      	subs	r3, #4
 8005cae:	2a00      	cmp	r2, #0
 8005cb0:	d1ef      	bne.n	8005c92 <quorem+0xe8>
 8005cb2:	3c01      	subs	r4, #1
 8005cb4:	e7ea      	b.n	8005c8c <quorem+0xe2>
 8005cb6:	2000      	movs	r0, #0
 8005cb8:	e7ee      	b.n	8005c98 <quorem+0xee>
 8005cba:	0000      	movs	r0, r0
 8005cbc:	0000      	movs	r0, r0
	...

08005cc0 <_dtoa_r>:
 8005cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc4:	4614      	mov	r4, r2
 8005cc6:	461d      	mov	r5, r3
 8005cc8:	69c7      	ldr	r7, [r0, #28]
 8005cca:	b097      	sub	sp, #92	@ 0x5c
 8005ccc:	4681      	mov	r9, r0
 8005cce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005cd2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005cd4:	b97f      	cbnz	r7, 8005cf6 <_dtoa_r+0x36>
 8005cd6:	2010      	movs	r0, #16
 8005cd8:	f000 fe0e 	bl	80068f8 <malloc>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	f8c9 001c 	str.w	r0, [r9, #28]
 8005ce2:	b920      	cbnz	r0, 8005cee <_dtoa_r+0x2e>
 8005ce4:	21ef      	movs	r1, #239	@ 0xef
 8005ce6:	4bac      	ldr	r3, [pc, #688]	@ (8005f98 <_dtoa_r+0x2d8>)
 8005ce8:	48ac      	ldr	r0, [pc, #688]	@ (8005f9c <_dtoa_r+0x2dc>)
 8005cea:	f001 fe41 	bl	8007970 <__assert_func>
 8005cee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005cf2:	6007      	str	r7, [r0, #0]
 8005cf4:	60c7      	str	r7, [r0, #12]
 8005cf6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005cfa:	6819      	ldr	r1, [r3, #0]
 8005cfc:	b159      	cbz	r1, 8005d16 <_dtoa_r+0x56>
 8005cfe:	685a      	ldr	r2, [r3, #4]
 8005d00:	2301      	movs	r3, #1
 8005d02:	4093      	lsls	r3, r2
 8005d04:	604a      	str	r2, [r1, #4]
 8005d06:	608b      	str	r3, [r1, #8]
 8005d08:	4648      	mov	r0, r9
 8005d0a:	f000 feeb 	bl	8006ae4 <_Bfree>
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005d14:	601a      	str	r2, [r3, #0]
 8005d16:	1e2b      	subs	r3, r5, #0
 8005d18:	bfaf      	iteee	ge
 8005d1a:	2300      	movge	r3, #0
 8005d1c:	2201      	movlt	r2, #1
 8005d1e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005d22:	9307      	strlt	r3, [sp, #28]
 8005d24:	bfa8      	it	ge
 8005d26:	6033      	strge	r3, [r6, #0]
 8005d28:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005d2c:	4b9c      	ldr	r3, [pc, #624]	@ (8005fa0 <_dtoa_r+0x2e0>)
 8005d2e:	bfb8      	it	lt
 8005d30:	6032      	strlt	r2, [r6, #0]
 8005d32:	ea33 0308 	bics.w	r3, r3, r8
 8005d36:	d112      	bne.n	8005d5e <_dtoa_r+0x9e>
 8005d38:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005d3c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d3e:	6013      	str	r3, [r2, #0]
 8005d40:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005d44:	4323      	orrs	r3, r4
 8005d46:	f000 855e 	beq.w	8006806 <_dtoa_r+0xb46>
 8005d4a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8005fa4 <_dtoa_r+0x2e4>
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	f000 8560 	beq.w	8006816 <_dtoa_r+0xb56>
 8005d56:	f10a 0303 	add.w	r3, sl, #3
 8005d5a:	f000 bd5a 	b.w	8006812 <_dtoa_r+0xb52>
 8005d5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005d62:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005d66:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	f7fa fe33 	bl	80009d8 <__aeabi_dcmpeq>
 8005d72:	4607      	mov	r7, r0
 8005d74:	b158      	cbz	r0, 8005d8e <_dtoa_r+0xce>
 8005d76:	2301      	movs	r3, #1
 8005d78:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005d7a:	6013      	str	r3, [r2, #0]
 8005d7c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005d7e:	b113      	cbz	r3, 8005d86 <_dtoa_r+0xc6>
 8005d80:	4b89      	ldr	r3, [pc, #548]	@ (8005fa8 <_dtoa_r+0x2e8>)
 8005d82:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005d84:	6013      	str	r3, [r2, #0]
 8005d86:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005fac <_dtoa_r+0x2ec>
 8005d8a:	f000 bd44 	b.w	8006816 <_dtoa_r+0xb56>
 8005d8e:	ab14      	add	r3, sp, #80	@ 0x50
 8005d90:	9301      	str	r3, [sp, #4]
 8005d92:	ab15      	add	r3, sp, #84	@ 0x54
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	4648      	mov	r0, r9
 8005d98:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005d9c:	f001 f984 	bl	80070a8 <__d2b>
 8005da0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005da4:	9003      	str	r0, [sp, #12]
 8005da6:	2e00      	cmp	r6, #0
 8005da8:	d078      	beq.n	8005e9c <_dtoa_r+0x1dc>
 8005daa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005dae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005db0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005db4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005db8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005dbc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005dc0:	9712      	str	r7, [sp, #72]	@ 0x48
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	2200      	movs	r2, #0
 8005dc6:	4b7a      	ldr	r3, [pc, #488]	@ (8005fb0 <_dtoa_r+0x2f0>)
 8005dc8:	f7fa f9e6 	bl	8000198 <__aeabi_dsub>
 8005dcc:	a36c      	add	r3, pc, #432	@ (adr r3, 8005f80 <_dtoa_r+0x2c0>)
 8005dce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dd2:	f7fa fb99 	bl	8000508 <__aeabi_dmul>
 8005dd6:	a36c      	add	r3, pc, #432	@ (adr r3, 8005f88 <_dtoa_r+0x2c8>)
 8005dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ddc:	f7fa f9de 	bl	800019c <__adddf3>
 8005de0:	4604      	mov	r4, r0
 8005de2:	4630      	mov	r0, r6
 8005de4:	460d      	mov	r5, r1
 8005de6:	f7fa fb25 	bl	8000434 <__aeabi_i2d>
 8005dea:	a369      	add	r3, pc, #420	@ (adr r3, 8005f90 <_dtoa_r+0x2d0>)
 8005dec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df0:	f7fa fb8a 	bl	8000508 <__aeabi_dmul>
 8005df4:	4602      	mov	r2, r0
 8005df6:	460b      	mov	r3, r1
 8005df8:	4620      	mov	r0, r4
 8005dfa:	4629      	mov	r1, r5
 8005dfc:	f7fa f9ce 	bl	800019c <__adddf3>
 8005e00:	4604      	mov	r4, r0
 8005e02:	460d      	mov	r5, r1
 8005e04:	f7fa fe30 	bl	8000a68 <__aeabi_d2iz>
 8005e08:	2200      	movs	r2, #0
 8005e0a:	4607      	mov	r7, r0
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	4620      	mov	r0, r4
 8005e10:	4629      	mov	r1, r5
 8005e12:	f7fa fdeb 	bl	80009ec <__aeabi_dcmplt>
 8005e16:	b140      	cbz	r0, 8005e2a <_dtoa_r+0x16a>
 8005e18:	4638      	mov	r0, r7
 8005e1a:	f7fa fb0b 	bl	8000434 <__aeabi_i2d>
 8005e1e:	4622      	mov	r2, r4
 8005e20:	462b      	mov	r3, r5
 8005e22:	f7fa fdd9 	bl	80009d8 <__aeabi_dcmpeq>
 8005e26:	b900      	cbnz	r0, 8005e2a <_dtoa_r+0x16a>
 8005e28:	3f01      	subs	r7, #1
 8005e2a:	2f16      	cmp	r7, #22
 8005e2c:	d854      	bhi.n	8005ed8 <_dtoa_r+0x218>
 8005e2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005e32:	4b60      	ldr	r3, [pc, #384]	@ (8005fb4 <_dtoa_r+0x2f4>)
 8005e34:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e3c:	f7fa fdd6 	bl	80009ec <__aeabi_dcmplt>
 8005e40:	2800      	cmp	r0, #0
 8005e42:	d04b      	beq.n	8005edc <_dtoa_r+0x21c>
 8005e44:	2300      	movs	r3, #0
 8005e46:	3f01      	subs	r7, #1
 8005e48:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005e4a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005e4c:	1b9b      	subs	r3, r3, r6
 8005e4e:	1e5a      	subs	r2, r3, #1
 8005e50:	bf49      	itett	mi
 8005e52:	f1c3 0301 	rsbmi	r3, r3, #1
 8005e56:	2300      	movpl	r3, #0
 8005e58:	9304      	strmi	r3, [sp, #16]
 8005e5a:	2300      	movmi	r3, #0
 8005e5c:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e5e:	bf54      	ite	pl
 8005e60:	9304      	strpl	r3, [sp, #16]
 8005e62:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005e64:	2f00      	cmp	r7, #0
 8005e66:	db3b      	blt.n	8005ee0 <_dtoa_r+0x220>
 8005e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e6a:	970e      	str	r7, [sp, #56]	@ 0x38
 8005e6c:	443b      	add	r3, r7
 8005e6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e70:	2300      	movs	r3, #0
 8005e72:	930a      	str	r3, [sp, #40]	@ 0x28
 8005e74:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e76:	2b09      	cmp	r3, #9
 8005e78:	d865      	bhi.n	8005f46 <_dtoa_r+0x286>
 8005e7a:	2b05      	cmp	r3, #5
 8005e7c:	bfc4      	itt	gt
 8005e7e:	3b04      	subgt	r3, #4
 8005e80:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005e82:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005e84:	bfc8      	it	gt
 8005e86:	2400      	movgt	r4, #0
 8005e88:	f1a3 0302 	sub.w	r3, r3, #2
 8005e8c:	bfd8      	it	le
 8005e8e:	2401      	movle	r4, #1
 8005e90:	2b03      	cmp	r3, #3
 8005e92:	d864      	bhi.n	8005f5e <_dtoa_r+0x29e>
 8005e94:	e8df f003 	tbb	[pc, r3]
 8005e98:	2c385553 	.word	0x2c385553
 8005e9c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005ea0:	441e      	add	r6, r3
 8005ea2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005ea6:	2b20      	cmp	r3, #32
 8005ea8:	bfc1      	itttt	gt
 8005eaa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005eae:	fa08 f803 	lslgt.w	r8, r8, r3
 8005eb2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005eb6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005eba:	bfd6      	itet	le
 8005ebc:	f1c3 0320 	rsble	r3, r3, #32
 8005ec0:	ea48 0003 	orrgt.w	r0, r8, r3
 8005ec4:	fa04 f003 	lslle.w	r0, r4, r3
 8005ec8:	f7fa faa4 	bl	8000414 <__aeabi_ui2d>
 8005ecc:	2201      	movs	r2, #1
 8005ece:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005ed2:	3e01      	subs	r6, #1
 8005ed4:	9212      	str	r2, [sp, #72]	@ 0x48
 8005ed6:	e774      	b.n	8005dc2 <_dtoa_r+0x102>
 8005ed8:	2301      	movs	r3, #1
 8005eda:	e7b5      	b.n	8005e48 <_dtoa_r+0x188>
 8005edc:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005ede:	e7b4      	b.n	8005e4a <_dtoa_r+0x18a>
 8005ee0:	9b04      	ldr	r3, [sp, #16]
 8005ee2:	1bdb      	subs	r3, r3, r7
 8005ee4:	9304      	str	r3, [sp, #16]
 8005ee6:	427b      	negs	r3, r7
 8005ee8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005eea:	2300      	movs	r3, #0
 8005eec:	930e      	str	r3, [sp, #56]	@ 0x38
 8005eee:	e7c1      	b.n	8005e74 <_dtoa_r+0x1b4>
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005ef4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ef6:	eb07 0b03 	add.w	fp, r7, r3
 8005efa:	f10b 0301 	add.w	r3, fp, #1
 8005efe:	2b01      	cmp	r3, #1
 8005f00:	9308      	str	r3, [sp, #32]
 8005f02:	bfb8      	it	lt
 8005f04:	2301      	movlt	r3, #1
 8005f06:	e006      	b.n	8005f16 <_dtoa_r+0x256>
 8005f08:	2301      	movs	r3, #1
 8005f0a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	dd28      	ble.n	8005f64 <_dtoa_r+0x2a4>
 8005f12:	469b      	mov	fp, r3
 8005f14:	9308      	str	r3, [sp, #32]
 8005f16:	2100      	movs	r1, #0
 8005f18:	2204      	movs	r2, #4
 8005f1a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005f1e:	f102 0514 	add.w	r5, r2, #20
 8005f22:	429d      	cmp	r5, r3
 8005f24:	d926      	bls.n	8005f74 <_dtoa_r+0x2b4>
 8005f26:	6041      	str	r1, [r0, #4]
 8005f28:	4648      	mov	r0, r9
 8005f2a:	f000 fd9b 	bl	8006a64 <_Balloc>
 8005f2e:	4682      	mov	sl, r0
 8005f30:	2800      	cmp	r0, #0
 8005f32:	d143      	bne.n	8005fbc <_dtoa_r+0x2fc>
 8005f34:	4602      	mov	r2, r0
 8005f36:	f240 11af 	movw	r1, #431	@ 0x1af
 8005f3a:	4b1f      	ldr	r3, [pc, #124]	@ (8005fb8 <_dtoa_r+0x2f8>)
 8005f3c:	e6d4      	b.n	8005ce8 <_dtoa_r+0x28>
 8005f3e:	2300      	movs	r3, #0
 8005f40:	e7e3      	b.n	8005f0a <_dtoa_r+0x24a>
 8005f42:	2300      	movs	r3, #0
 8005f44:	e7d5      	b.n	8005ef2 <_dtoa_r+0x232>
 8005f46:	2401      	movs	r4, #1
 8005f48:	2300      	movs	r3, #0
 8005f4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8005f4c:	9320      	str	r3, [sp, #128]	@ 0x80
 8005f4e:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005f52:	2200      	movs	r2, #0
 8005f54:	2312      	movs	r3, #18
 8005f56:	f8cd b020 	str.w	fp, [sp, #32]
 8005f5a:	9221      	str	r2, [sp, #132]	@ 0x84
 8005f5c:	e7db      	b.n	8005f16 <_dtoa_r+0x256>
 8005f5e:	2301      	movs	r3, #1
 8005f60:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005f62:	e7f4      	b.n	8005f4e <_dtoa_r+0x28e>
 8005f64:	f04f 0b01 	mov.w	fp, #1
 8005f68:	465b      	mov	r3, fp
 8005f6a:	f8cd b020 	str.w	fp, [sp, #32]
 8005f6e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8005f72:	e7d0      	b.n	8005f16 <_dtoa_r+0x256>
 8005f74:	3101      	adds	r1, #1
 8005f76:	0052      	lsls	r2, r2, #1
 8005f78:	e7d1      	b.n	8005f1e <_dtoa_r+0x25e>
 8005f7a:	bf00      	nop
 8005f7c:	f3af 8000 	nop.w
 8005f80:	636f4361 	.word	0x636f4361
 8005f84:	3fd287a7 	.word	0x3fd287a7
 8005f88:	8b60c8b3 	.word	0x8b60c8b3
 8005f8c:	3fc68a28 	.word	0x3fc68a28
 8005f90:	509f79fb 	.word	0x509f79fb
 8005f94:	3fd34413 	.word	0x3fd34413
 8005f98:	08007d8d 	.word	0x08007d8d
 8005f9c:	08007da4 	.word	0x08007da4
 8005fa0:	7ff00000 	.word	0x7ff00000
 8005fa4:	08007d89 	.word	0x08007d89
 8005fa8:	08007d5d 	.word	0x08007d5d
 8005fac:	08007d5c 	.word	0x08007d5c
 8005fb0:	3ff80000 	.word	0x3ff80000
 8005fb4:	08007ef8 	.word	0x08007ef8
 8005fb8:	08007dfc 	.word	0x08007dfc
 8005fbc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005fc0:	6018      	str	r0, [r3, #0]
 8005fc2:	9b08      	ldr	r3, [sp, #32]
 8005fc4:	2b0e      	cmp	r3, #14
 8005fc6:	f200 80a1 	bhi.w	800610c <_dtoa_r+0x44c>
 8005fca:	2c00      	cmp	r4, #0
 8005fcc:	f000 809e 	beq.w	800610c <_dtoa_r+0x44c>
 8005fd0:	2f00      	cmp	r7, #0
 8005fd2:	dd33      	ble.n	800603c <_dtoa_r+0x37c>
 8005fd4:	4b9c      	ldr	r3, [pc, #624]	@ (8006248 <_dtoa_r+0x588>)
 8005fd6:	f007 020f 	and.w	r2, r7, #15
 8005fda:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fde:	05f8      	lsls	r0, r7, #23
 8005fe0:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005fe4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005fe8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005fec:	d516      	bpl.n	800601c <_dtoa_r+0x35c>
 8005fee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ff2:	4b96      	ldr	r3, [pc, #600]	@ (800624c <_dtoa_r+0x58c>)
 8005ff4:	2603      	movs	r6, #3
 8005ff6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ffa:	f7fa fbaf 	bl	800075c <__aeabi_ddiv>
 8005ffe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006002:	f004 040f 	and.w	r4, r4, #15
 8006006:	4d91      	ldr	r5, [pc, #580]	@ (800624c <_dtoa_r+0x58c>)
 8006008:	b954      	cbnz	r4, 8006020 <_dtoa_r+0x360>
 800600a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800600e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006012:	f7fa fba3 	bl	800075c <__aeabi_ddiv>
 8006016:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800601a:	e028      	b.n	800606e <_dtoa_r+0x3ae>
 800601c:	2602      	movs	r6, #2
 800601e:	e7f2      	b.n	8006006 <_dtoa_r+0x346>
 8006020:	07e1      	lsls	r1, r4, #31
 8006022:	d508      	bpl.n	8006036 <_dtoa_r+0x376>
 8006024:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006028:	e9d5 2300 	ldrd	r2, r3, [r5]
 800602c:	f7fa fa6c 	bl	8000508 <__aeabi_dmul>
 8006030:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006034:	3601      	adds	r6, #1
 8006036:	1064      	asrs	r4, r4, #1
 8006038:	3508      	adds	r5, #8
 800603a:	e7e5      	b.n	8006008 <_dtoa_r+0x348>
 800603c:	f000 80af 	beq.w	800619e <_dtoa_r+0x4de>
 8006040:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006044:	427c      	negs	r4, r7
 8006046:	4b80      	ldr	r3, [pc, #512]	@ (8006248 <_dtoa_r+0x588>)
 8006048:	f004 020f 	and.w	r2, r4, #15
 800604c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006054:	f7fa fa58 	bl	8000508 <__aeabi_dmul>
 8006058:	2602      	movs	r6, #2
 800605a:	2300      	movs	r3, #0
 800605c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006060:	4d7a      	ldr	r5, [pc, #488]	@ (800624c <_dtoa_r+0x58c>)
 8006062:	1124      	asrs	r4, r4, #4
 8006064:	2c00      	cmp	r4, #0
 8006066:	f040 808f 	bne.w	8006188 <_dtoa_r+0x4c8>
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1d3      	bne.n	8006016 <_dtoa_r+0x356>
 800606e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006072:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006074:	2b00      	cmp	r3, #0
 8006076:	f000 8094 	beq.w	80061a2 <_dtoa_r+0x4e2>
 800607a:	2200      	movs	r2, #0
 800607c:	4620      	mov	r0, r4
 800607e:	4629      	mov	r1, r5
 8006080:	4b73      	ldr	r3, [pc, #460]	@ (8006250 <_dtoa_r+0x590>)
 8006082:	f7fa fcb3 	bl	80009ec <__aeabi_dcmplt>
 8006086:	2800      	cmp	r0, #0
 8006088:	f000 808b 	beq.w	80061a2 <_dtoa_r+0x4e2>
 800608c:	9b08      	ldr	r3, [sp, #32]
 800608e:	2b00      	cmp	r3, #0
 8006090:	f000 8087 	beq.w	80061a2 <_dtoa_r+0x4e2>
 8006094:	f1bb 0f00 	cmp.w	fp, #0
 8006098:	dd34      	ble.n	8006104 <_dtoa_r+0x444>
 800609a:	4620      	mov	r0, r4
 800609c:	2200      	movs	r2, #0
 800609e:	4629      	mov	r1, r5
 80060a0:	4b6c      	ldr	r3, [pc, #432]	@ (8006254 <_dtoa_r+0x594>)
 80060a2:	f7fa fa31 	bl	8000508 <__aeabi_dmul>
 80060a6:	465c      	mov	r4, fp
 80060a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80060ac:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80060b0:	3601      	adds	r6, #1
 80060b2:	4630      	mov	r0, r6
 80060b4:	f7fa f9be 	bl	8000434 <__aeabi_i2d>
 80060b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80060bc:	f7fa fa24 	bl	8000508 <__aeabi_dmul>
 80060c0:	2200      	movs	r2, #0
 80060c2:	4b65      	ldr	r3, [pc, #404]	@ (8006258 <_dtoa_r+0x598>)
 80060c4:	f7fa f86a 	bl	800019c <__adddf3>
 80060c8:	4605      	mov	r5, r0
 80060ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80060ce:	2c00      	cmp	r4, #0
 80060d0:	d16a      	bne.n	80061a8 <_dtoa_r+0x4e8>
 80060d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060d6:	2200      	movs	r2, #0
 80060d8:	4b60      	ldr	r3, [pc, #384]	@ (800625c <_dtoa_r+0x59c>)
 80060da:	f7fa f85d 	bl	8000198 <__aeabi_dsub>
 80060de:	4602      	mov	r2, r0
 80060e0:	460b      	mov	r3, r1
 80060e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80060e6:	462a      	mov	r2, r5
 80060e8:	4633      	mov	r3, r6
 80060ea:	f7fa fc9d 	bl	8000a28 <__aeabi_dcmpgt>
 80060ee:	2800      	cmp	r0, #0
 80060f0:	f040 8298 	bne.w	8006624 <_dtoa_r+0x964>
 80060f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80060f8:	462a      	mov	r2, r5
 80060fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80060fe:	f7fa fc75 	bl	80009ec <__aeabi_dcmplt>
 8006102:	bb38      	cbnz	r0, 8006154 <_dtoa_r+0x494>
 8006104:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006108:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800610c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800610e:	2b00      	cmp	r3, #0
 8006110:	f2c0 8157 	blt.w	80063c2 <_dtoa_r+0x702>
 8006114:	2f0e      	cmp	r7, #14
 8006116:	f300 8154 	bgt.w	80063c2 <_dtoa_r+0x702>
 800611a:	4b4b      	ldr	r3, [pc, #300]	@ (8006248 <_dtoa_r+0x588>)
 800611c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006120:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006124:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006128:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800612a:	2b00      	cmp	r3, #0
 800612c:	f280 80e5 	bge.w	80062fa <_dtoa_r+0x63a>
 8006130:	9b08      	ldr	r3, [sp, #32]
 8006132:	2b00      	cmp	r3, #0
 8006134:	f300 80e1 	bgt.w	80062fa <_dtoa_r+0x63a>
 8006138:	d10c      	bne.n	8006154 <_dtoa_r+0x494>
 800613a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800613e:	2200      	movs	r2, #0
 8006140:	4b46      	ldr	r3, [pc, #280]	@ (800625c <_dtoa_r+0x59c>)
 8006142:	f7fa f9e1 	bl	8000508 <__aeabi_dmul>
 8006146:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800614a:	f7fa fc63 	bl	8000a14 <__aeabi_dcmpge>
 800614e:	2800      	cmp	r0, #0
 8006150:	f000 8266 	beq.w	8006620 <_dtoa_r+0x960>
 8006154:	2400      	movs	r4, #0
 8006156:	4625      	mov	r5, r4
 8006158:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800615a:	4656      	mov	r6, sl
 800615c:	ea6f 0803 	mvn.w	r8, r3
 8006160:	2700      	movs	r7, #0
 8006162:	4621      	mov	r1, r4
 8006164:	4648      	mov	r0, r9
 8006166:	f000 fcbd 	bl	8006ae4 <_Bfree>
 800616a:	2d00      	cmp	r5, #0
 800616c:	f000 80bd 	beq.w	80062ea <_dtoa_r+0x62a>
 8006170:	b12f      	cbz	r7, 800617e <_dtoa_r+0x4be>
 8006172:	42af      	cmp	r7, r5
 8006174:	d003      	beq.n	800617e <_dtoa_r+0x4be>
 8006176:	4639      	mov	r1, r7
 8006178:	4648      	mov	r0, r9
 800617a:	f000 fcb3 	bl	8006ae4 <_Bfree>
 800617e:	4629      	mov	r1, r5
 8006180:	4648      	mov	r0, r9
 8006182:	f000 fcaf 	bl	8006ae4 <_Bfree>
 8006186:	e0b0      	b.n	80062ea <_dtoa_r+0x62a>
 8006188:	07e2      	lsls	r2, r4, #31
 800618a:	d505      	bpl.n	8006198 <_dtoa_r+0x4d8>
 800618c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006190:	f7fa f9ba 	bl	8000508 <__aeabi_dmul>
 8006194:	2301      	movs	r3, #1
 8006196:	3601      	adds	r6, #1
 8006198:	1064      	asrs	r4, r4, #1
 800619a:	3508      	adds	r5, #8
 800619c:	e762      	b.n	8006064 <_dtoa_r+0x3a4>
 800619e:	2602      	movs	r6, #2
 80061a0:	e765      	b.n	800606e <_dtoa_r+0x3ae>
 80061a2:	46b8      	mov	r8, r7
 80061a4:	9c08      	ldr	r4, [sp, #32]
 80061a6:	e784      	b.n	80060b2 <_dtoa_r+0x3f2>
 80061a8:	4b27      	ldr	r3, [pc, #156]	@ (8006248 <_dtoa_r+0x588>)
 80061aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80061ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80061b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80061b4:	4454      	add	r4, sl
 80061b6:	2900      	cmp	r1, #0
 80061b8:	d054      	beq.n	8006264 <_dtoa_r+0x5a4>
 80061ba:	2000      	movs	r0, #0
 80061bc:	4928      	ldr	r1, [pc, #160]	@ (8006260 <_dtoa_r+0x5a0>)
 80061be:	f7fa facd 	bl	800075c <__aeabi_ddiv>
 80061c2:	4633      	mov	r3, r6
 80061c4:	462a      	mov	r2, r5
 80061c6:	f7f9 ffe7 	bl	8000198 <__aeabi_dsub>
 80061ca:	4656      	mov	r6, sl
 80061cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061d4:	f7fa fc48 	bl	8000a68 <__aeabi_d2iz>
 80061d8:	4605      	mov	r5, r0
 80061da:	f7fa f92b 	bl	8000434 <__aeabi_i2d>
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80061e6:	f7f9 ffd7 	bl	8000198 <__aeabi_dsub>
 80061ea:	4602      	mov	r2, r0
 80061ec:	460b      	mov	r3, r1
 80061ee:	3530      	adds	r5, #48	@ 0x30
 80061f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80061f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80061f8:	f806 5b01 	strb.w	r5, [r6], #1
 80061fc:	f7fa fbf6 	bl	80009ec <__aeabi_dcmplt>
 8006200:	2800      	cmp	r0, #0
 8006202:	d172      	bne.n	80062ea <_dtoa_r+0x62a>
 8006204:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006208:	2000      	movs	r0, #0
 800620a:	4911      	ldr	r1, [pc, #68]	@ (8006250 <_dtoa_r+0x590>)
 800620c:	f7f9 ffc4 	bl	8000198 <__aeabi_dsub>
 8006210:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006214:	f7fa fbea 	bl	80009ec <__aeabi_dcmplt>
 8006218:	2800      	cmp	r0, #0
 800621a:	f040 80b4 	bne.w	8006386 <_dtoa_r+0x6c6>
 800621e:	42a6      	cmp	r6, r4
 8006220:	f43f af70 	beq.w	8006104 <_dtoa_r+0x444>
 8006224:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006228:	2200      	movs	r2, #0
 800622a:	4b0a      	ldr	r3, [pc, #40]	@ (8006254 <_dtoa_r+0x594>)
 800622c:	f7fa f96c 	bl	8000508 <__aeabi_dmul>
 8006230:	2200      	movs	r2, #0
 8006232:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006236:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800623a:	4b06      	ldr	r3, [pc, #24]	@ (8006254 <_dtoa_r+0x594>)
 800623c:	f7fa f964 	bl	8000508 <__aeabi_dmul>
 8006240:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006244:	e7c4      	b.n	80061d0 <_dtoa_r+0x510>
 8006246:	bf00      	nop
 8006248:	08007ef8 	.word	0x08007ef8
 800624c:	08007ed0 	.word	0x08007ed0
 8006250:	3ff00000 	.word	0x3ff00000
 8006254:	40240000 	.word	0x40240000
 8006258:	401c0000 	.word	0x401c0000
 800625c:	40140000 	.word	0x40140000
 8006260:	3fe00000 	.word	0x3fe00000
 8006264:	4631      	mov	r1, r6
 8006266:	4628      	mov	r0, r5
 8006268:	f7fa f94e 	bl	8000508 <__aeabi_dmul>
 800626c:	4656      	mov	r6, sl
 800626e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006272:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006274:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006278:	f7fa fbf6 	bl	8000a68 <__aeabi_d2iz>
 800627c:	4605      	mov	r5, r0
 800627e:	f7fa f8d9 	bl	8000434 <__aeabi_i2d>
 8006282:	4602      	mov	r2, r0
 8006284:	460b      	mov	r3, r1
 8006286:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800628a:	f7f9 ff85 	bl	8000198 <__aeabi_dsub>
 800628e:	4602      	mov	r2, r0
 8006290:	460b      	mov	r3, r1
 8006292:	3530      	adds	r5, #48	@ 0x30
 8006294:	f806 5b01 	strb.w	r5, [r6], #1
 8006298:	42a6      	cmp	r6, r4
 800629a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800629e:	f04f 0200 	mov.w	r2, #0
 80062a2:	d124      	bne.n	80062ee <_dtoa_r+0x62e>
 80062a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80062a8:	4bae      	ldr	r3, [pc, #696]	@ (8006564 <_dtoa_r+0x8a4>)
 80062aa:	f7f9 ff77 	bl	800019c <__adddf3>
 80062ae:	4602      	mov	r2, r0
 80062b0:	460b      	mov	r3, r1
 80062b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062b6:	f7fa fbb7 	bl	8000a28 <__aeabi_dcmpgt>
 80062ba:	2800      	cmp	r0, #0
 80062bc:	d163      	bne.n	8006386 <_dtoa_r+0x6c6>
 80062be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80062c2:	2000      	movs	r0, #0
 80062c4:	49a7      	ldr	r1, [pc, #668]	@ (8006564 <_dtoa_r+0x8a4>)
 80062c6:	f7f9 ff67 	bl	8000198 <__aeabi_dsub>
 80062ca:	4602      	mov	r2, r0
 80062cc:	460b      	mov	r3, r1
 80062ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062d2:	f7fa fb8b 	bl	80009ec <__aeabi_dcmplt>
 80062d6:	2800      	cmp	r0, #0
 80062d8:	f43f af14 	beq.w	8006104 <_dtoa_r+0x444>
 80062dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80062de:	1e73      	subs	r3, r6, #1
 80062e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80062e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80062e6:	2b30      	cmp	r3, #48	@ 0x30
 80062e8:	d0f8      	beq.n	80062dc <_dtoa_r+0x61c>
 80062ea:	4647      	mov	r7, r8
 80062ec:	e03b      	b.n	8006366 <_dtoa_r+0x6a6>
 80062ee:	4b9e      	ldr	r3, [pc, #632]	@ (8006568 <_dtoa_r+0x8a8>)
 80062f0:	f7fa f90a 	bl	8000508 <__aeabi_dmul>
 80062f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80062f8:	e7bc      	b.n	8006274 <_dtoa_r+0x5b4>
 80062fa:	4656      	mov	r6, sl
 80062fc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006300:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006304:	4620      	mov	r0, r4
 8006306:	4629      	mov	r1, r5
 8006308:	f7fa fa28 	bl	800075c <__aeabi_ddiv>
 800630c:	f7fa fbac 	bl	8000a68 <__aeabi_d2iz>
 8006310:	4680      	mov	r8, r0
 8006312:	f7fa f88f 	bl	8000434 <__aeabi_i2d>
 8006316:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800631a:	f7fa f8f5 	bl	8000508 <__aeabi_dmul>
 800631e:	4602      	mov	r2, r0
 8006320:	460b      	mov	r3, r1
 8006322:	4620      	mov	r0, r4
 8006324:	4629      	mov	r1, r5
 8006326:	f7f9 ff37 	bl	8000198 <__aeabi_dsub>
 800632a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800632e:	9d08      	ldr	r5, [sp, #32]
 8006330:	f806 4b01 	strb.w	r4, [r6], #1
 8006334:	eba6 040a 	sub.w	r4, r6, sl
 8006338:	42a5      	cmp	r5, r4
 800633a:	4602      	mov	r2, r0
 800633c:	460b      	mov	r3, r1
 800633e:	d133      	bne.n	80063a8 <_dtoa_r+0x6e8>
 8006340:	f7f9 ff2c 	bl	800019c <__adddf3>
 8006344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006348:	4604      	mov	r4, r0
 800634a:	460d      	mov	r5, r1
 800634c:	f7fa fb6c 	bl	8000a28 <__aeabi_dcmpgt>
 8006350:	b9c0      	cbnz	r0, 8006384 <_dtoa_r+0x6c4>
 8006352:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006356:	4620      	mov	r0, r4
 8006358:	4629      	mov	r1, r5
 800635a:	f7fa fb3d 	bl	80009d8 <__aeabi_dcmpeq>
 800635e:	b110      	cbz	r0, 8006366 <_dtoa_r+0x6a6>
 8006360:	f018 0f01 	tst.w	r8, #1
 8006364:	d10e      	bne.n	8006384 <_dtoa_r+0x6c4>
 8006366:	4648      	mov	r0, r9
 8006368:	9903      	ldr	r1, [sp, #12]
 800636a:	f000 fbbb 	bl	8006ae4 <_Bfree>
 800636e:	2300      	movs	r3, #0
 8006370:	7033      	strb	r3, [r6, #0]
 8006372:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006374:	3701      	adds	r7, #1
 8006376:	601f      	str	r7, [r3, #0]
 8006378:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800637a:	2b00      	cmp	r3, #0
 800637c:	f000 824b 	beq.w	8006816 <_dtoa_r+0xb56>
 8006380:	601e      	str	r6, [r3, #0]
 8006382:	e248      	b.n	8006816 <_dtoa_r+0xb56>
 8006384:	46b8      	mov	r8, r7
 8006386:	4633      	mov	r3, r6
 8006388:	461e      	mov	r6, r3
 800638a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800638e:	2a39      	cmp	r2, #57	@ 0x39
 8006390:	d106      	bne.n	80063a0 <_dtoa_r+0x6e0>
 8006392:	459a      	cmp	sl, r3
 8006394:	d1f8      	bne.n	8006388 <_dtoa_r+0x6c8>
 8006396:	2230      	movs	r2, #48	@ 0x30
 8006398:	f108 0801 	add.w	r8, r8, #1
 800639c:	f88a 2000 	strb.w	r2, [sl]
 80063a0:	781a      	ldrb	r2, [r3, #0]
 80063a2:	3201      	adds	r2, #1
 80063a4:	701a      	strb	r2, [r3, #0]
 80063a6:	e7a0      	b.n	80062ea <_dtoa_r+0x62a>
 80063a8:	2200      	movs	r2, #0
 80063aa:	4b6f      	ldr	r3, [pc, #444]	@ (8006568 <_dtoa_r+0x8a8>)
 80063ac:	f7fa f8ac 	bl	8000508 <__aeabi_dmul>
 80063b0:	2200      	movs	r2, #0
 80063b2:	2300      	movs	r3, #0
 80063b4:	4604      	mov	r4, r0
 80063b6:	460d      	mov	r5, r1
 80063b8:	f7fa fb0e 	bl	80009d8 <__aeabi_dcmpeq>
 80063bc:	2800      	cmp	r0, #0
 80063be:	d09f      	beq.n	8006300 <_dtoa_r+0x640>
 80063c0:	e7d1      	b.n	8006366 <_dtoa_r+0x6a6>
 80063c2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80063c4:	2a00      	cmp	r2, #0
 80063c6:	f000 80ea 	beq.w	800659e <_dtoa_r+0x8de>
 80063ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80063cc:	2a01      	cmp	r2, #1
 80063ce:	f300 80cd 	bgt.w	800656c <_dtoa_r+0x8ac>
 80063d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80063d4:	2a00      	cmp	r2, #0
 80063d6:	f000 80c1 	beq.w	800655c <_dtoa_r+0x89c>
 80063da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80063de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80063e0:	9e04      	ldr	r6, [sp, #16]
 80063e2:	9a04      	ldr	r2, [sp, #16]
 80063e4:	2101      	movs	r1, #1
 80063e6:	441a      	add	r2, r3
 80063e8:	9204      	str	r2, [sp, #16]
 80063ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80063ec:	4648      	mov	r0, r9
 80063ee:	441a      	add	r2, r3
 80063f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80063f2:	f000 fc2b 	bl	8006c4c <__i2b>
 80063f6:	4605      	mov	r5, r0
 80063f8:	b166      	cbz	r6, 8006414 <_dtoa_r+0x754>
 80063fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	dd09      	ble.n	8006414 <_dtoa_r+0x754>
 8006400:	42b3      	cmp	r3, r6
 8006402:	bfa8      	it	ge
 8006404:	4633      	movge	r3, r6
 8006406:	9a04      	ldr	r2, [sp, #16]
 8006408:	1af6      	subs	r6, r6, r3
 800640a:	1ad2      	subs	r2, r2, r3
 800640c:	9204      	str	r2, [sp, #16]
 800640e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006410:	1ad3      	subs	r3, r2, r3
 8006412:	9309      	str	r3, [sp, #36]	@ 0x24
 8006414:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006416:	b30b      	cbz	r3, 800645c <_dtoa_r+0x79c>
 8006418:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 80c6 	beq.w	80065ac <_dtoa_r+0x8ec>
 8006420:	2c00      	cmp	r4, #0
 8006422:	f000 80c0 	beq.w	80065a6 <_dtoa_r+0x8e6>
 8006426:	4629      	mov	r1, r5
 8006428:	4622      	mov	r2, r4
 800642a:	4648      	mov	r0, r9
 800642c:	f000 fcc6 	bl	8006dbc <__pow5mult>
 8006430:	9a03      	ldr	r2, [sp, #12]
 8006432:	4601      	mov	r1, r0
 8006434:	4605      	mov	r5, r0
 8006436:	4648      	mov	r0, r9
 8006438:	f000 fc1e 	bl	8006c78 <__multiply>
 800643c:	9903      	ldr	r1, [sp, #12]
 800643e:	4680      	mov	r8, r0
 8006440:	4648      	mov	r0, r9
 8006442:	f000 fb4f 	bl	8006ae4 <_Bfree>
 8006446:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006448:	1b1b      	subs	r3, r3, r4
 800644a:	930a      	str	r3, [sp, #40]	@ 0x28
 800644c:	f000 80b1 	beq.w	80065b2 <_dtoa_r+0x8f2>
 8006450:	4641      	mov	r1, r8
 8006452:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006454:	4648      	mov	r0, r9
 8006456:	f000 fcb1 	bl	8006dbc <__pow5mult>
 800645a:	9003      	str	r0, [sp, #12]
 800645c:	2101      	movs	r1, #1
 800645e:	4648      	mov	r0, r9
 8006460:	f000 fbf4 	bl	8006c4c <__i2b>
 8006464:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006466:	4604      	mov	r4, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 81d8 	beq.w	800681e <_dtoa_r+0xb5e>
 800646e:	461a      	mov	r2, r3
 8006470:	4601      	mov	r1, r0
 8006472:	4648      	mov	r0, r9
 8006474:	f000 fca2 	bl	8006dbc <__pow5mult>
 8006478:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800647a:	4604      	mov	r4, r0
 800647c:	2b01      	cmp	r3, #1
 800647e:	f300 809f 	bgt.w	80065c0 <_dtoa_r+0x900>
 8006482:	9b06      	ldr	r3, [sp, #24]
 8006484:	2b00      	cmp	r3, #0
 8006486:	f040 8097 	bne.w	80065b8 <_dtoa_r+0x8f8>
 800648a:	9b07      	ldr	r3, [sp, #28]
 800648c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006490:	2b00      	cmp	r3, #0
 8006492:	f040 8093 	bne.w	80065bc <_dtoa_r+0x8fc>
 8006496:	9b07      	ldr	r3, [sp, #28]
 8006498:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800649c:	0d1b      	lsrs	r3, r3, #20
 800649e:	051b      	lsls	r3, r3, #20
 80064a0:	b133      	cbz	r3, 80064b0 <_dtoa_r+0x7f0>
 80064a2:	9b04      	ldr	r3, [sp, #16]
 80064a4:	3301      	adds	r3, #1
 80064a6:	9304      	str	r3, [sp, #16]
 80064a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064aa:	3301      	adds	r3, #1
 80064ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80064ae:	2301      	movs	r3, #1
 80064b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80064b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	f000 81b8 	beq.w	800682a <_dtoa_r+0xb6a>
 80064ba:	6923      	ldr	r3, [r4, #16]
 80064bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80064c0:	6918      	ldr	r0, [r3, #16]
 80064c2:	f000 fb77 	bl	8006bb4 <__hi0bits>
 80064c6:	f1c0 0020 	rsb	r0, r0, #32
 80064ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064cc:	4418      	add	r0, r3
 80064ce:	f010 001f 	ands.w	r0, r0, #31
 80064d2:	f000 8082 	beq.w	80065da <_dtoa_r+0x91a>
 80064d6:	f1c0 0320 	rsb	r3, r0, #32
 80064da:	2b04      	cmp	r3, #4
 80064dc:	dd73      	ble.n	80065c6 <_dtoa_r+0x906>
 80064de:	9b04      	ldr	r3, [sp, #16]
 80064e0:	f1c0 001c 	rsb	r0, r0, #28
 80064e4:	4403      	add	r3, r0
 80064e6:	9304      	str	r3, [sp, #16]
 80064e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80064ea:	4406      	add	r6, r0
 80064ec:	4403      	add	r3, r0
 80064ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80064f0:	9b04      	ldr	r3, [sp, #16]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	dd05      	ble.n	8006502 <_dtoa_r+0x842>
 80064f6:	461a      	mov	r2, r3
 80064f8:	4648      	mov	r0, r9
 80064fa:	9903      	ldr	r1, [sp, #12]
 80064fc:	f000 fcb8 	bl	8006e70 <__lshift>
 8006500:	9003      	str	r0, [sp, #12]
 8006502:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006504:	2b00      	cmp	r3, #0
 8006506:	dd05      	ble.n	8006514 <_dtoa_r+0x854>
 8006508:	4621      	mov	r1, r4
 800650a:	461a      	mov	r2, r3
 800650c:	4648      	mov	r0, r9
 800650e:	f000 fcaf 	bl	8006e70 <__lshift>
 8006512:	4604      	mov	r4, r0
 8006514:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006516:	2b00      	cmp	r3, #0
 8006518:	d061      	beq.n	80065de <_dtoa_r+0x91e>
 800651a:	4621      	mov	r1, r4
 800651c:	9803      	ldr	r0, [sp, #12]
 800651e:	f000 fd13 	bl	8006f48 <__mcmp>
 8006522:	2800      	cmp	r0, #0
 8006524:	da5b      	bge.n	80065de <_dtoa_r+0x91e>
 8006526:	2300      	movs	r3, #0
 8006528:	220a      	movs	r2, #10
 800652a:	4648      	mov	r0, r9
 800652c:	9903      	ldr	r1, [sp, #12]
 800652e:	f000 fafb 	bl	8006b28 <__multadd>
 8006532:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006534:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006538:	9003      	str	r0, [sp, #12]
 800653a:	2b00      	cmp	r3, #0
 800653c:	f000 8177 	beq.w	800682e <_dtoa_r+0xb6e>
 8006540:	4629      	mov	r1, r5
 8006542:	2300      	movs	r3, #0
 8006544:	220a      	movs	r2, #10
 8006546:	4648      	mov	r0, r9
 8006548:	f000 faee 	bl	8006b28 <__multadd>
 800654c:	f1bb 0f00 	cmp.w	fp, #0
 8006550:	4605      	mov	r5, r0
 8006552:	dc6f      	bgt.n	8006634 <_dtoa_r+0x974>
 8006554:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006556:	2b02      	cmp	r3, #2
 8006558:	dc49      	bgt.n	80065ee <_dtoa_r+0x92e>
 800655a:	e06b      	b.n	8006634 <_dtoa_r+0x974>
 800655c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800655e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006562:	e73c      	b.n	80063de <_dtoa_r+0x71e>
 8006564:	3fe00000 	.word	0x3fe00000
 8006568:	40240000 	.word	0x40240000
 800656c:	9b08      	ldr	r3, [sp, #32]
 800656e:	1e5c      	subs	r4, r3, #1
 8006570:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006572:	42a3      	cmp	r3, r4
 8006574:	db09      	blt.n	800658a <_dtoa_r+0x8ca>
 8006576:	1b1c      	subs	r4, r3, r4
 8006578:	9b08      	ldr	r3, [sp, #32]
 800657a:	2b00      	cmp	r3, #0
 800657c:	f6bf af30 	bge.w	80063e0 <_dtoa_r+0x720>
 8006580:	9b04      	ldr	r3, [sp, #16]
 8006582:	9a08      	ldr	r2, [sp, #32]
 8006584:	1a9e      	subs	r6, r3, r2
 8006586:	2300      	movs	r3, #0
 8006588:	e72b      	b.n	80063e2 <_dtoa_r+0x722>
 800658a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800658c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800658e:	1ae3      	subs	r3, r4, r3
 8006590:	441a      	add	r2, r3
 8006592:	940a      	str	r4, [sp, #40]	@ 0x28
 8006594:	9e04      	ldr	r6, [sp, #16]
 8006596:	2400      	movs	r4, #0
 8006598:	9b08      	ldr	r3, [sp, #32]
 800659a:	920e      	str	r2, [sp, #56]	@ 0x38
 800659c:	e721      	b.n	80063e2 <_dtoa_r+0x722>
 800659e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80065a0:	9e04      	ldr	r6, [sp, #16]
 80065a2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80065a4:	e728      	b.n	80063f8 <_dtoa_r+0x738>
 80065a6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80065aa:	e751      	b.n	8006450 <_dtoa_r+0x790>
 80065ac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065ae:	9903      	ldr	r1, [sp, #12]
 80065b0:	e750      	b.n	8006454 <_dtoa_r+0x794>
 80065b2:	f8cd 800c 	str.w	r8, [sp, #12]
 80065b6:	e751      	b.n	800645c <_dtoa_r+0x79c>
 80065b8:	2300      	movs	r3, #0
 80065ba:	e779      	b.n	80064b0 <_dtoa_r+0x7f0>
 80065bc:	9b06      	ldr	r3, [sp, #24]
 80065be:	e777      	b.n	80064b0 <_dtoa_r+0x7f0>
 80065c0:	2300      	movs	r3, #0
 80065c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065c4:	e779      	b.n	80064ba <_dtoa_r+0x7fa>
 80065c6:	d093      	beq.n	80064f0 <_dtoa_r+0x830>
 80065c8:	9a04      	ldr	r2, [sp, #16]
 80065ca:	331c      	adds	r3, #28
 80065cc:	441a      	add	r2, r3
 80065ce:	9204      	str	r2, [sp, #16]
 80065d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80065d2:	441e      	add	r6, r3
 80065d4:	441a      	add	r2, r3
 80065d6:	9209      	str	r2, [sp, #36]	@ 0x24
 80065d8:	e78a      	b.n	80064f0 <_dtoa_r+0x830>
 80065da:	4603      	mov	r3, r0
 80065dc:	e7f4      	b.n	80065c8 <_dtoa_r+0x908>
 80065de:	9b08      	ldr	r3, [sp, #32]
 80065e0:	46b8      	mov	r8, r7
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	dc20      	bgt.n	8006628 <_dtoa_r+0x968>
 80065e6:	469b      	mov	fp, r3
 80065e8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	dd1e      	ble.n	800662c <_dtoa_r+0x96c>
 80065ee:	f1bb 0f00 	cmp.w	fp, #0
 80065f2:	f47f adb1 	bne.w	8006158 <_dtoa_r+0x498>
 80065f6:	4621      	mov	r1, r4
 80065f8:	465b      	mov	r3, fp
 80065fa:	2205      	movs	r2, #5
 80065fc:	4648      	mov	r0, r9
 80065fe:	f000 fa93 	bl	8006b28 <__multadd>
 8006602:	4601      	mov	r1, r0
 8006604:	4604      	mov	r4, r0
 8006606:	9803      	ldr	r0, [sp, #12]
 8006608:	f000 fc9e 	bl	8006f48 <__mcmp>
 800660c:	2800      	cmp	r0, #0
 800660e:	f77f ada3 	ble.w	8006158 <_dtoa_r+0x498>
 8006612:	4656      	mov	r6, sl
 8006614:	2331      	movs	r3, #49	@ 0x31
 8006616:	f108 0801 	add.w	r8, r8, #1
 800661a:	f806 3b01 	strb.w	r3, [r6], #1
 800661e:	e59f      	b.n	8006160 <_dtoa_r+0x4a0>
 8006620:	46b8      	mov	r8, r7
 8006622:	9c08      	ldr	r4, [sp, #32]
 8006624:	4625      	mov	r5, r4
 8006626:	e7f4      	b.n	8006612 <_dtoa_r+0x952>
 8006628:	f8dd b020 	ldr.w	fp, [sp, #32]
 800662c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800662e:	2b00      	cmp	r3, #0
 8006630:	f000 8101 	beq.w	8006836 <_dtoa_r+0xb76>
 8006634:	2e00      	cmp	r6, #0
 8006636:	dd05      	ble.n	8006644 <_dtoa_r+0x984>
 8006638:	4629      	mov	r1, r5
 800663a:	4632      	mov	r2, r6
 800663c:	4648      	mov	r0, r9
 800663e:	f000 fc17 	bl	8006e70 <__lshift>
 8006642:	4605      	mov	r5, r0
 8006644:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006646:	2b00      	cmp	r3, #0
 8006648:	d05c      	beq.n	8006704 <_dtoa_r+0xa44>
 800664a:	4648      	mov	r0, r9
 800664c:	6869      	ldr	r1, [r5, #4]
 800664e:	f000 fa09 	bl	8006a64 <_Balloc>
 8006652:	4606      	mov	r6, r0
 8006654:	b928      	cbnz	r0, 8006662 <_dtoa_r+0x9a2>
 8006656:	4602      	mov	r2, r0
 8006658:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800665c:	4b80      	ldr	r3, [pc, #512]	@ (8006860 <_dtoa_r+0xba0>)
 800665e:	f7ff bb43 	b.w	8005ce8 <_dtoa_r+0x28>
 8006662:	692a      	ldr	r2, [r5, #16]
 8006664:	f105 010c 	add.w	r1, r5, #12
 8006668:	3202      	adds	r2, #2
 800666a:	0092      	lsls	r2, r2, #2
 800666c:	300c      	adds	r0, #12
 800666e:	f001 f971 	bl	8007954 <memcpy>
 8006672:	2201      	movs	r2, #1
 8006674:	4631      	mov	r1, r6
 8006676:	4648      	mov	r0, r9
 8006678:	f000 fbfa 	bl	8006e70 <__lshift>
 800667c:	462f      	mov	r7, r5
 800667e:	4605      	mov	r5, r0
 8006680:	f10a 0301 	add.w	r3, sl, #1
 8006684:	9304      	str	r3, [sp, #16]
 8006686:	eb0a 030b 	add.w	r3, sl, fp
 800668a:	930a      	str	r3, [sp, #40]	@ 0x28
 800668c:	9b06      	ldr	r3, [sp, #24]
 800668e:	f003 0301 	and.w	r3, r3, #1
 8006692:	9309      	str	r3, [sp, #36]	@ 0x24
 8006694:	9b04      	ldr	r3, [sp, #16]
 8006696:	4621      	mov	r1, r4
 8006698:	9803      	ldr	r0, [sp, #12]
 800669a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800669e:	f7ff fa84 	bl	8005baa <quorem>
 80066a2:	4603      	mov	r3, r0
 80066a4:	4639      	mov	r1, r7
 80066a6:	3330      	adds	r3, #48	@ 0x30
 80066a8:	9006      	str	r0, [sp, #24]
 80066aa:	9803      	ldr	r0, [sp, #12]
 80066ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 80066ae:	f000 fc4b 	bl	8006f48 <__mcmp>
 80066b2:	462a      	mov	r2, r5
 80066b4:	9008      	str	r0, [sp, #32]
 80066b6:	4621      	mov	r1, r4
 80066b8:	4648      	mov	r0, r9
 80066ba:	f000 fc61 	bl	8006f80 <__mdiff>
 80066be:	68c2      	ldr	r2, [r0, #12]
 80066c0:	4606      	mov	r6, r0
 80066c2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066c4:	bb02      	cbnz	r2, 8006708 <_dtoa_r+0xa48>
 80066c6:	4601      	mov	r1, r0
 80066c8:	9803      	ldr	r0, [sp, #12]
 80066ca:	f000 fc3d 	bl	8006f48 <__mcmp>
 80066ce:	4602      	mov	r2, r0
 80066d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066d2:	4631      	mov	r1, r6
 80066d4:	4648      	mov	r0, r9
 80066d6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 80066da:	f000 fa03 	bl	8006ae4 <_Bfree>
 80066de:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066e0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80066e2:	9e04      	ldr	r6, [sp, #16]
 80066e4:	ea42 0103 	orr.w	r1, r2, r3
 80066e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80066ea:	4319      	orrs	r1, r3
 80066ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066ee:	d10d      	bne.n	800670c <_dtoa_r+0xa4c>
 80066f0:	2b39      	cmp	r3, #57	@ 0x39
 80066f2:	d027      	beq.n	8006744 <_dtoa_r+0xa84>
 80066f4:	9a08      	ldr	r2, [sp, #32]
 80066f6:	2a00      	cmp	r2, #0
 80066f8:	dd01      	ble.n	80066fe <_dtoa_r+0xa3e>
 80066fa:	9b06      	ldr	r3, [sp, #24]
 80066fc:	3331      	adds	r3, #49	@ 0x31
 80066fe:	f88b 3000 	strb.w	r3, [fp]
 8006702:	e52e      	b.n	8006162 <_dtoa_r+0x4a2>
 8006704:	4628      	mov	r0, r5
 8006706:	e7b9      	b.n	800667c <_dtoa_r+0x9bc>
 8006708:	2201      	movs	r2, #1
 800670a:	e7e2      	b.n	80066d2 <_dtoa_r+0xa12>
 800670c:	9908      	ldr	r1, [sp, #32]
 800670e:	2900      	cmp	r1, #0
 8006710:	db04      	blt.n	800671c <_dtoa_r+0xa5c>
 8006712:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8006714:	4301      	orrs	r1, r0
 8006716:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006718:	4301      	orrs	r1, r0
 800671a:	d120      	bne.n	800675e <_dtoa_r+0xa9e>
 800671c:	2a00      	cmp	r2, #0
 800671e:	ddee      	ble.n	80066fe <_dtoa_r+0xa3e>
 8006720:	2201      	movs	r2, #1
 8006722:	9903      	ldr	r1, [sp, #12]
 8006724:	4648      	mov	r0, r9
 8006726:	9304      	str	r3, [sp, #16]
 8006728:	f000 fba2 	bl	8006e70 <__lshift>
 800672c:	4621      	mov	r1, r4
 800672e:	9003      	str	r0, [sp, #12]
 8006730:	f000 fc0a 	bl	8006f48 <__mcmp>
 8006734:	2800      	cmp	r0, #0
 8006736:	9b04      	ldr	r3, [sp, #16]
 8006738:	dc02      	bgt.n	8006740 <_dtoa_r+0xa80>
 800673a:	d1e0      	bne.n	80066fe <_dtoa_r+0xa3e>
 800673c:	07da      	lsls	r2, r3, #31
 800673e:	d5de      	bpl.n	80066fe <_dtoa_r+0xa3e>
 8006740:	2b39      	cmp	r3, #57	@ 0x39
 8006742:	d1da      	bne.n	80066fa <_dtoa_r+0xa3a>
 8006744:	2339      	movs	r3, #57	@ 0x39
 8006746:	f88b 3000 	strb.w	r3, [fp]
 800674a:	4633      	mov	r3, r6
 800674c:	461e      	mov	r6, r3
 800674e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006752:	3b01      	subs	r3, #1
 8006754:	2a39      	cmp	r2, #57	@ 0x39
 8006756:	d04e      	beq.n	80067f6 <_dtoa_r+0xb36>
 8006758:	3201      	adds	r2, #1
 800675a:	701a      	strb	r2, [r3, #0]
 800675c:	e501      	b.n	8006162 <_dtoa_r+0x4a2>
 800675e:	2a00      	cmp	r2, #0
 8006760:	dd03      	ble.n	800676a <_dtoa_r+0xaaa>
 8006762:	2b39      	cmp	r3, #57	@ 0x39
 8006764:	d0ee      	beq.n	8006744 <_dtoa_r+0xa84>
 8006766:	3301      	adds	r3, #1
 8006768:	e7c9      	b.n	80066fe <_dtoa_r+0xa3e>
 800676a:	9a04      	ldr	r2, [sp, #16]
 800676c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800676e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006772:	428a      	cmp	r2, r1
 8006774:	d028      	beq.n	80067c8 <_dtoa_r+0xb08>
 8006776:	2300      	movs	r3, #0
 8006778:	220a      	movs	r2, #10
 800677a:	9903      	ldr	r1, [sp, #12]
 800677c:	4648      	mov	r0, r9
 800677e:	f000 f9d3 	bl	8006b28 <__multadd>
 8006782:	42af      	cmp	r7, r5
 8006784:	9003      	str	r0, [sp, #12]
 8006786:	f04f 0300 	mov.w	r3, #0
 800678a:	f04f 020a 	mov.w	r2, #10
 800678e:	4639      	mov	r1, r7
 8006790:	4648      	mov	r0, r9
 8006792:	d107      	bne.n	80067a4 <_dtoa_r+0xae4>
 8006794:	f000 f9c8 	bl	8006b28 <__multadd>
 8006798:	4607      	mov	r7, r0
 800679a:	4605      	mov	r5, r0
 800679c:	9b04      	ldr	r3, [sp, #16]
 800679e:	3301      	adds	r3, #1
 80067a0:	9304      	str	r3, [sp, #16]
 80067a2:	e777      	b.n	8006694 <_dtoa_r+0x9d4>
 80067a4:	f000 f9c0 	bl	8006b28 <__multadd>
 80067a8:	4629      	mov	r1, r5
 80067aa:	4607      	mov	r7, r0
 80067ac:	2300      	movs	r3, #0
 80067ae:	220a      	movs	r2, #10
 80067b0:	4648      	mov	r0, r9
 80067b2:	f000 f9b9 	bl	8006b28 <__multadd>
 80067b6:	4605      	mov	r5, r0
 80067b8:	e7f0      	b.n	800679c <_dtoa_r+0xadc>
 80067ba:	f1bb 0f00 	cmp.w	fp, #0
 80067be:	bfcc      	ite	gt
 80067c0:	465e      	movgt	r6, fp
 80067c2:	2601      	movle	r6, #1
 80067c4:	2700      	movs	r7, #0
 80067c6:	4456      	add	r6, sl
 80067c8:	2201      	movs	r2, #1
 80067ca:	9903      	ldr	r1, [sp, #12]
 80067cc:	4648      	mov	r0, r9
 80067ce:	9304      	str	r3, [sp, #16]
 80067d0:	f000 fb4e 	bl	8006e70 <__lshift>
 80067d4:	4621      	mov	r1, r4
 80067d6:	9003      	str	r0, [sp, #12]
 80067d8:	f000 fbb6 	bl	8006f48 <__mcmp>
 80067dc:	2800      	cmp	r0, #0
 80067de:	dcb4      	bgt.n	800674a <_dtoa_r+0xa8a>
 80067e0:	d102      	bne.n	80067e8 <_dtoa_r+0xb28>
 80067e2:	9b04      	ldr	r3, [sp, #16]
 80067e4:	07db      	lsls	r3, r3, #31
 80067e6:	d4b0      	bmi.n	800674a <_dtoa_r+0xa8a>
 80067e8:	4633      	mov	r3, r6
 80067ea:	461e      	mov	r6, r3
 80067ec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067f0:	2a30      	cmp	r2, #48	@ 0x30
 80067f2:	d0fa      	beq.n	80067ea <_dtoa_r+0xb2a>
 80067f4:	e4b5      	b.n	8006162 <_dtoa_r+0x4a2>
 80067f6:	459a      	cmp	sl, r3
 80067f8:	d1a8      	bne.n	800674c <_dtoa_r+0xa8c>
 80067fa:	2331      	movs	r3, #49	@ 0x31
 80067fc:	f108 0801 	add.w	r8, r8, #1
 8006800:	f88a 3000 	strb.w	r3, [sl]
 8006804:	e4ad      	b.n	8006162 <_dtoa_r+0x4a2>
 8006806:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006808:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006864 <_dtoa_r+0xba4>
 800680c:	b11b      	cbz	r3, 8006816 <_dtoa_r+0xb56>
 800680e:	f10a 0308 	add.w	r3, sl, #8
 8006812:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8006814:	6013      	str	r3, [r2, #0]
 8006816:	4650      	mov	r0, sl
 8006818:	b017      	add	sp, #92	@ 0x5c
 800681a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800681e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006820:	2b01      	cmp	r3, #1
 8006822:	f77f ae2e 	ble.w	8006482 <_dtoa_r+0x7c2>
 8006826:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006828:	930a      	str	r3, [sp, #40]	@ 0x28
 800682a:	2001      	movs	r0, #1
 800682c:	e64d      	b.n	80064ca <_dtoa_r+0x80a>
 800682e:	f1bb 0f00 	cmp.w	fp, #0
 8006832:	f77f aed9 	ble.w	80065e8 <_dtoa_r+0x928>
 8006836:	4656      	mov	r6, sl
 8006838:	4621      	mov	r1, r4
 800683a:	9803      	ldr	r0, [sp, #12]
 800683c:	f7ff f9b5 	bl	8005baa <quorem>
 8006840:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006844:	f806 3b01 	strb.w	r3, [r6], #1
 8006848:	eba6 020a 	sub.w	r2, r6, sl
 800684c:	4593      	cmp	fp, r2
 800684e:	ddb4      	ble.n	80067ba <_dtoa_r+0xafa>
 8006850:	2300      	movs	r3, #0
 8006852:	220a      	movs	r2, #10
 8006854:	4648      	mov	r0, r9
 8006856:	9903      	ldr	r1, [sp, #12]
 8006858:	f000 f966 	bl	8006b28 <__multadd>
 800685c:	9003      	str	r0, [sp, #12]
 800685e:	e7eb      	b.n	8006838 <_dtoa_r+0xb78>
 8006860:	08007dfc 	.word	0x08007dfc
 8006864:	08007d80 	.word	0x08007d80

08006868 <_free_r>:
 8006868:	b538      	push	{r3, r4, r5, lr}
 800686a:	4605      	mov	r5, r0
 800686c:	2900      	cmp	r1, #0
 800686e:	d040      	beq.n	80068f2 <_free_r+0x8a>
 8006870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006874:	1f0c      	subs	r4, r1, #4
 8006876:	2b00      	cmp	r3, #0
 8006878:	bfb8      	it	lt
 800687a:	18e4      	addlt	r4, r4, r3
 800687c:	f000 f8e6 	bl	8006a4c <__malloc_lock>
 8006880:	4a1c      	ldr	r2, [pc, #112]	@ (80068f4 <_free_r+0x8c>)
 8006882:	6813      	ldr	r3, [r2, #0]
 8006884:	b933      	cbnz	r3, 8006894 <_free_r+0x2c>
 8006886:	6063      	str	r3, [r4, #4]
 8006888:	6014      	str	r4, [r2, #0]
 800688a:	4628      	mov	r0, r5
 800688c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006890:	f000 b8e2 	b.w	8006a58 <__malloc_unlock>
 8006894:	42a3      	cmp	r3, r4
 8006896:	d908      	bls.n	80068aa <_free_r+0x42>
 8006898:	6820      	ldr	r0, [r4, #0]
 800689a:	1821      	adds	r1, r4, r0
 800689c:	428b      	cmp	r3, r1
 800689e:	bf01      	itttt	eq
 80068a0:	6819      	ldreq	r1, [r3, #0]
 80068a2:	685b      	ldreq	r3, [r3, #4]
 80068a4:	1809      	addeq	r1, r1, r0
 80068a6:	6021      	streq	r1, [r4, #0]
 80068a8:	e7ed      	b.n	8006886 <_free_r+0x1e>
 80068aa:	461a      	mov	r2, r3
 80068ac:	685b      	ldr	r3, [r3, #4]
 80068ae:	b10b      	cbz	r3, 80068b4 <_free_r+0x4c>
 80068b0:	42a3      	cmp	r3, r4
 80068b2:	d9fa      	bls.n	80068aa <_free_r+0x42>
 80068b4:	6811      	ldr	r1, [r2, #0]
 80068b6:	1850      	adds	r0, r2, r1
 80068b8:	42a0      	cmp	r0, r4
 80068ba:	d10b      	bne.n	80068d4 <_free_r+0x6c>
 80068bc:	6820      	ldr	r0, [r4, #0]
 80068be:	4401      	add	r1, r0
 80068c0:	1850      	adds	r0, r2, r1
 80068c2:	4283      	cmp	r3, r0
 80068c4:	6011      	str	r1, [r2, #0]
 80068c6:	d1e0      	bne.n	800688a <_free_r+0x22>
 80068c8:	6818      	ldr	r0, [r3, #0]
 80068ca:	685b      	ldr	r3, [r3, #4]
 80068cc:	4408      	add	r0, r1
 80068ce:	6010      	str	r0, [r2, #0]
 80068d0:	6053      	str	r3, [r2, #4]
 80068d2:	e7da      	b.n	800688a <_free_r+0x22>
 80068d4:	d902      	bls.n	80068dc <_free_r+0x74>
 80068d6:	230c      	movs	r3, #12
 80068d8:	602b      	str	r3, [r5, #0]
 80068da:	e7d6      	b.n	800688a <_free_r+0x22>
 80068dc:	6820      	ldr	r0, [r4, #0]
 80068de:	1821      	adds	r1, r4, r0
 80068e0:	428b      	cmp	r3, r1
 80068e2:	bf01      	itttt	eq
 80068e4:	6819      	ldreq	r1, [r3, #0]
 80068e6:	685b      	ldreq	r3, [r3, #4]
 80068e8:	1809      	addeq	r1, r1, r0
 80068ea:	6021      	streq	r1, [r4, #0]
 80068ec:	6063      	str	r3, [r4, #4]
 80068ee:	6054      	str	r4, [r2, #4]
 80068f0:	e7cb      	b.n	800688a <_free_r+0x22>
 80068f2:	bd38      	pop	{r3, r4, r5, pc}
 80068f4:	20000430 	.word	0x20000430

080068f8 <malloc>:
 80068f8:	4b02      	ldr	r3, [pc, #8]	@ (8006904 <malloc+0xc>)
 80068fa:	4601      	mov	r1, r0
 80068fc:	6818      	ldr	r0, [r3, #0]
 80068fe:	f000 b825 	b.w	800694c <_malloc_r>
 8006902:	bf00      	nop
 8006904:	20000018 	.word	0x20000018

08006908 <sbrk_aligned>:
 8006908:	b570      	push	{r4, r5, r6, lr}
 800690a:	4e0f      	ldr	r6, [pc, #60]	@ (8006948 <sbrk_aligned+0x40>)
 800690c:	460c      	mov	r4, r1
 800690e:	6831      	ldr	r1, [r6, #0]
 8006910:	4605      	mov	r5, r0
 8006912:	b911      	cbnz	r1, 800691a <sbrk_aligned+0x12>
 8006914:	f001 f80e 	bl	8007934 <_sbrk_r>
 8006918:	6030      	str	r0, [r6, #0]
 800691a:	4621      	mov	r1, r4
 800691c:	4628      	mov	r0, r5
 800691e:	f001 f809 	bl	8007934 <_sbrk_r>
 8006922:	1c43      	adds	r3, r0, #1
 8006924:	d103      	bne.n	800692e <sbrk_aligned+0x26>
 8006926:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800692a:	4620      	mov	r0, r4
 800692c:	bd70      	pop	{r4, r5, r6, pc}
 800692e:	1cc4      	adds	r4, r0, #3
 8006930:	f024 0403 	bic.w	r4, r4, #3
 8006934:	42a0      	cmp	r0, r4
 8006936:	d0f8      	beq.n	800692a <sbrk_aligned+0x22>
 8006938:	1a21      	subs	r1, r4, r0
 800693a:	4628      	mov	r0, r5
 800693c:	f000 fffa 	bl	8007934 <_sbrk_r>
 8006940:	3001      	adds	r0, #1
 8006942:	d1f2      	bne.n	800692a <sbrk_aligned+0x22>
 8006944:	e7ef      	b.n	8006926 <sbrk_aligned+0x1e>
 8006946:	bf00      	nop
 8006948:	2000042c 	.word	0x2000042c

0800694c <_malloc_r>:
 800694c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006950:	1ccd      	adds	r5, r1, #3
 8006952:	f025 0503 	bic.w	r5, r5, #3
 8006956:	3508      	adds	r5, #8
 8006958:	2d0c      	cmp	r5, #12
 800695a:	bf38      	it	cc
 800695c:	250c      	movcc	r5, #12
 800695e:	2d00      	cmp	r5, #0
 8006960:	4606      	mov	r6, r0
 8006962:	db01      	blt.n	8006968 <_malloc_r+0x1c>
 8006964:	42a9      	cmp	r1, r5
 8006966:	d904      	bls.n	8006972 <_malloc_r+0x26>
 8006968:	230c      	movs	r3, #12
 800696a:	6033      	str	r3, [r6, #0]
 800696c:	2000      	movs	r0, #0
 800696e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006972:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006a48 <_malloc_r+0xfc>
 8006976:	f000 f869 	bl	8006a4c <__malloc_lock>
 800697a:	f8d8 3000 	ldr.w	r3, [r8]
 800697e:	461c      	mov	r4, r3
 8006980:	bb44      	cbnz	r4, 80069d4 <_malloc_r+0x88>
 8006982:	4629      	mov	r1, r5
 8006984:	4630      	mov	r0, r6
 8006986:	f7ff ffbf 	bl	8006908 <sbrk_aligned>
 800698a:	1c43      	adds	r3, r0, #1
 800698c:	4604      	mov	r4, r0
 800698e:	d158      	bne.n	8006a42 <_malloc_r+0xf6>
 8006990:	f8d8 4000 	ldr.w	r4, [r8]
 8006994:	4627      	mov	r7, r4
 8006996:	2f00      	cmp	r7, #0
 8006998:	d143      	bne.n	8006a22 <_malloc_r+0xd6>
 800699a:	2c00      	cmp	r4, #0
 800699c:	d04b      	beq.n	8006a36 <_malloc_r+0xea>
 800699e:	6823      	ldr	r3, [r4, #0]
 80069a0:	4639      	mov	r1, r7
 80069a2:	4630      	mov	r0, r6
 80069a4:	eb04 0903 	add.w	r9, r4, r3
 80069a8:	f000 ffc4 	bl	8007934 <_sbrk_r>
 80069ac:	4581      	cmp	r9, r0
 80069ae:	d142      	bne.n	8006a36 <_malloc_r+0xea>
 80069b0:	6821      	ldr	r1, [r4, #0]
 80069b2:	4630      	mov	r0, r6
 80069b4:	1a6d      	subs	r5, r5, r1
 80069b6:	4629      	mov	r1, r5
 80069b8:	f7ff ffa6 	bl	8006908 <sbrk_aligned>
 80069bc:	3001      	adds	r0, #1
 80069be:	d03a      	beq.n	8006a36 <_malloc_r+0xea>
 80069c0:	6823      	ldr	r3, [r4, #0]
 80069c2:	442b      	add	r3, r5
 80069c4:	6023      	str	r3, [r4, #0]
 80069c6:	f8d8 3000 	ldr.w	r3, [r8]
 80069ca:	685a      	ldr	r2, [r3, #4]
 80069cc:	bb62      	cbnz	r2, 8006a28 <_malloc_r+0xdc>
 80069ce:	f8c8 7000 	str.w	r7, [r8]
 80069d2:	e00f      	b.n	80069f4 <_malloc_r+0xa8>
 80069d4:	6822      	ldr	r2, [r4, #0]
 80069d6:	1b52      	subs	r2, r2, r5
 80069d8:	d420      	bmi.n	8006a1c <_malloc_r+0xd0>
 80069da:	2a0b      	cmp	r2, #11
 80069dc:	d917      	bls.n	8006a0e <_malloc_r+0xc2>
 80069de:	1961      	adds	r1, r4, r5
 80069e0:	42a3      	cmp	r3, r4
 80069e2:	6025      	str	r5, [r4, #0]
 80069e4:	bf18      	it	ne
 80069e6:	6059      	strne	r1, [r3, #4]
 80069e8:	6863      	ldr	r3, [r4, #4]
 80069ea:	bf08      	it	eq
 80069ec:	f8c8 1000 	streq.w	r1, [r8]
 80069f0:	5162      	str	r2, [r4, r5]
 80069f2:	604b      	str	r3, [r1, #4]
 80069f4:	4630      	mov	r0, r6
 80069f6:	f000 f82f 	bl	8006a58 <__malloc_unlock>
 80069fa:	f104 000b 	add.w	r0, r4, #11
 80069fe:	1d23      	adds	r3, r4, #4
 8006a00:	f020 0007 	bic.w	r0, r0, #7
 8006a04:	1ac2      	subs	r2, r0, r3
 8006a06:	bf1c      	itt	ne
 8006a08:	1a1b      	subne	r3, r3, r0
 8006a0a:	50a3      	strne	r3, [r4, r2]
 8006a0c:	e7af      	b.n	800696e <_malloc_r+0x22>
 8006a0e:	6862      	ldr	r2, [r4, #4]
 8006a10:	42a3      	cmp	r3, r4
 8006a12:	bf0c      	ite	eq
 8006a14:	f8c8 2000 	streq.w	r2, [r8]
 8006a18:	605a      	strne	r2, [r3, #4]
 8006a1a:	e7eb      	b.n	80069f4 <_malloc_r+0xa8>
 8006a1c:	4623      	mov	r3, r4
 8006a1e:	6864      	ldr	r4, [r4, #4]
 8006a20:	e7ae      	b.n	8006980 <_malloc_r+0x34>
 8006a22:	463c      	mov	r4, r7
 8006a24:	687f      	ldr	r7, [r7, #4]
 8006a26:	e7b6      	b.n	8006996 <_malloc_r+0x4a>
 8006a28:	461a      	mov	r2, r3
 8006a2a:	685b      	ldr	r3, [r3, #4]
 8006a2c:	42a3      	cmp	r3, r4
 8006a2e:	d1fb      	bne.n	8006a28 <_malloc_r+0xdc>
 8006a30:	2300      	movs	r3, #0
 8006a32:	6053      	str	r3, [r2, #4]
 8006a34:	e7de      	b.n	80069f4 <_malloc_r+0xa8>
 8006a36:	230c      	movs	r3, #12
 8006a38:	4630      	mov	r0, r6
 8006a3a:	6033      	str	r3, [r6, #0]
 8006a3c:	f000 f80c 	bl	8006a58 <__malloc_unlock>
 8006a40:	e794      	b.n	800696c <_malloc_r+0x20>
 8006a42:	6005      	str	r5, [r0, #0]
 8006a44:	e7d6      	b.n	80069f4 <_malloc_r+0xa8>
 8006a46:	bf00      	nop
 8006a48:	20000430 	.word	0x20000430

08006a4c <__malloc_lock>:
 8006a4c:	4801      	ldr	r0, [pc, #4]	@ (8006a54 <__malloc_lock+0x8>)
 8006a4e:	f7ff b89c 	b.w	8005b8a <__retarget_lock_acquire_recursive>
 8006a52:	bf00      	nop
 8006a54:	20000428 	.word	0x20000428

08006a58 <__malloc_unlock>:
 8006a58:	4801      	ldr	r0, [pc, #4]	@ (8006a60 <__malloc_unlock+0x8>)
 8006a5a:	f7ff b897 	b.w	8005b8c <__retarget_lock_release_recursive>
 8006a5e:	bf00      	nop
 8006a60:	20000428 	.word	0x20000428

08006a64 <_Balloc>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	69c6      	ldr	r6, [r0, #28]
 8006a68:	4604      	mov	r4, r0
 8006a6a:	460d      	mov	r5, r1
 8006a6c:	b976      	cbnz	r6, 8006a8c <_Balloc+0x28>
 8006a6e:	2010      	movs	r0, #16
 8006a70:	f7ff ff42 	bl	80068f8 <malloc>
 8006a74:	4602      	mov	r2, r0
 8006a76:	61e0      	str	r0, [r4, #28]
 8006a78:	b920      	cbnz	r0, 8006a84 <_Balloc+0x20>
 8006a7a:	216b      	movs	r1, #107	@ 0x6b
 8006a7c:	4b17      	ldr	r3, [pc, #92]	@ (8006adc <_Balloc+0x78>)
 8006a7e:	4818      	ldr	r0, [pc, #96]	@ (8006ae0 <_Balloc+0x7c>)
 8006a80:	f000 ff76 	bl	8007970 <__assert_func>
 8006a84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a88:	6006      	str	r6, [r0, #0]
 8006a8a:	60c6      	str	r6, [r0, #12]
 8006a8c:	69e6      	ldr	r6, [r4, #28]
 8006a8e:	68f3      	ldr	r3, [r6, #12]
 8006a90:	b183      	cbz	r3, 8006ab4 <_Balloc+0x50>
 8006a92:	69e3      	ldr	r3, [r4, #28]
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a9a:	b9b8      	cbnz	r0, 8006acc <_Balloc+0x68>
 8006a9c:	2101      	movs	r1, #1
 8006a9e:	fa01 f605 	lsl.w	r6, r1, r5
 8006aa2:	1d72      	adds	r2, r6, #5
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	0092      	lsls	r2, r2, #2
 8006aa8:	f000 ff80 	bl	80079ac <_calloc_r>
 8006aac:	b160      	cbz	r0, 8006ac8 <_Balloc+0x64>
 8006aae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006ab2:	e00e      	b.n	8006ad2 <_Balloc+0x6e>
 8006ab4:	2221      	movs	r2, #33	@ 0x21
 8006ab6:	2104      	movs	r1, #4
 8006ab8:	4620      	mov	r0, r4
 8006aba:	f000 ff77 	bl	80079ac <_calloc_r>
 8006abe:	69e3      	ldr	r3, [r4, #28]
 8006ac0:	60f0      	str	r0, [r6, #12]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d1e4      	bne.n	8006a92 <_Balloc+0x2e>
 8006ac8:	2000      	movs	r0, #0
 8006aca:	bd70      	pop	{r4, r5, r6, pc}
 8006acc:	6802      	ldr	r2, [r0, #0]
 8006ace:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006ad8:	e7f7      	b.n	8006aca <_Balloc+0x66>
 8006ada:	bf00      	nop
 8006adc:	08007d8d 	.word	0x08007d8d
 8006ae0:	08007e0d 	.word	0x08007e0d

08006ae4 <_Bfree>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	69c6      	ldr	r6, [r0, #28]
 8006ae8:	4605      	mov	r5, r0
 8006aea:	460c      	mov	r4, r1
 8006aec:	b976      	cbnz	r6, 8006b0c <_Bfree+0x28>
 8006aee:	2010      	movs	r0, #16
 8006af0:	f7ff ff02 	bl	80068f8 <malloc>
 8006af4:	4602      	mov	r2, r0
 8006af6:	61e8      	str	r0, [r5, #28]
 8006af8:	b920      	cbnz	r0, 8006b04 <_Bfree+0x20>
 8006afa:	218f      	movs	r1, #143	@ 0x8f
 8006afc:	4b08      	ldr	r3, [pc, #32]	@ (8006b20 <_Bfree+0x3c>)
 8006afe:	4809      	ldr	r0, [pc, #36]	@ (8006b24 <_Bfree+0x40>)
 8006b00:	f000 ff36 	bl	8007970 <__assert_func>
 8006b04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006b08:	6006      	str	r6, [r0, #0]
 8006b0a:	60c6      	str	r6, [r0, #12]
 8006b0c:	b13c      	cbz	r4, 8006b1e <_Bfree+0x3a>
 8006b0e:	69eb      	ldr	r3, [r5, #28]
 8006b10:	6862      	ldr	r2, [r4, #4]
 8006b12:	68db      	ldr	r3, [r3, #12]
 8006b14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006b18:	6021      	str	r1, [r4, #0]
 8006b1a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006b1e:	bd70      	pop	{r4, r5, r6, pc}
 8006b20:	08007d8d 	.word	0x08007d8d
 8006b24:	08007e0d 	.word	0x08007e0d

08006b28 <__multadd>:
 8006b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b2c:	4607      	mov	r7, r0
 8006b2e:	460c      	mov	r4, r1
 8006b30:	461e      	mov	r6, r3
 8006b32:	2000      	movs	r0, #0
 8006b34:	690d      	ldr	r5, [r1, #16]
 8006b36:	f101 0c14 	add.w	ip, r1, #20
 8006b3a:	f8dc 3000 	ldr.w	r3, [ip]
 8006b3e:	3001      	adds	r0, #1
 8006b40:	b299      	uxth	r1, r3
 8006b42:	fb02 6101 	mla	r1, r2, r1, r6
 8006b46:	0c1e      	lsrs	r6, r3, #16
 8006b48:	0c0b      	lsrs	r3, r1, #16
 8006b4a:	fb02 3306 	mla	r3, r2, r6, r3
 8006b4e:	b289      	uxth	r1, r1
 8006b50:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b54:	4285      	cmp	r5, r0
 8006b56:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b5a:	f84c 1b04 	str.w	r1, [ip], #4
 8006b5e:	dcec      	bgt.n	8006b3a <__multadd+0x12>
 8006b60:	b30e      	cbz	r6, 8006ba6 <__multadd+0x7e>
 8006b62:	68a3      	ldr	r3, [r4, #8]
 8006b64:	42ab      	cmp	r3, r5
 8006b66:	dc19      	bgt.n	8006b9c <__multadd+0x74>
 8006b68:	6861      	ldr	r1, [r4, #4]
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	3101      	adds	r1, #1
 8006b6e:	f7ff ff79 	bl	8006a64 <_Balloc>
 8006b72:	4680      	mov	r8, r0
 8006b74:	b928      	cbnz	r0, 8006b82 <__multadd+0x5a>
 8006b76:	4602      	mov	r2, r0
 8006b78:	21ba      	movs	r1, #186	@ 0xba
 8006b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8006bac <__multadd+0x84>)
 8006b7c:	480c      	ldr	r0, [pc, #48]	@ (8006bb0 <__multadd+0x88>)
 8006b7e:	f000 fef7 	bl	8007970 <__assert_func>
 8006b82:	6922      	ldr	r2, [r4, #16]
 8006b84:	f104 010c 	add.w	r1, r4, #12
 8006b88:	3202      	adds	r2, #2
 8006b8a:	0092      	lsls	r2, r2, #2
 8006b8c:	300c      	adds	r0, #12
 8006b8e:	f000 fee1 	bl	8007954 <memcpy>
 8006b92:	4621      	mov	r1, r4
 8006b94:	4638      	mov	r0, r7
 8006b96:	f7ff ffa5 	bl	8006ae4 <_Bfree>
 8006b9a:	4644      	mov	r4, r8
 8006b9c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006ba0:	3501      	adds	r5, #1
 8006ba2:	615e      	str	r6, [r3, #20]
 8006ba4:	6125      	str	r5, [r4, #16]
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bac:	08007dfc 	.word	0x08007dfc
 8006bb0:	08007e0d 	.word	0x08007e0d

08006bb4 <__hi0bits>:
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006bba:	bf3a      	itte	cc
 8006bbc:	0403      	lslcc	r3, r0, #16
 8006bbe:	2010      	movcc	r0, #16
 8006bc0:	2000      	movcs	r0, #0
 8006bc2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006bc6:	bf3c      	itt	cc
 8006bc8:	021b      	lslcc	r3, r3, #8
 8006bca:	3008      	addcc	r0, #8
 8006bcc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006bd0:	bf3c      	itt	cc
 8006bd2:	011b      	lslcc	r3, r3, #4
 8006bd4:	3004      	addcc	r0, #4
 8006bd6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bda:	bf3c      	itt	cc
 8006bdc:	009b      	lslcc	r3, r3, #2
 8006bde:	3002      	addcc	r0, #2
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	db05      	blt.n	8006bf0 <__hi0bits+0x3c>
 8006be4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006be8:	f100 0001 	add.w	r0, r0, #1
 8006bec:	bf08      	it	eq
 8006bee:	2020      	moveq	r0, #32
 8006bf0:	4770      	bx	lr

08006bf2 <__lo0bits>:
 8006bf2:	6803      	ldr	r3, [r0, #0]
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	f013 0007 	ands.w	r0, r3, #7
 8006bfa:	d00b      	beq.n	8006c14 <__lo0bits+0x22>
 8006bfc:	07d9      	lsls	r1, r3, #31
 8006bfe:	d421      	bmi.n	8006c44 <__lo0bits+0x52>
 8006c00:	0798      	lsls	r0, r3, #30
 8006c02:	bf49      	itett	mi
 8006c04:	085b      	lsrmi	r3, r3, #1
 8006c06:	089b      	lsrpl	r3, r3, #2
 8006c08:	2001      	movmi	r0, #1
 8006c0a:	6013      	strmi	r3, [r2, #0]
 8006c0c:	bf5c      	itt	pl
 8006c0e:	2002      	movpl	r0, #2
 8006c10:	6013      	strpl	r3, [r2, #0]
 8006c12:	4770      	bx	lr
 8006c14:	b299      	uxth	r1, r3
 8006c16:	b909      	cbnz	r1, 8006c1c <__lo0bits+0x2a>
 8006c18:	2010      	movs	r0, #16
 8006c1a:	0c1b      	lsrs	r3, r3, #16
 8006c1c:	b2d9      	uxtb	r1, r3
 8006c1e:	b909      	cbnz	r1, 8006c24 <__lo0bits+0x32>
 8006c20:	3008      	adds	r0, #8
 8006c22:	0a1b      	lsrs	r3, r3, #8
 8006c24:	0719      	lsls	r1, r3, #28
 8006c26:	bf04      	itt	eq
 8006c28:	091b      	lsreq	r3, r3, #4
 8006c2a:	3004      	addeq	r0, #4
 8006c2c:	0799      	lsls	r1, r3, #30
 8006c2e:	bf04      	itt	eq
 8006c30:	089b      	lsreq	r3, r3, #2
 8006c32:	3002      	addeq	r0, #2
 8006c34:	07d9      	lsls	r1, r3, #31
 8006c36:	d403      	bmi.n	8006c40 <__lo0bits+0x4e>
 8006c38:	085b      	lsrs	r3, r3, #1
 8006c3a:	f100 0001 	add.w	r0, r0, #1
 8006c3e:	d003      	beq.n	8006c48 <__lo0bits+0x56>
 8006c40:	6013      	str	r3, [r2, #0]
 8006c42:	4770      	bx	lr
 8006c44:	2000      	movs	r0, #0
 8006c46:	4770      	bx	lr
 8006c48:	2020      	movs	r0, #32
 8006c4a:	4770      	bx	lr

08006c4c <__i2b>:
 8006c4c:	b510      	push	{r4, lr}
 8006c4e:	460c      	mov	r4, r1
 8006c50:	2101      	movs	r1, #1
 8006c52:	f7ff ff07 	bl	8006a64 <_Balloc>
 8006c56:	4602      	mov	r2, r0
 8006c58:	b928      	cbnz	r0, 8006c66 <__i2b+0x1a>
 8006c5a:	f240 1145 	movw	r1, #325	@ 0x145
 8006c5e:	4b04      	ldr	r3, [pc, #16]	@ (8006c70 <__i2b+0x24>)
 8006c60:	4804      	ldr	r0, [pc, #16]	@ (8006c74 <__i2b+0x28>)
 8006c62:	f000 fe85 	bl	8007970 <__assert_func>
 8006c66:	2301      	movs	r3, #1
 8006c68:	6144      	str	r4, [r0, #20]
 8006c6a:	6103      	str	r3, [r0, #16]
 8006c6c:	bd10      	pop	{r4, pc}
 8006c6e:	bf00      	nop
 8006c70:	08007dfc 	.word	0x08007dfc
 8006c74:	08007e0d 	.word	0x08007e0d

08006c78 <__multiply>:
 8006c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c7c:	4617      	mov	r7, r2
 8006c7e:	690a      	ldr	r2, [r1, #16]
 8006c80:	693b      	ldr	r3, [r7, #16]
 8006c82:	4689      	mov	r9, r1
 8006c84:	429a      	cmp	r2, r3
 8006c86:	bfa2      	ittt	ge
 8006c88:	463b      	movge	r3, r7
 8006c8a:	460f      	movge	r7, r1
 8006c8c:	4699      	movge	r9, r3
 8006c8e:	693d      	ldr	r5, [r7, #16]
 8006c90:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	6879      	ldr	r1, [r7, #4]
 8006c98:	eb05 060a 	add.w	r6, r5, sl
 8006c9c:	42b3      	cmp	r3, r6
 8006c9e:	b085      	sub	sp, #20
 8006ca0:	bfb8      	it	lt
 8006ca2:	3101      	addlt	r1, #1
 8006ca4:	f7ff fede 	bl	8006a64 <_Balloc>
 8006ca8:	b930      	cbnz	r0, 8006cb8 <__multiply+0x40>
 8006caa:	4602      	mov	r2, r0
 8006cac:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006cb0:	4b40      	ldr	r3, [pc, #256]	@ (8006db4 <__multiply+0x13c>)
 8006cb2:	4841      	ldr	r0, [pc, #260]	@ (8006db8 <__multiply+0x140>)
 8006cb4:	f000 fe5c 	bl	8007970 <__assert_func>
 8006cb8:	f100 0414 	add.w	r4, r0, #20
 8006cbc:	4623      	mov	r3, r4
 8006cbe:	2200      	movs	r2, #0
 8006cc0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006cc4:	4573      	cmp	r3, lr
 8006cc6:	d320      	bcc.n	8006d0a <__multiply+0x92>
 8006cc8:	f107 0814 	add.w	r8, r7, #20
 8006ccc:	f109 0114 	add.w	r1, r9, #20
 8006cd0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006cd4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006cd8:	9302      	str	r3, [sp, #8]
 8006cda:	1beb      	subs	r3, r5, r7
 8006cdc:	3b15      	subs	r3, #21
 8006cde:	f023 0303 	bic.w	r3, r3, #3
 8006ce2:	3304      	adds	r3, #4
 8006ce4:	3715      	adds	r7, #21
 8006ce6:	42bd      	cmp	r5, r7
 8006ce8:	bf38      	it	cc
 8006cea:	2304      	movcc	r3, #4
 8006cec:	9301      	str	r3, [sp, #4]
 8006cee:	9b02      	ldr	r3, [sp, #8]
 8006cf0:	9103      	str	r1, [sp, #12]
 8006cf2:	428b      	cmp	r3, r1
 8006cf4:	d80c      	bhi.n	8006d10 <__multiply+0x98>
 8006cf6:	2e00      	cmp	r6, #0
 8006cf8:	dd03      	ble.n	8006d02 <__multiply+0x8a>
 8006cfa:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d055      	beq.n	8006dae <__multiply+0x136>
 8006d02:	6106      	str	r6, [r0, #16]
 8006d04:	b005      	add	sp, #20
 8006d06:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d0a:	f843 2b04 	str.w	r2, [r3], #4
 8006d0e:	e7d9      	b.n	8006cc4 <__multiply+0x4c>
 8006d10:	f8b1 a000 	ldrh.w	sl, [r1]
 8006d14:	f1ba 0f00 	cmp.w	sl, #0
 8006d18:	d01f      	beq.n	8006d5a <__multiply+0xe2>
 8006d1a:	46c4      	mov	ip, r8
 8006d1c:	46a1      	mov	r9, r4
 8006d1e:	2700      	movs	r7, #0
 8006d20:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006d24:	f8d9 3000 	ldr.w	r3, [r9]
 8006d28:	fa1f fb82 	uxth.w	fp, r2
 8006d2c:	b29b      	uxth	r3, r3
 8006d2e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006d32:	443b      	add	r3, r7
 8006d34:	f8d9 7000 	ldr.w	r7, [r9]
 8006d38:	0c12      	lsrs	r2, r2, #16
 8006d3a:	0c3f      	lsrs	r7, r7, #16
 8006d3c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006d40:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d4a:	4565      	cmp	r5, ip
 8006d4c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006d50:	f849 3b04 	str.w	r3, [r9], #4
 8006d54:	d8e4      	bhi.n	8006d20 <__multiply+0xa8>
 8006d56:	9b01      	ldr	r3, [sp, #4]
 8006d58:	50e7      	str	r7, [r4, r3]
 8006d5a:	9b03      	ldr	r3, [sp, #12]
 8006d5c:	3104      	adds	r1, #4
 8006d5e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006d62:	f1b9 0f00 	cmp.w	r9, #0
 8006d66:	d020      	beq.n	8006daa <__multiply+0x132>
 8006d68:	4647      	mov	r7, r8
 8006d6a:	46a4      	mov	ip, r4
 8006d6c:	f04f 0a00 	mov.w	sl, #0
 8006d70:	6823      	ldr	r3, [r4, #0]
 8006d72:	f8b7 b000 	ldrh.w	fp, [r7]
 8006d76:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	fb09 220b 	mla	r2, r9, fp, r2
 8006d80:	4452      	add	r2, sl
 8006d82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d86:	f84c 3b04 	str.w	r3, [ip], #4
 8006d8a:	f857 3b04 	ldr.w	r3, [r7], #4
 8006d8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006d92:	f8bc 3000 	ldrh.w	r3, [ip]
 8006d96:	42bd      	cmp	r5, r7
 8006d98:	fb09 330a 	mla	r3, r9, sl, r3
 8006d9c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006da0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006da4:	d8e5      	bhi.n	8006d72 <__multiply+0xfa>
 8006da6:	9a01      	ldr	r2, [sp, #4]
 8006da8:	50a3      	str	r3, [r4, r2]
 8006daa:	3404      	adds	r4, #4
 8006dac:	e79f      	b.n	8006cee <__multiply+0x76>
 8006dae:	3e01      	subs	r6, #1
 8006db0:	e7a1      	b.n	8006cf6 <__multiply+0x7e>
 8006db2:	bf00      	nop
 8006db4:	08007dfc 	.word	0x08007dfc
 8006db8:	08007e0d 	.word	0x08007e0d

08006dbc <__pow5mult>:
 8006dbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006dc0:	4615      	mov	r5, r2
 8006dc2:	f012 0203 	ands.w	r2, r2, #3
 8006dc6:	4607      	mov	r7, r0
 8006dc8:	460e      	mov	r6, r1
 8006dca:	d007      	beq.n	8006ddc <__pow5mult+0x20>
 8006dcc:	4c25      	ldr	r4, [pc, #148]	@ (8006e64 <__pow5mult+0xa8>)
 8006dce:	3a01      	subs	r2, #1
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006dd6:	f7ff fea7 	bl	8006b28 <__multadd>
 8006dda:	4606      	mov	r6, r0
 8006ddc:	10ad      	asrs	r5, r5, #2
 8006dde:	d03d      	beq.n	8006e5c <__pow5mult+0xa0>
 8006de0:	69fc      	ldr	r4, [r7, #28]
 8006de2:	b97c      	cbnz	r4, 8006e04 <__pow5mult+0x48>
 8006de4:	2010      	movs	r0, #16
 8006de6:	f7ff fd87 	bl	80068f8 <malloc>
 8006dea:	4602      	mov	r2, r0
 8006dec:	61f8      	str	r0, [r7, #28]
 8006dee:	b928      	cbnz	r0, 8006dfc <__pow5mult+0x40>
 8006df0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006df4:	4b1c      	ldr	r3, [pc, #112]	@ (8006e68 <__pow5mult+0xac>)
 8006df6:	481d      	ldr	r0, [pc, #116]	@ (8006e6c <__pow5mult+0xb0>)
 8006df8:	f000 fdba 	bl	8007970 <__assert_func>
 8006dfc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006e00:	6004      	str	r4, [r0, #0]
 8006e02:	60c4      	str	r4, [r0, #12]
 8006e04:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006e08:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006e0c:	b94c      	cbnz	r4, 8006e22 <__pow5mult+0x66>
 8006e0e:	f240 2171 	movw	r1, #625	@ 0x271
 8006e12:	4638      	mov	r0, r7
 8006e14:	f7ff ff1a 	bl	8006c4c <__i2b>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	4604      	mov	r4, r0
 8006e1c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006e20:	6003      	str	r3, [r0, #0]
 8006e22:	f04f 0900 	mov.w	r9, #0
 8006e26:	07eb      	lsls	r3, r5, #31
 8006e28:	d50a      	bpl.n	8006e40 <__pow5mult+0x84>
 8006e2a:	4631      	mov	r1, r6
 8006e2c:	4622      	mov	r2, r4
 8006e2e:	4638      	mov	r0, r7
 8006e30:	f7ff ff22 	bl	8006c78 <__multiply>
 8006e34:	4680      	mov	r8, r0
 8006e36:	4631      	mov	r1, r6
 8006e38:	4638      	mov	r0, r7
 8006e3a:	f7ff fe53 	bl	8006ae4 <_Bfree>
 8006e3e:	4646      	mov	r6, r8
 8006e40:	106d      	asrs	r5, r5, #1
 8006e42:	d00b      	beq.n	8006e5c <__pow5mult+0xa0>
 8006e44:	6820      	ldr	r0, [r4, #0]
 8006e46:	b938      	cbnz	r0, 8006e58 <__pow5mult+0x9c>
 8006e48:	4622      	mov	r2, r4
 8006e4a:	4621      	mov	r1, r4
 8006e4c:	4638      	mov	r0, r7
 8006e4e:	f7ff ff13 	bl	8006c78 <__multiply>
 8006e52:	6020      	str	r0, [r4, #0]
 8006e54:	f8c0 9000 	str.w	r9, [r0]
 8006e58:	4604      	mov	r4, r0
 8006e5a:	e7e4      	b.n	8006e26 <__pow5mult+0x6a>
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e62:	bf00      	nop
 8006e64:	08007ec0 	.word	0x08007ec0
 8006e68:	08007d8d 	.word	0x08007d8d
 8006e6c:	08007e0d 	.word	0x08007e0d

08006e70 <__lshift>:
 8006e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	460c      	mov	r4, r1
 8006e76:	4607      	mov	r7, r0
 8006e78:	4691      	mov	r9, r2
 8006e7a:	6923      	ldr	r3, [r4, #16]
 8006e7c:	6849      	ldr	r1, [r1, #4]
 8006e7e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e82:	68a3      	ldr	r3, [r4, #8]
 8006e84:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e88:	f108 0601 	add.w	r6, r8, #1
 8006e8c:	42b3      	cmp	r3, r6
 8006e8e:	db0b      	blt.n	8006ea8 <__lshift+0x38>
 8006e90:	4638      	mov	r0, r7
 8006e92:	f7ff fde7 	bl	8006a64 <_Balloc>
 8006e96:	4605      	mov	r5, r0
 8006e98:	b948      	cbnz	r0, 8006eae <__lshift+0x3e>
 8006e9a:	4602      	mov	r2, r0
 8006e9c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ea0:	4b27      	ldr	r3, [pc, #156]	@ (8006f40 <__lshift+0xd0>)
 8006ea2:	4828      	ldr	r0, [pc, #160]	@ (8006f44 <__lshift+0xd4>)
 8006ea4:	f000 fd64 	bl	8007970 <__assert_func>
 8006ea8:	3101      	adds	r1, #1
 8006eaa:	005b      	lsls	r3, r3, #1
 8006eac:	e7ee      	b.n	8006e8c <__lshift+0x1c>
 8006eae:	2300      	movs	r3, #0
 8006eb0:	f100 0114 	add.w	r1, r0, #20
 8006eb4:	f100 0210 	add.w	r2, r0, #16
 8006eb8:	4618      	mov	r0, r3
 8006eba:	4553      	cmp	r3, sl
 8006ebc:	db33      	blt.n	8006f26 <__lshift+0xb6>
 8006ebe:	6920      	ldr	r0, [r4, #16]
 8006ec0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ec4:	f104 0314 	add.w	r3, r4, #20
 8006ec8:	f019 091f 	ands.w	r9, r9, #31
 8006ecc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006ed0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006ed4:	d02b      	beq.n	8006f2e <__lshift+0xbe>
 8006ed6:	468a      	mov	sl, r1
 8006ed8:	2200      	movs	r2, #0
 8006eda:	f1c9 0e20 	rsb	lr, r9, #32
 8006ede:	6818      	ldr	r0, [r3, #0]
 8006ee0:	fa00 f009 	lsl.w	r0, r0, r9
 8006ee4:	4310      	orrs	r0, r2
 8006ee6:	f84a 0b04 	str.w	r0, [sl], #4
 8006eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eee:	459c      	cmp	ip, r3
 8006ef0:	fa22 f20e 	lsr.w	r2, r2, lr
 8006ef4:	d8f3      	bhi.n	8006ede <__lshift+0x6e>
 8006ef6:	ebac 0304 	sub.w	r3, ip, r4
 8006efa:	3b15      	subs	r3, #21
 8006efc:	f023 0303 	bic.w	r3, r3, #3
 8006f00:	3304      	adds	r3, #4
 8006f02:	f104 0015 	add.w	r0, r4, #21
 8006f06:	4560      	cmp	r0, ip
 8006f08:	bf88      	it	hi
 8006f0a:	2304      	movhi	r3, #4
 8006f0c:	50ca      	str	r2, [r1, r3]
 8006f0e:	b10a      	cbz	r2, 8006f14 <__lshift+0xa4>
 8006f10:	f108 0602 	add.w	r6, r8, #2
 8006f14:	3e01      	subs	r6, #1
 8006f16:	4638      	mov	r0, r7
 8006f18:	4621      	mov	r1, r4
 8006f1a:	612e      	str	r6, [r5, #16]
 8006f1c:	f7ff fde2 	bl	8006ae4 <_Bfree>
 8006f20:	4628      	mov	r0, r5
 8006f22:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f26:	f842 0f04 	str.w	r0, [r2, #4]!
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	e7c5      	b.n	8006eba <__lshift+0x4a>
 8006f2e:	3904      	subs	r1, #4
 8006f30:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f34:	459c      	cmp	ip, r3
 8006f36:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f3a:	d8f9      	bhi.n	8006f30 <__lshift+0xc0>
 8006f3c:	e7ea      	b.n	8006f14 <__lshift+0xa4>
 8006f3e:	bf00      	nop
 8006f40:	08007dfc 	.word	0x08007dfc
 8006f44:	08007e0d 	.word	0x08007e0d

08006f48 <__mcmp>:
 8006f48:	4603      	mov	r3, r0
 8006f4a:	690a      	ldr	r2, [r1, #16]
 8006f4c:	6900      	ldr	r0, [r0, #16]
 8006f4e:	b530      	push	{r4, r5, lr}
 8006f50:	1a80      	subs	r0, r0, r2
 8006f52:	d10e      	bne.n	8006f72 <__mcmp+0x2a>
 8006f54:	3314      	adds	r3, #20
 8006f56:	3114      	adds	r1, #20
 8006f58:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006f5c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006f60:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006f64:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006f68:	4295      	cmp	r5, r2
 8006f6a:	d003      	beq.n	8006f74 <__mcmp+0x2c>
 8006f6c:	d205      	bcs.n	8006f7a <__mcmp+0x32>
 8006f6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f72:	bd30      	pop	{r4, r5, pc}
 8006f74:	42a3      	cmp	r3, r4
 8006f76:	d3f3      	bcc.n	8006f60 <__mcmp+0x18>
 8006f78:	e7fb      	b.n	8006f72 <__mcmp+0x2a>
 8006f7a:	2001      	movs	r0, #1
 8006f7c:	e7f9      	b.n	8006f72 <__mcmp+0x2a>
	...

08006f80 <__mdiff>:
 8006f80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	4689      	mov	r9, r1
 8006f86:	4606      	mov	r6, r0
 8006f88:	4611      	mov	r1, r2
 8006f8a:	4648      	mov	r0, r9
 8006f8c:	4614      	mov	r4, r2
 8006f8e:	f7ff ffdb 	bl	8006f48 <__mcmp>
 8006f92:	1e05      	subs	r5, r0, #0
 8006f94:	d112      	bne.n	8006fbc <__mdiff+0x3c>
 8006f96:	4629      	mov	r1, r5
 8006f98:	4630      	mov	r0, r6
 8006f9a:	f7ff fd63 	bl	8006a64 <_Balloc>
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	b928      	cbnz	r0, 8006fae <__mdiff+0x2e>
 8006fa2:	f240 2137 	movw	r1, #567	@ 0x237
 8006fa6:	4b3e      	ldr	r3, [pc, #248]	@ (80070a0 <__mdiff+0x120>)
 8006fa8:	483e      	ldr	r0, [pc, #248]	@ (80070a4 <__mdiff+0x124>)
 8006faa:	f000 fce1 	bl	8007970 <__assert_func>
 8006fae:	2301      	movs	r3, #1
 8006fb0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	b003      	add	sp, #12
 8006fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fbc:	bfbc      	itt	lt
 8006fbe:	464b      	movlt	r3, r9
 8006fc0:	46a1      	movlt	r9, r4
 8006fc2:	4630      	mov	r0, r6
 8006fc4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006fc8:	bfba      	itte	lt
 8006fca:	461c      	movlt	r4, r3
 8006fcc:	2501      	movlt	r5, #1
 8006fce:	2500      	movge	r5, #0
 8006fd0:	f7ff fd48 	bl	8006a64 <_Balloc>
 8006fd4:	4602      	mov	r2, r0
 8006fd6:	b918      	cbnz	r0, 8006fe0 <__mdiff+0x60>
 8006fd8:	f240 2145 	movw	r1, #581	@ 0x245
 8006fdc:	4b30      	ldr	r3, [pc, #192]	@ (80070a0 <__mdiff+0x120>)
 8006fde:	e7e3      	b.n	8006fa8 <__mdiff+0x28>
 8006fe0:	f100 0b14 	add.w	fp, r0, #20
 8006fe4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006fe8:	f109 0310 	add.w	r3, r9, #16
 8006fec:	60c5      	str	r5, [r0, #12]
 8006fee:	f04f 0c00 	mov.w	ip, #0
 8006ff2:	f109 0514 	add.w	r5, r9, #20
 8006ff6:	46d9      	mov	r9, fp
 8006ff8:	6926      	ldr	r6, [r4, #16]
 8006ffa:	f104 0e14 	add.w	lr, r4, #20
 8006ffe:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007002:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007006:	9301      	str	r3, [sp, #4]
 8007008:	9b01      	ldr	r3, [sp, #4]
 800700a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800700e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007012:	b281      	uxth	r1, r0
 8007014:	9301      	str	r3, [sp, #4]
 8007016:	fa1f f38a 	uxth.w	r3, sl
 800701a:	1a5b      	subs	r3, r3, r1
 800701c:	0c00      	lsrs	r0, r0, #16
 800701e:	4463      	add	r3, ip
 8007020:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007024:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007028:	b29b      	uxth	r3, r3
 800702a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800702e:	4576      	cmp	r6, lr
 8007030:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007034:	f849 3b04 	str.w	r3, [r9], #4
 8007038:	d8e6      	bhi.n	8007008 <__mdiff+0x88>
 800703a:	1b33      	subs	r3, r6, r4
 800703c:	3b15      	subs	r3, #21
 800703e:	f023 0303 	bic.w	r3, r3, #3
 8007042:	3415      	adds	r4, #21
 8007044:	3304      	adds	r3, #4
 8007046:	42a6      	cmp	r6, r4
 8007048:	bf38      	it	cc
 800704a:	2304      	movcc	r3, #4
 800704c:	441d      	add	r5, r3
 800704e:	445b      	add	r3, fp
 8007050:	461e      	mov	r6, r3
 8007052:	462c      	mov	r4, r5
 8007054:	4544      	cmp	r4, r8
 8007056:	d30e      	bcc.n	8007076 <__mdiff+0xf6>
 8007058:	f108 0103 	add.w	r1, r8, #3
 800705c:	1b49      	subs	r1, r1, r5
 800705e:	f021 0103 	bic.w	r1, r1, #3
 8007062:	3d03      	subs	r5, #3
 8007064:	45a8      	cmp	r8, r5
 8007066:	bf38      	it	cc
 8007068:	2100      	movcc	r1, #0
 800706a:	440b      	add	r3, r1
 800706c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007070:	b199      	cbz	r1, 800709a <__mdiff+0x11a>
 8007072:	6117      	str	r7, [r2, #16]
 8007074:	e79e      	b.n	8006fb4 <__mdiff+0x34>
 8007076:	46e6      	mov	lr, ip
 8007078:	f854 1b04 	ldr.w	r1, [r4], #4
 800707c:	fa1f fc81 	uxth.w	ip, r1
 8007080:	44f4      	add	ip, lr
 8007082:	0c08      	lsrs	r0, r1, #16
 8007084:	4471      	add	r1, lr
 8007086:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800708a:	b289      	uxth	r1, r1
 800708c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007090:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007094:	f846 1b04 	str.w	r1, [r6], #4
 8007098:	e7dc      	b.n	8007054 <__mdiff+0xd4>
 800709a:	3f01      	subs	r7, #1
 800709c:	e7e6      	b.n	800706c <__mdiff+0xec>
 800709e:	bf00      	nop
 80070a0:	08007dfc 	.word	0x08007dfc
 80070a4:	08007e0d 	.word	0x08007e0d

080070a8 <__d2b>:
 80070a8:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80070ac:	2101      	movs	r1, #1
 80070ae:	4690      	mov	r8, r2
 80070b0:	4699      	mov	r9, r3
 80070b2:	9e08      	ldr	r6, [sp, #32]
 80070b4:	f7ff fcd6 	bl	8006a64 <_Balloc>
 80070b8:	4604      	mov	r4, r0
 80070ba:	b930      	cbnz	r0, 80070ca <__d2b+0x22>
 80070bc:	4602      	mov	r2, r0
 80070be:	f240 310f 	movw	r1, #783	@ 0x30f
 80070c2:	4b23      	ldr	r3, [pc, #140]	@ (8007150 <__d2b+0xa8>)
 80070c4:	4823      	ldr	r0, [pc, #140]	@ (8007154 <__d2b+0xac>)
 80070c6:	f000 fc53 	bl	8007970 <__assert_func>
 80070ca:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80070ce:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80070d2:	b10d      	cbz	r5, 80070d8 <__d2b+0x30>
 80070d4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	f1b8 0300 	subs.w	r3, r8, #0
 80070de:	d024      	beq.n	800712a <__d2b+0x82>
 80070e0:	4668      	mov	r0, sp
 80070e2:	9300      	str	r3, [sp, #0]
 80070e4:	f7ff fd85 	bl	8006bf2 <__lo0bits>
 80070e8:	e9dd 1200 	ldrd	r1, r2, [sp]
 80070ec:	b1d8      	cbz	r0, 8007126 <__d2b+0x7e>
 80070ee:	f1c0 0320 	rsb	r3, r0, #32
 80070f2:	fa02 f303 	lsl.w	r3, r2, r3
 80070f6:	430b      	orrs	r3, r1
 80070f8:	40c2      	lsrs	r2, r0
 80070fa:	6163      	str	r3, [r4, #20]
 80070fc:	9201      	str	r2, [sp, #4]
 80070fe:	9b01      	ldr	r3, [sp, #4]
 8007100:	2b00      	cmp	r3, #0
 8007102:	bf0c      	ite	eq
 8007104:	2201      	moveq	r2, #1
 8007106:	2202      	movne	r2, #2
 8007108:	61a3      	str	r3, [r4, #24]
 800710a:	6122      	str	r2, [r4, #16]
 800710c:	b1ad      	cbz	r5, 800713a <__d2b+0x92>
 800710e:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007112:	4405      	add	r5, r0
 8007114:	6035      	str	r5, [r6, #0]
 8007116:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800711a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800711c:	6018      	str	r0, [r3, #0]
 800711e:	4620      	mov	r0, r4
 8007120:	b002      	add	sp, #8
 8007122:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8007126:	6161      	str	r1, [r4, #20]
 8007128:	e7e9      	b.n	80070fe <__d2b+0x56>
 800712a:	a801      	add	r0, sp, #4
 800712c:	f7ff fd61 	bl	8006bf2 <__lo0bits>
 8007130:	9b01      	ldr	r3, [sp, #4]
 8007132:	2201      	movs	r2, #1
 8007134:	6163      	str	r3, [r4, #20]
 8007136:	3020      	adds	r0, #32
 8007138:	e7e7      	b.n	800710a <__d2b+0x62>
 800713a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800713e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007142:	6030      	str	r0, [r6, #0]
 8007144:	6918      	ldr	r0, [r3, #16]
 8007146:	f7ff fd35 	bl	8006bb4 <__hi0bits>
 800714a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800714e:	e7e4      	b.n	800711a <__d2b+0x72>
 8007150:	08007dfc 	.word	0x08007dfc
 8007154:	08007e0d 	.word	0x08007e0d

08007158 <__ssputs_r>:
 8007158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800715c:	461f      	mov	r7, r3
 800715e:	688e      	ldr	r6, [r1, #8]
 8007160:	4682      	mov	sl, r0
 8007162:	42be      	cmp	r6, r7
 8007164:	460c      	mov	r4, r1
 8007166:	4690      	mov	r8, r2
 8007168:	680b      	ldr	r3, [r1, #0]
 800716a:	d82d      	bhi.n	80071c8 <__ssputs_r+0x70>
 800716c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007170:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007174:	d026      	beq.n	80071c4 <__ssputs_r+0x6c>
 8007176:	6965      	ldr	r5, [r4, #20]
 8007178:	6909      	ldr	r1, [r1, #16]
 800717a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800717e:	eba3 0901 	sub.w	r9, r3, r1
 8007182:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007186:	1c7b      	adds	r3, r7, #1
 8007188:	444b      	add	r3, r9
 800718a:	106d      	asrs	r5, r5, #1
 800718c:	429d      	cmp	r5, r3
 800718e:	bf38      	it	cc
 8007190:	461d      	movcc	r5, r3
 8007192:	0553      	lsls	r3, r2, #21
 8007194:	d527      	bpl.n	80071e6 <__ssputs_r+0x8e>
 8007196:	4629      	mov	r1, r5
 8007198:	f7ff fbd8 	bl	800694c <_malloc_r>
 800719c:	4606      	mov	r6, r0
 800719e:	b360      	cbz	r0, 80071fa <__ssputs_r+0xa2>
 80071a0:	464a      	mov	r2, r9
 80071a2:	6921      	ldr	r1, [r4, #16]
 80071a4:	f000 fbd6 	bl	8007954 <memcpy>
 80071a8:	89a3      	ldrh	r3, [r4, #12]
 80071aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80071ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071b2:	81a3      	strh	r3, [r4, #12]
 80071b4:	6126      	str	r6, [r4, #16]
 80071b6:	444e      	add	r6, r9
 80071b8:	6026      	str	r6, [r4, #0]
 80071ba:	463e      	mov	r6, r7
 80071bc:	6165      	str	r5, [r4, #20]
 80071be:	eba5 0509 	sub.w	r5, r5, r9
 80071c2:	60a5      	str	r5, [r4, #8]
 80071c4:	42be      	cmp	r6, r7
 80071c6:	d900      	bls.n	80071ca <__ssputs_r+0x72>
 80071c8:	463e      	mov	r6, r7
 80071ca:	4632      	mov	r2, r6
 80071cc:	4641      	mov	r1, r8
 80071ce:	6820      	ldr	r0, [r4, #0]
 80071d0:	f000 fb96 	bl	8007900 <memmove>
 80071d4:	2000      	movs	r0, #0
 80071d6:	68a3      	ldr	r3, [r4, #8]
 80071d8:	1b9b      	subs	r3, r3, r6
 80071da:	60a3      	str	r3, [r4, #8]
 80071dc:	6823      	ldr	r3, [r4, #0]
 80071de:	4433      	add	r3, r6
 80071e0:	6023      	str	r3, [r4, #0]
 80071e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071e6:	462a      	mov	r2, r5
 80071e8:	f000 fc06 	bl	80079f8 <_realloc_r>
 80071ec:	4606      	mov	r6, r0
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d1e0      	bne.n	80071b4 <__ssputs_r+0x5c>
 80071f2:	4650      	mov	r0, sl
 80071f4:	6921      	ldr	r1, [r4, #16]
 80071f6:	f7ff fb37 	bl	8006868 <_free_r>
 80071fa:	230c      	movs	r3, #12
 80071fc:	f8ca 3000 	str.w	r3, [sl]
 8007200:	89a3      	ldrh	r3, [r4, #12]
 8007202:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007206:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800720a:	81a3      	strh	r3, [r4, #12]
 800720c:	e7e9      	b.n	80071e2 <__ssputs_r+0x8a>
	...

08007210 <_svfiprintf_r>:
 8007210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007214:	4698      	mov	r8, r3
 8007216:	898b      	ldrh	r3, [r1, #12]
 8007218:	4607      	mov	r7, r0
 800721a:	061b      	lsls	r3, r3, #24
 800721c:	460d      	mov	r5, r1
 800721e:	4614      	mov	r4, r2
 8007220:	b09d      	sub	sp, #116	@ 0x74
 8007222:	d510      	bpl.n	8007246 <_svfiprintf_r+0x36>
 8007224:	690b      	ldr	r3, [r1, #16]
 8007226:	b973      	cbnz	r3, 8007246 <_svfiprintf_r+0x36>
 8007228:	2140      	movs	r1, #64	@ 0x40
 800722a:	f7ff fb8f 	bl	800694c <_malloc_r>
 800722e:	6028      	str	r0, [r5, #0]
 8007230:	6128      	str	r0, [r5, #16]
 8007232:	b930      	cbnz	r0, 8007242 <_svfiprintf_r+0x32>
 8007234:	230c      	movs	r3, #12
 8007236:	603b      	str	r3, [r7, #0]
 8007238:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800723c:	b01d      	add	sp, #116	@ 0x74
 800723e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007242:	2340      	movs	r3, #64	@ 0x40
 8007244:	616b      	str	r3, [r5, #20]
 8007246:	2300      	movs	r3, #0
 8007248:	9309      	str	r3, [sp, #36]	@ 0x24
 800724a:	2320      	movs	r3, #32
 800724c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007250:	2330      	movs	r3, #48	@ 0x30
 8007252:	f04f 0901 	mov.w	r9, #1
 8007256:	f8cd 800c 	str.w	r8, [sp, #12]
 800725a:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80073f4 <_svfiprintf_r+0x1e4>
 800725e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007262:	4623      	mov	r3, r4
 8007264:	469a      	mov	sl, r3
 8007266:	f813 2b01 	ldrb.w	r2, [r3], #1
 800726a:	b10a      	cbz	r2, 8007270 <_svfiprintf_r+0x60>
 800726c:	2a25      	cmp	r2, #37	@ 0x25
 800726e:	d1f9      	bne.n	8007264 <_svfiprintf_r+0x54>
 8007270:	ebba 0b04 	subs.w	fp, sl, r4
 8007274:	d00b      	beq.n	800728e <_svfiprintf_r+0x7e>
 8007276:	465b      	mov	r3, fp
 8007278:	4622      	mov	r2, r4
 800727a:	4629      	mov	r1, r5
 800727c:	4638      	mov	r0, r7
 800727e:	f7ff ff6b 	bl	8007158 <__ssputs_r>
 8007282:	3001      	adds	r0, #1
 8007284:	f000 80a7 	beq.w	80073d6 <_svfiprintf_r+0x1c6>
 8007288:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800728a:	445a      	add	r2, fp
 800728c:	9209      	str	r2, [sp, #36]	@ 0x24
 800728e:	f89a 3000 	ldrb.w	r3, [sl]
 8007292:	2b00      	cmp	r3, #0
 8007294:	f000 809f 	beq.w	80073d6 <_svfiprintf_r+0x1c6>
 8007298:	2300      	movs	r3, #0
 800729a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800729e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80072a2:	f10a 0a01 	add.w	sl, sl, #1
 80072a6:	9304      	str	r3, [sp, #16]
 80072a8:	9307      	str	r3, [sp, #28]
 80072aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80072ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80072b0:	4654      	mov	r4, sl
 80072b2:	2205      	movs	r2, #5
 80072b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80072b8:	484e      	ldr	r0, [pc, #312]	@ (80073f4 <_svfiprintf_r+0x1e4>)
 80072ba:	f7fe fc68 	bl	8005b8e <memchr>
 80072be:	9a04      	ldr	r2, [sp, #16]
 80072c0:	b9d8      	cbnz	r0, 80072fa <_svfiprintf_r+0xea>
 80072c2:	06d0      	lsls	r0, r2, #27
 80072c4:	bf44      	itt	mi
 80072c6:	2320      	movmi	r3, #32
 80072c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072cc:	0711      	lsls	r1, r2, #28
 80072ce:	bf44      	itt	mi
 80072d0:	232b      	movmi	r3, #43	@ 0x2b
 80072d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80072d6:	f89a 3000 	ldrb.w	r3, [sl]
 80072da:	2b2a      	cmp	r3, #42	@ 0x2a
 80072dc:	d015      	beq.n	800730a <_svfiprintf_r+0xfa>
 80072de:	4654      	mov	r4, sl
 80072e0:	2000      	movs	r0, #0
 80072e2:	f04f 0c0a 	mov.w	ip, #10
 80072e6:	9a07      	ldr	r2, [sp, #28]
 80072e8:	4621      	mov	r1, r4
 80072ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80072ee:	3b30      	subs	r3, #48	@ 0x30
 80072f0:	2b09      	cmp	r3, #9
 80072f2:	d94b      	bls.n	800738c <_svfiprintf_r+0x17c>
 80072f4:	b1b0      	cbz	r0, 8007324 <_svfiprintf_r+0x114>
 80072f6:	9207      	str	r2, [sp, #28]
 80072f8:	e014      	b.n	8007324 <_svfiprintf_r+0x114>
 80072fa:	eba0 0308 	sub.w	r3, r0, r8
 80072fe:	fa09 f303 	lsl.w	r3, r9, r3
 8007302:	4313      	orrs	r3, r2
 8007304:	46a2      	mov	sl, r4
 8007306:	9304      	str	r3, [sp, #16]
 8007308:	e7d2      	b.n	80072b0 <_svfiprintf_r+0xa0>
 800730a:	9b03      	ldr	r3, [sp, #12]
 800730c:	1d19      	adds	r1, r3, #4
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	9103      	str	r1, [sp, #12]
 8007312:	2b00      	cmp	r3, #0
 8007314:	bfbb      	ittet	lt
 8007316:	425b      	neglt	r3, r3
 8007318:	f042 0202 	orrlt.w	r2, r2, #2
 800731c:	9307      	strge	r3, [sp, #28]
 800731e:	9307      	strlt	r3, [sp, #28]
 8007320:	bfb8      	it	lt
 8007322:	9204      	strlt	r2, [sp, #16]
 8007324:	7823      	ldrb	r3, [r4, #0]
 8007326:	2b2e      	cmp	r3, #46	@ 0x2e
 8007328:	d10a      	bne.n	8007340 <_svfiprintf_r+0x130>
 800732a:	7863      	ldrb	r3, [r4, #1]
 800732c:	2b2a      	cmp	r3, #42	@ 0x2a
 800732e:	d132      	bne.n	8007396 <_svfiprintf_r+0x186>
 8007330:	9b03      	ldr	r3, [sp, #12]
 8007332:	3402      	adds	r4, #2
 8007334:	1d1a      	adds	r2, r3, #4
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	9203      	str	r2, [sp, #12]
 800733a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800733e:	9305      	str	r3, [sp, #20]
 8007340:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80073f8 <_svfiprintf_r+0x1e8>
 8007344:	2203      	movs	r2, #3
 8007346:	4650      	mov	r0, sl
 8007348:	7821      	ldrb	r1, [r4, #0]
 800734a:	f7fe fc20 	bl	8005b8e <memchr>
 800734e:	b138      	cbz	r0, 8007360 <_svfiprintf_r+0x150>
 8007350:	2240      	movs	r2, #64	@ 0x40
 8007352:	9b04      	ldr	r3, [sp, #16]
 8007354:	eba0 000a 	sub.w	r0, r0, sl
 8007358:	4082      	lsls	r2, r0
 800735a:	4313      	orrs	r3, r2
 800735c:	3401      	adds	r4, #1
 800735e:	9304      	str	r3, [sp, #16]
 8007360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007364:	2206      	movs	r2, #6
 8007366:	4825      	ldr	r0, [pc, #148]	@ (80073fc <_svfiprintf_r+0x1ec>)
 8007368:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800736c:	f7fe fc0f 	bl	8005b8e <memchr>
 8007370:	2800      	cmp	r0, #0
 8007372:	d036      	beq.n	80073e2 <_svfiprintf_r+0x1d2>
 8007374:	4b22      	ldr	r3, [pc, #136]	@ (8007400 <_svfiprintf_r+0x1f0>)
 8007376:	bb1b      	cbnz	r3, 80073c0 <_svfiprintf_r+0x1b0>
 8007378:	9b03      	ldr	r3, [sp, #12]
 800737a:	3307      	adds	r3, #7
 800737c:	f023 0307 	bic.w	r3, r3, #7
 8007380:	3308      	adds	r3, #8
 8007382:	9303      	str	r3, [sp, #12]
 8007384:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007386:	4433      	add	r3, r6
 8007388:	9309      	str	r3, [sp, #36]	@ 0x24
 800738a:	e76a      	b.n	8007262 <_svfiprintf_r+0x52>
 800738c:	460c      	mov	r4, r1
 800738e:	2001      	movs	r0, #1
 8007390:	fb0c 3202 	mla	r2, ip, r2, r3
 8007394:	e7a8      	b.n	80072e8 <_svfiprintf_r+0xd8>
 8007396:	2300      	movs	r3, #0
 8007398:	f04f 0c0a 	mov.w	ip, #10
 800739c:	4619      	mov	r1, r3
 800739e:	3401      	adds	r4, #1
 80073a0:	9305      	str	r3, [sp, #20]
 80073a2:	4620      	mov	r0, r4
 80073a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80073a8:	3a30      	subs	r2, #48	@ 0x30
 80073aa:	2a09      	cmp	r2, #9
 80073ac:	d903      	bls.n	80073b6 <_svfiprintf_r+0x1a6>
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d0c6      	beq.n	8007340 <_svfiprintf_r+0x130>
 80073b2:	9105      	str	r1, [sp, #20]
 80073b4:	e7c4      	b.n	8007340 <_svfiprintf_r+0x130>
 80073b6:	4604      	mov	r4, r0
 80073b8:	2301      	movs	r3, #1
 80073ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80073be:	e7f0      	b.n	80073a2 <_svfiprintf_r+0x192>
 80073c0:	ab03      	add	r3, sp, #12
 80073c2:	9300      	str	r3, [sp, #0]
 80073c4:	462a      	mov	r2, r5
 80073c6:	4638      	mov	r0, r7
 80073c8:	4b0e      	ldr	r3, [pc, #56]	@ (8007404 <_svfiprintf_r+0x1f4>)
 80073ca:	a904      	add	r1, sp, #16
 80073cc:	f7fd fe6a 	bl	80050a4 <_printf_float>
 80073d0:	1c42      	adds	r2, r0, #1
 80073d2:	4606      	mov	r6, r0
 80073d4:	d1d6      	bne.n	8007384 <_svfiprintf_r+0x174>
 80073d6:	89ab      	ldrh	r3, [r5, #12]
 80073d8:	065b      	lsls	r3, r3, #25
 80073da:	f53f af2d 	bmi.w	8007238 <_svfiprintf_r+0x28>
 80073de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80073e0:	e72c      	b.n	800723c <_svfiprintf_r+0x2c>
 80073e2:	ab03      	add	r3, sp, #12
 80073e4:	9300      	str	r3, [sp, #0]
 80073e6:	462a      	mov	r2, r5
 80073e8:	4638      	mov	r0, r7
 80073ea:	4b06      	ldr	r3, [pc, #24]	@ (8007404 <_svfiprintf_r+0x1f4>)
 80073ec:	a904      	add	r1, sp, #16
 80073ee:	f7fe f8f7 	bl	80055e0 <_printf_i>
 80073f2:	e7ed      	b.n	80073d0 <_svfiprintf_r+0x1c0>
 80073f4:	08007e66 	.word	0x08007e66
 80073f8:	08007e6c 	.word	0x08007e6c
 80073fc:	08007e70 	.word	0x08007e70
 8007400:	080050a5 	.word	0x080050a5
 8007404:	08007159 	.word	0x08007159

08007408 <__sfputc_r>:
 8007408:	6893      	ldr	r3, [r2, #8]
 800740a:	b410      	push	{r4}
 800740c:	3b01      	subs	r3, #1
 800740e:	2b00      	cmp	r3, #0
 8007410:	6093      	str	r3, [r2, #8]
 8007412:	da07      	bge.n	8007424 <__sfputc_r+0x1c>
 8007414:	6994      	ldr	r4, [r2, #24]
 8007416:	42a3      	cmp	r3, r4
 8007418:	db01      	blt.n	800741e <__sfputc_r+0x16>
 800741a:	290a      	cmp	r1, #10
 800741c:	d102      	bne.n	8007424 <__sfputc_r+0x1c>
 800741e:	bc10      	pop	{r4}
 8007420:	f000 b9da 	b.w	80077d8 <__swbuf_r>
 8007424:	6813      	ldr	r3, [r2, #0]
 8007426:	1c58      	adds	r0, r3, #1
 8007428:	6010      	str	r0, [r2, #0]
 800742a:	7019      	strb	r1, [r3, #0]
 800742c:	4608      	mov	r0, r1
 800742e:	bc10      	pop	{r4}
 8007430:	4770      	bx	lr

08007432 <__sfputs_r>:
 8007432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007434:	4606      	mov	r6, r0
 8007436:	460f      	mov	r7, r1
 8007438:	4614      	mov	r4, r2
 800743a:	18d5      	adds	r5, r2, r3
 800743c:	42ac      	cmp	r4, r5
 800743e:	d101      	bne.n	8007444 <__sfputs_r+0x12>
 8007440:	2000      	movs	r0, #0
 8007442:	e007      	b.n	8007454 <__sfputs_r+0x22>
 8007444:	463a      	mov	r2, r7
 8007446:	4630      	mov	r0, r6
 8007448:	f814 1b01 	ldrb.w	r1, [r4], #1
 800744c:	f7ff ffdc 	bl	8007408 <__sfputc_r>
 8007450:	1c43      	adds	r3, r0, #1
 8007452:	d1f3      	bne.n	800743c <__sfputs_r+0xa>
 8007454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007458 <_vfiprintf_r>:
 8007458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800745c:	460d      	mov	r5, r1
 800745e:	4614      	mov	r4, r2
 8007460:	4698      	mov	r8, r3
 8007462:	4606      	mov	r6, r0
 8007464:	b09d      	sub	sp, #116	@ 0x74
 8007466:	b118      	cbz	r0, 8007470 <_vfiprintf_r+0x18>
 8007468:	6a03      	ldr	r3, [r0, #32]
 800746a:	b90b      	cbnz	r3, 8007470 <_vfiprintf_r+0x18>
 800746c:	f7fe fa62 	bl	8005934 <__sinit>
 8007470:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007472:	07d9      	lsls	r1, r3, #31
 8007474:	d405      	bmi.n	8007482 <_vfiprintf_r+0x2a>
 8007476:	89ab      	ldrh	r3, [r5, #12]
 8007478:	059a      	lsls	r2, r3, #22
 800747a:	d402      	bmi.n	8007482 <_vfiprintf_r+0x2a>
 800747c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800747e:	f7fe fb84 	bl	8005b8a <__retarget_lock_acquire_recursive>
 8007482:	89ab      	ldrh	r3, [r5, #12]
 8007484:	071b      	lsls	r3, r3, #28
 8007486:	d501      	bpl.n	800748c <_vfiprintf_r+0x34>
 8007488:	692b      	ldr	r3, [r5, #16]
 800748a:	b99b      	cbnz	r3, 80074b4 <_vfiprintf_r+0x5c>
 800748c:	4629      	mov	r1, r5
 800748e:	4630      	mov	r0, r6
 8007490:	f000 f9e0 	bl	8007854 <__swsetup_r>
 8007494:	b170      	cbz	r0, 80074b4 <_vfiprintf_r+0x5c>
 8007496:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007498:	07dc      	lsls	r4, r3, #31
 800749a:	d504      	bpl.n	80074a6 <_vfiprintf_r+0x4e>
 800749c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80074a0:	b01d      	add	sp, #116	@ 0x74
 80074a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a6:	89ab      	ldrh	r3, [r5, #12]
 80074a8:	0598      	lsls	r0, r3, #22
 80074aa:	d4f7      	bmi.n	800749c <_vfiprintf_r+0x44>
 80074ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80074ae:	f7fe fb6d 	bl	8005b8c <__retarget_lock_release_recursive>
 80074b2:	e7f3      	b.n	800749c <_vfiprintf_r+0x44>
 80074b4:	2300      	movs	r3, #0
 80074b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80074b8:	2320      	movs	r3, #32
 80074ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80074be:	2330      	movs	r3, #48	@ 0x30
 80074c0:	f04f 0901 	mov.w	r9, #1
 80074c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80074c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007674 <_vfiprintf_r+0x21c>
 80074cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80074d0:	4623      	mov	r3, r4
 80074d2:	469a      	mov	sl, r3
 80074d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80074d8:	b10a      	cbz	r2, 80074de <_vfiprintf_r+0x86>
 80074da:	2a25      	cmp	r2, #37	@ 0x25
 80074dc:	d1f9      	bne.n	80074d2 <_vfiprintf_r+0x7a>
 80074de:	ebba 0b04 	subs.w	fp, sl, r4
 80074e2:	d00b      	beq.n	80074fc <_vfiprintf_r+0xa4>
 80074e4:	465b      	mov	r3, fp
 80074e6:	4622      	mov	r2, r4
 80074e8:	4629      	mov	r1, r5
 80074ea:	4630      	mov	r0, r6
 80074ec:	f7ff ffa1 	bl	8007432 <__sfputs_r>
 80074f0:	3001      	adds	r0, #1
 80074f2:	f000 80a7 	beq.w	8007644 <_vfiprintf_r+0x1ec>
 80074f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80074f8:	445a      	add	r2, fp
 80074fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80074fc:	f89a 3000 	ldrb.w	r3, [sl]
 8007500:	2b00      	cmp	r3, #0
 8007502:	f000 809f 	beq.w	8007644 <_vfiprintf_r+0x1ec>
 8007506:	2300      	movs	r3, #0
 8007508:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800750c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007510:	f10a 0a01 	add.w	sl, sl, #1
 8007514:	9304      	str	r3, [sp, #16]
 8007516:	9307      	str	r3, [sp, #28]
 8007518:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800751c:	931a      	str	r3, [sp, #104]	@ 0x68
 800751e:	4654      	mov	r4, sl
 8007520:	2205      	movs	r2, #5
 8007522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007526:	4853      	ldr	r0, [pc, #332]	@ (8007674 <_vfiprintf_r+0x21c>)
 8007528:	f7fe fb31 	bl	8005b8e <memchr>
 800752c:	9a04      	ldr	r2, [sp, #16]
 800752e:	b9d8      	cbnz	r0, 8007568 <_vfiprintf_r+0x110>
 8007530:	06d1      	lsls	r1, r2, #27
 8007532:	bf44      	itt	mi
 8007534:	2320      	movmi	r3, #32
 8007536:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800753a:	0713      	lsls	r3, r2, #28
 800753c:	bf44      	itt	mi
 800753e:	232b      	movmi	r3, #43	@ 0x2b
 8007540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007544:	f89a 3000 	ldrb.w	r3, [sl]
 8007548:	2b2a      	cmp	r3, #42	@ 0x2a
 800754a:	d015      	beq.n	8007578 <_vfiprintf_r+0x120>
 800754c:	4654      	mov	r4, sl
 800754e:	2000      	movs	r0, #0
 8007550:	f04f 0c0a 	mov.w	ip, #10
 8007554:	9a07      	ldr	r2, [sp, #28]
 8007556:	4621      	mov	r1, r4
 8007558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800755c:	3b30      	subs	r3, #48	@ 0x30
 800755e:	2b09      	cmp	r3, #9
 8007560:	d94b      	bls.n	80075fa <_vfiprintf_r+0x1a2>
 8007562:	b1b0      	cbz	r0, 8007592 <_vfiprintf_r+0x13a>
 8007564:	9207      	str	r2, [sp, #28]
 8007566:	e014      	b.n	8007592 <_vfiprintf_r+0x13a>
 8007568:	eba0 0308 	sub.w	r3, r0, r8
 800756c:	fa09 f303 	lsl.w	r3, r9, r3
 8007570:	4313      	orrs	r3, r2
 8007572:	46a2      	mov	sl, r4
 8007574:	9304      	str	r3, [sp, #16]
 8007576:	e7d2      	b.n	800751e <_vfiprintf_r+0xc6>
 8007578:	9b03      	ldr	r3, [sp, #12]
 800757a:	1d19      	adds	r1, r3, #4
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	9103      	str	r1, [sp, #12]
 8007580:	2b00      	cmp	r3, #0
 8007582:	bfbb      	ittet	lt
 8007584:	425b      	neglt	r3, r3
 8007586:	f042 0202 	orrlt.w	r2, r2, #2
 800758a:	9307      	strge	r3, [sp, #28]
 800758c:	9307      	strlt	r3, [sp, #28]
 800758e:	bfb8      	it	lt
 8007590:	9204      	strlt	r2, [sp, #16]
 8007592:	7823      	ldrb	r3, [r4, #0]
 8007594:	2b2e      	cmp	r3, #46	@ 0x2e
 8007596:	d10a      	bne.n	80075ae <_vfiprintf_r+0x156>
 8007598:	7863      	ldrb	r3, [r4, #1]
 800759a:	2b2a      	cmp	r3, #42	@ 0x2a
 800759c:	d132      	bne.n	8007604 <_vfiprintf_r+0x1ac>
 800759e:	9b03      	ldr	r3, [sp, #12]
 80075a0:	3402      	adds	r4, #2
 80075a2:	1d1a      	adds	r2, r3, #4
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	9203      	str	r2, [sp, #12]
 80075a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80075ac:	9305      	str	r3, [sp, #20]
 80075ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007678 <_vfiprintf_r+0x220>
 80075b2:	2203      	movs	r2, #3
 80075b4:	4650      	mov	r0, sl
 80075b6:	7821      	ldrb	r1, [r4, #0]
 80075b8:	f7fe fae9 	bl	8005b8e <memchr>
 80075bc:	b138      	cbz	r0, 80075ce <_vfiprintf_r+0x176>
 80075be:	2240      	movs	r2, #64	@ 0x40
 80075c0:	9b04      	ldr	r3, [sp, #16]
 80075c2:	eba0 000a 	sub.w	r0, r0, sl
 80075c6:	4082      	lsls	r2, r0
 80075c8:	4313      	orrs	r3, r2
 80075ca:	3401      	adds	r4, #1
 80075cc:	9304      	str	r3, [sp, #16]
 80075ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075d2:	2206      	movs	r2, #6
 80075d4:	4829      	ldr	r0, [pc, #164]	@ (800767c <_vfiprintf_r+0x224>)
 80075d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80075da:	f7fe fad8 	bl	8005b8e <memchr>
 80075de:	2800      	cmp	r0, #0
 80075e0:	d03f      	beq.n	8007662 <_vfiprintf_r+0x20a>
 80075e2:	4b27      	ldr	r3, [pc, #156]	@ (8007680 <_vfiprintf_r+0x228>)
 80075e4:	bb1b      	cbnz	r3, 800762e <_vfiprintf_r+0x1d6>
 80075e6:	9b03      	ldr	r3, [sp, #12]
 80075e8:	3307      	adds	r3, #7
 80075ea:	f023 0307 	bic.w	r3, r3, #7
 80075ee:	3308      	adds	r3, #8
 80075f0:	9303      	str	r3, [sp, #12]
 80075f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80075f4:	443b      	add	r3, r7
 80075f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80075f8:	e76a      	b.n	80074d0 <_vfiprintf_r+0x78>
 80075fa:	460c      	mov	r4, r1
 80075fc:	2001      	movs	r0, #1
 80075fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007602:	e7a8      	b.n	8007556 <_vfiprintf_r+0xfe>
 8007604:	2300      	movs	r3, #0
 8007606:	f04f 0c0a 	mov.w	ip, #10
 800760a:	4619      	mov	r1, r3
 800760c:	3401      	adds	r4, #1
 800760e:	9305      	str	r3, [sp, #20]
 8007610:	4620      	mov	r0, r4
 8007612:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007616:	3a30      	subs	r2, #48	@ 0x30
 8007618:	2a09      	cmp	r2, #9
 800761a:	d903      	bls.n	8007624 <_vfiprintf_r+0x1cc>
 800761c:	2b00      	cmp	r3, #0
 800761e:	d0c6      	beq.n	80075ae <_vfiprintf_r+0x156>
 8007620:	9105      	str	r1, [sp, #20]
 8007622:	e7c4      	b.n	80075ae <_vfiprintf_r+0x156>
 8007624:	4604      	mov	r4, r0
 8007626:	2301      	movs	r3, #1
 8007628:	fb0c 2101 	mla	r1, ip, r1, r2
 800762c:	e7f0      	b.n	8007610 <_vfiprintf_r+0x1b8>
 800762e:	ab03      	add	r3, sp, #12
 8007630:	9300      	str	r3, [sp, #0]
 8007632:	462a      	mov	r2, r5
 8007634:	4630      	mov	r0, r6
 8007636:	4b13      	ldr	r3, [pc, #76]	@ (8007684 <_vfiprintf_r+0x22c>)
 8007638:	a904      	add	r1, sp, #16
 800763a:	f7fd fd33 	bl	80050a4 <_printf_float>
 800763e:	4607      	mov	r7, r0
 8007640:	1c78      	adds	r0, r7, #1
 8007642:	d1d6      	bne.n	80075f2 <_vfiprintf_r+0x19a>
 8007644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007646:	07d9      	lsls	r1, r3, #31
 8007648:	d405      	bmi.n	8007656 <_vfiprintf_r+0x1fe>
 800764a:	89ab      	ldrh	r3, [r5, #12]
 800764c:	059a      	lsls	r2, r3, #22
 800764e:	d402      	bmi.n	8007656 <_vfiprintf_r+0x1fe>
 8007650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007652:	f7fe fa9b 	bl	8005b8c <__retarget_lock_release_recursive>
 8007656:	89ab      	ldrh	r3, [r5, #12]
 8007658:	065b      	lsls	r3, r3, #25
 800765a:	f53f af1f 	bmi.w	800749c <_vfiprintf_r+0x44>
 800765e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007660:	e71e      	b.n	80074a0 <_vfiprintf_r+0x48>
 8007662:	ab03      	add	r3, sp, #12
 8007664:	9300      	str	r3, [sp, #0]
 8007666:	462a      	mov	r2, r5
 8007668:	4630      	mov	r0, r6
 800766a:	4b06      	ldr	r3, [pc, #24]	@ (8007684 <_vfiprintf_r+0x22c>)
 800766c:	a904      	add	r1, sp, #16
 800766e:	f7fd ffb7 	bl	80055e0 <_printf_i>
 8007672:	e7e4      	b.n	800763e <_vfiprintf_r+0x1e6>
 8007674:	08007e66 	.word	0x08007e66
 8007678:	08007e6c 	.word	0x08007e6c
 800767c:	08007e70 	.word	0x08007e70
 8007680:	080050a5 	.word	0x080050a5
 8007684:	08007433 	.word	0x08007433

08007688 <__sflush_r>:
 8007688:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800768c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800768e:	0716      	lsls	r6, r2, #28
 8007690:	4605      	mov	r5, r0
 8007692:	460c      	mov	r4, r1
 8007694:	d454      	bmi.n	8007740 <__sflush_r+0xb8>
 8007696:	684b      	ldr	r3, [r1, #4]
 8007698:	2b00      	cmp	r3, #0
 800769a:	dc02      	bgt.n	80076a2 <__sflush_r+0x1a>
 800769c:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800769e:	2b00      	cmp	r3, #0
 80076a0:	dd48      	ble.n	8007734 <__sflush_r+0xac>
 80076a2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076a4:	2e00      	cmp	r6, #0
 80076a6:	d045      	beq.n	8007734 <__sflush_r+0xac>
 80076a8:	2300      	movs	r3, #0
 80076aa:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80076ae:	682f      	ldr	r7, [r5, #0]
 80076b0:	6a21      	ldr	r1, [r4, #32]
 80076b2:	602b      	str	r3, [r5, #0]
 80076b4:	d030      	beq.n	8007718 <__sflush_r+0x90>
 80076b6:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80076b8:	89a3      	ldrh	r3, [r4, #12]
 80076ba:	0759      	lsls	r1, r3, #29
 80076bc:	d505      	bpl.n	80076ca <__sflush_r+0x42>
 80076be:	6863      	ldr	r3, [r4, #4]
 80076c0:	1ad2      	subs	r2, r2, r3
 80076c2:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80076c4:	b10b      	cbz	r3, 80076ca <__sflush_r+0x42>
 80076c6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80076c8:	1ad2      	subs	r2, r2, r3
 80076ca:	2300      	movs	r3, #0
 80076cc:	4628      	mov	r0, r5
 80076ce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80076d0:	6a21      	ldr	r1, [r4, #32]
 80076d2:	47b0      	blx	r6
 80076d4:	1c43      	adds	r3, r0, #1
 80076d6:	89a3      	ldrh	r3, [r4, #12]
 80076d8:	d106      	bne.n	80076e8 <__sflush_r+0x60>
 80076da:	6829      	ldr	r1, [r5, #0]
 80076dc:	291d      	cmp	r1, #29
 80076de:	d82b      	bhi.n	8007738 <__sflush_r+0xb0>
 80076e0:	4a28      	ldr	r2, [pc, #160]	@ (8007784 <__sflush_r+0xfc>)
 80076e2:	40ca      	lsrs	r2, r1
 80076e4:	07d6      	lsls	r6, r2, #31
 80076e6:	d527      	bpl.n	8007738 <__sflush_r+0xb0>
 80076e8:	2200      	movs	r2, #0
 80076ea:	6062      	str	r2, [r4, #4]
 80076ec:	6922      	ldr	r2, [r4, #16]
 80076ee:	04d9      	lsls	r1, r3, #19
 80076f0:	6022      	str	r2, [r4, #0]
 80076f2:	d504      	bpl.n	80076fe <__sflush_r+0x76>
 80076f4:	1c42      	adds	r2, r0, #1
 80076f6:	d101      	bne.n	80076fc <__sflush_r+0x74>
 80076f8:	682b      	ldr	r3, [r5, #0]
 80076fa:	b903      	cbnz	r3, 80076fe <__sflush_r+0x76>
 80076fc:	6560      	str	r0, [r4, #84]	@ 0x54
 80076fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007700:	602f      	str	r7, [r5, #0]
 8007702:	b1b9      	cbz	r1, 8007734 <__sflush_r+0xac>
 8007704:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007708:	4299      	cmp	r1, r3
 800770a:	d002      	beq.n	8007712 <__sflush_r+0x8a>
 800770c:	4628      	mov	r0, r5
 800770e:	f7ff f8ab 	bl	8006868 <_free_r>
 8007712:	2300      	movs	r3, #0
 8007714:	6363      	str	r3, [r4, #52]	@ 0x34
 8007716:	e00d      	b.n	8007734 <__sflush_r+0xac>
 8007718:	2301      	movs	r3, #1
 800771a:	4628      	mov	r0, r5
 800771c:	47b0      	blx	r6
 800771e:	4602      	mov	r2, r0
 8007720:	1c50      	adds	r0, r2, #1
 8007722:	d1c9      	bne.n	80076b8 <__sflush_r+0x30>
 8007724:	682b      	ldr	r3, [r5, #0]
 8007726:	2b00      	cmp	r3, #0
 8007728:	d0c6      	beq.n	80076b8 <__sflush_r+0x30>
 800772a:	2b1d      	cmp	r3, #29
 800772c:	d001      	beq.n	8007732 <__sflush_r+0xaa>
 800772e:	2b16      	cmp	r3, #22
 8007730:	d11d      	bne.n	800776e <__sflush_r+0xe6>
 8007732:	602f      	str	r7, [r5, #0]
 8007734:	2000      	movs	r0, #0
 8007736:	e021      	b.n	800777c <__sflush_r+0xf4>
 8007738:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800773c:	b21b      	sxth	r3, r3
 800773e:	e01a      	b.n	8007776 <__sflush_r+0xee>
 8007740:	690f      	ldr	r7, [r1, #16]
 8007742:	2f00      	cmp	r7, #0
 8007744:	d0f6      	beq.n	8007734 <__sflush_r+0xac>
 8007746:	0793      	lsls	r3, r2, #30
 8007748:	bf18      	it	ne
 800774a:	2300      	movne	r3, #0
 800774c:	680e      	ldr	r6, [r1, #0]
 800774e:	bf08      	it	eq
 8007750:	694b      	ldreq	r3, [r1, #20]
 8007752:	1bf6      	subs	r6, r6, r7
 8007754:	600f      	str	r7, [r1, #0]
 8007756:	608b      	str	r3, [r1, #8]
 8007758:	2e00      	cmp	r6, #0
 800775a:	ddeb      	ble.n	8007734 <__sflush_r+0xac>
 800775c:	4633      	mov	r3, r6
 800775e:	463a      	mov	r2, r7
 8007760:	4628      	mov	r0, r5
 8007762:	6a21      	ldr	r1, [r4, #32]
 8007764:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007768:	47e0      	blx	ip
 800776a:	2800      	cmp	r0, #0
 800776c:	dc07      	bgt.n	800777e <__sflush_r+0xf6>
 800776e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007772:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007776:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800777a:	81a3      	strh	r3, [r4, #12]
 800777c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800777e:	4407      	add	r7, r0
 8007780:	1a36      	subs	r6, r6, r0
 8007782:	e7e9      	b.n	8007758 <__sflush_r+0xd0>
 8007784:	20400001 	.word	0x20400001

08007788 <_fflush_r>:
 8007788:	b538      	push	{r3, r4, r5, lr}
 800778a:	690b      	ldr	r3, [r1, #16]
 800778c:	4605      	mov	r5, r0
 800778e:	460c      	mov	r4, r1
 8007790:	b913      	cbnz	r3, 8007798 <_fflush_r+0x10>
 8007792:	2500      	movs	r5, #0
 8007794:	4628      	mov	r0, r5
 8007796:	bd38      	pop	{r3, r4, r5, pc}
 8007798:	b118      	cbz	r0, 80077a2 <_fflush_r+0x1a>
 800779a:	6a03      	ldr	r3, [r0, #32]
 800779c:	b90b      	cbnz	r3, 80077a2 <_fflush_r+0x1a>
 800779e:	f7fe f8c9 	bl	8005934 <__sinit>
 80077a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d0f3      	beq.n	8007792 <_fflush_r+0xa>
 80077aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80077ac:	07d0      	lsls	r0, r2, #31
 80077ae:	d404      	bmi.n	80077ba <_fflush_r+0x32>
 80077b0:	0599      	lsls	r1, r3, #22
 80077b2:	d402      	bmi.n	80077ba <_fflush_r+0x32>
 80077b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077b6:	f7fe f9e8 	bl	8005b8a <__retarget_lock_acquire_recursive>
 80077ba:	4628      	mov	r0, r5
 80077bc:	4621      	mov	r1, r4
 80077be:	f7ff ff63 	bl	8007688 <__sflush_r>
 80077c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80077c4:	4605      	mov	r5, r0
 80077c6:	07da      	lsls	r2, r3, #31
 80077c8:	d4e4      	bmi.n	8007794 <_fflush_r+0xc>
 80077ca:	89a3      	ldrh	r3, [r4, #12]
 80077cc:	059b      	lsls	r3, r3, #22
 80077ce:	d4e1      	bmi.n	8007794 <_fflush_r+0xc>
 80077d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80077d2:	f7fe f9db 	bl	8005b8c <__retarget_lock_release_recursive>
 80077d6:	e7dd      	b.n	8007794 <_fflush_r+0xc>

080077d8 <__swbuf_r>:
 80077d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077da:	460e      	mov	r6, r1
 80077dc:	4614      	mov	r4, r2
 80077de:	4605      	mov	r5, r0
 80077e0:	b118      	cbz	r0, 80077ea <__swbuf_r+0x12>
 80077e2:	6a03      	ldr	r3, [r0, #32]
 80077e4:	b90b      	cbnz	r3, 80077ea <__swbuf_r+0x12>
 80077e6:	f7fe f8a5 	bl	8005934 <__sinit>
 80077ea:	69a3      	ldr	r3, [r4, #24]
 80077ec:	60a3      	str	r3, [r4, #8]
 80077ee:	89a3      	ldrh	r3, [r4, #12]
 80077f0:	071a      	lsls	r2, r3, #28
 80077f2:	d501      	bpl.n	80077f8 <__swbuf_r+0x20>
 80077f4:	6923      	ldr	r3, [r4, #16]
 80077f6:	b943      	cbnz	r3, 800780a <__swbuf_r+0x32>
 80077f8:	4621      	mov	r1, r4
 80077fa:	4628      	mov	r0, r5
 80077fc:	f000 f82a 	bl	8007854 <__swsetup_r>
 8007800:	b118      	cbz	r0, 800780a <__swbuf_r+0x32>
 8007802:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8007806:	4638      	mov	r0, r7
 8007808:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800780a:	6823      	ldr	r3, [r4, #0]
 800780c:	6922      	ldr	r2, [r4, #16]
 800780e:	b2f6      	uxtb	r6, r6
 8007810:	1a98      	subs	r0, r3, r2
 8007812:	6963      	ldr	r3, [r4, #20]
 8007814:	4637      	mov	r7, r6
 8007816:	4283      	cmp	r3, r0
 8007818:	dc05      	bgt.n	8007826 <__swbuf_r+0x4e>
 800781a:	4621      	mov	r1, r4
 800781c:	4628      	mov	r0, r5
 800781e:	f7ff ffb3 	bl	8007788 <_fflush_r>
 8007822:	2800      	cmp	r0, #0
 8007824:	d1ed      	bne.n	8007802 <__swbuf_r+0x2a>
 8007826:	68a3      	ldr	r3, [r4, #8]
 8007828:	3b01      	subs	r3, #1
 800782a:	60a3      	str	r3, [r4, #8]
 800782c:	6823      	ldr	r3, [r4, #0]
 800782e:	1c5a      	adds	r2, r3, #1
 8007830:	6022      	str	r2, [r4, #0]
 8007832:	701e      	strb	r6, [r3, #0]
 8007834:	6962      	ldr	r2, [r4, #20]
 8007836:	1c43      	adds	r3, r0, #1
 8007838:	429a      	cmp	r2, r3
 800783a:	d004      	beq.n	8007846 <__swbuf_r+0x6e>
 800783c:	89a3      	ldrh	r3, [r4, #12]
 800783e:	07db      	lsls	r3, r3, #31
 8007840:	d5e1      	bpl.n	8007806 <__swbuf_r+0x2e>
 8007842:	2e0a      	cmp	r6, #10
 8007844:	d1df      	bne.n	8007806 <__swbuf_r+0x2e>
 8007846:	4621      	mov	r1, r4
 8007848:	4628      	mov	r0, r5
 800784a:	f7ff ff9d 	bl	8007788 <_fflush_r>
 800784e:	2800      	cmp	r0, #0
 8007850:	d0d9      	beq.n	8007806 <__swbuf_r+0x2e>
 8007852:	e7d6      	b.n	8007802 <__swbuf_r+0x2a>

08007854 <__swsetup_r>:
 8007854:	b538      	push	{r3, r4, r5, lr}
 8007856:	4b29      	ldr	r3, [pc, #164]	@ (80078fc <__swsetup_r+0xa8>)
 8007858:	4605      	mov	r5, r0
 800785a:	6818      	ldr	r0, [r3, #0]
 800785c:	460c      	mov	r4, r1
 800785e:	b118      	cbz	r0, 8007868 <__swsetup_r+0x14>
 8007860:	6a03      	ldr	r3, [r0, #32]
 8007862:	b90b      	cbnz	r3, 8007868 <__swsetup_r+0x14>
 8007864:	f7fe f866 	bl	8005934 <__sinit>
 8007868:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800786c:	0719      	lsls	r1, r3, #28
 800786e:	d422      	bmi.n	80078b6 <__swsetup_r+0x62>
 8007870:	06da      	lsls	r2, r3, #27
 8007872:	d407      	bmi.n	8007884 <__swsetup_r+0x30>
 8007874:	2209      	movs	r2, #9
 8007876:	602a      	str	r2, [r5, #0]
 8007878:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800787c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007880:	81a3      	strh	r3, [r4, #12]
 8007882:	e033      	b.n	80078ec <__swsetup_r+0x98>
 8007884:	0758      	lsls	r0, r3, #29
 8007886:	d512      	bpl.n	80078ae <__swsetup_r+0x5a>
 8007888:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800788a:	b141      	cbz	r1, 800789e <__swsetup_r+0x4a>
 800788c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007890:	4299      	cmp	r1, r3
 8007892:	d002      	beq.n	800789a <__swsetup_r+0x46>
 8007894:	4628      	mov	r0, r5
 8007896:	f7fe ffe7 	bl	8006868 <_free_r>
 800789a:	2300      	movs	r3, #0
 800789c:	6363      	str	r3, [r4, #52]	@ 0x34
 800789e:	89a3      	ldrh	r3, [r4, #12]
 80078a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80078a4:	81a3      	strh	r3, [r4, #12]
 80078a6:	2300      	movs	r3, #0
 80078a8:	6063      	str	r3, [r4, #4]
 80078aa:	6923      	ldr	r3, [r4, #16]
 80078ac:	6023      	str	r3, [r4, #0]
 80078ae:	89a3      	ldrh	r3, [r4, #12]
 80078b0:	f043 0308 	orr.w	r3, r3, #8
 80078b4:	81a3      	strh	r3, [r4, #12]
 80078b6:	6923      	ldr	r3, [r4, #16]
 80078b8:	b94b      	cbnz	r3, 80078ce <__swsetup_r+0x7a>
 80078ba:	89a3      	ldrh	r3, [r4, #12]
 80078bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80078c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80078c4:	d003      	beq.n	80078ce <__swsetup_r+0x7a>
 80078c6:	4621      	mov	r1, r4
 80078c8:	4628      	mov	r0, r5
 80078ca:	f000 f908 	bl	8007ade <__smakebuf_r>
 80078ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80078d2:	f013 0201 	ands.w	r2, r3, #1
 80078d6:	d00a      	beq.n	80078ee <__swsetup_r+0x9a>
 80078d8:	2200      	movs	r2, #0
 80078da:	60a2      	str	r2, [r4, #8]
 80078dc:	6962      	ldr	r2, [r4, #20]
 80078de:	4252      	negs	r2, r2
 80078e0:	61a2      	str	r2, [r4, #24]
 80078e2:	6922      	ldr	r2, [r4, #16]
 80078e4:	b942      	cbnz	r2, 80078f8 <__swsetup_r+0xa4>
 80078e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80078ea:	d1c5      	bne.n	8007878 <__swsetup_r+0x24>
 80078ec:	bd38      	pop	{r3, r4, r5, pc}
 80078ee:	0799      	lsls	r1, r3, #30
 80078f0:	bf58      	it	pl
 80078f2:	6962      	ldrpl	r2, [r4, #20]
 80078f4:	60a2      	str	r2, [r4, #8]
 80078f6:	e7f4      	b.n	80078e2 <__swsetup_r+0x8e>
 80078f8:	2000      	movs	r0, #0
 80078fa:	e7f7      	b.n	80078ec <__swsetup_r+0x98>
 80078fc:	20000018 	.word	0x20000018

08007900 <memmove>:
 8007900:	4288      	cmp	r0, r1
 8007902:	b510      	push	{r4, lr}
 8007904:	eb01 0402 	add.w	r4, r1, r2
 8007908:	d902      	bls.n	8007910 <memmove+0x10>
 800790a:	4284      	cmp	r4, r0
 800790c:	4623      	mov	r3, r4
 800790e:	d807      	bhi.n	8007920 <memmove+0x20>
 8007910:	1e43      	subs	r3, r0, #1
 8007912:	42a1      	cmp	r1, r4
 8007914:	d008      	beq.n	8007928 <memmove+0x28>
 8007916:	f811 2b01 	ldrb.w	r2, [r1], #1
 800791a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800791e:	e7f8      	b.n	8007912 <memmove+0x12>
 8007920:	4601      	mov	r1, r0
 8007922:	4402      	add	r2, r0
 8007924:	428a      	cmp	r2, r1
 8007926:	d100      	bne.n	800792a <memmove+0x2a>
 8007928:	bd10      	pop	{r4, pc}
 800792a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800792e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007932:	e7f7      	b.n	8007924 <memmove+0x24>

08007934 <_sbrk_r>:
 8007934:	b538      	push	{r3, r4, r5, lr}
 8007936:	2300      	movs	r3, #0
 8007938:	4d05      	ldr	r5, [pc, #20]	@ (8007950 <_sbrk_r+0x1c>)
 800793a:	4604      	mov	r4, r0
 800793c:	4608      	mov	r0, r1
 800793e:	602b      	str	r3, [r5, #0]
 8007940:	f7fa f9f2 	bl	8001d28 <_sbrk>
 8007944:	1c43      	adds	r3, r0, #1
 8007946:	d102      	bne.n	800794e <_sbrk_r+0x1a>
 8007948:	682b      	ldr	r3, [r5, #0]
 800794a:	b103      	cbz	r3, 800794e <_sbrk_r+0x1a>
 800794c:	6023      	str	r3, [r4, #0]
 800794e:	bd38      	pop	{r3, r4, r5, pc}
 8007950:	20000424 	.word	0x20000424

08007954 <memcpy>:
 8007954:	440a      	add	r2, r1
 8007956:	4291      	cmp	r1, r2
 8007958:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800795c:	d100      	bne.n	8007960 <memcpy+0xc>
 800795e:	4770      	bx	lr
 8007960:	b510      	push	{r4, lr}
 8007962:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007966:	4291      	cmp	r1, r2
 8007968:	f803 4f01 	strb.w	r4, [r3, #1]!
 800796c:	d1f9      	bne.n	8007962 <memcpy+0xe>
 800796e:	bd10      	pop	{r4, pc}

08007970 <__assert_func>:
 8007970:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007972:	4614      	mov	r4, r2
 8007974:	461a      	mov	r2, r3
 8007976:	4b09      	ldr	r3, [pc, #36]	@ (800799c <__assert_func+0x2c>)
 8007978:	4605      	mov	r5, r0
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	68d8      	ldr	r0, [r3, #12]
 800797e:	b14c      	cbz	r4, 8007994 <__assert_func+0x24>
 8007980:	4b07      	ldr	r3, [pc, #28]	@ (80079a0 <__assert_func+0x30>)
 8007982:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007986:	9100      	str	r1, [sp, #0]
 8007988:	462b      	mov	r3, r5
 800798a:	4906      	ldr	r1, [pc, #24]	@ (80079a4 <__assert_func+0x34>)
 800798c:	f000 f870 	bl	8007a70 <fiprintf>
 8007990:	f000 f904 	bl	8007b9c <abort>
 8007994:	4b04      	ldr	r3, [pc, #16]	@ (80079a8 <__assert_func+0x38>)
 8007996:	461c      	mov	r4, r3
 8007998:	e7f3      	b.n	8007982 <__assert_func+0x12>
 800799a:	bf00      	nop
 800799c:	20000018 	.word	0x20000018
 80079a0:	08007e81 	.word	0x08007e81
 80079a4:	08007e8e 	.word	0x08007e8e
 80079a8:	08007ebc 	.word	0x08007ebc

080079ac <_calloc_r>:
 80079ac:	b570      	push	{r4, r5, r6, lr}
 80079ae:	fba1 5402 	umull	r5, r4, r1, r2
 80079b2:	b934      	cbnz	r4, 80079c2 <_calloc_r+0x16>
 80079b4:	4629      	mov	r1, r5
 80079b6:	f7fe ffc9 	bl	800694c <_malloc_r>
 80079ba:	4606      	mov	r6, r0
 80079bc:	b928      	cbnz	r0, 80079ca <_calloc_r+0x1e>
 80079be:	4630      	mov	r0, r6
 80079c0:	bd70      	pop	{r4, r5, r6, pc}
 80079c2:	220c      	movs	r2, #12
 80079c4:	2600      	movs	r6, #0
 80079c6:	6002      	str	r2, [r0, #0]
 80079c8:	e7f9      	b.n	80079be <_calloc_r+0x12>
 80079ca:	462a      	mov	r2, r5
 80079cc:	4621      	mov	r1, r4
 80079ce:	f7fe f85e 	bl	8005a8e <memset>
 80079d2:	e7f4      	b.n	80079be <_calloc_r+0x12>

080079d4 <__ascii_mbtowc>:
 80079d4:	b082      	sub	sp, #8
 80079d6:	b901      	cbnz	r1, 80079da <__ascii_mbtowc+0x6>
 80079d8:	a901      	add	r1, sp, #4
 80079da:	b142      	cbz	r2, 80079ee <__ascii_mbtowc+0x1a>
 80079dc:	b14b      	cbz	r3, 80079f2 <__ascii_mbtowc+0x1e>
 80079de:	7813      	ldrb	r3, [r2, #0]
 80079e0:	600b      	str	r3, [r1, #0]
 80079e2:	7812      	ldrb	r2, [r2, #0]
 80079e4:	1e10      	subs	r0, r2, #0
 80079e6:	bf18      	it	ne
 80079e8:	2001      	movne	r0, #1
 80079ea:	b002      	add	sp, #8
 80079ec:	4770      	bx	lr
 80079ee:	4610      	mov	r0, r2
 80079f0:	e7fb      	b.n	80079ea <__ascii_mbtowc+0x16>
 80079f2:	f06f 0001 	mvn.w	r0, #1
 80079f6:	e7f8      	b.n	80079ea <__ascii_mbtowc+0x16>

080079f8 <_realloc_r>:
 80079f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079fc:	4607      	mov	r7, r0
 80079fe:	4614      	mov	r4, r2
 8007a00:	460d      	mov	r5, r1
 8007a02:	b921      	cbnz	r1, 8007a0e <_realloc_r+0x16>
 8007a04:	4611      	mov	r1, r2
 8007a06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a0a:	f7fe bf9f 	b.w	800694c <_malloc_r>
 8007a0e:	b92a      	cbnz	r2, 8007a1c <_realloc_r+0x24>
 8007a10:	f7fe ff2a 	bl	8006868 <_free_r>
 8007a14:	4625      	mov	r5, r4
 8007a16:	4628      	mov	r0, r5
 8007a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a1c:	f000 f8c5 	bl	8007baa <_malloc_usable_size_r>
 8007a20:	4284      	cmp	r4, r0
 8007a22:	4606      	mov	r6, r0
 8007a24:	d802      	bhi.n	8007a2c <_realloc_r+0x34>
 8007a26:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007a2a:	d8f4      	bhi.n	8007a16 <_realloc_r+0x1e>
 8007a2c:	4621      	mov	r1, r4
 8007a2e:	4638      	mov	r0, r7
 8007a30:	f7fe ff8c 	bl	800694c <_malloc_r>
 8007a34:	4680      	mov	r8, r0
 8007a36:	b908      	cbnz	r0, 8007a3c <_realloc_r+0x44>
 8007a38:	4645      	mov	r5, r8
 8007a3a:	e7ec      	b.n	8007a16 <_realloc_r+0x1e>
 8007a3c:	42b4      	cmp	r4, r6
 8007a3e:	4622      	mov	r2, r4
 8007a40:	4629      	mov	r1, r5
 8007a42:	bf28      	it	cs
 8007a44:	4632      	movcs	r2, r6
 8007a46:	f7ff ff85 	bl	8007954 <memcpy>
 8007a4a:	4629      	mov	r1, r5
 8007a4c:	4638      	mov	r0, r7
 8007a4e:	f7fe ff0b 	bl	8006868 <_free_r>
 8007a52:	e7f1      	b.n	8007a38 <_realloc_r+0x40>

08007a54 <__ascii_wctomb>:
 8007a54:	4603      	mov	r3, r0
 8007a56:	4608      	mov	r0, r1
 8007a58:	b141      	cbz	r1, 8007a6c <__ascii_wctomb+0x18>
 8007a5a:	2aff      	cmp	r2, #255	@ 0xff
 8007a5c:	d904      	bls.n	8007a68 <__ascii_wctomb+0x14>
 8007a5e:	228a      	movs	r2, #138	@ 0x8a
 8007a60:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007a64:	601a      	str	r2, [r3, #0]
 8007a66:	4770      	bx	lr
 8007a68:	2001      	movs	r0, #1
 8007a6a:	700a      	strb	r2, [r1, #0]
 8007a6c:	4770      	bx	lr
	...

08007a70 <fiprintf>:
 8007a70:	b40e      	push	{r1, r2, r3}
 8007a72:	b503      	push	{r0, r1, lr}
 8007a74:	4601      	mov	r1, r0
 8007a76:	ab03      	add	r3, sp, #12
 8007a78:	4805      	ldr	r0, [pc, #20]	@ (8007a90 <fiprintf+0x20>)
 8007a7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a7e:	6800      	ldr	r0, [r0, #0]
 8007a80:	9301      	str	r3, [sp, #4]
 8007a82:	f7ff fce9 	bl	8007458 <_vfiprintf_r>
 8007a86:	b002      	add	sp, #8
 8007a88:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a8c:	b003      	add	sp, #12
 8007a8e:	4770      	bx	lr
 8007a90:	20000018 	.word	0x20000018

08007a94 <__swhatbuf_r>:
 8007a94:	b570      	push	{r4, r5, r6, lr}
 8007a96:	460c      	mov	r4, r1
 8007a98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a9c:	4615      	mov	r5, r2
 8007a9e:	2900      	cmp	r1, #0
 8007aa0:	461e      	mov	r6, r3
 8007aa2:	b096      	sub	sp, #88	@ 0x58
 8007aa4:	da0c      	bge.n	8007ac0 <__swhatbuf_r+0x2c>
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	2100      	movs	r1, #0
 8007aaa:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007aae:	bf14      	ite	ne
 8007ab0:	2340      	movne	r3, #64	@ 0x40
 8007ab2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007ab6:	2000      	movs	r0, #0
 8007ab8:	6031      	str	r1, [r6, #0]
 8007aba:	602b      	str	r3, [r5, #0]
 8007abc:	b016      	add	sp, #88	@ 0x58
 8007abe:	bd70      	pop	{r4, r5, r6, pc}
 8007ac0:	466a      	mov	r2, sp
 8007ac2:	f000 f849 	bl	8007b58 <_fstat_r>
 8007ac6:	2800      	cmp	r0, #0
 8007ac8:	dbed      	blt.n	8007aa6 <__swhatbuf_r+0x12>
 8007aca:	9901      	ldr	r1, [sp, #4]
 8007acc:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007ad0:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007ad4:	4259      	negs	r1, r3
 8007ad6:	4159      	adcs	r1, r3
 8007ad8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007adc:	e7eb      	b.n	8007ab6 <__swhatbuf_r+0x22>

08007ade <__smakebuf_r>:
 8007ade:	898b      	ldrh	r3, [r1, #12]
 8007ae0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007ae2:	079d      	lsls	r5, r3, #30
 8007ae4:	4606      	mov	r6, r0
 8007ae6:	460c      	mov	r4, r1
 8007ae8:	d507      	bpl.n	8007afa <__smakebuf_r+0x1c>
 8007aea:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007aee:	6023      	str	r3, [r4, #0]
 8007af0:	6123      	str	r3, [r4, #16]
 8007af2:	2301      	movs	r3, #1
 8007af4:	6163      	str	r3, [r4, #20]
 8007af6:	b003      	add	sp, #12
 8007af8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007afa:	466a      	mov	r2, sp
 8007afc:	ab01      	add	r3, sp, #4
 8007afe:	f7ff ffc9 	bl	8007a94 <__swhatbuf_r>
 8007b02:	9f00      	ldr	r7, [sp, #0]
 8007b04:	4605      	mov	r5, r0
 8007b06:	4639      	mov	r1, r7
 8007b08:	4630      	mov	r0, r6
 8007b0a:	f7fe ff1f 	bl	800694c <_malloc_r>
 8007b0e:	b948      	cbnz	r0, 8007b24 <__smakebuf_r+0x46>
 8007b10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b14:	059a      	lsls	r2, r3, #22
 8007b16:	d4ee      	bmi.n	8007af6 <__smakebuf_r+0x18>
 8007b18:	f023 0303 	bic.w	r3, r3, #3
 8007b1c:	f043 0302 	orr.w	r3, r3, #2
 8007b20:	81a3      	strh	r3, [r4, #12]
 8007b22:	e7e2      	b.n	8007aea <__smakebuf_r+0xc>
 8007b24:	89a3      	ldrh	r3, [r4, #12]
 8007b26:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007b2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007b2e:	81a3      	strh	r3, [r4, #12]
 8007b30:	9b01      	ldr	r3, [sp, #4]
 8007b32:	6020      	str	r0, [r4, #0]
 8007b34:	b15b      	cbz	r3, 8007b4e <__smakebuf_r+0x70>
 8007b36:	4630      	mov	r0, r6
 8007b38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b3c:	f000 f81e 	bl	8007b7c <_isatty_r>
 8007b40:	b128      	cbz	r0, 8007b4e <__smakebuf_r+0x70>
 8007b42:	89a3      	ldrh	r3, [r4, #12]
 8007b44:	f023 0303 	bic.w	r3, r3, #3
 8007b48:	f043 0301 	orr.w	r3, r3, #1
 8007b4c:	81a3      	strh	r3, [r4, #12]
 8007b4e:	89a3      	ldrh	r3, [r4, #12]
 8007b50:	431d      	orrs	r5, r3
 8007b52:	81a5      	strh	r5, [r4, #12]
 8007b54:	e7cf      	b.n	8007af6 <__smakebuf_r+0x18>
	...

08007b58 <_fstat_r>:
 8007b58:	b538      	push	{r3, r4, r5, lr}
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	4d06      	ldr	r5, [pc, #24]	@ (8007b78 <_fstat_r+0x20>)
 8007b5e:	4604      	mov	r4, r0
 8007b60:	4608      	mov	r0, r1
 8007b62:	4611      	mov	r1, r2
 8007b64:	602b      	str	r3, [r5, #0]
 8007b66:	f7fa f8b9 	bl	8001cdc <_fstat>
 8007b6a:	1c43      	adds	r3, r0, #1
 8007b6c:	d102      	bne.n	8007b74 <_fstat_r+0x1c>
 8007b6e:	682b      	ldr	r3, [r5, #0]
 8007b70:	b103      	cbz	r3, 8007b74 <_fstat_r+0x1c>
 8007b72:	6023      	str	r3, [r4, #0]
 8007b74:	bd38      	pop	{r3, r4, r5, pc}
 8007b76:	bf00      	nop
 8007b78:	20000424 	.word	0x20000424

08007b7c <_isatty_r>:
 8007b7c:	b538      	push	{r3, r4, r5, lr}
 8007b7e:	2300      	movs	r3, #0
 8007b80:	4d05      	ldr	r5, [pc, #20]	@ (8007b98 <_isatty_r+0x1c>)
 8007b82:	4604      	mov	r4, r0
 8007b84:	4608      	mov	r0, r1
 8007b86:	602b      	str	r3, [r5, #0]
 8007b88:	f7fa f8b7 	bl	8001cfa <_isatty>
 8007b8c:	1c43      	adds	r3, r0, #1
 8007b8e:	d102      	bne.n	8007b96 <_isatty_r+0x1a>
 8007b90:	682b      	ldr	r3, [r5, #0]
 8007b92:	b103      	cbz	r3, 8007b96 <_isatty_r+0x1a>
 8007b94:	6023      	str	r3, [r4, #0]
 8007b96:	bd38      	pop	{r3, r4, r5, pc}
 8007b98:	20000424 	.word	0x20000424

08007b9c <abort>:
 8007b9c:	2006      	movs	r0, #6
 8007b9e:	b508      	push	{r3, lr}
 8007ba0:	f000 f834 	bl	8007c0c <raise>
 8007ba4:	2001      	movs	r0, #1
 8007ba6:	f7fa f84a 	bl	8001c3e <_exit>

08007baa <_malloc_usable_size_r>:
 8007baa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bae:	1f18      	subs	r0, r3, #4
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	bfbc      	itt	lt
 8007bb4:	580b      	ldrlt	r3, [r1, r0]
 8007bb6:	18c0      	addlt	r0, r0, r3
 8007bb8:	4770      	bx	lr

08007bba <_raise_r>:
 8007bba:	291f      	cmp	r1, #31
 8007bbc:	b538      	push	{r3, r4, r5, lr}
 8007bbe:	4605      	mov	r5, r0
 8007bc0:	460c      	mov	r4, r1
 8007bc2:	d904      	bls.n	8007bce <_raise_r+0x14>
 8007bc4:	2316      	movs	r3, #22
 8007bc6:	6003      	str	r3, [r0, #0]
 8007bc8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007bcc:	bd38      	pop	{r3, r4, r5, pc}
 8007bce:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007bd0:	b112      	cbz	r2, 8007bd8 <_raise_r+0x1e>
 8007bd2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007bd6:	b94b      	cbnz	r3, 8007bec <_raise_r+0x32>
 8007bd8:	4628      	mov	r0, r5
 8007bda:	f000 f831 	bl	8007c40 <_getpid_r>
 8007bde:	4622      	mov	r2, r4
 8007be0:	4601      	mov	r1, r0
 8007be2:	4628      	mov	r0, r5
 8007be4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007be8:	f000 b818 	b.w	8007c1c <_kill_r>
 8007bec:	2b01      	cmp	r3, #1
 8007bee:	d00a      	beq.n	8007c06 <_raise_r+0x4c>
 8007bf0:	1c59      	adds	r1, r3, #1
 8007bf2:	d103      	bne.n	8007bfc <_raise_r+0x42>
 8007bf4:	2316      	movs	r3, #22
 8007bf6:	6003      	str	r3, [r0, #0]
 8007bf8:	2001      	movs	r0, #1
 8007bfa:	e7e7      	b.n	8007bcc <_raise_r+0x12>
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	4620      	mov	r0, r4
 8007c00:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007c04:	4798      	blx	r3
 8007c06:	2000      	movs	r0, #0
 8007c08:	e7e0      	b.n	8007bcc <_raise_r+0x12>
	...

08007c0c <raise>:
 8007c0c:	4b02      	ldr	r3, [pc, #8]	@ (8007c18 <raise+0xc>)
 8007c0e:	4601      	mov	r1, r0
 8007c10:	6818      	ldr	r0, [r3, #0]
 8007c12:	f7ff bfd2 	b.w	8007bba <_raise_r>
 8007c16:	bf00      	nop
 8007c18:	20000018 	.word	0x20000018

08007c1c <_kill_r>:
 8007c1c:	b538      	push	{r3, r4, r5, lr}
 8007c1e:	2300      	movs	r3, #0
 8007c20:	4d06      	ldr	r5, [pc, #24]	@ (8007c3c <_kill_r+0x20>)
 8007c22:	4604      	mov	r4, r0
 8007c24:	4608      	mov	r0, r1
 8007c26:	4611      	mov	r1, r2
 8007c28:	602b      	str	r3, [r5, #0]
 8007c2a:	f7f9 fff8 	bl	8001c1e <_kill>
 8007c2e:	1c43      	adds	r3, r0, #1
 8007c30:	d102      	bne.n	8007c38 <_kill_r+0x1c>
 8007c32:	682b      	ldr	r3, [r5, #0]
 8007c34:	b103      	cbz	r3, 8007c38 <_kill_r+0x1c>
 8007c36:	6023      	str	r3, [r4, #0]
 8007c38:	bd38      	pop	{r3, r4, r5, pc}
 8007c3a:	bf00      	nop
 8007c3c:	20000424 	.word	0x20000424

08007c40 <_getpid_r>:
 8007c40:	f7f9 bfe6 	b.w	8001c10 <_getpid>

08007c44 <_init>:
 8007c44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c46:	bf00      	nop
 8007c48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c4a:	bc08      	pop	{r3}
 8007c4c:	469e      	mov	lr, r3
 8007c4e:	4770      	bx	lr

08007c50 <_fini>:
 8007c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c52:	bf00      	nop
 8007c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c56:	bc08      	pop	{r3}
 8007c58:	469e      	mov	lr, r3
 8007c5a:	4770      	bx	lr
