// Seed: 2307589140
module module_0 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2
);
  wire id_4;
endmodule
module module_1 #(
    parameter id_1  = 32'd80,
    parameter id_13 = 32'd41,
    parameter id_3  = 32'd6
) (
    output tri1 id_0,
    input supply1 _id_1,
    output tri id_2,
    input tri0 _id_3,
    input supply1 id_4,
    input tri id_5,
    output supply0 id_6
);
  wire  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  _id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ;
  logic [7:0][id_3 : id_1  ===  id_13] id_43;
  assign id_29 = id_43[-1] == 1;
  module_0 modCall_1 (
      id_6,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
