INFO: [VRFC 10-163] Analyzing VHDL file "/run/media/nicolas/Coisas/Work/mestrado/design_of_digital_systems/dds-group10/assignment 4/project_1/project_1.srcs/sources_1/new/task1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'latch'
INFO: [VRFC 10-163] Analyzing VHDL file "/run/media/nicolas/Coisas/Work/mestrado/design_of_digital_systems/dds-group10/assignment 4/project_1/project_1.srcs/sources_1/new/task2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task2'
INFO: [VRFC 10-163] Analyzing VHDL file "/run/media/nicolas/Coisas/Work/mestrado/design_of_digital_systems/dds-group10/assignment 4/project_1/project_1.srcs/sources_1/new/task3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'task3'
INFO: [VRFC 10-163] Analyzing VHDL file "/run/media/nicolas/Coisas/Work/mestrado/design_of_digital_systems/dds-group10/assignment 4/project_1/project_1.srcs/sim_1/new/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
