// Seed: 3455051040
module module_0;
  wire id_2;
  supply0 id_3;
  always @(id_1);
  wire id_4;
  tri1 id_5;
  id_6(
      .id_0(id_3), .id_1(id_5), .id_2(), .id_3(1), .id_4(id_3), .id_5("")
  );
  wire id_7 = id_3;
  wire id_8;
  assign id_7 = {id_5, 1'b0 + 1} - 1;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input uwire id_2,
    input supply1 id_3,
    output logic id_4,
    inout logic id_5
);
  always @(posedge id_0) begin
    id_4 <= 1;
  end
  assign id_4 = id_5;
  wire id_7;
  module_0();
  assign id_1 = 1;
endmodule
