{
    "PrevCompiledModules": {
        "_vcs_unit__2006914835": {
            "jdxey_d": {
                "bytes": 11185,
                "out": "jdxey_d.o",
                "checksum": 4294967295,
                "mode": 4,
                "mod": "_vcs_unit__2006914835",
                "archive": "archive.41/_prev_archive_1.a"
            }
        },
        "testbench": {
            "iAVhC_d": {
                "bytes": 65466,
                "out": "iAVhC_d.o",
                "checksum": 4294967295,
                "mode": 4,
                "mod": "testbench",
                "archive": "archive.41/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 33308,
                "out": "reYIK_d.o",
                "checksum": 4294967295,
                "mode": 4,
                "mod": "std",
                "archive": "archive.41/_prev_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7457,
                "checksum": 4294967295,
                "mode": 4,
                "out": "objs/amcQw_d.o",
                "mod": "...MASTER..."
            }
        }
    },
    "CompileStrategy": "fullobj",
    "MlibObjs": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 89471
    },
    "NameTable": {
        "_vcs_unit__2006914835": [
            "_vcs_unit__2006914835",
            "jdxey",
            "module"
        ],
        "testbench": [
            "testbench",
            "iAVhC",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "stat": {
        "totalObjSize": 96928,
        "ru_self_end": {
            "ru_utime_sec": 0.031352999999999999,
            "ru_stime_sec": 0.028665,
            "ru_maxrss_kb": 55600,
            "ru_nivcsw": 2,
            "ru_minflt": 13876,
            "ru_majflt": 0,
            "ru_nvcsw": 190
        },
        "ru_self_cgstart": {
            "ru_utime_sec": 0.029732000000000001,
            "ru_stime_sec": 0.020722000000000001,
            "ru_maxrss_kb": 52432,
            "ru_nivcsw": 2,
            "ru_minflt": 12730,
            "ru_majflt": 0,
            "ru_nvcsw": 149
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "nMops": 0,
        "nQuads": 0,
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_nivcsw": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nvcsw": 0
        },
        "Frontend(%)": 94.829840844576296,
        "CodeGen(%)": 5.1701591554237156
    },
    "CurCompileModules": [
        "...MASTER..."
    ],
    "LVLData": [
        "SIM"
    ],
    "CurCompileUdps": {},
    "PEModules": [],
    "CompileStatus": "Successful",
    "CompileProcesses": [
        "cgproc.10059.json"
    ],
    "Misc": {
        "daidir_abs": "/afs/andrew.cmu.edu/usr16/skuniset/private/Projects/8Bit_CommonBusCPU/simv.daidir",
        "cwd": "/afs/andrew.cmu.edu/usr16/skuniset/private/Projects/8Bit_CommonBusCPU",
        "csrc_abs": "/afs/andrew.cmu.edu/usr16/skuniset/private/Projects/8Bit_CommonBusCPU/csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir",
        "archive_dir": "archive.41",
        "default_output_dir": "csrc"
    }
}