Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Jun  9 21:56:31 2025
| Host         : MACMINI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SH2CPU_timing_summary_routed.rpt -pb SH2CPU_timing_summary_routed.pb -rpx SH2CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : SH2CPU
| Device       : 7s25-csga225
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     787         
TIMING-20  Warning           Non-clocked latch               188         
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2417)
5. checking no_input_delay (33)
6. checking no_output_delay (73)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3876)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There are 823 register/latch pins with no clock driven by root clock pin: clock (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: PrevPCReg_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: SR_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/BaseSel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/BaseSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/DMAUOff4_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/DMAUOff8_reg[0]/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 188 register/latch pins with no clock driven by root clock pin: control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[10]/Q (HIGH)

 There are 80 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[11]/Q (HIGH)

 There are 85 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[12]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[13]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[14]/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[15]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[1]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[2]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[3]/Q (HIGH)

 There are 61 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[4]/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[5]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[6]/Q (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[8]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: control_unit/IR_reg[9]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/IncDecSel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/IncDecSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/IndexSel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/IndexSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_DelayedBranchTaken_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_MemEnable_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_MemMode_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_PCAddrMode_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_PCAddrMode_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_PCAddrMode_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/Instruction_ReadWrite_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/OffScalarSel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/OffScalarSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA1Sel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA1Sel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA1Sel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA1Sel_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA2Sel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA2Sel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA2Sel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegA2Sel_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegBSel_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegBSel_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegBSel_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: control_unit/RegBSel_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: dmau/GBR_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pmau/PCReg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: pmau/PRReg_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[0][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[10][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[11][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[12][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[13][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[14][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[15][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[1][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[2][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[3][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[4][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[5][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[6][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[7][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[8][0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: registers/Registers/Registers_reg[9][0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2417)
---------------------------------------------------
 There are 2417 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (33)
-------------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (73)
--------------------------------
 There are 73 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 2490          inf        0.000                      0                 2490           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2490 Endpoints
Min Delay          2490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            AB[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.814ns  (logic 8.859ns (25.446%)  route 25.955ns (74.554%))
  Logic Levels:           29  (CARRY4=1 IBUF=1 LUT3=5 LUT4=1 LUT5=16 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.791    28.279    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.267    28.546 r  control_unit/AB_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.720    29.266    control_unit/dmau/SH2Dmau_Instance/acarry_30
    SLICE_X12Y43         LUT3 (Prop_lut3_I2_O)        0.105    29.371 r  control_unit/AB_OBUF[30]_inst_i_2/O
                         net (fo=17, routed)          1.413    30.784    control_unit/DataAddress[30]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.105    30.889 r  control_unit/AB_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.564    32.453    AB_OBUF[30]
    M15                  OBUF (Prop_obuf_I_O)         2.361    34.814 r  AB_OBUF[30]_inst/O
                         net (fo=0)                   0.000    34.814    AB[30]
    M15                                                               r  AB[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            AB[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.716ns  (logic 9.027ns (26.001%)  route 25.689ns (73.999%))
  Logic Levels:           29  (CARRY4=1 IBUF=1 LUT3=4 LUT4=1 LUT5=17 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.791    28.279    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.267    28.546 r  control_unit/AB_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.720    29.266    control_unit/dmau/SH2Dmau_Instance/acarry_30
    SLICE_X12Y43         LUT5 (Prop_lut5_I4_O)        0.115    29.381 r  control_unit/AB_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           1.156    30.536    control_unit/DataAddress[31]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.264    30.800 r  control_unit/AB_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           1.556    32.356    AB_OBUF[31]
    M14                  OBUF (Prop_obuf_I_O)         2.360    34.716 r  AB_OBUF[31]_inst/O
                         net (fo=0)                   0.000    34.716    AB[31]
    M14                                                               r  AB[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            AB[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.888ns  (logic 8.940ns (26.382%)  route 24.948ns (73.618%))
  Logic Levels:           28  (CARRY4=1 IBUF=1 LUT3=4 LUT4=1 LUT5=16 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.582    28.070    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.288    28.358 r  control_unit/AB_OBUF[29]_inst_i_2/O
                         net (fo=17, routed)          1.238    29.595    control_unit/DataAddress[29]
    SLICE_X4Y38          LUT6 (Prop_lut6_I0_O)        0.267    29.862 r  control_unit/AB_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.661    31.523    AB_OBUF[29]
    N14                  OBUF (Prop_obuf_I_O)         2.365    33.888 r  AB_OBUF[29]_inst/O
                         net (fo=0)                   0.000    33.888    AB[29]
    N14                                                               r  AB[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            AB[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.522ns  (logic 8.469ns (26.041%)  route 24.053ns (73.959%))
  Logic Levels:           27  (CARRY4=1 IBUF=1 LUT3=3 LUT4=1 LUT5=16 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I4_O)        0.105    27.467 r  control_unit/AB_OBUF[28]_inst_i_2/O
                         net (fo=2, routed)           1.026    28.493    control_unit/DataAddress[28]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.105    28.598 r  control_unit/AB_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           1.560    30.158    AB_OBUF[28]
    N15                  OBUF (Prop_obuf_I_O)         2.364    32.522 r  AB_OBUF[28]_inst/O
                         net (fo=0)                   0.000    32.522    AB[28]
    N15                                                               r  AB[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            AB[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.585ns  (logic 8.337ns (26.394%)  route 23.249ns (73.606%))
  Logic Levels:           26  (CARRY4=1 IBUF=1 LUT3=3 LUT4=1 LUT5=16 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.544    20.018    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.275    20.293 r  control_unit/PCReg[24]_i_4/O
                         net (fo=1, routed)           0.524    20.817    control_unit/PCReg[24]_i_4_n_2
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.105    20.922 r  control_unit/PCReg[24]_i_1/O
                         net (fo=3, routed)           0.987    21.909    control_unit/PCMux[24]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.105    22.014 r  control_unit/AB_OBUF[25]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.014    control_unit/AB_OBUF[25]_inst_i_30_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    22.220 r  control_unit/AB_OBUF[25]_inst_i_18/O[3]
                         net (fo=1, routed)           1.027    23.247    control_unit/dmau/plusOp[24]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.257    23.504 r  control_unit/AB_OBUF[25]_inst_i_9/O
                         net (fo=7, routed)           1.212    24.716    control_unit/AB_OBUF[25]_inst_i_9_n_2
    SLICE_X12Y39         LUT5 (Prop_lut5_I2_O)        0.105    24.821 r  control_unit/AB_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           0.327    25.147    control_unit/AB_OBUF[25]_inst_i_12_n_2
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.105    25.252 r  control_unit/AB_OBUF[25]_inst_i_4/O
                         net (fo=4, routed)           0.772    26.025    control_unit/dmau/SH2Dmau_Instance/acarry_25
    SLICE_X12Y42         LUT5 (Prop_lut5_I4_O)        0.284    26.309 r  control_unit/AB_OBUF[27]_inst_i_4/O
                         net (fo=4, routed)           0.503    26.812    control_unit/dmau/SH2Dmau_Instance/acarry_27
    SLICE_X12Y44         LUT5 (Prop_lut5_I2_O)        0.264    27.076 r  control_unit/AB_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           2.139    29.215    AB_OBUF[27]
    P15                  OBUF (Prop_obuf_I_O)         2.370    31.585 r  AB_OBUF[27]_inst/O
                         net (fo=0)                   0.000    31.585    AB[27]
    P15                                                               r  AB[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            AB[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.212ns  (logic 8.168ns (26.168%)  route 23.044ns (73.832%))
  Logic Levels:           26  (CARRY4=1 IBUF=1 LUT3=3 LUT4=1 LUT5=15 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.544    20.018    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.275    20.293 r  control_unit/PCReg[24]_i_4/O
                         net (fo=1, routed)           0.524    20.817    control_unit/PCReg[24]_i_4_n_2
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.105    20.922 r  control_unit/PCReg[24]_i_1/O
                         net (fo=3, routed)           0.987    21.909    control_unit/PCMux[24]
    SLICE_X5Y36          LUT4 (Prop_lut4_I2_O)        0.105    22.014 r  control_unit/AB_OBUF[25]_inst_i_30/O
                         net (fo=1, routed)           0.000    22.014    control_unit/AB_OBUF[25]_inst_i_30_n_2
    SLICE_X5Y36          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    22.220 r  control_unit/AB_OBUF[25]_inst_i_18/O[3]
                         net (fo=1, routed)           1.027    23.247    control_unit/dmau/plusOp[24]
    SLICE_X8Y42          LUT5 (Prop_lut5_I0_O)        0.257    23.504 r  control_unit/AB_OBUF[25]_inst_i_9/O
                         net (fo=7, routed)           1.212    24.716    control_unit/AB_OBUF[25]_inst_i_9_n_2
    SLICE_X12Y39         LUT5 (Prop_lut5_I2_O)        0.105    24.821 r  control_unit/AB_OBUF[25]_inst_i_12/O
                         net (fo=2, routed)           0.327    25.147    control_unit/AB_OBUF[25]_inst_i_12_n_2
    SLICE_X14Y39         LUT5 (Prop_lut5_I1_O)        0.105    25.252 r  control_unit/AB_OBUF[25]_inst_i_4/O
                         net (fo=4, routed)           0.772    26.025    control_unit/dmau/SH2Dmau_Instance/acarry_25
    SLICE_X12Y42         LUT5 (Prop_lut5_I2_O)        0.264    26.289 r  control_unit/AB_OBUF[26]_inst_i_3/O
                         net (fo=2, routed)           0.740    27.029    control_unit/DataAddress[26]
    SLICE_X4Y37          LUT6 (Prop_lut6_I4_O)        0.105    27.134 r  control_unit/AB_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           1.698    28.832    AB_OBUF[26]
    R13                  OBUF (Prop_obuf_I_O)         2.380    31.212 r  AB_OBUF[26]_inst/O
                         net (fo=0)                   0.000    31.212    AB[26]
    R13                                                               r  AB[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            registers/Registers/Registers_reg[15][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.900ns  (logic 6.498ns (21.029%)  route 24.402ns (78.971%))
  Logic Levels:           28  (CARRY4=1 IBUF=1 LUT3=5 LUT4=1 LUT5=16 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.791    28.279    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.267    28.546 r  control_unit/AB_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.720    29.266    control_unit/dmau/SH2Dmau_Instance/acarry_30
    SLICE_X12Y43         LUT3 (Prop_lut3_I2_O)        0.105    29.371 r  control_unit/AB_OBUF[30]_inst_i_2/O
                         net (fo=17, routed)          1.424    30.795    control_unit/DataAddress[30]
    SLICE_X17Y37         LUT6 (Prop_lut6_I2_O)        0.105    30.900 r  control_unit/Registers[15][30]_i_1/O
                         net (fo=1, routed)           0.000    30.900    registers/Registers/D[30]
    SLICE_X17Y37         FDCE                                         r  registers/Registers/Registers_reg[15][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            registers/Registers/Registers_reg[12][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.811ns  (logic 6.498ns (21.089%)  route 24.313ns (78.911%))
  Logic Levels:           28  (CARRY4=1 IBUF=1 LUT3=5 LUT4=1 LUT5=17 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.791    28.279    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.267    28.546 r  control_unit/AB_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.720    29.266    control_unit/dmau/SH2Dmau_Instance/acarry_30
    SLICE_X12Y43         LUT3 (Prop_lut3_I2_O)        0.105    29.371 r  control_unit/AB_OBUF[30]_inst_i_2/O
                         net (fo=17, routed)          1.335    30.706    control_unit/DataAddress[30]
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.105    30.811 r  control_unit/Registers[12][30]_i_1/O
                         net (fo=1, routed)           0.000    30.811    registers/Registers/Registers_reg[12][31]_0[30]
    SLICE_X18Y40         FDCE                                         r  registers/Registers/Registers_reg[12][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            registers/Registers/Registers_reg[5][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.807ns  (logic 6.498ns (21.092%)  route 24.309ns (78.908%))
  Logic Levels:           28  (CARRY4=1 IBUF=1 LUT3=5 LUT4=1 LUT5=17 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.791    28.279    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.267    28.546 r  control_unit/AB_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.720    29.266    control_unit/dmau/SH2Dmau_Instance/acarry_30
    SLICE_X12Y43         LUT3 (Prop_lut3_I2_O)        0.105    29.371 r  control_unit/AB_OBUF[30]_inst_i_2/O
                         net (fo=17, routed)          1.331    30.702    control_unit/DataAddress[30]
    SLICE_X19Y40         LUT5 (Prop_lut5_I4_O)        0.105    30.807 r  control_unit/Registers[5][30]_i_1/O
                         net (fo=1, routed)           0.000    30.807    registers/Registers/Registers_reg[5][31]_0[30]
    SLICE_X19Y40         FDCE                                         r  registers/Registers/Registers_reg[5][30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            registers/Registers/Registers_reg[9][30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.678ns  (logic 6.498ns (21.181%)  route 24.180ns (78.819%))
  Logic Levels:           28  (CARRY4=1 IBUF=1 LUT3=5 LUT4=1 LUT5=17 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K14                                               0.000     0.000 r  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    K14                  IBUF (Prop_ibuf_I_O)         0.886     0.886 r  Reset_IBUF_inst/O
                         net (fo=143, routed)         4.714     5.599    control_unit/Reset_IBUF
    SLICE_X5Y20          LUT5 (Prop_lut5_I0_O)        0.105     5.704 r  control_unit/PCReg[1]_i_5/O
                         net (fo=8, routed)           1.072     6.777    control_unit/PCReg[1]_i_5_n_2
    SLICE_X3Y22          LUT6 (Prop_lut6_I0_O)        0.105     6.882 r  control_unit/PCReg[1]_i_3/O
                         net (fo=2, routed)           0.671     7.553    control_unit/PCReg[1]_i_3_n_2
    SLICE_X3Y23          LUT3 (Prop_lut3_I0_O)        0.105     7.658 r  control_unit/PCReg[2]_i_6/O
                         net (fo=2, routed)           0.480     8.138    control_unit/pmau/SH2Pmau_Instance/acarry_2
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.125     8.263 r  control_unit/PCReg[3]_i_6/O
                         net (fo=2, routed)           0.379     8.642    control_unit/pmau/SH2Pmau_Instance/acarry_3
    SLICE_X2Y24          LUT3 (Prop_lut3_I2_O)        0.265     8.907 r  control_unit/PCReg[4]_i_6/O
                         net (fo=3, routed)           0.668     9.575    control_unit/pmau/SH2Pmau_Instance/acarry_4
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.297     9.872 r  control_unit/PCReg[6]_i_6/O
                         net (fo=3, routed)           0.683    10.555    control_unit/pmau/SH2Pmau_Instance/acarry_6
    SLICE_X2Y26          LUT5 (Prop_lut5_I4_O)        0.287    10.842 r  control_unit/PCReg[8]_i_6/O
                         net (fo=3, routed)           1.005    11.847    control_unit/pmau/SH2Pmau_Instance/acarry_8
    SLICE_X1Y28          LUT5 (Prop_lut5_I4_O)        0.264    12.111 r  control_unit/PCReg[10]_i_6/O
                         net (fo=3, routed)           0.515    12.626    control_unit/pmau/SH2Pmau_Instance/acarry_10
    SLICE_X1Y29          LUT5 (Prop_lut5_I4_O)        0.124    12.750 r  control_unit/PCReg[12]_i_6/O
                         net (fo=3, routed)           1.064    13.815    control_unit/pmau/SH2Pmau_Instance/acarry_12
    SLICE_X4Y30          LUT5 (Prop_lut5_I4_O)        0.277    14.092 r  control_unit/PCReg[14]_i_6/O
                         net (fo=3, routed)           0.891    14.982    control_unit/pmau/SH2Pmau_Instance/acarry_14
    SLICE_X4Y34          LUT5 (Prop_lut5_I4_O)        0.277    15.259 r  control_unit/PCReg[16]_i_6/O
                         net (fo=3, routed)           0.632    15.891    control_unit/pmau/SH2Pmau_Instance/acarry_16
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.286    16.177 r  control_unit/PCReg[18]_i_6/O
                         net (fo=3, routed)           0.785    16.962    control_unit/pmau/SH2Pmau_Instance/acarry_18
    SLICE_X0Y39          LUT5 (Prop_lut5_I4_O)        0.288    17.250 r  control_unit/PCReg[20]_i_6/O
                         net (fo=3, routed)           0.706    17.956    control_unit/pmau/SH2Pmau_Instance/acarry_20
    SLICE_X1Y39          LUT5 (Prop_lut5_I4_O)        0.281    18.237 r  control_unit/PCReg[22]_i_6/O
                         net (fo=3, routed)           0.947    19.185    control_unit/pmau/SH2Pmau_Instance/acarry_22
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.289    19.474 r  control_unit/PCReg[24]_i_6/O
                         net (fo=3, routed)           0.540    20.014    control_unit/pmau/SH2Pmau_Instance/acarry_24
    SLICE_X3Y41          LUT5 (Prop_lut5_I4_O)        0.294    20.308 r  control_unit/PCReg[26]_i_6/O
                         net (fo=3, routed)           0.771    21.079    control_unit/pmau/SH2Pmau_Instance/acarry_26
    SLICE_X1Y40          LUT5 (Prop_lut5_I4_O)        0.287    21.366 r  control_unit/PCReg[28]_i_6/O
                         net (fo=3, routed)           0.904    22.270    control_unit/pmau/SH2Pmau_Instance/acarry_28
    SLICE_X0Y42          LUT6 (Prop_lut6_I4_O)        0.275    22.545 r  control_unit/PCReg[28]_i_4/O
                         net (fo=1, routed)           0.575    23.121    control_unit/PCReg[28]_i_4_n_2
    SLICE_X1Y42          LUT6 (Prop_lut6_I5_O)        0.105    23.226 r  control_unit/PCReg[28]_i_1/O
                         net (fo=3, routed)           1.008    24.233    control_unit/PCMux[28]
    SLICE_X5Y37          LUT4 (Prop_lut4_I2_O)        0.105    24.338 r  control_unit/AB_OBUF[27]_inst_i_28/O
                         net (fo=1, routed)           0.000    24.338    control_unit/AB_OBUF[27]_inst_i_28_n_2
    SLICE_X5Y37          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    24.544 r  control_unit/AB_OBUF[27]_inst_i_16/O[3]
                         net (fo=1, routed)           1.067    25.612    control_unit/dmau/plusOp[28]
    SLICE_X9Y44          LUT5 (Prop_lut5_I0_O)        0.257    25.869 r  control_unit/Registers[15][30]_i_8/O
                         net (fo=7, routed)           0.937    26.805    control_unit/Registers[15][30]_i_8_n_2
    SLICE_X12Y45         LUT5 (Prop_lut5_I2_O)        0.105    26.910 r  control_unit/AB_OBUF[28]_inst_i_4/O
                         net (fo=2, routed)           0.452    27.362    control_unit/AB_OBUF[28]_inst_i_4_n_2
    SLICE_X13Y44         LUT5 (Prop_lut5_I1_O)        0.126    27.488 r  control_unit/AB_OBUF[29]_inst_i_5/O
                         net (fo=3, routed)           0.791    28.279    control_unit/dmau/SH2Dmau_Instance/acarry_29
    SLICE_X13Y43         LUT3 (Prop_lut3_I2_O)        0.267    28.546 r  control_unit/AB_OBUF[31]_inst_i_8/O
                         net (fo=2, routed)           0.720    29.266    control_unit/dmau/SH2Dmau_Instance/acarry_30
    SLICE_X12Y43         LUT3 (Prop_lut3_I2_O)        0.105    29.371 r  control_unit/AB_OBUF[30]_inst_i_2/O
                         net (fo=17, routed)          1.202    30.573    control_unit/DataAddress[30]
    SLICE_X16Y40         LUT5 (Prop_lut5_I4_O)        0.105    30.678 r  control_unit/Registers[9][30]_i_1/O
                         net (fo=1, routed)           0.000    30.678    registers/Registers/Registers_reg[9][31]_0[30]
    SLICE_X16Y40         FDCE                                         r  registers/Registers/Registers_reg[9][30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pmau/PCReg_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.412%)  route 0.133ns (48.588%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y34          FDCE                         0.000     0.000 r  pmau/PCReg_reg[14]/C
    SLICE_X5Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pmau/PCReg_reg[14]/Q
                         net (fo=4, routed)           0.133     0.274    PCRegOut[14]
    SLICE_X4Y34          FDRE                                         r  PrevPCReg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmau/PCReg_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.164ns (50.993%)  route 0.158ns (49.007%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  pmau/PCReg_reg[20]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pmau/PCReg_reg[20]/Q
                         net (fo=4, routed)           0.158     0.322    PCRegOut[20]
    SLICE_X3Y36          FDRE                                         r  PrevPCReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmau/PCReg_reg[21]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.164ns (50.218%)  route 0.163ns (49.782%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  pmau/PCReg_reg[21]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pmau/PCReg_reg[21]/Q
                         net (fo=4, routed)           0.163     0.327    PCRegOut[21]
    SLICE_X3Y36          FDRE                                         r  PrevPCReg_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmau/PCReg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.141ns (40.604%)  route 0.206ns (59.396%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y36          FDCE                         0.000     0.000 r  pmau/PCReg_reg[22]/C
    SLICE_X5Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pmau/PCReg_reg[22]/Q
                         net (fo=4, routed)           0.206     0.347    PCRegOut[22]
    SLICE_X3Y37          FDRE                                         r  PrevPCReg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/IR_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/PMAUOff12_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.141ns (40.386%)  route 0.208ns (59.614%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE                         0.000     0.000 r  control_unit/IR_reg[9]/C
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/IR_reg[9]/Q
                         net (fo=35, routed)          0.208     0.349    control_unit/slv_to_uint[1]
    SLICE_X3Y22          LDCE                                         r  control_unit/PMAUOff12_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/IR_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            control_unit/PMAUOff8_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.887%)  route 0.193ns (54.113%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y25          FDPE                         0.000     0.000 r  control_unit/IR_reg[0]/C
    SLICE_X6Y25          FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  control_unit/IR_reg[0]/Q
                         net (fo=46, routed)          0.193     0.357    control_unit/IR_reg_n_2_[0]
    SLICE_X5Y22          LDCE                                         r  control_unit/PMAUOff8_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmau/PCReg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.164ns (45.486%)  route 0.197ns (54.514%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  pmau/PCReg_reg[7]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  pmau/PCReg_reg[7]/Q
                         net (fo=4, routed)           0.197     0.361    PCRegOut[7]
    SLICE_X4Y33          FDRE                                         r  PrevPCReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmau/PCReg_reg[25]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.141ns (39.061%)  route 0.220ns (60.939%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE                         0.000     0.000 r  pmau/PCReg_reg[25]/C
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pmau/PCReg_reg[25]/Q
                         net (fo=4, routed)           0.220     0.361    PCRegOut[25]
    SLICE_X3Y38          FDRE                                         r  PrevPCReg_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_unit/IR_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            control_unit/PMAUOff12_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.141ns (38.886%)  route 0.222ns (61.114%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDCE                         0.000     0.000 r  control_unit/IR_reg[6]/C
    SLICE_X4Y26          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  control_unit/IR_reg[6]/Q
                         net (fo=11, routed)          0.222     0.363    control_unit/slv_to_uint2_in[2]
    SLICE_X3Y21          LDCE                                         r  control_unit/PMAUOff12_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pmau/PCReg_reg[26]/C
                            (rising edge-triggered cell FDCE)
  Destination:            PrevPCReg_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.141ns (38.724%)  route 0.223ns (61.276%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDCE                         0.000     0.000 r  pmau/PCReg_reg[26]/C
    SLICE_X1Y37          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  pmau/PCReg_reg[26]/Q
                         net (fo=4, routed)           0.223     0.364    PCRegOut[26]
    SLICE_X3Y38          FDRE                                         r  PrevPCReg_reg[26]/D
  -------------------------------------------------------------------    -------------------






