# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ECE433_Lab7.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator.v" \
"../../../../ECE433_Lab7.srcs/sources_1/imports/lab7phase1Fall2024source files/I2C_BaudRateGenerator_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
