Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 15:30:51	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	698	12	1	false	0	0		0	
2019-04-12 15:30:56	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2138	199	1	false	0	0		0	
2019-04-12 15:31:01	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	518	9	3	false	0	0		0	
2019-04-12 15:31:05	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1814	229	0	false	0	0		0	
2019-04-12 15:31:10	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	720	9	1	false	0	0		0	
2019-04-12 15:31:14	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2082	90	1	false	0	0		0	
2019-04-12 15:31:19	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3512	145	0	false	0	0		0	
2019-04-12 15:31:24	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	650	12	1	false	0	0		0	
2019-04-12 15:31:29	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3318	271	6	false	0	0		0	
2019-04-12 15:31:34	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3246	230	6	false	0	0		0	
2019-04-12 15:31:39	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2606	56	1	false	0	0		0	
2019-04-12 15:31:43	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2652	59	1	false	0	0		0	
2019-04-12 15:31:48	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2728	132	1	false	0	0		0	
2019-04-12 15:31:53	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1682	59	0	false	0	0		0	
2019-04-12 15:31:58	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	3494	136	0	false	0	0		0	
2019-04-12 15:32:03	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1434	65	0	false	0	0		0	
2019-04-12 15:32:07	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2924	134	0	false	0	0		0	
2019-04-12 15:32:12	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1780	65	0	false	0	0		0	
2019-04-12 15:32:17	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	6404	122	1	false	0	0		0	
2019-04-12 15:32:21	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	1306	14	0	false	0	0		0	
2019-04-12 15:32:26	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.7	2026	92	0	false	0	0		0	
2019-04-12 15:32:34	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	698	12	1	false	0	0		0	
2019-04-12 15:32:39	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2138	199	1	false	0	0		0	
2019-04-12 15:32:44	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	518	9	3	false	0	0		0	
2019-04-12 15:32:49	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1814	229	0	false	0	0		0	
2019-04-12 15:32:54	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	720	9	1	false	0	0		0	
2019-04-12 15:32:59	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2082	90	1	false	0	0		0	
2019-04-12 15:33:04	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3512	145	0	false	0	0		0	
2019-04-12 15:33:09	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	650	12	1	false	0	0		0	
2019-04-12 15:33:14	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3318	271	6	false	0	0		0	
2019-04-12 15:33:19	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3246	230	6	false	0	0		0	
2019-04-12 15:33:24	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2606	56	1	false	0	0		0	
2019-04-12 15:33:29	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2652	59	1	false	0	0		0	
2019-04-12 15:33:35	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2728	132	1	false	0	0		0	
2019-04-12 15:33:40	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1682	59	0	false	0	0		0	
2019-04-12 15:33:45	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	3494	136	0	false	0	0		0	
2019-04-12 15:33:50	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1434	65	0	false	0	0		0	
2019-04-12 15:33:55	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2924	134	0	false	0	0		0	
2019-04-12 15:34:01	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1780	65	0	false	0	0		0	
2019-04-12 15:34:06	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	6404	122	1	false	0	0		0	
2019-04-12 15:34:11	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	1306	14	0	false	0	0		0	
2019-04-12 15:34:16	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.9	2026	92	0	false	0	0		0	
2019-04-12 15:34:24	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	688	12	1	false	0	0		0	
2019-04-12 15:34:30	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2080	199	1	false	0	0		0	
2019-04-12 15:34:35	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	518	9	3	false	0	0		0	
2019-04-12 15:34:40	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1772	229	0	false	0	0		0	
2019-04-12 15:34:46	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	728	9	1	false	0	0		0	
2019-04-12 15:34:51	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2016	90	1	false	0	0		0	
2019-04-12 15:34:56	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3442	145	0	false	0	0		0	
2019-04-12 15:35:01	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	640	12	1	false	0	0		0	
2019-04-12 15:35:07	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3268	271	6	false	0	0		0	
2019-04-12 15:35:12	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3196	230	6	false	0	0		0	
2019-04-12 15:35:17	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2598	56	1	false	0	0		0	
2019-04-12 15:35:23	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2642	59	1	false	0	0		0	
2019-04-12 15:35:28	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2666	132	1	false	0	0		0	
2019-04-12 15:35:33	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1662	59	0	false	0	0		0	
2019-04-12 15:35:39	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	3420	136	0	false	0	0		0	
2019-04-12 15:35:44	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1412	65	0	false	0	0		0	
2019-04-12 15:35:49	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	2860	134	0	false	0	0		0	
2019-04-12 15:35:54	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1758	65	0	false	0	0		0	
2019-04-12 15:35:59	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	6342	122	1	false	0	0		0	
2019-04-12 15:36:04	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1304	14	0	false	0	0		0	
2019-04-12 15:36:09	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.6.13	1960	92	0	false	0	0		0	
2019-04-12 15:36:15	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	688	12	1	false	0	0		0	
2019-04-12 15:36:19	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2074	193	1	false	0	0		0	
2019-04-12 15:36:22	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	518	9	3	false	0	0		0	
2019-04-12 15:36:25	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1766	223	0	false	0	0		0	
2019-04-12 15:36:29	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	728	9	1	false	0	0		0	
2019-04-12 15:36:32	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2010	84	1	false	0	0		0	
2019-04-12 15:36:35	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3436	139	0	false	0	0		0	
2019-04-12 15:36:39	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	640	12	1	false	0	0		0	
2019-04-12 15:36:42	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3262	265	6	false	0	0		0	
2019-04-12 15:36:45	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3190	224	6	false	0	0		0	
2019-04-12 15:36:49	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2594	52	1	false	0	0		0	
2019-04-12 15:36:52	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2638	55	1	false	0	0		0	
2019-04-12 15:36:56	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2660	126	1	false	0	0		0	
2019-04-12 15:36:59	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1662	59	0	false	0	0		0	
2019-04-12 15:37:03	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	3414	130	0	false	0	0		0	
2019-04-12 15:37:06	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1412	65	0	false	0	0		0	
2019-04-12 15:37:10	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	2854	128	0	false	0	0		0	
2019-04-12 15:37:14	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1758	65	0	false	0	0		0	
2019-04-12 15:37:17	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	6342	122	1	false	0	0		0	
2019-04-12 15:37:21	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1304	14	0	false	0	0		0	
2019-04-12 15:37:24	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.5	1954	86	0	false	0	0		0	
2019-04-12 15:37:31	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	688	12	1	false	0	0		0	
2019-04-12 15:37:34	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2058	193	1	false	0	0		0	
2019-04-12 15:37:37	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	506	9	3	false	0	0		0	
2019-04-12 15:37:40	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1726	223	0	false	0	0		0	
2019-04-12 15:37:43	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	716	9	1	false	0	0		0	
2019-04-12 15:37:46	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1994	84	1	false	0	0		0	
2019-04-12 15:37:49	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3430	139	0	false	0	0		0	
2019-04-12 15:37:52	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	640	12	1	false	0	0		0	
2019-04-12 15:37:55	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3226	265	6	false	0	0		0	
2019-04-12 15:37:58	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3154	224	6	false	0	0		0	
2019-04-12 15:38:01	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2380	52	1	false	0	0		0	
2019-04-12 15:38:05	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2424	55	1	false	0	0		0	
2019-04-12 15:38:08	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2632	126	1	false	0	0		0	
2019-04-12 15:38:11	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1662	59	0	false	0	0		0	
2019-04-12 15:38:15	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	3400	130	0	false	0	0		0	
2019-04-12 15:38:18	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1398	65	0	false	0	0		0	
2019-04-12 15:38:21	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	2838	128	0	false	0	0		0	
2019-04-12 15:38:25	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1758	65	0	false	0	0		0	
2019-04-12 15:38:28	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	6266	122	1	false	0	0		0	
2019-04-12 15:38:31	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1278	14	0	false	0	0		0	
2019-04-12 15:38:34	44	44.13	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304780	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx4:LTO=disable,chip=84,clock=184external,eesave=aenable,bod=1v8,pinmapping=anew	1.8.9	1940	86	0	false	0	0		0	
