$date
	Tue May 16 21:06:17 2006
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dmux_tb $end
$var wire 1 ! dmout0 $end
$var wire 1 " dmout1 $end
$var wire 1 # dmout2 $end
$var wire 1 $ dmout3 $end
$var wire 1 % dmout4 $end
$var wire 1 & dmout5 $end
$var wire 1 ' dmout6 $end
$var wire 1 ( dmout7 $end
$var reg 1 ) a $end
$var reg 3 * sel[2:0] $end
$scope module U_dmux $end
$var wire 1 ) a $end
$var wire 3 + sel[2:0] $end
$var reg 1 ! dmout0 $end
$var reg 1 " dmout1 $end
$var reg 1 # dmout2 $end
$var reg 1 $ dmout3 $end
$var reg 1 % dmout4 $end
$var reg 1 & dmout5 $end
$var reg 1 ' dmout6 $end
$var reg 1 ( dmout7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
1)
x(
x'
x&
x%
x$
x#
x"
1!
$end
#1
1"
0!
b1 *
b1 +
#2
1#
0"
b10 *
b10 +
#3
1$
0#
b11 *
b11 +
#4
1%
0$
b100 *
b100 +
#5
1&
0%
b101 *
b101 +
#6
1'
0&
b110 *
b110 +
#7
1(
0'
b111 *
b111 +
#8
1"
b1 *
b1 +
