{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1589273711601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1589273711601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 12 10:55:11 2020 " "Processing started: Tue May 12 10:55:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1589273711601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1589273711601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise7 -c Exercise7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise7 -c Exercise7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1589273711601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1589273712349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_transmitter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_transmitter-arch " "Found design unit 1: UART_transmitter-arch" {  } { { "UART_transmitter.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_transmitter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713067 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_transmitter " "Found entity 1: UART_transmitter" {  } { { "UART_transmitter.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_transmitter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mee_moo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mee_moo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mee_moo-arch " "Found design unit 1: mee_moo-arch" {  } { { "mee_moo.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713070 ""} { "Info" "ISGN_ENTITY_NAME" "1 mee_moo " "Found entity 1: mee_moo" {  } { { "mee_moo.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mee_moo_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mee_moo_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mee_moo_tester-arch " "Found design unit 1: mee_moo_tester-arch" {  } { { "mee_moo_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713076 ""} { "Info" "ISGN_ENTITY_NAME" "1 mee_moo_tester " "Found entity 1: mee_moo_tester" {  } { { "mee_moo_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-arch " "Found design unit 1: UART-arch" {  } { { "UART.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713082 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baud_rate_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Baud_Rate_Generator-arch " "Found design unit 1: Baud_Rate_Generator-arch" {  } { { "Baud_Rate_Generator.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/Baud_Rate_Generator.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713088 ""} { "Info" "ISGN_ENTITY_NAME" "1 Baud_Rate_Generator " "Found entity 1: Baud_Rate_Generator" {  } { { "Baud_Rate_Generator.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/Baud_Rate_Generator.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_receiver-arch " "Found design unit 1: UART_receiver-arch" {  } { { "UART_receiver.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_receiver.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713094 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_receiver " "Found entity 1: UART_receiver" {  } { { "UART_receiver.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_receiver.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_receiver_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_receiver_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_receiver_tester-arch " "Found design unit 1: UART_receiver_tester-arch" {  } { { "UART_receiver_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_receiver_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713097 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_receiver_tester " "Found entity 1: UART_receiver_tester" {  } { { "UART_receiver_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_receiver_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_transmitter_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_transmitter_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_transmitter_tester-arch " "Found design unit 1: UART_transmitter_tester-arch" {  } { { "UART_transmitter_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_transmitter_tester.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713102 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_transmitter_tester " "Found entity 1: UART_transmitter_tester" {  } { { "UART_transmitter_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_transmitter_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tester.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_tester.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tester-arch " "Found design unit 1: UART_tester-arch" {  } { { "UART_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_tester.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713104 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART_tester " "Found entity 1: UART_tester" {  } { { "UART_tester.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/UART_tester.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1589273713104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1589273713104 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mee_moo_tester " "Elaborating entity \"mee_moo_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1589273713152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mee_moo mee_moo:u1 A:arch " "Elaborating entity \"mee_moo\" using architecture \"A:arch\" for hierarchy \"mee_moo:u1\"" {  } { { "mee_moo_tester.vhd" "u1" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo_tester.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1589273713184 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp mee_moo.vhd(65) " "VHDL Process Statement warning at mee_moo.vhd(65): signal \"inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mee_moo.vhd" "" { Text "C:/Users/1chri/Documents/GitHub/VHDL/Exercise7/mee_moo.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1589273713185 "|mee_moo_tester|mee_moo:u1"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1589273713663 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1589273713991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1589273713991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9 " "Implemented 9 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1589273714192 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1589273714192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1589273714192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1589273714192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1589273714222 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 12 10:55:14 2020 " "Processing ended: Tue May 12 10:55:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1589273714222 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1589273714222 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1589273714222 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1589273714222 ""}
