TARGET_NAMES += aggregated+inlet=RingIsend+outlet=Iprobe_c\:\:AggregatedIriOiDuct
TARGET_NAMES += inlet=RingIsend+outlet=Iprobe_c\:\:IriOiDuct
#TARGET_NAMES += inlet=RingIsend+outlet=Iprobe_c\:\:IriOiDuct

TO_ROOT := $(shell git rev-parse --show-cdup)

include $(TO_ROOT)/tests/MaketemplateMultiproc
