
RTC_EXAMPLE1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000d82c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040d82c  0040d82c  0001582c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000008dc  20000000  0040d834  00018000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000108  200008dc  0040e110  000188dc  2**2
                  ALLOC
  4 .stack        00003004  200009e4  0040e218  000188dc  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000188dc  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00018906  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a376  00000000  00000000  00018961  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000172d  00000000  00000000  00022cd7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000061d5  00000000  00000000  00024404  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a68  00000000  00000000  0002a5d9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000988  00000000  00000000  0002b041  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001632d  00000000  00000000  0002b9c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a30d  00000000  00000000  00041cf6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005d5a5  00000000  00000000  0004c003  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004580  00000000  00000000  000a95a8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200039e8 	.word	0x200039e8
  400004:	00401ae1 	.word	0x00401ae1
  400008:	00401ba9 	.word	0x00401ba9
  40000c:	00401ba9 	.word	0x00401ba9
  400010:	00401ba9 	.word	0x00401ba9
  400014:	00401ba9 	.word	0x00401ba9
  400018:	00401ba9 	.word	0x00401ba9
	...
  40002c:	00401ba9 	.word	0x00401ba9
  400030:	00401ba9 	.word	0x00401ba9
  400034:	00000000 	.word	0x00000000
  400038:	00401ba9 	.word	0x00401ba9
  40003c:	00401ba9 	.word	0x00401ba9
  400040:	00401ba9 	.word	0x00401ba9
  400044:	00401ba9 	.word	0x00401ba9
  400048:	00402861 	.word	0x00402861
  40004c:	00401ba9 	.word	0x00401ba9
  400050:	00401ba9 	.word	0x00401ba9
  400054:	00401ba9 	.word	0x00401ba9
  400058:	00401ba9 	.word	0x00401ba9
  40005c:	00000000 	.word	0x00000000
  400060:	00401ba9 	.word	0x00401ba9
  400064:	00401ba9 	.word	0x00401ba9
  400068:	00000000 	.word	0x00000000
  40006c:	00400bc1 	.word	0x00400bc1
  400070:	00400bd9 	.word	0x00400bd9
  400074:	00400bf1 	.word	0x00400bf1
  400078:	00401ba9 	.word	0x00401ba9
  40007c:	00401ba9 	.word	0x00401ba9
	...
  400088:	00401ba9 	.word	0x00401ba9
  40008c:	00401ba9 	.word	0x00401ba9
  400090:	00401ba9 	.word	0x00401ba9
  400094:	00401ba9 	.word	0x00401ba9
  400098:	00401ba9 	.word	0x00401ba9
  40009c:	00401ba9 	.word	0x00401ba9
  4000a0:	00401ba9 	.word	0x00401ba9
  4000a4:	00401ba9 	.word	0x00401ba9
  4000a8:	00401ba9 	.word	0x00401ba9
  4000ac:	00401ba9 	.word	0x00401ba9
  4000b0:	00401ba9 	.word	0x00401ba9
  4000b4:	00401ba9 	.word	0x00401ba9
  4000b8:	00401ba9 	.word	0x00401ba9
  4000bc:	00401ba9 	.word	0x00401ba9
  4000c0:	00401ba9 	.word	0x00401ba9
  4000c4:	00401ba9 	.word	0x00401ba9
  4000c8:	00401ba9 	.word	0x00401ba9

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200008dc 	.word	0x200008dc
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040d834 	.word	0x0040d834

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	0040d834 	.word	0x0040d834
  40011c:	200008e0 	.word	0x200008e0
  400120:	0040d834 	.word	0x0040d834
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	00400c8d 	.word	0x00400c8d
  4001a4:	00400cf9 	.word	0x00400cf9
  4001a8:	00400d69 	.word	0x00400d69

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400cc5 	.word	0x00400cc5
  400218:	00400de1 	.word	0x00400de1

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400dfd 	.word	0x00400dfd
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400e31 	.word	0x00400e31

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400e15 	.word	0x00400e15
  400378:	00400e49 	.word	0x00400e49

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	00401d4d 	.word	0x00401d4d
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	00400c09 	.word	0x00400c09
  40046c:	00401bb1 	.word	0x00401bb1
  400470:	004003f1 	.word	0x004003f1

00400474 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400474:	b580      	push	{r7, lr}
  400476:	b086      	sub	sp, #24
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400480:	2300      	movs	r3, #0
  400482:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400484:	68fb      	ldr	r3, [r7, #12]
  400486:	2b00      	cmp	r3, #0
  400488:	d002      	beq.n	400490 <_read+0x1c>
		return -1;
  40048a:	f04f 33ff 	mov.w	r3, #4294967295
  40048e:	e014      	b.n	4004ba <_read+0x46>
	}

	for (; len > 0; --len) {
  400490:	e00f      	b.n	4004b2 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  400492:	4b0c      	ldr	r3, [pc, #48]	; (4004c4 <_read+0x50>)
  400494:	681b      	ldr	r3, [r3, #0]
  400496:	4a0c      	ldr	r2, [pc, #48]	; (4004c8 <_read+0x54>)
  400498:	6812      	ldr	r2, [r2, #0]
  40049a:	4610      	mov	r0, r2
  40049c:	68b9      	ldr	r1, [r7, #8]
  40049e:	4798      	blx	r3
		ptr++;
  4004a0:	68bb      	ldr	r3, [r7, #8]
  4004a2:	3301      	adds	r3, #1
  4004a4:	60bb      	str	r3, [r7, #8]
		nChars++;
  4004a6:	697b      	ldr	r3, [r7, #20]
  4004a8:	3301      	adds	r3, #1
  4004aa:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  4004ac:	687b      	ldr	r3, [r7, #4]
  4004ae:	3b01      	subs	r3, #1
  4004b0:	607b      	str	r3, [r7, #4]
  4004b2:	687b      	ldr	r3, [r7, #4]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	dcec      	bgt.n	400492 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  4004b8:	697b      	ldr	r3, [r7, #20]
}
  4004ba:	4618      	mov	r0, r3
  4004bc:	3718      	adds	r7, #24
  4004be:	46bd      	mov	sp, r7
  4004c0:	bd80      	pop	{r7, pc}
  4004c2:	bf00      	nop
  4004c4:	200009d0 	.word	0x200009d0
  4004c8:	200009d8 	.word	0x200009d8

004004cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  4004cc:	b580      	push	{r7, lr}
  4004ce:	b086      	sub	sp, #24
  4004d0:	af00      	add	r7, sp, #0
  4004d2:	60f8      	str	r0, [r7, #12]
  4004d4:	60b9      	str	r1, [r7, #8]
  4004d6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  4004d8:	2300      	movs	r3, #0
  4004da:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  4004dc:	68fb      	ldr	r3, [r7, #12]
  4004de:	2b01      	cmp	r3, #1
  4004e0:	d008      	beq.n	4004f4 <_write+0x28>
  4004e2:	68fb      	ldr	r3, [r7, #12]
  4004e4:	2b02      	cmp	r3, #2
  4004e6:	d005      	beq.n	4004f4 <_write+0x28>
  4004e8:	68fb      	ldr	r3, [r7, #12]
  4004ea:	2b03      	cmp	r3, #3
  4004ec:	d002      	beq.n	4004f4 <_write+0x28>
		return -1;
  4004ee:	f04f 33ff 	mov.w	r3, #4294967295
  4004f2:	e01a      	b.n	40052a <_write+0x5e>
	}

	for (; len != 0; --len) {
  4004f4:	e015      	b.n	400522 <_write+0x56>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4004f6:	4b0f      	ldr	r3, [pc, #60]	; (400534 <_write+0x68>)
  4004f8:	681a      	ldr	r2, [r3, #0]
  4004fa:	4b0f      	ldr	r3, [pc, #60]	; (400538 <_write+0x6c>)
  4004fc:	6818      	ldr	r0, [r3, #0]
  4004fe:	68bb      	ldr	r3, [r7, #8]
  400500:	1c59      	adds	r1, r3, #1
  400502:	60b9      	str	r1, [r7, #8]
  400504:	781b      	ldrb	r3, [r3, #0]
  400506:	4619      	mov	r1, r3
  400508:	4790      	blx	r2
  40050a:	4603      	mov	r3, r0
  40050c:	2b00      	cmp	r3, #0
  40050e:	da02      	bge.n	400516 <_write+0x4a>
			return -1;
  400510:	f04f 33ff 	mov.w	r3, #4294967295
  400514:	e009      	b.n	40052a <_write+0x5e>
		}
		++nChars;
  400516:	697b      	ldr	r3, [r7, #20]
  400518:	3301      	adds	r3, #1
  40051a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  40051c:	687b      	ldr	r3, [r7, #4]
  40051e:	3b01      	subs	r3, #1
  400520:	607b      	str	r3, [r7, #4]
  400522:	687b      	ldr	r3, [r7, #4]
  400524:	2b00      	cmp	r3, #0
  400526:	d1e6      	bne.n	4004f6 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  400528:	697b      	ldr	r3, [r7, #20]
}
  40052a:	4618      	mov	r0, r3
  40052c:	3718      	adds	r7, #24
  40052e:	46bd      	mov	sp, r7
  400530:	bd80      	pop	{r7, pc}
  400532:	bf00      	nop
  400534:	200009d4 	.word	0x200009d4
  400538:	200009d8 	.word	0x200009d8

0040053c <board_init>:
#include "board.h"
#include "conf_board.h"
#include "gpio.h"

void board_init(void)
{
  40053c:	b580      	push	{r7, lr}
  40053e:	af00      	add	r7, sp, #0
	/* Disable the watchdog */
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	WDT->WDT_MR = WDT_MR_WDDIS;
  400540:	4b0a      	ldr	r3, [pc, #40]	; (40056c <board_init+0x30>)
  400542:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400546:	605a      	str	r2, [r3, #4]
#endif

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400548:	204c      	movs	r0, #76	; 0x4c
  40054a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40054e:	4b08      	ldr	r3, [pc, #32]	; (400570 <board_init+0x34>)
  400550:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400552:	2002      	movs	r0, #2
  400554:	4907      	ldr	r1, [pc, #28]	; (400574 <board_init+0x38>)
  400556:	4b06      	ldr	r3, [pc, #24]	; (400570 <board_init+0x34>)
  400558:	4798      	blx	r3
	gpio_configure_pin(ADC0_AD5_GPIO, ADC0_AD5_FLAGS);
#endif

	/* Configure UART pins */
#ifdef CONF_BOARD_UART_CONSOLE
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
  40055a:	4807      	ldr	r0, [pc, #28]	; (400578 <board_init+0x3c>)
  40055c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400560:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400564:	4b05      	ldr	r3, [pc, #20]	; (40057c <board_init+0x40>)
  400566:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
	gpio_configure_pin(OV_DATA_BUS_D8, OV_DATA_BUS_FLAGS);
	gpio_configure_pin(OV_DATA_BUS_D9, OV_DATA_BUS_FLAGS);
#endif
}
  400568:	bd80      	pop	{r7, pc}
  40056a:	bf00      	nop
  40056c:	400e1450 	.word	0x400e1450
  400570:	004007e9 	.word	0x004007e9
  400574:	28000079 	.word	0x28000079
  400578:	400e0e00 	.word	0x400e0e00
  40057c:	004009a1 	.word	0x004009a1

00400580 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400580:	b480      	push	{r7}
  400582:	b085      	sub	sp, #20
  400584:	af00      	add	r7, sp, #0
  400586:	60f8      	str	r0, [r7, #12]
  400588:	60b9      	str	r1, [r7, #8]
  40058a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40058c:	687b      	ldr	r3, [r7, #4]
  40058e:	2b00      	cmp	r3, #0
  400590:	d003      	beq.n	40059a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	68ba      	ldr	r2, [r7, #8]
  400596:	665a      	str	r2, [r3, #100]	; 0x64
  400598:	e002      	b.n	4005a0 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	68ba      	ldr	r2, [r7, #8]
  40059e:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4005a0:	3714      	adds	r7, #20
  4005a2:	46bd      	mov	sp, r7
  4005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005a8:	4770      	bx	lr
  4005aa:	bf00      	nop

004005ac <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4005ac:	b480      	push	{r7}
  4005ae:	b087      	sub	sp, #28
  4005b0:	af00      	add	r7, sp, #0
  4005b2:	60f8      	str	r0, [r7, #12]
  4005b4:	60b9      	str	r1, [r7, #8]
  4005b6:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4005b8:	68fb      	ldr	r3, [r7, #12]
  4005ba:	687a      	ldr	r2, [r7, #4]
  4005bc:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4005be:	68bb      	ldr	r3, [r7, #8]
  4005c0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005c4:	d04a      	beq.n	40065c <pio_set_peripheral+0xb0>
  4005c6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005ca:	d808      	bhi.n	4005de <pio_set_peripheral+0x32>
  4005cc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005d0:	d016      	beq.n	400600 <pio_set_peripheral+0x54>
  4005d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005d6:	d02c      	beq.n	400632 <pio_set_peripheral+0x86>
  4005d8:	2b00      	cmp	r3, #0
  4005da:	d069      	beq.n	4006b0 <pio_set_peripheral+0x104>
  4005dc:	e064      	b.n	4006a8 <pio_set_peripheral+0xfc>
  4005de:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005e2:	d065      	beq.n	4006b0 <pio_set_peripheral+0x104>
  4005e4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005e8:	d803      	bhi.n	4005f2 <pio_set_peripheral+0x46>
  4005ea:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ee:	d04a      	beq.n	400686 <pio_set_peripheral+0xda>
  4005f0:	e05a      	b.n	4006a8 <pio_set_peripheral+0xfc>
  4005f2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005f6:	d05b      	beq.n	4006b0 <pio_set_peripheral+0x104>
  4005f8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005fc:	d058      	beq.n	4006b0 <pio_set_peripheral+0x104>
  4005fe:	e053      	b.n	4006a8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400600:	68fb      	ldr	r3, [r7, #12]
  400602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400604:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400606:	68fb      	ldr	r3, [r7, #12]
  400608:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40060a:	687b      	ldr	r3, [r7, #4]
  40060c:	43d9      	mvns	r1, r3
  40060e:	697b      	ldr	r3, [r7, #20]
  400610:	400b      	ands	r3, r1
  400612:	401a      	ands	r2, r3
  400614:	68fb      	ldr	r3, [r7, #12]
  400616:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400618:	68fb      	ldr	r3, [r7, #12]
  40061a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40061c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400622:	687b      	ldr	r3, [r7, #4]
  400624:	43d9      	mvns	r1, r3
  400626:	697b      	ldr	r3, [r7, #20]
  400628:	400b      	ands	r3, r1
  40062a:	401a      	ands	r2, r3
  40062c:	68fb      	ldr	r3, [r7, #12]
  40062e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400630:	e03a      	b.n	4006a8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400632:	68fb      	ldr	r3, [r7, #12]
  400634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400636:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400638:	687a      	ldr	r2, [r7, #4]
  40063a:	697b      	ldr	r3, [r7, #20]
  40063c:	431a      	orrs	r2, r3
  40063e:	68fb      	ldr	r3, [r7, #12]
  400640:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400646:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400648:	68fb      	ldr	r3, [r7, #12]
  40064a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40064c:	687b      	ldr	r3, [r7, #4]
  40064e:	43d9      	mvns	r1, r3
  400650:	697b      	ldr	r3, [r7, #20]
  400652:	400b      	ands	r3, r1
  400654:	401a      	ands	r2, r3
  400656:	68fb      	ldr	r3, [r7, #12]
  400658:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40065a:	e025      	b.n	4006a8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40065c:	68fb      	ldr	r3, [r7, #12]
  40065e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400660:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400666:	687b      	ldr	r3, [r7, #4]
  400668:	43d9      	mvns	r1, r3
  40066a:	697b      	ldr	r3, [r7, #20]
  40066c:	400b      	ands	r3, r1
  40066e:	401a      	ands	r2, r3
  400670:	68fb      	ldr	r3, [r7, #12]
  400672:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400674:	68fb      	ldr	r3, [r7, #12]
  400676:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400678:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067a:	687a      	ldr	r2, [r7, #4]
  40067c:	697b      	ldr	r3, [r7, #20]
  40067e:	431a      	orrs	r2, r3
  400680:	68fb      	ldr	r3, [r7, #12]
  400682:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400684:	e010      	b.n	4006a8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400686:	68fb      	ldr	r3, [r7, #12]
  400688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40068a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40068c:	687a      	ldr	r2, [r7, #4]
  40068e:	697b      	ldr	r3, [r7, #20]
  400690:	431a      	orrs	r2, r3
  400692:	68fb      	ldr	r3, [r7, #12]
  400694:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400696:	68fb      	ldr	r3, [r7, #12]
  400698:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40069a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40069c:	687a      	ldr	r2, [r7, #4]
  40069e:	697b      	ldr	r3, [r7, #20]
  4006a0:	431a      	orrs	r2, r3
  4006a2:	68fb      	ldr	r3, [r7, #12]
  4006a4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006a6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4006a8:	68fb      	ldr	r3, [r7, #12]
  4006aa:	687a      	ldr	r2, [r7, #4]
  4006ac:	605a      	str	r2, [r3, #4]
  4006ae:	e000      	b.n	4006b2 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4006b0:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4006b2:	371c      	adds	r7, #28
  4006b4:	46bd      	mov	sp, r7
  4006b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ba:	4770      	bx	lr

004006bc <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4006bc:	b580      	push	{r7, lr}
  4006be:	b084      	sub	sp, #16
  4006c0:	af00      	add	r7, sp, #0
  4006c2:	60f8      	str	r0, [r7, #12]
  4006c4:	60b9      	str	r1, [r7, #8]
  4006c6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006c8:	68f8      	ldr	r0, [r7, #12]
  4006ca:	68b9      	ldr	r1, [r7, #8]
  4006cc:	4b18      	ldr	r3, [pc, #96]	; (400730 <pio_set_input+0x74>)
  4006ce:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006d0:	687b      	ldr	r3, [r7, #4]
  4006d2:	f003 0301 	and.w	r3, r3, #1
  4006d6:	68f8      	ldr	r0, [r7, #12]
  4006d8:	68b9      	ldr	r1, [r7, #8]
  4006da:	461a      	mov	r2, r3
  4006dc:	4b15      	ldr	r3, [pc, #84]	; (400734 <pio_set_input+0x78>)
  4006de:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	f003 030a 	and.w	r3, r3, #10
  4006e6:	2b00      	cmp	r3, #0
  4006e8:	d003      	beq.n	4006f2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ea:	68fb      	ldr	r3, [r7, #12]
  4006ec:	68ba      	ldr	r2, [r7, #8]
  4006ee:	621a      	str	r2, [r3, #32]
  4006f0:	e002      	b.n	4006f8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006f2:	68fb      	ldr	r3, [r7, #12]
  4006f4:	68ba      	ldr	r2, [r7, #8]
  4006f6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006f8:	687b      	ldr	r3, [r7, #4]
  4006fa:	f003 0302 	and.w	r3, r3, #2
  4006fe:	2b00      	cmp	r3, #0
  400700:	d004      	beq.n	40070c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400702:	68fb      	ldr	r3, [r7, #12]
  400704:	68ba      	ldr	r2, [r7, #8]
  400706:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40070a:	e008      	b.n	40071e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40070c:	687b      	ldr	r3, [r7, #4]
  40070e:	f003 0308 	and.w	r3, r3, #8
  400712:	2b00      	cmp	r3, #0
  400714:	d003      	beq.n	40071e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	68ba      	ldr	r2, [r7, #8]
  40071a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40071e:	68fb      	ldr	r3, [r7, #12]
  400720:	68ba      	ldr	r2, [r7, #8]
  400722:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400724:	68fb      	ldr	r3, [r7, #12]
  400726:	68ba      	ldr	r2, [r7, #8]
  400728:	601a      	str	r2, [r3, #0]
}
  40072a:	3710      	adds	r7, #16
  40072c:	46bd      	mov	sp, r7
  40072e:	bd80      	pop	{r7, pc}
  400730:	0040079d 	.word	0x0040079d
  400734:	00400581 	.word	0x00400581

00400738 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400738:	b580      	push	{r7, lr}
  40073a:	b084      	sub	sp, #16
  40073c:	af00      	add	r7, sp, #0
  40073e:	60f8      	str	r0, [r7, #12]
  400740:	60b9      	str	r1, [r7, #8]
  400742:	607a      	str	r2, [r7, #4]
  400744:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  400746:	68f8      	ldr	r0, [r7, #12]
  400748:	68b9      	ldr	r1, [r7, #8]
  40074a:	4b12      	ldr	r3, [pc, #72]	; (400794 <pio_set_output+0x5c>)
  40074c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40074e:	68f8      	ldr	r0, [r7, #12]
  400750:	68b9      	ldr	r1, [r7, #8]
  400752:	69ba      	ldr	r2, [r7, #24]
  400754:	4b10      	ldr	r3, [pc, #64]	; (400798 <pio_set_output+0x60>)
  400756:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  400758:	683b      	ldr	r3, [r7, #0]
  40075a:	2b00      	cmp	r3, #0
  40075c:	d003      	beq.n	400766 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	651a      	str	r2, [r3, #80]	; 0x50
  400764:	e002      	b.n	40076c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  400766:	68fb      	ldr	r3, [r7, #12]
  400768:	68ba      	ldr	r2, [r7, #8]
  40076a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40076c:	687b      	ldr	r3, [r7, #4]
  40076e:	2b00      	cmp	r3, #0
  400770:	d003      	beq.n	40077a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400772:	68fb      	ldr	r3, [r7, #12]
  400774:	68ba      	ldr	r2, [r7, #8]
  400776:	631a      	str	r2, [r3, #48]	; 0x30
  400778:	e002      	b.n	400780 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40077a:	68fb      	ldr	r3, [r7, #12]
  40077c:	68ba      	ldr	r2, [r7, #8]
  40077e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400780:	68fb      	ldr	r3, [r7, #12]
  400782:	68ba      	ldr	r2, [r7, #8]
  400784:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  400786:	68fb      	ldr	r3, [r7, #12]
  400788:	68ba      	ldr	r2, [r7, #8]
  40078a:	601a      	str	r2, [r3, #0]
}
  40078c:	3710      	adds	r7, #16
  40078e:	46bd      	mov	sp, r7
  400790:	bd80      	pop	{r7, pc}
  400792:	bf00      	nop
  400794:	0040079d 	.word	0x0040079d
  400798:	00400581 	.word	0x00400581

0040079c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40079c:	b480      	push	{r7}
  40079e:	b083      	sub	sp, #12
  4007a0:	af00      	add	r7, sp, #0
  4007a2:	6078      	str	r0, [r7, #4]
  4007a4:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4007a6:	687b      	ldr	r3, [r7, #4]
  4007a8:	683a      	ldr	r2, [r7, #0]
  4007aa:	645a      	str	r2, [r3, #68]	; 0x44
}
  4007ac:	370c      	adds	r7, #12
  4007ae:	46bd      	mov	sp, r7
  4007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007b4:	4770      	bx	lr
  4007b6:	bf00      	nop

004007b8 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4007b8:	b480      	push	{r7}
  4007ba:	b083      	sub	sp, #12
  4007bc:	af00      	add	r7, sp, #0
  4007be:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4007c0:	687b      	ldr	r3, [r7, #4]
  4007c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4007c4:	4618      	mov	r0, r3
  4007c6:	370c      	adds	r7, #12
  4007c8:	46bd      	mov	sp, r7
  4007ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007ce:	4770      	bx	lr

004007d0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4007d0:	b480      	push	{r7}
  4007d2:	b083      	sub	sp, #12
  4007d4:	af00      	add	r7, sp, #0
  4007d6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4007d8:	687b      	ldr	r3, [r7, #4]
  4007da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4007dc:	4618      	mov	r0, r3
  4007de:	370c      	adds	r7, #12
  4007e0:	46bd      	mov	sp, r7
  4007e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007e6:	4770      	bx	lr

004007e8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4007e8:	b590      	push	{r4, r7, lr}
  4007ea:	b087      	sub	sp, #28
  4007ec:	af02      	add	r7, sp, #8
  4007ee:	6078      	str	r0, [r7, #4]
  4007f0:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4007f2:	6878      	ldr	r0, [r7, #4]
  4007f4:	4b65      	ldr	r3, [pc, #404]	; (40098c <pio_configure_pin+0x1a4>)
  4007f6:	4798      	blx	r3
  4007f8:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4007fa:	683b      	ldr	r3, [r7, #0]
  4007fc:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  400800:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400804:	d06b      	beq.n	4008de <pio_configure_pin+0xf6>
  400806:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40080a:	d809      	bhi.n	400820 <pio_configure_pin+0x38>
  40080c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400810:	d02d      	beq.n	40086e <pio_configure_pin+0x86>
  400812:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400816:	d046      	beq.n	4008a6 <pio_configure_pin+0xbe>
  400818:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40081c:	d00b      	beq.n	400836 <pio_configure_pin+0x4e>
  40081e:	e0ae      	b.n	40097e <pio_configure_pin+0x196>
  400820:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400824:	f000 8083 	beq.w	40092e <pio_configure_pin+0x146>
  400828:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40082c:	d07f      	beq.n	40092e <pio_configure_pin+0x146>
  40082e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400832:	d070      	beq.n	400916 <pio_configure_pin+0x12e>
  400834:	e0a3      	b.n	40097e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400836:	687b      	ldr	r3, [r7, #4]
  400838:	f003 031f 	and.w	r3, r3, #31
  40083c:	2201      	movs	r2, #1
  40083e:	fa02 f303 	lsl.w	r3, r2, r3
  400842:	68f8      	ldr	r0, [r7, #12]
  400844:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400848:	461a      	mov	r2, r3
  40084a:	4b51      	ldr	r3, [pc, #324]	; (400990 <pio_configure_pin+0x1a8>)
  40084c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40084e:	687b      	ldr	r3, [r7, #4]
  400850:	f003 031f 	and.w	r3, r3, #31
  400854:	2201      	movs	r2, #1
  400856:	fa02 f303 	lsl.w	r3, r2, r3
  40085a:	461a      	mov	r2, r3
  40085c:	683b      	ldr	r3, [r7, #0]
  40085e:	f003 0301 	and.w	r3, r3, #1
  400862:	68f8      	ldr	r0, [r7, #12]
  400864:	4611      	mov	r1, r2
  400866:	461a      	mov	r2, r3
  400868:	4b4a      	ldr	r3, [pc, #296]	; (400994 <pio_configure_pin+0x1ac>)
  40086a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40086c:	e089      	b.n	400982 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40086e:	687b      	ldr	r3, [r7, #4]
  400870:	f003 031f 	and.w	r3, r3, #31
  400874:	2201      	movs	r2, #1
  400876:	fa02 f303 	lsl.w	r3, r2, r3
  40087a:	68f8      	ldr	r0, [r7, #12]
  40087c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400880:	461a      	mov	r2, r3
  400882:	4b43      	ldr	r3, [pc, #268]	; (400990 <pio_configure_pin+0x1a8>)
  400884:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	f003 031f 	and.w	r3, r3, #31
  40088c:	2201      	movs	r2, #1
  40088e:	fa02 f303 	lsl.w	r3, r2, r3
  400892:	461a      	mov	r2, r3
  400894:	683b      	ldr	r3, [r7, #0]
  400896:	f003 0301 	and.w	r3, r3, #1
  40089a:	68f8      	ldr	r0, [r7, #12]
  40089c:	4611      	mov	r1, r2
  40089e:	461a      	mov	r2, r3
  4008a0:	4b3c      	ldr	r3, [pc, #240]	; (400994 <pio_configure_pin+0x1ac>)
  4008a2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008a4:	e06d      	b.n	400982 <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4008a6:	687b      	ldr	r3, [r7, #4]
  4008a8:	f003 031f 	and.w	r3, r3, #31
  4008ac:	2201      	movs	r2, #1
  4008ae:	fa02 f303 	lsl.w	r3, r2, r3
  4008b2:	68f8      	ldr	r0, [r7, #12]
  4008b4:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4008b8:	461a      	mov	r2, r3
  4008ba:	4b35      	ldr	r3, [pc, #212]	; (400990 <pio_configure_pin+0x1a8>)
  4008bc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008be:	687b      	ldr	r3, [r7, #4]
  4008c0:	f003 031f 	and.w	r3, r3, #31
  4008c4:	2201      	movs	r2, #1
  4008c6:	fa02 f303 	lsl.w	r3, r2, r3
  4008ca:	461a      	mov	r2, r3
  4008cc:	683b      	ldr	r3, [r7, #0]
  4008ce:	f003 0301 	and.w	r3, r3, #1
  4008d2:	68f8      	ldr	r0, [r7, #12]
  4008d4:	4611      	mov	r1, r2
  4008d6:	461a      	mov	r2, r3
  4008d8:	4b2e      	ldr	r3, [pc, #184]	; (400994 <pio_configure_pin+0x1ac>)
  4008da:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008dc:	e051      	b.n	400982 <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4008de:	687b      	ldr	r3, [r7, #4]
  4008e0:	f003 031f 	and.w	r3, r3, #31
  4008e4:	2201      	movs	r2, #1
  4008e6:	fa02 f303 	lsl.w	r3, r2, r3
  4008ea:	68f8      	ldr	r0, [r7, #12]
  4008ec:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008f0:	461a      	mov	r2, r3
  4008f2:	4b27      	ldr	r3, [pc, #156]	; (400990 <pio_configure_pin+0x1a8>)
  4008f4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008f6:	687b      	ldr	r3, [r7, #4]
  4008f8:	f003 031f 	and.w	r3, r3, #31
  4008fc:	2201      	movs	r2, #1
  4008fe:	fa02 f303 	lsl.w	r3, r2, r3
  400902:	461a      	mov	r2, r3
  400904:	683b      	ldr	r3, [r7, #0]
  400906:	f003 0301 	and.w	r3, r3, #1
  40090a:	68f8      	ldr	r0, [r7, #12]
  40090c:	4611      	mov	r1, r2
  40090e:	461a      	mov	r2, r3
  400910:	4b20      	ldr	r3, [pc, #128]	; (400994 <pio_configure_pin+0x1ac>)
  400912:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400914:	e035      	b.n	400982 <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400916:	687b      	ldr	r3, [r7, #4]
  400918:	f003 031f 	and.w	r3, r3, #31
  40091c:	2201      	movs	r2, #1
  40091e:	fa02 f303 	lsl.w	r3, r2, r3
  400922:	68f8      	ldr	r0, [r7, #12]
  400924:	4619      	mov	r1, r3
  400926:	683a      	ldr	r2, [r7, #0]
  400928:	4b1b      	ldr	r3, [pc, #108]	; (400998 <pio_configure_pin+0x1b0>)
  40092a:	4798      	blx	r3
		break;
  40092c:	e029      	b.n	400982 <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40092e:	687b      	ldr	r3, [r7, #4]
  400930:	f003 031f 	and.w	r3, r3, #31
  400934:	2201      	movs	r2, #1
  400936:	fa02 f303 	lsl.w	r3, r2, r3
  40093a:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  40093c:	683b      	ldr	r3, [r7, #0]
  40093e:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400942:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400946:	bf0c      	ite	eq
  400948:	2301      	moveq	r3, #1
  40094a:	2300      	movne	r3, #0
  40094c:	b2db      	uxtb	r3, r3
  40094e:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  400950:	683b      	ldr	r3, [r7, #0]
  400952:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400956:	2b00      	cmp	r3, #0
  400958:	bf14      	ite	ne
  40095a:	2301      	movne	r3, #1
  40095c:	2300      	moveq	r3, #0
  40095e:	b2db      	uxtb	r3, r3
  400960:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400962:	683b      	ldr	r3, [r7, #0]
  400964:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400968:	2b00      	cmp	r3, #0
  40096a:	bf14      	ite	ne
  40096c:	2301      	movne	r3, #1
  40096e:	2300      	moveq	r3, #0
  400970:	b2db      	uxtb	r3, r3
  400972:	9300      	str	r3, [sp, #0]
  400974:	68f8      	ldr	r0, [r7, #12]
  400976:	4623      	mov	r3, r4
  400978:	4c08      	ldr	r4, [pc, #32]	; (40099c <pio_configure_pin+0x1b4>)
  40097a:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  40097c:	e001      	b.n	400982 <pio_configure_pin+0x19a>

	default:
		return 0;
  40097e:	2300      	movs	r3, #0
  400980:	e000      	b.n	400984 <pio_configure_pin+0x19c>
	}

	return 1;
  400982:	2301      	movs	r3, #1
}
  400984:	4618      	mov	r0, r3
  400986:	3714      	adds	r7, #20
  400988:	46bd      	mov	sp, r7
  40098a:	bd90      	pop	{r4, r7, pc}
  40098c:	00400acd 	.word	0x00400acd
  400990:	004005ad 	.word	0x004005ad
  400994:	00400581 	.word	0x00400581
  400998:	004006bd 	.word	0x004006bd
  40099c:	00400739 	.word	0x00400739

004009a0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4009a0:	b590      	push	{r4, r7, lr}
  4009a2:	b087      	sub	sp, #28
  4009a4:	af02      	add	r7, sp, #8
  4009a6:	60f8      	str	r0, [r7, #12]
  4009a8:	60b9      	str	r1, [r7, #8]
  4009aa:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4009b2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4009b6:	d043      	beq.n	400a40 <pio_configure_pin_group+0xa0>
  4009b8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4009bc:	d809      	bhi.n	4009d2 <pio_configure_pin_group+0x32>
  4009be:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4009c2:	d01f      	beq.n	400a04 <pio_configure_pin_group+0x64>
  4009c4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4009c8:	d02b      	beq.n	400a22 <pio_configure_pin_group+0x82>
  4009ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4009ce:	d00a      	beq.n	4009e6 <pio_configure_pin_group+0x46>
  4009d0:	e06d      	b.n	400aae <pio_configure_pin_group+0x10e>
  4009d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4009d6:	d048      	beq.n	400a6a <pio_configure_pin_group+0xca>
  4009d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4009dc:	d045      	beq.n	400a6a <pio_configure_pin_group+0xca>
  4009de:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4009e2:	d03c      	beq.n	400a5e <pio_configure_pin_group+0xbe>
  4009e4:	e063      	b.n	400aae <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4009e6:	68f8      	ldr	r0, [r7, #12]
  4009e8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4009ec:	68ba      	ldr	r2, [r7, #8]
  4009ee:	4b33      	ldr	r3, [pc, #204]	; (400abc <pio_configure_pin_group+0x11c>)
  4009f0:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4009f2:	687b      	ldr	r3, [r7, #4]
  4009f4:	f003 0301 	and.w	r3, r3, #1
  4009f8:	68f8      	ldr	r0, [r7, #12]
  4009fa:	68b9      	ldr	r1, [r7, #8]
  4009fc:	461a      	mov	r2, r3
  4009fe:	4b30      	ldr	r3, [pc, #192]	; (400ac0 <pio_configure_pin_group+0x120>)
  400a00:	4798      	blx	r3
		break;
  400a02:	e056      	b.n	400ab2 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400a04:	68f8      	ldr	r0, [r7, #12]
  400a06:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a0a:	68ba      	ldr	r2, [r7, #8]
  400a0c:	4b2b      	ldr	r3, [pc, #172]	; (400abc <pio_configure_pin_group+0x11c>)
  400a0e:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a10:	687b      	ldr	r3, [r7, #4]
  400a12:	f003 0301 	and.w	r3, r3, #1
  400a16:	68f8      	ldr	r0, [r7, #12]
  400a18:	68b9      	ldr	r1, [r7, #8]
  400a1a:	461a      	mov	r2, r3
  400a1c:	4b28      	ldr	r3, [pc, #160]	; (400ac0 <pio_configure_pin_group+0x120>)
  400a1e:	4798      	blx	r3
		break;
  400a20:	e047      	b.n	400ab2 <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400a22:	68f8      	ldr	r0, [r7, #12]
  400a24:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400a28:	68ba      	ldr	r2, [r7, #8]
  400a2a:	4b24      	ldr	r3, [pc, #144]	; (400abc <pio_configure_pin_group+0x11c>)
  400a2c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a2e:	687b      	ldr	r3, [r7, #4]
  400a30:	f003 0301 	and.w	r3, r3, #1
  400a34:	68f8      	ldr	r0, [r7, #12]
  400a36:	68b9      	ldr	r1, [r7, #8]
  400a38:	461a      	mov	r2, r3
  400a3a:	4b21      	ldr	r3, [pc, #132]	; (400ac0 <pio_configure_pin_group+0x120>)
  400a3c:	4798      	blx	r3
		break;
  400a3e:	e038      	b.n	400ab2 <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400a40:	68f8      	ldr	r0, [r7, #12]
  400a42:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400a46:	68ba      	ldr	r2, [r7, #8]
  400a48:	4b1c      	ldr	r3, [pc, #112]	; (400abc <pio_configure_pin_group+0x11c>)
  400a4a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  400a4c:	687b      	ldr	r3, [r7, #4]
  400a4e:	f003 0301 	and.w	r3, r3, #1
  400a52:	68f8      	ldr	r0, [r7, #12]
  400a54:	68b9      	ldr	r1, [r7, #8]
  400a56:	461a      	mov	r2, r3
  400a58:	4b19      	ldr	r3, [pc, #100]	; (400ac0 <pio_configure_pin_group+0x120>)
  400a5a:	4798      	blx	r3
		break;
  400a5c:	e029      	b.n	400ab2 <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  400a5e:	68f8      	ldr	r0, [r7, #12]
  400a60:	68b9      	ldr	r1, [r7, #8]
  400a62:	687a      	ldr	r2, [r7, #4]
  400a64:	4b17      	ldr	r3, [pc, #92]	; (400ac4 <pio_configure_pin_group+0x124>)
  400a66:	4798      	blx	r3
		break;
  400a68:	e023      	b.n	400ab2 <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400a6a:	687b      	ldr	r3, [r7, #4]
  400a6c:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400a70:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a74:	bf0c      	ite	eq
  400a76:	2301      	moveq	r3, #1
  400a78:	2300      	movne	r3, #0
  400a7a:	b2db      	uxtb	r3, r3
  400a7c:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  400a7e:	687b      	ldr	r3, [r7, #4]
  400a80:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400a84:	2b00      	cmp	r3, #0
  400a86:	bf14      	ite	ne
  400a88:	2301      	movne	r3, #1
  400a8a:	2300      	moveq	r3, #0
  400a8c:	b2db      	uxtb	r3, r3
  400a8e:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400a90:	687b      	ldr	r3, [r7, #4]
  400a92:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  400a96:	2b00      	cmp	r3, #0
  400a98:	bf14      	ite	ne
  400a9a:	2301      	movne	r3, #1
  400a9c:	2300      	moveq	r3, #0
  400a9e:	b2db      	uxtb	r3, r3
  400aa0:	9300      	str	r3, [sp, #0]
  400aa2:	68f8      	ldr	r0, [r7, #12]
  400aa4:	68b9      	ldr	r1, [r7, #8]
  400aa6:	4623      	mov	r3, r4
  400aa8:	4c07      	ldr	r4, [pc, #28]	; (400ac8 <pio_configure_pin_group+0x128>)
  400aaa:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  400aac:	e001      	b.n	400ab2 <pio_configure_pin_group+0x112>

	default:
		return 0;
  400aae:	2300      	movs	r3, #0
  400ab0:	e000      	b.n	400ab4 <pio_configure_pin_group+0x114>
	}

	return 1;
  400ab2:	2301      	movs	r3, #1
}
  400ab4:	4618      	mov	r0, r3
  400ab6:	3714      	adds	r7, #20
  400ab8:	46bd      	mov	sp, r7
  400aba:	bd90      	pop	{r4, r7, pc}
  400abc:	004005ad 	.word	0x004005ad
  400ac0:	00400581 	.word	0x00400581
  400ac4:	004006bd 	.word	0x004006bd
  400ac8:	00400739 	.word	0x00400739

00400acc <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  400acc:	b480      	push	{r7}
  400ace:	b085      	sub	sp, #20
  400ad0:	af00      	add	r7, sp, #0
  400ad2:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ad4:	687b      	ldr	r3, [r7, #4]
  400ad6:	095b      	lsrs	r3, r3, #5
  400ad8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400adc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ae0:	025b      	lsls	r3, r3, #9
  400ae2:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  400ae4:	68fb      	ldr	r3, [r7, #12]
}
  400ae6:	4618      	mov	r0, r3
  400ae8:	3714      	adds	r7, #20
  400aea:	46bd      	mov	sp, r7
  400aec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop

00400af4 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400af4:	b580      	push	{r7, lr}
  400af6:	b084      	sub	sp, #16
  400af8:	af00      	add	r7, sp, #0
  400afa:	6078      	str	r0, [r7, #4]
  400afc:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400afe:	6878      	ldr	r0, [r7, #4]
  400b00:	4b2a      	ldr	r3, [pc, #168]	; (400bac <pio_handler_process+0xb8>)
  400b02:	4798      	blx	r3
  400b04:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400b06:	6878      	ldr	r0, [r7, #4]
  400b08:	4b29      	ldr	r3, [pc, #164]	; (400bb0 <pio_handler_process+0xbc>)
  400b0a:	4798      	blx	r3
  400b0c:	4602      	mov	r2, r0
  400b0e:	68fb      	ldr	r3, [r7, #12]
  400b10:	4013      	ands	r3, r2
  400b12:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400b14:	68fb      	ldr	r3, [r7, #12]
  400b16:	2b00      	cmp	r3, #0
  400b18:	d038      	beq.n	400b8c <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400b1a:	2300      	movs	r3, #0
  400b1c:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400b1e:	e032      	b.n	400b86 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400b20:	4a24      	ldr	r2, [pc, #144]	; (400bb4 <pio_handler_process+0xc0>)
  400b22:	68bb      	ldr	r3, [r7, #8]
  400b24:	011b      	lsls	r3, r3, #4
  400b26:	4413      	add	r3, r2
  400b28:	681a      	ldr	r2, [r3, #0]
  400b2a:	683b      	ldr	r3, [r7, #0]
  400b2c:	429a      	cmp	r2, r3
  400b2e:	d123      	bne.n	400b78 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400b30:	4a20      	ldr	r2, [pc, #128]	; (400bb4 <pio_handler_process+0xc0>)
  400b32:	68bb      	ldr	r3, [r7, #8]
  400b34:	011b      	lsls	r3, r3, #4
  400b36:	4413      	add	r3, r2
  400b38:	685a      	ldr	r2, [r3, #4]
  400b3a:	68fb      	ldr	r3, [r7, #12]
  400b3c:	4013      	ands	r3, r2
  400b3e:	2b00      	cmp	r3, #0
  400b40:	d01a      	beq.n	400b78 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400b42:	4a1c      	ldr	r2, [pc, #112]	; (400bb4 <pio_handler_process+0xc0>)
  400b44:	68bb      	ldr	r3, [r7, #8]
  400b46:	011b      	lsls	r3, r3, #4
  400b48:	4413      	add	r3, r2
  400b4a:	3308      	adds	r3, #8
  400b4c:	685b      	ldr	r3, [r3, #4]
  400b4e:	4919      	ldr	r1, [pc, #100]	; (400bb4 <pio_handler_process+0xc0>)
  400b50:	68ba      	ldr	r2, [r7, #8]
  400b52:	0112      	lsls	r2, r2, #4
  400b54:	440a      	add	r2, r1
  400b56:	6810      	ldr	r0, [r2, #0]
  400b58:	4916      	ldr	r1, [pc, #88]	; (400bb4 <pio_handler_process+0xc0>)
  400b5a:	68ba      	ldr	r2, [r7, #8]
  400b5c:	0112      	lsls	r2, r2, #4
  400b5e:	440a      	add	r2, r1
  400b60:	6852      	ldr	r2, [r2, #4]
  400b62:	4611      	mov	r1, r2
  400b64:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400b66:	4a13      	ldr	r2, [pc, #76]	; (400bb4 <pio_handler_process+0xc0>)
  400b68:	68bb      	ldr	r3, [r7, #8]
  400b6a:	011b      	lsls	r3, r3, #4
  400b6c:	4413      	add	r3, r2
  400b6e:	685b      	ldr	r3, [r3, #4]
  400b70:	43db      	mvns	r3, r3
  400b72:	68fa      	ldr	r2, [r7, #12]
  400b74:	4013      	ands	r3, r2
  400b76:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400b78:	68bb      	ldr	r3, [r7, #8]
  400b7a:	3301      	adds	r3, #1
  400b7c:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400b7e:	68bb      	ldr	r3, [r7, #8]
  400b80:	2b06      	cmp	r3, #6
  400b82:	d900      	bls.n	400b86 <pio_handler_process+0x92>
				break;
  400b84:	e002      	b.n	400b8c <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400b86:	68fb      	ldr	r3, [r7, #12]
  400b88:	2b00      	cmp	r3, #0
  400b8a:	d1c9      	bne.n	400b20 <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400b8c:	4b0a      	ldr	r3, [pc, #40]	; (400bb8 <pio_handler_process+0xc4>)
  400b8e:	681b      	ldr	r3, [r3, #0]
  400b90:	2b00      	cmp	r3, #0
  400b92:	d007      	beq.n	400ba4 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400b94:	4b09      	ldr	r3, [pc, #36]	; (400bbc <pio_handler_process+0xc8>)
  400b96:	681b      	ldr	r3, [r3, #0]
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d003      	beq.n	400ba4 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400b9c:	4b07      	ldr	r3, [pc, #28]	; (400bbc <pio_handler_process+0xc8>)
  400b9e:	681b      	ldr	r3, [r3, #0]
  400ba0:	6878      	ldr	r0, [r7, #4]
  400ba2:	4798      	blx	r3
		}
	}
#endif
}
  400ba4:	3710      	adds	r7, #16
  400ba6:	46bd      	mov	sp, r7
  400ba8:	bd80      	pop	{r7, pc}
  400baa:	bf00      	nop
  400bac:	004007b9 	.word	0x004007b9
  400bb0:	004007d1 	.word	0x004007d1
  400bb4:	200008f8 	.word	0x200008f8
  400bb8:	200009dc 	.word	0x200009dc
  400bbc:	20000968 	.word	0x20000968

00400bc0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400bc0:	b580      	push	{r7, lr}
  400bc2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400bc4:	4802      	ldr	r0, [pc, #8]	; (400bd0 <PIOA_Handler+0x10>)
  400bc6:	210b      	movs	r1, #11
  400bc8:	4b02      	ldr	r3, [pc, #8]	; (400bd4 <PIOA_Handler+0x14>)
  400bca:	4798      	blx	r3
}
  400bcc:	bd80      	pop	{r7, pc}
  400bce:	bf00      	nop
  400bd0:	400e0e00 	.word	0x400e0e00
  400bd4:	00400af5 	.word	0x00400af5

00400bd8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400bd8:	b580      	push	{r7, lr}
  400bda:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400bdc:	4802      	ldr	r0, [pc, #8]	; (400be8 <PIOB_Handler+0x10>)
  400bde:	210c      	movs	r1, #12
  400be0:	4b02      	ldr	r3, [pc, #8]	; (400bec <PIOB_Handler+0x14>)
  400be2:	4798      	blx	r3
}
  400be4:	bd80      	pop	{r7, pc}
  400be6:	bf00      	nop
  400be8:	400e1000 	.word	0x400e1000
  400bec:	00400af5 	.word	0x00400af5

00400bf0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400bf0:	b580      	push	{r7, lr}
  400bf2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400bf4:	4802      	ldr	r0, [pc, #8]	; (400c00 <PIOC_Handler+0x10>)
  400bf6:	210d      	movs	r1, #13
  400bf8:	4b02      	ldr	r3, [pc, #8]	; (400c04 <PIOC_Handler+0x14>)
  400bfa:	4798      	blx	r3
}
  400bfc:	bd80      	pop	{r7, pc}
  400bfe:	bf00      	nop
  400c00:	400e1200 	.word	0x400e1200
  400c04:	00400af5 	.word	0x00400af5

00400c08 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400c08:	b480      	push	{r7}
  400c0a:	b085      	sub	sp, #20
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400c10:	491d      	ldr	r1, [pc, #116]	; (400c88 <pmc_switch_mck_to_pllack+0x80>)
  400c12:	4b1d      	ldr	r3, [pc, #116]	; (400c88 <pmc_switch_mck_to_pllack+0x80>)
  400c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c16:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400c1a:	687b      	ldr	r3, [r7, #4]
  400c1c:	4313      	orrs	r3, r2
  400c1e:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c20:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c24:	60fb      	str	r3, [r7, #12]
  400c26:	e007      	b.n	400c38 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c28:	68fb      	ldr	r3, [r7, #12]
  400c2a:	2b00      	cmp	r3, #0
  400c2c:	d101      	bne.n	400c32 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400c2e:	2301      	movs	r3, #1
  400c30:	e023      	b.n	400c7a <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400c32:	68fb      	ldr	r3, [r7, #12]
  400c34:	3b01      	subs	r3, #1
  400c36:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c38:	4b13      	ldr	r3, [pc, #76]	; (400c88 <pmc_switch_mck_to_pllack+0x80>)
  400c3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c3c:	f003 0308 	and.w	r3, r3, #8
  400c40:	2b00      	cmp	r3, #0
  400c42:	d0f1      	beq.n	400c28 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400c44:	4a10      	ldr	r2, [pc, #64]	; (400c88 <pmc_switch_mck_to_pllack+0x80>)
  400c46:	4b10      	ldr	r3, [pc, #64]	; (400c88 <pmc_switch_mck_to_pllack+0x80>)
  400c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c4a:	f023 0303 	bic.w	r3, r3, #3
  400c4e:	f043 0302 	orr.w	r3, r3, #2
  400c52:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c54:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400c58:	60fb      	str	r3, [r7, #12]
  400c5a:	e007      	b.n	400c6c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400c5c:	68fb      	ldr	r3, [r7, #12]
  400c5e:	2b00      	cmp	r3, #0
  400c60:	d101      	bne.n	400c66 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400c62:	2301      	movs	r3, #1
  400c64:	e009      	b.n	400c7a <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400c66:	68fb      	ldr	r3, [r7, #12]
  400c68:	3b01      	subs	r3, #1
  400c6a:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400c6c:	4b06      	ldr	r3, [pc, #24]	; (400c88 <pmc_switch_mck_to_pllack+0x80>)
  400c6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c70:	f003 0308 	and.w	r3, r3, #8
  400c74:	2b00      	cmp	r3, #0
  400c76:	d0f1      	beq.n	400c5c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  400c78:	2300      	movs	r3, #0
}
  400c7a:	4618      	mov	r0, r3
  400c7c:	3714      	adds	r7, #20
  400c7e:	46bd      	mov	sp, r7
  400c80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c84:	4770      	bx	lr
  400c86:	bf00      	nop
  400c88:	400e0400 	.word	0x400e0400

00400c8c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400c8c:	b480      	push	{r7}
  400c8e:	b083      	sub	sp, #12
  400c90:	af00      	add	r7, sp, #0
  400c92:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c94:	687b      	ldr	r3, [r7, #4]
  400c96:	2b01      	cmp	r3, #1
  400c98:	d107      	bne.n	400caa <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c9a:	4a08      	ldr	r2, [pc, #32]	; (400cbc <pmc_switch_sclk_to_32kxtal+0x30>)
  400c9c:	4b07      	ldr	r3, [pc, #28]	; (400cbc <pmc_switch_sclk_to_32kxtal+0x30>)
  400c9e:	689b      	ldr	r3, [r3, #8]
  400ca0:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400ca4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400ca8:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400caa:	4b04      	ldr	r3, [pc, #16]	; (400cbc <pmc_switch_sclk_to_32kxtal+0x30>)
  400cac:	4a04      	ldr	r2, [pc, #16]	; (400cc0 <pmc_switch_sclk_to_32kxtal+0x34>)
  400cae:	601a      	str	r2, [r3, #0]
}
  400cb0:	370c      	adds	r7, #12
  400cb2:	46bd      	mov	sp, r7
  400cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb8:	4770      	bx	lr
  400cba:	bf00      	nop
  400cbc:	400e1410 	.word	0x400e1410
  400cc0:	a5000008 	.word	0xa5000008

00400cc4 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400cc4:	b480      	push	{r7}
  400cc6:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400cc8:	4b09      	ldr	r3, [pc, #36]	; (400cf0 <pmc_osc_is_ready_32kxtal+0x2c>)
  400cca:	695b      	ldr	r3, [r3, #20]
  400ccc:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400cd0:	2b00      	cmp	r3, #0
  400cd2:	d007      	beq.n	400ce4 <pmc_osc_is_ready_32kxtal+0x20>
  400cd4:	4b07      	ldr	r3, [pc, #28]	; (400cf4 <pmc_osc_is_ready_32kxtal+0x30>)
  400cd6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400cdc:	2b00      	cmp	r3, #0
  400cde:	d001      	beq.n	400ce4 <pmc_osc_is_ready_32kxtal+0x20>
  400ce0:	2301      	movs	r3, #1
  400ce2:	e000      	b.n	400ce6 <pmc_osc_is_ready_32kxtal+0x22>
  400ce4:	2300      	movs	r3, #0
}
  400ce6:	4618      	mov	r0, r3
  400ce8:	46bd      	mov	sp, r7
  400cea:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cee:	4770      	bx	lr
  400cf0:	400e1410 	.word	0x400e1410
  400cf4:	400e0400 	.word	0x400e0400

00400cf8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400cf8:	b480      	push	{r7}
  400cfa:	b083      	sub	sp, #12
  400cfc:	af00      	add	r7, sp, #0
  400cfe:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400d00:	4a18      	ldr	r2, [pc, #96]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d02:	4b18      	ldr	r3, [pc, #96]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d04:	6a1b      	ldr	r3, [r3, #32]
  400d06:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d0a:	f043 0308 	orr.w	r3, r3, #8
  400d0e:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d10:	bf00      	nop
  400d12:	4b14      	ldr	r3, [pc, #80]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d14:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d1a:	2b00      	cmp	r3, #0
  400d1c:	d0f9      	beq.n	400d12 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d1e:	4911      	ldr	r1, [pc, #68]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d20:	4b10      	ldr	r3, [pc, #64]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d22:	6a1b      	ldr	r3, [r3, #32]
  400d24:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d28:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400d2c:	687a      	ldr	r2, [r7, #4]
  400d2e:	4313      	orrs	r3, r2
  400d30:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400d34:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400d36:	bf00      	nop
  400d38:	4b0a      	ldr	r3, [pc, #40]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400d40:	2b00      	cmp	r3, #0
  400d42:	d0f9      	beq.n	400d38 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400d44:	4a07      	ldr	r2, [pc, #28]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d46:	4b07      	ldr	r3, [pc, #28]	; (400d64 <pmc_switch_mainck_to_fastrc+0x6c>)
  400d48:	6a1b      	ldr	r3, [r3, #32]
  400d4a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400d4e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400d52:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d56:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400d58:	370c      	adds	r7, #12
  400d5a:	46bd      	mov	sp, r7
  400d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d60:	4770      	bx	lr
  400d62:	bf00      	nop
  400d64:	400e0400 	.word	0x400e0400

00400d68 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400d68:	b480      	push	{r7}
  400d6a:	b083      	sub	sp, #12
  400d6c:	af00      	add	r7, sp, #0
  400d6e:	6078      	str	r0, [r7, #4]
  400d70:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	2b00      	cmp	r3, #0
  400d76:	d008      	beq.n	400d8a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d78:	4916      	ldr	r1, [pc, #88]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400d7a:	4b16      	ldr	r3, [pc, #88]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400d7c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d7e:	4a16      	ldr	r2, [pc, #88]	; (400dd8 <pmc_switch_mainck_to_xtal+0x70>)
  400d80:	401a      	ands	r2, r3
  400d82:	4b16      	ldr	r3, [pc, #88]	; (400ddc <pmc_switch_mainck_to_xtal+0x74>)
  400d84:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d86:	620b      	str	r3, [r1, #32]
  400d88:	e01e      	b.n	400dc8 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d8a:	4912      	ldr	r1, [pc, #72]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400d8c:	4b11      	ldr	r3, [pc, #68]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400d8e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d90:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d94:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d98:	683a      	ldr	r2, [r7, #0]
  400d9a:	0212      	lsls	r2, r2, #8
  400d9c:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d9e:	4313      	orrs	r3, r2
  400da0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400da4:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400da8:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400daa:	bf00      	nop
  400dac:	4b09      	ldr	r3, [pc, #36]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400dae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400db0:	f003 0301 	and.w	r3, r3, #1
  400db4:	2b00      	cmp	r3, #0
  400db6:	d0f9      	beq.n	400dac <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400db8:	4a06      	ldr	r2, [pc, #24]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400dba:	4b06      	ldr	r3, [pc, #24]	; (400dd4 <pmc_switch_mainck_to_xtal+0x6c>)
  400dbc:	6a1b      	ldr	r3, [r3, #32]
  400dbe:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400dc2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400dc6:	6213      	str	r3, [r2, #32]
	}
}
  400dc8:	370c      	adds	r7, #12
  400dca:	46bd      	mov	sp, r7
  400dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dd0:	4770      	bx	lr
  400dd2:	bf00      	nop
  400dd4:	400e0400 	.word	0x400e0400
  400dd8:	fec8fffc 	.word	0xfec8fffc
  400ddc:	01370002 	.word	0x01370002

00400de0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400de0:	b480      	push	{r7}
  400de2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400de4:	4b04      	ldr	r3, [pc, #16]	; (400df8 <pmc_osc_is_ready_mainck+0x18>)
  400de6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400dec:	4618      	mov	r0, r3
  400dee:	46bd      	mov	sp, r7
  400df0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400df4:	4770      	bx	lr
  400df6:	bf00      	nop
  400df8:	400e0400 	.word	0x400e0400

00400dfc <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400dfc:	b480      	push	{r7}
  400dfe:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400e00:	4b03      	ldr	r3, [pc, #12]	; (400e10 <pmc_disable_pllack+0x14>)
  400e02:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400e06:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400e08:	46bd      	mov	sp, r7
  400e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e0e:	4770      	bx	lr
  400e10:	400e0400 	.word	0x400e0400

00400e14 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400e14:	b480      	push	{r7}
  400e16:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400e18:	4b04      	ldr	r3, [pc, #16]	; (400e2c <pmc_is_locked_pllack+0x18>)
  400e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e1c:	f003 0302 	and.w	r3, r3, #2
}
  400e20:	4618      	mov	r0, r3
  400e22:	46bd      	mov	sp, r7
  400e24:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e28:	4770      	bx	lr
  400e2a:	bf00      	nop
  400e2c:	400e0400 	.word	0x400e0400

00400e30 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400e30:	b480      	push	{r7}
  400e32:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400e34:	4b03      	ldr	r3, [pc, #12]	; (400e44 <pmc_disable_pllbck+0x14>)
  400e36:	2200      	movs	r2, #0
  400e38:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400e3a:	46bd      	mov	sp, r7
  400e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e40:	4770      	bx	lr
  400e42:	bf00      	nop
  400e44:	400e0400 	.word	0x400e0400

00400e48 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400e48:	b480      	push	{r7}
  400e4a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400e4c:	4b04      	ldr	r3, [pc, #16]	; (400e60 <pmc_is_locked_pllbck+0x18>)
  400e4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e50:	f003 0304 	and.w	r3, r3, #4
}
  400e54:	4618      	mov	r0, r3
  400e56:	46bd      	mov	sp, r7
  400e58:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e5c:	4770      	bx	lr
  400e5e:	bf00      	nop
  400e60:	400e0400 	.word	0x400e0400

00400e64 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400e64:	b480      	push	{r7}
  400e66:	b083      	sub	sp, #12
  400e68:	af00      	add	r7, sp, #0
  400e6a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400e6c:	687b      	ldr	r3, [r7, #4]
  400e6e:	2b22      	cmp	r3, #34	; 0x22
  400e70:	d901      	bls.n	400e76 <pmc_enable_periph_clk+0x12>
		return 1;
  400e72:	2301      	movs	r3, #1
  400e74:	e02f      	b.n	400ed6 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400e76:	687b      	ldr	r3, [r7, #4]
  400e78:	2b1f      	cmp	r3, #31
  400e7a:	d813      	bhi.n	400ea4 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e7c:	4b19      	ldr	r3, [pc, #100]	; (400ee4 <pmc_enable_periph_clk+0x80>)
  400e7e:	699a      	ldr	r2, [r3, #24]
  400e80:	687b      	ldr	r3, [r7, #4]
  400e82:	2101      	movs	r1, #1
  400e84:	fa01 f303 	lsl.w	r3, r1, r3
  400e88:	401a      	ands	r2, r3
  400e8a:	687b      	ldr	r3, [r7, #4]
  400e8c:	2101      	movs	r1, #1
  400e8e:	fa01 f303 	lsl.w	r3, r1, r3
  400e92:	429a      	cmp	r2, r3
  400e94:	d01e      	beq.n	400ed4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e96:	4a13      	ldr	r2, [pc, #76]	; (400ee4 <pmc_enable_periph_clk+0x80>)
  400e98:	687b      	ldr	r3, [r7, #4]
  400e9a:	2101      	movs	r1, #1
  400e9c:	fa01 f303 	lsl.w	r3, r1, r3
  400ea0:	6113      	str	r3, [r2, #16]
  400ea2:	e017      	b.n	400ed4 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400ea4:	687b      	ldr	r3, [r7, #4]
  400ea6:	3b20      	subs	r3, #32
  400ea8:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400eaa:	4b0e      	ldr	r3, [pc, #56]	; (400ee4 <pmc_enable_periph_clk+0x80>)
  400eac:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400eb0:	687b      	ldr	r3, [r7, #4]
  400eb2:	2101      	movs	r1, #1
  400eb4:	fa01 f303 	lsl.w	r3, r1, r3
  400eb8:	401a      	ands	r2, r3
  400eba:	687b      	ldr	r3, [r7, #4]
  400ebc:	2101      	movs	r1, #1
  400ebe:	fa01 f303 	lsl.w	r3, r1, r3
  400ec2:	429a      	cmp	r2, r3
  400ec4:	d006      	beq.n	400ed4 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400ec6:	4a07      	ldr	r2, [pc, #28]	; (400ee4 <pmc_enable_periph_clk+0x80>)
  400ec8:	687b      	ldr	r3, [r7, #4]
  400eca:	2101      	movs	r1, #1
  400ecc:	fa01 f303 	lsl.w	r3, r1, r3
  400ed0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400ed4:	2300      	movs	r3, #0
}
  400ed6:	4618      	mov	r0, r3
  400ed8:	370c      	adds	r7, #12
  400eda:	46bd      	mov	sp, r7
  400edc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ee0:	4770      	bx	lr
  400ee2:	bf00      	nop
  400ee4:	400e0400 	.word	0x400e0400

00400ee8 <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  400ee8:	b480      	push	{r7}
  400eea:	b083      	sub	sp, #12
  400eec:	af00      	add	r7, sp, #0
  400eee:	6078      	str	r0, [r7, #4]
  400ef0:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  400ef2:	683b      	ldr	r3, [r7, #0]
  400ef4:	2b00      	cmp	r3, #0
  400ef6:	d006      	beq.n	400f06 <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  400ef8:	687b      	ldr	r3, [r7, #4]
  400efa:	685b      	ldr	r3, [r3, #4]
  400efc:	f043 0201 	orr.w	r2, r3, #1
  400f00:	687b      	ldr	r3, [r7, #4]
  400f02:	605a      	str	r2, [r3, #4]
  400f04:	e005      	b.n	400f12 <rtc_set_hour_mode+0x2a>
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  400f06:	687b      	ldr	r3, [r7, #4]
  400f08:	685b      	ldr	r3, [r3, #4]
  400f0a:	f023 0201 	bic.w	r2, r3, #1
  400f0e:	687b      	ldr	r3, [r7, #4]
  400f10:	605a      	str	r2, [r3, #4]
	}
}
  400f12:	370c      	adds	r7, #12
  400f14:	46bd      	mov	sp, r7
  400f16:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f1a:	4770      	bx	lr

00400f1c <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  400f1c:	b480      	push	{r7}
  400f1e:	b083      	sub	sp, #12
  400f20:	af00      	add	r7, sp, #0
  400f22:	6078      	str	r0, [r7, #4]
  400f24:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  400f26:	687b      	ldr	r3, [r7, #4]
  400f28:	683a      	ldr	r2, [r7, #0]
  400f2a:	621a      	str	r2, [r3, #32]
}
  400f2c:	370c      	adds	r7, #12
  400f2e:	46bd      	mov	sp, r7
  400f30:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f34:	4770      	bx	lr
  400f36:	bf00      	nop

00400f38 <rtc_disable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtc_disable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  400f38:	b480      	push	{r7}
  400f3a:	b083      	sub	sp, #12
  400f3c:	af00      	add	r7, sp, #0
  400f3e:	6078      	str	r0, [r7, #4]
  400f40:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IDR = ul_sources;
  400f42:	687b      	ldr	r3, [r7, #4]
  400f44:	683a      	ldr	r2, [r7, #0]
  400f46:	625a      	str	r2, [r3, #36]	; 0x24
}
  400f48:	370c      	adds	r7, #12
  400f4a:	46bd      	mov	sp, r7
  400f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f50:	4770      	bx	lr
  400f52:	bf00      	nop

00400f54 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  400f54:	b480      	push	{r7}
  400f56:	b087      	sub	sp, #28
  400f58:	af00      	add	r7, sp, #0
  400f5a:	60f8      	str	r0, [r7, #12]
  400f5c:	60b9      	str	r1, [r7, #8]
  400f5e:	607a      	str	r2, [r7, #4]
  400f60:	603b      	str	r3, [r7, #0]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  400f62:	68fb      	ldr	r3, [r7, #12]
  400f64:	689b      	ldr	r3, [r3, #8]
  400f66:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  400f68:	e002      	b.n	400f70 <rtc_get_time+0x1c>
		ul_time = p_rtc->RTC_TIMR;
  400f6a:	68fb      	ldr	r3, [r7, #12]
  400f6c:	689b      	ldr	r3, [r3, #8]
  400f6e:	617b      	str	r3, [r7, #20]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
	while (ul_time != p_rtc->RTC_TIMR) {
  400f70:	68fb      	ldr	r3, [r7, #12]
  400f72:	689a      	ldr	r2, [r3, #8]
  400f74:	697b      	ldr	r3, [r7, #20]
  400f76:	429a      	cmp	r2, r3
  400f78:	d1f7      	bne.n	400f6a <rtc_get_time+0x16>
		ul_time = p_rtc->RTC_TIMR;
	}

	/* Hour */
	if (pul_hour) {
  400f7a:	68bb      	ldr	r3, [r7, #8]
  400f7c:	2b00      	cmp	r3, #0
  400f7e:	d01c      	beq.n	400fba <rtc_get_time+0x66>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  400f80:	697b      	ldr	r3, [r7, #20]
  400f82:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
  400f86:	0c1b      	lsrs	r3, r3, #16
  400f88:	613b      	str	r3, [r7, #16]
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400f8a:	693b      	ldr	r3, [r7, #16]
  400f8c:	091a      	lsrs	r2, r3, #4
  400f8e:	4613      	mov	r3, r2
  400f90:	009b      	lsls	r3, r3, #2
  400f92:	4413      	add	r3, r2
  400f94:	005b      	lsls	r3, r3, #1
  400f96:	461a      	mov	r2, r3
  400f98:	693b      	ldr	r3, [r7, #16]
  400f9a:	f003 030f 	and.w	r3, r3, #15
  400f9e:	441a      	add	r2, r3
  400fa0:	68bb      	ldr	r3, [r7, #8]
  400fa2:	601a      	str	r2, [r3, #0]

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  400fa4:	697b      	ldr	r3, [r7, #20]
  400fa6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  400faa:	2b00      	cmp	r3, #0
  400fac:	d005      	beq.n	400fba <rtc_get_time+0x66>
			*pul_hour += 12;
  400fae:	68bb      	ldr	r3, [r7, #8]
  400fb0:	681b      	ldr	r3, [r3, #0]
  400fb2:	f103 020c 	add.w	r2, r3, #12
  400fb6:	68bb      	ldr	r3, [r7, #8]
  400fb8:	601a      	str	r2, [r3, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400fba:	687b      	ldr	r3, [r7, #4]
  400fbc:	2b00      	cmp	r3, #0
  400fbe:	d011      	beq.n	400fe4 <rtc_get_time+0x90>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  400fc0:	697b      	ldr	r3, [r7, #20]
  400fc2:	f403 43fe 	and.w	r3, r3, #32512	; 0x7f00
  400fc6:	0a1b      	lsrs	r3, r3, #8
  400fc8:	613b      	str	r3, [r7, #16]
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400fca:	693b      	ldr	r3, [r7, #16]
  400fcc:	091a      	lsrs	r2, r3, #4
  400fce:	4613      	mov	r3, r2
  400fd0:	009b      	lsls	r3, r3, #2
  400fd2:	4413      	add	r3, r2
  400fd4:	005b      	lsls	r3, r3, #1
  400fd6:	461a      	mov	r2, r3
  400fd8:	693b      	ldr	r3, [r7, #16]
  400fda:	f003 030f 	and.w	r3, r3, #15
  400fde:	441a      	add	r2, r3
  400fe0:	687b      	ldr	r3, [r7, #4]
  400fe2:	601a      	str	r2, [r3, #0]
	}

	/* Second */
	if (pul_second) {
  400fe4:	683b      	ldr	r3, [r7, #0]
  400fe6:	2b00      	cmp	r3, #0
  400fe8:	d010      	beq.n	40100c <rtc_get_time+0xb8>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
  400fea:	697b      	ldr	r3, [r7, #20]
  400fec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400ff0:	613b      	str	r3, [r7, #16]
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400ff2:	693b      	ldr	r3, [r7, #16]
  400ff4:	091a      	lsrs	r2, r3, #4
  400ff6:	4613      	mov	r3, r2
  400ff8:	009b      	lsls	r3, r3, #2
  400ffa:	4413      	add	r3, r2
  400ffc:	005b      	lsls	r3, r3, #1
  400ffe:	461a      	mov	r2, r3
  401000:	693b      	ldr	r3, [r7, #16]
  401002:	f003 030f 	and.w	r3, r3, #15
  401006:	441a      	add	r2, r3
  401008:	683b      	ldr	r3, [r7, #0]
  40100a:	601a      	str	r2, [r3, #0]
	}
}
  40100c:	371c      	adds	r7, #28
  40100e:	46bd      	mov	sp, r7
  401010:	f85d 7b04 	ldr.w	r7, [sp], #4
  401014:	4770      	bx	lr
  401016:	bf00      	nop

00401018 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  401018:	b480      	push	{r7}
  40101a:	b087      	sub	sp, #28
  40101c:	af00      	add	r7, sp, #0
  40101e:	60f8      	str	r0, [r7, #12]
  401020:	60b9      	str	r1, [r7, #8]
  401022:	607a      	str	r2, [r7, #4]
  401024:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  401026:	2300      	movs	r3, #0
  401028:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  40102a:	68fb      	ldr	r3, [r7, #12]
  40102c:	685b      	ldr	r3, [r3, #4]
  40102e:	f003 0301 	and.w	r3, r3, #1
  401032:	2b00      	cmp	r3, #0
  401034:	d009      	beq.n	40104a <rtc_set_time+0x32>
		if (ul_hour > 12) {
  401036:	68bb      	ldr	r3, [r7, #8]
  401038:	2b0c      	cmp	r3, #12
  40103a:	d906      	bls.n	40104a <rtc_set_time+0x32>
			ul_hour -= 12;
  40103c:	68bb      	ldr	r3, [r7, #8]
  40103e:	3b0c      	subs	r3, #12
  401040:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  401042:	697b      	ldr	r3, [r7, #20]
  401044:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401048:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40104a:	68bb      	ldr	r3, [r7, #8]
  40104c:	4a33      	ldr	r2, [pc, #204]	; (40111c <rtc_set_time+0x104>)
  40104e:	fba2 2303 	umull	r2, r3, r2, r3
  401052:	08db      	lsrs	r3, r3, #3
  401054:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  401056:	68b9      	ldr	r1, [r7, #8]
  401058:	4b30      	ldr	r3, [pc, #192]	; (40111c <rtc_set_time+0x104>)
  40105a:	fba3 2301 	umull	r2, r3, r3, r1
  40105e:	08da      	lsrs	r2, r3, #3
  401060:	4613      	mov	r3, r2
  401062:	009b      	lsls	r3, r3, #2
  401064:	4413      	add	r3, r2
  401066:	005b      	lsls	r3, r3, #1
  401068:	1aca      	subs	r2, r1, r3
  40106a:	0413      	lsls	r3, r2, #16
			ul_time |= RTC_TIMR_AMPM;
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40106c:	4303      	orrs	r3, r0
  40106e:	697a      	ldr	r2, [r7, #20]
  401070:	4313      	orrs	r3, r2
  401072:	617b      	str	r3, [r7, #20]
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401074:	687b      	ldr	r3, [r7, #4]
  401076:	4a29      	ldr	r2, [pc, #164]	; (40111c <rtc_set_time+0x104>)
  401078:	fba2 2303 	umull	r2, r3, r2, r3
  40107c:	08db      	lsrs	r3, r3, #3
  40107e:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  401080:	6879      	ldr	r1, [r7, #4]
  401082:	4b26      	ldr	r3, [pc, #152]	; (40111c <rtc_set_time+0x104>)
  401084:	fba3 2301 	umull	r2, r3, r3, r1
  401088:	08da      	lsrs	r2, r3, #3
  40108a:	4613      	mov	r3, r2
  40108c:	009b      	lsls	r3, r3, #2
  40108e:	4413      	add	r3, r2
  401090:	005b      	lsls	r3, r3, #1
  401092:	1aca      	subs	r2, r1, r3
  401094:	0213      	lsls	r3, r2, #8
	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401096:	4303      	orrs	r3, r0
  401098:	697a      	ldr	r2, [r7, #20]
  40109a:	4313      	orrs	r3, r2
  40109c:	617b      	str	r3, [r7, #20]
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40109e:	683b      	ldr	r3, [r7, #0]
  4010a0:	4a1e      	ldr	r2, [pc, #120]	; (40111c <rtc_set_time+0x104>)
  4010a2:	fba2 2303 	umull	r2, r3, r2, r3
  4010a6:	08db      	lsrs	r3, r3, #3
  4010a8:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4010aa:	6839      	ldr	r1, [r7, #0]
  4010ac:	4b1b      	ldr	r3, [pc, #108]	; (40111c <rtc_set_time+0x104>)
  4010ae:	fba3 2301 	umull	r2, r3, r3, r1
  4010b2:	08da      	lsrs	r2, r3, #3
  4010b4:	4613      	mov	r3, r2
  4010b6:	009b      	lsls	r3, r3, #2
  4010b8:	4413      	add	r3, r2
  4010ba:	005b      	lsls	r3, r3, #1
  4010bc:	1aca      	subs	r2, r1, r3
	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4010be:	ea40 0302 	orr.w	r3, r0, r2
  4010c2:	697a      	ldr	r2, [r7, #20]
  4010c4:	4313      	orrs	r3, r2
  4010c6:	617b      	str	r3, [r7, #20]
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);

	/* Update time register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  4010c8:	68fb      	ldr	r3, [r7, #12]
  4010ca:	681b      	ldr	r3, [r3, #0]
  4010cc:	f043 0201 	orr.w	r2, r3, #1
  4010d0:	68fb      	ldr	r3, [r7, #12]
  4010d2:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4010d4:	bf00      	nop
  4010d6:	68fb      	ldr	r3, [r7, #12]
  4010d8:	699b      	ldr	r3, [r3, #24]
  4010da:	f003 0301 	and.w	r3, r3, #1
  4010de:	2b00      	cmp	r3, #0
  4010e0:	d0f9      	beq.n	4010d6 <rtc_set_time+0xbe>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4010e2:	68fb      	ldr	r3, [r7, #12]
  4010e4:	2201      	movs	r2, #1
  4010e6:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4010e8:	68fb      	ldr	r3, [r7, #12]
  4010ea:	697a      	ldr	r2, [r7, #20]
  4010ec:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4010ee:	68fb      	ldr	r3, [r7, #12]
  4010f0:	681b      	ldr	r3, [r3, #0]
  4010f2:	f023 0201 	bic.w	r2, r3, #1
  4010f6:	68fb      	ldr	r3, [r7, #12]
  4010f8:	601a      	str	r2, [r3, #0]
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  4010fa:	68fb      	ldr	r3, [r7, #12]
  4010fc:	69db      	ldr	r3, [r3, #28]
  4010fe:	f043 0204 	orr.w	r2, r3, #4
  401102:	68fb      	ldr	r3, [r7, #12]
  401104:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  401106:	68fb      	ldr	r3, [r7, #12]
  401108:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40110a:	f003 0301 	and.w	r3, r3, #1
}
  40110e:	4618      	mov	r0, r3
  401110:	371c      	adds	r7, #28
  401112:	46bd      	mov	sp, r7
  401114:	f85d 7b04 	ldr.w	r7, [sp], #4
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	cccccccd 	.word	0xcccccccd

00401120 <rtc_set_time_alarm>:
 */
uint32_t rtc_set_time_alarm(Rtc *p_rtc,
		uint32_t ul_hour_flag, uint32_t ul_hour,
		uint32_t ul_minute_flag, uint32_t ul_minute,
		uint32_t ul_second_flag, uint32_t ul_second)
{
  401120:	b480      	push	{r7}
  401122:	b087      	sub	sp, #28
  401124:	af00      	add	r7, sp, #0
  401126:	60f8      	str	r0, [r7, #12]
  401128:	60b9      	str	r1, [r7, #8]
  40112a:	607a      	str	r2, [r7, #4]
  40112c:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  40112e:	2300      	movs	r3, #0
  401130:	617b      	str	r3, [r7, #20]

	/* Hour alarm setting */
	if (ul_hour_flag) {
  401132:	68bb      	ldr	r3, [r7, #8]
  401134:	2b00      	cmp	r3, #0
  401136:	d024      	beq.n	401182 <rtc_set_time_alarm+0x62>
		/* If 12-hour mode, set AMPM bit */
		if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  401138:	68fb      	ldr	r3, [r7, #12]
  40113a:	685b      	ldr	r3, [r3, #4]
  40113c:	f003 0301 	and.w	r3, r3, #1
  401140:	2b00      	cmp	r3, #0
  401142:	d009      	beq.n	401158 <rtc_set_time_alarm+0x38>
			if (ul_hour > 12) {
  401144:	687b      	ldr	r3, [r7, #4]
  401146:	2b0c      	cmp	r3, #12
  401148:	d906      	bls.n	401158 <rtc_set_time_alarm+0x38>
				ul_hour -= 12;
  40114a:	687b      	ldr	r3, [r7, #4]
  40114c:	3b0c      	subs	r3, #12
  40114e:	607b      	str	r3, [r7, #4]
				ul_alarm |= RTC_TIMR_AMPM;
  401150:	697b      	ldr	r3, [r7, #20]
  401152:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  401156:	617b      	str	r3, [r7, #20]
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  401158:	687b      	ldr	r3, [r7, #4]
  40115a:	4a30      	ldr	r2, [pc, #192]	; (40121c <rtc_set_time_alarm+0xfc>)
  40115c:	fba2 2303 	umull	r2, r3, r2, r3
  401160:	08db      	lsrs	r3, r3, #3
  401162:	0518      	lsls	r0, r3, #20
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  401164:	6879      	ldr	r1, [r7, #4]
  401166:	4b2d      	ldr	r3, [pc, #180]	; (40121c <rtc_set_time_alarm+0xfc>)
  401168:	fba3 2301 	umull	r2, r3, r3, r1
  40116c:	08da      	lsrs	r2, r3, #3
  40116e:	4613      	mov	r3, r2
  401170:	009b      	lsls	r3, r3, #2
  401172:	4413      	add	r3, r2
  401174:	005b      	lsls	r3, r3, #1
  401176:	1aca      	subs	r2, r1, r3
  401178:	0413      	lsls	r3, r2, #16
				ul_hour -= 12;
				ul_alarm |= RTC_TIMR_AMPM;
			}
		}

		ul_alarm |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  40117a:	4303      	orrs	r3, r0
  40117c:	697a      	ldr	r2, [r7, #20]
  40117e:	4313      	orrs	r3, r2
  401180:	617b      	str	r3, [r7, #20]
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
  401182:	683b      	ldr	r3, [r7, #0]
  401184:	2b00      	cmp	r3, #0
  401186:	d014      	beq.n	4011b2 <rtc_set_time_alarm+0x92>
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  401188:	6a3b      	ldr	r3, [r7, #32]
  40118a:	4a24      	ldr	r2, [pc, #144]	; (40121c <rtc_set_time_alarm+0xfc>)
  40118c:	fba2 2303 	umull	r2, r3, r2, r3
  401190:	08db      	lsrs	r3, r3, #3
  401192:	0318      	lsls	r0, r3, #12
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  401194:	6a39      	ldr	r1, [r7, #32]
  401196:	4b21      	ldr	r3, [pc, #132]	; (40121c <rtc_set_time_alarm+0xfc>)
  401198:	fba3 2301 	umull	r2, r3, r3, r1
  40119c:	08da      	lsrs	r2, r3, #3
  40119e:	4613      	mov	r3, r2
  4011a0:	009b      	lsls	r3, r3, #2
  4011a2:	4413      	add	r3, r2
  4011a4:	005b      	lsls	r3, r3, #1
  4011a6:	1aca      	subs	r2, r1, r3
  4011a8:	0213      	lsls	r3, r2, #8
				((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
	}

	/* Minute alarm setting */
	if (ul_minute_flag) {
		ul_alarm |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  4011aa:	4303      	orrs	r3, r0
  4011ac:	697a      	ldr	r2, [r7, #20]
  4011ae:	4313      	orrs	r3, r2
  4011b0:	617b      	str	r3, [r7, #20]
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
	}

	/* Second alarm setting */
	if (ul_second_flag) {
  4011b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4011b4:	2b00      	cmp	r3, #0
  4011b6:	d014      	beq.n	4011e2 <rtc_set_time_alarm+0xc2>
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4011b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4011ba:	4a18      	ldr	r2, [pc, #96]	; (40121c <rtc_set_time_alarm+0xfc>)
  4011bc:	fba2 2303 	umull	r2, r3, r2, r3
  4011c0:	08db      	lsrs	r3, r3, #3
  4011c2:	0118      	lsls	r0, r3, #4
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  4011c4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  4011c6:	4b15      	ldr	r3, [pc, #84]	; (40121c <rtc_set_time_alarm+0xfc>)
  4011c8:	fba3 2301 	umull	r2, r3, r3, r1
  4011cc:	08da      	lsrs	r2, r3, #3
  4011ce:	4613      	mov	r3, r2
  4011d0:	009b      	lsls	r3, r3, #2
  4011d2:	4413      	add	r3, r2
  4011d4:	005b      	lsls	r3, r3, #1
  4011d6:	1aca      	subs	r2, r1, r3
				((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
	}

	/* Second alarm setting */
	if (ul_second_flag) {
		ul_alarm |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  4011d8:	ea40 0302 	orr.w	r3, r0, r2
  4011dc:	697a      	ldr	r2, [r7, #20]
  4011de:	4313      	orrs	r3, r2
  4011e0:	617b      	str	r3, [r7, #20]
				((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
	}

	p_rtc->RTC_TIMALR &= ~(RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4011e2:	68fb      	ldr	r3, [r7, #12]
  4011e4:	691b      	ldr	r3, [r3, #16]
  4011e6:	f023 1380 	bic.w	r3, r3, #8388736	; 0x800080
  4011ea:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
  4011ee:	68fa      	ldr	r2, [r7, #12]
  4011f0:	6113      	str	r3, [r2, #16]
	p_rtc->RTC_TIMALR = ul_alarm;
  4011f2:	68fb      	ldr	r3, [r7, #12]
  4011f4:	697a      	ldr	r2, [r7, #20]
  4011f6:	611a      	str	r2, [r3, #16]
	p_rtc->RTC_TIMALR |= (RTC_TIMALR_SECEN | RTC_TIMALR_MINEN | RTC_TIMALR_HOUREN);
  4011f8:	68fb      	ldr	r3, [r7, #12]
  4011fa:	691b      	ldr	r3, [r3, #16]
  4011fc:	f043 1380 	orr.w	r3, r3, #8388736	; 0x800080
  401200:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
  401204:	68fa      	ldr	r2, [r7, #12]
  401206:	6113      	str	r3, [r2, #16]

	return (p_rtc->RTC_VER & RTC_VER_NVTIMALR);
  401208:	68fb      	ldr	r3, [r7, #12]
  40120a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40120c:	f003 0304 	and.w	r3, r3, #4
}
  401210:	4618      	mov	r0, r3
  401212:	371c      	adds	r7, #28
  401214:	46bd      	mov	sp, r7
  401216:	f85d 7b04 	ldr.w	r7, [sp], #4
  40121a:	4770      	bx	lr
  40121c:	cccccccd 	.word	0xcccccccd

00401220 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  401220:	b480      	push	{r7}
  401222:	b089      	sub	sp, #36	; 0x24
  401224:	af00      	add	r7, sp, #0
  401226:	60f8      	str	r0, [r7, #12]
  401228:	60b9      	str	r1, [r7, #8]
  40122a:	607a      	str	r2, [r7, #4]
  40122c:	603b      	str	r3, [r7, #0]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  40122e:	68fb      	ldr	r3, [r7, #12]
  401230:	68db      	ldr	r3, [r3, #12]
  401232:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  401234:	e002      	b.n	40123c <rtc_get_date+0x1c>
		ul_date = p_rtc->RTC_CALR;
  401236:	68fb      	ldr	r3, [r7, #12]
  401238:	68db      	ldr	r3, [r3, #12]
  40123a:	61fb      	str	r3, [r7, #28]
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
	while (ul_date != p_rtc->RTC_CALR) {
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	68da      	ldr	r2, [r3, #12]
  401240:	69fb      	ldr	r3, [r7, #28]
  401242:	429a      	cmp	r2, r3
  401244:	d1f7      	bne.n	401236 <rtc_get_date+0x16>
		ul_date = p_rtc->RTC_CALR;
	}

	/* Retrieve year */
	if (pul_year) {
  401246:	68bb      	ldr	r3, [r7, #8]
  401248:	2b00      	cmp	r3, #0
  40124a:	d025      	beq.n	401298 <rtc_get_date+0x78>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
  40124c:	69fb      	ldr	r3, [r7, #28]
  40124e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  401252:	61bb      	str	r3, [r7, #24]
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401254:	69bb      	ldr	r3, [r7, #24]
  401256:	091a      	lsrs	r2, r3, #4
  401258:	4613      	mov	r3, r2
  40125a:	009b      	lsls	r3, r3, #2
  40125c:	4413      	add	r3, r2
  40125e:	005b      	lsls	r3, r3, #1
  401260:	461a      	mov	r2, r3
  401262:	69bb      	ldr	r3, [r7, #24]
  401264:	f003 030f 	and.w	r3, r3, #15
  401268:	4413      	add	r3, r2
  40126a:	617b      	str	r3, [r7, #20]
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
  40126c:	69fb      	ldr	r3, [r7, #28]
  40126e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  401272:	0a1b      	lsrs	r3, r3, #8
  401274:	61bb      	str	r3, [r7, #24]
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  401276:	697b      	ldr	r3, [r7, #20]
  401278:	2264      	movs	r2, #100	; 0x64
  40127a:	fb02 f103 	mul.w	r1, r2, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40127e:	69bb      	ldr	r3, [r7, #24]
  401280:	091a      	lsrs	r2, r3, #4
  401282:	4613      	mov	r3, r2
  401284:	009b      	lsls	r3, r3, #2
  401286:	4413      	add	r3, r2
  401288:	005b      	lsls	r3, r3, #1
	/* Retrieve year */
	if (pul_year) {
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40128a:	18ca      	adds	r2, r1, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40128c:	69bb      	ldr	r3, [r7, #24]
  40128e:	f003 030f 	and.w	r3, r3, #15
  401292:	441a      	add	r2, r3
	/* Retrieve year */
	if (pul_year) {
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  401294:	68bb      	ldr	r3, [r7, #8]
  401296:	601a      	str	r2, [r3, #0]
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
	}

	/* Retrieve month */
	if (pul_month) {
  401298:	687b      	ldr	r3, [r7, #4]
  40129a:	2b00      	cmp	r3, #0
  40129c:	d011      	beq.n	4012c2 <rtc_get_date+0xa2>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
  40129e:	69fb      	ldr	r3, [r7, #28]
  4012a0:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
  4012a4:	0c1b      	lsrs	r3, r3, #16
  4012a6:	61bb      	str	r3, [r7, #24]
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4012a8:	69bb      	ldr	r3, [r7, #24]
  4012aa:	091a      	lsrs	r2, r3, #4
  4012ac:	4613      	mov	r3, r2
  4012ae:	009b      	lsls	r3, r3, #2
  4012b0:	4413      	add	r3, r2
  4012b2:	005b      	lsls	r3, r3, #1
  4012b4:	461a      	mov	r2, r3
  4012b6:	69bb      	ldr	r3, [r7, #24]
  4012b8:	f003 030f 	and.w	r3, r3, #15
  4012bc:	441a      	add	r2, r3
  4012be:	687b      	ldr	r3, [r7, #4]
  4012c0:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  4012c2:	683b      	ldr	r3, [r7, #0]
  4012c4:	2b00      	cmp	r3, #0
  4012c6:	d011      	beq.n	4012ec <rtc_get_date+0xcc>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
  4012c8:	69fb      	ldr	r3, [r7, #28]
  4012ca:	f003 537c 	and.w	r3, r3, #1056964608	; 0x3f000000
  4012ce:	0e1b      	lsrs	r3, r3, #24
  4012d0:	61bb      	str	r3, [r7, #24]
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4012d2:	69bb      	ldr	r3, [r7, #24]
  4012d4:	091a      	lsrs	r2, r3, #4
  4012d6:	4613      	mov	r3, r2
  4012d8:	009b      	lsls	r3, r3, #2
  4012da:	4413      	add	r3, r2
  4012dc:	005b      	lsls	r3, r3, #1
  4012de:	461a      	mov	r2, r3
  4012e0:	69bb      	ldr	r3, [r7, #24]
  4012e2:	f003 030f 	and.w	r3, r3, #15
  4012e6:	441a      	add	r2, r3
  4012e8:	683b      	ldr	r3, [r7, #0]
  4012ea:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  4012ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4012ee:	2b00      	cmp	r3, #0
  4012f0:	d005      	beq.n	4012fe <rtc_get_date+0xde>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  4012f2:	69fb      	ldr	r3, [r7, #28]
  4012f4:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
  4012f8:	0d5a      	lsrs	r2, r3, #21
  4012fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4012fc:	601a      	str	r2, [r3, #0]
	}
}
  4012fe:	3724      	adds	r7, #36	; 0x24
  401300:	46bd      	mov	sp, r7
  401302:	f85d 7b04 	ldr.w	r7, [sp], #4
  401306:	4770      	bx	lr

00401308 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  401308:	b480      	push	{r7}
  40130a:	b087      	sub	sp, #28
  40130c:	af00      	add	r7, sp, #0
  40130e:	60f8      	str	r0, [r7, #12]
  401310:	60b9      	str	r1, [r7, #8]
  401312:	607a      	str	r2, [r7, #4]
  401314:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  401316:	2300      	movs	r3, #0
  401318:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  40131a:	68bb      	ldr	r3, [r7, #8]
  40131c:	4a46      	ldr	r2, [pc, #280]	; (401438 <rtc_set_date+0x130>)
  40131e:	fba2 2303 	umull	r2, r3, r2, r3
  401322:	099b      	lsrs	r3, r3, #6
  401324:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  401326:	68bb      	ldr	r3, [r7, #8]
  401328:	4a44      	ldr	r2, [pc, #272]	; (40143c <rtc_set_date+0x134>)
  40132a:	fba2 2303 	umull	r2, r3, r2, r3
  40132e:	0959      	lsrs	r1, r3, #5
  401330:	4b43      	ldr	r3, [pc, #268]	; (401440 <rtc_set_date+0x138>)
  401332:	fba3 2301 	umull	r2, r3, r3, r1
  401336:	08da      	lsrs	r2, r3, #3
  401338:	4613      	mov	r3, r2
  40133a:	009b      	lsls	r3, r3, #2
  40133c:	4413      	add	r3, r2
  40133e:	005b      	lsls	r3, r3, #1
  401340:	1aca      	subs	r2, r1, r3
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  401342:	ea40 0302 	orr.w	r3, r0, r2
		uint32_t ul_day, uint32_t ul_week)
{
	uint32_t ul_date = 0;

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  401346:	697a      	ldr	r2, [r7, #20]
  401348:	4313      	orrs	r3, r2
  40134a:	617b      	str	r3, [r7, #20]
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40134c:	68bb      	ldr	r3, [r7, #8]
  40134e:	4a3c      	ldr	r2, [pc, #240]	; (401440 <rtc_set_date+0x138>)
  401350:	fba2 2303 	umull	r2, r3, r2, r3
  401354:	08d9      	lsrs	r1, r3, #3
  401356:	4b3a      	ldr	r3, [pc, #232]	; (401440 <rtc_set_date+0x138>)
  401358:	fba3 2301 	umull	r2, r3, r3, r1
  40135c:	08da      	lsrs	r2, r3, #3
  40135e:	4613      	mov	r3, r2
  401360:	009b      	lsls	r3, r3, #2
  401362:	4413      	add	r3, r2
  401364:	005b      	lsls	r3, r3, #1
  401366:	1aca      	subs	r2, r1, r3
  401368:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  40136a:	68b9      	ldr	r1, [r7, #8]
  40136c:	4b34      	ldr	r3, [pc, #208]	; (401440 <rtc_set_date+0x138>)
  40136e:	fba3 2301 	umull	r2, r3, r3, r1
  401372:	08da      	lsrs	r2, r3, #3
  401374:	4613      	mov	r3, r2
  401376:	009b      	lsls	r3, r3, #2
  401378:	4413      	add	r3, r2
  40137a:	005b      	lsls	r3, r3, #1
  40137c:	1aca      	subs	r2, r1, r3
  40137e:	0213      	lsls	r3, r2, #8
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  401380:	4303      	orrs	r3, r0
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  401382:	697a      	ldr	r2, [r7, #20]
  401384:	4313      	orrs	r3, r2
  401386:	617b      	str	r3, [r7, #20]
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  401388:	687b      	ldr	r3, [r7, #4]
  40138a:	4a2d      	ldr	r2, [pc, #180]	; (401440 <rtc_set_date+0x138>)
  40138c:	fba2 2303 	umull	r2, r3, r2, r3
  401390:	08db      	lsrs	r3, r3, #3
  401392:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  401394:	6879      	ldr	r1, [r7, #4]
  401396:	4b2a      	ldr	r3, [pc, #168]	; (401440 <rtc_set_date+0x138>)
  401398:	fba3 2301 	umull	r2, r3, r3, r1
  40139c:	08da      	lsrs	r2, r3, #3
  40139e:	4613      	mov	r3, r2
  4013a0:	009b      	lsls	r3, r3, #2
  4013a2:	4413      	add	r3, r2
  4013a4:	005b      	lsls	r3, r3, #1
  4013a6:	1aca      	subs	r2, r1, r3
  4013a8:	0413      	lsls	r3, r2, #16
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  4013aa:	4303      	orrs	r3, r0
  4013ac:	697a      	ldr	r2, [r7, #20]
  4013ae:	4313      	orrs	r3, r2
  4013b0:	617b      	str	r3, [r7, #20]
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  4013b2:	6a3b      	ldr	r3, [r7, #32]
  4013b4:	055b      	lsls	r3, r3, #21
  4013b6:	697a      	ldr	r2, [r7, #20]
  4013b8:	4313      	orrs	r3, r2
  4013ba:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4013bc:	683b      	ldr	r3, [r7, #0]
  4013be:	4a20      	ldr	r2, [pc, #128]	; (401440 <rtc_set_date+0x138>)
  4013c0:	fba2 2303 	umull	r2, r3, r2, r3
  4013c4:	08db      	lsrs	r3, r3, #3
  4013c6:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  4013c8:	6839      	ldr	r1, [r7, #0]
  4013ca:	4b1d      	ldr	r3, [pc, #116]	; (401440 <rtc_set_date+0x138>)
  4013cc:	fba3 2301 	umull	r2, r3, r3, r1
  4013d0:	08da      	lsrs	r2, r3, #3
  4013d2:	4613      	mov	r3, r2
  4013d4:	009b      	lsls	r3, r3, #2
  4013d6:	4413      	add	r3, r2
  4013d8:	005b      	lsls	r3, r3, #1
  4013da:	1aca      	subs	r2, r1, r3
  4013dc:	0613      	lsls	r3, r2, #24

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4013de:	4303      	orrs	r3, r0
  4013e0:	697a      	ldr	r2, [r7, #20]
  4013e2:	4313      	orrs	r3, r2
  4013e4:	617b      	str	r3, [r7, #20]
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);

	/* Update calendar register. Check the spec for the flow. */
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4013e6:	68fb      	ldr	r3, [r7, #12]
  4013e8:	681b      	ldr	r3, [r3, #0]
  4013ea:	f043 0202 	orr.w	r2, r3, #2
  4013ee:	68fb      	ldr	r3, [r7, #12]
  4013f0:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4013f2:	bf00      	nop
  4013f4:	68fb      	ldr	r3, [r7, #12]
  4013f6:	699b      	ldr	r3, [r3, #24]
  4013f8:	f003 0301 	and.w	r3, r3, #1
  4013fc:	2b00      	cmp	r3, #0
  4013fe:	d0f9      	beq.n	4013f4 <rtc_set_date+0xec>

	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  401400:	68fb      	ldr	r3, [r7, #12]
  401402:	2201      	movs	r2, #1
  401404:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  401406:	68fb      	ldr	r3, [r7, #12]
  401408:	697a      	ldr	r2, [r7, #20]
  40140a:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  40140c:	68fb      	ldr	r3, [r7, #12]
  40140e:	681b      	ldr	r3, [r3, #0]
  401410:	f023 0202 	bic.w	r2, r3, #2
  401414:	68fb      	ldr	r3, [r7, #12]
  401416:	601a      	str	r2, [r3, #0]
	/* Clear SECENV in SCCR */
	p_rtc->RTC_SCCR |= RTC_SCCR_SECCLR;
  401418:	68fb      	ldr	r3, [r7, #12]
  40141a:	69db      	ldr	r3, [r3, #28]
  40141c:	f043 0204 	orr.w	r2, r3, #4
  401420:	68fb      	ldr	r3, [r7, #12]
  401422:	61da      	str	r2, [r3, #28]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  401424:	68fb      	ldr	r3, [r7, #12]
  401426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  401428:	f003 0302 	and.w	r3, r3, #2
}
  40142c:	4618      	mov	r0, r3
  40142e:	371c      	adds	r7, #28
  401430:	46bd      	mov	sp, r7
  401432:	f85d 7b04 	ldr.w	r7, [sp], #4
  401436:	4770      	bx	lr
  401438:	10624dd3 	.word	0x10624dd3
  40143c:	51eb851f 	.word	0x51eb851f
  401440:	cccccccd 	.word	0xcccccccd

00401444 <rtc_set_date_alarm>:
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date_alarm(Rtc *p_rtc,
		uint32_t ul_month_flag, uint32_t ul_month,
		uint32_t ul_day_flag, uint32_t ul_day)
{
  401444:	b480      	push	{r7}
  401446:	b087      	sub	sp, #28
  401448:	af00      	add	r7, sp, #0
  40144a:	60f8      	str	r0, [r7, #12]
  40144c:	60b9      	str	r1, [r7, #8]
  40144e:	607a      	str	r2, [r7, #4]
  401450:	603b      	str	r3, [r7, #0]
	uint32_t ul_alarm = 0;
  401452:	2300      	movs	r3, #0
  401454:	617b      	str	r3, [r7, #20]

	/* Month alarm setting */
	if (ul_month_flag) {
  401456:	68bb      	ldr	r3, [r7, #8]
  401458:	2b00      	cmp	r3, #0
  40145a:	d014      	beq.n	401486 <rtc_set_date_alarm+0x42>
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40145c:	687b      	ldr	r3, [r7, #4]
  40145e:	4a24      	ldr	r2, [pc, #144]	; (4014f0 <rtc_set_date_alarm+0xac>)
  401460:	fba2 2303 	umull	r2, r3, r2, r3
  401464:	08db      	lsrs	r3, r3, #3
  401466:	0518      	lsls	r0, r3, #20
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  401468:	6879      	ldr	r1, [r7, #4]
  40146a:	4b21      	ldr	r3, [pc, #132]	; (4014f0 <rtc_set_date_alarm+0xac>)
  40146c:	fba3 2301 	umull	r2, r3, r3, r1
  401470:	08da      	lsrs	r2, r3, #3
  401472:	4613      	mov	r3, r2
  401474:	009b      	lsls	r3, r3, #2
  401476:	4413      	add	r3, r2
  401478:	005b      	lsls	r3, r3, #1
  40147a:	1aca      	subs	r2, r1, r3
  40147c:	0413      	lsls	r3, r2, #16
{
	uint32_t ul_alarm = 0;

	/* Month alarm setting */
	if (ul_month_flag) {
		ul_alarm |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  40147e:	4303      	orrs	r3, r0
  401480:	697a      	ldr	r2, [r7, #20]
  401482:	4313      	orrs	r3, r2
  401484:	617b      	str	r3, [r7, #20]
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
	}

	/* Day alarm setting */
	if (ul_day_flag) {
  401486:	683b      	ldr	r3, [r7, #0]
  401488:	2b00      	cmp	r3, #0
  40148a:	d014      	beq.n	4014b6 <rtc_set_date_alarm+0x72>
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40148c:	6a3b      	ldr	r3, [r7, #32]
  40148e:	4a18      	ldr	r2, [pc, #96]	; (4014f0 <rtc_set_date_alarm+0xac>)
  401490:	fba2 2303 	umull	r2, r3, r2, r3
  401494:	08db      	lsrs	r3, r3, #3
  401496:	0718      	lsls	r0, r3, #28
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  401498:	6a39      	ldr	r1, [r7, #32]
  40149a:	4b15      	ldr	r3, [pc, #84]	; (4014f0 <rtc_set_date_alarm+0xac>)
  40149c:	fba3 2301 	umull	r2, r3, r3, r1
  4014a0:	08da      	lsrs	r2, r3, #3
  4014a2:	4613      	mov	r3, r2
  4014a4:	009b      	lsls	r3, r3, #2
  4014a6:	4413      	add	r3, r2
  4014a8:	005b      	lsls	r3, r3, #1
  4014aa:	1aca      	subs	r2, r1, r3
  4014ac:	0613      	lsls	r3, r2, #24
				((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
	}

	/* Day alarm setting */
	if (ul_day_flag) {
		ul_alarm |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  4014ae:	4303      	orrs	r3, r0
  4014b0:	697a      	ldr	r2, [r7, #20]
  4014b2:	4313      	orrs	r3, r2
  4014b4:	617b      	str	r3, [r7, #20]
				((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
	}

	/* Set alarm */
	p_rtc->RTC_CALALR &= ~(RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4014b6:	68fb      	ldr	r3, [r7, #12]
  4014b8:	695b      	ldr	r3, [r3, #20]
  4014ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  4014be:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
  4014c2:	68fa      	ldr	r2, [r7, #12]
  4014c4:	6153      	str	r3, [r2, #20]
	p_rtc->RTC_CALALR = ul_alarm;
  4014c6:	68fb      	ldr	r3, [r7, #12]
  4014c8:	697a      	ldr	r2, [r7, #20]
  4014ca:	615a      	str	r2, [r3, #20]
	p_rtc->RTC_CALALR |= (RTC_CALALR_MTHEN | RTC_CALALR_DATEEN);
  4014cc:	68fb      	ldr	r3, [r7, #12]
  4014ce:	695b      	ldr	r3, [r3, #20]
  4014d0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4014d4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
  4014d8:	68fa      	ldr	r2, [r7, #12]
  4014da:	6153      	str	r3, [r2, #20]

	return (p_rtc->RTC_VER & RTC_VER_NVCALALR);
  4014dc:	68fb      	ldr	r3, [r7, #12]
  4014de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4014e0:	f003 0308 	and.w	r3, r3, #8
}
  4014e4:	4618      	mov	r0, r3
  4014e6:	371c      	adds	r7, #28
  4014e8:	46bd      	mov	sp, r7
  4014ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014ee:	4770      	bx	lr
  4014f0:	cccccccd 	.word	0xcccccccd

004014f4 <rtc_clear_time_alarm>:
 * \brief Clear the RTC time alarm setting.
 *
 * \param p_rtc Pointer to an RTC instance.
 */
void rtc_clear_time_alarm(Rtc *p_rtc)
{
  4014f4:	b480      	push	{r7}
  4014f6:	b083      	sub	sp, #12
  4014f8:	af00      	add	r7, sp, #0
  4014fa:	6078      	str	r0, [r7, #4]
	p_rtc->RTC_TIMALR = 0;
  4014fc:	687b      	ldr	r3, [r7, #4]
  4014fe:	2200      	movs	r2, #0
  401500:	611a      	str	r2, [r3, #16]
}
  401502:	370c      	adds	r7, #12
  401504:	46bd      	mov	sp, r7
  401506:	f85d 7b04 	ldr.w	r7, [sp], #4
  40150a:	4770      	bx	lr

0040150c <rtc_clear_date_alarm>:
 * \brief Clear the RTC date alarm setting.
 *
 * \param p_rtc Pointer to an RTC instance.
 */
void rtc_clear_date_alarm(Rtc *p_rtc)
{
  40150c:	b480      	push	{r7}
  40150e:	b083      	sub	sp, #12
  401510:	af00      	add	r7, sp, #0
  401512:	6078      	str	r0, [r7, #4]
	/* Need a valid value without enabling */
	p_rtc->RTC_CALALR = RTC_CALALR_MONTH(0x01) | RTC_CALALR_DATE(0x01);
  401514:	687b      	ldr	r3, [r7, #4]
  401516:	4a03      	ldr	r2, [pc, #12]	; (401524 <rtc_clear_date_alarm+0x18>)
  401518:	615a      	str	r2, [r3, #20]
}
  40151a:	370c      	adds	r7, #12
  40151c:	46bd      	mov	sp, r7
  40151e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401522:	4770      	bx	lr
  401524:	01010000 	.word	0x01010000

00401528 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  401528:	b480      	push	{r7}
  40152a:	b083      	sub	sp, #12
  40152c:	af00      	add	r7, sp, #0
  40152e:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  401530:	687b      	ldr	r3, [r7, #4]
  401532:	699b      	ldr	r3, [r3, #24]
}
  401534:	4618      	mov	r0, r3
  401536:	370c      	adds	r7, #12
  401538:	46bd      	mov	sp, r7
  40153a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40153e:	4770      	bx	lr

00401540 <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  401540:	b480      	push	{r7}
  401542:	b083      	sub	sp, #12
  401544:	af00      	add	r7, sp, #0
  401546:	6078      	str	r0, [r7, #4]
  401548:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  40154a:	687b      	ldr	r3, [r7, #4]
  40154c:	683a      	ldr	r2, [r7, #0]
  40154e:	61da      	str	r2, [r3, #28]
}
  401550:	370c      	adds	r7, #12
  401552:	46bd      	mov	sp, r7
  401554:	f85d 7b04 	ldr.w	r7, [sp], #4
  401558:	4770      	bx	lr
  40155a:	bf00      	nop

0040155c <rtc_set_waveform>:
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_channel Output channel selection.
 * \param ul_value Output source selection value.
 */
void rtc_set_waveform(Rtc *p_rtc, uint32_t ul_channel, uint32_t ul_value)
{
  40155c:	b480      	push	{r7}
  40155e:	b085      	sub	sp, #20
  401560:	af00      	add	r7, sp, #0
  401562:	60f8      	str	r0, [r7, #12]
  401564:	60b9      	str	r1, [r7, #8]
  401566:	607a      	str	r2, [r7, #4]
	if (ul_channel == 0) {
  401568:	68bb      	ldr	r3, [r7, #8]
  40156a:	2b00      	cmp	r3, #0
  40156c:	d17e      	bne.n	40166c <rtc_set_waveform+0x110>
		switch (ul_value) {
  40156e:	687b      	ldr	r3, [r7, #4]
  401570:	2b07      	cmp	r3, #7
  401572:	d879      	bhi.n	401668 <rtc_set_waveform+0x10c>
  401574:	a201      	add	r2, pc, #4	; (adr r2, 40157c <rtc_set_waveform+0x20>)
  401576:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40157a:	bf00      	nop
  40157c:	0040159d 	.word	0x0040159d
  401580:	004015b3 	.word	0x004015b3
  401584:	004015cd 	.word	0x004015cd
  401588:	004015e7 	.word	0x004015e7
  40158c:	00401601 	.word	0x00401601
  401590:	0040161b 	.word	0x0040161b
  401594:	00401635 	.word	0x00401635
  401598:	0040164f 	.word	0x0040164f
		case 0:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  40159c:	68fb      	ldr	r3, [r7, #12]
  40159e:	685b      	ldr	r3, [r3, #4]
  4015a0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  4015a4:	68fb      	ldr	r3, [r7, #12]
  4015a6:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_NO_WAVE;
  4015a8:	68fb      	ldr	r3, [r7, #12]
  4015aa:	685a      	ldr	r2, [r3, #4]
  4015ac:	68fb      	ldr	r3, [r7, #12]
  4015ae:	605a      	str	r2, [r3, #4]
			break;
  4015b0:	e05b      	b.n	40166a <rtc_set_waveform+0x10e>

		case 1:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  4015b2:	68fb      	ldr	r3, [r7, #12]
  4015b4:	685b      	ldr	r3, [r3, #4]
  4015b6:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  4015ba:	68fb      	ldr	r3, [r7, #12]
  4015bc:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_FREQ1HZ;
  4015be:	68fb      	ldr	r3, [r7, #12]
  4015c0:	685b      	ldr	r3, [r3, #4]
  4015c2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
  4015c6:	68fb      	ldr	r3, [r7, #12]
  4015c8:	605a      	str	r2, [r3, #4]
			break;
  4015ca:	e04e      	b.n	40166a <rtc_set_waveform+0x10e>

		case 2:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  4015cc:	68fb      	ldr	r3, [r7, #12]
  4015ce:	685b      	ldr	r3, [r3, #4]
  4015d0:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  4015d4:	68fb      	ldr	r3, [r7, #12]
  4015d6:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_FREQ32HZ;
  4015d8:	68fb      	ldr	r3, [r7, #12]
  4015da:	685b      	ldr	r3, [r3, #4]
  4015dc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
  4015e0:	68fb      	ldr	r3, [r7, #12]
  4015e2:	605a      	str	r2, [r3, #4]
			break;
  4015e4:	e041      	b.n	40166a <rtc_set_waveform+0x10e>

		case 3:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  4015e6:	68fb      	ldr	r3, [r7, #12]
  4015e8:	685b      	ldr	r3, [r3, #4]
  4015ea:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  4015ee:	68fb      	ldr	r3, [r7, #12]
  4015f0:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_FREQ64HZ;
  4015f2:	68fb      	ldr	r3, [r7, #12]
  4015f4:	685b      	ldr	r3, [r3, #4]
  4015f6:	f443 3240 	orr.w	r2, r3, #196608	; 0x30000
  4015fa:	68fb      	ldr	r3, [r7, #12]
  4015fc:	605a      	str	r2, [r3, #4]
			break;
  4015fe:	e034      	b.n	40166a <rtc_set_waveform+0x10e>

		case 4:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  401600:	68fb      	ldr	r3, [r7, #12]
  401602:	685b      	ldr	r3, [r3, #4]
  401604:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  401608:	68fb      	ldr	r3, [r7, #12]
  40160a:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_FREQ512HZ;
  40160c:	68fb      	ldr	r3, [r7, #12]
  40160e:	685b      	ldr	r3, [r3, #4]
  401610:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  401614:	68fb      	ldr	r3, [r7, #12]
  401616:	605a      	str	r2, [r3, #4]
			break;
  401618:	e027      	b.n	40166a <rtc_set_waveform+0x10e>

#if (!SAMG)
		case 5:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  40161a:	68fb      	ldr	r3, [r7, #12]
  40161c:	685b      	ldr	r3, [r3, #4]
  40161e:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  401622:	68fb      	ldr	r3, [r7, #12]
  401624:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_ALARM_TOGGLE;
  401626:	68fb      	ldr	r3, [r7, #12]
  401628:	685b      	ldr	r3, [r3, #4]
  40162a:	f443 22a0 	orr.w	r2, r3, #327680	; 0x50000
  40162e:	68fb      	ldr	r3, [r7, #12]
  401630:	605a      	str	r2, [r3, #4]
			break;
  401632:	e01a      	b.n	40166a <rtc_set_waveform+0x10e>
#endif

		case 6:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  401634:	68fb      	ldr	r3, [r7, #12]
  401636:	685b      	ldr	r3, [r3, #4]
  401638:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  40163c:	68fb      	ldr	r3, [r7, #12]
  40163e:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_ALARM_FLAG;
  401640:	68fb      	ldr	r3, [r7, #12]
  401642:	685b      	ldr	r3, [r3, #4]
  401644:	f443 22c0 	orr.w	r2, r3, #393216	; 0x60000
  401648:	68fb      	ldr	r3, [r7, #12]
  40164a:	605a      	str	r2, [r3, #4]
			break;
  40164c:	e00d      	b.n	40166a <rtc_set_waveform+0x10e>

#if (!SAMG)
		case 7:
			p_rtc->RTC_MR &= ~RTC_MR_OUT0_Msk;
  40164e:	68fb      	ldr	r3, [r7, #12]
  401650:	685b      	ldr	r3, [r3, #4]
  401652:	f423 22e0 	bic.w	r2, r3, #458752	; 0x70000
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT0_PROG_PULSE;
  40165a:	68fb      	ldr	r3, [r7, #12]
  40165c:	685b      	ldr	r3, [r3, #4]
  40165e:	f443 22e0 	orr.w	r2, r3, #458752	; 0x70000
  401662:	68fb      	ldr	r3, [r7, #12]
  401664:	605a      	str	r2, [r3, #4]
			break;
  401666:	e000      	b.n	40166a <rtc_set_waveform+0x10e>
#endif

		default:
			break;
  401668:	bf00      	nop
  40166a:	e07c      	b.n	401766 <rtc_set_waveform+0x20a>
		}
	} else {
	#if (!SAM4C && !SAM4CP && !SAM4CM)
		switch (ul_value) {
  40166c:	687b      	ldr	r3, [r7, #4]
  40166e:	2b07      	cmp	r3, #7
  401670:	d878      	bhi.n	401764 <rtc_set_waveform+0x208>
  401672:	a201      	add	r2, pc, #4	; (adr r2, 401678 <rtc_set_waveform+0x11c>)
  401674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401678:	00401699 	.word	0x00401699
  40167c:	004016af 	.word	0x004016af
  401680:	004016c9 	.word	0x004016c9
  401684:	004016e3 	.word	0x004016e3
  401688:	004016fd 	.word	0x004016fd
  40168c:	00401717 	.word	0x00401717
  401690:	00401731 	.word	0x00401731
  401694:	0040174b 	.word	0x0040174b
		case 0:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  401698:	68fb      	ldr	r3, [r7, #12]
  40169a:	685b      	ldr	r3, [r3, #4]
  40169c:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  4016a0:	68fb      	ldr	r3, [r7, #12]
  4016a2:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_NO_WAVE;
  4016a4:	68fb      	ldr	r3, [r7, #12]
  4016a6:	685a      	ldr	r2, [r3, #4]
  4016a8:	68fb      	ldr	r3, [r7, #12]
  4016aa:	605a      	str	r2, [r3, #4]
			break;
  4016ac:	e05b      	b.n	401766 <rtc_set_waveform+0x20a>

		case 1:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  4016ae:	68fb      	ldr	r3, [r7, #12]
  4016b0:	685b      	ldr	r3, [r3, #4]
  4016b2:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  4016b6:	68fb      	ldr	r3, [r7, #12]
  4016b8:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_FREQ1HZ;
  4016ba:	68fb      	ldr	r3, [r7, #12]
  4016bc:	685b      	ldr	r3, [r3, #4]
  4016be:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
  4016c2:	68fb      	ldr	r3, [r7, #12]
  4016c4:	605a      	str	r2, [r3, #4]
			break;
  4016c6:	e04e      	b.n	401766 <rtc_set_waveform+0x20a>

		case 2:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  4016c8:	68fb      	ldr	r3, [r7, #12]
  4016ca:	685b      	ldr	r3, [r3, #4]
  4016cc:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  4016d0:	68fb      	ldr	r3, [r7, #12]
  4016d2:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_FREQ32HZ;
  4016d4:	68fb      	ldr	r3, [r7, #12]
  4016d6:	685b      	ldr	r3, [r3, #4]
  4016d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
  4016dc:	68fb      	ldr	r3, [r7, #12]
  4016de:	605a      	str	r2, [r3, #4]
			break;
  4016e0:	e041      	b.n	401766 <rtc_set_waveform+0x20a>

		case 3:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  4016e2:	68fb      	ldr	r3, [r7, #12]
  4016e4:	685b      	ldr	r3, [r3, #4]
  4016e6:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  4016ea:	68fb      	ldr	r3, [r7, #12]
  4016ec:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_FREQ64HZ;
  4016ee:	68fb      	ldr	r3, [r7, #12]
  4016f0:	685b      	ldr	r3, [r3, #4]
  4016f2:	f443 1240 	orr.w	r2, r3, #3145728	; 0x300000
  4016f6:	68fb      	ldr	r3, [r7, #12]
  4016f8:	605a      	str	r2, [r3, #4]
			break;
  4016fa:	e034      	b.n	401766 <rtc_set_waveform+0x20a>

		case 4:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  4016fc:	68fb      	ldr	r3, [r7, #12]
  4016fe:	685b      	ldr	r3, [r3, #4]
  401700:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  401704:	68fb      	ldr	r3, [r7, #12]
  401706:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_FREQ512HZ;
  401708:	68fb      	ldr	r3, [r7, #12]
  40170a:	685b      	ldr	r3, [r3, #4]
  40170c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
  401710:	68fb      	ldr	r3, [r7, #12]
  401712:	605a      	str	r2, [r3, #4]
			break;
  401714:	e027      	b.n	401766 <rtc_set_waveform+0x20a>

#if (!SAMG)
		case 5:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  401716:	68fb      	ldr	r3, [r7, #12]
  401718:	685b      	ldr	r3, [r3, #4]
  40171a:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  40171e:	68fb      	ldr	r3, [r7, #12]
  401720:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_ALARM_TOGGLE;
  401722:	68fb      	ldr	r3, [r7, #12]
  401724:	685b      	ldr	r3, [r3, #4]
  401726:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
  40172a:	68fb      	ldr	r3, [r7, #12]
  40172c:	605a      	str	r2, [r3, #4]
			break;
  40172e:	e01a      	b.n	401766 <rtc_set_waveform+0x20a>
#endif

		case 6:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  401730:	68fb      	ldr	r3, [r7, #12]
  401732:	685b      	ldr	r3, [r3, #4]
  401734:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  401738:	68fb      	ldr	r3, [r7, #12]
  40173a:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_ALARM_FLAG;
  40173c:	68fb      	ldr	r3, [r7, #12]
  40173e:	685b      	ldr	r3, [r3, #4]
  401740:	f443 02c0 	orr.w	r2, r3, #6291456	; 0x600000
  401744:	68fb      	ldr	r3, [r7, #12]
  401746:	605a      	str	r2, [r3, #4]
			break;
  401748:	e00d      	b.n	401766 <rtc_set_waveform+0x20a>

#if (!SAMG)
		case 7:
			p_rtc->RTC_MR &= ~RTC_MR_OUT1_Msk;
  40174a:	68fb      	ldr	r3, [r7, #12]
  40174c:	685b      	ldr	r3, [r3, #4]
  40174e:	f423 02e0 	bic.w	r2, r3, #7340032	; 0x700000
  401752:	68fb      	ldr	r3, [r7, #12]
  401754:	605a      	str	r2, [r3, #4]
			p_rtc->RTC_MR |= RTC_MR_OUT1_PROG_PULSE;
  401756:	68fb      	ldr	r3, [r7, #12]
  401758:	685b      	ldr	r3, [r3, #4]
  40175a:	f443 02e0 	orr.w	r2, r3, #7340032	; 0x700000
  40175e:	68fb      	ldr	r3, [r7, #12]
  401760:	605a      	str	r2, [r3, #4]
			break;
  401762:	e000      	b.n	401766 <rtc_set_waveform+0x20a>
#endif

		default:
			break;
  401764:	bf00      	nop
		}
	#endif
	}
}
  401766:	3714      	adds	r7, #20
  401768:	46bd      	mov	sp, r7
  40176a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40176e:	4770      	bx	lr

00401770 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401770:	b480      	push	{r7}
  401772:	b085      	sub	sp, #20
  401774:	af00      	add	r7, sp, #0
  401776:	6078      	str	r0, [r7, #4]
  401778:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  40177a:	2300      	movs	r3, #0
  40177c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40177e:	687b      	ldr	r3, [r7, #4]
  401780:	22ac      	movs	r2, #172	; 0xac
  401782:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401784:	683b      	ldr	r3, [r7, #0]
  401786:	681a      	ldr	r2, [r3, #0]
  401788:	683b      	ldr	r3, [r7, #0]
  40178a:	685b      	ldr	r3, [r3, #4]
  40178c:	fbb2 f3f3 	udiv	r3, r2, r3
  401790:	091b      	lsrs	r3, r3, #4
  401792:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401794:	68fb      	ldr	r3, [r7, #12]
  401796:	2b00      	cmp	r3, #0
  401798:	d003      	beq.n	4017a2 <uart_init+0x32>
  40179a:	68fb      	ldr	r3, [r7, #12]
  40179c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  4017a0:	d301      	bcc.n	4017a6 <uart_init+0x36>
		return 1;
  4017a2:	2301      	movs	r3, #1
  4017a4:	e00f      	b.n	4017c6 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  4017a6:	687b      	ldr	r3, [r7, #4]
  4017a8:	68fa      	ldr	r2, [r7, #12]
  4017aa:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  4017ac:	683b      	ldr	r3, [r7, #0]
  4017ae:	689a      	ldr	r2, [r3, #8]
  4017b0:	687b      	ldr	r3, [r7, #4]
  4017b2:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  4017b4:	687b      	ldr	r3, [r7, #4]
  4017b6:	f240 2202 	movw	r2, #514	; 0x202
  4017ba:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  4017be:	687b      	ldr	r3, [r7, #4]
  4017c0:	2250      	movs	r2, #80	; 0x50
  4017c2:	601a      	str	r2, [r3, #0]

	return 0;
  4017c4:	2300      	movs	r3, #0
}
  4017c6:	4618      	mov	r0, r3
  4017c8:	3714      	adds	r7, #20
  4017ca:	46bd      	mov	sp, r7
  4017cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017d0:	4770      	bx	lr
  4017d2:	bf00      	nop

004017d4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  4017d4:	b480      	push	{r7}
  4017d6:	b083      	sub	sp, #12
  4017d8:	af00      	add	r7, sp, #0
  4017da:	6078      	str	r0, [r7, #4]
  4017dc:	460b      	mov	r3, r1
  4017de:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4017e0:	687b      	ldr	r3, [r7, #4]
  4017e2:	695b      	ldr	r3, [r3, #20]
  4017e4:	f003 0302 	and.w	r3, r3, #2
  4017e8:	2b00      	cmp	r3, #0
  4017ea:	d101      	bne.n	4017f0 <uart_write+0x1c>
		return 1;
  4017ec:	2301      	movs	r3, #1
  4017ee:	e003      	b.n	4017f8 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  4017f0:	78fa      	ldrb	r2, [r7, #3]
  4017f2:	687b      	ldr	r3, [r7, #4]
  4017f4:	61da      	str	r2, [r3, #28]
	return 0;
  4017f6:	2300      	movs	r3, #0
}
  4017f8:	4618      	mov	r0, r3
  4017fa:	370c      	adds	r7, #12
  4017fc:	46bd      	mov	sp, r7
  4017fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401802:	4770      	bx	lr

00401804 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401804:	b480      	push	{r7}
  401806:	b083      	sub	sp, #12
  401808:	af00      	add	r7, sp, #0
  40180a:	6078      	str	r0, [r7, #4]
  40180c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  40180e:	687b      	ldr	r3, [r7, #4]
  401810:	695b      	ldr	r3, [r3, #20]
  401812:	f003 0301 	and.w	r3, r3, #1
  401816:	2b00      	cmp	r3, #0
  401818:	d101      	bne.n	40181e <uart_read+0x1a>
		return 1;
  40181a:	2301      	movs	r3, #1
  40181c:	e005      	b.n	40182a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40181e:	687b      	ldr	r3, [r7, #4]
  401820:	699b      	ldr	r3, [r3, #24]
  401822:	b2da      	uxtb	r2, r3
  401824:	683b      	ldr	r3, [r7, #0]
  401826:	701a      	strb	r2, [r3, #0]
	return 0;
  401828:	2300      	movs	r3, #0
}
  40182a:	4618      	mov	r0, r3
  40182c:	370c      	adds	r7, #12
  40182e:	46bd      	mov	sp, r7
  401830:	f85d 7b04 	ldr.w	r7, [sp], #4
  401834:	4770      	bx	lr
  401836:	bf00      	nop

00401838 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401838:	b480      	push	{r7}
  40183a:	b089      	sub	sp, #36	; 0x24
  40183c:	af00      	add	r7, sp, #0
  40183e:	60f8      	str	r0, [r7, #12]
  401840:	60b9      	str	r1, [r7, #8]
  401842:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401844:	68bb      	ldr	r3, [r7, #8]
  401846:	011a      	lsls	r2, r3, #4
  401848:	687b      	ldr	r3, [r7, #4]
  40184a:	429a      	cmp	r2, r3
  40184c:	d802      	bhi.n	401854 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  40184e:	2310      	movs	r3, #16
  401850:	61fb      	str	r3, [r7, #28]
  401852:	e001      	b.n	401858 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401854:	2308      	movs	r3, #8
  401856:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401858:	687b      	ldr	r3, [r7, #4]
  40185a:	00da      	lsls	r2, r3, #3
  40185c:	69fb      	ldr	r3, [r7, #28]
  40185e:	68b9      	ldr	r1, [r7, #8]
  401860:	fb01 f303 	mul.w	r3, r1, r3
  401864:	085b      	lsrs	r3, r3, #1
  401866:	441a      	add	r2, r3
  401868:	69fb      	ldr	r3, [r7, #28]
  40186a:	68b9      	ldr	r1, [r7, #8]
  40186c:	fb01 f303 	mul.w	r3, r1, r3
  401870:	fbb2 f3f3 	udiv	r3, r2, r3
  401874:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401876:	69bb      	ldr	r3, [r7, #24]
  401878:	08db      	lsrs	r3, r3, #3
  40187a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  40187c:	69bb      	ldr	r3, [r7, #24]
  40187e:	f003 0307 	and.w	r3, r3, #7
  401882:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401884:	697b      	ldr	r3, [r7, #20]
  401886:	2b00      	cmp	r3, #0
  401888:	d003      	beq.n	401892 <usart_set_async_baudrate+0x5a>
  40188a:	697b      	ldr	r3, [r7, #20]
  40188c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401890:	d301      	bcc.n	401896 <usart_set_async_baudrate+0x5e>
		return 1;
  401892:	2301      	movs	r3, #1
  401894:	e00f      	b.n	4018b6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401896:	69fb      	ldr	r3, [r7, #28]
  401898:	2b08      	cmp	r3, #8
  40189a:	d105      	bne.n	4018a8 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  40189c:	68fb      	ldr	r3, [r7, #12]
  40189e:	685b      	ldr	r3, [r3, #4]
  4018a0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  4018a4:	68fb      	ldr	r3, [r7, #12]
  4018a6:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  4018a8:	693b      	ldr	r3, [r7, #16]
  4018aa:	041a      	lsls	r2, r3, #16
  4018ac:	697b      	ldr	r3, [r7, #20]
  4018ae:	431a      	orrs	r2, r3
  4018b0:	68fb      	ldr	r3, [r7, #12]
  4018b2:	621a      	str	r2, [r3, #32]

	return 0;
  4018b4:	2300      	movs	r3, #0
}
  4018b6:	4618      	mov	r0, r3
  4018b8:	3724      	adds	r7, #36	; 0x24
  4018ba:	46bd      	mov	sp, r7
  4018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018c0:	4770      	bx	lr
  4018c2:	bf00      	nop

004018c4 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  4018c4:	b580      	push	{r7, lr}
  4018c6:	b082      	sub	sp, #8
  4018c8:	af00      	add	r7, sp, #0
  4018ca:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  4018cc:	6878      	ldr	r0, [r7, #4]
  4018ce:	4b0e      	ldr	r3, [pc, #56]	; (401908 <usart_reset+0x44>)
  4018d0:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  4018d2:	687b      	ldr	r3, [r7, #4]
  4018d4:	2200      	movs	r2, #0
  4018d6:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  4018d8:	687b      	ldr	r3, [r7, #4]
  4018da:	2200      	movs	r2, #0
  4018dc:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  4018de:	687b      	ldr	r3, [r7, #4]
  4018e0:	2200      	movs	r2, #0
  4018e2:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  4018e4:	6878      	ldr	r0, [r7, #4]
  4018e6:	4b09      	ldr	r3, [pc, #36]	; (40190c <usart_reset+0x48>)
  4018e8:	4798      	blx	r3
	usart_reset_rx(p_usart);
  4018ea:	6878      	ldr	r0, [r7, #4]
  4018ec:	4b08      	ldr	r3, [pc, #32]	; (401910 <usart_reset+0x4c>)
  4018ee:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  4018f0:	6878      	ldr	r0, [r7, #4]
  4018f2:	4b08      	ldr	r3, [pc, #32]	; (401914 <usart_reset+0x50>)
  4018f4:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  4018f6:	6878      	ldr	r0, [r7, #4]
  4018f8:	4b07      	ldr	r3, [pc, #28]	; (401918 <usart_reset+0x54>)
  4018fa:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4018fc:	6878      	ldr	r0, [r7, #4]
  4018fe:	4b07      	ldr	r3, [pc, #28]	; (40191c <usart_reset+0x58>)
  401900:	4798      	blx	r3
#endif
}
  401902:	3708      	adds	r7, #8
  401904:	46bd      	mov	sp, r7
  401906:	bd80      	pop	{r7, pc}
  401908:	00401ac1 	.word	0x00401ac1
  40190c:	004019bd 	.word	0x004019bd
  401910:	004019ed 	.word	0x004019ed
  401914:	00401a05 	.word	0x00401a05
  401918:	00401a3d 	.word	0x00401a3d
  40191c:	00401a21 	.word	0x00401a21

00401920 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401920:	b580      	push	{r7, lr}
  401922:	b084      	sub	sp, #16
  401924:	af00      	add	r7, sp, #0
  401926:	60f8      	str	r0, [r7, #12]
  401928:	60b9      	str	r1, [r7, #8]
  40192a:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  40192c:	68f8      	ldr	r0, [r7, #12]
  40192e:	4b1a      	ldr	r3, [pc, #104]	; (401998 <usart_init_rs232+0x78>)
  401930:	4798      	blx	r3

	ul_reg_val = 0;
  401932:	4b1a      	ldr	r3, [pc, #104]	; (40199c <usart_init_rs232+0x7c>)
  401934:	2200      	movs	r2, #0
  401936:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  401938:	68bb      	ldr	r3, [r7, #8]
  40193a:	2b00      	cmp	r3, #0
  40193c:	d009      	beq.n	401952 <usart_init_rs232+0x32>
  40193e:	68bb      	ldr	r3, [r7, #8]
  401940:	681b      	ldr	r3, [r3, #0]
  401942:	68f8      	ldr	r0, [r7, #12]
  401944:	4619      	mov	r1, r3
  401946:	687a      	ldr	r2, [r7, #4]
  401948:	4b15      	ldr	r3, [pc, #84]	; (4019a0 <usart_init_rs232+0x80>)
  40194a:	4798      	blx	r3
  40194c:	4603      	mov	r3, r0
  40194e:	2b00      	cmp	r3, #0
  401950:	d001      	beq.n	401956 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401952:	2301      	movs	r3, #1
  401954:	e01b      	b.n	40198e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401956:	68bb      	ldr	r3, [r7, #8]
  401958:	685a      	ldr	r2, [r3, #4]
  40195a:	68bb      	ldr	r3, [r7, #8]
  40195c:	689b      	ldr	r3, [r3, #8]
  40195e:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401960:	68bb      	ldr	r3, [r7, #8]
  401962:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401964:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401966:	68bb      	ldr	r3, [r7, #8]
  401968:	68db      	ldr	r3, [r3, #12]
  40196a:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40196c:	4b0b      	ldr	r3, [pc, #44]	; (40199c <usart_init_rs232+0x7c>)
  40196e:	681b      	ldr	r3, [r3, #0]
  401970:	4313      	orrs	r3, r2
  401972:	4a0a      	ldr	r2, [pc, #40]	; (40199c <usart_init_rs232+0x7c>)
  401974:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  401976:	4b09      	ldr	r3, [pc, #36]	; (40199c <usart_init_rs232+0x7c>)
  401978:	681b      	ldr	r3, [r3, #0]
  40197a:	4a08      	ldr	r2, [pc, #32]	; (40199c <usart_init_rs232+0x7c>)
  40197c:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40197e:	68fb      	ldr	r3, [r7, #12]
  401980:	685a      	ldr	r2, [r3, #4]
  401982:	4b06      	ldr	r3, [pc, #24]	; (40199c <usart_init_rs232+0x7c>)
  401984:	681b      	ldr	r3, [r3, #0]
  401986:	431a      	orrs	r2, r3
  401988:	68fb      	ldr	r3, [r7, #12]
  40198a:	605a      	str	r2, [r3, #4]

	return 0;
  40198c:	2300      	movs	r3, #0
}
  40198e:	4618      	mov	r0, r3
  401990:	3710      	adds	r7, #16
  401992:	46bd      	mov	sp, r7
  401994:	bd80      	pop	{r7, pc}
  401996:	bf00      	nop
  401998:	004018c5 	.word	0x004018c5
  40199c:	2000096c 	.word	0x2000096c
  4019a0:	00401839 	.word	0x00401839

004019a4 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4019a4:	b480      	push	{r7}
  4019a6:	b083      	sub	sp, #12
  4019a8:	af00      	add	r7, sp, #0
  4019aa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4019ac:	687b      	ldr	r3, [r7, #4]
  4019ae:	2240      	movs	r2, #64	; 0x40
  4019b0:	601a      	str	r2, [r3, #0]
}
  4019b2:	370c      	adds	r7, #12
  4019b4:	46bd      	mov	sp, r7
  4019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ba:	4770      	bx	lr

004019bc <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4019bc:	b480      	push	{r7}
  4019be:	b083      	sub	sp, #12
  4019c0:	af00      	add	r7, sp, #0
  4019c2:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4019c4:	687b      	ldr	r3, [r7, #4]
  4019c6:	2288      	movs	r2, #136	; 0x88
  4019c8:	601a      	str	r2, [r3, #0]
}
  4019ca:	370c      	adds	r7, #12
  4019cc:	46bd      	mov	sp, r7
  4019ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019d2:	4770      	bx	lr

004019d4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4019d4:	b480      	push	{r7}
  4019d6:	b083      	sub	sp, #12
  4019d8:	af00      	add	r7, sp, #0
  4019da:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4019dc:	687b      	ldr	r3, [r7, #4]
  4019de:	2210      	movs	r2, #16
  4019e0:	601a      	str	r2, [r3, #0]
}
  4019e2:	370c      	adds	r7, #12
  4019e4:	46bd      	mov	sp, r7
  4019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ea:	4770      	bx	lr

004019ec <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4019ec:	b480      	push	{r7}
  4019ee:	b083      	sub	sp, #12
  4019f0:	af00      	add	r7, sp, #0
  4019f2:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4019f4:	687b      	ldr	r3, [r7, #4]
  4019f6:	2224      	movs	r2, #36	; 0x24
  4019f8:	601a      	str	r2, [r3, #0]
}
  4019fa:	370c      	adds	r7, #12
  4019fc:	46bd      	mov	sp, r7
  4019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a02:	4770      	bx	lr

00401a04 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401a04:	b480      	push	{r7}
  401a06:	b083      	sub	sp, #12
  401a08:	af00      	add	r7, sp, #0
  401a0a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401a0c:	687b      	ldr	r3, [r7, #4]
  401a0e:	f44f 7280 	mov.w	r2, #256	; 0x100
  401a12:	601a      	str	r2, [r3, #0]
}
  401a14:	370c      	adds	r7, #12
  401a16:	46bd      	mov	sp, r7
  401a18:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a1c:	4770      	bx	lr
  401a1e:	bf00      	nop

00401a20 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  401a20:	b480      	push	{r7}
  401a22:	b083      	sub	sp, #12
  401a24:	af00      	add	r7, sp, #0
  401a26:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  401a28:	687b      	ldr	r3, [r7, #4]
  401a2a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  401a2e:	601a      	str	r2, [r3, #0]
}
  401a30:	370c      	adds	r7, #12
  401a32:	46bd      	mov	sp, r7
  401a34:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a38:	4770      	bx	lr
  401a3a:	bf00      	nop

00401a3c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  401a3c:	b480      	push	{r7}
  401a3e:	b083      	sub	sp, #12
  401a40:	af00      	add	r7, sp, #0
  401a42:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401a44:	687b      	ldr	r3, [r7, #4]
  401a46:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401a4a:	601a      	str	r2, [r3, #0]
}
  401a4c:	370c      	adds	r7, #12
  401a4e:	46bd      	mov	sp, r7
  401a50:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a54:	4770      	bx	lr
  401a56:	bf00      	nop

00401a58 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401a58:	b480      	push	{r7}
  401a5a:	b083      	sub	sp, #12
  401a5c:	af00      	add	r7, sp, #0
  401a5e:	6078      	str	r0, [r7, #4]
  401a60:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401a62:	687b      	ldr	r3, [r7, #4]
  401a64:	695b      	ldr	r3, [r3, #20]
  401a66:	f003 0302 	and.w	r3, r3, #2
  401a6a:	2b00      	cmp	r3, #0
  401a6c:	d101      	bne.n	401a72 <usart_write+0x1a>
		return 1;
  401a6e:	2301      	movs	r3, #1
  401a70:	e005      	b.n	401a7e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401a72:	683b      	ldr	r3, [r7, #0]
  401a74:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401a78:	687b      	ldr	r3, [r7, #4]
  401a7a:	61da      	str	r2, [r3, #28]
	return 0;
  401a7c:	2300      	movs	r3, #0
}
  401a7e:	4618      	mov	r0, r3
  401a80:	370c      	adds	r7, #12
  401a82:	46bd      	mov	sp, r7
  401a84:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a88:	4770      	bx	lr
  401a8a:	bf00      	nop

00401a8c <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  401a8c:	b480      	push	{r7}
  401a8e:	b083      	sub	sp, #12
  401a90:	af00      	add	r7, sp, #0
  401a92:	6078      	str	r0, [r7, #4]
  401a94:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401a96:	687b      	ldr	r3, [r7, #4]
  401a98:	695b      	ldr	r3, [r3, #20]
  401a9a:	f003 0301 	and.w	r3, r3, #1
  401a9e:	2b00      	cmp	r3, #0
  401aa0:	d101      	bne.n	401aa6 <usart_read+0x1a>
		return 1;
  401aa2:	2301      	movs	r3, #1
  401aa4:	e006      	b.n	401ab4 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  401aa6:	687b      	ldr	r3, [r7, #4]
  401aa8:	699b      	ldr	r3, [r3, #24]
  401aaa:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401aae:	683b      	ldr	r3, [r7, #0]
  401ab0:	601a      	str	r2, [r3, #0]

	return 0;
  401ab2:	2300      	movs	r3, #0
}
  401ab4:	4618      	mov	r0, r3
  401ab6:	370c      	adds	r7, #12
  401ab8:	46bd      	mov	sp, r7
  401aba:	f85d 7b04 	ldr.w	r7, [sp], #4
  401abe:	4770      	bx	lr

00401ac0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401ac0:	b480      	push	{r7}
  401ac2:	b083      	sub	sp, #12
  401ac4:	af00      	add	r7, sp, #0
  401ac6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401ac8:	687b      	ldr	r3, [r7, #4]
  401aca:	4a04      	ldr	r2, [pc, #16]	; (401adc <usart_disable_writeprotect+0x1c>)
  401acc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401ad0:	370c      	adds	r7, #12
  401ad2:	46bd      	mov	sp, r7
  401ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ad8:	4770      	bx	lr
  401ada:	bf00      	nop
  401adc:	55534100 	.word	0x55534100

00401ae0 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401ae0:	b580      	push	{r7, lr}
  401ae2:	b084      	sub	sp, #16
  401ae4:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  401ae6:	4b27      	ldr	r3, [pc, #156]	; (401b84 <Reset_Handler+0xa4>)
  401ae8:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  401aea:	4b27      	ldr	r3, [pc, #156]	; (401b88 <Reset_Handler+0xa8>)
  401aec:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  401aee:	68fa      	ldr	r2, [r7, #12]
  401af0:	68bb      	ldr	r3, [r7, #8]
  401af2:	429a      	cmp	r2, r3
  401af4:	d90d      	bls.n	401b12 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  401af6:	e007      	b.n	401b08 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  401af8:	68bb      	ldr	r3, [r7, #8]
  401afa:	1d1a      	adds	r2, r3, #4
  401afc:	60ba      	str	r2, [r7, #8]
  401afe:	68fa      	ldr	r2, [r7, #12]
  401b00:	1d11      	adds	r1, r2, #4
  401b02:	60f9      	str	r1, [r7, #12]
  401b04:	6812      	ldr	r2, [r2, #0]
  401b06:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  401b08:	68bb      	ldr	r3, [r7, #8]
  401b0a:	4a20      	ldr	r2, [pc, #128]	; (401b8c <Reset_Handler+0xac>)
  401b0c:	4293      	cmp	r3, r2
  401b0e:	d3f3      	bcc.n	401af8 <Reset_Handler+0x18>
  401b10:	e020      	b.n	401b54 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  401b12:	68fa      	ldr	r2, [r7, #12]
  401b14:	68bb      	ldr	r3, [r7, #8]
  401b16:	429a      	cmp	r2, r3
  401b18:	d21c      	bcs.n	401b54 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401b1a:	4a1c      	ldr	r2, [pc, #112]	; (401b8c <Reset_Handler+0xac>)
  401b1c:	4b1a      	ldr	r3, [pc, #104]	; (401b88 <Reset_Handler+0xa8>)
  401b1e:	1ad3      	subs	r3, r2, r3
  401b20:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  401b22:	68fa      	ldr	r2, [r7, #12]
  401b24:	687b      	ldr	r3, [r7, #4]
  401b26:	4413      	add	r3, r2
  401b28:	3b04      	subs	r3, #4
  401b2a:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  401b2c:	68ba      	ldr	r2, [r7, #8]
  401b2e:	687b      	ldr	r3, [r7, #4]
  401b30:	4413      	add	r3, r2
  401b32:	3b04      	subs	r3, #4
  401b34:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  401b36:	e00a      	b.n	401b4e <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  401b38:	68bb      	ldr	r3, [r7, #8]
  401b3a:	1f1a      	subs	r2, r3, #4
  401b3c:	60ba      	str	r2, [r7, #8]
  401b3e:	68fa      	ldr	r2, [r7, #12]
  401b40:	1f11      	subs	r1, r2, #4
  401b42:	60f9      	str	r1, [r7, #12]
  401b44:	6812      	ldr	r2, [r2, #0]
  401b46:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  401b48:	687b      	ldr	r3, [r7, #4]
  401b4a:	3b04      	subs	r3, #4
  401b4c:	607b      	str	r3, [r7, #4]
  401b4e:	687b      	ldr	r3, [r7, #4]
  401b50:	2b00      	cmp	r3, #0
  401b52:	d1f1      	bne.n	401b38 <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  401b54:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401b56:	4b0e      	ldr	r3, [pc, #56]	; (401b90 <Reset_Handler+0xb0>)
  401b58:	60bb      	str	r3, [r7, #8]
  401b5a:	e004      	b.n	401b66 <Reset_Handler+0x86>
		*pDest++ = 0;
  401b5c:	68bb      	ldr	r3, [r7, #8]
  401b5e:	1d1a      	adds	r2, r3, #4
  401b60:	60ba      	str	r2, [r7, #8]
  401b62:	2200      	movs	r2, #0
  401b64:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  401b66:	68bb      	ldr	r3, [r7, #8]
  401b68:	4a0a      	ldr	r2, [pc, #40]	; (401b94 <Reset_Handler+0xb4>)
  401b6a:	4293      	cmp	r3, r2
  401b6c:	d3f6      	bcc.n	401b5c <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  401b6e:	4b0a      	ldr	r3, [pc, #40]	; (401b98 <Reset_Handler+0xb8>)
  401b70:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  401b72:	4a0a      	ldr	r2, [pc, #40]	; (401b9c <Reset_Handler+0xbc>)
  401b74:	68fb      	ldr	r3, [r7, #12]
  401b76:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  401b78:	4b09      	ldr	r3, [pc, #36]	; (401ba0 <Reset_Handler+0xc0>)
  401b7a:	4798      	blx	r3

	/* Branch to main function */
	main();
  401b7c:	4b09      	ldr	r3, [pc, #36]	; (401ba4 <Reset_Handler+0xc4>)
  401b7e:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401b80:	e7fe      	b.n	401b80 <Reset_Handler+0xa0>
  401b82:	bf00      	nop
  401b84:	0040d834 	.word	0x0040d834
  401b88:	20000000 	.word	0x20000000
  401b8c:	200008dc 	.word	0x200008dc
  401b90:	200008dc 	.word	0x200008dc
  401b94:	200009e4 	.word	0x200009e4
  401b98:	00400000 	.word	0x00400000
  401b9c:	e000ed00 	.word	0xe000ed00
  401ba0:	00402d51 	.word	0x00402d51
  401ba4:	004028f1 	.word	0x004028f1

00401ba8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401ba8:	b480      	push	{r7}
  401baa:	af00      	add	r7, sp, #0
	while (1) {
	}
  401bac:	e7fe      	b.n	401bac <Dummy_Handler+0x4>
  401bae:	bf00      	nop

00401bb0 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  401bb0:	b480      	push	{r7}
  401bb2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401bb4:	4b5d      	ldr	r3, [pc, #372]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401bb8:	f003 0303 	and.w	r3, r3, #3
  401bbc:	2b03      	cmp	r3, #3
  401bbe:	f200 8096 	bhi.w	401cee <SystemCoreClockUpdate+0x13e>
  401bc2:	a201      	add	r2, pc, #4	; (adr r2, 401bc8 <SystemCoreClockUpdate+0x18>)
  401bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401bc8:	00401bd9 	.word	0x00401bd9
  401bcc:	00401bf9 	.word	0x00401bf9
  401bd0:	00401c43 	.word	0x00401c43
  401bd4:	00401c43 	.word	0x00401c43
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401bd8:	4b55      	ldr	r3, [pc, #340]	; (401d30 <SystemCoreClockUpdate+0x180>)
  401bda:	695b      	ldr	r3, [r3, #20]
  401bdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401be0:	2b00      	cmp	r3, #0
  401be2:	d004      	beq.n	401bee <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401be4:	4b53      	ldr	r3, [pc, #332]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401be6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401bea:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  401bec:	e080      	b.n	401cf0 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401bee:	4b51      	ldr	r3, [pc, #324]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401bf0:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401bf4:	601a      	str	r2, [r3, #0]
			}
		break;
  401bf6:	e07b      	b.n	401cf0 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401bf8:	4b4c      	ldr	r3, [pc, #304]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401bfa:	6a1b      	ldr	r3, [r3, #32]
  401bfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c00:	2b00      	cmp	r3, #0
  401c02:	d003      	beq.n	401c0c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401c04:	4b4b      	ldr	r3, [pc, #300]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c06:	4a4c      	ldr	r2, [pc, #304]	; (401d38 <SystemCoreClockUpdate+0x188>)
  401c08:	601a      	str	r2, [r3, #0]
  401c0a:	e019      	b.n	401c40 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c0c:	4b49      	ldr	r3, [pc, #292]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c0e:	4a4b      	ldr	r2, [pc, #300]	; (401d3c <SystemCoreClockUpdate+0x18c>)
  401c10:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401c12:	4b46      	ldr	r3, [pc, #280]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401c14:	6a1b      	ldr	r3, [r3, #32]
  401c16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c1a:	2b10      	cmp	r3, #16
  401c1c:	d008      	beq.n	401c30 <SystemCoreClockUpdate+0x80>
  401c1e:	2b20      	cmp	r3, #32
  401c20:	d00a      	beq.n	401c38 <SystemCoreClockUpdate+0x88>
  401c22:	2b00      	cmp	r3, #0
  401c24:	d000      	beq.n	401c28 <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  401c26:	e00b      	b.n	401c40 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c28:	4b42      	ldr	r3, [pc, #264]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c2a:	4a44      	ldr	r2, [pc, #272]	; (401d3c <SystemCoreClockUpdate+0x18c>)
  401c2c:	601a      	str	r2, [r3, #0]
			break;
  401c2e:	e007      	b.n	401c40 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401c30:	4b40      	ldr	r3, [pc, #256]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c32:	4a43      	ldr	r2, [pc, #268]	; (401d40 <SystemCoreClockUpdate+0x190>)
  401c34:	601a      	str	r2, [r3, #0]
			break;
  401c36:	e003      	b.n	401c40 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401c38:	4b3e      	ldr	r3, [pc, #248]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c3a:	4a3f      	ldr	r2, [pc, #252]	; (401d38 <SystemCoreClockUpdate+0x188>)
  401c3c:	601a      	str	r2, [r3, #0]
			break;
  401c3e:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  401c40:	e056      	b.n	401cf0 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  401c42:	4b3a      	ldr	r3, [pc, #232]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401c44:	6a1b      	ldr	r3, [r3, #32]
  401c46:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401c4a:	2b00      	cmp	r3, #0
  401c4c:	d003      	beq.n	401c56 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401c4e:	4b39      	ldr	r3, [pc, #228]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c50:	4a39      	ldr	r2, [pc, #228]	; (401d38 <SystemCoreClockUpdate+0x188>)
  401c52:	601a      	str	r2, [r3, #0]
  401c54:	e019      	b.n	401c8a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c56:	4b37      	ldr	r3, [pc, #220]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c58:	4a38      	ldr	r2, [pc, #224]	; (401d3c <SystemCoreClockUpdate+0x18c>)
  401c5a:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  401c5c:	4b33      	ldr	r3, [pc, #204]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401c5e:	6a1b      	ldr	r3, [r3, #32]
  401c60:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401c64:	2b10      	cmp	r3, #16
  401c66:	d008      	beq.n	401c7a <SystemCoreClockUpdate+0xca>
  401c68:	2b20      	cmp	r3, #32
  401c6a:	d00a      	beq.n	401c82 <SystemCoreClockUpdate+0xd2>
  401c6c:	2b00      	cmp	r3, #0
  401c6e:	d000      	beq.n	401c72 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  401c70:	e00b      	b.n	401c8a <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401c72:	4b30      	ldr	r3, [pc, #192]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c74:	4a31      	ldr	r2, [pc, #196]	; (401d3c <SystemCoreClockUpdate+0x18c>)
  401c76:	601a      	str	r2, [r3, #0]
					break;
  401c78:	e007      	b.n	401c8a <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401c7a:	4b2e      	ldr	r3, [pc, #184]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c7c:	4a30      	ldr	r2, [pc, #192]	; (401d40 <SystemCoreClockUpdate+0x190>)
  401c7e:	601a      	str	r2, [r3, #0]
					break;
  401c80:	e003      	b.n	401c8a <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401c82:	4b2c      	ldr	r3, [pc, #176]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401c84:	4a2c      	ldr	r2, [pc, #176]	; (401d38 <SystemCoreClockUpdate+0x188>)
  401c86:	601a      	str	r2, [r3, #0]
					break;
  401c88:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  401c8a:	4b28      	ldr	r3, [pc, #160]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c8e:	f003 0303 	and.w	r3, r3, #3
  401c92:	2b02      	cmp	r3, #2
  401c94:	d115      	bne.n	401cc2 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401c96:	4b25      	ldr	r3, [pc, #148]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  401c9a:	4b2a      	ldr	r3, [pc, #168]	; (401d44 <SystemCoreClockUpdate+0x194>)
  401c9c:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  401c9e:	0c1b      	lsrs	r3, r3, #16
  401ca0:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401ca2:	4a24      	ldr	r2, [pc, #144]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401ca4:	6812      	ldr	r2, [r2, #0]
  401ca6:	fb02 f303 	mul.w	r3, r2, r3
  401caa:	4a22      	ldr	r2, [pc, #136]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cac:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401cae:	4b1f      	ldr	r3, [pc, #124]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401cb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  401cb2:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401cb4:	4a1f      	ldr	r2, [pc, #124]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cb6:	6812      	ldr	r2, [r2, #0]
  401cb8:	fbb2 f3f3 	udiv	r3, r2, r3
  401cbc:	4a1d      	ldr	r2, [pc, #116]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cbe:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401cc0:	e016      	b.n	401cf0 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401cc2:	4b1a      	ldr	r3, [pc, #104]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401cc4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  401cc6:	4b1f      	ldr	r3, [pc, #124]	; (401d44 <SystemCoreClockUpdate+0x194>)
  401cc8:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401cca:	0c1b      	lsrs	r3, r3, #16
  401ccc:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401cce:	4a19      	ldr	r2, [pc, #100]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cd0:	6812      	ldr	r2, [r2, #0]
  401cd2:	fb02 f303 	mul.w	r3, r2, r3
  401cd6:	4a17      	ldr	r2, [pc, #92]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cd8:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401cda:	4b14      	ldr	r3, [pc, #80]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  401cde:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401ce0:	4a14      	ldr	r2, [pc, #80]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401ce2:	6812      	ldr	r2, [r2, #0]
  401ce4:	fbb2 f3f3 	udiv	r3, r2, r3
  401ce8:	4a12      	ldr	r2, [pc, #72]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cea:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401cec:	e000      	b.n	401cf0 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  401cee:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401cf0:	4b0e      	ldr	r3, [pc, #56]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401cf4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401cf8:	2b70      	cmp	r3, #112	; 0x70
  401cfa:	d108      	bne.n	401d0e <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  401cfc:	4b0d      	ldr	r3, [pc, #52]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401cfe:	681b      	ldr	r3, [r3, #0]
  401d00:	4a11      	ldr	r2, [pc, #68]	; (401d48 <SystemCoreClockUpdate+0x198>)
  401d02:	fba2 2303 	umull	r2, r3, r2, r3
  401d06:	085b      	lsrs	r3, r3, #1
  401d08:	4a0a      	ldr	r2, [pc, #40]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401d0a:	6013      	str	r3, [r2, #0]
  401d0c:	e009      	b.n	401d22 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  401d0e:	4b07      	ldr	r3, [pc, #28]	; (401d2c <SystemCoreClockUpdate+0x17c>)
  401d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401d12:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401d16:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  401d18:	4b06      	ldr	r3, [pc, #24]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401d1a:	681b      	ldr	r3, [r3, #0]
  401d1c:	40d3      	lsrs	r3, r2
  401d1e:	4a05      	ldr	r2, [pc, #20]	; (401d34 <SystemCoreClockUpdate+0x184>)
  401d20:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  401d22:	46bd      	mov	sp, r7
  401d24:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d28:	4770      	bx	lr
  401d2a:	bf00      	nop
  401d2c:	400e0400 	.word	0x400e0400
  401d30:	400e1410 	.word	0x400e1410
  401d34:	20000000 	.word	0x20000000
  401d38:	00b71b00 	.word	0x00b71b00
  401d3c:	003d0900 	.word	0x003d0900
  401d40:	007a1200 	.word	0x007a1200
  401d44:	07ff0000 	.word	0x07ff0000
  401d48:	aaaaaaab 	.word	0xaaaaaaab

00401d4c <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  401d4c:	b480      	push	{r7}
  401d4e:	b083      	sub	sp, #12
  401d50:	af00      	add	r7, sp, #0
  401d52:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	4a18      	ldr	r2, [pc, #96]	; (401db8 <system_init_flash+0x6c>)
  401d58:	4293      	cmp	r3, r2
  401d5a:	d804      	bhi.n	401d66 <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401d5c:	4b17      	ldr	r3, [pc, #92]	; (401dbc <system_init_flash+0x70>)
  401d5e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401d62:	601a      	str	r2, [r3, #0]
  401d64:	e023      	b.n	401dae <system_init_flash+0x62>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401d66:	687b      	ldr	r3, [r7, #4]
  401d68:	4a15      	ldr	r2, [pc, #84]	; (401dc0 <system_init_flash+0x74>)
  401d6a:	4293      	cmp	r3, r2
  401d6c:	d803      	bhi.n	401d76 <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401d6e:	4b13      	ldr	r3, [pc, #76]	; (401dbc <system_init_flash+0x70>)
  401d70:	4a14      	ldr	r2, [pc, #80]	; (401dc4 <system_init_flash+0x78>)
  401d72:	601a      	str	r2, [r3, #0]
  401d74:	e01b      	b.n	401dae <system_init_flash+0x62>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401d76:	687b      	ldr	r3, [r7, #4]
  401d78:	4a13      	ldr	r2, [pc, #76]	; (401dc8 <system_init_flash+0x7c>)
  401d7a:	4293      	cmp	r3, r2
  401d7c:	d803      	bhi.n	401d86 <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401d7e:	4b0f      	ldr	r3, [pc, #60]	; (401dbc <system_init_flash+0x70>)
  401d80:	4a12      	ldr	r2, [pc, #72]	; (401dcc <system_init_flash+0x80>)
  401d82:	601a      	str	r2, [r3, #0]
  401d84:	e013      	b.n	401dae <system_init_flash+0x62>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  401d86:	687b      	ldr	r3, [r7, #4]
  401d88:	4a11      	ldr	r2, [pc, #68]	; (401dd0 <system_init_flash+0x84>)
  401d8a:	4293      	cmp	r3, r2
  401d8c:	d803      	bhi.n	401d96 <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401d8e:	4b0b      	ldr	r3, [pc, #44]	; (401dbc <system_init_flash+0x70>)
  401d90:	4a10      	ldr	r2, [pc, #64]	; (401dd4 <system_init_flash+0x88>)
  401d92:	601a      	str	r2, [r3, #0]
  401d94:	e00b      	b.n	401dae <system_init_flash+0x62>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401d96:	687b      	ldr	r3, [r7, #4]
  401d98:	4a0f      	ldr	r2, [pc, #60]	; (401dd8 <system_init_flash+0x8c>)
  401d9a:	4293      	cmp	r3, r2
  401d9c:	d804      	bhi.n	401da8 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401d9e:	4b07      	ldr	r3, [pc, #28]	; (401dbc <system_init_flash+0x70>)
  401da0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401da4:	601a      	str	r2, [r3, #0]
  401da6:	e002      	b.n	401dae <system_init_flash+0x62>
					} else {
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401da8:	4b04      	ldr	r3, [pc, #16]	; (401dbc <system_init_flash+0x70>)
  401daa:	4a0c      	ldr	r2, [pc, #48]	; (401ddc <system_init_flash+0x90>)
  401dac:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  401dae:	370c      	adds	r7, #12
  401db0:	46bd      	mov	sp, r7
  401db2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401db6:	4770      	bx	lr
  401db8:	01312cff 	.word	0x01312cff
  401dbc:	400e0a00 	.word	0x400e0a00
  401dc0:	026259ff 	.word	0x026259ff
  401dc4:	04000100 	.word	0x04000100
  401dc8:	039386ff 	.word	0x039386ff
  401dcc:	04000200 	.word	0x04000200
  401dd0:	04c4b3ff 	.word	0x04c4b3ff
  401dd4:	04000300 	.word	0x04000300
  401dd8:	05f5e0ff 	.word	0x05f5e0ff
  401ddc:	04000500 	.word	0x04000500

00401de0 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401de0:	b480      	push	{r7}
  401de2:	b085      	sub	sp, #20
  401de4:	af00      	add	r7, sp, #0
  401de6:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401de8:	4b10      	ldr	r3, [pc, #64]	; (401e2c <_sbrk+0x4c>)
  401dea:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  401dec:	4b10      	ldr	r3, [pc, #64]	; (401e30 <_sbrk+0x50>)
  401dee:	681b      	ldr	r3, [r3, #0]
  401df0:	2b00      	cmp	r3, #0
  401df2:	d102      	bne.n	401dfa <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401df4:	4b0e      	ldr	r3, [pc, #56]	; (401e30 <_sbrk+0x50>)
  401df6:	4a0f      	ldr	r2, [pc, #60]	; (401e34 <_sbrk+0x54>)
  401df8:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401dfa:	4b0d      	ldr	r3, [pc, #52]	; (401e30 <_sbrk+0x50>)
  401dfc:	681b      	ldr	r3, [r3, #0]
  401dfe:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401e00:	68ba      	ldr	r2, [r7, #8]
  401e02:	687b      	ldr	r3, [r7, #4]
  401e04:	441a      	add	r2, r3
  401e06:	68fb      	ldr	r3, [r7, #12]
  401e08:	429a      	cmp	r2, r3
  401e0a:	dd02      	ble.n	401e12 <_sbrk+0x32>
		return (caddr_t) -1;	
  401e0c:	f04f 33ff 	mov.w	r3, #4294967295
  401e10:	e006      	b.n	401e20 <_sbrk+0x40>
	}

	heap += incr;
  401e12:	4b07      	ldr	r3, [pc, #28]	; (401e30 <_sbrk+0x50>)
  401e14:	681a      	ldr	r2, [r3, #0]
  401e16:	687b      	ldr	r3, [r7, #4]
  401e18:	4413      	add	r3, r2
  401e1a:	4a05      	ldr	r2, [pc, #20]	; (401e30 <_sbrk+0x50>)
  401e1c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  401e1e:	68bb      	ldr	r3, [r7, #8]
}
  401e20:	4618      	mov	r0, r3
  401e22:	3714      	adds	r7, #20
  401e24:	46bd      	mov	sp, r7
  401e26:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e2a:	4770      	bx	lr
  401e2c:	2001fffc 	.word	0x2001fffc
  401e30:	20000970 	.word	0x20000970
  401e34:	200039e8 	.word	0x200039e8

00401e38 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401e38:	b480      	push	{r7}
  401e3a:	b083      	sub	sp, #12
  401e3c:	af00      	add	r7, sp, #0
  401e3e:	6078      	str	r0, [r7, #4]
	return -1;
  401e40:	f04f 33ff 	mov.w	r3, #4294967295
}
  401e44:	4618      	mov	r0, r3
  401e46:	370c      	adds	r7, #12
  401e48:	46bd      	mov	sp, r7
  401e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e4e:	4770      	bx	lr

00401e50 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401e50:	b480      	push	{r7}
  401e52:	b083      	sub	sp, #12
  401e54:	af00      	add	r7, sp, #0
  401e56:	6078      	str	r0, [r7, #4]
  401e58:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  401e5a:	683b      	ldr	r3, [r7, #0]
  401e5c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401e60:	605a      	str	r2, [r3, #4]

	return 0;
  401e62:	2300      	movs	r3, #0
}
  401e64:	4618      	mov	r0, r3
  401e66:	370c      	adds	r7, #12
  401e68:	46bd      	mov	sp, r7
  401e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e6e:	4770      	bx	lr

00401e70 <_isatty>:

extern int _isatty(int file)
{
  401e70:	b480      	push	{r7}
  401e72:	b083      	sub	sp, #12
  401e74:	af00      	add	r7, sp, #0
  401e76:	6078      	str	r0, [r7, #4]
	return 1;
  401e78:	2301      	movs	r3, #1
}
  401e7a:	4618      	mov	r0, r3
  401e7c:	370c      	adds	r7, #12
  401e7e:	46bd      	mov	sp, r7
  401e80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e84:	4770      	bx	lr
  401e86:	bf00      	nop

00401e88 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  401e88:	b480      	push	{r7}
  401e8a:	b085      	sub	sp, #20
  401e8c:	af00      	add	r7, sp, #0
  401e8e:	60f8      	str	r0, [r7, #12]
  401e90:	60b9      	str	r1, [r7, #8]
  401e92:	607a      	str	r2, [r7, #4]
	return 0;
  401e94:	2300      	movs	r3, #0
}
  401e96:	4618      	mov	r0, r3
  401e98:	3714      	adds	r7, #20
  401e9a:	46bd      	mov	sp, r7
  401e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ea0:	4770      	bx	lr
  401ea2:	bf00      	nop

00401ea4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401ea4:	b480      	push	{r7}
  401ea6:	b083      	sub	sp, #12
  401ea8:	af00      	add	r7, sp, #0
  401eaa:	4603      	mov	r3, r0
  401eac:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401eae:	4908      	ldr	r1, [pc, #32]	; (401ed0 <NVIC_EnableIRQ+0x2c>)
  401eb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401eb4:	095b      	lsrs	r3, r3, #5
  401eb6:	79fa      	ldrb	r2, [r7, #7]
  401eb8:	f002 021f 	and.w	r2, r2, #31
  401ebc:	2001      	movs	r0, #1
  401ebe:	fa00 f202 	lsl.w	r2, r0, r2
  401ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401ec6:	370c      	adds	r7, #12
  401ec8:	46bd      	mov	sp, r7
  401eca:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ece:	4770      	bx	lr
  401ed0:	e000e100 	.word	0xe000e100

00401ed4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  401ed4:	b480      	push	{r7}
  401ed6:	b083      	sub	sp, #12
  401ed8:	af00      	add	r7, sp, #0
  401eda:	4603      	mov	r3, r0
  401edc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  401ede:	4909      	ldr	r1, [pc, #36]	; (401f04 <NVIC_DisableIRQ+0x30>)
  401ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401ee4:	095b      	lsrs	r3, r3, #5
  401ee6:	79fa      	ldrb	r2, [r7, #7]
  401ee8:	f002 021f 	and.w	r2, r2, #31
  401eec:	2001      	movs	r0, #1
  401eee:	fa00 f202 	lsl.w	r2, r0, r2
  401ef2:	3320      	adds	r3, #32
  401ef4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401ef8:	370c      	adds	r7, #12
  401efa:	46bd      	mov	sp, r7
  401efc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f00:	4770      	bx	lr
  401f02:	bf00      	nop
  401f04:	e000e100 	.word	0xe000e100

00401f08 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  401f08:	b480      	push	{r7}
  401f0a:	b083      	sub	sp, #12
  401f0c:	af00      	add	r7, sp, #0
  401f0e:	4603      	mov	r3, r0
  401f10:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401f12:	4909      	ldr	r1, [pc, #36]	; (401f38 <NVIC_ClearPendingIRQ+0x30>)
  401f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401f18:	095b      	lsrs	r3, r3, #5
  401f1a:	79fa      	ldrb	r2, [r7, #7]
  401f1c:	f002 021f 	and.w	r2, r2, #31
  401f20:	2001      	movs	r0, #1
  401f22:	fa00 f202 	lsl.w	r2, r0, r2
  401f26:	3360      	adds	r3, #96	; 0x60
  401f28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401f2c:	370c      	adds	r7, #12
  401f2e:	46bd      	mov	sp, r7
  401f30:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f34:	4770      	bx	lr
  401f36:	bf00      	nop
  401f38:	e000e100 	.word	0xe000e100

00401f3c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401f3c:	b480      	push	{r7}
  401f3e:	b083      	sub	sp, #12
  401f40:	af00      	add	r7, sp, #0
  401f42:	4603      	mov	r3, r0
  401f44:	6039      	str	r1, [r7, #0]
  401f46:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401f4c:	2b00      	cmp	r3, #0
  401f4e:	da0b      	bge.n	401f68 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401f50:	490d      	ldr	r1, [pc, #52]	; (401f88 <NVIC_SetPriority+0x4c>)
  401f52:	79fb      	ldrb	r3, [r7, #7]
  401f54:	f003 030f 	and.w	r3, r3, #15
  401f58:	3b04      	subs	r3, #4
  401f5a:	683a      	ldr	r2, [r7, #0]
  401f5c:	b2d2      	uxtb	r2, r2
  401f5e:	0112      	lsls	r2, r2, #4
  401f60:	b2d2      	uxtb	r2, r2
  401f62:	440b      	add	r3, r1
  401f64:	761a      	strb	r2, [r3, #24]
  401f66:	e009      	b.n	401f7c <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401f68:	4908      	ldr	r1, [pc, #32]	; (401f8c <NVIC_SetPriority+0x50>)
  401f6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401f6e:	683a      	ldr	r2, [r7, #0]
  401f70:	b2d2      	uxtb	r2, r2
  401f72:	0112      	lsls	r2, r2, #4
  401f74:	b2d2      	uxtb	r2, r2
  401f76:	440b      	add	r3, r1
  401f78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401f7c:	370c      	adds	r7, #12
  401f7e:	46bd      	mov	sp, r7
  401f80:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f84:	4770      	bx	lr
  401f86:	bf00      	nop
  401f88:	e000ed00 	.word	0xe000ed00
  401f8c:	e000e100 	.word	0xe000e100

00401f90 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401f90:	b480      	push	{r7}
  401f92:	b083      	sub	sp, #12
  401f94:	af00      	add	r7, sp, #0
  401f96:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401f98:	687b      	ldr	r3, [r7, #4]
  401f9a:	2b07      	cmp	r3, #7
  401f9c:	d825      	bhi.n	401fea <osc_get_rate+0x5a>
  401f9e:	a201      	add	r2, pc, #4	; (adr r2, 401fa4 <osc_get_rate+0x14>)
  401fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401fa4:	00401fc5 	.word	0x00401fc5
  401fa8:	00401fcb 	.word	0x00401fcb
  401fac:	00401fd1 	.word	0x00401fd1
  401fb0:	00401fd7 	.word	0x00401fd7
  401fb4:	00401fdb 	.word	0x00401fdb
  401fb8:	00401fdf 	.word	0x00401fdf
  401fbc:	00401fe3 	.word	0x00401fe3
  401fc0:	00401fe7 	.word	0x00401fe7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401fc4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401fc8:	e010      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401fca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401fce:	e00d      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401fd0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401fd4:	e00a      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  401fd6:	4b08      	ldr	r3, [pc, #32]	; (401ff8 <osc_get_rate+0x68>)
  401fd8:	e008      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401fda:	4b08      	ldr	r3, [pc, #32]	; (401ffc <osc_get_rate+0x6c>)
  401fdc:	e006      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401fde:	4b08      	ldr	r3, [pc, #32]	; (402000 <osc_get_rate+0x70>)
  401fe0:	e004      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401fe2:	4b07      	ldr	r3, [pc, #28]	; (402000 <osc_get_rate+0x70>)
  401fe4:	e002      	b.n	401fec <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  401fe6:	4b06      	ldr	r3, [pc, #24]	; (402000 <osc_get_rate+0x70>)
  401fe8:	e000      	b.n	401fec <osc_get_rate+0x5c>
	}

	return 0;
  401fea:	2300      	movs	r3, #0
}
  401fec:	4618      	mov	r0, r3
  401fee:	370c      	adds	r7, #12
  401ff0:	46bd      	mov	sp, r7
  401ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ff6:	4770      	bx	lr
  401ff8:	003d0900 	.word	0x003d0900
  401ffc:	007a1200 	.word	0x007a1200
  402000:	00b71b00 	.word	0x00b71b00

00402004 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402004:	b580      	push	{r7, lr}
  402006:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402008:	2006      	movs	r0, #6
  40200a:	4b04      	ldr	r3, [pc, #16]	; (40201c <sysclk_get_main_hz+0x18>)
  40200c:	4798      	blx	r3
  40200e:	4602      	mov	r2, r0
  402010:	4613      	mov	r3, r2
  402012:	009b      	lsls	r3, r3, #2
  402014:	4413      	add	r3, r2
  402016:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402018:	4618      	mov	r0, r3
  40201a:	bd80      	pop	{r7, pc}
  40201c:	00401f91 	.word	0x00401f91

00402020 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402020:	b580      	push	{r7, lr}
  402022:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402024:	4b02      	ldr	r3, [pc, #8]	; (402030 <sysclk_get_peripheral_hz+0x10>)
  402026:	4798      	blx	r3
  402028:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
  40202a:	085b      	lsrs	r3, r3, #1
}
  40202c:	4618      	mov	r0, r3
  40202e:	bd80      	pop	{r7, pc}
  402030:	00402005 	.word	0x00402005

00402034 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402034:	b580      	push	{r7, lr}
  402036:	b082      	sub	sp, #8
  402038:	af00      	add	r7, sp, #0
  40203a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40203c:	6878      	ldr	r0, [r7, #4]
  40203e:	4b02      	ldr	r3, [pc, #8]	; (402048 <sysclk_enable_peripheral_clock+0x14>)
  402040:	4798      	blx	r3
}
  402042:	3708      	adds	r7, #8
  402044:	46bd      	mov	sp, r7
  402046:	bd80      	pop	{r7, pc}
  402048:	00400e65 	.word	0x00400e65

0040204c <_ZL17usart_serial_initP5UsartP18uart_rs232_options>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  40204c:	b580      	push	{r7, lr}
  40204e:	b08c      	sub	sp, #48	; 0x30
  402050:	af00      	add	r7, sp, #0
  402052:	6078      	str	r0, [r7, #4]
  402054:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  402056:	4b30      	ldr	r3, [pc, #192]	; (402118 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xcc>)
  402058:	4798      	blx	r3
  40205a:	4603      	mov	r3, r0
  40205c:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  40205e:	683b      	ldr	r3, [r7, #0]
  402060:	681b      	ldr	r3, [r3, #0]
  402062:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402064:	683b      	ldr	r3, [r7, #0]
  402066:	689b      	ldr	r3, [r3, #8]
  402068:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40206a:	683b      	ldr	r3, [r7, #0]
  40206c:	681b      	ldr	r3, [r3, #0]
  40206e:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402070:	683b      	ldr	r3, [r7, #0]
  402072:	685b      	ldr	r3, [r3, #4]
  402074:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  402076:	683b      	ldr	r3, [r7, #0]
  402078:	689b      	ldr	r3, [r3, #8]
  40207a:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  40207c:	683b      	ldr	r3, [r7, #0]
  40207e:	68db      	ldr	r3, [r3, #12]
  402080:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402082:	2300      	movs	r3, #0
  402084:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  402086:	687b      	ldr	r3, [r7, #4]
  402088:	4a24      	ldr	r2, [pc, #144]	; (40211c <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd0>)
  40208a:	4293      	cmp	r3, r2
  40208c:	d108      	bne.n	4020a0 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  40208e:	2008      	movs	r0, #8
  402090:	4b23      	ldr	r3, [pc, #140]	; (402120 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd4>)
  402092:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  402094:	f107 0324 	add.w	r3, r7, #36	; 0x24
  402098:	6878      	ldr	r0, [r7, #4]
  40209a:	4619      	mov	r1, r3
  40209c:	4b21      	ldr	r3, [pc, #132]	; (402124 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd8>)
  40209e:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4020a0:	687b      	ldr	r3, [r7, #4]
  4020a2:	4a21      	ldr	r2, [pc, #132]	; (402128 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xdc>)
  4020a4:	4293      	cmp	r3, r2
  4020a6:	d108      	bne.n	4020ba <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4020a8:	2009      	movs	r0, #9
  4020aa:	4b1d      	ldr	r3, [pc, #116]	; (402120 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd4>)
  4020ac:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4020ae:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4020b2:	6878      	ldr	r0, [r7, #4]
  4020b4:	4619      	mov	r1, r3
  4020b6:	4b1b      	ldr	r3, [pc, #108]	; (402124 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd8>)
  4020b8:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4020ba:	687b      	ldr	r3, [r7, #4]
  4020bc:	4a1b      	ldr	r2, [pc, #108]	; (40212c <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xe0>)
  4020be:	4293      	cmp	r3, r2
  4020c0:	d111      	bne.n	4020e6 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0x9a>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4020c2:	200e      	movs	r0, #14
  4020c4:	4b16      	ldr	r3, [pc, #88]	; (402120 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd4>)
  4020c6:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_hz());
  4020c8:	4b13      	ldr	r3, [pc, #76]	; (402118 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xcc>)
  4020ca:	4798      	blx	r3
  4020cc:	4602      	mov	r2, r0
  4020ce:	f107 030c 	add.w	r3, r7, #12
  4020d2:	6878      	ldr	r0, [r7, #4]
  4020d4:	4619      	mov	r1, r3
  4020d6:	4b16      	ldr	r3, [pc, #88]	; (402130 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xe4>)
  4020d8:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  4020da:	6878      	ldr	r0, [r7, #4]
  4020dc:	4b15      	ldr	r3, [pc, #84]	; (402134 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xe8>)
  4020de:	4798      	blx	r3
		usart_enable_rx(p_usart);
  4020e0:	6878      	ldr	r0, [r7, #4]
  4020e2:	4b15      	ldr	r3, [pc, #84]	; (402138 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xec>)
  4020e4:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4020e6:	687b      	ldr	r3, [r7, #4]
  4020e8:	4a14      	ldr	r2, [pc, #80]	; (40213c <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xf0>)
  4020ea:	4293      	cmp	r3, r2
  4020ec:	d111      	bne.n	402112 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xc6>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  4020ee:	200f      	movs	r0, #15
  4020f0:	4b0b      	ldr	r3, [pc, #44]	; (402120 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xd4>)
  4020f2:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_hz());
  4020f4:	4b08      	ldr	r3, [pc, #32]	; (402118 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xcc>)
  4020f6:	4798      	blx	r3
  4020f8:	4602      	mov	r2, r0
  4020fa:	f107 030c 	add.w	r3, r7, #12
  4020fe:	6878      	ldr	r0, [r7, #4]
  402100:	4619      	mov	r1, r3
  402102:	4b0b      	ldr	r3, [pc, #44]	; (402130 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xe4>)
  402104:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  402106:	6878      	ldr	r0, [r7, #4]
  402108:	4b0a      	ldr	r3, [pc, #40]	; (402134 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xe8>)
  40210a:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40210c:	6878      	ldr	r0, [r7, #4]
  40210e:	4b0a      	ldr	r3, [pc, #40]	; (402138 <_ZL17usart_serial_initP5UsartP18uart_rs232_options+0xec>)
  402110:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  402112:	3730      	adds	r7, #48	; 0x30
  402114:	46bd      	mov	sp, r7
  402116:	bd80      	pop	{r7, pc}
  402118:	00402021 	.word	0x00402021
  40211c:	400e0600 	.word	0x400e0600
  402120:	00402035 	.word	0x00402035
  402124:	00401771 	.word	0x00401771
  402128:	400e0800 	.word	0x400e0800
  40212c:	40024000 	.word	0x40024000
  402130:	00401921 	.word	0x00401921
  402134:	004019a5 	.word	0x004019a5
  402138:	004019d5 	.word	0x004019d5
  40213c:	40028000 	.word	0x40028000

00402140 <_ZL20usart_serial_putcharP5Usarth>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  402140:	b580      	push	{r7, lr}
  402142:	b082      	sub	sp, #8
  402144:	af00      	add	r7, sp, #0
  402146:	6078      	str	r0, [r7, #4]
  402148:	460b      	mov	r3, r1
  40214a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40214c:	687b      	ldr	r3, [r7, #4]
  40214e:	4a2a      	ldr	r2, [pc, #168]	; (4021f8 <_ZL20usart_serial_putcharP5Usarth+0xb8>)
  402150:	4293      	cmp	r3, r2
  402152:	d10f      	bne.n	402174 <_ZL20usart_serial_putcharP5Usarth+0x34>
		while (uart_write((Uart*)p_usart, c)!=0);
  402154:	bf00      	nop
  402156:	78fb      	ldrb	r3, [r7, #3]
  402158:	6878      	ldr	r0, [r7, #4]
  40215a:	4619      	mov	r1, r3
  40215c:	4b27      	ldr	r3, [pc, #156]	; (4021fc <_ZL20usart_serial_putcharP5Usarth+0xbc>)
  40215e:	4798      	blx	r3
  402160:	4603      	mov	r3, r0
  402162:	2b00      	cmp	r3, #0
  402164:	bf14      	ite	ne
  402166:	2301      	movne	r3, #1
  402168:	2300      	moveq	r3, #0
  40216a:	b2db      	uxtb	r3, r3
  40216c:	2b00      	cmp	r3, #0
  40216e:	d1f2      	bne.n	402156 <_ZL20usart_serial_putcharP5Usarth+0x16>
		return 1;
  402170:	2301      	movs	r3, #1
  402172:	e03c      	b.n	4021ee <_ZL20usart_serial_putcharP5Usarth+0xae>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402174:	687b      	ldr	r3, [r7, #4]
  402176:	4a22      	ldr	r2, [pc, #136]	; (402200 <_ZL20usart_serial_putcharP5Usarth+0xc0>)
  402178:	4293      	cmp	r3, r2
  40217a:	d10f      	bne.n	40219c <_ZL20usart_serial_putcharP5Usarth+0x5c>
		while (uart_write((Uart*)p_usart, c)!=0);
  40217c:	bf00      	nop
  40217e:	78fb      	ldrb	r3, [r7, #3]
  402180:	6878      	ldr	r0, [r7, #4]
  402182:	4619      	mov	r1, r3
  402184:	4b1d      	ldr	r3, [pc, #116]	; (4021fc <_ZL20usart_serial_putcharP5Usarth+0xbc>)
  402186:	4798      	blx	r3
  402188:	4603      	mov	r3, r0
  40218a:	2b00      	cmp	r3, #0
  40218c:	bf14      	ite	ne
  40218e:	2301      	movne	r3, #1
  402190:	2300      	moveq	r3, #0
  402192:	b2db      	uxtb	r3, r3
  402194:	2b00      	cmp	r3, #0
  402196:	d1f2      	bne.n	40217e <_ZL20usart_serial_putcharP5Usarth+0x3e>
		return 1;
  402198:	2301      	movs	r3, #1
  40219a:	e028      	b.n	4021ee <_ZL20usart_serial_putcharP5Usarth+0xae>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40219c:	687b      	ldr	r3, [r7, #4]
  40219e:	4a19      	ldr	r2, [pc, #100]	; (402204 <_ZL20usart_serial_putcharP5Usarth+0xc4>)
  4021a0:	4293      	cmp	r3, r2
  4021a2:	d10f      	bne.n	4021c4 <_ZL20usart_serial_putcharP5Usarth+0x84>
		while (usart_write(p_usart, c)!=0);
  4021a4:	bf00      	nop
  4021a6:	78fb      	ldrb	r3, [r7, #3]
  4021a8:	6878      	ldr	r0, [r7, #4]
  4021aa:	4619      	mov	r1, r3
  4021ac:	4b16      	ldr	r3, [pc, #88]	; (402208 <_ZL20usart_serial_putcharP5Usarth+0xc8>)
  4021ae:	4798      	blx	r3
  4021b0:	4603      	mov	r3, r0
  4021b2:	2b00      	cmp	r3, #0
  4021b4:	bf14      	ite	ne
  4021b6:	2301      	movne	r3, #1
  4021b8:	2300      	moveq	r3, #0
  4021ba:	b2db      	uxtb	r3, r3
  4021bc:	2b00      	cmp	r3, #0
  4021be:	d1f2      	bne.n	4021a6 <_ZL20usart_serial_putcharP5Usarth+0x66>
		return 1;
  4021c0:	2301      	movs	r3, #1
  4021c2:	e014      	b.n	4021ee <_ZL20usart_serial_putcharP5Usarth+0xae>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4021c4:	687b      	ldr	r3, [r7, #4]
  4021c6:	4a11      	ldr	r2, [pc, #68]	; (40220c <_ZL20usart_serial_putcharP5Usarth+0xcc>)
  4021c8:	4293      	cmp	r3, r2
  4021ca:	d10f      	bne.n	4021ec <_ZL20usart_serial_putcharP5Usarth+0xac>
		while (usart_write(p_usart, c)!=0);
  4021cc:	bf00      	nop
  4021ce:	78fb      	ldrb	r3, [r7, #3]
  4021d0:	6878      	ldr	r0, [r7, #4]
  4021d2:	4619      	mov	r1, r3
  4021d4:	4b0c      	ldr	r3, [pc, #48]	; (402208 <_ZL20usart_serial_putcharP5Usarth+0xc8>)
  4021d6:	4798      	blx	r3
  4021d8:	4603      	mov	r3, r0
  4021da:	2b00      	cmp	r3, #0
  4021dc:	bf14      	ite	ne
  4021de:	2301      	movne	r3, #1
  4021e0:	2300      	moveq	r3, #0
  4021e2:	b2db      	uxtb	r3, r3
  4021e4:	2b00      	cmp	r3, #0
  4021e6:	d1f2      	bne.n	4021ce <_ZL20usart_serial_putcharP5Usarth+0x8e>
		return 1;
  4021e8:	2301      	movs	r3, #1
  4021ea:	e000      	b.n	4021ee <_ZL20usart_serial_putcharP5Usarth+0xae>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4021ec:	2300      	movs	r3, #0
}
  4021ee:	4618      	mov	r0, r3
  4021f0:	3708      	adds	r7, #8
  4021f2:	46bd      	mov	sp, r7
  4021f4:	bd80      	pop	{r7, pc}
  4021f6:	bf00      	nop
  4021f8:	400e0600 	.word	0x400e0600
  4021fc:	004017d5 	.word	0x004017d5
  402200:	400e0800 	.word	0x400e0800
  402204:	40024000 	.word	0x40024000
  402208:	00401a59 	.word	0x00401a59
  40220c:	40028000 	.word	0x40028000

00402210 <_ZL20usart_serial_getcharP5UsartPh>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  402210:	b580      	push	{r7, lr}
  402212:	b084      	sub	sp, #16
  402214:	af00      	add	r7, sp, #0
  402216:	6078      	str	r0, [r7, #4]
  402218:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  40221a:	2300      	movs	r3, #0
  40221c:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40221e:	687b      	ldr	r3, [r7, #4]
  402220:	4a28      	ldr	r2, [pc, #160]	; (4022c4 <_ZL20usart_serial_getcharP5UsartPh+0xb4>)
  402222:	4293      	cmp	r3, r2
  402224:	d10c      	bne.n	402240 <_ZL20usart_serial_getcharP5UsartPh+0x30>
		while (uart_read((Uart*)p_usart, data));
  402226:	bf00      	nop
  402228:	6878      	ldr	r0, [r7, #4]
  40222a:	6839      	ldr	r1, [r7, #0]
  40222c:	4b26      	ldr	r3, [pc, #152]	; (4022c8 <_ZL20usart_serial_getcharP5UsartPh+0xb8>)
  40222e:	4798      	blx	r3
  402230:	4603      	mov	r3, r0
  402232:	2b00      	cmp	r3, #0
  402234:	bf14      	ite	ne
  402236:	2301      	movne	r3, #1
  402238:	2300      	moveq	r3, #0
  40223a:	b2db      	uxtb	r3, r3
  40223c:	2b00      	cmp	r3, #0
  40223e:	d1f3      	bne.n	402228 <_ZL20usart_serial_getcharP5UsartPh+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  402240:	687b      	ldr	r3, [r7, #4]
  402242:	4a22      	ldr	r2, [pc, #136]	; (4022cc <_ZL20usart_serial_getcharP5UsartPh+0xbc>)
  402244:	4293      	cmp	r3, r2
  402246:	d10c      	bne.n	402262 <_ZL20usart_serial_getcharP5UsartPh+0x52>
		while (uart_read((Uart*)p_usart, data));
  402248:	bf00      	nop
  40224a:	6878      	ldr	r0, [r7, #4]
  40224c:	6839      	ldr	r1, [r7, #0]
  40224e:	4b1e      	ldr	r3, [pc, #120]	; (4022c8 <_ZL20usart_serial_getcharP5UsartPh+0xb8>)
  402250:	4798      	blx	r3
  402252:	4603      	mov	r3, r0
  402254:	2b00      	cmp	r3, #0
  402256:	bf14      	ite	ne
  402258:	2301      	movne	r3, #1
  40225a:	2300      	moveq	r3, #0
  40225c:	b2db      	uxtb	r3, r3
  40225e:	2b00      	cmp	r3, #0
  402260:	d1f3      	bne.n	40224a <_ZL20usart_serial_getcharP5UsartPh+0x3a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  402262:	687b      	ldr	r3, [r7, #4]
  402264:	4a1a      	ldr	r2, [pc, #104]	; (4022d0 <_ZL20usart_serial_getcharP5UsartPh+0xc0>)
  402266:	4293      	cmp	r3, r2
  402268:	d112      	bne.n	402290 <_ZL20usart_serial_getcharP5UsartPh+0x80>
		while (usart_read(p_usart, &val));
  40226a:	bf00      	nop
  40226c:	f107 030c 	add.w	r3, r7, #12
  402270:	6878      	ldr	r0, [r7, #4]
  402272:	4619      	mov	r1, r3
  402274:	4b17      	ldr	r3, [pc, #92]	; (4022d4 <_ZL20usart_serial_getcharP5UsartPh+0xc4>)
  402276:	4798      	blx	r3
  402278:	4603      	mov	r3, r0
  40227a:	2b00      	cmp	r3, #0
  40227c:	bf14      	ite	ne
  40227e:	2301      	movne	r3, #1
  402280:	2300      	moveq	r3, #0
  402282:	b2db      	uxtb	r3, r3
  402284:	2b00      	cmp	r3, #0
  402286:	d1f1      	bne.n	40226c <_ZL20usart_serial_getcharP5UsartPh+0x5c>
		*data = (uint8_t)(val & 0xFF);
  402288:	68fb      	ldr	r3, [r7, #12]
  40228a:	b2da      	uxtb	r2, r3
  40228c:	683b      	ldr	r3, [r7, #0]
  40228e:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  402290:	687b      	ldr	r3, [r7, #4]
  402292:	4a11      	ldr	r2, [pc, #68]	; (4022d8 <_ZL20usart_serial_getcharP5UsartPh+0xc8>)
  402294:	4293      	cmp	r3, r2
  402296:	d112      	bne.n	4022be <_ZL20usart_serial_getcharP5UsartPh+0xae>
		while (usart_read(p_usart, &val));
  402298:	bf00      	nop
  40229a:	f107 030c 	add.w	r3, r7, #12
  40229e:	6878      	ldr	r0, [r7, #4]
  4022a0:	4619      	mov	r1, r3
  4022a2:	4b0c      	ldr	r3, [pc, #48]	; (4022d4 <_ZL20usart_serial_getcharP5UsartPh+0xc4>)
  4022a4:	4798      	blx	r3
  4022a6:	4603      	mov	r3, r0
  4022a8:	2b00      	cmp	r3, #0
  4022aa:	bf14      	ite	ne
  4022ac:	2301      	movne	r3, #1
  4022ae:	2300      	moveq	r3, #0
  4022b0:	b2db      	uxtb	r3, r3
  4022b2:	2b00      	cmp	r3, #0
  4022b4:	d1f1      	bne.n	40229a <_ZL20usart_serial_getcharP5UsartPh+0x8a>
		*data = (uint8_t)(val & 0xFF);
  4022b6:	68fb      	ldr	r3, [r7, #12]
  4022b8:	b2da      	uxtb	r2, r3
  4022ba:	683b      	ldr	r3, [r7, #0]
  4022bc:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4022be:	3710      	adds	r7, #16
  4022c0:	46bd      	mov	sp, r7
  4022c2:	bd80      	pop	{r7, pc}
  4022c4:	400e0600 	.word	0x400e0600
  4022c8:	00401805 	.word	0x00401805
  4022cc:	400e0800 	.word	0x400e0800
  4022d0:	40024000 	.word	0x40024000
  4022d4:	00401a8d 	.word	0x00401a8d
  4022d8:	40028000 	.word	0x40028000

004022dc <_ZL17stdio_serial_initPVvPK18uart_rs232_options>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  4022dc:	b580      	push	{r7, lr}
  4022de:	b082      	sub	sp, #8
  4022e0:	af00      	add	r7, sp, #0
  4022e2:	6078      	str	r0, [r7, #4]
  4022e4:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  4022e6:	4a0f      	ldr	r2, [pc, #60]	; (402324 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x48>)
  4022e8:	687b      	ldr	r3, [r7, #4]
  4022ea:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4022ec:	4b0e      	ldr	r3, [pc, #56]	; (402328 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x4c>)
  4022ee:	4a0f      	ldr	r2, [pc, #60]	; (40232c <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x50>)
  4022f0:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4022f2:	4b0f      	ldr	r3, [pc, #60]	; (402330 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x54>)
  4022f4:	4a0f      	ldr	r2, [pc, #60]	; (402334 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x58>)
  4022f6:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  4022f8:	6878      	ldr	r0, [r7, #4]
  4022fa:	6839      	ldr	r1, [r7, #0]
  4022fc:	4b0e      	ldr	r3, [pc, #56]	; (402338 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x5c>)
  4022fe:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402300:	4b0e      	ldr	r3, [pc, #56]	; (40233c <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x60>)
  402302:	681b      	ldr	r3, [r3, #0]
  402304:	689b      	ldr	r3, [r3, #8]
  402306:	4618      	mov	r0, r3
  402308:	2100      	movs	r1, #0
  40230a:	4b0d      	ldr	r3, [pc, #52]	; (402340 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x64>)
  40230c:	4798      	blx	r3
	setbuf(stdin, NULL);
  40230e:	4b0b      	ldr	r3, [pc, #44]	; (40233c <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x60>)
  402310:	681b      	ldr	r3, [r3, #0]
  402312:	685b      	ldr	r3, [r3, #4]
  402314:	4618      	mov	r0, r3
  402316:	2100      	movs	r1, #0
  402318:	4b09      	ldr	r3, [pc, #36]	; (402340 <_ZL17stdio_serial_initPVvPK18uart_rs232_options+0x64>)
  40231a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  40231c:	3708      	adds	r7, #8
  40231e:	46bd      	mov	sp, r7
  402320:	bd80      	pop	{r7, pc}
  402322:	bf00      	nop
  402324:	200009d8 	.word	0x200009d8
  402328:	200009d4 	.word	0x200009d4
  40232c:	00402141 	.word	0x00402141
  402330:	200009d0 	.word	0x200009d0
  402334:	00402211 	.word	0x00402211
  402338:	0040204d 	.word	0x0040204d
  40233c:	20000460 	.word	0x20000460
  402340:	00402f0d 	.word	0x00402f0d

00402344 <configure_console>:

/**
 *  Configure UART console.
 */
static void configure_console(void)
{
  402344:	b580      	push	{r7, lr}
  402346:	b084      	sub	sp, #16
  402348:	af00      	add	r7, sp, #0
#endif
		CONF_UART_PARITY,
#ifdef CONF_UART_STOP_BITS
		CONF_UART_STOP_BITS,
#endif
	};
  40234a:	463b      	mov	r3, r7
  40234c:	2200      	movs	r2, #0
  40234e:	601a      	str	r2, [r3, #0]
  402350:	3304      	adds	r3, #4
  402352:	2200      	movs	r2, #0
  402354:	601a      	str	r2, [r3, #0]
  402356:	3304      	adds	r3, #4
  402358:	2200      	movs	r2, #0
  40235a:	601a      	str	r2, [r3, #0]
  40235c:	3304      	adds	r3, #4
  40235e:	2200      	movs	r2, #0
  402360:	601a      	str	r2, [r3, #0]
  402362:	3304      	adds	r3, #4
  402364:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  402368:	603b      	str	r3, [r7, #0]
  40236a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40236e:	607b      	str	r3, [r7, #4]

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402370:	2008      	movs	r0, #8
  402372:	4b05      	ldr	r3, [pc, #20]	; (402388 <configure_console+0x44>)
  402374:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402376:	463b      	mov	r3, r7
  402378:	4804      	ldr	r0, [pc, #16]	; (40238c <configure_console+0x48>)
  40237a:	4619      	mov	r1, r3
  40237c:	4b04      	ldr	r3, [pc, #16]	; (402390 <configure_console+0x4c>)
  40237e:	4798      	blx	r3
}
  402380:	3710      	adds	r7, #16
  402382:	46bd      	mov	sp, r7
  402384:	bd80      	pop	{r7, pc}
  402386:	bf00      	nop
  402388:	00402035 	.word	0x00402035
  40238c:	400e0600 	.word	0x400e0600
  402390:	004022dd 	.word	0x004022dd

00402394 <get_new_time>:
/**
 * \brief Get new time. Successful value is put in gs_ul_new_hour,
 * gs_ul_new_minute, gs_ul_new_second.
 */
static uint32_t get_new_time(void)
{
  402394:	b580      	push	{r7, lr}
  402396:	b082      	sub	sp, #8
  402398:	af00      	add	r7, sp, #0
	uint8_t uc_key;
	uint32_t i = 0;
  40239a:	2300      	movs	r3, #0
  40239c:	607b      	str	r3, [r7, #4]

	/* Clear setting variable. */
	gs_ul_new_hour = 0xFFFFFFFF;
  40239e:	4b50      	ldr	r3, [pc, #320]	; (4024e0 <get_new_time+0x14c>)
  4023a0:	f04f 32ff 	mov.w	r2, #4294967295
  4023a4:	601a      	str	r2, [r3, #0]
	gs_ul_new_minute = 0xFFFFFFFF;
  4023a6:	4b4f      	ldr	r3, [pc, #316]	; (4024e4 <get_new_time+0x150>)
  4023a8:	f04f 32ff 	mov.w	r2, #4294967295
  4023ac:	601a      	str	r2, [r3, #0]
	gs_ul_new_second = 0xFFFFFFFF;
  4023ae:	4b4e      	ldr	r3, [pc, #312]	; (4024e8 <get_new_time+0x154>)
  4023b0:	f04f 32ff 	mov.w	r2, #4294967295
  4023b4:	601a      	str	r2, [r3, #0]

	/* Use gs_uc_rtc_time[] as a format template. */
	while (1) {

		scanf("%c", (char *)&uc_key);
  4023b6:	1cfb      	adds	r3, r7, #3
  4023b8:	484c      	ldr	r0, [pc, #304]	; (4024ec <get_new_time+0x158>)
  4023ba:	4619      	mov	r1, r3
  4023bc:	4b4c      	ldr	r3, [pc, #304]	; (4024f0 <get_new_time+0x15c>)
  4023be:	4798      	blx	r3

		/* End input */
		if (uc_key == 0x0d || uc_key == 0x0a) {
  4023c0:	78fb      	ldrb	r3, [r7, #3]
  4023c2:	2b0d      	cmp	r3, #13
  4023c4:	d002      	beq.n	4023cc <get_new_time+0x38>
  4023c6:	78fb      	ldrb	r3, [r7, #3]
  4023c8:	2b0a      	cmp	r3, #10
  4023ca:	d107      	bne.n	4023dc <get_new_time+0x48>
			puts("\r");
  4023cc:	4849      	ldr	r0, [pc, #292]	; (4024f4 <get_new_time+0x160>)
  4023ce:	4b4a      	ldr	r3, [pc, #296]	; (4024f8 <get_new_time+0x164>)
  4023d0:	4798      	blx	r3
			break;
  4023d2:	bf00      	nop
		printf("%c", uc_key);
		gs_uc_rtc_time[i++] = uc_key;

	}

	if (i == 0) {
  4023d4:	687b      	ldr	r3, [r7, #4]
  4023d6:	2b00      	cmp	r3, #0
  4023d8:	d141      	bne.n	40245e <get_new_time+0xca>
  4023da:	e03e      	b.n	40245a <get_new_time+0xc6>
			puts("\r");
			break;
		}

		/* DEL or BACKSPACE */
		if (uc_key == 0x7f || uc_key == 0x08) {
  4023dc:	78fb      	ldrb	r3, [r7, #3]
  4023de:	2b7f      	cmp	r3, #127	; 0x7f
  4023e0:	d002      	beq.n	4023e8 <get_new_time+0x54>
  4023e2:	78fb      	ldrb	r3, [r7, #3]
  4023e4:	2b08      	cmp	r3, #8
  4023e6:	d126      	bne.n	402436 <get_new_time+0xa2>
			if (i > 0) {
  4023e8:	687b      	ldr	r3, [r7, #4]
  4023ea:	2b00      	cmp	r3, #0
  4023ec:	d023      	beq.n	402436 <get_new_time+0xa2>
				/* End of gs_uc_rtc_time[], then one more back of index */
				if (!gs_uc_rtc_time[i]) {
  4023ee:	4a43      	ldr	r2, [pc, #268]	; (4024fc <get_new_time+0x168>)
  4023f0:	687b      	ldr	r3, [r7, #4]
  4023f2:	4413      	add	r3, r2
  4023f4:	781b      	ldrb	r3, [r3, #0]
  4023f6:	2b00      	cmp	r3, #0
  4023f8:	d102      	bne.n	402400 <get_new_time+0x6c>
					--i;
  4023fa:	687b      	ldr	r3, [r7, #4]
  4023fc:	3b01      	subs	r3, #1
  4023fe:	607b      	str	r3, [r7, #4]
				}

				puts("\b \b");
  402400:	483f      	ldr	r0, [pc, #252]	; (402500 <get_new_time+0x16c>)
  402402:	4b3d      	ldr	r3, [pc, #244]	; (4024f8 <get_new_time+0x164>)
  402404:	4798      	blx	r3
				--i;
  402406:	687b      	ldr	r3, [r7, #4]
  402408:	3b01      	subs	r3, #1
  40240a:	607b      	str	r3, [r7, #4]

				/* Delimiter ':' for time is uneditable */
				if (!((gs_uc_rtc_time[i]) >= '0' && (gs_uc_rtc_time[i]) <= '9')
  40240c:	4a3b      	ldr	r2, [pc, #236]	; (4024fc <get_new_time+0x168>)
  40240e:	687b      	ldr	r3, [r7, #4]
  402410:	4413      	add	r3, r2
  402412:	781b      	ldrb	r3, [r3, #0]
  402414:	2b2f      	cmp	r3, #47	; 0x2f
  402416:	d905      	bls.n	402424 <get_new_time+0x90>
  402418:	4a38      	ldr	r2, [pc, #224]	; (4024fc <get_new_time+0x168>)
  40241a:	687b      	ldr	r3, [r7, #4]
  40241c:	4413      	add	r3, r2
  40241e:	781b      	ldrb	r3, [r3, #0]
  402420:	2b39      	cmp	r3, #57	; 0x39
  402422:	d908      	bls.n	402436 <get_new_time+0xa2>
						&& i > 0) {
  402424:	687b      	ldr	r3, [r7, #4]
  402426:	2b00      	cmp	r3, #0
  402428:	d005      	beq.n	402436 <get_new_time+0xa2>
					puts("\b \b");
  40242a:	4835      	ldr	r0, [pc, #212]	; (402500 <get_new_time+0x16c>)
  40242c:	4b32      	ldr	r3, [pc, #200]	; (4024f8 <get_new_time+0x164>)
  40242e:	4798      	blx	r3
					--i;
  402430:	687b      	ldr	r3, [r7, #4]
  402432:	3b01      	subs	r3, #1
  402434:	607b      	str	r3, [r7, #4]

		/*
		 * End of gs_uc_rtc_time[], no more input except the above DEL/BS,
		 * or enter to end.
		 */
		if (!gs_uc_rtc_time[i]) {
  402436:	4a31      	ldr	r2, [pc, #196]	; (4024fc <get_new_time+0x168>)
  402438:	687b      	ldr	r3, [r7, #4]
  40243a:	4413      	add	r3, r2
  40243c:	781b      	ldrb	r3, [r3, #0]
  40243e:	2b00      	cmp	r3, #0
  402440:	d100      	bne.n	402444 <get_new_time+0xb0>
			continue;
  402442:	e009      	b.n	402458 <get_new_time+0xc4>
		}

		printf("%c", uc_key);
  402444:	78fb      	ldrb	r3, [r7, #3]
  402446:	4618      	mov	r0, r3
  402448:	4b2e      	ldr	r3, [pc, #184]	; (402504 <get_new_time+0x170>)
  40244a:	4798      	blx	r3
		gs_uc_rtc_time[i++] = uc_key;
  40244c:	687b      	ldr	r3, [r7, #4]
  40244e:	1c5a      	adds	r2, r3, #1
  402450:	607a      	str	r2, [r7, #4]
  402452:	78f9      	ldrb	r1, [r7, #3]
  402454:	4a29      	ldr	r2, [pc, #164]	; (4024fc <get_new_time+0x168>)
  402456:	54d1      	strb	r1, [r2, r3]
			char_to_digit(gs_uc_rtc_time[4]);
	gs_ul_new_second = char_to_digit(gs_uc_rtc_time[6]) * 10 +
			char_to_digit(gs_uc_rtc_time[7]);

	/* Success input. Verification of data is left to RTC internal Error Checking. */
	return 0;
  402458:	e7ad      	b.n	4023b6 <get_new_time+0x22>
		gs_uc_rtc_time[i++] = uc_key;

	}

	if (i == 0) {
		return 0;
  40245a:	2300      	movs	r3, #0
  40245c:	e03b      	b.n	4024d6 <get_new_time+0x142>
	}

	if (i != 0 && gs_uc_rtc_time[i] != '\0') {
  40245e:	687b      	ldr	r3, [r7, #4]
  402460:	2b00      	cmp	r3, #0
  402462:	d007      	beq.n	402474 <get_new_time+0xe0>
  402464:	4a25      	ldr	r2, [pc, #148]	; (4024fc <get_new_time+0x168>)
  402466:	687b      	ldr	r3, [r7, #4]
  402468:	4413      	add	r3, r2
  40246a:	781b      	ldrb	r3, [r3, #0]
  40246c:	2b00      	cmp	r3, #0
  40246e:	d001      	beq.n	402474 <get_new_time+0xe0>
		/* Failure input */
		return 1;
  402470:	2301      	movs	r3, #1
  402472:	e030      	b.n	4024d6 <get_new_time+0x142>
	}

	gs_ul_new_hour = char_to_digit(gs_uc_rtc_time[0]) * 10 +
  402474:	4b21      	ldr	r3, [pc, #132]	; (4024fc <get_new_time+0x168>)
  402476:	781b      	ldrb	r3, [r3, #0]
  402478:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40247c:	4613      	mov	r3, r2
  40247e:	009b      	lsls	r3, r3, #2
  402480:	4413      	add	r3, r2
  402482:	005b      	lsls	r3, r3, #1
  402484:	461a      	mov	r2, r3
			char_to_digit(gs_uc_rtc_time[1]);
  402486:	4b1d      	ldr	r3, [pc, #116]	; (4024fc <get_new_time+0x168>)
  402488:	785b      	ldrb	r3, [r3, #1]
  40248a:	3b30      	subs	r3, #48	; 0x30
	if (i != 0 && gs_uc_rtc_time[i] != '\0') {
		/* Failure input */
		return 1;
	}

	gs_ul_new_hour = char_to_digit(gs_uc_rtc_time[0]) * 10 +
  40248c:	4413      	add	r3, r2
			char_to_digit(gs_uc_rtc_time[1]);
  40248e:	461a      	mov	r2, r3
  402490:	4b13      	ldr	r3, [pc, #76]	; (4024e0 <get_new_time+0x14c>)
  402492:	601a      	str	r2, [r3, #0]
	gs_ul_new_minute = char_to_digit(gs_uc_rtc_time[3]) * 10 +
  402494:	4b19      	ldr	r3, [pc, #100]	; (4024fc <get_new_time+0x168>)
  402496:	78db      	ldrb	r3, [r3, #3]
  402498:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40249c:	4613      	mov	r3, r2
  40249e:	009b      	lsls	r3, r3, #2
  4024a0:	4413      	add	r3, r2
  4024a2:	005b      	lsls	r3, r3, #1
  4024a4:	461a      	mov	r2, r3
			char_to_digit(gs_uc_rtc_time[4]);
  4024a6:	4b15      	ldr	r3, [pc, #84]	; (4024fc <get_new_time+0x168>)
  4024a8:	791b      	ldrb	r3, [r3, #4]
  4024aa:	3b30      	subs	r3, #48	; 0x30
		return 1;
	}

	gs_ul_new_hour = char_to_digit(gs_uc_rtc_time[0]) * 10 +
			char_to_digit(gs_uc_rtc_time[1]);
	gs_ul_new_minute = char_to_digit(gs_uc_rtc_time[3]) * 10 +
  4024ac:	4413      	add	r3, r2
			char_to_digit(gs_uc_rtc_time[4]);
  4024ae:	461a      	mov	r2, r3
  4024b0:	4b0c      	ldr	r3, [pc, #48]	; (4024e4 <get_new_time+0x150>)
  4024b2:	601a      	str	r2, [r3, #0]
	gs_ul_new_second = char_to_digit(gs_uc_rtc_time[6]) * 10 +
  4024b4:	4b11      	ldr	r3, [pc, #68]	; (4024fc <get_new_time+0x168>)
  4024b6:	799b      	ldrb	r3, [r3, #6]
  4024b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4024bc:	4613      	mov	r3, r2
  4024be:	009b      	lsls	r3, r3, #2
  4024c0:	4413      	add	r3, r2
  4024c2:	005b      	lsls	r3, r3, #1
  4024c4:	461a      	mov	r2, r3
			char_to_digit(gs_uc_rtc_time[7]);
  4024c6:	4b0d      	ldr	r3, [pc, #52]	; (4024fc <get_new_time+0x168>)
  4024c8:	79db      	ldrb	r3, [r3, #7]
  4024ca:	3b30      	subs	r3, #48	; 0x30

	gs_ul_new_hour = char_to_digit(gs_uc_rtc_time[0]) * 10 +
			char_to_digit(gs_uc_rtc_time[1]);
	gs_ul_new_minute = char_to_digit(gs_uc_rtc_time[3]) * 10 +
			char_to_digit(gs_uc_rtc_time[4]);
	gs_ul_new_second = char_to_digit(gs_uc_rtc_time[6]) * 10 +
  4024cc:	4413      	add	r3, r2
			char_to_digit(gs_uc_rtc_time[7]);
  4024ce:	461a      	mov	r2, r3
  4024d0:	4b05      	ldr	r3, [pc, #20]	; (4024e8 <get_new_time+0x154>)
  4024d2:	601a      	str	r2, [r3, #0]

	/* Success input. Verification of data is left to RTC internal Error Checking. */
	return 0;
  4024d4:	2300      	movs	r3, #0
}
  4024d6:	4618      	mov	r0, r3
  4024d8:	3708      	adds	r7, #8
  4024da:	46bd      	mov	sp, r7
  4024dc:	bd80      	pop	{r7, pc}
  4024de:	bf00      	nop
  4024e0:	20000978 	.word	0x20000978
  4024e4:	2000097c 	.word	0x2000097c
  4024e8:	20000980 	.word	0x20000980
  4024ec:	0040d008 	.word	0x0040d008
  4024f0:	00402ee5 	.word	0x00402ee5
  4024f4:	0040d00c 	.word	0x0040d00c
  4024f8:	00402ed5 	.word	0x00402ed5
  4024fc:	20000004 	.word	0x20000004
  402500:	0040d010 	.word	0x0040d010
  402504:	00402e65 	.word	0x00402e65

00402508 <calculate_week>:
/**
 * \brief Calculate week from year, month, day.
 */
static uint32_t calculate_week(uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day)
{
  402508:	b480      	push	{r7}
  40250a:	b087      	sub	sp, #28
  40250c:	af00      	add	r7, sp, #0
  40250e:	60f8      	str	r0, [r7, #12]
  402510:	60b9      	str	r1, [r7, #8]
  402512:	607a      	str	r2, [r7, #4]
	uint32_t ul_week;

	if (ul_month == 1 || ul_month == 2) {
  402514:	68bb      	ldr	r3, [r7, #8]
  402516:	2b01      	cmp	r3, #1
  402518:	d002      	beq.n	402520 <calculate_week+0x18>
  40251a:	68bb      	ldr	r3, [r7, #8]
  40251c:	2b02      	cmp	r3, #2
  40251e:	d105      	bne.n	40252c <calculate_week+0x24>
		ul_month += 12;
  402520:	68bb      	ldr	r3, [r7, #8]
  402522:	330c      	adds	r3, #12
  402524:	60bb      	str	r3, [r7, #8]
		--ul_year;
  402526:	68fb      	ldr	r3, [r7, #12]
  402528:	3b01      	subs	r3, #1
  40252a:	60fb      	str	r3, [r7, #12]
	}

	ul_week = (ul_day + 2 * ul_month + 3 * (ul_month + 1) / 5 + ul_year +
  40252c:	68bb      	ldr	r3, [r7, #8]
  40252e:	005a      	lsls	r2, r3, #1
  402530:	687b      	ldr	r3, [r7, #4]
  402532:	18d1      	adds	r1, r2, r3
  402534:	68bb      	ldr	r3, [r7, #8]
  402536:	1c5a      	adds	r2, r3, #1
  402538:	4613      	mov	r3, r2
  40253a:	005b      	lsls	r3, r3, #1
  40253c:	4413      	add	r3, r2
  40253e:	4a16      	ldr	r2, [pc, #88]	; (402598 <calculate_week+0x90>)
  402540:	fba2 2303 	umull	r2, r3, r2, r3
  402544:	089b      	lsrs	r3, r3, #2
  402546:	18ca      	adds	r2, r1, r3
  402548:	68fb      	ldr	r3, [r7, #12]
  40254a:	441a      	add	r2, r3
			ul_year / 4 - ul_year / 100 + ul_year / 400) % 7;
  40254c:	68fb      	ldr	r3, [r7, #12]
  40254e:	089b      	lsrs	r3, r3, #2
	if (ul_month == 1 || ul_month == 2) {
		ul_month += 12;
		--ul_year;
	}

	ul_week = (ul_day + 2 * ul_month + 3 * (ul_month + 1) / 5 + ul_year +
  402550:	441a      	add	r2, r3
			ul_year / 4 - ul_year / 100 + ul_year / 400) % 7;
  402552:	68fb      	ldr	r3, [r7, #12]
  402554:	4911      	ldr	r1, [pc, #68]	; (40259c <calculate_week+0x94>)
  402556:	fba1 1303 	umull	r1, r3, r1, r3
  40255a:	095b      	lsrs	r3, r3, #5
  40255c:	1ad2      	subs	r2, r2, r3
  40255e:	68fb      	ldr	r3, [r7, #12]
  402560:	490e      	ldr	r1, [pc, #56]	; (40259c <calculate_week+0x94>)
  402562:	fba1 1303 	umull	r1, r3, r1, r3
  402566:	09db      	lsrs	r3, r3, #7
  402568:	441a      	add	r2, r3
  40256a:	4b0d      	ldr	r3, [pc, #52]	; (4025a0 <calculate_week+0x98>)
  40256c:	fba2 0103 	umull	r0, r1, r2, r3
  402570:	1a53      	subs	r3, r2, r1
  402572:	085b      	lsrs	r3, r3, #1
  402574:	440b      	add	r3, r1
  402576:	0899      	lsrs	r1, r3, #2
  402578:	460b      	mov	r3, r1
  40257a:	00db      	lsls	r3, r3, #3
  40257c:	1a5b      	subs	r3, r3, r1
  40257e:	1ad3      	subs	r3, r2, r3
  402580:	617b      	str	r3, [r7, #20]

	++ul_week;
  402582:	697b      	ldr	r3, [r7, #20]
  402584:	3301      	adds	r3, #1
  402586:	617b      	str	r3, [r7, #20]

	return ul_week;
  402588:	697b      	ldr	r3, [r7, #20]
}
  40258a:	4618      	mov	r0, r3
  40258c:	371c      	adds	r7, #28
  40258e:	46bd      	mov	sp, r7
  402590:	f85d 7b04 	ldr.w	r7, [sp], #4
  402594:	4770      	bx	lr
  402596:	bf00      	nop
  402598:	cccccccd 	.word	0xcccccccd
  40259c:	51eb851f 	.word	0x51eb851f
  4025a0:	24924925 	.word	0x24924925

004025a4 <get_new_date>:
/**
 * \brief Get new time. Successful value is put in gs_ul_new_year,
 * gs_ul_new_month, gs_ul_new_day, gs_ul_new_week.
 */
static uint32_t get_new_date(void)
{
  4025a4:	b580      	push	{r7, lr}
  4025a6:	b082      	sub	sp, #8
  4025a8:	af00      	add	r7, sp, #0
	uint8_t uc_key;
	uint32_t i = 0;
  4025aa:	2300      	movs	r3, #0
  4025ac:	607b      	str	r3, [r7, #4]

	/* Clear setting variable */
	gs_ul_new_year = 0xFFFFFFFF;
  4025ae:	4b63      	ldr	r3, [pc, #396]	; (40273c <get_new_date+0x198>)
  4025b0:	f04f 32ff 	mov.w	r2, #4294967295
  4025b4:	601a      	str	r2, [r3, #0]
	gs_ul_new_month = 0xFFFFFFFF;
  4025b6:	4b62      	ldr	r3, [pc, #392]	; (402740 <get_new_date+0x19c>)
  4025b8:	f04f 32ff 	mov.w	r2, #4294967295
  4025bc:	601a      	str	r2, [r3, #0]
	gs_ul_new_day = 0xFFFFFFFF;
  4025be:	4b61      	ldr	r3, [pc, #388]	; (402744 <get_new_date+0x1a0>)
  4025c0:	f04f 32ff 	mov.w	r2, #4294967295
  4025c4:	601a      	str	r2, [r3, #0]
	gs_ul_new_week = 0xFFFFFFFF;
  4025c6:	4b60      	ldr	r3, [pc, #384]	; (402748 <get_new_date+0x1a4>)
  4025c8:	f04f 32ff 	mov.w	r2, #4294967295
  4025cc:	601a      	str	r2, [r3, #0]

	/* Use gs_uc_rtc_time[] as a format template */
	while (1) {

		scanf("%c", (char *)&uc_key);
  4025ce:	1cfb      	adds	r3, r7, #3
  4025d0:	485e      	ldr	r0, [pc, #376]	; (40274c <get_new_date+0x1a8>)
  4025d2:	4619      	mov	r1, r3
  4025d4:	4b5e      	ldr	r3, [pc, #376]	; (402750 <get_new_date+0x1ac>)
  4025d6:	4798      	blx	r3

		/* End input */
		if (uc_key == 0x0d || uc_key == 0x0a) {
  4025d8:	78fb      	ldrb	r3, [r7, #3]
  4025da:	2b0d      	cmp	r3, #13
  4025dc:	d002      	beq.n	4025e4 <get_new_date+0x40>
  4025de:	78fb      	ldrb	r3, [r7, #3]
  4025e0:	2b0a      	cmp	r3, #10
  4025e2:	d107      	bne.n	4025f4 <get_new_date+0x50>
			puts("\r");
  4025e4:	485b      	ldr	r0, [pc, #364]	; (402754 <get_new_date+0x1b0>)
  4025e6:	4b5c      	ldr	r3, [pc, #368]	; (402758 <get_new_date+0x1b4>)
  4025e8:	4798      	blx	r3
			break;
  4025ea:	bf00      	nop
		printf("%c", uc_key);
		gs_uc_date[i++] = uc_key;

	}

	if (i == 0) {
  4025ec:	687b      	ldr	r3, [r7, #4]
  4025ee:	2b00      	cmp	r3, #0
  4025f0:	d141      	bne.n	402676 <get_new_date+0xd2>
  4025f2:	e03e      	b.n	402672 <get_new_date+0xce>
			puts("\r");
			break;
		}

		/* DEL or BACKSPACE */
		if (uc_key == 0x7f || uc_key == 0x08) {
  4025f4:	78fb      	ldrb	r3, [r7, #3]
  4025f6:	2b7f      	cmp	r3, #127	; 0x7f
  4025f8:	d002      	beq.n	402600 <get_new_date+0x5c>
  4025fa:	78fb      	ldrb	r3, [r7, #3]
  4025fc:	2b08      	cmp	r3, #8
  4025fe:	d126      	bne.n	40264e <get_new_date+0xaa>
			if (i > 0) {
  402600:	687b      	ldr	r3, [r7, #4]
  402602:	2b00      	cmp	r3, #0
  402604:	d023      	beq.n	40264e <get_new_date+0xaa>
				/* End of date[], then one more back of index */
				if (!gs_uc_date[i]) {
  402606:	4a55      	ldr	r2, [pc, #340]	; (40275c <get_new_date+0x1b8>)
  402608:	687b      	ldr	r3, [r7, #4]
  40260a:	4413      	add	r3, r2
  40260c:	781b      	ldrb	r3, [r3, #0]
  40260e:	2b00      	cmp	r3, #0
  402610:	d102      	bne.n	402618 <get_new_date+0x74>
					--i;
  402612:	687b      	ldr	r3, [r7, #4]
  402614:	3b01      	subs	r3, #1
  402616:	607b      	str	r3, [r7, #4]
				}

				puts("\b \b");
  402618:	4851      	ldr	r0, [pc, #324]	; (402760 <get_new_date+0x1bc>)
  40261a:	4b4f      	ldr	r3, [pc, #316]	; (402758 <get_new_date+0x1b4>)
  40261c:	4798      	blx	r3
				--i;
  40261e:	687b      	ldr	r3, [r7, #4]
  402620:	3b01      	subs	r3, #1
  402622:	607b      	str	r3, [r7, #4]

				/* Delimiter '/' for date is uneditable */
				if (!((gs_uc_date[i]) >= '0' && (gs_uc_date[i]) <='9')
  402624:	4a4d      	ldr	r2, [pc, #308]	; (40275c <get_new_date+0x1b8>)
  402626:	687b      	ldr	r3, [r7, #4]
  402628:	4413      	add	r3, r2
  40262a:	781b      	ldrb	r3, [r3, #0]
  40262c:	2b2f      	cmp	r3, #47	; 0x2f
  40262e:	d905      	bls.n	40263c <get_new_date+0x98>
  402630:	4a4a      	ldr	r2, [pc, #296]	; (40275c <get_new_date+0x1b8>)
  402632:	687b      	ldr	r3, [r7, #4]
  402634:	4413      	add	r3, r2
  402636:	781b      	ldrb	r3, [r3, #0]
  402638:	2b39      	cmp	r3, #57	; 0x39
  40263a:	d908      	bls.n	40264e <get_new_date+0xaa>
						&& i > 0) {
  40263c:	687b      	ldr	r3, [r7, #4]
  40263e:	2b00      	cmp	r3, #0
  402640:	d005      	beq.n	40264e <get_new_date+0xaa>
					puts("\b \b");
  402642:	4847      	ldr	r0, [pc, #284]	; (402760 <get_new_date+0x1bc>)
  402644:	4b44      	ldr	r3, [pc, #272]	; (402758 <get_new_date+0x1b4>)
  402646:	4798      	blx	r3
					--i;
  402648:	687b      	ldr	r3, [r7, #4]
  40264a:	3b01      	subs	r3, #1
  40264c:	607b      	str	r3, [r7, #4]

		/*
		 * End of gs_uc_rtc_time[], no more input except the above DEL/BS,
		 * or enter to end.
		 */
		if (!gs_uc_date[i]) {
  40264e:	4a43      	ldr	r2, [pc, #268]	; (40275c <get_new_date+0x1b8>)
  402650:	687b      	ldr	r3, [r7, #4]
  402652:	4413      	add	r3, r2
  402654:	781b      	ldrb	r3, [r3, #0]
  402656:	2b00      	cmp	r3, #0
  402658:	d100      	bne.n	40265c <get_new_date+0xb8>
			continue;
  40265a:	e009      	b.n	402670 <get_new_date+0xcc>
		}

		printf("%c", uc_key);
  40265c:	78fb      	ldrb	r3, [r7, #3]
  40265e:	4618      	mov	r0, r3
  402660:	4b40      	ldr	r3, [pc, #256]	; (402764 <get_new_date+0x1c0>)
  402662:	4798      	blx	r3
		gs_uc_date[i++] = uc_key;
  402664:	687b      	ldr	r3, [r7, #4]
  402666:	1c5a      	adds	r2, r3, #1
  402668:	607a      	str	r2, [r7, #4]
  40266a:	78f9      	ldrb	r1, [r7, #3]
  40266c:	4a3b      	ldr	r2, [pc, #236]	; (40275c <get_new_date+0x1b8>)
  40266e:	54d1      	strb	r1, [r2, r3]

	/*
	 * Success input. Verification of data is left to RTC internal Error
	 * Checking.
	 */
	return 0;
  402670:	e7ad      	b.n	4025ce <get_new_date+0x2a>
		gs_uc_date[i++] = uc_key;

	}

	if (i == 0) {
		return 0;
  402672:	2300      	movs	r3, #0
  402674:	e05d      	b.n	402732 <get_new_date+0x18e>
	}

	if (i != 0 && gs_uc_date[i] != '\0' && i != 6) {
  402676:	687b      	ldr	r3, [r7, #4]
  402678:	2b00      	cmp	r3, #0
  40267a:	d00a      	beq.n	402692 <get_new_date+0xee>
  40267c:	4a37      	ldr	r2, [pc, #220]	; (40275c <get_new_date+0x1b8>)
  40267e:	687b      	ldr	r3, [r7, #4]
  402680:	4413      	add	r3, r2
  402682:	781b      	ldrb	r3, [r3, #0]
  402684:	2b00      	cmp	r3, #0
  402686:	d004      	beq.n	402692 <get_new_date+0xee>
  402688:	687b      	ldr	r3, [r7, #4]
  40268a:	2b06      	cmp	r3, #6
  40268c:	d001      	beq.n	402692 <get_new_date+0xee>
		/* Failure input */
		return 1;
  40268e:	2301      	movs	r3, #1
  402690:	e04f      	b.n	402732 <get_new_date+0x18e>
	}

	/* MM-DD-YY */
	gs_ul_new_month = char_to_digit(gs_uc_date[0]) * 10
  402692:	4b32      	ldr	r3, [pc, #200]	; (40275c <get_new_date+0x1b8>)
  402694:	781b      	ldrb	r3, [r3, #0]
  402696:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40269a:	4613      	mov	r3, r2
  40269c:	009b      	lsls	r3, r3, #2
  40269e:	4413      	add	r3, r2
  4026a0:	005b      	lsls	r3, r3, #1
  4026a2:	461a      	mov	r2, r3
			+ char_to_digit(gs_uc_date[1]);
  4026a4:	4b2d      	ldr	r3, [pc, #180]	; (40275c <get_new_date+0x1b8>)
  4026a6:	785b      	ldrb	r3, [r3, #1]
  4026a8:	3b30      	subs	r3, #48	; 0x30
  4026aa:	4413      	add	r3, r2
  4026ac:	461a      	mov	r2, r3
  4026ae:	4b24      	ldr	r3, [pc, #144]	; (402740 <get_new_date+0x19c>)
  4026b0:	601a      	str	r2, [r3, #0]
	gs_ul_new_day = char_to_digit(gs_uc_date[3]) * 10
  4026b2:	4b2a      	ldr	r3, [pc, #168]	; (40275c <get_new_date+0x1b8>)
  4026b4:	78db      	ldrb	r3, [r3, #3]
  4026b6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4026ba:	4613      	mov	r3, r2
  4026bc:	009b      	lsls	r3, r3, #2
  4026be:	4413      	add	r3, r2
  4026c0:	005b      	lsls	r3, r3, #1
  4026c2:	461a      	mov	r2, r3
			+ char_to_digit(gs_uc_date[4]);
  4026c4:	4b25      	ldr	r3, [pc, #148]	; (40275c <get_new_date+0x1b8>)
  4026c6:	791b      	ldrb	r3, [r3, #4]
  4026c8:	3b30      	subs	r3, #48	; 0x30
  4026ca:	4413      	add	r3, r2
  4026cc:	461a      	mov	r2, r3
  4026ce:	4b1d      	ldr	r3, [pc, #116]	; (402744 <get_new_date+0x1a0>)
  4026d0:	601a      	str	r2, [r3, #0]
	if (i != 6) {
  4026d2:	687b      	ldr	r3, [r7, #4]
  4026d4:	2b06      	cmp	r3, #6
  4026d6:	d02b      	beq.n	402730 <get_new_date+0x18c>
		/* For 'Set Date' option, get the input new year and new week. */
		gs_ul_new_year = char_to_digit(gs_uc_date[6]) * 1000 +
  4026d8:	4b20      	ldr	r3, [pc, #128]	; (40275c <get_new_date+0x1b8>)
  4026da:	799b      	ldrb	r3, [r3, #6]
  4026dc:	3b30      	subs	r3, #48	; 0x30
  4026de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  4026e2:	fb02 f203 	mul.w	r2, r2, r3
				char_to_digit(gs_uc_date[7]) * 100 +
  4026e6:	4b1d      	ldr	r3, [pc, #116]	; (40275c <get_new_date+0x1b8>)
  4026e8:	79db      	ldrb	r3, [r3, #7]
  4026ea:	3b30      	subs	r3, #48	; 0x30
  4026ec:	2164      	movs	r1, #100	; 0x64
  4026ee:	fb01 f303 	mul.w	r3, r1, r3
			+ char_to_digit(gs_uc_date[1]);
	gs_ul_new_day = char_to_digit(gs_uc_date[3]) * 10
			+ char_to_digit(gs_uc_date[4]);
	if (i != 6) {
		/* For 'Set Date' option, get the input new year and new week. */
		gs_ul_new_year = char_to_digit(gs_uc_date[6]) * 1000 +
  4026f2:	18d1      	adds	r1, r2, r3
				char_to_digit(gs_uc_date[7]) * 100 +
				char_to_digit(gs_uc_date[8]) * 10 +
  4026f4:	4b19      	ldr	r3, [pc, #100]	; (40275c <get_new_date+0x1b8>)
  4026f6:	7a1b      	ldrb	r3, [r3, #8]
  4026f8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  4026fc:	4613      	mov	r3, r2
  4026fe:	009b      	lsls	r3, r3, #2
  402700:	4413      	add	r3, r2
  402702:	005b      	lsls	r3, r3, #1
	gs_ul_new_day = char_to_digit(gs_uc_date[3]) * 10
			+ char_to_digit(gs_uc_date[4]);
	if (i != 6) {
		/* For 'Set Date' option, get the input new year and new week. */
		gs_ul_new_year = char_to_digit(gs_uc_date[6]) * 1000 +
				char_to_digit(gs_uc_date[7]) * 100 +
  402704:	18ca      	adds	r2, r1, r3
				char_to_digit(gs_uc_date[8]) * 10 +
				char_to_digit(gs_uc_date[9]);
  402706:	4b15      	ldr	r3, [pc, #84]	; (40275c <get_new_date+0x1b8>)
  402708:	7a5b      	ldrb	r3, [r3, #9]
  40270a:	3b30      	subs	r3, #48	; 0x30
			+ char_to_digit(gs_uc_date[4]);
	if (i != 6) {
		/* For 'Set Date' option, get the input new year and new week. */
		gs_ul_new_year = char_to_digit(gs_uc_date[6]) * 1000 +
				char_to_digit(gs_uc_date[7]) * 100 +
				char_to_digit(gs_uc_date[8]) * 10 +
  40270c:	4413      	add	r3, r2
				char_to_digit(gs_uc_date[9]);
  40270e:	461a      	mov	r2, r3
  402710:	4b0a      	ldr	r3, [pc, #40]	; (40273c <get_new_date+0x198>)
  402712:	601a      	str	r2, [r3, #0]
		gs_ul_new_week = calculate_week(gs_ul_new_year, gs_ul_new_month,
				gs_ul_new_day);
  402714:	4b09      	ldr	r3, [pc, #36]	; (40273c <get_new_date+0x198>)
  402716:	6819      	ldr	r1, [r3, #0]
  402718:	4b09      	ldr	r3, [pc, #36]	; (402740 <get_new_date+0x19c>)
  40271a:	681a      	ldr	r2, [r3, #0]
  40271c:	4b09      	ldr	r3, [pc, #36]	; (402744 <get_new_date+0x1a0>)
  40271e:	681b      	ldr	r3, [r3, #0]
  402720:	4608      	mov	r0, r1
  402722:	4611      	mov	r1, r2
  402724:	461a      	mov	r2, r3
  402726:	4b10      	ldr	r3, [pc, #64]	; (402768 <get_new_date+0x1c4>)
  402728:	4798      	blx	r3
  40272a:	4602      	mov	r2, r0
  40272c:	4b06      	ldr	r3, [pc, #24]	; (402748 <get_new_date+0x1a4>)
  40272e:	601a      	str	r2, [r3, #0]

	/*
	 * Success input. Verification of data is left to RTC internal Error
	 * Checking.
	 */
	return 0;
  402730:	2300      	movs	r3, #0
}
  402732:	4618      	mov	r0, r3
  402734:	3708      	adds	r7, #8
  402736:	46bd      	mov	sp, r7
  402738:	bd80      	pop	{r7, pc}
  40273a:	bf00      	nop
  40273c:	20000984 	.word	0x20000984
  402740:	20000988 	.word	0x20000988
  402744:	2000098c 	.word	0x2000098c
  402748:	20000990 	.word	0x20000990
  40274c:	0040d008 	.word	0x0040d008
  402750:	00402ee5 	.word	0x00402ee5
  402754:	0040d00c 	.word	0x0040d00c
  402758:	00402ed5 	.word	0x00402ed5
  40275c:	20000010 	.word	0x20000010
  402760:	0040d010 	.word	0x0040d010
  402764:	00402e65 	.word	0x00402e65
  402768:	00402509 	.word	0x00402509

0040276c <refresh_display>:

/**
 * \brief Display the user interface on the terminal.
 */
static void refresh_display(void)
{
  40276c:	b5f0      	push	{r4, r5, r6, r7, lr}
  40276e:	b08f      	sub	sp, #60	; 0x3c
  402770:	af06      	add	r7, sp, #24
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	if (gs_ul_state != STATE_MENU) {
  402772:	4b2a      	ldr	r3, [pc, #168]	; (40281c <refresh_display+0xb0>)
  402774:	681b      	ldr	r3, [r3, #0]
  402776:	2b00      	cmp	r3, #0
  402778:	d14c      	bne.n	402814 <refresh_display+0xa8>
		/* Not in menu display mode, in set mode. */
	} else {
		/* Retrieve date and time */
		rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  40277a:	f107 011c 	add.w	r1, r7, #28
  40277e:	f107 0218 	add.w	r2, r7, #24
  402782:	f107 0314 	add.w	r3, r7, #20
  402786:	4826      	ldr	r0, [pc, #152]	; (402820 <refresh_display+0xb4>)
  402788:	4c26      	ldr	r4, [pc, #152]	; (402824 <refresh_display+0xb8>)
  40278a:	47a0      	blx	r4
		rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  40278c:	f107 0110 	add.w	r1, r7, #16
  402790:	f107 020c 	add.w	r2, r7, #12
  402794:	f107 0408 	add.w	r4, r7, #8
  402798:	1d3b      	adds	r3, r7, #4
  40279a:	9300      	str	r3, [sp, #0]
  40279c:	4820      	ldr	r0, [pc, #128]	; (402820 <refresh_display+0xb4>)
  40279e:	4623      	mov	r3, r4
  4027a0:	4c21      	ldr	r4, [pc, #132]	; (402828 <refresh_display+0xbc>)
  4027a2:	47a0      	blx	r4

		/* Display */
		if (!gs_ul_menu_shown) {
  4027a4:	4b21      	ldr	r3, [pc, #132]	; (40282c <refresh_display+0xc0>)
  4027a6:	681b      	ldr	r3, [r3, #0]
  4027a8:	2b00      	cmp	r3, #0
  4027aa:	d112      	bne.n	4027d2 <refresh_display+0x66>
			puts("\n\rMenu:\n\r"
					"  t - Set time\n\r"
					"  d - Set date\n\r"
					"  i - Set time alarm\n\r"
					"  m - Set date alarm\r");
  4027ac:	4820      	ldr	r0, [pc, #128]	; (402830 <refresh_display+0xc4>)
  4027ae:	4b21      	ldr	r3, [pc, #132]	; (402834 <refresh_display+0xc8>)
  4027b0:	4798      	blx	r3
#if ((SAM3S8) || (SAM3SD8) || (SAM4S) || (SAM4C) || (SAM4CP) || (SAM4CM) || (SAMV71)|| (SAMV70) || (SAME70) || (SAMS70))
			puts("  w - Generate Waveform\r");
  4027b2:	4821      	ldr	r0, [pc, #132]	; (402838 <refresh_display+0xcc>)
  4027b4:	4b1f      	ldr	r3, [pc, #124]	; (402834 <refresh_display+0xc8>)
  4027b6:	4798      	blx	r3
#endif
			if (gs_ul_alarm_triggered) {
  4027b8:	4b20      	ldr	r3, [pc, #128]	; (40283c <refresh_display+0xd0>)
  4027ba:	681b      	ldr	r3, [r3, #0]
  4027bc:	2b00      	cmp	r3, #0
  4027be:	d002      	beq.n	4027c6 <refresh_display+0x5a>
				puts("  c - Clear alarm notification\r");
  4027c0:	481f      	ldr	r0, [pc, #124]	; (402840 <refresh_display+0xd4>)
  4027c2:	4b1c      	ldr	r3, [pc, #112]	; (402834 <refresh_display+0xc8>)
  4027c4:	4798      	blx	r3
			}

			printf("\n\r");
  4027c6:	481f      	ldr	r0, [pc, #124]	; (402844 <refresh_display+0xd8>)
  4027c8:	4b1f      	ldr	r3, [pc, #124]	; (402848 <refresh_display+0xdc>)
  4027ca:	4798      	blx	r3

			gs_ul_menu_shown = 1;
  4027cc:	4b17      	ldr	r3, [pc, #92]	; (40282c <refresh_display+0xc0>)
  4027ce:	2201      	movs	r2, #1
  4027d0:	601a      	str	r2, [r3, #0]
		}

		/* Update current date and time */
		puts("\r");
  4027d2:	481e      	ldr	r0, [pc, #120]	; (40284c <refresh_display+0xe0>)
  4027d4:	4b17      	ldr	r3, [pc, #92]	; (402834 <refresh_display+0xc8>)
  4027d6:	4798      	blx	r3
		printf(" [Time/Date: %02u:%02u:%02u, %02u/%02u/%04u %s ][Alarm status:%s]",
			(unsigned int)ul_hour, (unsigned int)ul_minute, (unsigned int)ul_second,
			(unsigned int)ul_month, (unsigned int)ul_day, (unsigned int)ul_year,
			gs_uc_day_names[ul_week-1], gs_ul_alarm_triggered?"Triggered!":"");
  4027d8:	f8d7 e01c 	ldr.w	lr, [r7, #28]
  4027dc:	69be      	ldr	r6, [r7, #24]
  4027de:	697d      	ldr	r5, [r7, #20]
  4027e0:	68fc      	ldr	r4, [r7, #12]
  4027e2:	68b8      	ldr	r0, [r7, #8]
  4027e4:	6939      	ldr	r1, [r7, #16]
  4027e6:	687b      	ldr	r3, [r7, #4]
  4027e8:	3b01      	subs	r3, #1
  4027ea:	009b      	lsls	r3, r3, #2
  4027ec:	4a18      	ldr	r2, [pc, #96]	; (402850 <refresh_display+0xe4>)
  4027ee:	441a      	add	r2, r3
  4027f0:	4b12      	ldr	r3, [pc, #72]	; (40283c <refresh_display+0xd0>)
  4027f2:	681b      	ldr	r3, [r3, #0]
  4027f4:	2b00      	cmp	r3, #0
  4027f6:	d001      	beq.n	4027fc <refresh_display+0x90>
  4027f8:	4b16      	ldr	r3, [pc, #88]	; (402854 <refresh_display+0xe8>)
  4027fa:	e000      	b.n	4027fe <refresh_display+0x92>
  4027fc:	4b16      	ldr	r3, [pc, #88]	; (402858 <refresh_display+0xec>)
  4027fe:	9400      	str	r4, [sp, #0]
  402800:	9001      	str	r0, [sp, #4]
  402802:	9102      	str	r1, [sp, #8]
  402804:	9203      	str	r2, [sp, #12]
  402806:	9304      	str	r3, [sp, #16]
  402808:	4814      	ldr	r0, [pc, #80]	; (40285c <refresh_display+0xf0>)
  40280a:	4671      	mov	r1, lr
  40280c:	4632      	mov	r2, r6
  40280e:	462b      	mov	r3, r5
  402810:	4c0d      	ldr	r4, [pc, #52]	; (402848 <refresh_display+0xdc>)
  402812:	47a0      	blx	r4
	}
}
  402814:	3724      	adds	r7, #36	; 0x24
  402816:	46bd      	mov	sp, r7
  402818:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40281a:	bf00      	nop
  40281c:	20000974 	.word	0x20000974
  402820:	400e1460 	.word	0x400e1460
  402824:	00400f55 	.word	0x00400f55
  402828:	00401221 	.word	0x00401221
  40282c:	20000998 	.word	0x20000998
  402830:	0040d014 	.word	0x0040d014
  402834:	00402ed5 	.word	0x00402ed5
  402838:	0040d06c 	.word	0x0040d06c
  40283c:	20000994 	.word	0x20000994
  402840:	0040d088 	.word	0x0040d088
  402844:	0040d0a8 	.word	0x0040d0a8
  402848:	00402e3d 	.word	0x00402e3d
  40284c:	0040d00c 	.word	0x0040d00c
  402850:	2000001c 	.word	0x2000001c
  402854:	0040d0ac 	.word	0x0040d0ac
  402858:	0040d0b8 	.word	0x0040d0b8
  40285c:	0040d0bc 	.word	0x0040d0bc

00402860 <RTC_Handler>:

/**
 * \brief Interrupt handler for the RTC. Refresh the display.
 */
void RTC_Handler(void)
{
  402860:	b580      	push	{r7, lr}
  402862:	b082      	sub	sp, #8
  402864:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  402866:	481a      	ldr	r0, [pc, #104]	; (4028d0 <RTC_Handler+0x70>)
  402868:	4b1a      	ldr	r3, [pc, #104]	; (4028d4 <RTC_Handler+0x74>)
  40286a:	4798      	blx	r3
  40286c:	6078      	str	r0, [r7, #4]

	/* Second increment interrupt */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  40286e:	687b      	ldr	r3, [r7, #4]
  402870:	f003 0304 	and.w	r3, r3, #4
  402874:	2b00      	cmp	r3, #0
  402876:	d00e      	beq.n	402896 <RTC_Handler+0x36>
		/* Disable RTC interrupt */
		rtc_disable_interrupt(RTC, RTC_IDR_SECDIS);
  402878:	4815      	ldr	r0, [pc, #84]	; (4028d0 <RTC_Handler+0x70>)
  40287a:	2104      	movs	r1, #4
  40287c:	4b16      	ldr	r3, [pc, #88]	; (4028d8 <RTC_Handler+0x78>)
  40287e:	4798      	blx	r3

		refresh_display();
  402880:	4b16      	ldr	r3, [pc, #88]	; (4028dc <RTC_Handler+0x7c>)
  402882:	4798      	blx	r3

		rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  402884:	4812      	ldr	r0, [pc, #72]	; (4028d0 <RTC_Handler+0x70>)
  402886:	2104      	movs	r1, #4
  402888:	4b15      	ldr	r3, [pc, #84]	; (4028e0 <RTC_Handler+0x80>)
  40288a:	4798      	blx	r3

		rtc_enable_interrupt(RTC, RTC_IER_SECEN);
  40288c:	4810      	ldr	r0, [pc, #64]	; (4028d0 <RTC_Handler+0x70>)
  40288e:	2104      	movs	r1, #4
  402890:	4b14      	ldr	r3, [pc, #80]	; (4028e4 <RTC_Handler+0x84>)
  402892:	4798      	blx	r3
  402894:	e018      	b.n	4028c8 <RTC_Handler+0x68>
	} else {
		/* Time or date alarm */
		if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
  402896:	687b      	ldr	r3, [r7, #4]
  402898:	f003 0302 	and.w	r3, r3, #2
  40289c:	2b00      	cmp	r3, #0
  40289e:	d013      	beq.n	4028c8 <RTC_Handler+0x68>
			/* Disable RTC interrupt */
			rtc_disable_interrupt(RTC, RTC_IDR_ALRDIS);
  4028a0:	480b      	ldr	r0, [pc, #44]	; (4028d0 <RTC_Handler+0x70>)
  4028a2:	2102      	movs	r1, #2
  4028a4:	4b0c      	ldr	r3, [pc, #48]	; (4028d8 <RTC_Handler+0x78>)
  4028a6:	4798      	blx	r3

			gs_ul_alarm_triggered = 1;
  4028a8:	4b0f      	ldr	r3, [pc, #60]	; (4028e8 <RTC_Handler+0x88>)
  4028aa:	2201      	movs	r2, #1
  4028ac:	601a      	str	r2, [r3, #0]
			refresh_display();
  4028ae:	4b0b      	ldr	r3, [pc, #44]	; (4028dc <RTC_Handler+0x7c>)
  4028b0:	4798      	blx	r3
			/* Show additional menu item for clear notification */
			gs_ul_menu_shown = 0;
  4028b2:	4b0e      	ldr	r3, [pc, #56]	; (4028ec <RTC_Handler+0x8c>)
  4028b4:	2200      	movs	r2, #0
  4028b6:	601a      	str	r2, [r3, #0]
			rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  4028b8:	4805      	ldr	r0, [pc, #20]	; (4028d0 <RTC_Handler+0x70>)
  4028ba:	2102      	movs	r1, #2
  4028bc:	4b08      	ldr	r3, [pc, #32]	; (4028e0 <RTC_Handler+0x80>)
  4028be:	4798      	blx	r3
			rtc_enable_interrupt(RTC, RTC_IER_ALREN);
  4028c0:	4803      	ldr	r0, [pc, #12]	; (4028d0 <RTC_Handler+0x70>)
  4028c2:	2102      	movs	r1, #2
  4028c4:	4b07      	ldr	r3, [pc, #28]	; (4028e4 <RTC_Handler+0x84>)
  4028c6:	4798      	blx	r3
		}
	}
}
  4028c8:	3708      	adds	r7, #8
  4028ca:	46bd      	mov	sp, r7
  4028cc:	bd80      	pop	{r7, pc}
  4028ce:	bf00      	nop
  4028d0:	400e1460 	.word	0x400e1460
  4028d4:	00401529 	.word	0x00401529
  4028d8:	00400f39 	.word	0x00400f39
  4028dc:	0040276d 	.word	0x0040276d
  4028e0:	00401541 	.word	0x00401541
  4028e4:	00400f1d 	.word	0x00400f1d
  4028e8:	20000994 	.word	0x20000994
  4028ec:	20000998 	.word	0x20000998

004028f0 <main>:
 * \brief Application entry point for RTC example.
 *
 * \return Unused (ANSI-C compatibility).
 */
int main(void)
{
  4028f0:	b590      	push	{r4, r7, lr}
  4028f2:	b087      	sub	sp, #28
  4028f4:	af04      	add	r7, sp, #16
	uint8_t uc_key;

	/* Initialize the SAM system */
	sysclk_init();
  4028f6:	4b86      	ldr	r3, [pc, #536]	; (402b10 <main+0x220>)
  4028f8:	4798      	blx	r3
	board_init();
  4028fa:	4b86      	ldr	r3, [pc, #536]	; (402b14 <main+0x224>)
  4028fc:	4798      	blx	r3

	/* Initialize the console uart */
	configure_console();
  4028fe:	4b86      	ldr	r3, [pc, #536]	; (402b18 <main+0x228>)
  402900:	4798      	blx	r3

	/* Output example information */
	puts(STRING_HEADER);
  402902:	4886      	ldr	r0, [pc, #536]	; (402b1c <main+0x22c>)
  402904:	4b86      	ldr	r3, [pc, #536]	; (402b20 <main+0x230>)
  402906:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(RTC, 0);
  402908:	4886      	ldr	r0, [pc, #536]	; (402b24 <main+0x234>)
  40290a:	2100      	movs	r1, #0
  40290c:	4b86      	ldr	r3, [pc, #536]	; (402b28 <main+0x238>)
  40290e:	4798      	blx	r3

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(RTC_IRQn);
  402910:	2002      	movs	r0, #2
  402912:	4b86      	ldr	r3, [pc, #536]	; (402b2c <main+0x23c>)
  402914:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTC_IRQn);
  402916:	2002      	movs	r0, #2
  402918:	4b85      	ldr	r3, [pc, #532]	; (402b30 <main+0x240>)
  40291a:	4798      	blx	r3
	NVIC_SetPriority(RTC_IRQn, 0);
  40291c:	2002      	movs	r0, #2
  40291e:	2100      	movs	r1, #0
  402920:	4b84      	ldr	r3, [pc, #528]	; (402b34 <main+0x244>)
  402922:	4798      	blx	r3
	NVIC_EnableIRQ(RTC_IRQn);
  402924:	2002      	movs	r0, #2
  402926:	4b84      	ldr	r3, [pc, #528]	; (402b38 <main+0x248>)
  402928:	4798      	blx	r3
	rtc_enable_interrupt(RTC, RTC_IER_SECEN | RTC_IER_ALREN);
  40292a:	487e      	ldr	r0, [pc, #504]	; (402b24 <main+0x234>)
  40292c:	2106      	movs	r1, #6
  40292e:	4b83      	ldr	r3, [pc, #524]	; (402b3c <main+0x24c>)
  402930:	4798      	blx	r3

	/* Refresh display once */
	refresh_display();
  402932:	4b83      	ldr	r3, [pc, #524]	; (402b40 <main+0x250>)
  402934:	4798      	blx	r3

	/* Handle keypresses */
	while (1) {

		scanf("%c", (char *)&uc_key);
  402936:	1dfb      	adds	r3, r7, #7
  402938:	4882      	ldr	r0, [pc, #520]	; (402b44 <main+0x254>)
  40293a:	4619      	mov	r1, r3
  40293c:	4b82      	ldr	r3, [pc, #520]	; (402b48 <main+0x258>)
  40293e:	4798      	blx	r3

		/* Set time */
		if (uc_key == 't') {
  402940:	79fb      	ldrb	r3, [r7, #7]
  402942:	2b74      	cmp	r3, #116	; 0x74
  402944:	d142      	bne.n	4029cc <main+0xdc>
			gs_ul_state = STATE_SET_TIME;
  402946:	4b81      	ldr	r3, [pc, #516]	; (402b4c <main+0x25c>)
  402948:	2201      	movs	r2, #1
  40294a:	601a      	str	r2, [r3, #0]

			do {
				puts("\n\r\n\r Set time(hh:mm:ss): ");
  40294c:	4880      	ldr	r0, [pc, #512]	; (402b50 <main+0x260>)
  40294e:	4b74      	ldr	r3, [pc, #464]	; (402b20 <main+0x230>)
  402950:	4798      	blx	r3
			} while (get_new_time());
  402952:	4b80      	ldr	r3, [pc, #512]	; (402b54 <main+0x264>)
  402954:	4798      	blx	r3
  402956:	4603      	mov	r3, r0

		/* Set time */
		if (uc_key == 't') {
			gs_ul_state = STATE_SET_TIME;

			do {
  402958:	2b00      	cmp	r3, #0
  40295a:	bf14      	ite	ne
  40295c:	2301      	movne	r3, #1
  40295e:	2300      	moveq	r3, #0
  402960:	b2db      	uxtb	r3, r3
  402962:	2b00      	cmp	r3, #0
  402964:	d1f2      	bne.n	40294c <main+0x5c>
				puts("\n\r\n\r Set time(hh:mm:ss): ");
			} while (get_new_time());

			/* If valid input, none of the variables for time is 0xff. */
			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
  402966:	4b7c      	ldr	r3, [pc, #496]	; (402b58 <main+0x268>)
  402968:	681b      	ldr	r3, [r3, #0]
  40296a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40296e:	d01c      	beq.n	4029aa <main+0xba>
  402970:	4b7a      	ldr	r3, [pc, #488]	; (402b5c <main+0x26c>)
  402972:	789b      	ldrb	r3, [r3, #2]
  402974:	2b3a      	cmp	r3, #58	; 0x3a
  402976:	d118      	bne.n	4029aa <main+0xba>
					&& (gs_uc_rtc_time[5] == ':')) {
  402978:	4b78      	ldr	r3, [pc, #480]	; (402b5c <main+0x26c>)
  40297a:	795b      	ldrb	r3, [r3, #5]
  40297c:	2b3a      	cmp	r3, #58	; 0x3a
  40297e:	d114      	bne.n	4029aa <main+0xba>
				if (rtc_set_time(RTC, gs_ul_new_hour, gs_ul_new_minute,
						gs_ul_new_second)) {
  402980:	4b75      	ldr	r3, [pc, #468]	; (402b58 <main+0x268>)
  402982:	6819      	ldr	r1, [r3, #0]
  402984:	4b76      	ldr	r3, [pc, #472]	; (402b60 <main+0x270>)
  402986:	681a      	ldr	r2, [r3, #0]
  402988:	4b76      	ldr	r3, [pc, #472]	; (402b64 <main+0x274>)
  40298a:	681b      	ldr	r3, [r3, #0]
  40298c:	4865      	ldr	r0, [pc, #404]	; (402b24 <main+0x234>)
  40298e:	4c76      	ldr	r4, [pc, #472]	; (402b68 <main+0x278>)
  402990:	47a0      	blx	r4
  402992:	4603      	mov	r3, r0
			} while (get_new_time());

			/* If valid input, none of the variables for time is 0xff. */
			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
					&& (gs_uc_rtc_time[5] == ':')) {
				if (rtc_set_time(RTC, gs_ul_new_hour, gs_ul_new_minute,
  402994:	2b00      	cmp	r3, #0
  402996:	bf14      	ite	ne
  402998:	2301      	movne	r3, #1
  40299a:	2300      	moveq	r3, #0
  40299c:	b2db      	uxtb	r3, r3
  40299e:	2b00      	cmp	r3, #0
  4029a0:	d002      	beq.n	4029a8 <main+0xb8>
						gs_ul_new_second)) {
					puts("\n\r Time not set, invalid input!\r");
  4029a2:	4872      	ldr	r0, [pc, #456]	; (402b6c <main+0x27c>)
  4029a4:	4b5e      	ldr	r3, [pc, #376]	; (402b20 <main+0x230>)
  4029a6:	4798      	blx	r3
			} while (get_new_time());

			/* If valid input, none of the variables for time is 0xff. */
			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
					&& (gs_uc_rtc_time[5] == ':')) {
				if (rtc_set_time(RTC, gs_ul_new_hour, gs_ul_new_minute,
  4029a8:	e008      	b.n	4029bc <main+0xcc>
						gs_ul_new_second)) {
					puts("\n\r Time not set, invalid input!\r");
				}
			} else {
				gs_uc_rtc_time[2] = ':';
  4029aa:	4b6c      	ldr	r3, [pc, #432]	; (402b5c <main+0x26c>)
  4029ac:	223a      	movs	r2, #58	; 0x3a
  4029ae:	709a      	strb	r2, [r3, #2]
				gs_uc_rtc_time[5] = ':';
  4029b0:	4b6a      	ldr	r3, [pc, #424]	; (402b5c <main+0x26c>)
  4029b2:	223a      	movs	r2, #58	; 0x3a
  4029b4:	715a      	strb	r2, [r3, #5]
				puts("\n\r Time not set, invalid input!\r");
  4029b6:	486d      	ldr	r0, [pc, #436]	; (402b6c <main+0x27c>)
  4029b8:	4b59      	ldr	r3, [pc, #356]	; (402b20 <main+0x230>)
  4029ba:	4798      	blx	r3
			}

			gs_ul_state = STATE_MENU;
  4029bc:	4b63      	ldr	r3, [pc, #396]	; (402b4c <main+0x25c>)
  4029be:	2200      	movs	r2, #0
  4029c0:	601a      	str	r2, [r3, #0]
			gs_ul_menu_shown = 0;
  4029c2:	4b6b      	ldr	r3, [pc, #428]	; (402b70 <main+0x280>)
  4029c4:	2200      	movs	r2, #0
  4029c6:	601a      	str	r2, [r3, #0]
			refresh_display();
  4029c8:	4b5d      	ldr	r3, [pc, #372]	; (402b40 <main+0x250>)
  4029ca:	4798      	blx	r3
		}

		/* Set date */
		if (uc_key == 'd') {
  4029cc:	79fb      	ldrb	r3, [r7, #7]
  4029ce:	2b64      	cmp	r3, #100	; 0x64
  4029d0:	d153      	bne.n	402a7a <main+0x18a>
			gs_ul_state = STATE_SET_DATE;
  4029d2:	4b5e      	ldr	r3, [pc, #376]	; (402b4c <main+0x25c>)
  4029d4:	2202      	movs	r2, #2
  4029d6:	601a      	str	r2, [r3, #0]

			do {
				puts("\n\r\n\r Set date(mm/dd/yyyy): ");
  4029d8:	4866      	ldr	r0, [pc, #408]	; (402b74 <main+0x284>)
  4029da:	4b51      	ldr	r3, [pc, #324]	; (402b20 <main+0x230>)
  4029dc:	4798      	blx	r3
			} while (get_new_date());
  4029de:	4b66      	ldr	r3, [pc, #408]	; (402b78 <main+0x288>)
  4029e0:	4798      	blx	r3
  4029e2:	4603      	mov	r3, r0

		/* Set date */
		if (uc_key == 'd') {
			gs_ul_state = STATE_SET_DATE;

			do {
  4029e4:	2b00      	cmp	r3, #0
  4029e6:	bf14      	ite	ne
  4029e8:	2301      	movne	r3, #1
  4029ea:	2300      	moveq	r3, #0
  4029ec:	b2db      	uxtb	r3, r3
  4029ee:	2b00      	cmp	r3, #0
  4029f0:	d1f2      	bne.n	4029d8 <main+0xe8>
				puts("\n\r\n\r Set date(mm/dd/yyyy): ");
			} while (get_new_date());

			/* If valid input, none of the variables for date is 0xff(ff). */
			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
  4029f2:	4b62      	ldr	r3, [pc, #392]	; (402b7c <main+0x28c>)
  4029f4:	681b      	ldr	r3, [r3, #0]
  4029f6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4029fa:	d020      	beq.n	402a3e <main+0x14e>
  4029fc:	4b60      	ldr	r3, [pc, #384]	; (402b80 <main+0x290>)
  4029fe:	789b      	ldrb	r3, [r3, #2]
  402a00:	2b2f      	cmp	r3, #47	; 0x2f
  402a02:	d11c      	bne.n	402a3e <main+0x14e>
					&& (gs_uc_date[5] == '/')) {
  402a04:	4b5e      	ldr	r3, [pc, #376]	; (402b80 <main+0x290>)
  402a06:	795b      	ldrb	r3, [r3, #5]
  402a08:	2b2f      	cmp	r3, #47	; 0x2f
  402a0a:	d118      	bne.n	402a3e <main+0x14e>
				if (rtc_set_date(RTC, gs_ul_new_year, gs_ul_new_month,
						gs_ul_new_day, gs_ul_new_week)) {
  402a0c:	4b5b      	ldr	r3, [pc, #364]	; (402b7c <main+0x28c>)
  402a0e:	6819      	ldr	r1, [r3, #0]
  402a10:	4b5c      	ldr	r3, [pc, #368]	; (402b84 <main+0x294>)
  402a12:	681a      	ldr	r2, [r3, #0]
  402a14:	4b5c      	ldr	r3, [pc, #368]	; (402b88 <main+0x298>)
  402a16:	681c      	ldr	r4, [r3, #0]
  402a18:	4b5c      	ldr	r3, [pc, #368]	; (402b8c <main+0x29c>)
  402a1a:	681b      	ldr	r3, [r3, #0]
  402a1c:	9300      	str	r3, [sp, #0]
  402a1e:	4841      	ldr	r0, [pc, #260]	; (402b24 <main+0x234>)
  402a20:	4623      	mov	r3, r4
  402a22:	4c5b      	ldr	r4, [pc, #364]	; (402b90 <main+0x2a0>)
  402a24:	47a0      	blx	r4
  402a26:	4603      	mov	r3, r0
			} while (get_new_date());

			/* If valid input, none of the variables for date is 0xff(ff). */
			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
					&& (gs_uc_date[5] == '/')) {
				if (rtc_set_date(RTC, gs_ul_new_year, gs_ul_new_month,
  402a28:	2b00      	cmp	r3, #0
  402a2a:	bf14      	ite	ne
  402a2c:	2301      	movne	r3, #1
  402a2e:	2300      	moveq	r3, #0
  402a30:	b2db      	uxtb	r3, r3
  402a32:	2b00      	cmp	r3, #0
  402a34:	d002      	beq.n	402a3c <main+0x14c>
						gs_ul_new_day, gs_ul_new_week)) {
					puts("\n\r Date not set, invalid input!\r");
  402a36:	4857      	ldr	r0, [pc, #348]	; (402b94 <main+0x2a4>)
  402a38:	4b39      	ldr	r3, [pc, #228]	; (402b20 <main+0x230>)
  402a3a:	4798      	blx	r3
			} while (get_new_date());

			/* If valid input, none of the variables for date is 0xff(ff). */
			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
					&& (gs_uc_date[5] == '/')) {
				if (rtc_set_date(RTC, gs_ul_new_year, gs_ul_new_month,
  402a3c:	e008      	b.n	402a50 <main+0x160>
						gs_ul_new_day, gs_ul_new_week)) {
					puts("\n\r Date not set, invalid input!\r");
				}
			} else {
				gs_uc_date[2] = '/';
  402a3e:	4b50      	ldr	r3, [pc, #320]	; (402b80 <main+0x290>)
  402a40:	222f      	movs	r2, #47	; 0x2f
  402a42:	709a      	strb	r2, [r3, #2]
				gs_uc_date[5] = '/';
  402a44:	4b4e      	ldr	r3, [pc, #312]	; (402b80 <main+0x290>)
  402a46:	222f      	movs	r2, #47	; 0x2f
  402a48:	715a      	strb	r2, [r3, #5]
				puts("\n\r Time not set, invalid input!\r");
  402a4a:	4848      	ldr	r0, [pc, #288]	; (402b6c <main+0x27c>)
  402a4c:	4b34      	ldr	r3, [pc, #208]	; (402b20 <main+0x230>)
  402a4e:	4798      	blx	r3
			}

			/* Only 'mm/dd' is input. */
			if (gs_ul_new_month != 0xFFFFFFFF &&
  402a50:	4b4c      	ldr	r3, [pc, #304]	; (402b84 <main+0x294>)
  402a52:	681b      	ldr	r3, [r3, #0]
  402a54:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a58:	d007      	beq.n	402a6a <main+0x17a>
						gs_ul_new_year == 0xFFFFFFFF) {
  402a5a:	4b48      	ldr	r3, [pc, #288]	; (402b7c <main+0x28c>)
  402a5c:	681b      	ldr	r3, [r3, #0]
				gs_uc_date[5] = '/';
				puts("\n\r Time not set, invalid input!\r");
			}

			/* Only 'mm/dd' is input. */
			if (gs_ul_new_month != 0xFFFFFFFF &&
  402a5e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402a62:	d102      	bne.n	402a6a <main+0x17a>
						gs_ul_new_year == 0xFFFFFFFF) {
				puts("\n\r Not Set for no year field!\r");
  402a64:	484c      	ldr	r0, [pc, #304]	; (402b98 <main+0x2a8>)
  402a66:	4b2e      	ldr	r3, [pc, #184]	; (402b20 <main+0x230>)
  402a68:	4798      	blx	r3
			}

			gs_ul_state = STATE_MENU;
  402a6a:	4b38      	ldr	r3, [pc, #224]	; (402b4c <main+0x25c>)
  402a6c:	2200      	movs	r2, #0
  402a6e:	601a      	str	r2, [r3, #0]
			gs_ul_menu_shown = 0;
  402a70:	4b3f      	ldr	r3, [pc, #252]	; (402b70 <main+0x280>)
  402a72:	2200      	movs	r2, #0
  402a74:	601a      	str	r2, [r3, #0]
			refresh_display();
  402a76:	4b32      	ldr	r3, [pc, #200]	; (402b40 <main+0x250>)
  402a78:	4798      	blx	r3
		}

		/* Set time alarm */
		if (uc_key == 'i') {
  402a7a:	79fb      	ldrb	r3, [r7, #7]
  402a7c:	2b69      	cmp	r3, #105	; 0x69
  402a7e:	f040 80ad 	bne.w	402bdc <main+0x2ec>
			gs_ul_state = STATE_SET_TIME_ALARM;
  402a82:	4b32      	ldr	r3, [pc, #200]	; (402b4c <main+0x25c>)
  402a84:	2203      	movs	r2, #3
  402a86:	601a      	str	r2, [r3, #0]

			rtc_clear_date_alarm(RTC);
  402a88:	4826      	ldr	r0, [pc, #152]	; (402b24 <main+0x234>)
  402a8a:	4b44      	ldr	r3, [pc, #272]	; (402b9c <main+0x2ac>)
  402a8c:	4798      	blx	r3

			do {
				puts("\n\r\n\r Set time alarm(hh:mm:ss): ");
  402a8e:	4844      	ldr	r0, [pc, #272]	; (402ba0 <main+0x2b0>)
  402a90:	4b23      	ldr	r3, [pc, #140]	; (402b20 <main+0x230>)
  402a92:	4798      	blx	r3
			} while (get_new_time());
  402a94:	4b2f      	ldr	r3, [pc, #188]	; (402b54 <main+0x264>)
  402a96:	4798      	blx	r3
  402a98:	4603      	mov	r3, r0
		if (uc_key == 'i') {
			gs_ul_state = STATE_SET_TIME_ALARM;

			rtc_clear_date_alarm(RTC);

			do {
  402a9a:	2b00      	cmp	r3, #0
  402a9c:	bf14      	ite	ne
  402a9e:	2301      	movne	r3, #1
  402aa0:	2300      	moveq	r3, #0
  402aa2:	b2db      	uxtb	r3, r3
  402aa4:	2b00      	cmp	r3, #0
  402aa6:	d1f2      	bne.n	402a8e <main+0x19e>
				puts("\n\r\n\r Set time alarm(hh:mm:ss): ");
			} while (get_new_time());

			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
  402aa8:	4b2b      	ldr	r3, [pc, #172]	; (402b58 <main+0x268>)
  402aaa:	681b      	ldr	r3, [r3, #0]
  402aac:	f1b3 3fff 	cmp.w	r3, #4294967295
  402ab0:	f000 8080 	beq.w	402bb4 <main+0x2c4>
  402ab4:	4b29      	ldr	r3, [pc, #164]	; (402b5c <main+0x26c>)
  402ab6:	789b      	ldrb	r3, [r3, #2]
  402ab8:	2b3a      	cmp	r3, #58	; 0x3a
  402aba:	d17b      	bne.n	402bb4 <main+0x2c4>
					&& (gs_uc_rtc_time[5] == ':')) {
  402abc:	4b27      	ldr	r3, [pc, #156]	; (402b5c <main+0x26c>)
  402abe:	795b      	ldrb	r3, [r3, #5]
  402ac0:	2b3a      	cmp	r3, #58	; 0x3a
  402ac2:	d177      	bne.n	402bb4 <main+0x2c4>
				if (rtc_set_time_alarm(RTC, 1, gs_ul_new_hour,
						1, gs_ul_new_minute, 1, gs_ul_new_second)) {
  402ac4:	4b24      	ldr	r3, [pc, #144]	; (402b58 <main+0x268>)
  402ac6:	681c      	ldr	r4, [r3, #0]
  402ac8:	4b25      	ldr	r3, [pc, #148]	; (402b60 <main+0x270>)
  402aca:	681a      	ldr	r2, [r3, #0]
  402acc:	4b25      	ldr	r3, [pc, #148]	; (402b64 <main+0x274>)
  402ace:	681b      	ldr	r3, [r3, #0]
  402ad0:	9200      	str	r2, [sp, #0]
  402ad2:	2201      	movs	r2, #1
  402ad4:	9201      	str	r2, [sp, #4]
  402ad6:	9302      	str	r3, [sp, #8]
  402ad8:	4812      	ldr	r0, [pc, #72]	; (402b24 <main+0x234>)
  402ada:	2101      	movs	r1, #1
  402adc:	4622      	mov	r2, r4
  402ade:	2301      	movs	r3, #1
  402ae0:	4c30      	ldr	r4, [pc, #192]	; (402ba4 <main+0x2b4>)
  402ae2:	47a0      	blx	r4
  402ae4:	4603      	mov	r3, r0
				puts("\n\r\n\r Set time alarm(hh:mm:ss): ");
			} while (get_new_time());

			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
					&& (gs_uc_rtc_time[5] == ':')) {
				if (rtc_set_time_alarm(RTC, 1, gs_ul_new_hour,
  402ae6:	2b00      	cmp	r3, #0
  402ae8:	bf14      	ite	ne
  402aea:	2301      	movne	r3, #1
  402aec:	2300      	moveq	r3, #0
  402aee:	b2db      	uxtb	r3, r3
  402af0:	2b00      	cmp	r3, #0
  402af2:	d003      	beq.n	402afc <main+0x20c>
						1, gs_ul_new_minute, 1, gs_ul_new_second)) {
					puts("\n\r Time alarm not set, invalid input!\r");
  402af4:	482c      	ldr	r0, [pc, #176]	; (402ba8 <main+0x2b8>)
  402af6:	4b0a      	ldr	r3, [pc, #40]	; (402b20 <main+0x230>)
  402af8:	4798      	blx	r3
				puts("\n\r\n\r Set time alarm(hh:mm:ss): ");
			} while (get_new_time());

			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
					&& (gs_uc_rtc_time[5] == ':')) {
				if (rtc_set_time_alarm(RTC, 1, gs_ul_new_hour,
  402afa:	e064      	b.n	402bc6 <main+0x2d6>
						1, gs_ul_new_minute, 1, gs_ul_new_second)) {
					puts("\n\r Time alarm not set, invalid input!\r");
				} else {
					printf("\n\r Time alarm is set at %02u:%02u:%02u!",
						(unsigned int)gs_ul_new_hour, (unsigned int)gs_ul_new_minute,
						(unsigned int)gs_ul_new_second);
  402afc:	4b16      	ldr	r3, [pc, #88]	; (402b58 <main+0x268>)
  402afe:	6819      	ldr	r1, [r3, #0]
  402b00:	4b17      	ldr	r3, [pc, #92]	; (402b60 <main+0x270>)
  402b02:	681a      	ldr	r2, [r3, #0]
  402b04:	4b17      	ldr	r3, [pc, #92]	; (402b64 <main+0x274>)
  402b06:	681b      	ldr	r3, [r3, #0]
  402b08:	4828      	ldr	r0, [pc, #160]	; (402bac <main+0x2bc>)
  402b0a:	4c29      	ldr	r4, [pc, #164]	; (402bb0 <main+0x2c0>)
  402b0c:	47a0      	blx	r4
				puts("\n\r\n\r Set time alarm(hh:mm:ss): ");
			} while (get_new_time());

			if (gs_ul_new_hour != 0xFFFFFFFF && (gs_uc_rtc_time[2] == ':')
					&& (gs_uc_rtc_time[5] == ':')) {
				if (rtc_set_time_alarm(RTC, 1, gs_ul_new_hour,
  402b0e:	e05a      	b.n	402bc6 <main+0x2d6>
  402b10:	00400405 	.word	0x00400405
  402b14:	0040053d 	.word	0x0040053d
  402b18:	00402345 	.word	0x00402345
  402b1c:	0040d100 	.word	0x0040d100
  402b20:	00402ed5 	.word	0x00402ed5
  402b24:	400e1460 	.word	0x400e1460
  402b28:	00400ee9 	.word	0x00400ee9
  402b2c:	00401ed5 	.word	0x00401ed5
  402b30:	00401f09 	.word	0x00401f09
  402b34:	00401f3d 	.word	0x00401f3d
  402b38:	00401ea5 	.word	0x00401ea5
  402b3c:	00400f1d 	.word	0x00400f1d
  402b40:	0040276d 	.word	0x0040276d
  402b44:	0040d008 	.word	0x0040d008
  402b48:	00402ee5 	.word	0x00402ee5
  402b4c:	20000974 	.word	0x20000974
  402b50:	0040d150 	.word	0x0040d150
  402b54:	00402395 	.word	0x00402395
  402b58:	20000978 	.word	0x20000978
  402b5c:	20000004 	.word	0x20000004
  402b60:	2000097c 	.word	0x2000097c
  402b64:	20000980 	.word	0x20000980
  402b68:	00401019 	.word	0x00401019
  402b6c:	0040d16c 	.word	0x0040d16c
  402b70:	20000998 	.word	0x20000998
  402b74:	0040d190 	.word	0x0040d190
  402b78:	004025a5 	.word	0x004025a5
  402b7c:	20000984 	.word	0x20000984
  402b80:	20000010 	.word	0x20000010
  402b84:	20000988 	.word	0x20000988
  402b88:	2000098c 	.word	0x2000098c
  402b8c:	20000990 	.word	0x20000990
  402b90:	00401309 	.word	0x00401309
  402b94:	0040d1ac 	.word	0x0040d1ac
  402b98:	0040d1d0 	.word	0x0040d1d0
  402b9c:	0040150d 	.word	0x0040150d
  402ba0:	0040d1f0 	.word	0x0040d1f0
  402ba4:	00401121 	.word	0x00401121
  402ba8:	0040d210 	.word	0x0040d210
  402bac:	0040d238 	.word	0x0040d238
  402bb0:	00402e3d 	.word	0x00402e3d
					printf("\n\r Time alarm is set at %02u:%02u:%02u!",
						(unsigned int)gs_ul_new_hour, (unsigned int)gs_ul_new_minute,
						(unsigned int)gs_ul_new_second);
				}
			} else {
				gs_uc_rtc_time[2] = ':';
  402bb4:	4b4f      	ldr	r3, [pc, #316]	; (402cf4 <main+0x404>)
  402bb6:	223a      	movs	r2, #58	; 0x3a
  402bb8:	709a      	strb	r2, [r3, #2]
				gs_uc_rtc_time[5] = ':';
  402bba:	4b4e      	ldr	r3, [pc, #312]	; (402cf4 <main+0x404>)
  402bbc:	223a      	movs	r2, #58	; 0x3a
  402bbe:	715a      	strb	r2, [r3, #5]
				puts("\n\r Time not set, invalid input!\r");
  402bc0:	484d      	ldr	r0, [pc, #308]	; (402cf8 <main+0x408>)
  402bc2:	4b4e      	ldr	r3, [pc, #312]	; (402cfc <main+0x40c>)
  402bc4:	4798      	blx	r3
			}
			gs_ul_state = STATE_MENU;
  402bc6:	4b4e      	ldr	r3, [pc, #312]	; (402d00 <main+0x410>)
  402bc8:	2200      	movs	r2, #0
  402bca:	601a      	str	r2, [r3, #0]
			gs_ul_menu_shown = 0;
  402bcc:	4b4d      	ldr	r3, [pc, #308]	; (402d04 <main+0x414>)
  402bce:	2200      	movs	r2, #0
  402bd0:	601a      	str	r2, [r3, #0]
			gs_ul_alarm_triggered = 0;
  402bd2:	4b4d      	ldr	r3, [pc, #308]	; (402d08 <main+0x418>)
  402bd4:	2200      	movs	r2, #0
  402bd6:	601a      	str	r2, [r3, #0]
			refresh_display();
  402bd8:	4b4c      	ldr	r3, [pc, #304]	; (402d0c <main+0x41c>)
  402bda:	4798      	blx	r3
		}

		/* Set date alarm */
		if (uc_key == 'm') {
  402bdc:	79fb      	ldrb	r3, [r7, #7]
  402bde:	2b6d      	cmp	r3, #109	; 0x6d
  402be0:	d153      	bne.n	402c8a <main+0x39a>
			gs_ul_state = STATE_SET_DATE_ALARM;
  402be2:	4b47      	ldr	r3, [pc, #284]	; (402d00 <main+0x410>)
  402be4:	2204      	movs	r2, #4
  402be6:	601a      	str	r2, [r3, #0]

			rtc_clear_time_alarm(RTC);
  402be8:	4849      	ldr	r0, [pc, #292]	; (402d10 <main+0x420>)
  402bea:	4b4a      	ldr	r3, [pc, #296]	; (402d14 <main+0x424>)
  402bec:	4798      	blx	r3

			do {
				puts("\n\r\n\r Set date alarm(mm/dd/yyyy): ");
  402bee:	484a      	ldr	r0, [pc, #296]	; (402d18 <main+0x428>)
  402bf0:	4b42      	ldr	r3, [pc, #264]	; (402cfc <main+0x40c>)
  402bf2:	4798      	blx	r3
			} while (get_new_date());
  402bf4:	4b49      	ldr	r3, [pc, #292]	; (402d1c <main+0x42c>)
  402bf6:	4798      	blx	r3
  402bf8:	4603      	mov	r3, r0
		if (uc_key == 'm') {
			gs_ul_state = STATE_SET_DATE_ALARM;

			rtc_clear_time_alarm(RTC);

			do {
  402bfa:	2b00      	cmp	r3, #0
  402bfc:	bf14      	ite	ne
  402bfe:	2301      	movne	r3, #1
  402c00:	2300      	moveq	r3, #0
  402c02:	b2db      	uxtb	r3, r3
  402c04:	2b00      	cmp	r3, #0
  402c06:	d1f2      	bne.n	402bee <main+0x2fe>
				puts("\n\r\n\r Set date alarm(mm/dd/yyyy): ");
			} while (get_new_date());

			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
  402c08:	4b45      	ldr	r3, [pc, #276]	; (402d20 <main+0x430>)
  402c0a:	681b      	ldr	r3, [r3, #0]
  402c0c:	f1b3 3fff 	cmp.w	r3, #4294967295
  402c10:	d027      	beq.n	402c62 <main+0x372>
  402c12:	4b44      	ldr	r3, [pc, #272]	; (402d24 <main+0x434>)
  402c14:	789b      	ldrb	r3, [r3, #2]
  402c16:	2b2f      	cmp	r3, #47	; 0x2f
  402c18:	d123      	bne.n	402c62 <main+0x372>
					&& (gs_uc_date[5] == '/')) {
  402c1a:	4b42      	ldr	r3, [pc, #264]	; (402d24 <main+0x434>)
  402c1c:	795b      	ldrb	r3, [r3, #5]
  402c1e:	2b2f      	cmp	r3, #47	; 0x2f
  402c20:	d11f      	bne.n	402c62 <main+0x372>
				if (rtc_set_date_alarm(RTC, 1, gs_ul_new_month, 1,
						gs_ul_new_day)) {
  402c22:	4b41      	ldr	r3, [pc, #260]	; (402d28 <main+0x438>)
  402c24:	681a      	ldr	r2, [r3, #0]
  402c26:	4b41      	ldr	r3, [pc, #260]	; (402d2c <main+0x43c>)
  402c28:	681b      	ldr	r3, [r3, #0]
  402c2a:	9300      	str	r3, [sp, #0]
  402c2c:	4838      	ldr	r0, [pc, #224]	; (402d10 <main+0x420>)
  402c2e:	2101      	movs	r1, #1
  402c30:	2301      	movs	r3, #1
  402c32:	4c3f      	ldr	r4, [pc, #252]	; (402d30 <main+0x440>)
  402c34:	47a0      	blx	r4
  402c36:	4603      	mov	r3, r0
				puts("\n\r\n\r Set date alarm(mm/dd/yyyy): ");
			} while (get_new_date());

			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
					&& (gs_uc_date[5] == '/')) {
				if (rtc_set_date_alarm(RTC, 1, gs_ul_new_month, 1,
  402c38:	2b00      	cmp	r3, #0
  402c3a:	bf14      	ite	ne
  402c3c:	2301      	movne	r3, #1
  402c3e:	2300      	moveq	r3, #0
  402c40:	b2db      	uxtb	r3, r3
  402c42:	2b00      	cmp	r3, #0
  402c44:	d003      	beq.n	402c4e <main+0x35e>
						gs_ul_new_day)) {
					puts("\n\r Date alarm not set, invalid input!\r");
  402c46:	483b      	ldr	r0, [pc, #236]	; (402d34 <main+0x444>)
  402c48:	4b2c      	ldr	r3, [pc, #176]	; (402cfc <main+0x40c>)
  402c4a:	4798      	blx	r3
				puts("\n\r\n\r Set date alarm(mm/dd/yyyy): ");
			} while (get_new_date());

			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
					&& (gs_uc_date[5] == '/')) {
				if (rtc_set_date_alarm(RTC, 1, gs_ul_new_month, 1,
  402c4c:	e012      	b.n	402c74 <main+0x384>
						gs_ul_new_day)) {
					puts("\n\r Date alarm not set, invalid input!\r");
				} else {
					printf("\n\r Date alarm is set on %02u/%02u/%4u!",
							(unsigned int)gs_ul_new_month, (unsigned int)gs_ul_new_day,
							(unsigned int)gs_ul_new_year);
  402c4e:	4b36      	ldr	r3, [pc, #216]	; (402d28 <main+0x438>)
  402c50:	6819      	ldr	r1, [r3, #0]
  402c52:	4b36      	ldr	r3, [pc, #216]	; (402d2c <main+0x43c>)
  402c54:	681a      	ldr	r2, [r3, #0]
  402c56:	4b32      	ldr	r3, [pc, #200]	; (402d20 <main+0x430>)
  402c58:	681b      	ldr	r3, [r3, #0]
  402c5a:	4837      	ldr	r0, [pc, #220]	; (402d38 <main+0x448>)
  402c5c:	4c37      	ldr	r4, [pc, #220]	; (402d3c <main+0x44c>)
  402c5e:	47a0      	blx	r4
				puts("\n\r\n\r Set date alarm(mm/dd/yyyy): ");
			} while (get_new_date());

			if (gs_ul_new_year != 0xFFFFFFFF && (gs_uc_date[2] == '/')
					&& (gs_uc_date[5] == '/')) {
				if (rtc_set_date_alarm(RTC, 1, gs_ul_new_month, 1,
  402c60:	e008      	b.n	402c74 <main+0x384>
					printf("\n\r Date alarm is set on %02u/%02u/%4u!",
							(unsigned int)gs_ul_new_month, (unsigned int)gs_ul_new_day,
							(unsigned int)gs_ul_new_year);
				}
			} else {
				gs_uc_date[2] = '/';
  402c62:	4b30      	ldr	r3, [pc, #192]	; (402d24 <main+0x434>)
  402c64:	222f      	movs	r2, #47	; 0x2f
  402c66:	709a      	strb	r2, [r3, #2]
				gs_uc_date[5] = '/';
  402c68:	4b2e      	ldr	r3, [pc, #184]	; (402d24 <main+0x434>)
  402c6a:	222f      	movs	r2, #47	; 0x2f
  402c6c:	715a      	strb	r2, [r3, #5]
				puts("\n\r Date alarm not set, invalid input!\r");
  402c6e:	4831      	ldr	r0, [pc, #196]	; (402d34 <main+0x444>)
  402c70:	4b22      	ldr	r3, [pc, #136]	; (402cfc <main+0x40c>)
  402c72:	4798      	blx	r3
			}
			gs_ul_state = STATE_MENU;
  402c74:	4b22      	ldr	r3, [pc, #136]	; (402d00 <main+0x410>)
  402c76:	2200      	movs	r2, #0
  402c78:	601a      	str	r2, [r3, #0]
			gs_ul_menu_shown = 0;
  402c7a:	4b22      	ldr	r3, [pc, #136]	; (402d04 <main+0x414>)
  402c7c:	2200      	movs	r2, #0
  402c7e:	601a      	str	r2, [r3, #0]
			gs_ul_alarm_triggered = 0;
  402c80:	4b21      	ldr	r3, [pc, #132]	; (402d08 <main+0x418>)
  402c82:	2200      	movs	r2, #0
  402c84:	601a      	str	r2, [r3, #0]
			refresh_display();
  402c86:	4b21      	ldr	r3, [pc, #132]	; (402d0c <main+0x41c>)
  402c88:	4798      	blx	r3
		}

#if ((SAM3S8) || (SAM3SD8) || (SAM4S) || (SAM4C) || (SAM4CP) || (SAM4CM) || (SAMV71)|| (SAMV70) || (SAME70) || (SAMS70))
		/* Generate Waveform */
		if (uc_key == 'w') {
  402c8a:	79fb      	ldrb	r3, [r7, #7]
  402c8c:	2b77      	cmp	r3, #119	; 0x77
  402c8e:	d125      	bne.n	402cdc <main+0x3ec>
			gs_ul_state = STATE_WAVEFORM;
  402c90:	4b1b      	ldr	r3, [pc, #108]	; (402d00 <main+0x410>)
  402c92:	2205      	movs	r2, #5
  402c94:	601a      	str	r2, [r3, #0]
					"  3 - 64 Hz square wave\n\r"
					"  4 - 512 Hz square wave\n\r"
					"  5 - Toggles when alarm flag rise\n\r"
					"  6 - Copy of the alarm flag\n\r"
					"  7 - Duty cycle programmable pulse\n\r"
					"  8 - Quit\r");
  402c96:	482a      	ldr	r0, [pc, #168]	; (402d40 <main+0x450>)
  402c98:	4b18      	ldr	r3, [pc, #96]	; (402cfc <main+0x40c>)
  402c9a:	4798      	blx	r3

			while (1) {
				scanf("%c", (char *)&uc_key);
  402c9c:	1dfb      	adds	r3, r7, #7
  402c9e:	4829      	ldr	r0, [pc, #164]	; (402d44 <main+0x454>)
  402ca0:	4619      	mov	r1, r3
  402ca2:	4b29      	ldr	r3, [pc, #164]	; (402d48 <main+0x458>)
  402ca4:	4798      	blx	r3

				if ((uc_key >= '0') && (uc_key <= '7')) {
  402ca6:	79fb      	ldrb	r3, [r7, #7]
  402ca8:	2b2f      	cmp	r3, #47	; 0x2f
  402caa:	d909      	bls.n	402cc0 <main+0x3d0>
  402cac:	79fb      	ldrb	r3, [r7, #7]
  402cae:	2b37      	cmp	r3, #55	; 0x37
  402cb0:	d806      	bhi.n	402cc0 <main+0x3d0>
					rtc_set_waveform(RTC, 0, char_to_digit(uc_key));
  402cb2:	79fb      	ldrb	r3, [r7, #7]
  402cb4:	3b30      	subs	r3, #48	; 0x30
  402cb6:	4816      	ldr	r0, [pc, #88]	; (402d10 <main+0x420>)
  402cb8:	2100      	movs	r1, #0
  402cba:	461a      	mov	r2, r3
  402cbc:	4b23      	ldr	r3, [pc, #140]	; (402d4c <main+0x45c>)
  402cbe:	4798      	blx	r3
				}

				if (uc_key == '8') {
  402cc0:	79fb      	ldrb	r3, [r7, #7]
  402cc2:	2b38      	cmp	r3, #56	; 0x38
  402cc4:	d109      	bne.n	402cda <main+0x3ea>
					gs_ul_state = STATE_MENU;
  402cc6:	4b0e      	ldr	r3, [pc, #56]	; (402d00 <main+0x410>)
  402cc8:	2200      	movs	r2, #0
  402cca:	601a      	str	r2, [r3, #0]
					gs_ul_menu_shown = 0;
  402ccc:	4b0d      	ldr	r3, [pc, #52]	; (402d04 <main+0x414>)
  402cce:	2200      	movs	r2, #0
  402cd0:	601a      	str	r2, [r3, #0]
					refresh_display();
  402cd2:	4b0e      	ldr	r3, [pc, #56]	; (402d0c <main+0x41c>)
  402cd4:	4798      	blx	r3
					break;
  402cd6:	bf00      	nop
  402cd8:	e000      	b.n	402cdc <main+0x3ec>
			refresh_display();
		}

#if ((SAM3S8) || (SAM3SD8) || (SAM4S) || (SAM4C) || (SAM4CP) || (SAM4CM) || (SAMV71)|| (SAMV70) || (SAME70) || (SAMS70))
		/* Generate Waveform */
		if (uc_key == 'w') {
  402cda:	e7df      	b.n	402c9c <main+0x3ac>
				}
			}
		}
#endif
		/* Clear trigger flag */
		if (uc_key == 'c') {
  402cdc:	79fb      	ldrb	r3, [r7, #7]
  402cde:	2b63      	cmp	r3, #99	; 0x63
  402ce0:	d107      	bne.n	402cf2 <main+0x402>
			gs_ul_alarm_triggered = 0;
  402ce2:	4b09      	ldr	r3, [pc, #36]	; (402d08 <main+0x418>)
  402ce4:	2200      	movs	r2, #0
  402ce6:	601a      	str	r2, [r3, #0]
			gs_ul_menu_shown = 0;
  402ce8:	4b06      	ldr	r3, [pc, #24]	; (402d04 <main+0x414>)
  402cea:	2200      	movs	r2, #0
  402cec:	601a      	str	r2, [r3, #0]
			refresh_display();
  402cee:	4b07      	ldr	r3, [pc, #28]	; (402d0c <main+0x41c>)
  402cf0:	4798      	blx	r3
		}

	}
  402cf2:	e620      	b.n	402936 <main+0x46>
  402cf4:	20000004 	.word	0x20000004
  402cf8:	0040d16c 	.word	0x0040d16c
  402cfc:	00402ed5 	.word	0x00402ed5
  402d00:	20000974 	.word	0x20000974
  402d04:	20000998 	.word	0x20000998
  402d08:	20000994 	.word	0x20000994
  402d0c:	0040276d 	.word	0x0040276d
  402d10:	400e1460 	.word	0x400e1460
  402d14:	004014f5 	.word	0x004014f5
  402d18:	0040d260 	.word	0x0040d260
  402d1c:	004025a5 	.word	0x004025a5
  402d20:	20000984 	.word	0x20000984
  402d24:	20000010 	.word	0x20000010
  402d28:	20000988 	.word	0x20000988
  402d2c:	2000098c 	.word	0x2000098c
  402d30:	00401445 	.word	0x00401445
  402d34:	0040d284 	.word	0x0040d284
  402d38:	0040d2ac 	.word	0x0040d2ac
  402d3c:	00402e3d 	.word	0x00402e3d
  402d40:	0040d2d4 	.word	0x0040d2d4
  402d44:	0040d008 	.word	0x0040d008
  402d48:	00402ee5 	.word	0x00402ee5
  402d4c:	0040155d 	.word	0x0040155d

00402d50 <__libc_init_array>:
  402d50:	b570      	push	{r4, r5, r6, lr}
  402d52:	4e0f      	ldr	r6, [pc, #60]	; (402d90 <__libc_init_array+0x40>)
  402d54:	4d0f      	ldr	r5, [pc, #60]	; (402d94 <__libc_init_array+0x44>)
  402d56:	1b76      	subs	r6, r6, r5
  402d58:	10b6      	asrs	r6, r6, #2
  402d5a:	bf18      	it	ne
  402d5c:	2400      	movne	r4, #0
  402d5e:	d005      	beq.n	402d6c <__libc_init_array+0x1c>
  402d60:	3401      	adds	r4, #1
  402d62:	f855 3b04 	ldr.w	r3, [r5], #4
  402d66:	4798      	blx	r3
  402d68:	42a6      	cmp	r6, r4
  402d6a:	d1f9      	bne.n	402d60 <__libc_init_array+0x10>
  402d6c:	4e0a      	ldr	r6, [pc, #40]	; (402d98 <__libc_init_array+0x48>)
  402d6e:	4d0b      	ldr	r5, [pc, #44]	; (402d9c <__libc_init_array+0x4c>)
  402d70:	1b76      	subs	r6, r6, r5
  402d72:	f00a fd49 	bl	40d808 <_init>
  402d76:	10b6      	asrs	r6, r6, #2
  402d78:	bf18      	it	ne
  402d7a:	2400      	movne	r4, #0
  402d7c:	d006      	beq.n	402d8c <__libc_init_array+0x3c>
  402d7e:	3401      	adds	r4, #1
  402d80:	f855 3b04 	ldr.w	r3, [r5], #4
  402d84:	4798      	blx	r3
  402d86:	42a6      	cmp	r6, r4
  402d88:	d1f9      	bne.n	402d7e <__libc_init_array+0x2e>
  402d8a:	bd70      	pop	{r4, r5, r6, pc}
  402d8c:	bd70      	pop	{r4, r5, r6, pc}
  402d8e:	bf00      	nop
  402d90:	0040d814 	.word	0x0040d814
  402d94:	0040d814 	.word	0x0040d814
  402d98:	0040d81c 	.word	0x0040d81c
  402d9c:	0040d814 	.word	0x0040d814

00402da0 <memset>:
  402da0:	b470      	push	{r4, r5, r6}
  402da2:	0784      	lsls	r4, r0, #30
  402da4:	d046      	beq.n	402e34 <memset+0x94>
  402da6:	1e54      	subs	r4, r2, #1
  402da8:	2a00      	cmp	r2, #0
  402daa:	d041      	beq.n	402e30 <memset+0x90>
  402dac:	b2cd      	uxtb	r5, r1
  402dae:	4603      	mov	r3, r0
  402db0:	e002      	b.n	402db8 <memset+0x18>
  402db2:	1e62      	subs	r2, r4, #1
  402db4:	b3e4      	cbz	r4, 402e30 <memset+0x90>
  402db6:	4614      	mov	r4, r2
  402db8:	f803 5b01 	strb.w	r5, [r3], #1
  402dbc:	079a      	lsls	r2, r3, #30
  402dbe:	d1f8      	bne.n	402db2 <memset+0x12>
  402dc0:	2c03      	cmp	r4, #3
  402dc2:	d92e      	bls.n	402e22 <memset+0x82>
  402dc4:	b2cd      	uxtb	r5, r1
  402dc6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402dca:	2c0f      	cmp	r4, #15
  402dcc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402dd0:	d919      	bls.n	402e06 <memset+0x66>
  402dd2:	f103 0210 	add.w	r2, r3, #16
  402dd6:	4626      	mov	r6, r4
  402dd8:	3e10      	subs	r6, #16
  402dda:	2e0f      	cmp	r6, #15
  402ddc:	f842 5c10 	str.w	r5, [r2, #-16]
  402de0:	f842 5c0c 	str.w	r5, [r2, #-12]
  402de4:	f842 5c08 	str.w	r5, [r2, #-8]
  402de8:	f842 5c04 	str.w	r5, [r2, #-4]
  402dec:	f102 0210 	add.w	r2, r2, #16
  402df0:	d8f2      	bhi.n	402dd8 <memset+0x38>
  402df2:	f1a4 0210 	sub.w	r2, r4, #16
  402df6:	f022 020f 	bic.w	r2, r2, #15
  402dfa:	f004 040f 	and.w	r4, r4, #15
  402dfe:	3210      	adds	r2, #16
  402e00:	2c03      	cmp	r4, #3
  402e02:	4413      	add	r3, r2
  402e04:	d90d      	bls.n	402e22 <memset+0x82>
  402e06:	461e      	mov	r6, r3
  402e08:	4622      	mov	r2, r4
  402e0a:	3a04      	subs	r2, #4
  402e0c:	2a03      	cmp	r2, #3
  402e0e:	f846 5b04 	str.w	r5, [r6], #4
  402e12:	d8fa      	bhi.n	402e0a <memset+0x6a>
  402e14:	1f22      	subs	r2, r4, #4
  402e16:	f022 0203 	bic.w	r2, r2, #3
  402e1a:	3204      	adds	r2, #4
  402e1c:	4413      	add	r3, r2
  402e1e:	f004 0403 	and.w	r4, r4, #3
  402e22:	b12c      	cbz	r4, 402e30 <memset+0x90>
  402e24:	b2c9      	uxtb	r1, r1
  402e26:	441c      	add	r4, r3
  402e28:	f803 1b01 	strb.w	r1, [r3], #1
  402e2c:	42a3      	cmp	r3, r4
  402e2e:	d1fb      	bne.n	402e28 <memset+0x88>
  402e30:	bc70      	pop	{r4, r5, r6}
  402e32:	4770      	bx	lr
  402e34:	4614      	mov	r4, r2
  402e36:	4603      	mov	r3, r0
  402e38:	e7c2      	b.n	402dc0 <memset+0x20>
  402e3a:	bf00      	nop

00402e3c <printf>:
  402e3c:	b40f      	push	{r0, r1, r2, r3}
  402e3e:	b500      	push	{lr}
  402e40:	4907      	ldr	r1, [pc, #28]	; (402e60 <printf+0x24>)
  402e42:	b083      	sub	sp, #12
  402e44:	ab04      	add	r3, sp, #16
  402e46:	6808      	ldr	r0, [r1, #0]
  402e48:	f853 2b04 	ldr.w	r2, [r3], #4
  402e4c:	6881      	ldr	r1, [r0, #8]
  402e4e:	9301      	str	r3, [sp, #4]
  402e50:	f000 f956 	bl	403100 <_vfprintf_r>
  402e54:	b003      	add	sp, #12
  402e56:	f85d eb04 	ldr.w	lr, [sp], #4
  402e5a:	b004      	add	sp, #16
  402e5c:	4770      	bx	lr
  402e5e:	bf00      	nop
  402e60:	20000460 	.word	0x20000460

00402e64 <putchar>:
  402e64:	4b03      	ldr	r3, [pc, #12]	; (402e74 <putchar+0x10>)
  402e66:	681b      	ldr	r3, [r3, #0]
  402e68:	4601      	mov	r1, r0
  402e6a:	689a      	ldr	r2, [r3, #8]
  402e6c:	4618      	mov	r0, r3
  402e6e:	f005 b9a3 	b.w	4081b8 <_putc_r>
  402e72:	bf00      	nop
  402e74:	20000460 	.word	0x20000460

00402e78 <_puts_r>:
  402e78:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e7a:	4604      	mov	r4, r0
  402e7c:	b089      	sub	sp, #36	; 0x24
  402e7e:	4608      	mov	r0, r1
  402e80:	460d      	mov	r5, r1
  402e82:	f000 f8c7 	bl	403014 <strlen>
  402e86:	68a3      	ldr	r3, [r4, #8]
  402e88:	4f11      	ldr	r7, [pc, #68]	; (402ed0 <_puts_r+0x58>)
  402e8a:	899a      	ldrh	r2, [r3, #12]
  402e8c:	9504      	str	r5, [sp, #16]
  402e8e:	2102      	movs	r1, #2
  402e90:	f100 0e01 	add.w	lr, r0, #1
  402e94:	2601      	movs	r6, #1
  402e96:	ad04      	add	r5, sp, #16
  402e98:	9102      	str	r1, [sp, #8]
  402e9a:	0491      	lsls	r1, r2, #18
  402e9c:	9005      	str	r0, [sp, #20]
  402e9e:	f8cd e00c 	str.w	lr, [sp, #12]
  402ea2:	9706      	str	r7, [sp, #24]
  402ea4:	9607      	str	r6, [sp, #28]
  402ea6:	9501      	str	r5, [sp, #4]
  402ea8:	d406      	bmi.n	402eb8 <_puts_r+0x40>
  402eaa:	6e59      	ldr	r1, [r3, #100]	; 0x64
  402eac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  402eb0:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  402eb4:	819a      	strh	r2, [r3, #12]
  402eb6:	6659      	str	r1, [r3, #100]	; 0x64
  402eb8:	4620      	mov	r0, r4
  402eba:	4619      	mov	r1, r3
  402ebc:	aa01      	add	r2, sp, #4
  402ebe:	f003 fea7 	bl	406c10 <__sfvwrite_r>
  402ec2:	2800      	cmp	r0, #0
  402ec4:	bf14      	ite	ne
  402ec6:	f04f 30ff 	movne.w	r0, #4294967295
  402eca:	200a      	moveq	r0, #10
  402ecc:	b009      	add	sp, #36	; 0x24
  402ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ed0:	0040d3d0 	.word	0x0040d3d0

00402ed4 <puts>:
  402ed4:	4b02      	ldr	r3, [pc, #8]	; (402ee0 <puts+0xc>)
  402ed6:	4601      	mov	r1, r0
  402ed8:	6818      	ldr	r0, [r3, #0]
  402eda:	f7ff bfcd 	b.w	402e78 <_puts_r>
  402ede:	bf00      	nop
  402ee0:	20000460 	.word	0x20000460

00402ee4 <scanf>:
  402ee4:	b40f      	push	{r0, r1, r2, r3}
  402ee6:	b500      	push	{lr}
  402ee8:	4907      	ldr	r1, [pc, #28]	; (402f08 <scanf+0x24>)
  402eea:	b083      	sub	sp, #12
  402eec:	ab04      	add	r3, sp, #16
  402eee:	6808      	ldr	r0, [r1, #0]
  402ef0:	f853 2b04 	ldr.w	r2, [r3], #4
  402ef4:	6841      	ldr	r1, [r0, #4]
  402ef6:	9301      	str	r3, [sp, #4]
  402ef8:	f002 fa58 	bl	4053ac <_vfscanf_r>
  402efc:	b003      	add	sp, #12
  402efe:	f85d eb04 	ldr.w	lr, [sp], #4
  402f02:	b004      	add	sp, #16
  402f04:	4770      	bx	lr
  402f06:	bf00      	nop
  402f08:	20000460 	.word	0x20000460

00402f0c <setbuf>:
  402f0c:	2900      	cmp	r1, #0
  402f0e:	bf0c      	ite	eq
  402f10:	2202      	moveq	r2, #2
  402f12:	2200      	movne	r2, #0
  402f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402f18:	f000 b800 	b.w	402f1c <setvbuf>

00402f1c <setvbuf>:
  402f1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402f20:	4c3a      	ldr	r4, [pc, #232]	; (40300c <setvbuf+0xf0>)
  402f22:	6826      	ldr	r6, [r4, #0]
  402f24:	460d      	mov	r5, r1
  402f26:	4604      	mov	r4, r0
  402f28:	4690      	mov	r8, r2
  402f2a:	461f      	mov	r7, r3
  402f2c:	b116      	cbz	r6, 402f34 <setvbuf+0x18>
  402f2e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
  402f30:	2b00      	cmp	r3, #0
  402f32:	d03c      	beq.n	402fae <setvbuf+0x92>
  402f34:	f1b8 0f02 	cmp.w	r8, #2
  402f38:	d82f      	bhi.n	402f9a <setvbuf+0x7e>
  402f3a:	2f00      	cmp	r7, #0
  402f3c:	db2d      	blt.n	402f9a <setvbuf+0x7e>
  402f3e:	4621      	mov	r1, r4
  402f40:	4630      	mov	r0, r6
  402f42:	f003 fb45 	bl	4065d0 <_fflush_r>
  402f46:	89a1      	ldrh	r1, [r4, #12]
  402f48:	2300      	movs	r3, #0
  402f4a:	6063      	str	r3, [r4, #4]
  402f4c:	61a3      	str	r3, [r4, #24]
  402f4e:	060b      	lsls	r3, r1, #24
  402f50:	d427      	bmi.n	402fa2 <setvbuf+0x86>
  402f52:	f021 0183 	bic.w	r1, r1, #131	; 0x83
  402f56:	b289      	uxth	r1, r1
  402f58:	f1b8 0f02 	cmp.w	r8, #2
  402f5c:	81a1      	strh	r1, [r4, #12]
  402f5e:	d02a      	beq.n	402fb6 <setvbuf+0x9a>
  402f60:	2d00      	cmp	r5, #0
  402f62:	d036      	beq.n	402fd2 <setvbuf+0xb6>
  402f64:	f1b8 0f01 	cmp.w	r8, #1
  402f68:	d011      	beq.n	402f8e <setvbuf+0x72>
  402f6a:	b289      	uxth	r1, r1
  402f6c:	f001 0008 	and.w	r0, r1, #8
  402f70:	4b27      	ldr	r3, [pc, #156]	; (403010 <setvbuf+0xf4>)
  402f72:	63f3      	str	r3, [r6, #60]	; 0x3c
  402f74:	b280      	uxth	r0, r0
  402f76:	6025      	str	r5, [r4, #0]
  402f78:	6125      	str	r5, [r4, #16]
  402f7a:	6167      	str	r7, [r4, #20]
  402f7c:	b178      	cbz	r0, 402f9e <setvbuf+0x82>
  402f7e:	f011 0f03 	tst.w	r1, #3
  402f82:	bf18      	it	ne
  402f84:	2700      	movne	r7, #0
  402f86:	60a7      	str	r7, [r4, #8]
  402f88:	2000      	movs	r0, #0
  402f8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402f8e:	f041 0101 	orr.w	r1, r1, #1
  402f92:	427b      	negs	r3, r7
  402f94:	81a1      	strh	r1, [r4, #12]
  402f96:	61a3      	str	r3, [r4, #24]
  402f98:	e7e7      	b.n	402f6a <setvbuf+0x4e>
  402f9a:	f04f 30ff 	mov.w	r0, #4294967295
  402f9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402fa2:	6921      	ldr	r1, [r4, #16]
  402fa4:	4630      	mov	r0, r6
  402fa6:	f003 fd5b 	bl	406a60 <_free_r>
  402faa:	89a1      	ldrh	r1, [r4, #12]
  402fac:	e7d1      	b.n	402f52 <setvbuf+0x36>
  402fae:	4630      	mov	r0, r6
  402fb0:	f003 fbb4 	bl	40671c <__sinit>
  402fb4:	e7be      	b.n	402f34 <setvbuf+0x18>
  402fb6:	2000      	movs	r0, #0
  402fb8:	f104 0343 	add.w	r3, r4, #67	; 0x43
  402fbc:	f041 0102 	orr.w	r1, r1, #2
  402fc0:	2500      	movs	r5, #0
  402fc2:	2201      	movs	r2, #1
  402fc4:	81a1      	strh	r1, [r4, #12]
  402fc6:	60a5      	str	r5, [r4, #8]
  402fc8:	6023      	str	r3, [r4, #0]
  402fca:	6123      	str	r3, [r4, #16]
  402fcc:	6162      	str	r2, [r4, #20]
  402fce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402fd2:	2f00      	cmp	r7, #0
  402fd4:	bf08      	it	eq
  402fd6:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  402fda:	4638      	mov	r0, r7
  402fdc:	f004 f880 	bl	4070e0 <malloc>
  402fe0:	4605      	mov	r5, r0
  402fe2:	b128      	cbz	r0, 402ff0 <setvbuf+0xd4>
  402fe4:	89a1      	ldrh	r1, [r4, #12]
  402fe6:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  402fea:	b289      	uxth	r1, r1
  402fec:	81a1      	strh	r1, [r4, #12]
  402fee:	e7b9      	b.n	402f64 <setvbuf+0x48>
  402ff0:	f44f 6080 	mov.w	r0, #1024	; 0x400
  402ff4:	f004 f874 	bl	4070e0 <malloc>
  402ff8:	4605      	mov	r5, r0
  402ffa:	b918      	cbnz	r0, 403004 <setvbuf+0xe8>
  402ffc:	89a1      	ldrh	r1, [r4, #12]
  402ffe:	f04f 30ff 	mov.w	r0, #4294967295
  403002:	e7d9      	b.n	402fb8 <setvbuf+0x9c>
  403004:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403008:	e7ec      	b.n	402fe4 <setvbuf+0xc8>
  40300a:	bf00      	nop
  40300c:	20000460 	.word	0x20000460
  403010:	00406621 	.word	0x00406621

00403014 <strlen>:
  403014:	f020 0103 	bic.w	r1, r0, #3
  403018:	f010 0003 	ands.w	r0, r0, #3
  40301c:	f1c0 0000 	rsb	r0, r0, #0
  403020:	f851 3b04 	ldr.w	r3, [r1], #4
  403024:	f100 0c04 	add.w	ip, r0, #4
  403028:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40302c:	f06f 0200 	mvn.w	r2, #0
  403030:	bf1c      	itt	ne
  403032:	fa22 f20c 	lsrne.w	r2, r2, ip
  403036:	4313      	orrne	r3, r2
  403038:	f04f 0c01 	mov.w	ip, #1
  40303c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  403040:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  403044:	eba3 020c 	sub.w	r2, r3, ip
  403048:	ea22 0203 	bic.w	r2, r2, r3
  40304c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  403050:	bf04      	itt	eq
  403052:	f851 3b04 	ldreq.w	r3, [r1], #4
  403056:	3004      	addeq	r0, #4
  403058:	d0f4      	beq.n	403044 <strlen+0x30>
  40305a:	f1c2 0100 	rsb	r1, r2, #0
  40305e:	ea02 0201 	and.w	r2, r2, r1
  403062:	fab2 f282 	clz	r2, r2
  403066:	f1c2 021f 	rsb	r2, r2, #31
  40306a:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40306e:	4770      	bx	lr

00403070 <__sprint_r.part.0>:
  403070:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403072:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403076:	049c      	lsls	r4, r3, #18
  403078:	460f      	mov	r7, r1
  40307a:	4692      	mov	sl, r2
  40307c:	d52b      	bpl.n	4030d6 <__sprint_r.part.0+0x66>
  40307e:	6893      	ldr	r3, [r2, #8]
  403080:	6812      	ldr	r2, [r2, #0]
  403082:	b333      	cbz	r3, 4030d2 <__sprint_r.part.0+0x62>
  403084:	4680      	mov	r8, r0
  403086:	f102 0908 	add.w	r9, r2, #8
  40308a:	e919 0060 	ldmdb	r9, {r5, r6}
  40308e:	08b6      	lsrs	r6, r6, #2
  403090:	d017      	beq.n	4030c2 <__sprint_r.part.0+0x52>
  403092:	3d04      	subs	r5, #4
  403094:	2400      	movs	r4, #0
  403096:	e001      	b.n	40309c <__sprint_r.part.0+0x2c>
  403098:	42a6      	cmp	r6, r4
  40309a:	d010      	beq.n	4030be <__sprint_r.part.0+0x4e>
  40309c:	4640      	mov	r0, r8
  40309e:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4030a2:	463a      	mov	r2, r7
  4030a4:	f003 fbb2 	bl	40680c <_fputwc_r>
  4030a8:	1c43      	adds	r3, r0, #1
  4030aa:	f104 0401 	add.w	r4, r4, #1
  4030ae:	d1f3      	bne.n	403098 <__sprint_r.part.0+0x28>
  4030b0:	2300      	movs	r3, #0
  4030b2:	f8ca 3008 	str.w	r3, [sl, #8]
  4030b6:	f8ca 3004 	str.w	r3, [sl, #4]
  4030ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4030be:	f8da 3008 	ldr.w	r3, [sl, #8]
  4030c2:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
  4030c6:	f8ca 3008 	str.w	r3, [sl, #8]
  4030ca:	f109 0908 	add.w	r9, r9, #8
  4030ce:	2b00      	cmp	r3, #0
  4030d0:	d1db      	bne.n	40308a <__sprint_r.part.0+0x1a>
  4030d2:	2000      	movs	r0, #0
  4030d4:	e7ec      	b.n	4030b0 <__sprint_r.part.0+0x40>
  4030d6:	f003 fd9b 	bl	406c10 <__sfvwrite_r>
  4030da:	2300      	movs	r3, #0
  4030dc:	f8ca 3008 	str.w	r3, [sl, #8]
  4030e0:	f8ca 3004 	str.w	r3, [sl, #4]
  4030e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

004030e8 <__sprint_r>:
  4030e8:	6893      	ldr	r3, [r2, #8]
  4030ea:	b410      	push	{r4}
  4030ec:	b11b      	cbz	r3, 4030f6 <__sprint_r+0xe>
  4030ee:	f85d 4b04 	ldr.w	r4, [sp], #4
  4030f2:	f7ff bfbd 	b.w	403070 <__sprint_r.part.0>
  4030f6:	4618      	mov	r0, r3
  4030f8:	6053      	str	r3, [r2, #4]
  4030fa:	f85d 4b04 	ldr.w	r4, [sp], #4
  4030fe:	4770      	bx	lr

00403100 <_vfprintf_r>:
  403100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403104:	b0bf      	sub	sp, #252	; 0xfc
  403106:	461c      	mov	r4, r3
  403108:	4689      	mov	r9, r1
  40310a:	9208      	str	r2, [sp, #32]
  40310c:	4607      	mov	r7, r0
  40310e:	f003 ff73 	bl	406ff8 <_localeconv_r>
  403112:	6803      	ldr	r3, [r0, #0]
  403114:	9315      	str	r3, [sp, #84]	; 0x54
  403116:	4618      	mov	r0, r3
  403118:	f7ff ff7c 	bl	403014 <strlen>
  40311c:	940c      	str	r4, [sp, #48]	; 0x30
  40311e:	9016      	str	r0, [sp, #88]	; 0x58
  403120:	b11f      	cbz	r7, 40312a <_vfprintf_r+0x2a>
  403122:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  403124:	2b00      	cmp	r3, #0
  403126:	f000 80f3 	beq.w	403310 <_vfprintf_r+0x210>
  40312a:	f8b9 200c 	ldrh.w	r2, [r9, #12]
  40312e:	b293      	uxth	r3, r2
  403130:	049d      	lsls	r5, r3, #18
  403132:	d40a      	bmi.n	40314a <_vfprintf_r+0x4a>
  403134:	f8d9 1064 	ldr.w	r1, [r9, #100]	; 0x64
  403138:	f442 5300 	orr.w	r3, r2, #8192	; 0x2000
  40313c:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403140:	f8a9 300c 	strh.w	r3, [r9, #12]
  403144:	f8c9 1064 	str.w	r1, [r9, #100]	; 0x64
  403148:	b29b      	uxth	r3, r3
  40314a:	0718      	lsls	r0, r3, #28
  40314c:	f140 80aa 	bpl.w	4032a4 <_vfprintf_r+0x1a4>
  403150:	f8d9 2010 	ldr.w	r2, [r9, #16]
  403154:	2a00      	cmp	r2, #0
  403156:	f000 80a5 	beq.w	4032a4 <_vfprintf_r+0x1a4>
  40315a:	f003 031a 	and.w	r3, r3, #26
  40315e:	2b0a      	cmp	r3, #10
  403160:	f000 80ac 	beq.w	4032bc <_vfprintf_r+0x1bc>
  403164:	2300      	movs	r3, #0
  403166:	461a      	mov	r2, r3
  403168:	9311      	str	r3, [sp, #68]	; 0x44
  40316a:	9323      	str	r3, [sp, #140]	; 0x8c
  40316c:	9322      	str	r3, [sp, #136]	; 0x88
  40316e:	9314      	str	r3, [sp, #80]	; 0x50
  403170:	9317      	str	r3, [sp, #92]	; 0x5c
  403172:	9309      	str	r3, [sp, #36]	; 0x24
  403174:	ab2e      	add	r3, sp, #184	; 0xb8
  403176:	469c      	mov	ip, r3
  403178:	9321      	str	r3, [sp, #132]	; 0x84
  40317a:	9212      	str	r2, [sp, #72]	; 0x48
  40317c:	9213      	str	r2, [sp, #76]	; 0x4c
  40317e:	4664      	mov	r4, ip
  403180:	46b8      	mov	r8, r7
  403182:	9d08      	ldr	r5, [sp, #32]
  403184:	782b      	ldrb	r3, [r5, #0]
  403186:	2b00      	cmp	r3, #0
  403188:	f000 80c6 	beq.w	403318 <_vfprintf_r+0x218>
  40318c:	2b25      	cmp	r3, #37	; 0x25
  40318e:	d102      	bne.n	403196 <_vfprintf_r+0x96>
  403190:	e0c2      	b.n	403318 <_vfprintf_r+0x218>
  403192:	2b25      	cmp	r3, #37	; 0x25
  403194:	d003      	beq.n	40319e <_vfprintf_r+0x9e>
  403196:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40319a:	2b00      	cmp	r3, #0
  40319c:	d1f9      	bne.n	403192 <_vfprintf_r+0x92>
  40319e:	9b08      	ldr	r3, [sp, #32]
  4031a0:	1aee      	subs	r6, r5, r3
  4031a2:	b17e      	cbz	r6, 4031c4 <_vfprintf_r+0xc4>
  4031a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4031a6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  4031a8:	9908      	ldr	r1, [sp, #32]
  4031aa:	6021      	str	r1, [r4, #0]
  4031ac:	3301      	adds	r3, #1
  4031ae:	4432      	add	r2, r6
  4031b0:	2b07      	cmp	r3, #7
  4031b2:	6066      	str	r6, [r4, #4]
  4031b4:	9223      	str	r2, [sp, #140]	; 0x8c
  4031b6:	9322      	str	r3, [sp, #136]	; 0x88
  4031b8:	f300 8093 	bgt.w	4032e2 <_vfprintf_r+0x1e2>
  4031bc:	3408      	adds	r4, #8
  4031be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4031c0:	4433      	add	r3, r6
  4031c2:	9309      	str	r3, [sp, #36]	; 0x24
  4031c4:	782b      	ldrb	r3, [r5, #0]
  4031c6:	2b00      	cmp	r3, #0
  4031c8:	f000 8093 	beq.w	4032f2 <_vfprintf_r+0x1f2>
  4031cc:	2300      	movs	r3, #0
  4031ce:	1c69      	adds	r1, r5, #1
  4031d0:	f04f 3aff 	mov.w	sl, #4294967295
  4031d4:	786d      	ldrb	r5, [r5, #1]
  4031d6:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
  4031da:	461a      	mov	r2, r3
  4031dc:	930a      	str	r3, [sp, #40]	; 0x28
  4031de:	9306      	str	r3, [sp, #24]
  4031e0:	4656      	mov	r6, sl
  4031e2:	1c4b      	adds	r3, r1, #1
  4031e4:	f1a5 0120 	sub.w	r1, r5, #32
  4031e8:	2958      	cmp	r1, #88	; 0x58
  4031ea:	f200 83c1 	bhi.w	403970 <_vfprintf_r+0x870>
  4031ee:	e8df f011 	tbh	[pc, r1, lsl #1]
  4031f2:	0256      	.short	0x0256
  4031f4:	03bf03bf 	.word	0x03bf03bf
  4031f8:	03bf02f6 	.word	0x03bf02f6
  4031fc:	03bf03bf 	.word	0x03bf03bf
  403200:	03bf03bf 	.word	0x03bf03bf
  403204:	02fd03bf 	.word	0x02fd03bf
  403208:	03bf02c6 	.word	0x03bf02c6
  40320c:	034701f2 	.word	0x034701f2
  403210:	02ca03bf 	.word	0x02ca03bf
  403214:	02d102d1 	.word	0x02d102d1
  403218:	02d102d1 	.word	0x02d102d1
  40321c:	02d102d1 	.word	0x02d102d1
  403220:	02d102d1 	.word	0x02d102d1
  403224:	03bf02d1 	.word	0x03bf02d1
  403228:	03bf03bf 	.word	0x03bf03bf
  40322c:	03bf03bf 	.word	0x03bf03bf
  403230:	03bf03bf 	.word	0x03bf03bf
  403234:	03bf03bf 	.word	0x03bf03bf
  403238:	026b03bf 	.word	0x026b03bf
  40323c:	03bf028d 	.word	0x03bf028d
  403240:	03bf028d 	.word	0x03bf028d
  403244:	03bf03bf 	.word	0x03bf03bf
  403248:	02bf03bf 	.word	0x02bf03bf
  40324c:	03bf03bf 	.word	0x03bf03bf
  403250:	03bf0362 	.word	0x03bf0362
  403254:	03bf03bf 	.word	0x03bf03bf
  403258:	03bf03bf 	.word	0x03bf03bf
  40325c:	03bf03a9 	.word	0x03bf03a9
  403260:	037f03bf 	.word	0x037f03bf
  403264:	03bf03bf 	.word	0x03bf03bf
  403268:	03bf03bf 	.word	0x03bf03bf
  40326c:	03bf03bf 	.word	0x03bf03bf
  403270:	03bf03bf 	.word	0x03bf03bf
  403274:	03bf03bf 	.word	0x03bf03bf
  403278:	030b0394 	.word	0x030b0394
  40327c:	028d028d 	.word	0x028d028d
  403280:	0324028d 	.word	0x0324028d
  403284:	03bf030b 	.word	0x03bf030b
  403288:	032b03bf 	.word	0x032b03bf
  40328c:	033503bf 	.word	0x033503bf
  403290:	02e001f9 	.word	0x02e001f9
  403294:	03bf025d 	.word	0x03bf025d
  403298:	03bf020b 	.word	0x03bf020b
  40329c:	03bf0095 	.word	0x03bf0095
  4032a0:	023003bf 	.word	0x023003bf
  4032a4:	4638      	mov	r0, r7
  4032a6:	4649      	mov	r1, r9
  4032a8:	f002 f894 	bl	4053d4 <__swsetup_r>
  4032ac:	b9a0      	cbnz	r0, 4032d8 <_vfprintf_r+0x1d8>
  4032ae:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4032b2:	f003 031a 	and.w	r3, r3, #26
  4032b6:	2b0a      	cmp	r3, #10
  4032b8:	f47f af54 	bne.w	403164 <_vfprintf_r+0x64>
  4032bc:	f9b9 300e 	ldrsh.w	r3, [r9, #14]
  4032c0:	2b00      	cmp	r3, #0
  4032c2:	f6ff af4f 	blt.w	403164 <_vfprintf_r+0x64>
  4032c6:	4638      	mov	r0, r7
  4032c8:	4649      	mov	r1, r9
  4032ca:	9a08      	ldr	r2, [sp, #32]
  4032cc:	4623      	mov	r3, r4
  4032ce:	f001 f90b 	bl	4044e8 <__sbprintf>
  4032d2:	b03f      	add	sp, #252	; 0xfc
  4032d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032d8:	f04f 30ff 	mov.w	r0, #4294967295
  4032dc:	b03f      	add	sp, #252	; 0xfc
  4032de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4032e2:	4640      	mov	r0, r8
  4032e4:	4649      	mov	r1, r9
  4032e6:	aa21      	add	r2, sp, #132	; 0x84
  4032e8:	f7ff fefe 	bl	4030e8 <__sprint_r>
  4032ec:	b940      	cbnz	r0, 403300 <_vfprintf_r+0x200>
  4032ee:	ac2e      	add	r4, sp, #184	; 0xb8
  4032f0:	e765      	b.n	4031be <_vfprintf_r+0xbe>
  4032f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4032f4:	b123      	cbz	r3, 403300 <_vfprintf_r+0x200>
  4032f6:	4640      	mov	r0, r8
  4032f8:	4649      	mov	r1, r9
  4032fa:	aa21      	add	r2, sp, #132	; 0x84
  4032fc:	f7ff fef4 	bl	4030e8 <__sprint_r>
  403300:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  403304:	065a      	lsls	r2, r3, #25
  403306:	d4e7      	bmi.n	4032d8 <_vfprintf_r+0x1d8>
  403308:	9809      	ldr	r0, [sp, #36]	; 0x24
  40330a:	b03f      	add	sp, #252	; 0xfc
  40330c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403310:	4638      	mov	r0, r7
  403312:	f003 fa03 	bl	40671c <__sinit>
  403316:	e708      	b.n	40312a <_vfprintf_r+0x2a>
  403318:	9d08      	ldr	r5, [sp, #32]
  40331a:	e753      	b.n	4031c4 <_vfprintf_r+0xc4>
  40331c:	9308      	str	r3, [sp, #32]
  40331e:	9b06      	ldr	r3, [sp, #24]
  403320:	46b2      	mov	sl, r6
  403322:	069e      	lsls	r6, r3, #26
  403324:	f140 8318 	bpl.w	403958 <_vfprintf_r+0x858>
  403328:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40332a:	3707      	adds	r7, #7
  40332c:	f027 0307 	bic.w	r3, r7, #7
  403330:	f103 0208 	add.w	r2, r3, #8
  403334:	e9d3 6700 	ldrd	r6, r7, [r3]
  403338:	920c      	str	r2, [sp, #48]	; 0x30
  40333a:	2301      	movs	r3, #1
  40333c:	f04f 0c00 	mov.w	ip, #0
  403340:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
  403344:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  403348:	f1ba 0f00 	cmp.w	sl, #0
  40334c:	db03      	blt.n	403356 <_vfprintf_r+0x256>
  40334e:	9a06      	ldr	r2, [sp, #24]
  403350:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  403354:	9206      	str	r2, [sp, #24]
  403356:	ea56 0207 	orrs.w	r2, r6, r7
  40335a:	f040 8319 	bne.w	403990 <_vfprintf_r+0x890>
  40335e:	f1ba 0f00 	cmp.w	sl, #0
  403362:	f000 8416 	beq.w	403b92 <_vfprintf_r+0xa92>
  403366:	2b01      	cmp	r3, #1
  403368:	f000 831a 	beq.w	4039a0 <_vfprintf_r+0x8a0>
  40336c:	2b02      	cmp	r3, #2
  40336e:	f000 844c 	beq.w	403c0a <_vfprintf_r+0xb0a>
  403372:	a92e      	add	r1, sp, #184	; 0xb8
  403374:	08f2      	lsrs	r2, r6, #3
  403376:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  40337a:	08f8      	lsrs	r0, r7, #3
  40337c:	f006 0307 	and.w	r3, r6, #7
  403380:	4607      	mov	r7, r0
  403382:	4616      	mov	r6, r2
  403384:	3330      	adds	r3, #48	; 0x30
  403386:	ea56 0207 	orrs.w	r2, r6, r7
  40338a:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40338e:	d1f1      	bne.n	403374 <_vfprintf_r+0x274>
  403390:	9a06      	ldr	r2, [sp, #24]
  403392:	910e      	str	r1, [sp, #56]	; 0x38
  403394:	07d0      	lsls	r0, r2, #31
  403396:	f100 850d 	bmi.w	403db4 <_vfprintf_r+0xcb4>
  40339a:	ab2e      	add	r3, sp, #184	; 0xb8
  40339c:	1a5b      	subs	r3, r3, r1
  40339e:	930b      	str	r3, [sp, #44]	; 0x2c
  4033a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4033a2:	4592      	cmp	sl, r2
  4033a4:	4653      	mov	r3, sl
  4033a6:	bfb8      	it	lt
  4033a8:	4613      	movlt	r3, r2
  4033aa:	9307      	str	r3, [sp, #28]
  4033ac:	2300      	movs	r3, #0
  4033ae:	9310      	str	r3, [sp, #64]	; 0x40
  4033b0:	f1bc 0f00 	cmp.w	ip, #0
  4033b4:	d002      	beq.n	4033bc <_vfprintf_r+0x2bc>
  4033b6:	9b07      	ldr	r3, [sp, #28]
  4033b8:	3301      	adds	r3, #1
  4033ba:	9307      	str	r3, [sp, #28]
  4033bc:	9b06      	ldr	r3, [sp, #24]
  4033be:	f013 0302 	ands.w	r3, r3, #2
  4033c2:	930d      	str	r3, [sp, #52]	; 0x34
  4033c4:	d002      	beq.n	4033cc <_vfprintf_r+0x2cc>
  4033c6:	9b07      	ldr	r3, [sp, #28]
  4033c8:	3302      	adds	r3, #2
  4033ca:	9307      	str	r3, [sp, #28]
  4033cc:	9b06      	ldr	r3, [sp, #24]
  4033ce:	f013 0684 	ands.w	r6, r3, #132	; 0x84
  4033d2:	f040 82da 	bne.w	40398a <_vfprintf_r+0x88a>
  4033d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4033d8:	9a07      	ldr	r2, [sp, #28]
  4033da:	ebc2 0a03 	rsb	sl, r2, r3
  4033de:	f1ba 0f00 	cmp.w	sl, #0
  4033e2:	f340 82d2 	ble.w	40398a <_vfprintf_r+0x88a>
  4033e6:	f1ba 0f10 	cmp.w	sl, #16
  4033ea:	9923      	ldr	r1, [sp, #140]	; 0x8c
  4033ec:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4033ee:	4fb3      	ldr	r7, [pc, #716]	; (4036bc <_vfprintf_r+0x5bc>)
  4033f0:	bfc8      	it	gt
  4033f2:	f04f 0b10 	movgt.w	fp, #16
  4033f6:	dc07      	bgt.n	403408 <_vfprintf_r+0x308>
  4033f8:	e01e      	b.n	403438 <_vfprintf_r+0x338>
  4033fa:	f1aa 0a10 	sub.w	sl, sl, #16
  4033fe:	f1ba 0f10 	cmp.w	sl, #16
  403402:	f104 0408 	add.w	r4, r4, #8
  403406:	dd17      	ble.n	403438 <_vfprintf_r+0x338>
  403408:	3201      	adds	r2, #1
  40340a:	3110      	adds	r1, #16
  40340c:	2a07      	cmp	r2, #7
  40340e:	9123      	str	r1, [sp, #140]	; 0x8c
  403410:	9222      	str	r2, [sp, #136]	; 0x88
  403412:	e884 0880 	stmia.w	r4, {r7, fp}
  403416:	ddf0      	ble.n	4033fa <_vfprintf_r+0x2fa>
  403418:	4640      	mov	r0, r8
  40341a:	4649      	mov	r1, r9
  40341c:	aa21      	add	r2, sp, #132	; 0x84
  40341e:	f7ff fe63 	bl	4030e8 <__sprint_r>
  403422:	2800      	cmp	r0, #0
  403424:	f47f af6c 	bne.w	403300 <_vfprintf_r+0x200>
  403428:	f1aa 0a10 	sub.w	sl, sl, #16
  40342c:	f1ba 0f10 	cmp.w	sl, #16
  403430:	9923      	ldr	r1, [sp, #140]	; 0x8c
  403432:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403434:	ac2e      	add	r4, sp, #184	; 0xb8
  403436:	dce7      	bgt.n	403408 <_vfprintf_r+0x308>
  403438:	3201      	adds	r2, #1
  40343a:	eb0a 0b01 	add.w	fp, sl, r1
  40343e:	2a07      	cmp	r2, #7
  403440:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403444:	9222      	str	r2, [sp, #136]	; 0x88
  403446:	e884 0480 	stmia.w	r4, {r7, sl}
  40344a:	f300 8443 	bgt.w	403cd4 <_vfprintf_r+0xbd4>
  40344e:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  403452:	3408      	adds	r4, #8
  403454:	f1bc 0f00 	cmp.w	ip, #0
  403458:	d00f      	beq.n	40347a <_vfprintf_r+0x37a>
  40345a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40345c:	3301      	adds	r3, #1
  40345e:	f10b 0b01 	add.w	fp, fp, #1
  403462:	f10d 0167 	add.w	r1, sp, #103	; 0x67
  403466:	2201      	movs	r2, #1
  403468:	2b07      	cmp	r3, #7
  40346a:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  40346e:	9322      	str	r3, [sp, #136]	; 0x88
  403470:	e884 0006 	stmia.w	r4, {r1, r2}
  403474:	f300 83b7 	bgt.w	403be6 <_vfprintf_r+0xae6>
  403478:	3408      	adds	r4, #8
  40347a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40347c:	b173      	cbz	r3, 40349c <_vfprintf_r+0x39c>
  40347e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403480:	3301      	adds	r3, #1
  403482:	f10b 0b02 	add.w	fp, fp, #2
  403486:	a91a      	add	r1, sp, #104	; 0x68
  403488:	2202      	movs	r2, #2
  40348a:	2b07      	cmp	r3, #7
  40348c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403490:	9322      	str	r3, [sp, #136]	; 0x88
  403492:	e884 0006 	stmia.w	r4, {r1, r2}
  403496:	f300 839a 	bgt.w	403bce <_vfprintf_r+0xace>
  40349a:	3408      	adds	r4, #8
  40349c:	2e80      	cmp	r6, #128	; 0x80
  40349e:	f000 82ea 	beq.w	403a76 <_vfprintf_r+0x976>
  4034a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4034a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4034a6:	ebc2 0a03 	rsb	sl, r2, r3
  4034aa:	f1ba 0f00 	cmp.w	sl, #0
  4034ae:	dd32      	ble.n	403516 <_vfprintf_r+0x416>
  4034b0:	f1ba 0f10 	cmp.w	sl, #16
  4034b4:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4034b6:	4f82      	ldr	r7, [pc, #520]	; (4036c0 <_vfprintf_r+0x5c0>)
  4034b8:	dd22      	ble.n	403500 <_vfprintf_r+0x400>
  4034ba:	2610      	movs	r6, #16
  4034bc:	465b      	mov	r3, fp
  4034be:	e006      	b.n	4034ce <_vfprintf_r+0x3ce>
  4034c0:	f1aa 0a10 	sub.w	sl, sl, #16
  4034c4:	f1ba 0f10 	cmp.w	sl, #16
  4034c8:	f104 0408 	add.w	r4, r4, #8
  4034cc:	dd17      	ble.n	4034fe <_vfprintf_r+0x3fe>
  4034ce:	3201      	adds	r2, #1
  4034d0:	3310      	adds	r3, #16
  4034d2:	2a07      	cmp	r2, #7
  4034d4:	9323      	str	r3, [sp, #140]	; 0x8c
  4034d6:	9222      	str	r2, [sp, #136]	; 0x88
  4034d8:	6027      	str	r7, [r4, #0]
  4034da:	6066      	str	r6, [r4, #4]
  4034dc:	ddf0      	ble.n	4034c0 <_vfprintf_r+0x3c0>
  4034de:	4640      	mov	r0, r8
  4034e0:	4649      	mov	r1, r9
  4034e2:	aa21      	add	r2, sp, #132	; 0x84
  4034e4:	f7ff fe00 	bl	4030e8 <__sprint_r>
  4034e8:	2800      	cmp	r0, #0
  4034ea:	f47f af09 	bne.w	403300 <_vfprintf_r+0x200>
  4034ee:	f1aa 0a10 	sub.w	sl, sl, #16
  4034f2:	f1ba 0f10 	cmp.w	sl, #16
  4034f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4034f8:	9a22      	ldr	r2, [sp, #136]	; 0x88
  4034fa:	ac2e      	add	r4, sp, #184	; 0xb8
  4034fc:	dce7      	bgt.n	4034ce <_vfprintf_r+0x3ce>
  4034fe:	469b      	mov	fp, r3
  403500:	3201      	adds	r2, #1
  403502:	44d3      	add	fp, sl
  403504:	2a07      	cmp	r2, #7
  403506:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  40350a:	9222      	str	r2, [sp, #136]	; 0x88
  40350c:	e884 0480 	stmia.w	r4, {r7, sl}
  403510:	f300 8351 	bgt.w	403bb6 <_vfprintf_r+0xab6>
  403514:	3408      	adds	r4, #8
  403516:	9b06      	ldr	r3, [sp, #24]
  403518:	05db      	lsls	r3, r3, #23
  40351a:	f100 8255 	bmi.w	4039c8 <_vfprintf_r+0x8c8>
  40351e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403520:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403522:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403524:	6022      	str	r2, [r4, #0]
  403526:	3301      	adds	r3, #1
  403528:	448b      	add	fp, r1
  40352a:	2b07      	cmp	r3, #7
  40352c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403530:	6061      	str	r1, [r4, #4]
  403532:	9322      	str	r3, [sp, #136]	; 0x88
  403534:	f300 8317 	bgt.w	403b66 <_vfprintf_r+0xa66>
  403538:	3408      	adds	r4, #8
  40353a:	9b06      	ldr	r3, [sp, #24]
  40353c:	0759      	lsls	r1, r3, #29
  40353e:	d53a      	bpl.n	4035b6 <_vfprintf_r+0x4b6>
  403540:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403542:	9a07      	ldr	r2, [sp, #28]
  403544:	1a9d      	subs	r5, r3, r2
  403546:	2d00      	cmp	r5, #0
  403548:	dd35      	ble.n	4035b6 <_vfprintf_r+0x4b6>
  40354a:	2d10      	cmp	r5, #16
  40354c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40354e:	4f5b      	ldr	r7, [pc, #364]	; (4036bc <_vfprintf_r+0x5bc>)
  403550:	dd1e      	ble.n	403590 <_vfprintf_r+0x490>
  403552:	2610      	movs	r6, #16
  403554:	465a      	mov	r2, fp
  403556:	e004      	b.n	403562 <_vfprintf_r+0x462>
  403558:	3d10      	subs	r5, #16
  40355a:	2d10      	cmp	r5, #16
  40355c:	f104 0408 	add.w	r4, r4, #8
  403560:	dd15      	ble.n	40358e <_vfprintf_r+0x48e>
  403562:	3301      	adds	r3, #1
  403564:	3210      	adds	r2, #16
  403566:	2b07      	cmp	r3, #7
  403568:	9223      	str	r2, [sp, #140]	; 0x8c
  40356a:	9322      	str	r3, [sp, #136]	; 0x88
  40356c:	6027      	str	r7, [r4, #0]
  40356e:	6066      	str	r6, [r4, #4]
  403570:	ddf2      	ble.n	403558 <_vfprintf_r+0x458>
  403572:	4640      	mov	r0, r8
  403574:	4649      	mov	r1, r9
  403576:	aa21      	add	r2, sp, #132	; 0x84
  403578:	f7ff fdb6 	bl	4030e8 <__sprint_r>
  40357c:	2800      	cmp	r0, #0
  40357e:	f47f aebf 	bne.w	403300 <_vfprintf_r+0x200>
  403582:	3d10      	subs	r5, #16
  403584:	2d10      	cmp	r5, #16
  403586:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  403588:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40358a:	ac2e      	add	r4, sp, #184	; 0xb8
  40358c:	dce9      	bgt.n	403562 <_vfprintf_r+0x462>
  40358e:	4693      	mov	fp, r2
  403590:	3301      	adds	r3, #1
  403592:	44ab      	add	fp, r5
  403594:	2b07      	cmp	r3, #7
  403596:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  40359a:	9322      	str	r3, [sp, #136]	; 0x88
  40359c:	6027      	str	r7, [r4, #0]
  40359e:	6065      	str	r5, [r4, #4]
  4035a0:	dd09      	ble.n	4035b6 <_vfprintf_r+0x4b6>
  4035a2:	4640      	mov	r0, r8
  4035a4:	4649      	mov	r1, r9
  4035a6:	aa21      	add	r2, sp, #132	; 0x84
  4035a8:	f7ff fd9e 	bl	4030e8 <__sprint_r>
  4035ac:	2800      	cmp	r0, #0
  4035ae:	f47f aea7 	bne.w	403300 <_vfprintf_r+0x200>
  4035b2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  4035b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4035b8:	9a07      	ldr	r2, [sp, #28]
  4035ba:	990a      	ldr	r1, [sp, #40]	; 0x28
  4035bc:	428a      	cmp	r2, r1
  4035be:	bfac      	ite	ge
  4035c0:	189b      	addge	r3, r3, r2
  4035c2:	185b      	addlt	r3, r3, r1
  4035c4:	9309      	str	r3, [sp, #36]	; 0x24
  4035c6:	f1bb 0f00 	cmp.w	fp, #0
  4035ca:	f040 82d8 	bne.w	403b7e <_vfprintf_r+0xa7e>
  4035ce:	2300      	movs	r3, #0
  4035d0:	9322      	str	r3, [sp, #136]	; 0x88
  4035d2:	ac2e      	add	r4, sp, #184	; 0xb8
  4035d4:	e5d5      	b.n	403182 <_vfprintf_r+0x82>
  4035d6:	4619      	mov	r1, r3
  4035d8:	9806      	ldr	r0, [sp, #24]
  4035da:	781d      	ldrb	r5, [r3, #0]
  4035dc:	f040 0004 	orr.w	r0, r0, #4
  4035e0:	9006      	str	r0, [sp, #24]
  4035e2:	e5fe      	b.n	4031e2 <_vfprintf_r+0xe2>
  4035e4:	9308      	str	r3, [sp, #32]
  4035e6:	9b06      	ldr	r3, [sp, #24]
  4035e8:	f013 0320 	ands.w	r3, r3, #32
  4035ec:	46b2      	mov	sl, r6
  4035ee:	f000 816d 	beq.w	4038cc <_vfprintf_r+0x7cc>
  4035f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4035f4:	3707      	adds	r7, #7
  4035f6:	f027 0307 	bic.w	r3, r7, #7
  4035fa:	f103 0208 	add.w	r2, r3, #8
  4035fe:	e9d3 6700 	ldrd	r6, r7, [r3]
  403602:	920c      	str	r2, [sp, #48]	; 0x30
  403604:	2300      	movs	r3, #0
  403606:	e699      	b.n	40333c <_vfprintf_r+0x23c>
  403608:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40360a:	9308      	str	r3, [sp, #32]
  40360c:	6813      	ldr	r3, [r2, #0]
  40360e:	930e      	str	r3, [sp, #56]	; 0x38
  403610:	f04f 0b00 	mov.w	fp, #0
  403614:	f88d b067 	strb.w	fp, [sp, #103]	; 0x67
  403618:	1d17      	adds	r7, r2, #4
  40361a:	2b00      	cmp	r3, #0
  40361c:	f000 864f 	beq.w	4042be <_vfprintf_r+0x11be>
  403620:	2e00      	cmp	r6, #0
  403622:	980e      	ldr	r0, [sp, #56]	; 0x38
  403624:	f2c0 8601 	blt.w	40422a <_vfprintf_r+0x112a>
  403628:	4659      	mov	r1, fp
  40362a:	4632      	mov	r2, r6
  40362c:	f004 f836 	bl	40769c <memchr>
  403630:	2800      	cmp	r0, #0
  403632:	f000 8680 	beq.w	404336 <_vfprintf_r+0x1236>
  403636:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403638:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40363c:	1ac3      	subs	r3, r0, r3
  40363e:	930b      	str	r3, [sp, #44]	; 0x2c
  403640:	970c      	str	r7, [sp, #48]	; 0x30
  403642:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403646:	9307      	str	r3, [sp, #28]
  403648:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40364c:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  403650:	e6ae      	b.n	4033b0 <_vfprintf_r+0x2b0>
  403652:	9308      	str	r3, [sp, #32]
  403654:	4b1b      	ldr	r3, [pc, #108]	; (4036c4 <_vfprintf_r+0x5c4>)
  403656:	9314      	str	r3, [sp, #80]	; 0x50
  403658:	9b06      	ldr	r3, [sp, #24]
  40365a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  40365e:	0699      	lsls	r1, r3, #26
  403660:	46b2      	mov	sl, r6
  403662:	f140 814f 	bpl.w	403904 <_vfprintf_r+0x804>
  403666:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403668:	3707      	adds	r7, #7
  40366a:	f027 0307 	bic.w	r3, r7, #7
  40366e:	e9d3 6700 	ldrd	r6, r7, [r3]
  403672:	f103 0208 	add.w	r2, r3, #8
  403676:	920c      	str	r2, [sp, #48]	; 0x30
  403678:	9b06      	ldr	r3, [sp, #24]
  40367a:	07db      	lsls	r3, r3, #31
  40367c:	f140 82de 	bpl.w	403c3c <_vfprintf_r+0xb3c>
  403680:	ea56 0307 	orrs.w	r3, r6, r7
  403684:	f000 82da 	beq.w	403c3c <_vfprintf_r+0xb3c>
  403688:	9a06      	ldr	r2, [sp, #24]
  40368a:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
  40368e:	2330      	movs	r3, #48	; 0x30
  403690:	f042 0202 	orr.w	r2, r2, #2
  403694:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
  403698:	9206      	str	r2, [sp, #24]
  40369a:	2302      	movs	r3, #2
  40369c:	e64e      	b.n	40333c <_vfprintf_r+0x23c>
  40369e:	781d      	ldrb	r5, [r3, #0]
  4036a0:	4619      	mov	r1, r3
  4036a2:	2a00      	cmp	r2, #0
  4036a4:	f47f ad9d 	bne.w	4031e2 <_vfprintf_r+0xe2>
  4036a8:	2220      	movs	r2, #32
  4036aa:	e59a      	b.n	4031e2 <_vfprintf_r+0xe2>
  4036ac:	9906      	ldr	r1, [sp, #24]
  4036ae:	f041 0120 	orr.w	r1, r1, #32
  4036b2:	9106      	str	r1, [sp, #24]
  4036b4:	781d      	ldrb	r5, [r3, #0]
  4036b6:	4619      	mov	r1, r3
  4036b8:	e593      	b.n	4031e2 <_vfprintf_r+0xe2>
  4036ba:	bf00      	nop
  4036bc:	0040d428 	.word	0x0040d428
  4036c0:	0040d3d4 	.word	0x0040d3d4
  4036c4:	0040d408 	.word	0x0040d408
  4036c8:	9308      	str	r3, [sp, #32]
  4036ca:	9b06      	ldr	r3, [sp, #24]
  4036cc:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  4036d0:	f043 0310 	orr.w	r3, r3, #16
  4036d4:	9306      	str	r3, [sp, #24]
  4036d6:	9b06      	ldr	r3, [sp, #24]
  4036d8:	0699      	lsls	r1, r3, #26
  4036da:	46b2      	mov	sl, r6
  4036dc:	f140 809c 	bpl.w	403818 <_vfprintf_r+0x718>
  4036e0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4036e2:	3707      	adds	r7, #7
  4036e4:	f027 0707 	bic.w	r7, r7, #7
  4036e8:	e9d7 2300 	ldrd	r2, r3, [r7]
  4036ec:	f107 0108 	add.w	r1, r7, #8
  4036f0:	910c      	str	r1, [sp, #48]	; 0x30
  4036f2:	4616      	mov	r6, r2
  4036f4:	461f      	mov	r7, r3
  4036f6:	2a00      	cmp	r2, #0
  4036f8:	f173 0300 	sbcs.w	r3, r3, #0
  4036fc:	f2c0 8415 	blt.w	403f2a <_vfprintf_r+0xe2a>
  403700:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  403704:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  403708:	2301      	movs	r3, #1
  40370a:	e61d      	b.n	403348 <_vfprintf_r+0x248>
  40370c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40370e:	9308      	str	r3, [sp, #32]
  403710:	3707      	adds	r7, #7
  403712:	f027 0307 	bic.w	r3, r7, #7
  403716:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  40371a:	f103 0208 	add.w	r2, r3, #8
  40371e:	920c      	str	r2, [sp, #48]	; 0x30
  403720:	681a      	ldr	r2, [r3, #0]
  403722:	9212      	str	r2, [sp, #72]	; 0x48
  403724:	685b      	ldr	r3, [r3, #4]
  403726:	9313      	str	r3, [sp, #76]	; 0x4c
  403728:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40372a:	9812      	ldr	r0, [sp, #72]	; 0x48
  40372c:	f004 fff8 	bl	408720 <__fpclassifyd>
  403730:	2801      	cmp	r0, #1
  403732:	46b3      	mov	fp, r6
  403734:	9812      	ldr	r0, [sp, #72]	; 0x48
  403736:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403738:	f040 8406 	bne.w	403f48 <_vfprintf_r+0xe48>
  40373c:	2200      	movs	r2, #0
  40373e:	2300      	movs	r3, #0
  403740:	f009 f8c4 	bl	40c8cc <__aeabi_dcmplt>
  403744:	2800      	cmp	r0, #0
  403746:	f040 85ee 	bne.w	404326 <_vfprintf_r+0x1226>
  40374a:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  40374e:	9e06      	ldr	r6, [sp, #24]
  403750:	4a99      	ldr	r2, [pc, #612]	; (4039b8 <_vfprintf_r+0x8b8>)
  403752:	4b9a      	ldr	r3, [pc, #616]	; (4039bc <_vfprintf_r+0x8bc>)
  403754:	2103      	movs	r1, #3
  403756:	2000      	movs	r0, #0
  403758:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40375c:	2d47      	cmp	r5, #71	; 0x47
  40375e:	bfd8      	it	le
  403760:	461a      	movle	r2, r3
  403762:	9107      	str	r1, [sp, #28]
  403764:	900f      	str	r0, [sp, #60]	; 0x3c
  403766:	9606      	str	r6, [sp, #24]
  403768:	920e      	str	r2, [sp, #56]	; 0x38
  40376a:	910b      	str	r1, [sp, #44]	; 0x2c
  40376c:	9010      	str	r0, [sp, #64]	; 0x40
  40376e:	e61f      	b.n	4033b0 <_vfprintf_r+0x2b0>
  403770:	9906      	ldr	r1, [sp, #24]
  403772:	f041 0108 	orr.w	r1, r1, #8
  403776:	9106      	str	r1, [sp, #24]
  403778:	781d      	ldrb	r5, [r3, #0]
  40377a:	4619      	mov	r1, r3
  40377c:	e531      	b.n	4031e2 <_vfprintf_r+0xe2>
  40377e:	781d      	ldrb	r5, [r3, #0]
  403780:	4619      	mov	r1, r3
  403782:	222b      	movs	r2, #43	; 0x2b
  403784:	e52d      	b.n	4031e2 <_vfprintf_r+0xe2>
  403786:	9906      	ldr	r1, [sp, #24]
  403788:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40378c:	9106      	str	r1, [sp, #24]
  40378e:	781d      	ldrb	r5, [r3, #0]
  403790:	4619      	mov	r1, r3
  403792:	e526      	b.n	4031e2 <_vfprintf_r+0xe2>
  403794:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  403798:	2100      	movs	r1, #0
  40379a:	f813 5b01 	ldrb.w	r5, [r3], #1
  40379e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  4037a2:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  4037a6:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4037aa:	2809      	cmp	r0, #9
  4037ac:	d9f5      	bls.n	40379a <_vfprintf_r+0x69a>
  4037ae:	910a      	str	r1, [sp, #40]	; 0x28
  4037b0:	e518      	b.n	4031e4 <_vfprintf_r+0xe4>
  4037b2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4037b4:	9308      	str	r3, [sp, #32]
  4037b6:	2330      	movs	r3, #48	; 0x30
  4037b8:	9a06      	ldr	r2, [sp, #24]
  4037ba:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
  4037be:	460b      	mov	r3, r1
  4037c0:	3304      	adds	r3, #4
  4037c2:	2578      	movs	r5, #120	; 0x78
  4037c4:	f042 0202 	orr.w	r2, r2, #2
  4037c8:	930c      	str	r3, [sp, #48]	; 0x30
  4037ca:	4b7d      	ldr	r3, [pc, #500]	; (4039c0 <_vfprintf_r+0x8c0>)
  4037cc:	9314      	str	r3, [sp, #80]	; 0x50
  4037ce:	46b2      	mov	sl, r6
  4037d0:	9206      	str	r2, [sp, #24]
  4037d2:	680e      	ldr	r6, [r1, #0]
  4037d4:	f88d 5069 	strb.w	r5, [sp, #105]	; 0x69
  4037d8:	2700      	movs	r7, #0
  4037da:	2302      	movs	r3, #2
  4037dc:	e5ae      	b.n	40333c <_vfprintf_r+0x23c>
  4037de:	9906      	ldr	r1, [sp, #24]
  4037e0:	f041 0101 	orr.w	r1, r1, #1
  4037e4:	9106      	str	r1, [sp, #24]
  4037e6:	781d      	ldrb	r5, [r3, #0]
  4037e8:	4619      	mov	r1, r3
  4037ea:	e4fa      	b.n	4031e2 <_vfprintf_r+0xe2>
  4037ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4037ee:	6829      	ldr	r1, [r5, #0]
  4037f0:	910a      	str	r1, [sp, #40]	; 0x28
  4037f2:	4608      	mov	r0, r1
  4037f4:	2800      	cmp	r0, #0
  4037f6:	4629      	mov	r1, r5
  4037f8:	f101 0104 	add.w	r1, r1, #4
  4037fc:	f2c0 84e3 	blt.w	4041c6 <_vfprintf_r+0x10c6>
  403800:	910c      	str	r1, [sp, #48]	; 0x30
  403802:	781d      	ldrb	r5, [r3, #0]
  403804:	4619      	mov	r1, r3
  403806:	e4ec      	b.n	4031e2 <_vfprintf_r+0xe2>
  403808:	9308      	str	r3, [sp, #32]
  40380a:	9b06      	ldr	r3, [sp, #24]
  40380c:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  403810:	0699      	lsls	r1, r3, #26
  403812:	46b2      	mov	sl, r6
  403814:	f53f af64 	bmi.w	4036e0 <_vfprintf_r+0x5e0>
  403818:	9b06      	ldr	r3, [sp, #24]
  40381a:	06da      	lsls	r2, r3, #27
  40381c:	f100 8292 	bmi.w	403d44 <_vfprintf_r+0xc44>
  403820:	9b06      	ldr	r3, [sp, #24]
  403822:	065b      	lsls	r3, r3, #25
  403824:	f140 828e 	bpl.w	403d44 <_vfprintf_r+0xc44>
  403828:	990c      	ldr	r1, [sp, #48]	; 0x30
  40382a:	f9b1 6000 	ldrsh.w	r6, [r1]
  40382e:	3104      	adds	r1, #4
  403830:	17f7      	asrs	r7, r6, #31
  403832:	4632      	mov	r2, r6
  403834:	463b      	mov	r3, r7
  403836:	910c      	str	r1, [sp, #48]	; 0x30
  403838:	e75d      	b.n	4036f6 <_vfprintf_r+0x5f6>
  40383a:	9906      	ldr	r1, [sp, #24]
  40383c:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  403840:	9106      	str	r1, [sp, #24]
  403842:	781d      	ldrb	r5, [r3, #0]
  403844:	4619      	mov	r1, r3
  403846:	e4cc      	b.n	4031e2 <_vfprintf_r+0xe2>
  403848:	781d      	ldrb	r5, [r3, #0]
  40384a:	9906      	ldr	r1, [sp, #24]
  40384c:	2d6c      	cmp	r5, #108	; 0x6c
  40384e:	f000 84b3 	beq.w	4041b8 <_vfprintf_r+0x10b8>
  403852:	f041 0110 	orr.w	r1, r1, #16
  403856:	9106      	str	r1, [sp, #24]
  403858:	4619      	mov	r1, r3
  40385a:	e4c2      	b.n	4031e2 <_vfprintf_r+0xe2>
  40385c:	9308      	str	r3, [sp, #32]
  40385e:	9b06      	ldr	r3, [sp, #24]
  403860:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  403864:	069a      	lsls	r2, r3, #26
  403866:	f140 8400 	bpl.w	40406a <_vfprintf_r+0xf6a>
  40386a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40386c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40386e:	6813      	ldr	r3, [r2, #0]
  403870:	17cf      	asrs	r7, r1, #31
  403872:	4608      	mov	r0, r1
  403874:	3204      	adds	r2, #4
  403876:	4639      	mov	r1, r7
  403878:	920c      	str	r2, [sp, #48]	; 0x30
  40387a:	e9c3 0100 	strd	r0, r1, [r3]
  40387e:	e480      	b.n	403182 <_vfprintf_r+0x82>
  403880:	781d      	ldrb	r5, [r3, #0]
  403882:	2d2a      	cmp	r5, #42	; 0x2a
  403884:	f103 0101 	add.w	r1, r3, #1
  403888:	f000 860e 	beq.w	4044a8 <_vfprintf_r+0x13a8>
  40388c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  403890:	2809      	cmp	r0, #9
  403892:	460b      	mov	r3, r1
  403894:	f04f 0600 	mov.w	r6, #0
  403898:	f63f aca4 	bhi.w	4031e4 <_vfprintf_r+0xe4>
  40389c:	f813 5b01 	ldrb.w	r5, [r3], #1
  4038a0:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4038a4:	eb00 0646 	add.w	r6, r0, r6, lsl #1
  4038a8:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  4038ac:	2809      	cmp	r0, #9
  4038ae:	d9f5      	bls.n	40389c <_vfprintf_r+0x79c>
  4038b0:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
  4038b4:	e496      	b.n	4031e4 <_vfprintf_r+0xe4>
  4038b6:	9308      	str	r3, [sp, #32]
  4038b8:	9b06      	ldr	r3, [sp, #24]
  4038ba:	f043 0310 	orr.w	r3, r3, #16
  4038be:	9306      	str	r3, [sp, #24]
  4038c0:	9b06      	ldr	r3, [sp, #24]
  4038c2:	f013 0320 	ands.w	r3, r3, #32
  4038c6:	46b2      	mov	sl, r6
  4038c8:	f47f ae93 	bne.w	4035f2 <_vfprintf_r+0x4f2>
  4038cc:	9a06      	ldr	r2, [sp, #24]
  4038ce:	f012 0210 	ands.w	r2, r2, #16
  4038d2:	f040 8240 	bne.w	403d56 <_vfprintf_r+0xc56>
  4038d6:	9b06      	ldr	r3, [sp, #24]
  4038d8:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  4038dc:	f000 823b 	beq.w	403d56 <_vfprintf_r+0xc56>
  4038e0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4038e2:	4613      	mov	r3, r2
  4038e4:	460a      	mov	r2, r1
  4038e6:	3204      	adds	r2, #4
  4038e8:	880e      	ldrh	r6, [r1, #0]
  4038ea:	920c      	str	r2, [sp, #48]	; 0x30
  4038ec:	2700      	movs	r7, #0
  4038ee:	e525      	b.n	40333c <_vfprintf_r+0x23c>
  4038f0:	9308      	str	r3, [sp, #32]
  4038f2:	4b34      	ldr	r3, [pc, #208]	; (4039c4 <_vfprintf_r+0x8c4>)
  4038f4:	9314      	str	r3, [sp, #80]	; 0x50
  4038f6:	9b06      	ldr	r3, [sp, #24]
  4038f8:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  4038fc:	0699      	lsls	r1, r3, #26
  4038fe:	46b2      	mov	sl, r6
  403900:	f53f aeb1 	bmi.w	403666 <_vfprintf_r+0x566>
  403904:	9b06      	ldr	r3, [sp, #24]
  403906:	06da      	lsls	r2, r3, #27
  403908:	f140 83c6 	bpl.w	404098 <_vfprintf_r+0xf98>
  40390c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40390e:	4613      	mov	r3, r2
  403910:	3304      	adds	r3, #4
  403912:	6816      	ldr	r6, [r2, #0]
  403914:	930c      	str	r3, [sp, #48]	; 0x30
  403916:	2700      	movs	r7, #0
  403918:	e6ae      	b.n	403678 <_vfprintf_r+0x578>
  40391a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40391c:	9308      	str	r3, [sp, #32]
  40391e:	680a      	ldr	r2, [r1, #0]
  403920:	f88d 2090 	strb.w	r2, [sp, #144]	; 0x90
  403924:	2300      	movs	r3, #0
  403926:	2201      	movs	r2, #1
  403928:	3104      	adds	r1, #4
  40392a:	469c      	mov	ip, r3
  40392c:	9207      	str	r2, [sp, #28]
  40392e:	910c      	str	r1, [sp, #48]	; 0x30
  403930:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
  403934:	ab24      	add	r3, sp, #144	; 0x90
  403936:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  40393a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40393e:	920b      	str	r2, [sp, #44]	; 0x2c
  403940:	930e      	str	r3, [sp, #56]	; 0x38
  403942:	e53b      	b.n	4033bc <_vfprintf_r+0x2bc>
  403944:	9308      	str	r3, [sp, #32]
  403946:	9b06      	ldr	r3, [sp, #24]
  403948:	f043 0310 	orr.w	r3, r3, #16
  40394c:	9306      	str	r3, [sp, #24]
  40394e:	9b06      	ldr	r3, [sp, #24]
  403950:	46b2      	mov	sl, r6
  403952:	069e      	lsls	r6, r3, #26
  403954:	f53f ace8 	bmi.w	403328 <_vfprintf_r+0x228>
  403958:	9b06      	ldr	r3, [sp, #24]
  40395a:	06d8      	lsls	r0, r3, #27
  40395c:	f140 8377 	bpl.w	40404e <_vfprintf_r+0xf4e>
  403960:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403962:	4613      	mov	r3, r2
  403964:	3204      	adds	r2, #4
  403966:	681e      	ldr	r6, [r3, #0]
  403968:	920c      	str	r2, [sp, #48]	; 0x30
  40396a:	2301      	movs	r3, #1
  40396c:	2700      	movs	r7, #0
  40396e:	e4e5      	b.n	40333c <_vfprintf_r+0x23c>
  403970:	9308      	str	r3, [sp, #32]
  403972:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
  403976:	2d00      	cmp	r5, #0
  403978:	f43f acbb 	beq.w	4032f2 <_vfprintf_r+0x1f2>
  40397c:	2300      	movs	r3, #0
  40397e:	2201      	movs	r2, #1
  403980:	469c      	mov	ip, r3
  403982:	9207      	str	r2, [sp, #28]
  403984:	f88d 5090 	strb.w	r5, [sp, #144]	; 0x90
  403988:	e7d2      	b.n	403930 <_vfprintf_r+0x830>
  40398a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  40398e:	e561      	b.n	403454 <_vfprintf_r+0x354>
  403990:	2b01      	cmp	r3, #1
  403992:	f47f aceb 	bne.w	40336c <_vfprintf_r+0x26c>
  403996:	2f00      	cmp	r7, #0
  403998:	bf08      	it	eq
  40399a:	2e0a      	cmpeq	r6, #10
  40399c:	f080 81ef 	bcs.w	403d7e <_vfprintf_r+0xc7e>
  4039a0:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
  4039a4:	3630      	adds	r6, #48	; 0x30
  4039a6:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  4039aa:	ab2e      	add	r3, sp, #184	; 0xb8
  4039ac:	ebcb 0303 	rsb	r3, fp, r3
  4039b0:	930b      	str	r3, [sp, #44]	; 0x2c
  4039b2:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
  4039b6:	e4f3      	b.n	4033a0 <_vfprintf_r+0x2a0>
  4039b8:	0040d3e8 	.word	0x0040d3e8
  4039bc:	0040d3e4 	.word	0x0040d3e4
  4039c0:	0040d408 	.word	0x0040d408
  4039c4:	0040d3f4 	.word	0x0040d3f4
  4039c8:	2d65      	cmp	r5, #101	; 0x65
  4039ca:	f340 808a 	ble.w	403ae2 <_vfprintf_r+0x9e2>
  4039ce:	9812      	ldr	r0, [sp, #72]	; 0x48
  4039d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4039d2:	2200      	movs	r2, #0
  4039d4:	2300      	movs	r3, #0
  4039d6:	f008 ff6f 	bl	40c8b8 <__aeabi_dcmpeq>
  4039da:	2800      	cmp	r0, #0
  4039dc:	f000 8131 	beq.w	403c42 <_vfprintf_r+0xb42>
  4039e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4039e2:	4aba      	ldr	r2, [pc, #744]	; (403ccc <_vfprintf_r+0xbcc>)
  4039e4:	6022      	str	r2, [r4, #0]
  4039e6:	3301      	adds	r3, #1
  4039e8:	f10b 0b01 	add.w	fp, fp, #1
  4039ec:	2201      	movs	r2, #1
  4039ee:	2b07      	cmp	r3, #7
  4039f0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  4039f4:	9322      	str	r3, [sp, #136]	; 0x88
  4039f6:	6062      	str	r2, [r4, #4]
  4039f8:	f300 8367 	bgt.w	4040ca <_vfprintf_r+0xfca>
  4039fc:	3408      	adds	r4, #8
  4039fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403a00:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403a02:	4293      	cmp	r3, r2
  403a04:	db03      	blt.n	403a0e <_vfprintf_r+0x90e>
  403a06:	9b06      	ldr	r3, [sp, #24]
  403a08:	07df      	lsls	r7, r3, #31
  403a0a:	f57f ad96 	bpl.w	40353a <_vfprintf_r+0x43a>
  403a0e:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403a10:	9916      	ldr	r1, [sp, #88]	; 0x58
  403a12:	9a15      	ldr	r2, [sp, #84]	; 0x54
  403a14:	6022      	str	r2, [r4, #0]
  403a16:	3301      	adds	r3, #1
  403a18:	448b      	add	fp, r1
  403a1a:	2b07      	cmp	r3, #7
  403a1c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403a20:	6061      	str	r1, [r4, #4]
  403a22:	9322      	str	r3, [sp, #136]	; 0x88
  403a24:	f300 83d6 	bgt.w	4041d4 <_vfprintf_r+0x10d4>
  403a28:	3408      	adds	r4, #8
  403a2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403a2c:	1e5d      	subs	r5, r3, #1
  403a2e:	2d00      	cmp	r5, #0
  403a30:	f77f ad83 	ble.w	40353a <_vfprintf_r+0x43a>
  403a34:	2d10      	cmp	r5, #16
  403a36:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403a38:	4fa5      	ldr	r7, [pc, #660]	; (403cd0 <_vfprintf_r+0xbd0>)
  403a3a:	f340 8195 	ble.w	403d68 <_vfprintf_r+0xc68>
  403a3e:	2610      	movs	r6, #16
  403a40:	465a      	mov	r2, fp
  403a42:	e004      	b.n	403a4e <_vfprintf_r+0x94e>
  403a44:	3408      	adds	r4, #8
  403a46:	3d10      	subs	r5, #16
  403a48:	2d10      	cmp	r5, #16
  403a4a:	f340 818c 	ble.w	403d66 <_vfprintf_r+0xc66>
  403a4e:	3301      	adds	r3, #1
  403a50:	3210      	adds	r2, #16
  403a52:	2b07      	cmp	r3, #7
  403a54:	9223      	str	r2, [sp, #140]	; 0x8c
  403a56:	9322      	str	r3, [sp, #136]	; 0x88
  403a58:	6027      	str	r7, [r4, #0]
  403a5a:	6066      	str	r6, [r4, #4]
  403a5c:	ddf2      	ble.n	403a44 <_vfprintf_r+0x944>
  403a5e:	4640      	mov	r0, r8
  403a60:	4649      	mov	r1, r9
  403a62:	aa21      	add	r2, sp, #132	; 0x84
  403a64:	f7ff fb40 	bl	4030e8 <__sprint_r>
  403a68:	2800      	cmp	r0, #0
  403a6a:	f47f ac49 	bne.w	403300 <_vfprintf_r+0x200>
  403a6e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  403a70:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403a72:	ac2e      	add	r4, sp, #184	; 0xb8
  403a74:	e7e7      	b.n	403a46 <_vfprintf_r+0x946>
  403a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403a78:	9a07      	ldr	r2, [sp, #28]
  403a7a:	1a9e      	subs	r6, r3, r2
  403a7c:	2e00      	cmp	r6, #0
  403a7e:	f77f ad10 	ble.w	4034a2 <_vfprintf_r+0x3a2>
  403a82:	2e10      	cmp	r6, #16
  403a84:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403a86:	4f92      	ldr	r7, [pc, #584]	; (403cd0 <_vfprintf_r+0xbd0>)
  403a88:	dd1f      	ble.n	403aca <_vfprintf_r+0x9ca>
  403a8a:	f04f 0a10 	mov.w	sl, #16
  403a8e:	465b      	mov	r3, fp
  403a90:	e004      	b.n	403a9c <_vfprintf_r+0x99c>
  403a92:	3e10      	subs	r6, #16
  403a94:	2e10      	cmp	r6, #16
  403a96:	f104 0408 	add.w	r4, r4, #8
  403a9a:	dd15      	ble.n	403ac8 <_vfprintf_r+0x9c8>
  403a9c:	3201      	adds	r2, #1
  403a9e:	3310      	adds	r3, #16
  403aa0:	2a07      	cmp	r2, #7
  403aa2:	9323      	str	r3, [sp, #140]	; 0x8c
  403aa4:	9222      	str	r2, [sp, #136]	; 0x88
  403aa6:	e884 0480 	stmia.w	r4, {r7, sl}
  403aaa:	ddf2      	ble.n	403a92 <_vfprintf_r+0x992>
  403aac:	4640      	mov	r0, r8
  403aae:	4649      	mov	r1, r9
  403ab0:	aa21      	add	r2, sp, #132	; 0x84
  403ab2:	f7ff fb19 	bl	4030e8 <__sprint_r>
  403ab6:	2800      	cmp	r0, #0
  403ab8:	f47f ac22 	bne.w	403300 <_vfprintf_r+0x200>
  403abc:	3e10      	subs	r6, #16
  403abe:	2e10      	cmp	r6, #16
  403ac0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403ac2:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403ac4:	ac2e      	add	r4, sp, #184	; 0xb8
  403ac6:	dce9      	bgt.n	403a9c <_vfprintf_r+0x99c>
  403ac8:	469b      	mov	fp, r3
  403aca:	3201      	adds	r2, #1
  403acc:	44b3      	add	fp, r6
  403ace:	2a07      	cmp	r2, #7
  403ad0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403ad4:	9222      	str	r2, [sp, #136]	; 0x88
  403ad6:	6027      	str	r7, [r4, #0]
  403ad8:	6066      	str	r6, [r4, #4]
  403ada:	f300 8219 	bgt.w	403f10 <_vfprintf_r+0xe10>
  403ade:	3408      	adds	r4, #8
  403ae0:	e4df      	b.n	4034a2 <_vfprintf_r+0x3a2>
  403ae2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ae4:	9d22      	ldr	r5, [sp, #136]	; 0x88
  403ae6:	2b01      	cmp	r3, #1
  403ae8:	f340 81d4 	ble.w	403e94 <_vfprintf_r+0xd94>
  403aec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403aee:	6023      	str	r3, [r4, #0]
  403af0:	3501      	adds	r5, #1
  403af2:	f10b 0601 	add.w	r6, fp, #1
  403af6:	2301      	movs	r3, #1
  403af8:	2d07      	cmp	r5, #7
  403afa:	9623      	str	r6, [sp, #140]	; 0x8c
  403afc:	9522      	str	r5, [sp, #136]	; 0x88
  403afe:	6063      	str	r3, [r4, #4]
  403b00:	f300 81e4 	bgt.w	403ecc <_vfprintf_r+0xdcc>
  403b04:	3408      	adds	r4, #8
  403b06:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403b08:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403b0a:	6023      	str	r3, [r4, #0]
  403b0c:	3501      	adds	r5, #1
  403b0e:	4416      	add	r6, r2
  403b10:	2d07      	cmp	r5, #7
  403b12:	9623      	str	r6, [sp, #140]	; 0x8c
  403b14:	9522      	str	r5, [sp, #136]	; 0x88
  403b16:	6062      	str	r2, [r4, #4]
  403b18:	f300 81e4 	bgt.w	403ee4 <_vfprintf_r+0xde4>
  403b1c:	3408      	adds	r4, #8
  403b1e:	2300      	movs	r3, #0
  403b20:	9812      	ldr	r0, [sp, #72]	; 0x48
  403b22:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403b24:	2200      	movs	r2, #0
  403b26:	f008 fec7 	bl	40c8b8 <__aeabi_dcmpeq>
  403b2a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b2c:	2800      	cmp	r0, #0
  403b2e:	f040 80e0 	bne.w	403cf2 <_vfprintf_r+0xbf2>
  403b32:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403b34:	3b01      	subs	r3, #1
  403b36:	3501      	adds	r5, #1
  403b38:	3201      	adds	r2, #1
  403b3a:	441e      	add	r6, r3
  403b3c:	2d07      	cmp	r5, #7
  403b3e:	9522      	str	r5, [sp, #136]	; 0x88
  403b40:	9623      	str	r6, [sp, #140]	; 0x8c
  403b42:	6022      	str	r2, [r4, #0]
  403b44:	6063      	str	r3, [r4, #4]
  403b46:	f300 81b5 	bgt.w	403eb4 <_vfprintf_r+0xdb4>
  403b4a:	3408      	adds	r4, #8
  403b4c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  403b4e:	6062      	str	r2, [r4, #4]
  403b50:	3501      	adds	r5, #1
  403b52:	eb06 0b02 	add.w	fp, r6, r2
  403b56:	ab1d      	add	r3, sp, #116	; 0x74
  403b58:	2d07      	cmp	r5, #7
  403b5a:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403b5e:	9522      	str	r5, [sp, #136]	; 0x88
  403b60:	6023      	str	r3, [r4, #0]
  403b62:	f77f ace9 	ble.w	403538 <_vfprintf_r+0x438>
  403b66:	4640      	mov	r0, r8
  403b68:	4649      	mov	r1, r9
  403b6a:	aa21      	add	r2, sp, #132	; 0x84
  403b6c:	f7ff fabc 	bl	4030e8 <__sprint_r>
  403b70:	2800      	cmp	r0, #0
  403b72:	f47f abc5 	bne.w	403300 <_vfprintf_r+0x200>
  403b76:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403b7a:	ac2e      	add	r4, sp, #184	; 0xb8
  403b7c:	e4dd      	b.n	40353a <_vfprintf_r+0x43a>
  403b7e:	4640      	mov	r0, r8
  403b80:	4649      	mov	r1, r9
  403b82:	aa21      	add	r2, sp, #132	; 0x84
  403b84:	f7ff fab0 	bl	4030e8 <__sprint_r>
  403b88:	2800      	cmp	r0, #0
  403b8a:	f43f ad20 	beq.w	4035ce <_vfprintf_r+0x4ce>
  403b8e:	f7ff bbb7 	b.w	403300 <_vfprintf_r+0x200>
  403b92:	2b00      	cmp	r3, #0
  403b94:	d133      	bne.n	403bfe <_vfprintf_r+0xafe>
  403b96:	9b06      	ldr	r3, [sp, #24]
  403b98:	07da      	lsls	r2, r3, #31
  403b9a:	d530      	bpl.n	403bfe <_vfprintf_r+0xafe>
  403b9c:	f10d 0bf8 	add.w	fp, sp, #248	; 0xf8
  403ba0:	2330      	movs	r3, #48	; 0x30
  403ba2:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  403ba6:	ab2e      	add	r3, sp, #184	; 0xb8
  403ba8:	ebcb 0303 	rsb	r3, fp, r3
  403bac:	930b      	str	r3, [sp, #44]	; 0x2c
  403bae:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
  403bb2:	f7ff bbf5 	b.w	4033a0 <_vfprintf_r+0x2a0>
  403bb6:	4640      	mov	r0, r8
  403bb8:	4649      	mov	r1, r9
  403bba:	aa21      	add	r2, sp, #132	; 0x84
  403bbc:	f7ff fa94 	bl	4030e8 <__sprint_r>
  403bc0:	2800      	cmp	r0, #0
  403bc2:	f47f ab9d 	bne.w	403300 <_vfprintf_r+0x200>
  403bc6:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403bca:	ac2e      	add	r4, sp, #184	; 0xb8
  403bcc:	e4a3      	b.n	403516 <_vfprintf_r+0x416>
  403bce:	4640      	mov	r0, r8
  403bd0:	4649      	mov	r1, r9
  403bd2:	aa21      	add	r2, sp, #132	; 0x84
  403bd4:	f7ff fa88 	bl	4030e8 <__sprint_r>
  403bd8:	2800      	cmp	r0, #0
  403bda:	f47f ab91 	bne.w	403300 <_vfprintf_r+0x200>
  403bde:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403be2:	ac2e      	add	r4, sp, #184	; 0xb8
  403be4:	e45a      	b.n	40349c <_vfprintf_r+0x39c>
  403be6:	4640      	mov	r0, r8
  403be8:	4649      	mov	r1, r9
  403bea:	aa21      	add	r2, sp, #132	; 0x84
  403bec:	f7ff fa7c 	bl	4030e8 <__sprint_r>
  403bf0:	2800      	cmp	r0, #0
  403bf2:	f47f ab85 	bne.w	403300 <_vfprintf_r+0x200>
  403bf6:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403bfa:	ac2e      	add	r4, sp, #184	; 0xb8
  403bfc:	e43d      	b.n	40347a <_vfprintf_r+0x37a>
  403bfe:	ab2e      	add	r3, sp, #184	; 0xb8
  403c00:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
  403c04:	930e      	str	r3, [sp, #56]	; 0x38
  403c06:	f7ff bbcb 	b.w	4033a0 <_vfprintf_r+0x2a0>
  403c0a:	9814      	ldr	r0, [sp, #80]	; 0x50
  403c0c:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
  403c10:	0933      	lsrs	r3, r6, #4
  403c12:	f006 010f 	and.w	r1, r6, #15
  403c16:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  403c1a:	093a      	lsrs	r2, r7, #4
  403c1c:	461e      	mov	r6, r3
  403c1e:	4617      	mov	r7, r2
  403c20:	5c43      	ldrb	r3, [r0, r1]
  403c22:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  403c26:	ea56 0307 	orrs.w	r3, r6, r7
  403c2a:	d1f1      	bne.n	403c10 <_vfprintf_r+0xb10>
  403c2c:	465a      	mov	r2, fp
  403c2e:	ab2e      	add	r3, sp, #184	; 0xb8
  403c30:	1a9b      	subs	r3, r3, r2
  403c32:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
  403c36:	930b      	str	r3, [sp, #44]	; 0x2c
  403c38:	f7ff bbb2 	b.w	4033a0 <_vfprintf_r+0x2a0>
  403c3c:	2302      	movs	r3, #2
  403c3e:	f7ff bb7d 	b.w	40333c <_vfprintf_r+0x23c>
  403c42:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
  403c44:	2d00      	cmp	r5, #0
  403c46:	f340 824c 	ble.w	4040e2 <_vfprintf_r+0xfe2>
  403c4a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403c4c:	9910      	ldr	r1, [sp, #64]	; 0x40
  403c4e:	428a      	cmp	r2, r1
  403c50:	4613      	mov	r3, r2
  403c52:	bfa8      	it	ge
  403c54:	460b      	movge	r3, r1
  403c56:	461d      	mov	r5, r3
  403c58:	990e      	ldr	r1, [sp, #56]	; 0x38
  403c5a:	2d00      	cmp	r5, #0
  403c5c:	eb01 0a02 	add.w	sl, r1, r2
  403c60:	dd0b      	ble.n	403c7a <_vfprintf_r+0xb7a>
  403c62:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403c64:	6021      	str	r1, [r4, #0]
  403c66:	3301      	adds	r3, #1
  403c68:	44ab      	add	fp, r5
  403c6a:	2b07      	cmp	r3, #7
  403c6c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403c70:	6065      	str	r5, [r4, #4]
  403c72:	9322      	str	r3, [sp, #136]	; 0x88
  403c74:	f300 8300 	bgt.w	404278 <_vfprintf_r+0x1178>
  403c78:	3408      	adds	r4, #8
  403c7a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c7c:	2d00      	cmp	r5, #0
  403c7e:	bfa8      	it	ge
  403c80:	1b5b      	subge	r3, r3, r5
  403c82:	2b00      	cmp	r3, #0
  403c84:	461d      	mov	r5, r3
  403c86:	f340 80af 	ble.w	403de8 <_vfprintf_r+0xce8>
  403c8a:	2d10      	cmp	r5, #16
  403c8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403c8e:	4f10      	ldr	r7, [pc, #64]	; (403cd0 <_vfprintf_r+0xbd0>)
  403c90:	f340 820f 	ble.w	4040b2 <_vfprintf_r+0xfb2>
  403c94:	2610      	movs	r6, #16
  403c96:	465a      	mov	r2, fp
  403c98:	e004      	b.n	403ca4 <_vfprintf_r+0xba4>
  403c9a:	3408      	adds	r4, #8
  403c9c:	3d10      	subs	r5, #16
  403c9e:	2d10      	cmp	r5, #16
  403ca0:	f340 8206 	ble.w	4040b0 <_vfprintf_r+0xfb0>
  403ca4:	3301      	adds	r3, #1
  403ca6:	3210      	adds	r2, #16
  403ca8:	2b07      	cmp	r3, #7
  403caa:	9223      	str	r2, [sp, #140]	; 0x8c
  403cac:	9322      	str	r3, [sp, #136]	; 0x88
  403cae:	6027      	str	r7, [r4, #0]
  403cb0:	6066      	str	r6, [r4, #4]
  403cb2:	ddf2      	ble.n	403c9a <_vfprintf_r+0xb9a>
  403cb4:	4640      	mov	r0, r8
  403cb6:	4649      	mov	r1, r9
  403cb8:	aa21      	add	r2, sp, #132	; 0x84
  403cba:	f7ff fa15 	bl	4030e8 <__sprint_r>
  403cbe:	2800      	cmp	r0, #0
  403cc0:	f47f ab1e 	bne.w	403300 <_vfprintf_r+0x200>
  403cc4:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  403cc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403cc8:	ac2e      	add	r4, sp, #184	; 0xb8
  403cca:	e7e7      	b.n	403c9c <_vfprintf_r+0xb9c>
  403ccc:	0040d424 	.word	0x0040d424
  403cd0:	0040d3d4 	.word	0x0040d3d4
  403cd4:	4640      	mov	r0, r8
  403cd6:	4649      	mov	r1, r9
  403cd8:	aa21      	add	r2, sp, #132	; 0x84
  403cda:	f7ff fa05 	bl	4030e8 <__sprint_r>
  403cde:	2800      	cmp	r0, #0
  403ce0:	f47f ab0e 	bne.w	403300 <_vfprintf_r+0x200>
  403ce4:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  403ce8:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403cec:	ac2e      	add	r4, sp, #184	; 0xb8
  403cee:	f7ff bbb1 	b.w	403454 <_vfprintf_r+0x354>
  403cf2:	f103 3aff 	add.w	sl, r3, #4294967295
  403cf6:	f1ba 0f00 	cmp.w	sl, #0
  403cfa:	f77f af27 	ble.w	403b4c <_vfprintf_r+0xa4c>
  403cfe:	f1ba 0f10 	cmp.w	sl, #16
  403d02:	4f90      	ldr	r7, [pc, #576]	; (403f44 <_vfprintf_r+0xe44>)
  403d04:	bfc8      	it	gt
  403d06:	f04f 0b10 	movgt.w	fp, #16
  403d0a:	dc07      	bgt.n	403d1c <_vfprintf_r+0xc1c>
  403d0c:	e0f6      	b.n	403efc <_vfprintf_r+0xdfc>
  403d0e:	3408      	adds	r4, #8
  403d10:	f1aa 0a10 	sub.w	sl, sl, #16
  403d14:	f1ba 0f10 	cmp.w	sl, #16
  403d18:	f340 80f0 	ble.w	403efc <_vfprintf_r+0xdfc>
  403d1c:	3501      	adds	r5, #1
  403d1e:	3610      	adds	r6, #16
  403d20:	2d07      	cmp	r5, #7
  403d22:	9623      	str	r6, [sp, #140]	; 0x8c
  403d24:	9522      	str	r5, [sp, #136]	; 0x88
  403d26:	e884 0880 	stmia.w	r4, {r7, fp}
  403d2a:	ddf0      	ble.n	403d0e <_vfprintf_r+0xc0e>
  403d2c:	4640      	mov	r0, r8
  403d2e:	4649      	mov	r1, r9
  403d30:	aa21      	add	r2, sp, #132	; 0x84
  403d32:	f7ff f9d9 	bl	4030e8 <__sprint_r>
  403d36:	2800      	cmp	r0, #0
  403d38:	f47f aae2 	bne.w	403300 <_vfprintf_r+0x200>
  403d3c:	9e23      	ldr	r6, [sp, #140]	; 0x8c
  403d3e:	9d22      	ldr	r5, [sp, #136]	; 0x88
  403d40:	ac2e      	add	r4, sp, #184	; 0xb8
  403d42:	e7e5      	b.n	403d10 <_vfprintf_r+0xc10>
  403d44:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d46:	6816      	ldr	r6, [r2, #0]
  403d48:	4613      	mov	r3, r2
  403d4a:	3304      	adds	r3, #4
  403d4c:	17f7      	asrs	r7, r6, #31
  403d4e:	930c      	str	r3, [sp, #48]	; 0x30
  403d50:	4632      	mov	r2, r6
  403d52:	463b      	mov	r3, r7
  403d54:	e4cf      	b.n	4036f6 <_vfprintf_r+0x5f6>
  403d56:	990c      	ldr	r1, [sp, #48]	; 0x30
  403d58:	460a      	mov	r2, r1
  403d5a:	3204      	adds	r2, #4
  403d5c:	680e      	ldr	r6, [r1, #0]
  403d5e:	920c      	str	r2, [sp, #48]	; 0x30
  403d60:	2700      	movs	r7, #0
  403d62:	f7ff baeb 	b.w	40333c <_vfprintf_r+0x23c>
  403d66:	4693      	mov	fp, r2
  403d68:	3301      	adds	r3, #1
  403d6a:	44ab      	add	fp, r5
  403d6c:	2b07      	cmp	r3, #7
  403d6e:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403d72:	9322      	str	r3, [sp, #136]	; 0x88
  403d74:	6027      	str	r7, [r4, #0]
  403d76:	6065      	str	r5, [r4, #4]
  403d78:	f77f abde 	ble.w	403538 <_vfprintf_r+0x438>
  403d7c:	e6f3      	b.n	403b66 <_vfprintf_r+0xa66>
  403d7e:	f10d 0bb8 	add.w	fp, sp, #184	; 0xb8
  403d82:	f8cd c01c 	str.w	ip, [sp, #28]
  403d86:	4630      	mov	r0, r6
  403d88:	4639      	mov	r1, r7
  403d8a:	220a      	movs	r2, #10
  403d8c:	2300      	movs	r3, #0
  403d8e:	f008 fe5d 	bl	40ca4c <__aeabi_uldivmod>
  403d92:	3230      	adds	r2, #48	; 0x30
  403d94:	4630      	mov	r0, r6
  403d96:	4639      	mov	r1, r7
  403d98:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403d9c:	2300      	movs	r3, #0
  403d9e:	220a      	movs	r2, #10
  403da0:	f008 fe54 	bl	40ca4c <__aeabi_uldivmod>
  403da4:	4606      	mov	r6, r0
  403da6:	460f      	mov	r7, r1
  403da8:	ea56 0307 	orrs.w	r3, r6, r7
  403dac:	d1eb      	bne.n	403d86 <_vfprintf_r+0xc86>
  403dae:	f8dd c01c 	ldr.w	ip, [sp, #28]
  403db2:	e73b      	b.n	403c2c <_vfprintf_r+0xb2c>
  403db4:	2b30      	cmp	r3, #48	; 0x30
  403db6:	f000 8219 	beq.w	4041ec <_vfprintf_r+0x10ec>
  403dba:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403dbc:	3b01      	subs	r3, #1
  403dbe:	461a      	mov	r2, r3
  403dc0:	a82e      	add	r0, sp, #184	; 0xb8
  403dc2:	930e      	str	r3, [sp, #56]	; 0x38
  403dc4:	1a82      	subs	r2, r0, r2
  403dc6:	2330      	movs	r3, #48	; 0x30
  403dc8:	920b      	str	r2, [sp, #44]	; 0x2c
  403dca:	f801 3c01 	strb.w	r3, [r1, #-1]
  403dce:	f7ff bae7 	b.w	4033a0 <_vfprintf_r+0x2a0>
  403dd2:	4640      	mov	r0, r8
  403dd4:	4649      	mov	r1, r9
  403dd6:	aa21      	add	r2, sp, #132	; 0x84
  403dd8:	f7ff f986 	bl	4030e8 <__sprint_r>
  403ddc:	2800      	cmp	r0, #0
  403dde:	f47f aa8f 	bne.w	403300 <_vfprintf_r+0x200>
  403de2:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403de6:	ac2e      	add	r4, sp, #184	; 0xb8
  403de8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403dea:	9910      	ldr	r1, [sp, #64]	; 0x40
  403dec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403dee:	440a      	add	r2, r1
  403df0:	4616      	mov	r6, r2
  403df2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403df4:	4293      	cmp	r3, r2
  403df6:	db3e      	blt.n	403e76 <_vfprintf_r+0xd76>
  403df8:	9a06      	ldr	r2, [sp, #24]
  403dfa:	07d5      	lsls	r5, r2, #31
  403dfc:	d43b      	bmi.n	403e76 <_vfprintf_r+0xd76>
  403dfe:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e00:	ebc6 050a 	rsb	r5, r6, sl
  403e04:	1ad3      	subs	r3, r2, r3
  403e06:	429d      	cmp	r5, r3
  403e08:	bfa8      	it	ge
  403e0a:	461d      	movge	r5, r3
  403e0c:	2d00      	cmp	r5, #0
  403e0e:	462f      	mov	r7, r5
  403e10:	dd0b      	ble.n	403e2a <_vfprintf_r+0xd2a>
  403e12:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403e14:	6026      	str	r6, [r4, #0]
  403e16:	3201      	adds	r2, #1
  403e18:	44ab      	add	fp, r5
  403e1a:	2a07      	cmp	r2, #7
  403e1c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403e20:	6065      	str	r5, [r4, #4]
  403e22:	9222      	str	r2, [sp, #136]	; 0x88
  403e24:	f300 825e 	bgt.w	4042e4 <_vfprintf_r+0x11e4>
  403e28:	3408      	adds	r4, #8
  403e2a:	2f00      	cmp	r7, #0
  403e2c:	bfac      	ite	ge
  403e2e:	1bdd      	subge	r5, r3, r7
  403e30:	461d      	movlt	r5, r3
  403e32:	2d00      	cmp	r5, #0
  403e34:	f77f ab81 	ble.w	40353a <_vfprintf_r+0x43a>
  403e38:	2d10      	cmp	r5, #16
  403e3a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403e3c:	4f41      	ldr	r7, [pc, #260]	; (403f44 <_vfprintf_r+0xe44>)
  403e3e:	dd93      	ble.n	403d68 <_vfprintf_r+0xc68>
  403e40:	2610      	movs	r6, #16
  403e42:	465a      	mov	r2, fp
  403e44:	e003      	b.n	403e4e <_vfprintf_r+0xd4e>
  403e46:	3408      	adds	r4, #8
  403e48:	3d10      	subs	r5, #16
  403e4a:	2d10      	cmp	r5, #16
  403e4c:	dd8b      	ble.n	403d66 <_vfprintf_r+0xc66>
  403e4e:	3301      	adds	r3, #1
  403e50:	3210      	adds	r2, #16
  403e52:	2b07      	cmp	r3, #7
  403e54:	9223      	str	r2, [sp, #140]	; 0x8c
  403e56:	9322      	str	r3, [sp, #136]	; 0x88
  403e58:	6027      	str	r7, [r4, #0]
  403e5a:	6066      	str	r6, [r4, #4]
  403e5c:	ddf3      	ble.n	403e46 <_vfprintf_r+0xd46>
  403e5e:	4640      	mov	r0, r8
  403e60:	4649      	mov	r1, r9
  403e62:	aa21      	add	r2, sp, #132	; 0x84
  403e64:	f7ff f940 	bl	4030e8 <__sprint_r>
  403e68:	2800      	cmp	r0, #0
  403e6a:	f47f aa49 	bne.w	403300 <_vfprintf_r+0x200>
  403e6e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  403e70:	9b22      	ldr	r3, [sp, #136]	; 0x88
  403e72:	ac2e      	add	r4, sp, #184	; 0xb8
  403e74:	e7e8      	b.n	403e48 <_vfprintf_r+0xd48>
  403e76:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403e78:	9816      	ldr	r0, [sp, #88]	; 0x58
  403e7a:	9915      	ldr	r1, [sp, #84]	; 0x54
  403e7c:	6021      	str	r1, [r4, #0]
  403e7e:	3201      	adds	r2, #1
  403e80:	4483      	add	fp, r0
  403e82:	2a07      	cmp	r2, #7
  403e84:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  403e88:	6060      	str	r0, [r4, #4]
  403e8a:	9222      	str	r2, [sp, #136]	; 0x88
  403e8c:	f300 820a 	bgt.w	4042a4 <_vfprintf_r+0x11a4>
  403e90:	3408      	adds	r4, #8
  403e92:	e7b4      	b.n	403dfe <_vfprintf_r+0xcfe>
  403e94:	9b06      	ldr	r3, [sp, #24]
  403e96:	07d8      	lsls	r0, r3, #31
  403e98:	f53f ae28 	bmi.w	403aec <_vfprintf_r+0x9ec>
  403e9c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403e9e:	6023      	str	r3, [r4, #0]
  403ea0:	3501      	adds	r5, #1
  403ea2:	f10b 0601 	add.w	r6, fp, #1
  403ea6:	2301      	movs	r3, #1
  403ea8:	2d07      	cmp	r5, #7
  403eaa:	9623      	str	r6, [sp, #140]	; 0x8c
  403eac:	9522      	str	r5, [sp, #136]	; 0x88
  403eae:	6063      	str	r3, [r4, #4]
  403eb0:	f77f ae4b 	ble.w	403b4a <_vfprintf_r+0xa4a>
  403eb4:	4640      	mov	r0, r8
  403eb6:	4649      	mov	r1, r9
  403eb8:	aa21      	add	r2, sp, #132	; 0x84
  403eba:	f7ff f915 	bl	4030e8 <__sprint_r>
  403ebe:	2800      	cmp	r0, #0
  403ec0:	f47f aa1e 	bne.w	403300 <_vfprintf_r+0x200>
  403ec4:	9e23      	ldr	r6, [sp, #140]	; 0x8c
  403ec6:	9d22      	ldr	r5, [sp, #136]	; 0x88
  403ec8:	ac2e      	add	r4, sp, #184	; 0xb8
  403eca:	e63f      	b.n	403b4c <_vfprintf_r+0xa4c>
  403ecc:	4640      	mov	r0, r8
  403ece:	4649      	mov	r1, r9
  403ed0:	aa21      	add	r2, sp, #132	; 0x84
  403ed2:	f7ff f909 	bl	4030e8 <__sprint_r>
  403ed6:	2800      	cmp	r0, #0
  403ed8:	f47f aa12 	bne.w	403300 <_vfprintf_r+0x200>
  403edc:	9e23      	ldr	r6, [sp, #140]	; 0x8c
  403ede:	9d22      	ldr	r5, [sp, #136]	; 0x88
  403ee0:	ac2e      	add	r4, sp, #184	; 0xb8
  403ee2:	e610      	b.n	403b06 <_vfprintf_r+0xa06>
  403ee4:	4640      	mov	r0, r8
  403ee6:	4649      	mov	r1, r9
  403ee8:	aa21      	add	r2, sp, #132	; 0x84
  403eea:	f7ff f8fd 	bl	4030e8 <__sprint_r>
  403eee:	2800      	cmp	r0, #0
  403ef0:	f47f aa06 	bne.w	403300 <_vfprintf_r+0x200>
  403ef4:	9e23      	ldr	r6, [sp, #140]	; 0x8c
  403ef6:	9d22      	ldr	r5, [sp, #136]	; 0x88
  403ef8:	ac2e      	add	r4, sp, #184	; 0xb8
  403efa:	e610      	b.n	403b1e <_vfprintf_r+0xa1e>
  403efc:	3501      	adds	r5, #1
  403efe:	4456      	add	r6, sl
  403f00:	2d07      	cmp	r5, #7
  403f02:	9623      	str	r6, [sp, #140]	; 0x8c
  403f04:	9522      	str	r5, [sp, #136]	; 0x88
  403f06:	e884 0480 	stmia.w	r4, {r7, sl}
  403f0a:	f77f ae1e 	ble.w	403b4a <_vfprintf_r+0xa4a>
  403f0e:	e7d1      	b.n	403eb4 <_vfprintf_r+0xdb4>
  403f10:	4640      	mov	r0, r8
  403f12:	4649      	mov	r1, r9
  403f14:	aa21      	add	r2, sp, #132	; 0x84
  403f16:	f7ff f8e7 	bl	4030e8 <__sprint_r>
  403f1a:	2800      	cmp	r0, #0
  403f1c:	f47f a9f0 	bne.w	403300 <_vfprintf_r+0x200>
  403f20:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  403f24:	ac2e      	add	r4, sp, #184	; 0xb8
  403f26:	f7ff babc 	b.w	4034a2 <_vfprintf_r+0x3a2>
  403f2a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403f2e:	4276      	negs	r6, r6
  403f30:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  403f34:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
  403f38:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  403f3c:	2301      	movs	r3, #1
  403f3e:	f7ff ba03 	b.w	403348 <_vfprintf_r+0x248>
  403f42:	bf00      	nop
  403f44:	0040d3d4 	.word	0x0040d3d4
  403f48:	f004 fbea 	bl	408720 <__fpclassifyd>
  403f4c:	2800      	cmp	r0, #0
  403f4e:	f000 810d 	beq.w	40416c <_vfprintf_r+0x106c>
  403f52:	f025 0320 	bic.w	r3, r5, #32
  403f56:	f1b6 3fff 	cmp.w	r6, #4294967295
  403f5a:	930b      	str	r3, [sp, #44]	; 0x2c
  403f5c:	f000 8258 	beq.w	404410 <_vfprintf_r+0x1310>
  403f60:	2b47      	cmp	r3, #71	; 0x47
  403f62:	d104      	bne.n	403f6e <_vfprintf_r+0xe6e>
  403f64:	2e00      	cmp	r6, #0
  403f66:	bf14      	ite	ne
  403f68:	46b3      	movne	fp, r6
  403f6a:	f04f 0b01 	moveq.w	fp, #1
  403f6e:	9b06      	ldr	r3, [sp, #24]
  403f70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  403f74:	930f      	str	r3, [sp, #60]	; 0x3c
  403f76:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f78:	f1b3 0a00 	subs.w	sl, r3, #0
  403f7c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403f7e:	9307      	str	r3, [sp, #28]
  403f80:	bfbb      	ittet	lt
  403f82:	4653      	movlt	r3, sl
  403f84:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  403f88:	2300      	movge	r3, #0
  403f8a:	232d      	movlt	r3, #45	; 0x2d
  403f8c:	2d66      	cmp	r5, #102	; 0x66
  403f8e:	930d      	str	r3, [sp, #52]	; 0x34
  403f90:	f000 8154 	beq.w	40423c <_vfprintf_r+0x113c>
  403f94:	2d46      	cmp	r5, #70	; 0x46
  403f96:	f000 8151 	beq.w	40423c <_vfprintf_r+0x113c>
  403f9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403f9c:	9a07      	ldr	r2, [sp, #28]
  403f9e:	2b45      	cmp	r3, #69	; 0x45
  403fa0:	bf0c      	ite	eq
  403fa2:	f10b 0701 	addeq.w	r7, fp, #1
  403fa6:	465f      	movne	r7, fp
  403fa8:	2002      	movs	r0, #2
  403faa:	a91b      	add	r1, sp, #108	; 0x6c
  403fac:	e88d 0081 	stmia.w	sp, {r0, r7}
  403fb0:	9102      	str	r1, [sp, #8]
  403fb2:	a81c      	add	r0, sp, #112	; 0x70
  403fb4:	a91f      	add	r1, sp, #124	; 0x7c
  403fb6:	9003      	str	r0, [sp, #12]
  403fb8:	4653      	mov	r3, sl
  403fba:	9104      	str	r1, [sp, #16]
  403fbc:	4640      	mov	r0, r8
  403fbe:	f001 fb13 	bl	4055e8 <_dtoa_r>
  403fc2:	2d67      	cmp	r5, #103	; 0x67
  403fc4:	900e      	str	r0, [sp, #56]	; 0x38
  403fc6:	d002      	beq.n	403fce <_vfprintf_r+0xece>
  403fc8:	2d47      	cmp	r5, #71	; 0x47
  403fca:	f040 8147 	bne.w	40425c <_vfprintf_r+0x115c>
  403fce:	9b06      	ldr	r3, [sp, #24]
  403fd0:	07db      	lsls	r3, r3, #31
  403fd2:	f140 823a 	bpl.w	40444a <_vfprintf_r+0x134a>
  403fd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403fd8:	19de      	adds	r6, r3, r7
  403fda:	9807      	ldr	r0, [sp, #28]
  403fdc:	4651      	mov	r1, sl
  403fde:	2200      	movs	r2, #0
  403fe0:	2300      	movs	r3, #0
  403fe2:	f008 fc69 	bl	40c8b8 <__aeabi_dcmpeq>
  403fe6:	2800      	cmp	r0, #0
  403fe8:	f040 81a3 	bne.w	404332 <_vfprintf_r+0x1232>
  403fec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403fee:	429e      	cmp	r6, r3
  403ff0:	d906      	bls.n	404000 <_vfprintf_r+0xf00>
  403ff2:	2130      	movs	r1, #48	; 0x30
  403ff4:	1c5a      	adds	r2, r3, #1
  403ff6:	921f      	str	r2, [sp, #124]	; 0x7c
  403ff8:	7019      	strb	r1, [r3, #0]
  403ffa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403ffc:	429e      	cmp	r6, r3
  403ffe:	d8f9      	bhi.n	403ff4 <_vfprintf_r+0xef4>
  404000:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404002:	1a9b      	subs	r3, r3, r2
  404004:	9311      	str	r3, [sp, #68]	; 0x44
  404006:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404008:	2b47      	cmp	r3, #71	; 0x47
  40400a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40400c:	f000 8179 	beq.w	404302 <_vfprintf_r+0x1202>
  404010:	2d65      	cmp	r5, #101	; 0x65
  404012:	f340 819c 	ble.w	40434e <_vfprintf_r+0x124e>
  404016:	2d66      	cmp	r5, #102	; 0x66
  404018:	9310      	str	r3, [sp, #64]	; 0x40
  40401a:	f000 8209 	beq.w	404430 <_vfprintf_r+0x1330>
  40401e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404020:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404022:	4293      	cmp	r3, r2
  404024:	f300 81f7 	bgt.w	404416 <_vfprintf_r+0x1316>
  404028:	9b06      	ldr	r3, [sp, #24]
  40402a:	07d9      	lsls	r1, r3, #31
  40402c:	f100 8217 	bmi.w	40445e <_vfprintf_r+0x135e>
  404030:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404034:	920b      	str	r2, [sp, #44]	; 0x2c
  404036:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404038:	2a00      	cmp	r2, #0
  40403a:	f040 8169 	bne.w	404310 <_vfprintf_r+0x1210>
  40403e:	9307      	str	r3, [sp, #28]
  404040:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404042:	9306      	str	r3, [sp, #24]
  404044:	920f      	str	r2, [sp, #60]	; 0x3c
  404046:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  40404a:	f7ff b9b1 	b.w	4033b0 <_vfprintf_r+0x2b0>
  40404e:	9b06      	ldr	r3, [sp, #24]
  404050:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404052:	f013 0f40 	tst.w	r3, #64	; 0x40
  404056:	4613      	mov	r3, r2
  404058:	f43f ac84 	beq.w	403964 <_vfprintf_r+0x864>
  40405c:	8816      	ldrh	r6, [r2, #0]
  40405e:	3204      	adds	r2, #4
  404060:	2700      	movs	r7, #0
  404062:	2301      	movs	r3, #1
  404064:	920c      	str	r2, [sp, #48]	; 0x30
  404066:	f7ff b969 	b.w	40333c <_vfprintf_r+0x23c>
  40406a:	9b06      	ldr	r3, [sp, #24]
  40406c:	06db      	lsls	r3, r3, #27
  40406e:	d40b      	bmi.n	404088 <_vfprintf_r+0xf88>
  404070:	9b06      	ldr	r3, [sp, #24]
  404072:	065f      	lsls	r7, r3, #25
  404074:	d508      	bpl.n	404088 <_vfprintf_r+0xf88>
  404076:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404078:	6813      	ldr	r3, [r2, #0]
  40407a:	3204      	adds	r2, #4
  40407c:	920c      	str	r2, [sp, #48]	; 0x30
  40407e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404082:	801a      	strh	r2, [r3, #0]
  404084:	f7ff b87d 	b.w	403182 <_vfprintf_r+0x82>
  404088:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40408a:	6813      	ldr	r3, [r2, #0]
  40408c:	3204      	adds	r2, #4
  40408e:	920c      	str	r2, [sp, #48]	; 0x30
  404090:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404092:	601a      	str	r2, [r3, #0]
  404094:	f7ff b875 	b.w	403182 <_vfprintf_r+0x82>
  404098:	9b06      	ldr	r3, [sp, #24]
  40409a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40409c:	f013 0f40 	tst.w	r3, #64	; 0x40
  4040a0:	4613      	mov	r3, r2
  4040a2:	d076      	beq.n	404192 <_vfprintf_r+0x1092>
  4040a4:	3304      	adds	r3, #4
  4040a6:	8816      	ldrh	r6, [r2, #0]
  4040a8:	930c      	str	r3, [sp, #48]	; 0x30
  4040aa:	2700      	movs	r7, #0
  4040ac:	f7ff bae4 	b.w	403678 <_vfprintf_r+0x578>
  4040b0:	4693      	mov	fp, r2
  4040b2:	3301      	adds	r3, #1
  4040b4:	44ab      	add	fp, r5
  4040b6:	2b07      	cmp	r3, #7
  4040b8:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  4040bc:	9322      	str	r3, [sp, #136]	; 0x88
  4040be:	6027      	str	r7, [r4, #0]
  4040c0:	6065      	str	r5, [r4, #4]
  4040c2:	f73f ae86 	bgt.w	403dd2 <_vfprintf_r+0xcd2>
  4040c6:	3408      	adds	r4, #8
  4040c8:	e68e      	b.n	403de8 <_vfprintf_r+0xce8>
  4040ca:	4640      	mov	r0, r8
  4040cc:	4649      	mov	r1, r9
  4040ce:	aa21      	add	r2, sp, #132	; 0x84
  4040d0:	f7ff f80a 	bl	4030e8 <__sprint_r>
  4040d4:	2800      	cmp	r0, #0
  4040d6:	f47f a913 	bne.w	403300 <_vfprintf_r+0x200>
  4040da:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  4040de:	ac2e      	add	r4, sp, #184	; 0xb8
  4040e0:	e48d      	b.n	4039fe <_vfprintf_r+0x8fe>
  4040e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
  4040e4:	4ab0      	ldr	r2, [pc, #704]	; (4043a8 <_vfprintf_r+0x12a8>)
  4040e6:	6022      	str	r2, [r4, #0]
  4040e8:	3301      	adds	r3, #1
  4040ea:	f10b 0b01 	add.w	fp, fp, #1
  4040ee:	2201      	movs	r2, #1
  4040f0:	2b07      	cmp	r3, #7
  4040f2:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  4040f6:	9322      	str	r3, [sp, #136]	; 0x88
  4040f8:	6062      	str	r2, [r4, #4]
  4040fa:	dc50      	bgt.n	40419e <_vfprintf_r+0x109e>
  4040fc:	3408      	adds	r4, #8
  4040fe:	b92d      	cbnz	r5, 40410c <_vfprintf_r+0x100c>
  404100:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404102:	b91b      	cbnz	r3, 40410c <_vfprintf_r+0x100c>
  404104:	9b06      	ldr	r3, [sp, #24]
  404106:	07de      	lsls	r6, r3, #31
  404108:	f57f aa17 	bpl.w	40353a <_vfprintf_r+0x43a>
  40410c:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40410e:	9916      	ldr	r1, [sp, #88]	; 0x58
  404110:	9a15      	ldr	r2, [sp, #84]	; 0x54
  404112:	6022      	str	r2, [r4, #0]
  404114:	3301      	adds	r3, #1
  404116:	eb0b 0201 	add.w	r2, fp, r1
  40411a:	2b07      	cmp	r3, #7
  40411c:	9223      	str	r2, [sp, #140]	; 0x8c
  40411e:	6061      	str	r1, [r4, #4]
  404120:	9322      	str	r3, [sp, #136]	; 0x88
  404122:	f300 8168 	bgt.w	4043f6 <_vfprintf_r+0x12f6>
  404126:	3408      	adds	r4, #8
  404128:	426d      	negs	r5, r5
  40412a:	2d00      	cmp	r5, #0
  40412c:	dd6f      	ble.n	40420e <_vfprintf_r+0x110e>
  40412e:	2d10      	cmp	r5, #16
  404130:	4f9e      	ldr	r7, [pc, #632]	; (4043ac <_vfprintf_r+0x12ac>)
  404132:	bfc8      	it	gt
  404134:	2610      	movgt	r6, #16
  404136:	dc05      	bgt.n	404144 <_vfprintf_r+0x1044>
  404138:	e0aa      	b.n	404290 <_vfprintf_r+0x1190>
  40413a:	3408      	adds	r4, #8
  40413c:	3d10      	subs	r5, #16
  40413e:	2d10      	cmp	r5, #16
  404140:	f340 80a6 	ble.w	404290 <_vfprintf_r+0x1190>
  404144:	3301      	adds	r3, #1
  404146:	3210      	adds	r2, #16
  404148:	2b07      	cmp	r3, #7
  40414a:	9223      	str	r2, [sp, #140]	; 0x8c
  40414c:	9322      	str	r3, [sp, #136]	; 0x88
  40414e:	6027      	str	r7, [r4, #0]
  404150:	6066      	str	r6, [r4, #4]
  404152:	ddf2      	ble.n	40413a <_vfprintf_r+0x103a>
  404154:	4640      	mov	r0, r8
  404156:	4649      	mov	r1, r9
  404158:	aa21      	add	r2, sp, #132	; 0x84
  40415a:	f7fe ffc5 	bl	4030e8 <__sprint_r>
  40415e:	2800      	cmp	r0, #0
  404160:	f47f a8ce 	bne.w	403300 <_vfprintf_r+0x200>
  404164:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  404166:	9b22      	ldr	r3, [sp, #136]	; 0x88
  404168:	ac2e      	add	r4, sp, #184	; 0xb8
  40416a:	e7e7      	b.n	40413c <_vfprintf_r+0x103c>
  40416c:	9e06      	ldr	r6, [sp, #24]
  40416e:	4a90      	ldr	r2, [pc, #576]	; (4043b0 <_vfprintf_r+0x12b0>)
  404170:	4b90      	ldr	r3, [pc, #576]	; (4043b4 <_vfprintf_r+0x12b4>)
  404172:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  404176:	900f      	str	r0, [sp, #60]	; 0x3c
  404178:	2103      	movs	r1, #3
  40417a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
  40417e:	2d47      	cmp	r5, #71	; 0x47
  404180:	bfd8      	it	le
  404182:	461a      	movle	r2, r3
  404184:	9107      	str	r1, [sp, #28]
  404186:	9606      	str	r6, [sp, #24]
  404188:	9010      	str	r0, [sp, #64]	; 0x40
  40418a:	920e      	str	r2, [sp, #56]	; 0x38
  40418c:	910b      	str	r1, [sp, #44]	; 0x2c
  40418e:	f7ff b90f 	b.w	4033b0 <_vfprintf_r+0x2b0>
  404192:	3304      	adds	r3, #4
  404194:	6816      	ldr	r6, [r2, #0]
  404196:	930c      	str	r3, [sp, #48]	; 0x30
  404198:	2700      	movs	r7, #0
  40419a:	f7ff ba6d 	b.w	403678 <_vfprintf_r+0x578>
  40419e:	4640      	mov	r0, r8
  4041a0:	4649      	mov	r1, r9
  4041a2:	aa21      	add	r2, sp, #132	; 0x84
  4041a4:	f7fe ffa0 	bl	4030e8 <__sprint_r>
  4041a8:	2800      	cmp	r0, #0
  4041aa:	f47f a8a9 	bne.w	403300 <_vfprintf_r+0x200>
  4041ae:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
  4041b0:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  4041b4:	ac2e      	add	r4, sp, #184	; 0xb8
  4041b6:	e7a2      	b.n	4040fe <_vfprintf_r+0xffe>
  4041b8:	f041 0120 	orr.w	r1, r1, #32
  4041bc:	9106      	str	r1, [sp, #24]
  4041be:	785d      	ldrb	r5, [r3, #1]
  4041c0:	1c59      	adds	r1, r3, #1
  4041c2:	f7ff b80e 	b.w	4031e2 <_vfprintf_r+0xe2>
  4041c6:	980a      	ldr	r0, [sp, #40]	; 0x28
  4041c8:	910c      	str	r1, [sp, #48]	; 0x30
  4041ca:	4240      	negs	r0, r0
  4041cc:	900a      	str	r0, [sp, #40]	; 0x28
  4041ce:	4619      	mov	r1, r3
  4041d0:	f7ff ba02 	b.w	4035d8 <_vfprintf_r+0x4d8>
  4041d4:	4640      	mov	r0, r8
  4041d6:	4649      	mov	r1, r9
  4041d8:	aa21      	add	r2, sp, #132	; 0x84
  4041da:	f7fe ff85 	bl	4030e8 <__sprint_r>
  4041de:	2800      	cmp	r0, #0
  4041e0:	f47f a88e 	bne.w	403300 <_vfprintf_r+0x200>
  4041e4:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  4041e8:	ac2e      	add	r4, sp, #184	; 0xb8
  4041ea:	e41e      	b.n	403a2a <_vfprintf_r+0x92a>
  4041ec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4041ee:	ab2e      	add	r3, sp, #184	; 0xb8
  4041f0:	1a9b      	subs	r3, r3, r2
  4041f2:	930b      	str	r3, [sp, #44]	; 0x2c
  4041f4:	f7ff b8d4 	b.w	4033a0 <_vfprintf_r+0x2a0>
  4041f8:	4640      	mov	r0, r8
  4041fa:	4649      	mov	r1, r9
  4041fc:	aa21      	add	r2, sp, #132	; 0x84
  4041fe:	f7fe ff73 	bl	4030e8 <__sprint_r>
  404202:	2800      	cmp	r0, #0
  404204:	f47f a87c 	bne.w	403300 <_vfprintf_r+0x200>
  404208:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  40420a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40420c:	ac2e      	add	r4, sp, #184	; 0xb8
  40420e:	9811      	ldr	r0, [sp, #68]	; 0x44
  404210:	6060      	str	r0, [r4, #4]
  404212:	3301      	adds	r3, #1
  404214:	eb02 0b00 	add.w	fp, r2, r0
  404218:	2b07      	cmp	r3, #7
  40421a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40421c:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
  404220:	9322      	str	r3, [sp, #136]	; 0x88
  404222:	6022      	str	r2, [r4, #0]
  404224:	f77f a988 	ble.w	403538 <_vfprintf_r+0x438>
  404228:	e49d      	b.n	403b66 <_vfprintf_r+0xa66>
  40422a:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40422e:	f7fe fef1 	bl	403014 <strlen>
  404232:	970c      	str	r7, [sp, #48]	; 0x30
  404234:	900b      	str	r0, [sp, #44]	; 0x2c
  404236:	4603      	mov	r3, r0
  404238:	f7ff ba03 	b.w	403642 <_vfprintf_r+0x542>
  40423c:	2003      	movs	r0, #3
  40423e:	a91b      	add	r1, sp, #108	; 0x6c
  404240:	e88d 0801 	stmia.w	sp, {r0, fp}
  404244:	9102      	str	r1, [sp, #8]
  404246:	a81c      	add	r0, sp, #112	; 0x70
  404248:	a91f      	add	r1, sp, #124	; 0x7c
  40424a:	9003      	str	r0, [sp, #12]
  40424c:	9a07      	ldr	r2, [sp, #28]
  40424e:	9104      	str	r1, [sp, #16]
  404250:	4653      	mov	r3, sl
  404252:	4640      	mov	r0, r8
  404254:	f001 f9c8 	bl	4055e8 <_dtoa_r>
  404258:	465f      	mov	r7, fp
  40425a:	900e      	str	r0, [sp, #56]	; 0x38
  40425c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40425e:	19de      	adds	r6, r3, r7
  404260:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404262:	2b46      	cmp	r3, #70	; 0x46
  404264:	f47f aeb9 	bne.w	403fda <_vfprintf_r+0xeda>
  404268:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40426a:	781b      	ldrb	r3, [r3, #0]
  40426c:	2b30      	cmp	r3, #48	; 0x30
  40426e:	f000 80fc 	beq.w	40446a <_vfprintf_r+0x136a>
  404272:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  404274:	443e      	add	r6, r7
  404276:	e6b0      	b.n	403fda <_vfprintf_r+0xeda>
  404278:	4640      	mov	r0, r8
  40427a:	4649      	mov	r1, r9
  40427c:	aa21      	add	r2, sp, #132	; 0x84
  40427e:	f7fe ff33 	bl	4030e8 <__sprint_r>
  404282:	2800      	cmp	r0, #0
  404284:	f47f a83c 	bne.w	403300 <_vfprintf_r+0x200>
  404288:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  40428c:	ac2e      	add	r4, sp, #184	; 0xb8
  40428e:	e4f4      	b.n	403c7a <_vfprintf_r+0xb7a>
  404290:	3301      	adds	r3, #1
  404292:	442a      	add	r2, r5
  404294:	2b07      	cmp	r3, #7
  404296:	9223      	str	r2, [sp, #140]	; 0x8c
  404298:	9322      	str	r3, [sp, #136]	; 0x88
  40429a:	6027      	str	r7, [r4, #0]
  40429c:	6065      	str	r5, [r4, #4]
  40429e:	dcab      	bgt.n	4041f8 <_vfprintf_r+0x10f8>
  4042a0:	3408      	adds	r4, #8
  4042a2:	e7b4      	b.n	40420e <_vfprintf_r+0x110e>
  4042a4:	4640      	mov	r0, r8
  4042a6:	4649      	mov	r1, r9
  4042a8:	aa21      	add	r2, sp, #132	; 0x84
  4042aa:	f7fe ff1d 	bl	4030e8 <__sprint_r>
  4042ae:	2800      	cmp	r0, #0
  4042b0:	f47f a826 	bne.w	403300 <_vfprintf_r+0x200>
  4042b4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  4042b6:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  4042ba:	ac2e      	add	r4, sp, #184	; 0xb8
  4042bc:	e59f      	b.n	403dfe <_vfprintf_r+0xcfe>
  4042be:	2e06      	cmp	r6, #6
  4042c0:	4633      	mov	r3, r6
  4042c2:	bf28      	it	cs
  4042c4:	2306      	movcs	r3, #6
  4042c6:	930b      	str	r3, [sp, #44]	; 0x2c
  4042c8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4042cc:	f8dd c038 	ldr.w	ip, [sp, #56]	; 0x38
  4042d0:	9307      	str	r3, [sp, #28]
  4042d2:	4b39      	ldr	r3, [pc, #228]	; (4043b8 <_vfprintf_r+0x12b8>)
  4042d4:	970c      	str	r7, [sp, #48]	; 0x30
  4042d6:	f8cd c03c 	str.w	ip, [sp, #60]	; 0x3c
  4042da:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4042de:	930e      	str	r3, [sp, #56]	; 0x38
  4042e0:	f7ff b866 	b.w	4033b0 <_vfprintf_r+0x2b0>
  4042e4:	4640      	mov	r0, r8
  4042e6:	4649      	mov	r1, r9
  4042e8:	aa21      	add	r2, sp, #132	; 0x84
  4042ea:	f7fe fefd 	bl	4030e8 <__sprint_r>
  4042ee:	2800      	cmp	r0, #0
  4042f0:	f47f a806 	bne.w	403300 <_vfprintf_r+0x200>
  4042f4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  4042f6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4042f8:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
  4042fc:	1ad3      	subs	r3, r2, r3
  4042fe:	ac2e      	add	r4, sp, #184	; 0xb8
  404300:	e593      	b.n	403e2a <_vfprintf_r+0xd2a>
  404302:	1cdf      	adds	r7, r3, #3
  404304:	db22      	blt.n	40434c <_vfprintf_r+0x124c>
  404306:	459b      	cmp	fp, r3
  404308:	db20      	blt.n	40434c <_vfprintf_r+0x124c>
  40430a:	9310      	str	r3, [sp, #64]	; 0x40
  40430c:	2567      	movs	r5, #103	; 0x67
  40430e:	e686      	b.n	40401e <_vfprintf_r+0xf1e>
  404310:	9307      	str	r3, [sp, #28]
  404312:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404314:	9306      	str	r3, [sp, #24]
  404316:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40431a:	2300      	movs	r3, #0
  40431c:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
  404320:	930f      	str	r3, [sp, #60]	; 0x3c
  404322:	f7ff b848 	b.w	4033b6 <_vfprintf_r+0x2b6>
  404326:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40432a:	f88d c067 	strb.w	ip, [sp, #103]	; 0x67
  40432e:	f7ff ba0e 	b.w	40374e <_vfprintf_r+0x64e>
  404332:	4633      	mov	r3, r6
  404334:	e664      	b.n	404000 <_vfprintf_r+0xf00>
  404336:	ea26 73e6 	bic.w	r3, r6, r6, asr #31
  40433a:	900f      	str	r0, [sp, #60]	; 0x3c
  40433c:	970c      	str	r7, [sp, #48]	; 0x30
  40433e:	9010      	str	r0, [sp, #64]	; 0x40
  404340:	f89d c067 	ldrb.w	ip, [sp, #103]	; 0x67
  404344:	9307      	str	r3, [sp, #28]
  404346:	960b      	str	r6, [sp, #44]	; 0x2c
  404348:	f7ff b832 	b.w	4033b0 <_vfprintf_r+0x2b0>
  40434c:	3d02      	subs	r5, #2
  40434e:	3b01      	subs	r3, #1
  404350:	2b00      	cmp	r3, #0
  404352:	931b      	str	r3, [sp, #108]	; 0x6c
  404354:	bfba      	itte	lt
  404356:	425b      	neglt	r3, r3
  404358:	222d      	movlt	r2, #45	; 0x2d
  40435a:	222b      	movge	r2, #43	; 0x2b
  40435c:	2b09      	cmp	r3, #9
  40435e:	f88d 5074 	strb.w	r5, [sp, #116]	; 0x74
  404362:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
  404366:	dd72      	ble.n	40444e <_vfprintf_r+0x134e>
  404368:	f10d 0683 	add.w	r6, sp, #131	; 0x83
  40436c:	4630      	mov	r0, r6
  40436e:	4a13      	ldr	r2, [pc, #76]	; (4043bc <_vfprintf_r+0x12bc>)
  404370:	fb82 2103 	smull	r2, r1, r2, r3
  404374:	17da      	asrs	r2, r3, #31
  404376:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40437a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40437e:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  404382:	f103 0130 	add.w	r1, r3, #48	; 0x30
  404386:	2a09      	cmp	r2, #9
  404388:	4613      	mov	r3, r2
  40438a:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40438e:	dcee      	bgt.n	40436e <_vfprintf_r+0x126e>
  404390:	4602      	mov	r2, r0
  404392:	3330      	adds	r3, #48	; 0x30
  404394:	b2d9      	uxtb	r1, r3
  404396:	f802 1d01 	strb.w	r1, [r2, #-1]!
  40439a:	4296      	cmp	r6, r2
  40439c:	f240 80a0 	bls.w	4044e0 <_vfprintf_r+0x13e0>
  4043a0:	f10d 0276 	add.w	r2, sp, #118	; 0x76
  4043a4:	4603      	mov	r3, r0
  4043a6:	e00d      	b.n	4043c4 <_vfprintf_r+0x12c4>
  4043a8:	0040d424 	.word	0x0040d424
  4043ac:	0040d3d4 	.word	0x0040d3d4
  4043b0:	0040d3f0 	.word	0x0040d3f0
  4043b4:	0040d3ec 	.word	0x0040d3ec
  4043b8:	0040d41c 	.word	0x0040d41c
  4043bc:	66666667 	.word	0x66666667
  4043c0:	f813 1b01 	ldrb.w	r1, [r3], #1
  4043c4:	f802 1b01 	strb.w	r1, [r2], #1
  4043c8:	42b3      	cmp	r3, r6
  4043ca:	d1f9      	bne.n	4043c0 <_vfprintf_r+0x12c0>
  4043cc:	ab21      	add	r3, sp, #132	; 0x84
  4043ce:	1a1b      	subs	r3, r3, r0
  4043d0:	f10d 0276 	add.w	r2, sp, #118	; 0x76
  4043d4:	4413      	add	r3, r2
  4043d6:	aa1d      	add	r2, sp, #116	; 0x74
  4043d8:	1a9b      	subs	r3, r3, r2
  4043da:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4043dc:	9317      	str	r3, [sp, #92]	; 0x5c
  4043de:	2a01      	cmp	r2, #1
  4043e0:	4413      	add	r3, r2
  4043e2:	930b      	str	r3, [sp, #44]	; 0x2c
  4043e4:	dd6d      	ble.n	4044c2 <_vfprintf_r+0x13c2>
  4043e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4043e8:	2200      	movs	r2, #0
  4043ea:	3301      	adds	r3, #1
  4043ec:	930b      	str	r3, [sp, #44]	; 0x2c
  4043ee:	9210      	str	r2, [sp, #64]	; 0x40
  4043f0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4043f4:	e61f      	b.n	404036 <_vfprintf_r+0xf36>
  4043f6:	4640      	mov	r0, r8
  4043f8:	4649      	mov	r1, r9
  4043fa:	aa21      	add	r2, sp, #132	; 0x84
  4043fc:	f7fe fe74 	bl	4030e8 <__sprint_r>
  404400:	2800      	cmp	r0, #0
  404402:	f47e af7d 	bne.w	403300 <_vfprintf_r+0x200>
  404406:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
  404408:	9a23      	ldr	r2, [sp, #140]	; 0x8c
  40440a:	9b22      	ldr	r3, [sp, #136]	; 0x88
  40440c:	ac2e      	add	r4, sp, #184	; 0xb8
  40440e:	e68b      	b.n	404128 <_vfprintf_r+0x1028>
  404410:	f04f 0b06 	mov.w	fp, #6
  404414:	e5ab      	b.n	403f6e <_vfprintf_r+0xe6e>
  404416:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404418:	2b00      	cmp	r3, #0
  40441a:	bfd8      	it	le
  40441c:	f1c3 0602 	rsble	r6, r3, #2
  404420:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404422:	bfc8      	it	gt
  404424:	2601      	movgt	r6, #1
  404426:	18f3      	adds	r3, r6, r3
  404428:	930b      	str	r3, [sp, #44]	; 0x2c
  40442a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40442e:	e602      	b.n	404036 <_vfprintf_r+0xf36>
  404430:	2b00      	cmp	r3, #0
  404432:	dd30      	ble.n	404496 <_vfprintf_r+0x1396>
  404434:	f1bb 0f00 	cmp.w	fp, #0
  404438:	d125      	bne.n	404486 <_vfprintf_r+0x1386>
  40443a:	9b06      	ldr	r3, [sp, #24]
  40443c:	07de      	lsls	r6, r3, #31
  40443e:	d422      	bmi.n	404486 <_vfprintf_r+0x1386>
  404440:	9a10      	ldr	r2, [sp, #64]	; 0x40
  404442:	920b      	str	r2, [sp, #44]	; 0x2c
  404444:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404448:	e5f5      	b.n	404036 <_vfprintf_r+0xf36>
  40444a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40444c:	e5d8      	b.n	404000 <_vfprintf_r+0xf00>
  40444e:	3330      	adds	r3, #48	; 0x30
  404450:	2230      	movs	r2, #48	; 0x30
  404452:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  404456:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
  40445a:	ab1e      	add	r3, sp, #120	; 0x78
  40445c:	e7bb      	b.n	4043d6 <_vfprintf_r+0x12d6>
  40445e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404460:	3301      	adds	r3, #1
  404462:	930b      	str	r3, [sp, #44]	; 0x2c
  404464:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404468:	e5e5      	b.n	404036 <_vfprintf_r+0xf36>
  40446a:	9807      	ldr	r0, [sp, #28]
  40446c:	4651      	mov	r1, sl
  40446e:	2200      	movs	r2, #0
  404470:	2300      	movs	r3, #0
  404472:	f008 fa21 	bl	40c8b8 <__aeabi_dcmpeq>
  404476:	2800      	cmp	r0, #0
  404478:	f47f aefb 	bne.w	404272 <_vfprintf_r+0x1172>
  40447c:	f1c7 0701 	rsb	r7, r7, #1
  404480:	971b      	str	r7, [sp, #108]	; 0x6c
  404482:	443e      	add	r6, r7
  404484:	e5a9      	b.n	403fda <_vfprintf_r+0xeda>
  404486:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404488:	f10b 0601 	add.w	r6, fp, #1
  40448c:	4433      	add	r3, r6
  40448e:	930b      	str	r3, [sp, #44]	; 0x2c
  404490:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404494:	e5cf      	b.n	404036 <_vfprintf_r+0xf36>
  404496:	f1bb 0f00 	cmp.w	fp, #0
  40449a:	d11b      	bne.n	4044d4 <_vfprintf_r+0x13d4>
  40449c:	9b06      	ldr	r3, [sp, #24]
  40449e:	07d8      	lsls	r0, r3, #31
  4044a0:	d418      	bmi.n	4044d4 <_vfprintf_r+0x13d4>
  4044a2:	2301      	movs	r3, #1
  4044a4:	930b      	str	r3, [sp, #44]	; 0x2c
  4044a6:	e5c6      	b.n	404036 <_vfprintf_r+0xf36>
  4044a8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4044aa:	682e      	ldr	r6, [r5, #0]
  4044ac:	4628      	mov	r0, r5
  4044ae:	3004      	adds	r0, #4
  4044b0:	2e00      	cmp	r6, #0
  4044b2:	785d      	ldrb	r5, [r3, #1]
  4044b4:	900c      	str	r0, [sp, #48]	; 0x30
  4044b6:	f6be ae94 	bge.w	4031e2 <_vfprintf_r+0xe2>
  4044ba:	f04f 36ff 	mov.w	r6, #4294967295
  4044be:	f7fe be90 	b.w	4031e2 <_vfprintf_r+0xe2>
  4044c2:	9b06      	ldr	r3, [sp, #24]
  4044c4:	f013 0301 	ands.w	r3, r3, #1
  4044c8:	d18d      	bne.n	4043e6 <_vfprintf_r+0x12e6>
  4044ca:	9310      	str	r3, [sp, #64]	; 0x40
  4044cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4044ce:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044d2:	e5b0      	b.n	404036 <_vfprintf_r+0xf36>
  4044d4:	f10b 0302 	add.w	r3, fp, #2
  4044d8:	930b      	str	r3, [sp, #44]	; 0x2c
  4044da:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4044de:	e5aa      	b.n	404036 <_vfprintf_r+0xf36>
  4044e0:	f10d 0376 	add.w	r3, sp, #118	; 0x76
  4044e4:	e777      	b.n	4043d6 <_vfprintf_r+0x12d6>
  4044e6:	bf00      	nop

004044e8 <__sbprintf>:
  4044e8:	e92d 42f0 	stmdb	sp!, {r4, r5, r6, r7, r9, lr}
  4044ec:	460c      	mov	r4, r1
  4044ee:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  4044f2:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  4044f6:	69e7      	ldr	r7, [r4, #28]
  4044f8:	6e49      	ldr	r1, [r1, #100]	; 0x64
  4044fa:	f8b4 900e 	ldrh.w	r9, [r4, #14]
  4044fe:	9119      	str	r1, [sp, #100]	; 0x64
  404500:	ad1a      	add	r5, sp, #104	; 0x68
  404502:	f44f 6680 	mov.w	r6, #1024	; 0x400
  404506:	f02e 0e02 	bic.w	lr, lr, #2
  40450a:	f04f 0c00 	mov.w	ip, #0
  40450e:	9707      	str	r7, [sp, #28]
  404510:	4669      	mov	r1, sp
  404512:	6a67      	ldr	r7, [r4, #36]	; 0x24
  404514:	9500      	str	r5, [sp, #0]
  404516:	9504      	str	r5, [sp, #16]
  404518:	9602      	str	r6, [sp, #8]
  40451a:	9605      	str	r6, [sp, #20]
  40451c:	f8ad e00c 	strh.w	lr, [sp, #12]
  404520:	f8ad 900e 	strh.w	r9, [sp, #14]
  404524:	9709      	str	r7, [sp, #36]	; 0x24
  404526:	f8cd c018 	str.w	ip, [sp, #24]
  40452a:	4606      	mov	r6, r0
  40452c:	f7fe fde8 	bl	403100 <_vfprintf_r>
  404530:	1e05      	subs	r5, r0, #0
  404532:	db07      	blt.n	404544 <__sbprintf+0x5c>
  404534:	4630      	mov	r0, r6
  404536:	4669      	mov	r1, sp
  404538:	f002 f84a 	bl	4065d0 <_fflush_r>
  40453c:	2800      	cmp	r0, #0
  40453e:	bf18      	it	ne
  404540:	f04f 35ff 	movne.w	r5, #4294967295
  404544:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404548:	065b      	lsls	r3, r3, #25
  40454a:	d503      	bpl.n	404554 <__sbprintf+0x6c>
  40454c:	89a3      	ldrh	r3, [r4, #12]
  40454e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404552:	81a3      	strh	r3, [r4, #12]
  404554:	4628      	mov	r0, r5
  404556:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40455a:	e8bd 82f0 	ldmia.w	sp!, {r4, r5, r6, r7, r9, pc}
  40455e:	bf00      	nop

00404560 <__svfscanf_r>:
  404560:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404564:	468a      	mov	sl, r1
  404566:	8989      	ldrh	r1, [r1, #12]
  404568:	f5ad 7d2d 	sub.w	sp, sp, #692	; 0x2b4
  40456c:	048e      	lsls	r6, r1, #18
  40456e:	4683      	mov	fp, r0
  404570:	9303      	str	r3, [sp, #12]
  404572:	d409      	bmi.n	404588 <__svfscanf_r+0x28>
  404574:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
  404578:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
  40457c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  404580:	f8aa 100c 	strh.w	r1, [sl, #12]
  404584:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
  404588:	4616      	mov	r6, r2
  40458a:	2300      	movs	r3, #0
  40458c:	f816 1b01 	ldrb.w	r1, [r6], #1
  404590:	9308      	str	r3, [sp, #32]
  404592:	9306      	str	r3, [sp, #24]
  404594:	461f      	mov	r7, r3
  404596:	9307      	str	r3, [sp, #28]
  404598:	f8df 9474 	ldr.w	r9, [pc, #1140]	; 404a10 <__svfscanf_r+0x4b0>
  40459c:	f8cd b008 	str.w	fp, [sp, #8]
  4045a0:	9111      	str	r1, [sp, #68]	; 0x44
  4045a2:	b369      	cbz	r1, 404600 <__svfscanf_r+0xa0>
  4045a4:	f8d9 0000 	ldr.w	r0, [r9]
  4045a8:	1843      	adds	r3, r0, r1
  4045aa:	785b      	ldrb	r3, [r3, #1]
  4045ac:	f003 0308 	and.w	r3, r3, #8
  4045b0:	f003 05ff 	and.w	r5, r3, #255	; 0xff
  4045b4:	b34b      	cbz	r3, 40460a <__svfscanf_r+0xaa>
  4045b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4045ba:	9c02      	ldr	r4, [sp, #8]
  4045bc:	e011      	b.n	4045e2 <__svfscanf_r+0x82>
  4045be:	f8da 3000 	ldr.w	r3, [sl]
  4045c2:	f8d9 1000 	ldr.w	r1, [r9]
  4045c6:	781a      	ldrb	r2, [r3, #0]
  4045c8:	440a      	add	r2, r1
  4045ca:	3301      	adds	r3, #1
  4045cc:	7852      	ldrb	r2, [r2, #1]
  4045ce:	0715      	lsls	r5, r2, #28
  4045d0:	d50f      	bpl.n	4045f2 <__svfscanf_r+0x92>
  4045d2:	f8da 2004 	ldr.w	r2, [sl, #4]
  4045d6:	f8ca 3000 	str.w	r3, [sl]
  4045da:	1e53      	subs	r3, r2, #1
  4045dc:	3701      	adds	r7, #1
  4045de:	f8ca 3004 	str.w	r3, [sl, #4]
  4045e2:	2b00      	cmp	r3, #0
  4045e4:	dceb      	bgt.n	4045be <__svfscanf_r+0x5e>
  4045e6:	4620      	mov	r0, r4
  4045e8:	4651      	mov	r1, sl
  4045ea:	f004 f811 	bl	408610 <__srefill_r>
  4045ee:	2800      	cmp	r0, #0
  4045f0:	d0e5      	beq.n	4045be <__svfscanf_r+0x5e>
  4045f2:	4632      	mov	r2, r6
  4045f4:	4616      	mov	r6, r2
  4045f6:	f816 1b01 	ldrb.w	r1, [r6], #1
  4045fa:	9111      	str	r1, [sp, #68]	; 0x44
  4045fc:	2900      	cmp	r1, #0
  4045fe:	d1d1      	bne.n	4045a4 <__svfscanf_r+0x44>
  404600:	9807      	ldr	r0, [sp, #28]
  404602:	f50d 7d2d 	add.w	sp, sp, #692	; 0x2b4
  404606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40460a:	2925      	cmp	r1, #37	; 0x25
  40460c:	f040 8082 	bne.w	404714 <__svfscanf_r+0x1b4>
  404610:	7853      	ldrb	r3, [r2, #1]
  404612:	462c      	mov	r4, r5
  404614:	1c71      	adds	r1, r6, #1
  404616:	2b78      	cmp	r3, #120	; 0x78
  404618:	f200 82c9 	bhi.w	404bae <__svfscanf_r+0x64e>
  40461c:	e8df f013 	tbh	[pc, r3, lsl #1]
  404620:	02c70092 	.word	0x02c70092
  404624:	02c702c7 	.word	0x02c702c7
  404628:	02c702c7 	.word	0x02c702c7
  40462c:	02c702c7 	.word	0x02c702c7
  404630:	02c702c7 	.word	0x02c702c7
  404634:	02c702c7 	.word	0x02c702c7
  404638:	02c702c7 	.word	0x02c702c7
  40463c:	02c702c7 	.word	0x02c702c7
  404640:	02c702c7 	.word	0x02c702c7
  404644:	02c702c7 	.word	0x02c702c7
  404648:	02c702c7 	.word	0x02c702c7
  40464c:	02c702c7 	.word	0x02c702c7
  404650:	02c702c7 	.word	0x02c702c7
  404654:	02c702c7 	.word	0x02c702c7
  404658:	02c702c7 	.word	0x02c702c7
  40465c:	02c702c7 	.word	0x02c702c7
  404660:	02c702c7 	.word	0x02c702c7
  404664:	02c702c7 	.word	0x02c702c7
  404668:	007902c7 	.word	0x007902c7
  40466c:	02c702c7 	.word	0x02c702c7
  404670:	02c702c7 	.word	0x02c702c7
  404674:	02c70239 	.word	0x02c70239
  404678:	02c702c7 	.word	0x02c702c7
  40467c:	02c702c7 	.word	0x02c702c7
  404680:	02640264 	.word	0x02640264
  404684:	02640264 	.word	0x02640264
  404688:	02640264 	.word	0x02640264
  40468c:	02640264 	.word	0x02640264
  404690:	02640264 	.word	0x02640264
  404694:	02c702c7 	.word	0x02c702c7
  404698:	02c702c7 	.word	0x02c702c7
  40469c:	02c702c7 	.word	0x02c702c7
  4046a0:	02c702c7 	.word	0x02c702c7
  4046a4:	02c702c7 	.word	0x02c702c7
  4046a8:	0285023e 	.word	0x0285023e
  4046ac:	028502c7 	.word	0x028502c7
  4046b0:	02c702c7 	.word	0x02c702c7
  4046b4:	02c702c7 	.word	0x02c702c7
  4046b8:	02c70280 	.word	0x02c70280
  4046bc:	027602c7 	.word	0x027602c7
  4046c0:	02c702c7 	.word	0x02c702c7
  4046c4:	02c702c7 	.word	0x02c702c7
  4046c8:	02c702c7 	.word	0x02c702c7
  4046cc:	02c702c7 	.word	0x02c702c7
  4046d0:	02c7026c 	.word	0x02c7026c
  4046d4:	02a602c7 	.word	0x02a602c7
  4046d8:	02c702c7 	.word	0x02c702c7
  4046dc:	02c702c7 	.word	0x02c702c7
  4046e0:	02c702c7 	.word	0x02c702c7
  4046e4:	02a002c7 	.word	0x02a002c7
  4046e8:	0285029e 	.word	0x0285029e
  4046ec:	02850285 	.word	0x02850285
  4046f0:	00980299 	.word	0x00980299
  4046f4:	02c702c7 	.word	0x02c702c7
  4046f8:	02c702bf 	.word	0x02c702bf
  4046fc:	0289028b 	.word	0x0289028b
  404700:	02c702bb 	.word	0x02c702bb
  404704:	02b702c7 	.word	0x02b702c7
  404708:	02af02c7 	.word	0x02af02c7
  40470c:	02c702c7 	.word	0x02c702c7
  404710:	026c      	.short	0x026c
  404712:	460e      	mov	r6, r1
  404714:	f8da 3004 	ldr.w	r3, [sl, #4]
  404718:	2b00      	cmp	r3, #0
  40471a:	f340 8561 	ble.w	4051e0 <__svfscanf_r+0xc80>
  40471e:	f8da 3000 	ldr.w	r3, [sl]
  404722:	f816 2c01 	ldrb.w	r2, [r6, #-1]
  404726:	7819      	ldrb	r1, [r3, #0]
  404728:	4291      	cmp	r1, r2
  40472a:	f47f af69 	bne.w	404600 <__svfscanf_r+0xa0>
  40472e:	f8da 2004 	ldr.w	r2, [sl, #4]
  404732:	3301      	adds	r3, #1
  404734:	3a01      	subs	r2, #1
  404736:	f8ca 2004 	str.w	r2, [sl, #4]
  40473a:	f8ca 3000 	str.w	r3, [sl]
  40473e:	3701      	adds	r7, #1
  404740:	4632      	mov	r2, r6
  404742:	e757      	b.n	4045f4 <__svfscanf_r+0x94>
  404744:	f04f 30ff 	mov.w	r0, #4294967295
  404748:	f50d 7d2d 	add.w	sp, sp, #692	; 0x2b4
  40474c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404750:	4bad      	ldr	r3, [pc, #692]	; (404a08 <__svfscanf_r+0x4a8>)
  404752:	9308      	str	r3, [sp, #32]
  404754:	2300      	movs	r3, #0
  404756:	460e      	mov	r6, r1
  404758:	9306      	str	r3, [sp, #24]
  40475a:	f04f 0803 	mov.w	r8, #3
  40475e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404762:	2b00      	cmp	r3, #0
  404764:	f340 81a8 	ble.w	404ab8 <__svfscanf_r+0x558>
  404768:	066b      	lsls	r3, r5, #25
  40476a:	d512      	bpl.n	404792 <__svfscanf_r+0x232>
  40476c:	f108 38ff 	add.w	r8, r8, #4294967295
  404770:	f1b8 0f03 	cmp.w	r8, #3
  404774:	f200 80c0 	bhi.w	4048f8 <__svfscanf_r+0x398>
  404778:	e8df f018 	tbh	[pc, r8, lsl #1]
  40477c:	009200e8 	.word	0x009200e8
  404780:	02240022 	.word	0x02240022
  404784:	9802      	ldr	r0, [sp, #8]
  404786:	4651      	mov	r1, sl
  404788:	f003 ff42 	bl	408610 <__srefill_r>
  40478c:	2800      	cmp	r0, #0
  40478e:	f040 819a 	bne.w	404ac6 <__svfscanf_r+0x566>
  404792:	f8d9 1000 	ldr.w	r1, [r9]
  404796:	f8da 2000 	ldr.w	r2, [sl]
  40479a:	e001      	b.n	4047a0 <__svfscanf_r+0x240>
  40479c:	f8ca 2000 	str.w	r2, [sl]
  4047a0:	7813      	ldrb	r3, [r2, #0]
  4047a2:	440b      	add	r3, r1
  4047a4:	3201      	adds	r2, #1
  4047a6:	785b      	ldrb	r3, [r3, #1]
  4047a8:	0718      	lsls	r0, r3, #28
  4047aa:	d5df      	bpl.n	40476c <__svfscanf_r+0x20c>
  4047ac:	f8da 3004 	ldr.w	r3, [sl, #4]
  4047b0:	3b01      	subs	r3, #1
  4047b2:	2b00      	cmp	r3, #0
  4047b4:	f107 0701 	add.w	r7, r7, #1
  4047b8:	f8ca 3004 	str.w	r3, [sl, #4]
  4047bc:	dcee      	bgt.n	40479c <__svfscanf_r+0x23c>
  4047be:	e7e1      	b.n	404784 <__svfscanf_r+0x224>
  4047c0:	1e63      	subs	r3, r4, #1
  4047c2:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
  4047c6:	bf84      	itt	hi
  4047c8:	f46f 71ae 	mvnhi.w	r1, #348	; 0x15c
  4047cc:	1863      	addhi	r3, r4, r1
  4047ce:	aa54      	add	r2, sp, #336	; 0x150
  4047d0:	bf98      	it	ls
  4047d2:	2300      	movls	r3, #0
  4047d4:	9209      	str	r2, [sp, #36]	; 0x24
  4047d6:	4690      	mov	r8, r2
  4047d8:	46b4      	mov	ip, r6
  4047da:	461a      	mov	r2, r3
  4047dc:	9e06      	ldr	r6, [sp, #24]
  4047de:	463b      	mov	r3, r7
  4047e0:	bf88      	it	hi
  4047e2:	f240 145d 	movwhi	r4, #349	; 0x15d
  4047e6:	f445 6558 	orr.w	r5, r5, #3456	; 0xd80
  4047ea:	f04f 0b00 	mov.w	fp, #0
  4047ee:	4617      	mov	r7, r2
  4047f0:	f8da 1000 	ldr.w	r1, [sl]
  4047f4:	7808      	ldrb	r0, [r1, #0]
  4047f6:	f1a0 022b 	sub.w	r2, r0, #43	; 0x2b
  4047fa:	2a4d      	cmp	r2, #77	; 0x4d
  4047fc:	f200 80ec 	bhi.w	4049d8 <__svfscanf_r+0x478>
  404800:	e8df f012 	tbh	[pc, r2, lsl #1]
  404804:	00ea0131 	.word	0x00ea0131
  404808:	00ea0131 	.word	0x00ea0131
  40480c:	010800ea 	.word	0x010800ea
  404810:	00d400d4 	.word	0x00d400d4
  404814:	00d400d4 	.word	0x00d400d4
  404818:	00d400d4 	.word	0x00d400d4
  40481c:	014100d4 	.word	0x014100d4
  404820:	00ea0141 	.word	0x00ea0141
  404824:	00ea00ea 	.word	0x00ea00ea
  404828:	00ea00ea 	.word	0x00ea00ea
  40482c:	00ea00ea 	.word	0x00ea00ea
  404830:	012c012c 	.word	0x012c012c
  404834:	012c012c 	.word	0x012c012c
  404838:	012c012c 	.word	0x012c012c
  40483c:	00ea00ea 	.word	0x00ea00ea
  404840:	00ea00ea 	.word	0x00ea00ea
  404844:	00ea00ea 	.word	0x00ea00ea
  404848:	00ea00ea 	.word	0x00ea00ea
  40484c:	00ea00ea 	.word	0x00ea00ea
  404850:	00ea00ea 	.word	0x00ea00ea
  404854:	00ea00ea 	.word	0x00ea00ea
  404858:	00ea00ea 	.word	0x00ea00ea
  40485c:	013600ea 	.word	0x013600ea
  404860:	00ea00ea 	.word	0x00ea00ea
  404864:	00ea00ea 	.word	0x00ea00ea
  404868:	00ea00ea 	.word	0x00ea00ea
  40486c:	00ea00ea 	.word	0x00ea00ea
  404870:	012c012c 	.word	0x012c012c
  404874:	012c012c 	.word	0x012c012c
  404878:	012c012c 	.word	0x012c012c
  40487c:	00ea00ea 	.word	0x00ea00ea
  404880:	00ea00ea 	.word	0x00ea00ea
  404884:	00ea00ea 	.word	0x00ea00ea
  404888:	00ea00ea 	.word	0x00ea00ea
  40488c:	00ea00ea 	.word	0x00ea00ea
  404890:	00ea00ea 	.word	0x00ea00ea
  404894:	00ea00ea 	.word	0x00ea00ea
  404898:	00ea00ea 	.word	0x00ea00ea
  40489c:	013600ea 	.word	0x013600ea
  4048a0:	2c00      	cmp	r4, #0
  4048a2:	bf08      	it	eq
  4048a4:	f04f 34ff 	moveq.w	r4, #4294967295
  4048a8:	f015 0301 	ands.w	r3, r5, #1
  4048ac:	f040 83df 	bne.w	40506e <__svfscanf_r+0xb0e>
  4048b0:	06ea      	lsls	r2, r5, #27
  4048b2:	f140 8359 	bpl.w	404f68 <__svfscanf_r+0xa08>
  4048b6:	f8d9 1000 	ldr.w	r1, [r9]
  4048ba:	f8da 2000 	ldr.w	r2, [sl]
  4048be:	461d      	mov	r5, r3
  4048c0:	7813      	ldrb	r3, [r2, #0]
  4048c2:	440b      	add	r3, r1
  4048c4:	3201      	adds	r2, #1
  4048c6:	785b      	ldrb	r3, [r3, #1]
  4048c8:	071b      	lsls	r3, r3, #28
  4048ca:	d43c      	bmi.n	404946 <__svfscanf_r+0x3e6>
  4048cc:	f8da 3004 	ldr.w	r3, [sl, #4]
  4048d0:	f8ca 2000 	str.w	r2, [sl]
  4048d4:	3501      	adds	r5, #1
  4048d6:	3b01      	subs	r3, #1
  4048d8:	42ac      	cmp	r4, r5
  4048da:	f8ca 3004 	str.w	r3, [sl, #4]
  4048de:	d032      	beq.n	404946 <__svfscanf_r+0x3e6>
  4048e0:	2b00      	cmp	r3, #0
  4048e2:	dced      	bgt.n	4048c0 <__svfscanf_r+0x360>
  4048e4:	9802      	ldr	r0, [sp, #8]
  4048e6:	4651      	mov	r1, sl
  4048e8:	f003 fe92 	bl	408610 <__srefill_r>
  4048ec:	bb58      	cbnz	r0, 404946 <__svfscanf_r+0x3e6>
  4048ee:	f8d9 1000 	ldr.w	r1, [r9]
  4048f2:	f8da 2000 	ldr.w	r2, [sl]
  4048f6:	e7e3      	b.n	4048c0 <__svfscanf_r+0x360>
  4048f8:	2c00      	cmp	r4, #0
  4048fa:	bf08      	it	eq
  4048fc:	2401      	moveq	r4, #1
  4048fe:	f015 0301 	ands.w	r3, r5, #1
  404902:	f040 8364 	bne.w	404fce <__svfscanf_r+0xa6e>
  404906:	06e9      	lsls	r1, r5, #27
  404908:	f140 8447 	bpl.w	40519a <__svfscanf_r+0xc3a>
  40490c:	461d      	mov	r5, r3
  40490e:	f8dd 8008 	ldr.w	r8, [sp, #8]
  404912:	e009      	b.n	404928 <__svfscanf_r+0x3c8>
  404914:	4413      	add	r3, r2
  404916:	f8ca 3000 	str.w	r3, [sl]
  40491a:	4415      	add	r5, r2
  40491c:	1aa4      	subs	r4, r4, r2
  40491e:	f003 fe77 	bl	408610 <__srefill_r>
  404922:	2800      	cmp	r0, #0
  404924:	f040 8433 	bne.w	40518e <__svfscanf_r+0xc2e>
  404928:	f8da 2004 	ldr.w	r2, [sl, #4]
  40492c:	f8da 3000 	ldr.w	r3, [sl]
  404930:	42a2      	cmp	r2, r4
  404932:	4640      	mov	r0, r8
  404934:	4651      	mov	r1, sl
  404936:	dbed      	blt.n	404914 <__svfscanf_r+0x3b4>
  404938:	1b12      	subs	r2, r2, r4
  40493a:	4423      	add	r3, r4
  40493c:	f8ca 2004 	str.w	r2, [sl, #4]
  404940:	4425      	add	r5, r4
  404942:	f8ca 3000 	str.w	r3, [sl]
  404946:	442f      	add	r7, r5
  404948:	4632      	mov	r2, r6
  40494a:	e653      	b.n	4045f4 <__svfscanf_r+0x94>
  40494c:	2c00      	cmp	r4, #0
  40494e:	bf08      	it	eq
  404950:	f04f 34ff 	moveq.w	r4, #4294967295
  404954:	06ea      	lsls	r2, r5, #27
  404956:	f140 82d3 	bpl.w	404f00 <__svfscanf_r+0x9a0>
  40495a:	f8da 1000 	ldr.w	r1, [sl]
  40495e:	2500      	movs	r5, #0
  404960:	f10d 0850 	add.w	r8, sp, #80	; 0x50
  404964:	780b      	ldrb	r3, [r1, #0]
  404966:	f818 3003 	ldrb.w	r3, [r8, r3]
  40496a:	3101      	adds	r1, #1
  40496c:	b1cb      	cbz	r3, 4049a2 <__svfscanf_r+0x442>
  40496e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404972:	f8ca 1000 	str.w	r1, [sl]
  404976:	3501      	adds	r5, #1
  404978:	3b01      	subs	r3, #1
  40497a:	42ac      	cmp	r4, r5
  40497c:	f8ca 3004 	str.w	r3, [sl, #4]
  404980:	d0e1      	beq.n	404946 <__svfscanf_r+0x3e6>
  404982:	2b00      	cmp	r3, #0
  404984:	dcee      	bgt.n	404964 <__svfscanf_r+0x404>
  404986:	9802      	ldr	r0, [sp, #8]
  404988:	4651      	mov	r1, sl
  40498a:	f003 fe41 	bl	408610 <__srefill_r>
  40498e:	2800      	cmp	r0, #0
  404990:	d1d9      	bne.n	404946 <__svfscanf_r+0x3e6>
  404992:	f8da 1000 	ldr.w	r1, [sl]
  404996:	780b      	ldrb	r3, [r1, #0]
  404998:	f818 3003 	ldrb.w	r3, [r8, r3]
  40499c:	3101      	adds	r1, #1
  40499e:	2b00      	cmp	r3, #0
  4049a0:	d1e5      	bne.n	40496e <__svfscanf_r+0x40e>
  4049a2:	2d00      	cmp	r5, #0
  4049a4:	f43f ae2c 	beq.w	404600 <__svfscanf_r+0xa0>
  4049a8:	442f      	add	r7, r5
  4049aa:	e7cd      	b.n	404948 <__svfscanf_r+0x3e8>
  4049ac:	4a17      	ldr	r2, [pc, #92]	; (404a0c <__svfscanf_r+0x4ac>)
  4049ae:	f932 6016 	ldrsh.w	r6, [r2, r6, lsl #1]
  4049b2:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
  4049b6:	f8da 2004 	ldr.w	r2, [sl, #4]
  4049ba:	f888 0000 	strb.w	r0, [r8]
  4049be:	3a01      	subs	r2, #1
  4049c0:	2a00      	cmp	r2, #0
  4049c2:	f108 0801 	add.w	r8, r8, #1
  4049c6:	f8ca 2004 	str.w	r2, [sl, #4]
  4049ca:	dd3a      	ble.n	404a42 <__svfscanf_r+0x4e2>
  4049cc:	3101      	adds	r1, #1
  4049ce:	f8ca 1000 	str.w	r1, [sl]
  4049d2:	3c01      	subs	r4, #1
  4049d4:	f47f af0c 	bne.w	4047f0 <__svfscanf_r+0x290>
  4049d8:	05e9      	lsls	r1, r5, #23
  4049da:	9606      	str	r6, [sp, #24]
  4049dc:	461f      	mov	r7, r3
  4049de:	4666      	mov	r6, ip
  4049e0:	d507      	bpl.n	4049f2 <__svfscanf_r+0x492>
  4049e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049e4:	4598      	cmp	r8, r3
  4049e6:	f200 83ee 	bhi.w	4051c6 <__svfscanf_r+0xc66>
  4049ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049ec:	4598      	cmp	r8, r3
  4049ee:	f43f ae07 	beq.w	404600 <__svfscanf_r+0xa0>
  4049f2:	f015 0410 	ands.w	r4, r5, #16
  4049f6:	f000 8361 	beq.w	4050bc <__svfscanf_r+0xb5c>
  4049fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049fc:	ebc3 0808 	rsb	r8, r3, r8
  404a00:	44d8      	add	r8, fp
  404a02:	4447      	add	r7, r8
  404a04:	4632      	mov	r2, r6
  404a06:	e5f5      	b.n	4045f4 <__svfscanf_r+0x94>
  404a08:	00409855 	.word	0x00409855
  404a0c:	0040d438 	.word	0x0040d438
  404a10:	20000464 	.word	0x20000464
  404a14:	052a      	lsls	r2, r5, #20
  404a16:	d5ce      	bpl.n	4049b6 <__svfscanf_r+0x456>
  404a18:	b916      	cbnz	r6, 404a20 <__svfscanf_r+0x4c0>
  404a1a:	f445 7500 	orr.w	r5, r5, #512	; 0x200
  404a1e:	2608      	movs	r6, #8
  404a20:	056a      	lsls	r2, r5, #21
  404a22:	f100 8374 	bmi.w	40510e <__svfscanf_r+0xbae>
  404a26:	f425 7560 	bic.w	r5, r5, #896	; 0x380
  404a2a:	b10f      	cbz	r7, 404a30 <__svfscanf_r+0x4d0>
  404a2c:	3f01      	subs	r7, #1
  404a2e:	3401      	adds	r4, #1
  404a30:	f8da 2004 	ldr.w	r2, [sl, #4]
  404a34:	3a01      	subs	r2, #1
  404a36:	2a00      	cmp	r2, #0
  404a38:	f10b 0b01 	add.w	fp, fp, #1
  404a3c:	f8ca 2004 	str.w	r2, [sl, #4]
  404a40:	dcc4      	bgt.n	4049cc <__svfscanf_r+0x46c>
  404a42:	9802      	ldr	r0, [sp, #8]
  404a44:	f8cd c010 	str.w	ip, [sp, #16]
  404a48:	4651      	mov	r1, sl
  404a4a:	9306      	str	r3, [sp, #24]
  404a4c:	f003 fde0 	bl	408610 <__srefill_r>
  404a50:	9b06      	ldr	r3, [sp, #24]
  404a52:	f8dd c010 	ldr.w	ip, [sp, #16]
  404a56:	2800      	cmp	r0, #0
  404a58:	d0bb      	beq.n	4049d2 <__svfscanf_r+0x472>
  404a5a:	e7bd      	b.n	4049d8 <__svfscanf_r+0x478>
  404a5c:	2e0a      	cmp	r6, #10
  404a5e:	ddbb      	ble.n	4049d8 <__svfscanf_r+0x478>
  404a60:	f425 6538 	bic.w	r5, r5, #2944	; 0xb80
  404a64:	e7a7      	b.n	4049b6 <__svfscanf_r+0x456>
  404a66:	062a      	lsls	r2, r5, #24
  404a68:	d5b6      	bpl.n	4049d8 <__svfscanf_r+0x478>
  404a6a:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404a6e:	e7a2      	b.n	4049b6 <__svfscanf_r+0x456>
  404a70:	f405 62c0 	and.w	r2, r5, #1536	; 0x600
  404a74:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404a78:	d1ae      	bne.n	4049d8 <__svfscanf_r+0x478>
  404a7a:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  404a7e:	f445 65a0 	orr.w	r5, r5, #1280	; 0x500
  404a82:	2610      	movs	r6, #16
  404a84:	e797      	b.n	4049b6 <__svfscanf_r+0x456>
  404a86:	4aaa      	ldr	r2, [pc, #680]	; (404d30 <__svfscanf_r+0x7d0>)
  404a88:	f932 6016 	ldrsh.w	r6, [r2, r6, lsl #1]
  404a8c:	2e08      	cmp	r6, #8
  404a8e:	dce7      	bgt.n	404a60 <__svfscanf_r+0x500>
  404a90:	e7a2      	b.n	4049d8 <__svfscanf_r+0x478>
  404a92:	7873      	ldrb	r3, [r6, #1]
  404a94:	f045 0510 	orr.w	r5, r5, #16
  404a98:	460e      	mov	r6, r1
  404a9a:	e5bb      	b.n	404614 <__svfscanf_r+0xb4>
  404a9c:	460e      	mov	r6, r1
  404a9e:	f045 0501 	orr.w	r5, r5, #1
  404aa2:	4ba4      	ldr	r3, [pc, #656]	; (404d34 <__svfscanf_r+0x7d4>)
  404aa4:	9308      	str	r3, [sp, #32]
  404aa6:	230a      	movs	r3, #10
  404aa8:	9306      	str	r3, [sp, #24]
  404aaa:	f8da 3004 	ldr.w	r3, [sl, #4]
  404aae:	2b00      	cmp	r3, #0
  404ab0:	f04f 0803 	mov.w	r8, #3
  404ab4:	f73f ae58 	bgt.w	404768 <__svfscanf_r+0x208>
  404ab8:	9802      	ldr	r0, [sp, #8]
  404aba:	4651      	mov	r1, sl
  404abc:	f003 fda8 	bl	408610 <__srefill_r>
  404ac0:	2800      	cmp	r0, #0
  404ac2:	f43f ae51 	beq.w	404768 <__svfscanf_r+0x208>
  404ac6:	9a07      	ldr	r2, [sp, #28]
  404ac8:	2a00      	cmp	r2, #0
  404aca:	f43f ae3b 	beq.w	404744 <__svfscanf_r+0x1e4>
  404ace:	f8ba 300c 	ldrh.w	r3, [sl, #12]
  404ad2:	f013 0f40 	tst.w	r3, #64	; 0x40
  404ad6:	4613      	mov	r3, r2
  404ad8:	bf18      	it	ne
  404ada:	f04f 33ff 	movne.w	r3, #4294967295
  404ade:	4618      	mov	r0, r3
  404ae0:	f50d 7d2d 	add.w	sp, sp, #692	; 0x2b4
  404ae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ae8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404aec:	eb03 0444 	add.w	r4, r3, r4, lsl #1
  404af0:	3c30      	subs	r4, #48	; 0x30
  404af2:	7873      	ldrb	r3, [r6, #1]
  404af4:	460e      	mov	r6, r1
  404af6:	e58d      	b.n	404614 <__svfscanf_r+0xb4>
  404af8:	460e      	mov	r6, r1
  404afa:	f445 7500 	orr.w	r5, r5, #512	; 0x200
  404afe:	4b8e      	ldr	r3, [pc, #568]	; (404d38 <__svfscanf_r+0x7d8>)
  404b00:	9308      	str	r3, [sp, #32]
  404b02:	2310      	movs	r3, #16
  404b04:	9306      	str	r3, [sp, #24]
  404b06:	f04f 0803 	mov.w	r8, #3
  404b0a:	e628      	b.n	40475e <__svfscanf_r+0x1fe>
  404b0c:	460e      	mov	r6, r1
  404b0e:	f045 0501 	orr.w	r5, r5, #1
  404b12:	4b89      	ldr	r3, [pc, #548]	; (404d38 <__svfscanf_r+0x7d8>)
  404b14:	9308      	str	r3, [sp, #32]
  404b16:	2308      	movs	r3, #8
  404b18:	9306      	str	r3, [sp, #24]
  404b1a:	f04f 0803 	mov.w	r8, #3
  404b1e:	e61e      	b.n	40475e <__svfscanf_r+0x1fe>
  404b20:	7873      	ldrb	r3, [r6, #1]
  404b22:	f045 0502 	orr.w	r5, r5, #2
  404b26:	460e      	mov	r6, r1
  404b28:	e574      	b.n	404614 <__svfscanf_r+0xb4>
  404b2a:	460e      	mov	r6, r1
  404b2c:	f04f 0804 	mov.w	r8, #4
  404b30:	e615      	b.n	40475e <__svfscanf_r+0x1fe>
  404b32:	460e      	mov	r6, r1
  404b34:	e7ed      	b.n	404b12 <__svfscanf_r+0x5b2>
  404b36:	06ec      	lsls	r4, r5, #27
  404b38:	460e      	mov	r6, r1
  404b3a:	f53f ad5a 	bmi.w	4045f2 <__svfscanf_r+0x92>
  404b3e:	0768      	lsls	r0, r5, #29
  404b40:	f140 8368 	bpl.w	405214 <__svfscanf_r+0xcb4>
  404b44:	9a03      	ldr	r2, [sp, #12]
  404b46:	6813      	ldr	r3, [r2, #0]
  404b48:	3204      	adds	r2, #4
  404b4a:	9203      	str	r2, [sp, #12]
  404b4c:	801f      	strh	r7, [r3, #0]
  404b4e:	4632      	mov	r2, r6
  404b50:	e550      	b.n	4045f4 <__svfscanf_r+0x94>
  404b52:	7873      	ldrb	r3, [r6, #1]
  404b54:	f045 0504 	orr.w	r5, r5, #4
  404b58:	460e      	mov	r6, r1
  404b5a:	e55b      	b.n	404614 <__svfscanf_r+0xb4>
  404b5c:	460e      	mov	r6, r1
  404b5e:	e7a0      	b.n	404aa2 <__svfscanf_r+0x542>
  404b60:	460e      	mov	r6, r1
  404b62:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  404b66:	f04f 0800 	mov.w	r8, #0
  404b6a:	e5f8      	b.n	40475e <__svfscanf_r+0x1fe>
  404b6c:	a814      	add	r0, sp, #80	; 0x50
  404b6e:	f003 fe15 	bl	40879c <__sccl>
  404b72:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  404b76:	4606      	mov	r6, r0
  404b78:	f04f 0801 	mov.w	r8, #1
  404b7c:	e5ef      	b.n	40475e <__svfscanf_r+0x1fe>
  404b7e:	4b6e      	ldr	r3, [pc, #440]	; (404d38 <__svfscanf_r+0x7d8>)
  404b80:	9308      	str	r3, [sp, #32]
  404b82:	230a      	movs	r3, #10
  404b84:	460e      	mov	r6, r1
  404b86:	9306      	str	r3, [sp, #24]
  404b88:	f04f 0803 	mov.w	r8, #3
  404b8c:	e5e7      	b.n	40475e <__svfscanf_r+0x1fe>
  404b8e:	460e      	mov	r6, r1
  404b90:	f04f 0802 	mov.w	r8, #2
  404b94:	e5e3      	b.n	40475e <__svfscanf_r+0x1fe>
  404b96:	460e      	mov	r6, r1
  404b98:	f445 7508 	orr.w	r5, r5, #544	; 0x220
  404b9c:	e7af      	b.n	404afe <__svfscanf_r+0x59e>
  404b9e:	7873      	ldrb	r3, [r6, #1]
  404ba0:	2b6c      	cmp	r3, #108	; 0x6c
  404ba2:	f000 8331 	beq.w	405208 <__svfscanf_r+0xca8>
  404ba6:	f045 0501 	orr.w	r5, r5, #1
  404baa:	460e      	mov	r6, r1
  404bac:	e532      	b.n	404614 <__svfscanf_r+0xb4>
  404bae:	4403      	add	r3, r0
  404bb0:	460e      	mov	r6, r1
  404bb2:	785b      	ldrb	r3, [r3, #1]
  404bb4:	f003 0303 	and.w	r3, r3, #3
  404bb8:	2b01      	cmp	r3, #1
  404bba:	f47f af72 	bne.w	404aa2 <__svfscanf_r+0x542>
  404bbe:	f045 0501 	orr.w	r5, r5, #1
  404bc2:	e76e      	b.n	404aa2 <__svfscanf_r+0x542>
  404bc4:	9802      	ldr	r0, [sp, #8]
  404bc6:	f002 fa17 	bl	406ff8 <_localeconv_r>
  404bca:	1e63      	subs	r3, r4, #1
  404bcc:	6802      	ldr	r2, [r0, #0]
  404bce:	920d      	str	r2, [sp, #52]	; 0x34
  404bd0:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
  404bd4:	f240 8191 	bls.w	404efa <__svfscanf_r+0x99a>
  404bd8:	f46f 71ae 	mvn.w	r1, #348	; 0x15c
  404bdc:	1863      	adds	r3, r4, r1
  404bde:	930c      	str	r3, [sp, #48]	; 0x30
  404be0:	f240 145d 	movw	r4, #349	; 0x15d
  404be4:	f04f 0b00 	mov.w	fp, #0
  404be8:	ab54      	add	r3, sp, #336	; 0x150
  404bea:	9309      	str	r3, [sp, #36]	; 0x24
  404bec:	4698      	mov	r8, r3
  404bee:	960a      	str	r6, [sp, #40]	; 0x28
  404bf0:	f445 65f0 	orr.w	r5, r5, #1920	; 0x780
  404bf4:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  404bf8:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
  404bfc:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
  404c00:	465b      	mov	r3, fp
  404c02:	465e      	mov	r6, fp
  404c04:	f8da 0000 	ldr.w	r0, [sl]
  404c08:	7801      	ldrb	r1, [r0, #0]
  404c0a:	f1a1 0e2b 	sub.w	lr, r1, #43	; 0x2b
  404c0e:	f1be 0f4e 	cmp.w	lr, #78	; 0x4e
  404c12:	f200 8143 	bhi.w	404e9c <__svfscanf_r+0x93c>
  404c16:	e8df f01e 	tbh	[pc, lr, lsl #1]
  404c1a:	007d      	.short	0x007d
  404c1c:	007d0141 	.word	0x007d0141
  404c20:	01410141 	.word	0x01410141
  404c24:	004f0071 	.word	0x004f0071
  404c28:	004f004f 	.word	0x004f004f
  404c2c:	004f004f 	.word	0x004f004f
  404c30:	004f004f 	.word	0x004f004f
  404c34:	004f004f 	.word	0x004f004f
  404c38:	01410141 	.word	0x01410141
  404c3c:	01410141 	.word	0x01410141
  404c40:	01410141 	.word	0x01410141
  404c44:	013a0141 	.word	0x013a0141
  404c48:	01410141 	.word	0x01410141
  404c4c:	01230141 	.word	0x01230141
  404c50:	0141011e 	.word	0x0141011e
  404c54:	00a30141 	.word	0x00a30141
  404c58:	01410141 	.word	0x01410141
  404c5c:	01410141 	.word	0x01410141
  404c60:	01410091 	.word	0x01410091
  404c64:	01410141 	.word	0x01410141
  404c68:	01410141 	.word	0x01410141
  404c6c:	01410086 	.word	0x01410086
  404c70:	01410141 	.word	0x01410141
  404c74:	00820141 	.word	0x00820141
  404c78:	01410141 	.word	0x01410141
  404c7c:	01410141 	.word	0x01410141
  404c80:	01410141 	.word	0x01410141
  404c84:	013a0141 	.word	0x013a0141
  404c88:	01410141 	.word	0x01410141
  404c8c:	01230141 	.word	0x01230141
  404c90:	0141011e 	.word	0x0141011e
  404c94:	00a30141 	.word	0x00a30141
  404c98:	01410141 	.word	0x01410141
  404c9c:	01410141 	.word	0x01410141
  404ca0:	01410091 	.word	0x01410091
  404ca4:	01410141 	.word	0x01410141
  404ca8:	01410141 	.word	0x01410141
  404cac:	01410086 	.word	0x01410086
  404cb0:	01410141 	.word	0x01410141
  404cb4:	00820141 	.word	0x00820141
  404cb8:	eb1b 0f03 	cmn.w	fp, r3
  404cbc:	d116      	bne.n	404cec <__svfscanf_r+0x78c>
  404cbe:	f425 75c0 	bic.w	r5, r5, #384	; 0x180
  404cc2:	f888 1000 	strb.w	r1, [r8]
  404cc6:	f108 0801 	add.w	r8, r8, #1
  404cca:	f8da 1004 	ldr.w	r1, [sl, #4]
  404cce:	3901      	subs	r1, #1
  404cd0:	2900      	cmp	r1, #0
  404cd2:	f104 34ff 	add.w	r4, r4, #4294967295
  404cd6:	f107 0701 	add.w	r7, r7, #1
  404cda:	f8ca 1004 	str.w	r1, [sl, #4]
  404cde:	f340 80ea 	ble.w	404eb6 <__svfscanf_r+0x956>
  404ce2:	3001      	adds	r0, #1
  404ce4:	f8ca 0000 	str.w	r0, [sl]
  404ce8:	2c00      	cmp	r4, #0
  404cea:	d18b      	bne.n	404c04 <__svfscanf_r+0x6a4>
  404cec:	9604      	str	r6, [sp, #16]
  404cee:	465a      	mov	r2, fp
  404cf0:	469b      	mov	fp, r3
  404cf2:	9b04      	ldr	r3, [sp, #16]
  404cf4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404cf6:	2b00      	cmp	r3, #0
  404cf8:	d042      	beq.n	404d80 <__svfscanf_r+0x820>
  404cfa:	e0fb      	b.n	404ef4 <__svfscanf_r+0x994>
  404cfc:	05ea      	lsls	r2, r5, #23
  404cfe:	d5db      	bpl.n	404cb8 <__svfscanf_r+0x758>
  404d00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404d02:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404d06:	3601      	adds	r6, #1
  404d08:	2a00      	cmp	r2, #0
  404d0a:	d0de      	beq.n	404cca <__svfscanf_r+0x76a>
  404d0c:	3a01      	subs	r2, #1
  404d0e:	920c      	str	r2, [sp, #48]	; 0x30
  404d10:	3401      	adds	r4, #1
  404d12:	e7da      	b.n	404cca <__svfscanf_r+0x76a>
  404d14:	062a      	lsls	r2, r5, #24
  404d16:	d5e9      	bpl.n	404cec <__svfscanf_r+0x78c>
  404d18:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404d1c:	e7d1      	b.n	404cc2 <__svfscanf_r+0x762>
  404d1e:	2b07      	cmp	r3, #7
  404d20:	d1e4      	bne.n	404cec <__svfscanf_r+0x78c>
  404d22:	2308      	movs	r3, #8
  404d24:	e7cd      	b.n	404cc2 <__svfscanf_r+0x762>
  404d26:	2b06      	cmp	r3, #6
  404d28:	d1e0      	bne.n	404cec <__svfscanf_r+0x78c>
  404d2a:	2307      	movs	r3, #7
  404d2c:	e7c9      	b.n	404cc2 <__svfscanf_r+0x762>
  404d2e:	bf00      	nop
  404d30:	0040d438 	.word	0x0040d438
  404d34:	00409855 	.word	0x00409855
  404d38:	00409b3d 	.word	0x00409b3d
  404d3c:	f1bb 0f00 	cmp.w	fp, #0
  404d40:	f040 80cd 	bne.w	404ede <__svfscanf_r+0x97e>
  404d44:	b92e      	cbnz	r6, 404d52 <__svfscanf_r+0x7f2>
  404d46:	f405 6ee0 	and.w	lr, r5, #1792	; 0x700
  404d4a:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
  404d4e:	f000 824f 	beq.w	4051f0 <__svfscanf_r+0xc90>
  404d52:	2b01      	cmp	r3, #1
  404d54:	d001      	beq.n	404d5a <__svfscanf_r+0x7fa>
  404d56:	2b04      	cmp	r3, #4
  404d58:	d1c8      	bne.n	404cec <__svfscanf_r+0x78c>
  404d5a:	3301      	adds	r3, #1
  404d5c:	b2db      	uxtb	r3, r3
  404d5e:	e7b0      	b.n	404cc2 <__svfscanf_r+0x762>
  404d60:	2b00      	cmp	r3, #0
  404d62:	f040 80b5 	bne.w	404ed0 <__svfscanf_r+0x970>
  404d66:	2e00      	cmp	r6, #0
  404d68:	f040 80c0 	bne.w	404eec <__svfscanf_r+0x98c>
  404d6c:	f405 6ee0 	and.w	lr, r5, #1792	; 0x700
  404d70:	f5be 6fe0 	cmp.w	lr, #1792	; 0x700
  404d74:	f000 8230 	beq.w	4051d8 <__svfscanf_r+0xc78>
  404d78:	9604      	str	r6, [sp, #16]
  404d7a:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404d7c:	465a      	mov	r2, fp
  404d7e:	469b      	mov	fp, r3
  404d80:	3a01      	subs	r2, #1
  404d82:	2a01      	cmp	r2, #1
  404d84:	f240 82d8 	bls.w	405338 <__svfscanf_r+0xdd8>
  404d88:	f10b 32ff 	add.w	r2, fp, #4294967295
  404d8c:	2a06      	cmp	r2, #6
  404d8e:	d81d      	bhi.n	404dcc <__svfscanf_r+0x86c>
  404d90:	f1bb 0f02 	cmp.w	fp, #2
  404d94:	f240 82e1 	bls.w	40535a <__svfscanf_r+0xdfa>
  404d98:	f1bb 0f03 	cmp.w	fp, #3
  404d9c:	d016      	beq.n	404dcc <__svfscanf_r+0x86c>
  404d9e:	f1ab 0404 	sub.w	r4, fp, #4
  404da2:	b2e4      	uxtb	r4, r4
  404da4:	ea6f 0b04 	mvn.w	fp, r4
  404da8:	44c3      	add	fp, r8
  404daa:	950a      	str	r5, [sp, #40]	; 0x28
  404dac:	4645      	mov	r5, r8
  404dae:	46a0      	mov	r8, r4
  404db0:	9c02      	ldr	r4, [sp, #8]
  404db2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
  404db6:	4620      	mov	r0, r4
  404db8:	4652      	mov	r2, sl
  404dba:	f006 fac5 	bl	40b348 <_ungetc_r>
  404dbe:	455d      	cmp	r5, fp
  404dc0:	d1f7      	bne.n	404db2 <__svfscanf_r+0x852>
  404dc2:	4644      	mov	r4, r8
  404dc4:	3f01      	subs	r7, #1
  404dc6:	46a8      	mov	r8, r5
  404dc8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404dca:	1b3f      	subs	r7, r7, r4
  404dcc:	05ea      	lsls	r2, r5, #23
  404dce:	d51c      	bpl.n	404e0a <__svfscanf_r+0x8aa>
  404dd0:	056b      	lsls	r3, r5, #21
  404dd2:	f100 82d3 	bmi.w	40537c <__svfscanf_r+0xe1c>
  404dd6:	f818 1c01 	ldrb.w	r1, [r8, #-1]
  404dda:	2965      	cmp	r1, #101	; 0x65
  404ddc:	f108 34ff 	add.w	r4, r8, #4294967295
  404de0:	f107 3bff 	add.w	fp, r7, #4294967295
  404de4:	d00b      	beq.n	404dfe <__svfscanf_r+0x89e>
  404de6:	2945      	cmp	r1, #69	; 0x45
  404de8:	d009      	beq.n	404dfe <__svfscanf_r+0x89e>
  404dea:	9802      	ldr	r0, [sp, #8]
  404dec:	4652      	mov	r2, sl
  404dee:	f006 faab 	bl	40b348 <_ungetc_r>
  404df2:	f818 1c02 	ldrb.w	r1, [r8, #-2]
  404df6:	f1a7 0b02 	sub.w	fp, r7, #2
  404dfa:	f1a8 0402 	sub.w	r4, r8, #2
  404dfe:	9802      	ldr	r0, [sp, #8]
  404e00:	4652      	mov	r2, sl
  404e02:	f006 faa1 	bl	40b348 <_ungetc_r>
  404e06:	465f      	mov	r7, fp
  404e08:	46a0      	mov	r8, r4
  404e0a:	f015 0210 	ands.w	r2, r5, #16
  404e0e:	f47f abf0 	bne.w	4045f2 <__svfscanf_r+0x92>
  404e12:	f405 61c0 	and.w	r1, r5, #1536	; 0x600
  404e16:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
  404e1a:	f888 2000 	strb.w	r2, [r8]
  404e1e:	f000 81ec 	beq.w	4051fa <__svfscanf_r+0xc9a>
  404e22:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e24:	2b00      	cmp	r3, #0
  404e26:	f040 8196 	bne.w	405156 <__svfscanf_r+0xbf6>
  404e2a:	2200      	movs	r2, #0
  404e2c:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e2e:	9802      	ldr	r0, [sp, #8]
  404e30:	f003 fd7e 	bl	408930 <_strtod_r>
  404e34:	07ec      	lsls	r4, r5, #31
  404e36:	4602      	mov	r2, r0
  404e38:	460b      	mov	r3, r1
  404e3a:	f140 8152 	bpl.w	4050e2 <__svfscanf_r+0xb82>
  404e3e:	9803      	ldr	r0, [sp, #12]
  404e40:	6801      	ldr	r1, [r0, #0]
  404e42:	3004      	adds	r0, #4
  404e44:	9003      	str	r0, [sp, #12]
  404e46:	e9c1 2300 	strd	r2, r3, [r1]
  404e4a:	9b07      	ldr	r3, [sp, #28]
  404e4c:	3301      	adds	r3, #1
  404e4e:	9307      	str	r3, [sp, #28]
  404e50:	4632      	mov	r2, r6
  404e52:	f7ff bbcf 	b.w	4045f4 <__svfscanf_r+0x94>
  404e56:	2b02      	cmp	r3, #2
  404e58:	f47f af48 	bne.w	404cec <__svfscanf_r+0x78c>
  404e5c:	2303      	movs	r3, #3
  404e5e:	e730      	b.n	404cc2 <__svfscanf_r+0x762>
  404e60:	f405 6ea0 	and.w	lr, r5, #1280	; 0x500
  404e64:	f5be 6f80 	cmp.w	lr, #1024	; 0x400
  404e68:	d004      	beq.n	404e74 <__svfscanf_r+0x914>
  404e6a:	056a      	lsls	r2, r5, #21
  404e6c:	f57f af3e 	bpl.w	404cec <__svfscanf_r+0x78c>
  404e70:	2e00      	cmp	r6, #0
  404e72:	d081      	beq.n	404d78 <__svfscanf_r+0x818>
  404e74:	05aa      	lsls	r2, r5, #22
  404e76:	d404      	bmi.n	404e82 <__svfscanf_r+0x922>
  404e78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404e7a:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
  404e7e:	1ab2      	subs	r2, r6, r2
  404e80:	920e      	str	r2, [sp, #56]	; 0x38
  404e82:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
  404e86:	f445 75c0 	orr.w	r5, r5, #384	; 0x180
  404e8a:	2600      	movs	r6, #0
  404e8c:	e719      	b.n	404cc2 <__svfscanf_r+0x762>
  404e8e:	f1bb 0f01 	cmp.w	fp, #1
  404e92:	f47f af2b 	bne.w	404cec <__svfscanf_r+0x78c>
  404e96:	f04f 0b02 	mov.w	fp, #2
  404e9a:	e712      	b.n	404cc2 <__svfscanf_r+0x762>
  404e9c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404e9e:	f892 e000 	ldrb.w	lr, [r2]
  404ea2:	458e      	cmp	lr, r1
  404ea4:	f47f af22 	bne.w	404cec <__svfscanf_r+0x78c>
  404ea8:	05aa      	lsls	r2, r5, #22
  404eaa:	f57f af1f 	bpl.w	404cec <__svfscanf_r+0x78c>
  404eae:	f425 7520 	bic.w	r5, r5, #640	; 0x280
  404eb2:	960b      	str	r6, [sp, #44]	; 0x2c
  404eb4:	e705      	b.n	404cc2 <__svfscanf_r+0x762>
  404eb6:	9802      	ldr	r0, [sp, #8]
  404eb8:	9304      	str	r3, [sp, #16]
  404eba:	4651      	mov	r1, sl
  404ebc:	f003 fba8 	bl	408610 <__srefill_r>
  404ec0:	9b04      	ldr	r3, [sp, #16]
  404ec2:	2800      	cmp	r0, #0
  404ec4:	f47f af12 	bne.w	404cec <__svfscanf_r+0x78c>
  404ec8:	2c00      	cmp	r4, #0
  404eca:	f47f ae9b 	bne.w	404c04 <__svfscanf_r+0x6a4>
  404ece:	e70d      	b.n	404cec <__svfscanf_r+0x78c>
  404ed0:	2b03      	cmp	r3, #3
  404ed2:	f43f af42 	beq.w	404d5a <__svfscanf_r+0x7fa>
  404ed6:	2b05      	cmp	r3, #5
  404ed8:	f43f af3f 	beq.w	404d5a <__svfscanf_r+0x7fa>
  404edc:	e706      	b.n	404cec <__svfscanf_r+0x78c>
  404ede:	f1bb 0f02 	cmp.w	fp, #2
  404ee2:	f47f af36 	bne.w	404d52 <__svfscanf_r+0x7f2>
  404ee6:	f04f 0b03 	mov.w	fp, #3
  404eea:	e6ea      	b.n	404cc2 <__svfscanf_r+0x762>
  404eec:	9604      	str	r6, [sp, #16]
  404eee:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  404ef0:	465a      	mov	r2, fp
  404ef2:	469b      	mov	fp, r3
  404ef4:	f425 7580 	bic.w	r5, r5, #256	; 0x100
  404ef8:	e742      	b.n	404d80 <__svfscanf_r+0x820>
  404efa:	2300      	movs	r3, #0
  404efc:	930c      	str	r3, [sp, #48]	; 0x30
  404efe:	e671      	b.n	404be4 <__svfscanf_r+0x684>
  404f00:	9a03      	ldr	r2, [sp, #12]
  404f02:	4613      	mov	r3, r2
  404f04:	6815      	ldr	r5, [r2, #0]
  404f06:	3304      	adds	r3, #4
  404f08:	9303      	str	r3, [sp, #12]
  404f0a:	46ab      	mov	fp, r5
  404f0c:	f10d 0850 	add.w	r8, sp, #80	; 0x50
  404f10:	f8da 3000 	ldr.w	r3, [sl]
  404f14:	781a      	ldrb	r2, [r3, #0]
  404f16:	f818 2002 	ldrb.w	r2, [r8, r2]
  404f1a:	1c59      	adds	r1, r3, #1
  404f1c:	b1c2      	cbz	r2, 404f50 <__svfscanf_r+0x9f0>
  404f1e:	f8da 2004 	ldr.w	r2, [sl, #4]
  404f22:	f8ca 1000 	str.w	r1, [sl]
  404f26:	3a01      	subs	r2, #1
  404f28:	f8ca 2004 	str.w	r2, [sl, #4]
  404f2c:	781b      	ldrb	r3, [r3, #0]
  404f2e:	f80b 3b01 	strb.w	r3, [fp], #1
  404f32:	3c01      	subs	r4, #1
  404f34:	d00c      	beq.n	404f50 <__svfscanf_r+0x9f0>
  404f36:	f8da 3004 	ldr.w	r3, [sl, #4]
  404f3a:	2b00      	cmp	r3, #0
  404f3c:	dce8      	bgt.n	404f10 <__svfscanf_r+0x9b0>
  404f3e:	9802      	ldr	r0, [sp, #8]
  404f40:	4651      	mov	r1, sl
  404f42:	f003 fb65 	bl	408610 <__srefill_r>
  404f46:	2800      	cmp	r0, #0
  404f48:	d0e2      	beq.n	404f10 <__svfscanf_r+0x9b0>
  404f4a:	45ab      	cmp	fp, r5
  404f4c:	f43f adbb 	beq.w	404ac6 <__svfscanf_r+0x566>
  404f50:	ebbb 0505 	subs.w	r5, fp, r5
  404f54:	f43f ab54 	beq.w	404600 <__svfscanf_r+0xa0>
  404f58:	9a07      	ldr	r2, [sp, #28]
  404f5a:	2300      	movs	r3, #0
  404f5c:	3201      	adds	r2, #1
  404f5e:	9207      	str	r2, [sp, #28]
  404f60:	f88b 3000 	strb.w	r3, [fp]
  404f64:	442f      	add	r7, r5
  404f66:	e4ef      	b.n	404948 <__svfscanf_r+0x3e8>
  404f68:	9a03      	ldr	r2, [sp, #12]
  404f6a:	6815      	ldr	r5, [r2, #0]
  404f6c:	f102 0804 	add.w	r8, r2, #4
  404f70:	46ab      	mov	fp, r5
  404f72:	f8da 1000 	ldr.w	r1, [sl]
  404f76:	f8d9 2000 	ldr.w	r2, [r9]
  404f7a:	780b      	ldrb	r3, [r1, #0]
  404f7c:	4413      	add	r3, r2
  404f7e:	1c4a      	adds	r2, r1, #1
  404f80:	785b      	ldrb	r3, [r3, #1]
  404f82:	0718      	lsls	r0, r3, #28
  404f84:	d415      	bmi.n	404fb2 <__svfscanf_r+0xa52>
  404f86:	f8da 3004 	ldr.w	r3, [sl, #4]
  404f8a:	f8ca 2000 	str.w	r2, [sl]
  404f8e:	3b01      	subs	r3, #1
  404f90:	f8ca 3004 	str.w	r3, [sl, #4]
  404f94:	780b      	ldrb	r3, [r1, #0]
  404f96:	f80b 3b01 	strb.w	r3, [fp], #1
  404f9a:	3c01      	subs	r4, #1
  404f9c:	d009      	beq.n	404fb2 <__svfscanf_r+0xa52>
  404f9e:	f8da 3004 	ldr.w	r3, [sl, #4]
  404fa2:	2b00      	cmp	r3, #0
  404fa4:	dce5      	bgt.n	404f72 <__svfscanf_r+0xa12>
  404fa6:	9802      	ldr	r0, [sp, #8]
  404fa8:	4651      	mov	r1, sl
  404faa:	f003 fb31 	bl	408610 <__srefill_r>
  404fae:	2800      	cmp	r0, #0
  404fb0:	d0df      	beq.n	404f72 <__svfscanf_r+0xa12>
  404fb2:	9a07      	ldr	r2, [sp, #28]
  404fb4:	f8cd 800c 	str.w	r8, [sp, #12]
  404fb8:	3201      	adds	r2, #1
  404fba:	ebc5 050b 	rsb	r5, r5, fp
  404fbe:	2300      	movs	r3, #0
  404fc0:	9207      	str	r2, [sp, #28]
  404fc2:	442f      	add	r7, r5
  404fc4:	f88b 3000 	strb.w	r3, [fp]
  404fc8:	4632      	mov	r2, r6
  404fca:	f7ff bb13 	b.w	4045f4 <__svfscanf_r+0x94>
  404fce:	ab12      	add	r3, sp, #72	; 0x48
  404fd0:	4618      	mov	r0, r3
  404fd2:	2100      	movs	r1, #0
  404fd4:	2208      	movs	r2, #8
  404fd6:	9309      	str	r3, [sp, #36]	; 0x24
  404fd8:	f7fd fee2 	bl	402da0 <memset>
  404fdc:	f015 0310 	ands.w	r3, r5, #16
  404fe0:	930a      	str	r3, [sp, #40]	; 0x28
  404fe2:	f000 80a9 	beq.w	405138 <__svfscanf_r+0xbd8>
  404fe6:	2300      	movs	r3, #0
  404fe8:	4619      	mov	r1, r3
  404fea:	2500      	movs	r5, #0
  404fec:	46ab      	mov	fp, r5
  404fee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404ff0:	960b      	str	r6, [sp, #44]	; 0x2c
  404ff2:	f50d 78a8 	add.w	r8, sp, #336	; 0x150
  404ff6:	9704      	str	r7, [sp, #16]
  404ff8:	460e      	mov	r6, r1
  404ffa:	f001 fff7 	bl	406fec <__locale_mb_cur_max>
  404ffe:	4558      	cmp	r0, fp
  405000:	f43f ad61 	beq.w	404ac6 <__svfscanf_r+0x566>
  405004:	e89a 000a 	ldmia.w	sl, {r1, r3}
  405008:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40500a:	f811 eb01 	ldrb.w	lr, [r1], #1
  40500e:	f8ca 1000 	str.w	r1, [sl]
  405012:	3b01      	subs	r3, #1
  405014:	f10b 0701 	add.w	r7, fp, #1
  405018:	9200      	str	r2, [sp, #0]
  40501a:	9802      	ldr	r0, [sp, #8]
  40501c:	f8ca 3004 	str.w	r3, [sl, #4]
  405020:	4631      	mov	r1, r6
  405022:	463b      	mov	r3, r7
  405024:	f808 e00b 	strb.w	lr, [r8, fp]
  405028:	4642      	mov	r2, r8
  40502a:	f002 faf3 	bl	407614 <_mbrtowc_r>
  40502e:	1c43      	adds	r3, r0, #1
  405030:	f43f ad49 	beq.w	404ac6 <__svfscanf_r+0x566>
  405034:	2800      	cmp	r0, #0
  405036:	f040 80a2 	bne.w	40517e <__svfscanf_r+0xc1e>
  40503a:	b905      	cbnz	r5, 40503e <__svfscanf_r+0xade>
  40503c:	6035      	str	r5, [r6, #0]
  40503e:	9b04      	ldr	r3, [sp, #16]
  405040:	443b      	add	r3, r7
  405042:	9304      	str	r3, [sp, #16]
  405044:	3c01      	subs	r4, #1
  405046:	2d00      	cmp	r5, #0
  405048:	f040 809e 	bne.w	405188 <__svfscanf_r+0xc28>
  40504c:	3604      	adds	r6, #4
  40504e:	46ab      	mov	fp, r5
  405050:	f8da 3004 	ldr.w	r3, [sl, #4]
  405054:	2b00      	cmp	r3, #0
  405056:	dd63      	ble.n	405120 <__svfscanf_r+0xbc0>
  405058:	2c00      	cmp	r4, #0
  40505a:	d1ce      	bne.n	404ffa <__svfscanf_r+0xa9a>
  40505c:	9f04      	ldr	r7, [sp, #16]
  40505e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405062:	2b00      	cmp	r3, #0
  405064:	f43f aef1 	beq.w	404e4a <__svfscanf_r+0x8ea>
  405068:	4632      	mov	r2, r6
  40506a:	f7ff bac3 	b.w	4045f4 <__svfscanf_r+0x94>
  40506e:	ab12      	add	r3, sp, #72	; 0x48
  405070:	4618      	mov	r0, r3
  405072:	2100      	movs	r1, #0
  405074:	2208      	movs	r2, #8
  405076:	9309      	str	r3, [sp, #36]	; 0x24
  405078:	f7fd fe92 	bl	402da0 <memset>
  40507c:	f015 0b10 	ands.w	fp, r5, #16
  405080:	d048      	beq.n	405114 <__svfscanf_r+0xbb4>
  405082:	ad11      	add	r5, sp, #68	; 0x44
  405084:	2200      	movs	r2, #0
  405086:	4690      	mov	r8, r2
  405088:	9604      	str	r6, [sp, #16]
  40508a:	f8da 3000 	ldr.w	r3, [sl]
  40508e:	f8d9 2000 	ldr.w	r2, [r9]
  405092:	781b      	ldrb	r3, [r3, #0]
  405094:	4413      	add	r3, r2
  405096:	785b      	ldrb	r3, [r3, #1]
  405098:	0719      	lsls	r1, r3, #28
  40509a:	d402      	bmi.n	4050a2 <__svfscanf_r+0xb42>
  40509c:	2c00      	cmp	r4, #0
  40509e:	f040 80ed 	bne.w	40527c <__svfscanf_r+0xd1c>
  4050a2:	9e04      	ldr	r6, [sp, #16]
  4050a4:	f1bb 0f00 	cmp.w	fp, #0
  4050a8:	f47f aaa3 	bne.w	4045f2 <__svfscanf_r+0x92>
  4050ac:	9b07      	ldr	r3, [sp, #28]
  4050ae:	f8c5 b000 	str.w	fp, [r5]
  4050b2:	3301      	adds	r3, #1
  4050b4:	9307      	str	r3, [sp, #28]
  4050b6:	4632      	mov	r2, r6
  4050b8:	f7ff ba9c 	b.w	4045f4 <__svfscanf_r+0x94>
  4050bc:	4622      	mov	r2, r4
  4050be:	f888 4000 	strb.w	r4, [r8]
  4050c2:	9802      	ldr	r0, [sp, #8]
  4050c4:	9909      	ldr	r1, [sp, #36]	; 0x24
  4050c6:	9b06      	ldr	r3, [sp, #24]
  4050c8:	9c08      	ldr	r4, [sp, #32]
  4050ca:	47a0      	blx	r4
  4050cc:	06aa      	lsls	r2, r5, #26
  4050ce:	d53a      	bpl.n	405146 <__svfscanf_r+0xbe6>
  4050d0:	9a03      	ldr	r2, [sp, #12]
  4050d2:	6813      	ldr	r3, [r2, #0]
  4050d4:	3204      	adds	r2, #4
  4050d6:	9203      	str	r2, [sp, #12]
  4050d8:	6018      	str	r0, [r3, #0]
  4050da:	9b07      	ldr	r3, [sp, #28]
  4050dc:	3301      	adds	r3, #1
  4050de:	9307      	str	r3, [sp, #28]
  4050e0:	e48b      	b.n	4049fa <__svfscanf_r+0x49a>
  4050e2:	07ac      	lsls	r4, r5, #30
  4050e4:	f53f aeab 	bmi.w	404e3e <__svfscanf_r+0x8de>
  4050e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
  4050ec:	9b03      	ldr	r3, [sp, #12]
  4050ee:	1d1d      	adds	r5, r3, #4
  4050f0:	681c      	ldr	r4, [r3, #0]
  4050f2:	f003 fb15 	bl	408720 <__fpclassifyd>
  4050f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4050fa:	2800      	cmp	r0, #0
  4050fc:	f000 80b9 	beq.w	405272 <__svfscanf_r+0xd12>
  405100:	4610      	mov	r0, r2
  405102:	4619      	mov	r1, r3
  405104:	f007 fc52 	bl	40c9ac <__aeabi_d2f>
  405108:	9503      	str	r5, [sp, #12]
  40510a:	6020      	str	r0, [r4, #0]
  40510c:	e69d      	b.n	404e4a <__svfscanf_r+0x8ea>
  40510e:	f425 65b0 	bic.w	r5, r5, #1408	; 0x580
  405112:	e450      	b.n	4049b6 <__svfscanf_r+0x456>
  405114:	9a03      	ldr	r2, [sp, #12]
  405116:	4613      	mov	r3, r2
  405118:	3304      	adds	r3, #4
  40511a:	6815      	ldr	r5, [r2, #0]
  40511c:	9303      	str	r3, [sp, #12]
  40511e:	e7b1      	b.n	405084 <__svfscanf_r+0xb24>
  405120:	9802      	ldr	r0, [sp, #8]
  405122:	4651      	mov	r1, sl
  405124:	f003 fa74 	bl	408610 <__srefill_r>
  405128:	2800      	cmp	r0, #0
  40512a:	d095      	beq.n	405058 <__svfscanf_r+0xaf8>
  40512c:	465d      	mov	r5, fp
  40512e:	9f04      	ldr	r7, [sp, #16]
  405130:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405132:	2d00      	cmp	r5, #0
  405134:	d094      	beq.n	405060 <__svfscanf_r+0xb00>
  405136:	e4c6      	b.n	404ac6 <__svfscanf_r+0x566>
  405138:	9a03      	ldr	r2, [sp, #12]
  40513a:	6813      	ldr	r3, [r2, #0]
  40513c:	4619      	mov	r1, r3
  40513e:	4613      	mov	r3, r2
  405140:	3304      	adds	r3, #4
  405142:	9303      	str	r3, [sp, #12]
  405144:	e751      	b.n	404fea <__svfscanf_r+0xa8a>
  405146:	076b      	lsls	r3, r5, #29
  405148:	d57b      	bpl.n	405242 <__svfscanf_r+0xce2>
  40514a:	9a03      	ldr	r2, [sp, #12]
  40514c:	6813      	ldr	r3, [r2, #0]
  40514e:	3204      	adds	r2, #4
  405150:	9203      	str	r2, [sp, #12]
  405152:	8018      	strh	r0, [r3, #0]
  405154:	e7c1      	b.n	4050da <__svfscanf_r+0xb7a>
  405156:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  405158:	9802      	ldr	r0, [sp, #8]
  40515a:	230a      	movs	r3, #10
  40515c:	1c61      	adds	r1, r4, #1
  40515e:	f004 fb79 	bl	409854 <_strtol_r>
  405162:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405164:	46a0      	mov	r8, r4
  405166:	1ac2      	subs	r2, r0, r3
  405168:	f20d 21a3 	addw	r1, sp, #675	; 0x2a3
  40516c:	4588      	cmp	r8, r1
  40516e:	bf28      	it	cs
  405170:	f20d 28a2 	addwcs	r8, sp, #674	; 0x2a2
  405174:	4640      	mov	r0, r8
  405176:	498b      	ldr	r1, [pc, #556]	; (4053a4 <__svfscanf_r+0xe44>)
  405178:	f003 fb50 	bl	40881c <sprintf>
  40517c:	e655      	b.n	404e2a <__svfscanf_r+0x8ca>
  40517e:	3002      	adds	r0, #2
  405180:	f47f af5d 	bne.w	40503e <__svfscanf_r+0xade>
  405184:	46bb      	mov	fp, r7
  405186:	e763      	b.n	405050 <__svfscanf_r+0xaf0>
  405188:	f04f 0b00 	mov.w	fp, #0
  40518c:	e760      	b.n	405050 <__svfscanf_r+0xaf0>
  40518e:	2d00      	cmp	r5, #0
  405190:	f43f ac99 	beq.w	404ac6 <__svfscanf_r+0x566>
  405194:	442f      	add	r7, r5
  405196:	f7ff bbd7 	b.w	404948 <__svfscanf_r+0x3e8>
  40519a:	9d03      	ldr	r5, [sp, #12]
  40519c:	9802      	ldr	r0, [sp, #8]
  40519e:	6829      	ldr	r1, [r5, #0]
  4051a0:	f8cd a000 	str.w	sl, [sp]
  4051a4:	4623      	mov	r3, r4
  4051a6:	2201      	movs	r2, #1
  4051a8:	f001 fb42 	bl	406830 <_fread_r>
  4051ac:	462b      	mov	r3, r5
  4051ae:	3304      	adds	r3, #4
  4051b0:	2800      	cmp	r0, #0
  4051b2:	f43f ac88 	beq.w	404ac6 <__svfscanf_r+0x566>
  4051b6:	9a07      	ldr	r2, [sp, #28]
  4051b8:	9303      	str	r3, [sp, #12]
  4051ba:	3201      	adds	r2, #1
  4051bc:	9207      	str	r2, [sp, #28]
  4051be:	4407      	add	r7, r0
  4051c0:	4632      	mov	r2, r6
  4051c2:	f7ff ba17 	b.w	4045f4 <__svfscanf_r+0x94>
  4051c6:	f818 1c01 	ldrb.w	r1, [r8, #-1]
  4051ca:	9802      	ldr	r0, [sp, #8]
  4051cc:	4652      	mov	r2, sl
  4051ce:	f006 f8bb 	bl	40b348 <_ungetc_r>
  4051d2:	f108 38ff 	add.w	r8, r8, #4294967295
  4051d6:	e408      	b.n	4049ea <__svfscanf_r+0x48a>
  4051d8:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
  4051dc:	2301      	movs	r3, #1
  4051de:	e570      	b.n	404cc2 <__svfscanf_r+0x762>
  4051e0:	9802      	ldr	r0, [sp, #8]
  4051e2:	4651      	mov	r1, sl
  4051e4:	f003 fa14 	bl	408610 <__srefill_r>
  4051e8:	2800      	cmp	r0, #0
  4051ea:	f43f aa98 	beq.w	40471e <__svfscanf_r+0x1be>
  4051ee:	e46a      	b.n	404ac6 <__svfscanf_r+0x566>
  4051f0:	f425 65f0 	bic.w	r5, r5, #1920	; 0x780
  4051f4:	f04f 0b01 	mov.w	fp, #1
  4051f8:	e563      	b.n	404cc2 <__svfscanf_r+0x762>
  4051fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4051fc:	9b04      	ldr	r3, [sp, #16]
  4051fe:	1a99      	subs	r1, r3, r2
  405200:	424a      	negs	r2, r1
  405202:	2900      	cmp	r1, #0
  405204:	d1b0      	bne.n	405168 <__svfscanf_r+0xc08>
  405206:	e610      	b.n	404e2a <__svfscanf_r+0x8ca>
  405208:	78b3      	ldrb	r3, [r6, #2]
  40520a:	f045 0502 	orr.w	r5, r5, #2
  40520e:	3602      	adds	r6, #2
  405210:	f7ff ba00 	b.w	404614 <__svfscanf_r+0xb4>
  405214:	07e9      	lsls	r1, r5, #31
  405216:	d40c      	bmi.n	405232 <__svfscanf_r+0xcd2>
  405218:	07aa      	lsls	r2, r5, #30
  40521a:	d50a      	bpl.n	405232 <__svfscanf_r+0xcd2>
  40521c:	9a03      	ldr	r2, [sp, #12]
  40521e:	6813      	ldr	r3, [r2, #0]
  405220:	4638      	mov	r0, r7
  405222:	3204      	adds	r2, #4
  405224:	17f9      	asrs	r1, r7, #31
  405226:	9203      	str	r2, [sp, #12]
  405228:	e9c3 0100 	strd	r0, r1, [r3]
  40522c:	4632      	mov	r2, r6
  40522e:	f7ff b9e1 	b.w	4045f4 <__svfscanf_r+0x94>
  405232:	9a03      	ldr	r2, [sp, #12]
  405234:	6813      	ldr	r3, [r2, #0]
  405236:	3204      	adds	r2, #4
  405238:	9203      	str	r2, [sp, #12]
  40523a:	601f      	str	r7, [r3, #0]
  40523c:	4632      	mov	r2, r6
  40523e:	f7ff b9d9 	b.w	4045f4 <__svfscanf_r+0x94>
  405242:	f015 0201 	ands.w	r2, r5, #1
  405246:	f47f af43 	bne.w	4050d0 <__svfscanf_r+0xb70>
  40524a:	07ac      	lsls	r4, r5, #30
  40524c:	f57f af40 	bpl.w	4050d0 <__svfscanf_r+0xb70>
  405250:	4b55      	ldr	r3, [pc, #340]	; (4053a8 <__svfscanf_r+0xe48>)
  405252:	9908      	ldr	r1, [sp, #32]
  405254:	9802      	ldr	r0, [sp, #8]
  405256:	4299      	cmp	r1, r3
  405258:	9909      	ldr	r1, [sp, #36]	; 0x24
  40525a:	9b06      	ldr	r3, [sp, #24]
  40525c:	f000 809f 	beq.w	40539e <__svfscanf_r+0xe3e>
  405260:	f004 fb86 	bl	409970 <_strtoll_r>
  405264:	9a03      	ldr	r2, [sp, #12]
  405266:	6813      	ldr	r3, [r2, #0]
  405268:	3204      	adds	r2, #4
  40526a:	9203      	str	r2, [sp, #12]
  40526c:	e9c3 0100 	strd	r0, r1, [r3]
  405270:	e733      	b.n	4050da <__svfscanf_r+0xb7a>
  405272:	f003 facf 	bl	408814 <nanf>
  405276:	9503      	str	r5, [sp, #12]
  405278:	6020      	str	r0, [r4, #0]
  40527a:	e5e6      	b.n	404e4a <__svfscanf_r+0x8ea>
  40527c:	f001 feb6 	bl	406fec <__locale_mb_cur_max>
  405280:	4540      	cmp	r0, r8
  405282:	f43f ac20 	beq.w	404ac6 <__svfscanf_r+0x566>
  405286:	e89a 000a 	ldmia.w	sl, {r1, r3}
  40528a:	f50d 7ea8 	add.w	lr, sp, #336	; 0x150
  40528e:	f811 2b01 	ldrb.w	r2, [r1], #1
  405292:	f8ca 1000 	str.w	r1, [sl]
  405296:	3b01      	subs	r3, #1
  405298:	9909      	ldr	r1, [sp, #36]	; 0x24
  40529a:	9100      	str	r1, [sp, #0]
  40529c:	f108 0601 	add.w	r6, r8, #1
  4052a0:	f8ca 3004 	str.w	r3, [sl, #4]
  4052a4:	f80e 2008 	strb.w	r2, [lr, r8]
  4052a8:	4633      	mov	r3, r6
  4052aa:	9802      	ldr	r0, [sp, #8]
  4052ac:	4629      	mov	r1, r5
  4052ae:	4672      	mov	r2, lr
  4052b0:	f002 f9b0 	bl	407614 <_mbrtowc_r>
  4052b4:	1c43      	adds	r3, r0, #1
  4052b6:	f43f ac06 	beq.w	404ac6 <__svfscanf_r+0x566>
  4052ba:	b9e0      	cbnz	r0, 4052f6 <__svfscanf_r+0xd96>
  4052bc:	6028      	str	r0, [r5, #0]
  4052be:	f001 fe83 	bl	406fc8 <iswspace>
  4052c2:	b368      	cbz	r0, 405320 <__svfscanf_r+0xdc0>
  4052c4:	46b0      	mov	r8, r6
  4052c6:	4644      	mov	r4, r8
  4052c8:	9e04      	ldr	r6, [sp, #16]
  4052ca:	2c00      	cmp	r4, #0
  4052cc:	f43f aeea 	beq.w	4050a4 <__svfscanf_r+0xb44>
  4052d0:	ab54      	add	r3, sp, #336	; 0x150
  4052d2:	4498      	add	r8, r3
  4052d4:	9504      	str	r5, [sp, #16]
  4052d6:	4633      	mov	r3, r6
  4052d8:	9d02      	ldr	r5, [sp, #8]
  4052da:	4646      	mov	r6, r8
  4052dc:	4698      	mov	r8, r3
  4052de:	3c01      	subs	r4, #1
  4052e0:	4628      	mov	r0, r5
  4052e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
  4052e6:	4652      	mov	r2, sl
  4052e8:	f006 f82e 	bl	40b348 <_ungetc_r>
  4052ec:	2c00      	cmp	r4, #0
  4052ee:	d1f6      	bne.n	4052de <__svfscanf_r+0xd7e>
  4052f0:	9d04      	ldr	r5, [sp, #16]
  4052f2:	4646      	mov	r6, r8
  4052f4:	e6d6      	b.n	4050a4 <__svfscanf_r+0xb44>
  4052f6:	3002      	adds	r0, #2
  4052f8:	d11a      	bne.n	405330 <__svfscanf_r+0xdd0>
  4052fa:	46b0      	mov	r8, r6
  4052fc:	f8da 3004 	ldr.w	r3, [sl, #4]
  405300:	2b00      	cmp	r3, #0
  405302:	f73f aec2 	bgt.w	40508a <__svfscanf_r+0xb2a>
  405306:	9802      	ldr	r0, [sp, #8]
  405308:	4651      	mov	r1, sl
  40530a:	f003 f981 	bl	408610 <__srefill_r>
  40530e:	2800      	cmp	r0, #0
  405310:	f43f aebb 	beq.w	40508a <__svfscanf_r+0xb2a>
  405314:	4642      	mov	r2, r8
  405316:	9e04      	ldr	r6, [sp, #16]
  405318:	2a00      	cmp	r2, #0
  40531a:	f47f abd4 	bne.w	404ac6 <__svfscanf_r+0x566>
  40531e:	e6c1      	b.n	4050a4 <__svfscanf_r+0xb44>
  405320:	4437      	add	r7, r6
  405322:	3c01      	subs	r4, #1
  405324:	f1bb 0f00 	cmp.w	fp, #0
  405328:	d104      	bne.n	405334 <__svfscanf_r+0xdd4>
  40532a:	3504      	adds	r5, #4
  40532c:	46d8      	mov	r8, fp
  40532e:	e7e5      	b.n	4052fc <__svfscanf_r+0xd9c>
  405330:	6828      	ldr	r0, [r5, #0]
  405332:	e7c4      	b.n	4052be <__svfscanf_r+0xd5e>
  405334:	4680      	mov	r8, r0
  405336:	e7e1      	b.n	4052fc <__svfscanf_r+0xd9c>
  405338:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40533a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40533e:	4598      	cmp	r8, r3
  405340:	f67f a95e 	bls.w	404600 <__svfscanf_r+0xa0>
  405344:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
  405348:	4658      	mov	r0, fp
  40534a:	4652      	mov	r2, sl
  40534c:	f005 fffc 	bl	40b348 <_ungetc_r>
  405350:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405352:	4598      	cmp	r8, r3
  405354:	d1f6      	bne.n	405344 <__svfscanf_r+0xde4>
  405356:	f7ff b953 	b.w	404600 <__svfscanf_r+0xa0>
  40535a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40535c:	f8dd b008 	ldr.w	fp, [sp, #8]
  405360:	4598      	cmp	r8, r3
  405362:	f67f a94d 	bls.w	404600 <__svfscanf_r+0xa0>
  405366:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
  40536a:	4658      	mov	r0, fp
  40536c:	4652      	mov	r2, sl
  40536e:	f005 ffeb 	bl	40b348 <_ungetc_r>
  405372:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405374:	4598      	cmp	r8, r3
  405376:	d1f6      	bne.n	405366 <__svfscanf_r+0xe06>
  405378:	f7ff b942 	b.w	404600 <__svfscanf_r+0xa0>
  40537c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40537e:	f8dd b008 	ldr.w	fp, [sp, #8]
  405382:	4598      	cmp	r8, r3
  405384:	f67f a93c 	bls.w	404600 <__svfscanf_r+0xa0>
  405388:	f818 1d01 	ldrb.w	r1, [r8, #-1]!
  40538c:	4658      	mov	r0, fp
  40538e:	4652      	mov	r2, sl
  405390:	f005 ffda 	bl	40b348 <_ungetc_r>
  405394:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405396:	4598      	cmp	r8, r3
  405398:	d1f6      	bne.n	405388 <__svfscanf_r+0xe28>
  40539a:	f7ff b931 	b.w	404600 <__svfscanf_r+0xa0>
  40539e:	f004 fc61 	bl	409c64 <_strtoull_r>
  4053a2:	e75f      	b.n	405264 <__svfscanf_r+0xd04>
  4053a4:	0040d45c 	.word	0x0040d45c
  4053a8:	00409b3d 	.word	0x00409b3d

004053ac <_vfscanf_r>:
  4053ac:	b530      	push	{r4, r5, lr}
  4053ae:	4604      	mov	r4, r0
  4053b0:	b085      	sub	sp, #20
  4053b2:	b140      	cbz	r0, 4053c6 <_vfscanf_r+0x1a>
  4053b4:	6b85      	ldr	r5, [r0, #56]	; 0x38
  4053b6:	b935      	cbnz	r5, 4053c6 <_vfscanf_r+0x1a>
  4053b8:	9303      	str	r3, [sp, #12]
  4053ba:	9202      	str	r2, [sp, #8]
  4053bc:	9101      	str	r1, [sp, #4]
  4053be:	f001 f9ad 	bl	40671c <__sinit>
  4053c2:	a901      	add	r1, sp, #4
  4053c4:	c90e      	ldmia	r1, {r1, r2, r3}
  4053c6:	4620      	mov	r0, r4
  4053c8:	b005      	add	sp, #20
  4053ca:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
  4053ce:	f7ff b8c7 	b.w	404560 <__svfscanf_r>
  4053d2:	bf00      	nop

004053d4 <__swsetup_r>:
  4053d4:	b538      	push	{r3, r4, r5, lr}
  4053d6:	4b2f      	ldr	r3, [pc, #188]	; (405494 <__swsetup_r+0xc0>)
  4053d8:	681b      	ldr	r3, [r3, #0]
  4053da:	4605      	mov	r5, r0
  4053dc:	460c      	mov	r4, r1
  4053de:	b113      	cbz	r3, 4053e6 <__swsetup_r+0x12>
  4053e0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4053e2:	2a00      	cmp	r2, #0
  4053e4:	d036      	beq.n	405454 <__swsetup_r+0x80>
  4053e6:	89a2      	ldrh	r2, [r4, #12]
  4053e8:	b293      	uxth	r3, r2
  4053ea:	0718      	lsls	r0, r3, #28
  4053ec:	d50c      	bpl.n	405408 <__swsetup_r+0x34>
  4053ee:	6920      	ldr	r0, [r4, #16]
  4053f0:	b1a8      	cbz	r0, 40541e <__swsetup_r+0x4a>
  4053f2:	f013 0201 	ands.w	r2, r3, #1
  4053f6:	d01e      	beq.n	405436 <__swsetup_r+0x62>
  4053f8:	6963      	ldr	r3, [r4, #20]
  4053fa:	2200      	movs	r2, #0
  4053fc:	425b      	negs	r3, r3
  4053fe:	61a3      	str	r3, [r4, #24]
  405400:	60a2      	str	r2, [r4, #8]
  405402:	b1f0      	cbz	r0, 405442 <__swsetup_r+0x6e>
  405404:	2000      	movs	r0, #0
  405406:	bd38      	pop	{r3, r4, r5, pc}
  405408:	06d9      	lsls	r1, r3, #27
  40540a:	d53b      	bpl.n	405484 <__swsetup_r+0xb0>
  40540c:	0758      	lsls	r0, r3, #29
  40540e:	d425      	bmi.n	40545c <__swsetup_r+0x88>
  405410:	6920      	ldr	r0, [r4, #16]
  405412:	f042 0308 	orr.w	r3, r2, #8
  405416:	81a3      	strh	r3, [r4, #12]
  405418:	b29b      	uxth	r3, r3
  40541a:	2800      	cmp	r0, #0
  40541c:	d1e9      	bne.n	4053f2 <__swsetup_r+0x1e>
  40541e:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405422:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405426:	d0e4      	beq.n	4053f2 <__swsetup_r+0x1e>
  405428:	4628      	mov	r0, r5
  40542a:	4621      	mov	r1, r4
  40542c:	f001 fde8 	bl	407000 <__smakebuf_r>
  405430:	89a3      	ldrh	r3, [r4, #12]
  405432:	6920      	ldr	r0, [r4, #16]
  405434:	e7dd      	b.n	4053f2 <__swsetup_r+0x1e>
  405436:	0799      	lsls	r1, r3, #30
  405438:	bf58      	it	pl
  40543a:	6962      	ldrpl	r2, [r4, #20]
  40543c:	60a2      	str	r2, [r4, #8]
  40543e:	2800      	cmp	r0, #0
  405440:	d1e0      	bne.n	405404 <__swsetup_r+0x30>
  405442:	89a3      	ldrh	r3, [r4, #12]
  405444:	061a      	lsls	r2, r3, #24
  405446:	d5de      	bpl.n	405406 <__swsetup_r+0x32>
  405448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40544c:	81a3      	strh	r3, [r4, #12]
  40544e:	f04f 30ff 	mov.w	r0, #4294967295
  405452:	bd38      	pop	{r3, r4, r5, pc}
  405454:	4618      	mov	r0, r3
  405456:	f001 f961 	bl	40671c <__sinit>
  40545a:	e7c4      	b.n	4053e6 <__swsetup_r+0x12>
  40545c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40545e:	b149      	cbz	r1, 405474 <__swsetup_r+0xa0>
  405460:	f104 0340 	add.w	r3, r4, #64	; 0x40
  405464:	4299      	cmp	r1, r3
  405466:	d003      	beq.n	405470 <__swsetup_r+0x9c>
  405468:	4628      	mov	r0, r5
  40546a:	f001 faf9 	bl	406a60 <_free_r>
  40546e:	89a2      	ldrh	r2, [r4, #12]
  405470:	2300      	movs	r3, #0
  405472:	6323      	str	r3, [r4, #48]	; 0x30
  405474:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  405478:	2300      	movs	r3, #0
  40547a:	6920      	ldr	r0, [r4, #16]
  40547c:	6063      	str	r3, [r4, #4]
  40547e:	b292      	uxth	r2, r2
  405480:	6020      	str	r0, [r4, #0]
  405482:	e7c6      	b.n	405412 <__swsetup_r+0x3e>
  405484:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  405488:	2309      	movs	r3, #9
  40548a:	602b      	str	r3, [r5, #0]
  40548c:	f04f 30ff 	mov.w	r0, #4294967295
  405490:	81a2      	strh	r2, [r4, #12]
  405492:	bd38      	pop	{r3, r4, r5, pc}
  405494:	20000460 	.word	0x20000460

00405498 <register_fini>:
  405498:	4b02      	ldr	r3, [pc, #8]	; (4054a4 <register_fini+0xc>)
  40549a:	b113      	cbz	r3, 4054a2 <register_fini+0xa>
  40549c:	4802      	ldr	r0, [pc, #8]	; (4054a8 <register_fini+0x10>)
  40549e:	f000 b805 	b.w	4054ac <atexit>
  4054a2:	4770      	bx	lr
  4054a4:	00000000 	.word	0x00000000
  4054a8:	00406731 	.word	0x00406731

004054ac <atexit>:
  4054ac:	4601      	mov	r1, r0
  4054ae:	2000      	movs	r0, #0
  4054b0:	4602      	mov	r2, r0
  4054b2:	4603      	mov	r3, r0
  4054b4:	f006 b852 	b.w	40b55c <__register_exitproc>

004054b8 <quorem>:
  4054b8:	6902      	ldr	r2, [r0, #16]
  4054ba:	690b      	ldr	r3, [r1, #16]
  4054bc:	4293      	cmp	r3, r2
  4054be:	f300 808f 	bgt.w	4055e0 <quorem+0x128>
  4054c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4054c6:	f103 38ff 	add.w	r8, r3, #4294967295
  4054ca:	f101 0714 	add.w	r7, r1, #20
  4054ce:	f100 0b14 	add.w	fp, r0, #20
  4054d2:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4054d6:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4054da:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4054de:	b083      	sub	sp, #12
  4054e0:	3201      	adds	r2, #1
  4054e2:	fbb3 f9f2 	udiv	r9, r3, r2
  4054e6:	eb0b 0304 	add.w	r3, fp, r4
  4054ea:	9400      	str	r4, [sp, #0]
  4054ec:	eb07 0a04 	add.w	sl, r7, r4
  4054f0:	9301      	str	r3, [sp, #4]
  4054f2:	f1b9 0f00 	cmp.w	r9, #0
  4054f6:	d03b      	beq.n	405570 <quorem+0xb8>
  4054f8:	2600      	movs	r6, #0
  4054fa:	4632      	mov	r2, r6
  4054fc:	46bc      	mov	ip, r7
  4054fe:	46de      	mov	lr, fp
  405500:	4634      	mov	r4, r6
  405502:	f85c 6b04 	ldr.w	r6, [ip], #4
  405506:	f8de 5000 	ldr.w	r5, [lr]
  40550a:	b2b3      	uxth	r3, r6
  40550c:	0c36      	lsrs	r6, r6, #16
  40550e:	fb03 4409 	mla	r4, r3, r9, r4
  405512:	fb06 f609 	mul.w	r6, r6, r9
  405516:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  40551a:	b2a3      	uxth	r3, r4
  40551c:	1ad3      	subs	r3, r2, r3
  40551e:	b2b4      	uxth	r4, r6
  405520:	fa13 f385 	uxtah	r3, r3, r5
  405524:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  405528:	eb04 4423 	add.w	r4, r4, r3, asr #16
  40552c:	b29b      	uxth	r3, r3
  40552e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  405532:	45e2      	cmp	sl, ip
  405534:	ea4f 4224 	mov.w	r2, r4, asr #16
  405538:	f84e 3b04 	str.w	r3, [lr], #4
  40553c:	ea4f 4416 	mov.w	r4, r6, lsr #16
  405540:	d2df      	bcs.n	405502 <quorem+0x4a>
  405542:	9b00      	ldr	r3, [sp, #0]
  405544:	f85b 3003 	ldr.w	r3, [fp, r3]
  405548:	b993      	cbnz	r3, 405570 <quorem+0xb8>
  40554a:	9c01      	ldr	r4, [sp, #4]
  40554c:	1f23      	subs	r3, r4, #4
  40554e:	459b      	cmp	fp, r3
  405550:	d20c      	bcs.n	40556c <quorem+0xb4>
  405552:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405556:	b94b      	cbnz	r3, 40556c <quorem+0xb4>
  405558:	f1a4 0308 	sub.w	r3, r4, #8
  40555c:	e002      	b.n	405564 <quorem+0xac>
  40555e:	681a      	ldr	r2, [r3, #0]
  405560:	3b04      	subs	r3, #4
  405562:	b91a      	cbnz	r2, 40556c <quorem+0xb4>
  405564:	459b      	cmp	fp, r3
  405566:	f108 38ff 	add.w	r8, r8, #4294967295
  40556a:	d3f8      	bcc.n	40555e <quorem+0xa6>
  40556c:	f8c0 8010 	str.w	r8, [r0, #16]
  405570:	4604      	mov	r4, r0
  405572:	f002 fc35 	bl	407de0 <__mcmp>
  405576:	2800      	cmp	r0, #0
  405578:	db2e      	blt.n	4055d8 <quorem+0x120>
  40557a:	f109 0901 	add.w	r9, r9, #1
  40557e:	465d      	mov	r5, fp
  405580:	2300      	movs	r3, #0
  405582:	f857 1b04 	ldr.w	r1, [r7], #4
  405586:	6828      	ldr	r0, [r5, #0]
  405588:	b28a      	uxth	r2, r1
  40558a:	1a9a      	subs	r2, r3, r2
  40558c:	0c09      	lsrs	r1, r1, #16
  40558e:	fa12 f280 	uxtah	r2, r2, r0
  405592:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  405596:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40559a:	b291      	uxth	r1, r2
  40559c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  4055a0:	45ba      	cmp	sl, r7
  4055a2:	f845 1b04 	str.w	r1, [r5], #4
  4055a6:	ea4f 4323 	mov.w	r3, r3, asr #16
  4055aa:	d2ea      	bcs.n	405582 <quorem+0xca>
  4055ac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4055b0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4055b4:	b982      	cbnz	r2, 4055d8 <quorem+0x120>
  4055b6:	1f1a      	subs	r2, r3, #4
  4055b8:	4593      	cmp	fp, r2
  4055ba:	d20b      	bcs.n	4055d4 <quorem+0x11c>
  4055bc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4055c0:	b942      	cbnz	r2, 4055d4 <quorem+0x11c>
  4055c2:	3b08      	subs	r3, #8
  4055c4:	e002      	b.n	4055cc <quorem+0x114>
  4055c6:	681a      	ldr	r2, [r3, #0]
  4055c8:	3b04      	subs	r3, #4
  4055ca:	b91a      	cbnz	r2, 4055d4 <quorem+0x11c>
  4055cc:	459b      	cmp	fp, r3
  4055ce:	f108 38ff 	add.w	r8, r8, #4294967295
  4055d2:	d3f8      	bcc.n	4055c6 <quorem+0x10e>
  4055d4:	f8c4 8010 	str.w	r8, [r4, #16]
  4055d8:	4648      	mov	r0, r9
  4055da:	b003      	add	sp, #12
  4055dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055e0:	2000      	movs	r0, #0
  4055e2:	4770      	bx	lr
  4055e4:	0000      	movs	r0, r0
	...

004055e8 <_dtoa_r>:
  4055e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055ec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4055ee:	b097      	sub	sp, #92	; 0x5c
  4055f0:	4604      	mov	r4, r0
  4055f2:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  4055f4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  4055f8:	b141      	cbz	r1, 40560c <_dtoa_r+0x24>
  4055fa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4055fc:	604a      	str	r2, [r1, #4]
  4055fe:	2301      	movs	r3, #1
  405600:	4093      	lsls	r3, r2
  405602:	608b      	str	r3, [r1, #8]
  405604:	f002 f9bc 	bl	407980 <_Bfree>
  405608:	2300      	movs	r3, #0
  40560a:	6423      	str	r3, [r4, #64]	; 0x40
  40560c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405610:	2b00      	cmp	r3, #0
  405612:	4699      	mov	r9, r3
  405614:	db36      	blt.n	405684 <_dtoa_r+0x9c>
  405616:	2300      	movs	r3, #0
  405618:	602b      	str	r3, [r5, #0]
  40561a:	4ba5      	ldr	r3, [pc, #660]	; (4058b0 <_dtoa_r+0x2c8>)
  40561c:	461a      	mov	r2, r3
  40561e:	ea09 0303 	and.w	r3, r9, r3
  405622:	4293      	cmp	r3, r2
  405624:	d017      	beq.n	405656 <_dtoa_r+0x6e>
  405626:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40562a:	2200      	movs	r2, #0
  40562c:	4630      	mov	r0, r6
  40562e:	4639      	mov	r1, r7
  405630:	2300      	movs	r3, #0
  405632:	f007 f941 	bl	40c8b8 <__aeabi_dcmpeq>
  405636:	4680      	mov	r8, r0
  405638:	2800      	cmp	r0, #0
  40563a:	d02b      	beq.n	405694 <_dtoa_r+0xac>
  40563c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40563e:	2301      	movs	r3, #1
  405640:	6013      	str	r3, [r2, #0]
  405642:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405644:	2b00      	cmp	r3, #0
  405646:	f000 80cb 	beq.w	4057e0 <_dtoa_r+0x1f8>
  40564a:	489a      	ldr	r0, [pc, #616]	; (4058b4 <_dtoa_r+0x2cc>)
  40564c:	6018      	str	r0, [r3, #0]
  40564e:	3801      	subs	r0, #1
  405650:	b017      	add	sp, #92	; 0x5c
  405652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405656:	9a22      	ldr	r2, [sp, #136]	; 0x88
  405658:	f242 730f 	movw	r3, #9999	; 0x270f
  40565c:	6013      	str	r3, [r2, #0]
  40565e:	9b02      	ldr	r3, [sp, #8]
  405660:	2b00      	cmp	r3, #0
  405662:	f000 80a6 	beq.w	4057b2 <_dtoa_r+0x1ca>
  405666:	4894      	ldr	r0, [pc, #592]	; (4058b8 <_dtoa_r+0x2d0>)
  405668:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40566a:	2b00      	cmp	r3, #0
  40566c:	d0f0      	beq.n	405650 <_dtoa_r+0x68>
  40566e:	78c3      	ldrb	r3, [r0, #3]
  405670:	2b00      	cmp	r3, #0
  405672:	f000 80b7 	beq.w	4057e4 <_dtoa_r+0x1fc>
  405676:	f100 0308 	add.w	r3, r0, #8
  40567a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40567c:	6013      	str	r3, [r2, #0]
  40567e:	b017      	add	sp, #92	; 0x5c
  405680:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405684:	9a03      	ldr	r2, [sp, #12]
  405686:	2301      	movs	r3, #1
  405688:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  40568c:	602b      	str	r3, [r5, #0]
  40568e:	f8cd 900c 	str.w	r9, [sp, #12]
  405692:	e7c2      	b.n	40561a <_dtoa_r+0x32>
  405694:	aa15      	add	r2, sp, #84	; 0x54
  405696:	ab14      	add	r3, sp, #80	; 0x50
  405698:	e88d 000c 	stmia.w	sp, {r2, r3}
  40569c:	4620      	mov	r0, r4
  40569e:	4632      	mov	r2, r6
  4056a0:	463b      	mov	r3, r7
  4056a2:	f002 fcad 	bl	408000 <__d2b>
  4056a6:	ea5f 5519 	movs.w	r5, r9, lsr #20
  4056aa:	4683      	mov	fp, r0
  4056ac:	f040 808a 	bne.w	4057c4 <_dtoa_r+0x1dc>
  4056b0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4056b4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4056b6:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  4056ba:	4445      	add	r5, r8
  4056bc:	429d      	cmp	r5, r3
  4056be:	f2c0 8297 	blt.w	405bf0 <_dtoa_r+0x608>
  4056c2:	4a7e      	ldr	r2, [pc, #504]	; (4058bc <_dtoa_r+0x2d4>)
  4056c4:	1b52      	subs	r2, r2, r5
  4056c6:	fa09 f902 	lsl.w	r9, r9, r2
  4056ca:	9a02      	ldr	r2, [sp, #8]
  4056cc:	f205 4312 	addw	r3, r5, #1042	; 0x412
  4056d0:	fa22 f003 	lsr.w	r0, r2, r3
  4056d4:	ea49 0000 	orr.w	r0, r9, r0
  4056d8:	f006 fe10 	bl	40c2fc <__aeabi_ui2d>
  4056dc:	2301      	movs	r3, #1
  4056de:	3d01      	subs	r5, #1
  4056e0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4056e4:	930d      	str	r3, [sp, #52]	; 0x34
  4056e6:	2200      	movs	r2, #0
  4056e8:	4b75      	ldr	r3, [pc, #468]	; (4058c0 <_dtoa_r+0x2d8>)
  4056ea:	f006 fcc9 	bl	40c080 <__aeabi_dsub>
  4056ee:	a36a      	add	r3, pc, #424	; (adr r3, 405898 <_dtoa_r+0x2b0>)
  4056f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056f4:	f006 fe78 	bl	40c3e8 <__aeabi_dmul>
  4056f8:	a369      	add	r3, pc, #420	; (adr r3, 4058a0 <_dtoa_r+0x2b8>)
  4056fa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4056fe:	f006 fcc1 	bl	40c084 <__adddf3>
  405702:	4606      	mov	r6, r0
  405704:	4628      	mov	r0, r5
  405706:	460f      	mov	r7, r1
  405708:	f006 fe08 	bl	40c31c <__aeabi_i2d>
  40570c:	a366      	add	r3, pc, #408	; (adr r3, 4058a8 <_dtoa_r+0x2c0>)
  40570e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405712:	f006 fe69 	bl	40c3e8 <__aeabi_dmul>
  405716:	4602      	mov	r2, r0
  405718:	460b      	mov	r3, r1
  40571a:	4630      	mov	r0, r6
  40571c:	4639      	mov	r1, r7
  40571e:	f006 fcb1 	bl	40c084 <__adddf3>
  405722:	4606      	mov	r6, r0
  405724:	460f      	mov	r7, r1
  405726:	f007 f8f9 	bl	40c91c <__aeabi_d2iz>
  40572a:	4639      	mov	r1, r7
  40572c:	9004      	str	r0, [sp, #16]
  40572e:	2200      	movs	r2, #0
  405730:	4630      	mov	r0, r6
  405732:	2300      	movs	r3, #0
  405734:	f007 f8ca 	bl	40c8cc <__aeabi_dcmplt>
  405738:	2800      	cmp	r0, #0
  40573a:	f040 81a6 	bne.w	405a8a <_dtoa_r+0x4a2>
  40573e:	9b04      	ldr	r3, [sp, #16]
  405740:	2b16      	cmp	r3, #22
  405742:	f200 819f 	bhi.w	405a84 <_dtoa_r+0x49c>
  405746:	9a04      	ldr	r2, [sp, #16]
  405748:	4b5e      	ldr	r3, [pc, #376]	; (4058c4 <_dtoa_r+0x2dc>)
  40574a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40574e:	e9d3 0100 	ldrd	r0, r1, [r3]
  405752:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405756:	f007 f8d7 	bl	40c908 <__aeabi_dcmpgt>
  40575a:	2800      	cmp	r0, #0
  40575c:	f000 824e 	beq.w	405bfc <_dtoa_r+0x614>
  405760:	9b04      	ldr	r3, [sp, #16]
  405762:	3b01      	subs	r3, #1
  405764:	9304      	str	r3, [sp, #16]
  405766:	2300      	movs	r3, #0
  405768:	930b      	str	r3, [sp, #44]	; 0x2c
  40576a:	ebc5 0508 	rsb	r5, r5, r8
  40576e:	f1b5 0a01 	subs.w	sl, r5, #1
  405772:	f100 81a1 	bmi.w	405ab8 <_dtoa_r+0x4d0>
  405776:	2300      	movs	r3, #0
  405778:	9305      	str	r3, [sp, #20]
  40577a:	9b04      	ldr	r3, [sp, #16]
  40577c:	2b00      	cmp	r3, #0
  40577e:	f2c0 8192 	blt.w	405aa6 <_dtoa_r+0x4be>
  405782:	449a      	add	sl, r3
  405784:	930a      	str	r3, [sp, #40]	; 0x28
  405786:	2300      	movs	r3, #0
  405788:	9308      	str	r3, [sp, #32]
  40578a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40578c:	2b09      	cmp	r3, #9
  40578e:	d82b      	bhi.n	4057e8 <_dtoa_r+0x200>
  405790:	2b05      	cmp	r3, #5
  405792:	f340 8670 	ble.w	406476 <_dtoa_r+0xe8e>
  405796:	3b04      	subs	r3, #4
  405798:	9320      	str	r3, [sp, #128]	; 0x80
  40579a:	2500      	movs	r5, #0
  40579c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40579e:	3b02      	subs	r3, #2
  4057a0:	2b03      	cmp	r3, #3
  4057a2:	f200 864e 	bhi.w	406442 <_dtoa_r+0xe5a>
  4057a6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4057aa:	03cc      	.short	0x03cc
  4057ac:	02b203be 	.word	0x02b203be
  4057b0:	0663      	.short	0x0663
  4057b2:	4b41      	ldr	r3, [pc, #260]	; (4058b8 <_dtoa_r+0x2d0>)
  4057b4:	4a44      	ldr	r2, [pc, #272]	; (4058c8 <_dtoa_r+0x2e0>)
  4057b6:	f3c9 0013 	ubfx	r0, r9, #0, #20
  4057ba:	2800      	cmp	r0, #0
  4057bc:	bf14      	ite	ne
  4057be:	4618      	movne	r0, r3
  4057c0:	4610      	moveq	r0, r2
  4057c2:	e751      	b.n	405668 <_dtoa_r+0x80>
  4057c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
  4057c8:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  4057cc:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  4057d0:	4630      	mov	r0, r6
  4057d2:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  4057d6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057da:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  4057de:	e782      	b.n	4056e6 <_dtoa_r+0xfe>
  4057e0:	483a      	ldr	r0, [pc, #232]	; (4058cc <_dtoa_r+0x2e4>)
  4057e2:	e735      	b.n	405650 <_dtoa_r+0x68>
  4057e4:	1cc3      	adds	r3, r0, #3
  4057e6:	e748      	b.n	40567a <_dtoa_r+0x92>
  4057e8:	2100      	movs	r1, #0
  4057ea:	6461      	str	r1, [r4, #68]	; 0x44
  4057ec:	4620      	mov	r0, r4
  4057ee:	9120      	str	r1, [sp, #128]	; 0x80
  4057f0:	f002 f8a0 	bl	407934 <_Balloc>
  4057f4:	f04f 33ff 	mov.w	r3, #4294967295
  4057f8:	9306      	str	r3, [sp, #24]
  4057fa:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4057fc:	930c      	str	r3, [sp, #48]	; 0x30
  4057fe:	2301      	movs	r3, #1
  405800:	9007      	str	r0, [sp, #28]
  405802:	9221      	str	r2, [sp, #132]	; 0x84
  405804:	6420      	str	r0, [r4, #64]	; 0x40
  405806:	9309      	str	r3, [sp, #36]	; 0x24
  405808:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40580a:	2b00      	cmp	r3, #0
  40580c:	f2c0 80d2 	blt.w	4059b4 <_dtoa_r+0x3cc>
  405810:	9a04      	ldr	r2, [sp, #16]
  405812:	2a0e      	cmp	r2, #14
  405814:	f300 80ce 	bgt.w	4059b4 <_dtoa_r+0x3cc>
  405818:	4b2a      	ldr	r3, [pc, #168]	; (4058c4 <_dtoa_r+0x2dc>)
  40581a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40581e:	e9d3 8900 	ldrd	r8, r9, [r3]
  405822:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405824:	2b00      	cmp	r3, #0
  405826:	f2c0 838f 	blt.w	405f48 <_dtoa_r+0x960>
  40582a:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  40582e:	4642      	mov	r2, r8
  405830:	464b      	mov	r3, r9
  405832:	4630      	mov	r0, r6
  405834:	4639      	mov	r1, r7
  405836:	f006 ff01 	bl	40c63c <__aeabi_ddiv>
  40583a:	f007 f86f 	bl	40c91c <__aeabi_d2iz>
  40583e:	4682      	mov	sl, r0
  405840:	f006 fd6c 	bl	40c31c <__aeabi_i2d>
  405844:	4642      	mov	r2, r8
  405846:	464b      	mov	r3, r9
  405848:	f006 fdce 	bl	40c3e8 <__aeabi_dmul>
  40584c:	460b      	mov	r3, r1
  40584e:	4602      	mov	r2, r0
  405850:	4639      	mov	r1, r7
  405852:	4630      	mov	r0, r6
  405854:	f006 fc14 	bl	40c080 <__aeabi_dsub>
  405858:	9d07      	ldr	r5, [sp, #28]
  40585a:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  40585e:	702b      	strb	r3, [r5, #0]
  405860:	9b06      	ldr	r3, [sp, #24]
  405862:	2b01      	cmp	r3, #1
  405864:	4606      	mov	r6, r0
  405866:	460f      	mov	r7, r1
  405868:	f105 0501 	add.w	r5, r5, #1
  40586c:	d062      	beq.n	405934 <_dtoa_r+0x34c>
  40586e:	2200      	movs	r2, #0
  405870:	4b17      	ldr	r3, [pc, #92]	; (4058d0 <_dtoa_r+0x2e8>)
  405872:	f006 fdb9 	bl	40c3e8 <__aeabi_dmul>
  405876:	2200      	movs	r2, #0
  405878:	2300      	movs	r3, #0
  40587a:	4606      	mov	r6, r0
  40587c:	460f      	mov	r7, r1
  40587e:	f007 f81b 	bl	40c8b8 <__aeabi_dcmpeq>
  405882:	2800      	cmp	r0, #0
  405884:	f040 8083 	bne.w	40598e <_dtoa_r+0x3a6>
  405888:	f8cd b008 	str.w	fp, [sp, #8]
  40588c:	9405      	str	r4, [sp, #20]
  40588e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  405892:	9c06      	ldr	r4, [sp, #24]
  405894:	e029      	b.n	4058ea <_dtoa_r+0x302>
  405896:	bf00      	nop
  405898:	636f4361 	.word	0x636f4361
  40589c:	3fd287a7 	.word	0x3fd287a7
  4058a0:	8b60c8b3 	.word	0x8b60c8b3
  4058a4:	3fc68a28 	.word	0x3fc68a28
  4058a8:	509f79fb 	.word	0x509f79fb
  4058ac:	3fd34413 	.word	0x3fd34413
  4058b0:	7ff00000 	.word	0x7ff00000
  4058b4:	0040d425 	.word	0x0040d425
  4058b8:	0040d574 	.word	0x0040d574
  4058bc:	fffffc0e 	.word	0xfffffc0e
  4058c0:	3ff80000 	.word	0x3ff80000
  4058c4:	0040d588 	.word	0x0040d588
  4058c8:	0040d568 	.word	0x0040d568
  4058cc:	0040d424 	.word	0x0040d424
  4058d0:	40240000 	.word	0x40240000
  4058d4:	f006 fd88 	bl	40c3e8 <__aeabi_dmul>
  4058d8:	2200      	movs	r2, #0
  4058da:	2300      	movs	r3, #0
  4058dc:	4606      	mov	r6, r0
  4058de:	460f      	mov	r7, r1
  4058e0:	f006 ffea 	bl	40c8b8 <__aeabi_dcmpeq>
  4058e4:	2800      	cmp	r0, #0
  4058e6:	f040 83de 	bne.w	4060a6 <_dtoa_r+0xabe>
  4058ea:	4642      	mov	r2, r8
  4058ec:	464b      	mov	r3, r9
  4058ee:	4630      	mov	r0, r6
  4058f0:	4639      	mov	r1, r7
  4058f2:	f006 fea3 	bl	40c63c <__aeabi_ddiv>
  4058f6:	f007 f811 	bl	40c91c <__aeabi_d2iz>
  4058fa:	4682      	mov	sl, r0
  4058fc:	f006 fd0e 	bl	40c31c <__aeabi_i2d>
  405900:	4642      	mov	r2, r8
  405902:	464b      	mov	r3, r9
  405904:	f006 fd70 	bl	40c3e8 <__aeabi_dmul>
  405908:	4602      	mov	r2, r0
  40590a:	460b      	mov	r3, r1
  40590c:	4630      	mov	r0, r6
  40590e:	4639      	mov	r1, r7
  405910:	f006 fbb6 	bl	40c080 <__aeabi_dsub>
  405914:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  405918:	f805 eb01 	strb.w	lr, [r5], #1
  40591c:	ebcb 0e05 	rsb	lr, fp, r5
  405920:	4574      	cmp	r4, lr
  405922:	4606      	mov	r6, r0
  405924:	460f      	mov	r7, r1
  405926:	f04f 0200 	mov.w	r2, #0
  40592a:	4bb5      	ldr	r3, [pc, #724]	; (405c00 <_dtoa_r+0x618>)
  40592c:	d1d2      	bne.n	4058d4 <_dtoa_r+0x2ec>
  40592e:	f8dd b008 	ldr.w	fp, [sp, #8]
  405932:	9c05      	ldr	r4, [sp, #20]
  405934:	4632      	mov	r2, r6
  405936:	463b      	mov	r3, r7
  405938:	4630      	mov	r0, r6
  40593a:	4639      	mov	r1, r7
  40593c:	f006 fba2 	bl	40c084 <__adddf3>
  405940:	4606      	mov	r6, r0
  405942:	460f      	mov	r7, r1
  405944:	4640      	mov	r0, r8
  405946:	4649      	mov	r1, r9
  405948:	4632      	mov	r2, r6
  40594a:	463b      	mov	r3, r7
  40594c:	f006 ffbe 	bl	40c8cc <__aeabi_dcmplt>
  405950:	b948      	cbnz	r0, 405966 <_dtoa_r+0x37e>
  405952:	4640      	mov	r0, r8
  405954:	4649      	mov	r1, r9
  405956:	4632      	mov	r2, r6
  405958:	463b      	mov	r3, r7
  40595a:	f006 ffad 	bl	40c8b8 <__aeabi_dcmpeq>
  40595e:	b1b0      	cbz	r0, 40598e <_dtoa_r+0x3a6>
  405960:	f01a 0f01 	tst.w	sl, #1
  405964:	d013      	beq.n	40598e <_dtoa_r+0x3a6>
  405966:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40596a:	9907      	ldr	r1, [sp, #28]
  40596c:	1e6b      	subs	r3, r5, #1
  40596e:	e004      	b.n	40597a <_dtoa_r+0x392>
  405970:	428b      	cmp	r3, r1
  405972:	f000 8440 	beq.w	4061f6 <_dtoa_r+0xc0e>
  405976:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40597a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40597e:	f103 0501 	add.w	r5, r3, #1
  405982:	461a      	mov	r2, r3
  405984:	d0f4      	beq.n	405970 <_dtoa_r+0x388>
  405986:	f108 0301 	add.w	r3, r8, #1
  40598a:	b2db      	uxtb	r3, r3
  40598c:	7013      	strb	r3, [r2, #0]
  40598e:	4620      	mov	r0, r4
  405990:	4659      	mov	r1, fp
  405992:	f001 fff5 	bl	407980 <_Bfree>
  405996:	2200      	movs	r2, #0
  405998:	9b04      	ldr	r3, [sp, #16]
  40599a:	702a      	strb	r2, [r5, #0]
  40599c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40599e:	3301      	adds	r3, #1
  4059a0:	6013      	str	r3, [r2, #0]
  4059a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4059a4:	2b00      	cmp	r3, #0
  4059a6:	f000 8345 	beq.w	406034 <_dtoa_r+0xa4c>
  4059aa:	9807      	ldr	r0, [sp, #28]
  4059ac:	601d      	str	r5, [r3, #0]
  4059ae:	b017      	add	sp, #92	; 0x5c
  4059b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4059b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4059b6:	2a00      	cmp	r2, #0
  4059b8:	f000 8084 	beq.w	405ac4 <_dtoa_r+0x4dc>
  4059bc:	9a20      	ldr	r2, [sp, #128]	; 0x80
  4059be:	2a01      	cmp	r2, #1
  4059c0:	f340 8304 	ble.w	405fcc <_dtoa_r+0x9e4>
  4059c4:	9b06      	ldr	r3, [sp, #24]
  4059c6:	1e5f      	subs	r7, r3, #1
  4059c8:	9b08      	ldr	r3, [sp, #32]
  4059ca:	42bb      	cmp	r3, r7
  4059cc:	f2c0 83a9 	blt.w	406122 <_dtoa_r+0xb3a>
  4059d0:	1bdf      	subs	r7, r3, r7
  4059d2:	9b06      	ldr	r3, [sp, #24]
  4059d4:	2b00      	cmp	r3, #0
  4059d6:	f2c0 849c 	blt.w	406312 <_dtoa_r+0xd2a>
  4059da:	9d05      	ldr	r5, [sp, #20]
  4059dc:	9b06      	ldr	r3, [sp, #24]
  4059de:	9a05      	ldr	r2, [sp, #20]
  4059e0:	4620      	mov	r0, r4
  4059e2:	441a      	add	r2, r3
  4059e4:	2101      	movs	r1, #1
  4059e6:	9205      	str	r2, [sp, #20]
  4059e8:	449a      	add	sl, r3
  4059ea:	f002 f8af 	bl	407b4c <__i2b>
  4059ee:	4606      	mov	r6, r0
  4059f0:	b165      	cbz	r5, 405a0c <_dtoa_r+0x424>
  4059f2:	f1ba 0f00 	cmp.w	sl, #0
  4059f6:	dd09      	ble.n	405a0c <_dtoa_r+0x424>
  4059f8:	45aa      	cmp	sl, r5
  4059fa:	9a05      	ldr	r2, [sp, #20]
  4059fc:	4653      	mov	r3, sl
  4059fe:	bfa8      	it	ge
  405a00:	462b      	movge	r3, r5
  405a02:	1ad2      	subs	r2, r2, r3
  405a04:	9205      	str	r2, [sp, #20]
  405a06:	1aed      	subs	r5, r5, r3
  405a08:	ebc3 0a0a 	rsb	sl, r3, sl
  405a0c:	9b08      	ldr	r3, [sp, #32]
  405a0e:	2b00      	cmp	r3, #0
  405a10:	dd1a      	ble.n	405a48 <_dtoa_r+0x460>
  405a12:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405a14:	2b00      	cmp	r3, #0
  405a16:	f000 837d 	beq.w	406114 <_dtoa_r+0xb2c>
  405a1a:	2f00      	cmp	r7, #0
  405a1c:	dd10      	ble.n	405a40 <_dtoa_r+0x458>
  405a1e:	4631      	mov	r1, r6
  405a20:	463a      	mov	r2, r7
  405a22:	4620      	mov	r0, r4
  405a24:	f002 f936 	bl	407c94 <__pow5mult>
  405a28:	4606      	mov	r6, r0
  405a2a:	465a      	mov	r2, fp
  405a2c:	4631      	mov	r1, r6
  405a2e:	4620      	mov	r0, r4
  405a30:	f002 f896 	bl	407b60 <__multiply>
  405a34:	4659      	mov	r1, fp
  405a36:	4680      	mov	r8, r0
  405a38:	4620      	mov	r0, r4
  405a3a:	f001 ffa1 	bl	407980 <_Bfree>
  405a3e:	46c3      	mov	fp, r8
  405a40:	9b08      	ldr	r3, [sp, #32]
  405a42:	1bda      	subs	r2, r3, r7
  405a44:	f040 82a2 	bne.w	405f8c <_dtoa_r+0x9a4>
  405a48:	4620      	mov	r0, r4
  405a4a:	2101      	movs	r1, #1
  405a4c:	f002 f87e 	bl	407b4c <__i2b>
  405a50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a52:	2b00      	cmp	r3, #0
  405a54:	4680      	mov	r8, r0
  405a56:	dd39      	ble.n	405acc <_dtoa_r+0x4e4>
  405a58:	4601      	mov	r1, r0
  405a5a:	461a      	mov	r2, r3
  405a5c:	4620      	mov	r0, r4
  405a5e:	f002 f919 	bl	407c94 <__pow5mult>
  405a62:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405a64:	2b01      	cmp	r3, #1
  405a66:	4680      	mov	r8, r0
  405a68:	f340 8296 	ble.w	405f98 <_dtoa_r+0x9b0>
  405a6c:	f04f 0900 	mov.w	r9, #0
  405a70:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405a74:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405a78:	6918      	ldr	r0, [r3, #16]
  405a7a:	f002 f819 	bl	407ab0 <__hi0bits>
  405a7e:	f1c0 0020 	rsb	r0, r0, #32
  405a82:	e02d      	b.n	405ae0 <_dtoa_r+0x4f8>
  405a84:	2301      	movs	r3, #1
  405a86:	930b      	str	r3, [sp, #44]	; 0x2c
  405a88:	e66f      	b.n	40576a <_dtoa_r+0x182>
  405a8a:	9804      	ldr	r0, [sp, #16]
  405a8c:	f006 fc46 	bl	40c31c <__aeabi_i2d>
  405a90:	4632      	mov	r2, r6
  405a92:	463b      	mov	r3, r7
  405a94:	f006 ff10 	bl	40c8b8 <__aeabi_dcmpeq>
  405a98:	2800      	cmp	r0, #0
  405a9a:	f47f ae50 	bne.w	40573e <_dtoa_r+0x156>
  405a9e:	9b04      	ldr	r3, [sp, #16]
  405aa0:	3b01      	subs	r3, #1
  405aa2:	9304      	str	r3, [sp, #16]
  405aa4:	e64b      	b.n	40573e <_dtoa_r+0x156>
  405aa6:	9a05      	ldr	r2, [sp, #20]
  405aa8:	9b04      	ldr	r3, [sp, #16]
  405aaa:	1ad2      	subs	r2, r2, r3
  405aac:	425b      	negs	r3, r3
  405aae:	9308      	str	r3, [sp, #32]
  405ab0:	2300      	movs	r3, #0
  405ab2:	9205      	str	r2, [sp, #20]
  405ab4:	930a      	str	r3, [sp, #40]	; 0x28
  405ab6:	e668      	b.n	40578a <_dtoa_r+0x1a2>
  405ab8:	f1ca 0300 	rsb	r3, sl, #0
  405abc:	9305      	str	r3, [sp, #20]
  405abe:	f04f 0a00 	mov.w	sl, #0
  405ac2:	e65a      	b.n	40577a <_dtoa_r+0x192>
  405ac4:	9f08      	ldr	r7, [sp, #32]
  405ac6:	9d05      	ldr	r5, [sp, #20]
  405ac8:	9e09      	ldr	r6, [sp, #36]	; 0x24
  405aca:	e791      	b.n	4059f0 <_dtoa_r+0x408>
  405acc:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405ace:	2b01      	cmp	r3, #1
  405ad0:	f340 82b3 	ble.w	40603a <_dtoa_r+0xa52>
  405ad4:	f04f 0900 	mov.w	r9, #0
  405ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ada:	2b00      	cmp	r3, #0
  405adc:	d1c8      	bne.n	405a70 <_dtoa_r+0x488>
  405ade:	2001      	movs	r0, #1
  405ae0:	4450      	add	r0, sl
  405ae2:	f010 001f 	ands.w	r0, r0, #31
  405ae6:	f000 8081 	beq.w	405bec <_dtoa_r+0x604>
  405aea:	f1c0 0320 	rsb	r3, r0, #32
  405aee:	2b04      	cmp	r3, #4
  405af0:	f340 84b8 	ble.w	406464 <_dtoa_r+0xe7c>
  405af4:	f1c0 001c 	rsb	r0, r0, #28
  405af8:	9b05      	ldr	r3, [sp, #20]
  405afa:	4403      	add	r3, r0
  405afc:	9305      	str	r3, [sp, #20]
  405afe:	4405      	add	r5, r0
  405b00:	4482      	add	sl, r0
  405b02:	9b05      	ldr	r3, [sp, #20]
  405b04:	2b00      	cmp	r3, #0
  405b06:	dd05      	ble.n	405b14 <_dtoa_r+0x52c>
  405b08:	4659      	mov	r1, fp
  405b0a:	461a      	mov	r2, r3
  405b0c:	4620      	mov	r0, r4
  405b0e:	f002 f911 	bl	407d34 <__lshift>
  405b12:	4683      	mov	fp, r0
  405b14:	f1ba 0f00 	cmp.w	sl, #0
  405b18:	dd05      	ble.n	405b26 <_dtoa_r+0x53e>
  405b1a:	4641      	mov	r1, r8
  405b1c:	4652      	mov	r2, sl
  405b1e:	4620      	mov	r0, r4
  405b20:	f002 f908 	bl	407d34 <__lshift>
  405b24:	4680      	mov	r8, r0
  405b26:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b28:	2b00      	cmp	r3, #0
  405b2a:	f040 8268 	bne.w	405ffe <_dtoa_r+0xa16>
  405b2e:	9b06      	ldr	r3, [sp, #24]
  405b30:	2b00      	cmp	r3, #0
  405b32:	f340 8295 	ble.w	406060 <_dtoa_r+0xa78>
  405b36:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405b38:	2b00      	cmp	r3, #0
  405b3a:	d171      	bne.n	405c20 <_dtoa_r+0x638>
  405b3c:	f8dd 901c 	ldr.w	r9, [sp, #28]
  405b40:	9f06      	ldr	r7, [sp, #24]
  405b42:	464d      	mov	r5, r9
  405b44:	e002      	b.n	405b4c <_dtoa_r+0x564>
  405b46:	f001 ff25 	bl	407994 <__multadd>
  405b4a:	4683      	mov	fp, r0
  405b4c:	4641      	mov	r1, r8
  405b4e:	4658      	mov	r0, fp
  405b50:	f7ff fcb2 	bl	4054b8 <quorem>
  405b54:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  405b58:	f805 cb01 	strb.w	ip, [r5], #1
  405b5c:	ebc9 0305 	rsb	r3, r9, r5
  405b60:	42bb      	cmp	r3, r7
  405b62:	4620      	mov	r0, r4
  405b64:	4659      	mov	r1, fp
  405b66:	f04f 020a 	mov.w	r2, #10
  405b6a:	f04f 0300 	mov.w	r3, #0
  405b6e:	dbea      	blt.n	405b46 <_dtoa_r+0x55e>
  405b70:	9b07      	ldr	r3, [sp, #28]
  405b72:	9a06      	ldr	r2, [sp, #24]
  405b74:	2a01      	cmp	r2, #1
  405b76:	bfac      	ite	ge
  405b78:	189b      	addge	r3, r3, r2
  405b7a:	3301      	addlt	r3, #1
  405b7c:	461d      	mov	r5, r3
  405b7e:	f04f 0a00 	mov.w	sl, #0
  405b82:	4659      	mov	r1, fp
  405b84:	2201      	movs	r2, #1
  405b86:	4620      	mov	r0, r4
  405b88:	f8cd c008 	str.w	ip, [sp, #8]
  405b8c:	f002 f8d2 	bl	407d34 <__lshift>
  405b90:	4641      	mov	r1, r8
  405b92:	4683      	mov	fp, r0
  405b94:	f002 f924 	bl	407de0 <__mcmp>
  405b98:	2800      	cmp	r0, #0
  405b9a:	f8dd c008 	ldr.w	ip, [sp, #8]
  405b9e:	f340 82f6 	ble.w	40618e <_dtoa_r+0xba6>
  405ba2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405ba6:	9907      	ldr	r1, [sp, #28]
  405ba8:	1e6b      	subs	r3, r5, #1
  405baa:	e004      	b.n	405bb6 <_dtoa_r+0x5ce>
  405bac:	428b      	cmp	r3, r1
  405bae:	f000 8273 	beq.w	406098 <_dtoa_r+0xab0>
  405bb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405bb6:	2a39      	cmp	r2, #57	; 0x39
  405bb8:	f103 0501 	add.w	r5, r3, #1
  405bbc:	d0f6      	beq.n	405bac <_dtoa_r+0x5c4>
  405bbe:	3201      	adds	r2, #1
  405bc0:	701a      	strb	r2, [r3, #0]
  405bc2:	4641      	mov	r1, r8
  405bc4:	4620      	mov	r0, r4
  405bc6:	f001 fedb 	bl	407980 <_Bfree>
  405bca:	2e00      	cmp	r6, #0
  405bcc:	f43f aedf 	beq.w	40598e <_dtoa_r+0x3a6>
  405bd0:	f1ba 0f00 	cmp.w	sl, #0
  405bd4:	d005      	beq.n	405be2 <_dtoa_r+0x5fa>
  405bd6:	45b2      	cmp	sl, r6
  405bd8:	d003      	beq.n	405be2 <_dtoa_r+0x5fa>
  405bda:	4651      	mov	r1, sl
  405bdc:	4620      	mov	r0, r4
  405bde:	f001 fecf 	bl	407980 <_Bfree>
  405be2:	4631      	mov	r1, r6
  405be4:	4620      	mov	r0, r4
  405be6:	f001 fecb 	bl	407980 <_Bfree>
  405bea:	e6d0      	b.n	40598e <_dtoa_r+0x3a6>
  405bec:	201c      	movs	r0, #28
  405bee:	e783      	b.n	405af8 <_dtoa_r+0x510>
  405bf0:	4b04      	ldr	r3, [pc, #16]	; (405c04 <_dtoa_r+0x61c>)
  405bf2:	9a02      	ldr	r2, [sp, #8]
  405bf4:	1b5b      	subs	r3, r3, r5
  405bf6:	fa02 f003 	lsl.w	r0, r2, r3
  405bfa:	e56d      	b.n	4056d8 <_dtoa_r+0xf0>
  405bfc:	900b      	str	r0, [sp, #44]	; 0x2c
  405bfe:	e5b4      	b.n	40576a <_dtoa_r+0x182>
  405c00:	40240000 	.word	0x40240000
  405c04:	fffffbee 	.word	0xfffffbee
  405c08:	4631      	mov	r1, r6
  405c0a:	2300      	movs	r3, #0
  405c0c:	4620      	mov	r0, r4
  405c0e:	220a      	movs	r2, #10
  405c10:	f001 fec0 	bl	407994 <__multadd>
  405c14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c16:	2b00      	cmp	r3, #0
  405c18:	4606      	mov	r6, r0
  405c1a:	f340 840c 	ble.w	406436 <_dtoa_r+0xe4e>
  405c1e:	9306      	str	r3, [sp, #24]
  405c20:	2d00      	cmp	r5, #0
  405c22:	dd05      	ble.n	405c30 <_dtoa_r+0x648>
  405c24:	4631      	mov	r1, r6
  405c26:	462a      	mov	r2, r5
  405c28:	4620      	mov	r0, r4
  405c2a:	f002 f883 	bl	407d34 <__lshift>
  405c2e:	4606      	mov	r6, r0
  405c30:	f1b9 0f00 	cmp.w	r9, #0
  405c34:	f040 82e9 	bne.w	40620a <_dtoa_r+0xc22>
  405c38:	46b1      	mov	r9, r6
  405c3a:	9b06      	ldr	r3, [sp, #24]
  405c3c:	9a07      	ldr	r2, [sp, #28]
  405c3e:	3b01      	subs	r3, #1
  405c40:	18d3      	adds	r3, r2, r3
  405c42:	9308      	str	r3, [sp, #32]
  405c44:	9b02      	ldr	r3, [sp, #8]
  405c46:	f003 0301 	and.w	r3, r3, #1
  405c4a:	9309      	str	r3, [sp, #36]	; 0x24
  405c4c:	4617      	mov	r7, r2
  405c4e:	4641      	mov	r1, r8
  405c50:	4658      	mov	r0, fp
  405c52:	f7ff fc31 	bl	4054b8 <quorem>
  405c56:	4631      	mov	r1, r6
  405c58:	4605      	mov	r5, r0
  405c5a:	4658      	mov	r0, fp
  405c5c:	f002 f8c0 	bl	407de0 <__mcmp>
  405c60:	464a      	mov	r2, r9
  405c62:	4682      	mov	sl, r0
  405c64:	4641      	mov	r1, r8
  405c66:	4620      	mov	r0, r4
  405c68:	f002 f8de 	bl	407e28 <__mdiff>
  405c6c:	68c2      	ldr	r2, [r0, #12]
  405c6e:	4603      	mov	r3, r0
  405c70:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  405c74:	2a00      	cmp	r2, #0
  405c76:	f040 81b8 	bne.w	405fea <_dtoa_r+0xa02>
  405c7a:	4619      	mov	r1, r3
  405c7c:	4658      	mov	r0, fp
  405c7e:	f8cd c018 	str.w	ip, [sp, #24]
  405c82:	9305      	str	r3, [sp, #20]
  405c84:	f002 f8ac 	bl	407de0 <__mcmp>
  405c88:	9b05      	ldr	r3, [sp, #20]
  405c8a:	9002      	str	r0, [sp, #8]
  405c8c:	4619      	mov	r1, r3
  405c8e:	4620      	mov	r0, r4
  405c90:	f001 fe76 	bl	407980 <_Bfree>
  405c94:	9a02      	ldr	r2, [sp, #8]
  405c96:	f8dd c018 	ldr.w	ip, [sp, #24]
  405c9a:	b92a      	cbnz	r2, 405ca8 <_dtoa_r+0x6c0>
  405c9c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405c9e:	b91b      	cbnz	r3, 405ca8 <_dtoa_r+0x6c0>
  405ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405ca2:	2b00      	cmp	r3, #0
  405ca4:	f000 83a7 	beq.w	4063f6 <_dtoa_r+0xe0e>
  405ca8:	f1ba 0f00 	cmp.w	sl, #0
  405cac:	f2c0 8251 	blt.w	406152 <_dtoa_r+0xb6a>
  405cb0:	d105      	bne.n	405cbe <_dtoa_r+0x6d6>
  405cb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
  405cb4:	b91b      	cbnz	r3, 405cbe <_dtoa_r+0x6d6>
  405cb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405cb8:	2b00      	cmp	r3, #0
  405cba:	f000 824a 	beq.w	406152 <_dtoa_r+0xb6a>
  405cbe:	2a00      	cmp	r2, #0
  405cc0:	f300 82b7 	bgt.w	406232 <_dtoa_r+0xc4a>
  405cc4:	9b08      	ldr	r3, [sp, #32]
  405cc6:	f887 c000 	strb.w	ip, [r7]
  405cca:	f107 0a01 	add.w	sl, r7, #1
  405cce:	429f      	cmp	r7, r3
  405cd0:	4655      	mov	r5, sl
  405cd2:	f000 82ba 	beq.w	40624a <_dtoa_r+0xc62>
  405cd6:	4659      	mov	r1, fp
  405cd8:	220a      	movs	r2, #10
  405cda:	2300      	movs	r3, #0
  405cdc:	4620      	mov	r0, r4
  405cde:	f001 fe59 	bl	407994 <__multadd>
  405ce2:	454e      	cmp	r6, r9
  405ce4:	4683      	mov	fp, r0
  405ce6:	4631      	mov	r1, r6
  405ce8:	4620      	mov	r0, r4
  405cea:	f04f 020a 	mov.w	r2, #10
  405cee:	f04f 0300 	mov.w	r3, #0
  405cf2:	f000 8174 	beq.w	405fde <_dtoa_r+0x9f6>
  405cf6:	f001 fe4d 	bl	407994 <__multadd>
  405cfa:	4649      	mov	r1, r9
  405cfc:	4606      	mov	r6, r0
  405cfe:	220a      	movs	r2, #10
  405d00:	4620      	mov	r0, r4
  405d02:	2300      	movs	r3, #0
  405d04:	f001 fe46 	bl	407994 <__multadd>
  405d08:	4657      	mov	r7, sl
  405d0a:	4681      	mov	r9, r0
  405d0c:	e79f      	b.n	405c4e <_dtoa_r+0x666>
  405d0e:	2301      	movs	r3, #1
  405d10:	9309      	str	r3, [sp, #36]	; 0x24
  405d12:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405d14:	2b00      	cmp	r3, #0
  405d16:	f340 8213 	ble.w	406140 <_dtoa_r+0xb58>
  405d1a:	461f      	mov	r7, r3
  405d1c:	461e      	mov	r6, r3
  405d1e:	930c      	str	r3, [sp, #48]	; 0x30
  405d20:	9306      	str	r3, [sp, #24]
  405d22:	2100      	movs	r1, #0
  405d24:	2f17      	cmp	r7, #23
  405d26:	6461      	str	r1, [r4, #68]	; 0x44
  405d28:	d90a      	bls.n	405d40 <_dtoa_r+0x758>
  405d2a:	2201      	movs	r2, #1
  405d2c:	2304      	movs	r3, #4
  405d2e:	005b      	lsls	r3, r3, #1
  405d30:	f103 0014 	add.w	r0, r3, #20
  405d34:	4287      	cmp	r7, r0
  405d36:	4611      	mov	r1, r2
  405d38:	f102 0201 	add.w	r2, r2, #1
  405d3c:	d2f7      	bcs.n	405d2e <_dtoa_r+0x746>
  405d3e:	6461      	str	r1, [r4, #68]	; 0x44
  405d40:	4620      	mov	r0, r4
  405d42:	f001 fdf7 	bl	407934 <_Balloc>
  405d46:	2e0e      	cmp	r6, #14
  405d48:	9007      	str	r0, [sp, #28]
  405d4a:	6420      	str	r0, [r4, #64]	; 0x40
  405d4c:	f63f ad5c 	bhi.w	405808 <_dtoa_r+0x220>
  405d50:	2d00      	cmp	r5, #0
  405d52:	f43f ad59 	beq.w	405808 <_dtoa_r+0x220>
  405d56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405d5a:	9904      	ldr	r1, [sp, #16]
  405d5c:	2900      	cmp	r1, #0
  405d5e:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  405d62:	f340 8221 	ble.w	4061a8 <_dtoa_r+0xbc0>
  405d66:	4bb7      	ldr	r3, [pc, #732]	; (406044 <_dtoa_r+0xa5c>)
  405d68:	f001 020f 	and.w	r2, r1, #15
  405d6c:	110d      	asrs	r5, r1, #4
  405d6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405d72:	06e9      	lsls	r1, r5, #27
  405d74:	e9d3 6700 	ldrd	r6, r7, [r3]
  405d78:	f140 81db 	bpl.w	406132 <_dtoa_r+0xb4a>
  405d7c:	4bb2      	ldr	r3, [pc, #712]	; (406048 <_dtoa_r+0xa60>)
  405d7e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  405d82:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405d86:	f006 fc59 	bl	40c63c <__aeabi_ddiv>
  405d8a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405d8e:	f005 050f 	and.w	r5, r5, #15
  405d92:	f04f 0803 	mov.w	r8, #3
  405d96:	b18d      	cbz	r5, 405dbc <_dtoa_r+0x7d4>
  405d98:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 406048 <_dtoa_r+0xa60>
  405d9c:	4630      	mov	r0, r6
  405d9e:	4639      	mov	r1, r7
  405da0:	07ea      	lsls	r2, r5, #31
  405da2:	d505      	bpl.n	405db0 <_dtoa_r+0x7c8>
  405da4:	e9d9 2300 	ldrd	r2, r3, [r9]
  405da8:	f108 0801 	add.w	r8, r8, #1
  405dac:	f006 fb1c 	bl	40c3e8 <__aeabi_dmul>
  405db0:	106d      	asrs	r5, r5, #1
  405db2:	f109 0908 	add.w	r9, r9, #8
  405db6:	d1f3      	bne.n	405da0 <_dtoa_r+0x7b8>
  405db8:	4606      	mov	r6, r0
  405dba:	460f      	mov	r7, r1
  405dbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405dc0:	4632      	mov	r2, r6
  405dc2:	463b      	mov	r3, r7
  405dc4:	f006 fc3a 	bl	40c63c <__aeabi_ddiv>
  405dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405dcc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405dce:	b143      	cbz	r3, 405de2 <_dtoa_r+0x7fa>
  405dd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405dd4:	2200      	movs	r2, #0
  405dd6:	4b9d      	ldr	r3, [pc, #628]	; (40604c <_dtoa_r+0xa64>)
  405dd8:	f006 fd78 	bl	40c8cc <__aeabi_dcmplt>
  405ddc:	2800      	cmp	r0, #0
  405dde:	f040 82ac 	bne.w	40633a <_dtoa_r+0xd52>
  405de2:	4640      	mov	r0, r8
  405de4:	f006 fa9a 	bl	40c31c <__aeabi_i2d>
  405de8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405dec:	f006 fafc 	bl	40c3e8 <__aeabi_dmul>
  405df0:	4b97      	ldr	r3, [pc, #604]	; (406050 <_dtoa_r+0xa68>)
  405df2:	2200      	movs	r2, #0
  405df4:	f006 f946 	bl	40c084 <__adddf3>
  405df8:	9b06      	ldr	r3, [sp, #24]
  405dfa:	4606      	mov	r6, r0
  405dfc:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  405e00:	2b00      	cmp	r3, #0
  405e02:	f000 8162 	beq.w	4060ca <_dtoa_r+0xae2>
  405e06:	9b04      	ldr	r3, [sp, #16]
  405e08:	f8dd 9018 	ldr.w	r9, [sp, #24]
  405e0c:	9312      	str	r3, [sp, #72]	; 0x48
  405e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e10:	2b00      	cmp	r3, #0
  405e12:	f000 8221 	beq.w	406258 <_dtoa_r+0xc70>
  405e16:	4b8b      	ldr	r3, [pc, #556]	; (406044 <_dtoa_r+0xa5c>)
  405e18:	498e      	ldr	r1, [pc, #568]	; (406054 <_dtoa_r+0xa6c>)
  405e1a:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  405e1e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405e22:	2000      	movs	r0, #0
  405e24:	f006 fc0a 	bl	40c63c <__aeabi_ddiv>
  405e28:	4632      	mov	r2, r6
  405e2a:	463b      	mov	r3, r7
  405e2c:	f006 f928 	bl	40c080 <__aeabi_dsub>
  405e30:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  405e34:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  405e38:	4639      	mov	r1, r7
  405e3a:	4630      	mov	r0, r6
  405e3c:	f006 fd6e 	bl	40c91c <__aeabi_d2iz>
  405e40:	4605      	mov	r5, r0
  405e42:	f006 fa6b 	bl	40c31c <__aeabi_i2d>
  405e46:	3530      	adds	r5, #48	; 0x30
  405e48:	4602      	mov	r2, r0
  405e4a:	460b      	mov	r3, r1
  405e4c:	4630      	mov	r0, r6
  405e4e:	4639      	mov	r1, r7
  405e50:	f006 f916 	bl	40c080 <__aeabi_dsub>
  405e54:	fa5f f885 	uxtb.w	r8, r5
  405e58:	9d07      	ldr	r5, [sp, #28]
  405e5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405e5e:	f885 8000 	strb.w	r8, [r5]
  405e62:	4606      	mov	r6, r0
  405e64:	460f      	mov	r7, r1
  405e66:	3501      	adds	r5, #1
  405e68:	f006 fd30 	bl	40c8cc <__aeabi_dcmplt>
  405e6c:	2800      	cmp	r0, #0
  405e6e:	f040 82b2 	bne.w	4063d6 <_dtoa_r+0xdee>
  405e72:	4632      	mov	r2, r6
  405e74:	463b      	mov	r3, r7
  405e76:	2000      	movs	r0, #0
  405e78:	4974      	ldr	r1, [pc, #464]	; (40604c <_dtoa_r+0xa64>)
  405e7a:	f006 f901 	bl	40c080 <__aeabi_dsub>
  405e7e:	4602      	mov	r2, r0
  405e80:	460b      	mov	r3, r1
  405e82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405e86:	f006 fd3f 	bl	40c908 <__aeabi_dcmpgt>
  405e8a:	2800      	cmp	r0, #0
  405e8c:	f040 82ac 	bne.w	4063e8 <_dtoa_r+0xe00>
  405e90:	f1b9 0f01 	cmp.w	r9, #1
  405e94:	f340 8138 	ble.w	406108 <_dtoa_r+0xb20>
  405e98:	9b07      	ldr	r3, [sp, #28]
  405e9a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  405e9e:	f8cd b008 	str.w	fp, [sp, #8]
  405ea2:	4499      	add	r9, r3
  405ea4:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405ea8:	46a0      	mov	r8, r4
  405eaa:	e00d      	b.n	405ec8 <_dtoa_r+0x8e0>
  405eac:	2000      	movs	r0, #0
  405eae:	4967      	ldr	r1, [pc, #412]	; (40604c <_dtoa_r+0xa64>)
  405eb0:	f006 f8e6 	bl	40c080 <__aeabi_dsub>
  405eb4:	4652      	mov	r2, sl
  405eb6:	465b      	mov	r3, fp
  405eb8:	f006 fd08 	bl	40c8cc <__aeabi_dcmplt>
  405ebc:	2800      	cmp	r0, #0
  405ebe:	f040 828e 	bne.w	4063de <_dtoa_r+0xdf6>
  405ec2:	454d      	cmp	r5, r9
  405ec4:	f000 811b 	beq.w	4060fe <_dtoa_r+0xb16>
  405ec8:	4650      	mov	r0, sl
  405eca:	4659      	mov	r1, fp
  405ecc:	2200      	movs	r2, #0
  405ece:	4b62      	ldr	r3, [pc, #392]	; (406058 <_dtoa_r+0xa70>)
  405ed0:	f006 fa8a 	bl	40c3e8 <__aeabi_dmul>
  405ed4:	2200      	movs	r2, #0
  405ed6:	4b60      	ldr	r3, [pc, #384]	; (406058 <_dtoa_r+0xa70>)
  405ed8:	4682      	mov	sl, r0
  405eda:	468b      	mov	fp, r1
  405edc:	4630      	mov	r0, r6
  405ede:	4639      	mov	r1, r7
  405ee0:	f006 fa82 	bl	40c3e8 <__aeabi_dmul>
  405ee4:	460f      	mov	r7, r1
  405ee6:	4606      	mov	r6, r0
  405ee8:	f006 fd18 	bl	40c91c <__aeabi_d2iz>
  405eec:	4604      	mov	r4, r0
  405eee:	f006 fa15 	bl	40c31c <__aeabi_i2d>
  405ef2:	4602      	mov	r2, r0
  405ef4:	460b      	mov	r3, r1
  405ef6:	4630      	mov	r0, r6
  405ef8:	4639      	mov	r1, r7
  405efa:	f006 f8c1 	bl	40c080 <__aeabi_dsub>
  405efe:	3430      	adds	r4, #48	; 0x30
  405f00:	b2e4      	uxtb	r4, r4
  405f02:	4652      	mov	r2, sl
  405f04:	465b      	mov	r3, fp
  405f06:	f805 4b01 	strb.w	r4, [r5], #1
  405f0a:	4606      	mov	r6, r0
  405f0c:	460f      	mov	r7, r1
  405f0e:	f006 fcdd 	bl	40c8cc <__aeabi_dcmplt>
  405f12:	4632      	mov	r2, r6
  405f14:	463b      	mov	r3, r7
  405f16:	2800      	cmp	r0, #0
  405f18:	d0c8      	beq.n	405eac <_dtoa_r+0x8c4>
  405f1a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405f1c:	f8dd b008 	ldr.w	fp, [sp, #8]
  405f20:	9304      	str	r3, [sp, #16]
  405f22:	4644      	mov	r4, r8
  405f24:	e533      	b.n	40598e <_dtoa_r+0x3a6>
  405f26:	2300      	movs	r3, #0
  405f28:	9309      	str	r3, [sp, #36]	; 0x24
  405f2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405f2c:	9a04      	ldr	r2, [sp, #16]
  405f2e:	4413      	add	r3, r2
  405f30:	930c      	str	r3, [sp, #48]	; 0x30
  405f32:	3301      	adds	r3, #1
  405f34:	2b00      	cmp	r3, #0
  405f36:	9306      	str	r3, [sp, #24]
  405f38:	f340 8109 	ble.w	40614e <_dtoa_r+0xb66>
  405f3c:	9e06      	ldr	r6, [sp, #24]
  405f3e:	4637      	mov	r7, r6
  405f40:	e6ef      	b.n	405d22 <_dtoa_r+0x73a>
  405f42:	2300      	movs	r3, #0
  405f44:	9309      	str	r3, [sp, #36]	; 0x24
  405f46:	e6e4      	b.n	405d12 <_dtoa_r+0x72a>
  405f48:	9b06      	ldr	r3, [sp, #24]
  405f4a:	2b00      	cmp	r3, #0
  405f4c:	f73f ac6d 	bgt.w	40582a <_dtoa_r+0x242>
  405f50:	f040 8262 	bne.w	406418 <_dtoa_r+0xe30>
  405f54:	4640      	mov	r0, r8
  405f56:	2200      	movs	r2, #0
  405f58:	4b40      	ldr	r3, [pc, #256]	; (40605c <_dtoa_r+0xa74>)
  405f5a:	4649      	mov	r1, r9
  405f5c:	f006 fa44 	bl	40c3e8 <__aeabi_dmul>
  405f60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  405f64:	f006 fcc6 	bl	40c8f4 <__aeabi_dcmpge>
  405f68:	f8dd 8018 	ldr.w	r8, [sp, #24]
  405f6c:	4646      	mov	r6, r8
  405f6e:	2800      	cmp	r0, #0
  405f70:	f000 808a 	beq.w	406088 <_dtoa_r+0xaa0>
  405f74:	9b21      	ldr	r3, [sp, #132]	; 0x84
  405f76:	9d07      	ldr	r5, [sp, #28]
  405f78:	43db      	mvns	r3, r3
  405f7a:	9304      	str	r3, [sp, #16]
  405f7c:	4641      	mov	r1, r8
  405f7e:	4620      	mov	r0, r4
  405f80:	f001 fcfe 	bl	407980 <_Bfree>
  405f84:	2e00      	cmp	r6, #0
  405f86:	f47f ae2c 	bne.w	405be2 <_dtoa_r+0x5fa>
  405f8a:	e500      	b.n	40598e <_dtoa_r+0x3a6>
  405f8c:	4659      	mov	r1, fp
  405f8e:	4620      	mov	r0, r4
  405f90:	f001 fe80 	bl	407c94 <__pow5mult>
  405f94:	4683      	mov	fp, r0
  405f96:	e557      	b.n	405a48 <_dtoa_r+0x460>
  405f98:	9b02      	ldr	r3, [sp, #8]
  405f9a:	2b00      	cmp	r3, #0
  405f9c:	f47f ad66 	bne.w	405a6c <_dtoa_r+0x484>
  405fa0:	9b03      	ldr	r3, [sp, #12]
  405fa2:	f3c3 0313 	ubfx	r3, r3, #0, #20
  405fa6:	2b00      	cmp	r3, #0
  405fa8:	f47f ad94 	bne.w	405ad4 <_dtoa_r+0x4ec>
  405fac:	9b03      	ldr	r3, [sp, #12]
  405fae:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  405fb2:	0d3f      	lsrs	r7, r7, #20
  405fb4:	053f      	lsls	r7, r7, #20
  405fb6:	2f00      	cmp	r7, #0
  405fb8:	f000 821a 	beq.w	4063f0 <_dtoa_r+0xe08>
  405fbc:	9b05      	ldr	r3, [sp, #20]
  405fbe:	3301      	adds	r3, #1
  405fc0:	9305      	str	r3, [sp, #20]
  405fc2:	f10a 0a01 	add.w	sl, sl, #1
  405fc6:	f04f 0901 	mov.w	r9, #1
  405fca:	e585      	b.n	405ad8 <_dtoa_r+0x4f0>
  405fcc:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405fce:	2a00      	cmp	r2, #0
  405fd0:	f000 81a5 	beq.w	40631e <_dtoa_r+0xd36>
  405fd4:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405fd8:	9f08      	ldr	r7, [sp, #32]
  405fda:	9d05      	ldr	r5, [sp, #20]
  405fdc:	e4ff      	b.n	4059de <_dtoa_r+0x3f6>
  405fde:	f001 fcd9 	bl	407994 <__multadd>
  405fe2:	4657      	mov	r7, sl
  405fe4:	4606      	mov	r6, r0
  405fe6:	4681      	mov	r9, r0
  405fe8:	e631      	b.n	405c4e <_dtoa_r+0x666>
  405fea:	4601      	mov	r1, r0
  405fec:	4620      	mov	r0, r4
  405fee:	f8cd c008 	str.w	ip, [sp, #8]
  405ff2:	f001 fcc5 	bl	407980 <_Bfree>
  405ff6:	2201      	movs	r2, #1
  405ff8:	f8dd c008 	ldr.w	ip, [sp, #8]
  405ffc:	e654      	b.n	405ca8 <_dtoa_r+0x6c0>
  405ffe:	4658      	mov	r0, fp
  406000:	4641      	mov	r1, r8
  406002:	f001 feed 	bl	407de0 <__mcmp>
  406006:	2800      	cmp	r0, #0
  406008:	f6bf ad91 	bge.w	405b2e <_dtoa_r+0x546>
  40600c:	9f04      	ldr	r7, [sp, #16]
  40600e:	4659      	mov	r1, fp
  406010:	2300      	movs	r3, #0
  406012:	4620      	mov	r0, r4
  406014:	220a      	movs	r2, #10
  406016:	3f01      	subs	r7, #1
  406018:	9704      	str	r7, [sp, #16]
  40601a:	f001 fcbb 	bl	407994 <__multadd>
  40601e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406020:	4683      	mov	fp, r0
  406022:	2b00      	cmp	r3, #0
  406024:	f47f adf0 	bne.w	405c08 <_dtoa_r+0x620>
  406028:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40602a:	2b00      	cmp	r3, #0
  40602c:	f340 81f8 	ble.w	406420 <_dtoa_r+0xe38>
  406030:	9306      	str	r3, [sp, #24]
  406032:	e583      	b.n	405b3c <_dtoa_r+0x554>
  406034:	9807      	ldr	r0, [sp, #28]
  406036:	f7ff bb0b 	b.w	405650 <_dtoa_r+0x68>
  40603a:	9b02      	ldr	r3, [sp, #8]
  40603c:	2b00      	cmp	r3, #0
  40603e:	f47f ad49 	bne.w	405ad4 <_dtoa_r+0x4ec>
  406042:	e7ad      	b.n	405fa0 <_dtoa_r+0x9b8>
  406044:	0040d588 	.word	0x0040d588
  406048:	0040d660 	.word	0x0040d660
  40604c:	3ff00000 	.word	0x3ff00000
  406050:	401c0000 	.word	0x401c0000
  406054:	3fe00000 	.word	0x3fe00000
  406058:	40240000 	.word	0x40240000
  40605c:	40140000 	.word	0x40140000
  406060:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406062:	2b02      	cmp	r3, #2
  406064:	f77f ad67 	ble.w	405b36 <_dtoa_r+0x54e>
  406068:	9b06      	ldr	r3, [sp, #24]
  40606a:	2b00      	cmp	r3, #0
  40606c:	d182      	bne.n	405f74 <_dtoa_r+0x98c>
  40606e:	4641      	mov	r1, r8
  406070:	2205      	movs	r2, #5
  406072:	4620      	mov	r0, r4
  406074:	f001 fc8e 	bl	407994 <__multadd>
  406078:	4680      	mov	r8, r0
  40607a:	4641      	mov	r1, r8
  40607c:	4658      	mov	r0, fp
  40607e:	f001 feaf 	bl	407de0 <__mcmp>
  406082:	2800      	cmp	r0, #0
  406084:	f77f af76 	ble.w	405f74 <_dtoa_r+0x98c>
  406088:	9a04      	ldr	r2, [sp, #16]
  40608a:	9907      	ldr	r1, [sp, #28]
  40608c:	2331      	movs	r3, #49	; 0x31
  40608e:	3201      	adds	r2, #1
  406090:	9204      	str	r2, [sp, #16]
  406092:	700b      	strb	r3, [r1, #0]
  406094:	1c4d      	adds	r5, r1, #1
  406096:	e771      	b.n	405f7c <_dtoa_r+0x994>
  406098:	9a04      	ldr	r2, [sp, #16]
  40609a:	3201      	adds	r2, #1
  40609c:	9204      	str	r2, [sp, #16]
  40609e:	9a07      	ldr	r2, [sp, #28]
  4060a0:	2331      	movs	r3, #49	; 0x31
  4060a2:	7013      	strb	r3, [r2, #0]
  4060a4:	e58d      	b.n	405bc2 <_dtoa_r+0x5da>
  4060a6:	f8dd b008 	ldr.w	fp, [sp, #8]
  4060aa:	9c05      	ldr	r4, [sp, #20]
  4060ac:	e46f      	b.n	40598e <_dtoa_r+0x3a6>
  4060ae:	4640      	mov	r0, r8
  4060b0:	f006 f934 	bl	40c31c <__aeabi_i2d>
  4060b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4060b8:	f006 f996 	bl	40c3e8 <__aeabi_dmul>
  4060bc:	2200      	movs	r2, #0
  4060be:	4bbc      	ldr	r3, [pc, #752]	; (4063b0 <_dtoa_r+0xdc8>)
  4060c0:	f005 ffe0 	bl	40c084 <__adddf3>
  4060c4:	4606      	mov	r6, r0
  4060c6:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4060ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4060ce:	2200      	movs	r2, #0
  4060d0:	4bb8      	ldr	r3, [pc, #736]	; (4063b4 <_dtoa_r+0xdcc>)
  4060d2:	f005 ffd5 	bl	40c080 <__aeabi_dsub>
  4060d6:	4632      	mov	r2, r6
  4060d8:	463b      	mov	r3, r7
  4060da:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4060de:	f006 fc13 	bl	40c908 <__aeabi_dcmpgt>
  4060e2:	4680      	mov	r8, r0
  4060e4:	2800      	cmp	r0, #0
  4060e6:	f040 80b3 	bne.w	406250 <_dtoa_r+0xc68>
  4060ea:	4632      	mov	r2, r6
  4060ec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4060f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4060f4:	f006 fbea 	bl	40c8cc <__aeabi_dcmplt>
  4060f8:	b130      	cbz	r0, 406108 <_dtoa_r+0xb20>
  4060fa:	4646      	mov	r6, r8
  4060fc:	e73a      	b.n	405f74 <_dtoa_r+0x98c>
  4060fe:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  406102:	f8dd b008 	ldr.w	fp, [sp, #8]
  406106:	4644      	mov	r4, r8
  406108:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  40610c:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406110:	f7ff bb7a 	b.w	405808 <_dtoa_r+0x220>
  406114:	4659      	mov	r1, fp
  406116:	9a08      	ldr	r2, [sp, #32]
  406118:	4620      	mov	r0, r4
  40611a:	f001 fdbb 	bl	407c94 <__pow5mult>
  40611e:	4683      	mov	fp, r0
  406120:	e492      	b.n	405a48 <_dtoa_r+0x460>
  406122:	9b08      	ldr	r3, [sp, #32]
  406124:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406126:	9708      	str	r7, [sp, #32]
  406128:	1afb      	subs	r3, r7, r3
  40612a:	441a      	add	r2, r3
  40612c:	920a      	str	r2, [sp, #40]	; 0x28
  40612e:	2700      	movs	r7, #0
  406130:	e44f      	b.n	4059d2 <_dtoa_r+0x3ea>
  406132:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406136:	f04f 0802 	mov.w	r8, #2
  40613a:	e9cd 2302 	strd	r2, r3, [sp, #8]
  40613e:	e62a      	b.n	405d96 <_dtoa_r+0x7ae>
  406140:	2601      	movs	r6, #1
  406142:	9621      	str	r6, [sp, #132]	; 0x84
  406144:	960c      	str	r6, [sp, #48]	; 0x30
  406146:	9606      	str	r6, [sp, #24]
  406148:	2100      	movs	r1, #0
  40614a:	6461      	str	r1, [r4, #68]	; 0x44
  40614c:	e5f8      	b.n	405d40 <_dtoa_r+0x758>
  40614e:	461e      	mov	r6, r3
  406150:	e7fa      	b.n	406148 <_dtoa_r+0xb60>
  406152:	2a00      	cmp	r2, #0
  406154:	dd15      	ble.n	406182 <_dtoa_r+0xb9a>
  406156:	4659      	mov	r1, fp
  406158:	2201      	movs	r2, #1
  40615a:	4620      	mov	r0, r4
  40615c:	f8cd c008 	str.w	ip, [sp, #8]
  406160:	f001 fde8 	bl	407d34 <__lshift>
  406164:	4641      	mov	r1, r8
  406166:	4683      	mov	fp, r0
  406168:	f001 fe3a 	bl	407de0 <__mcmp>
  40616c:	2800      	cmp	r0, #0
  40616e:	f8dd c008 	ldr.w	ip, [sp, #8]
  406172:	f340 814a 	ble.w	40640a <_dtoa_r+0xe22>
  406176:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  40617a:	f000 8106 	beq.w	40638a <_dtoa_r+0xda2>
  40617e:	f10c 0c01 	add.w	ip, ip, #1
  406182:	46b2      	mov	sl, r6
  406184:	f887 c000 	strb.w	ip, [r7]
  406188:	1c7d      	adds	r5, r7, #1
  40618a:	464e      	mov	r6, r9
  40618c:	e519      	b.n	405bc2 <_dtoa_r+0x5da>
  40618e:	d104      	bne.n	40619a <_dtoa_r+0xbb2>
  406190:	f01c 0f01 	tst.w	ip, #1
  406194:	d001      	beq.n	40619a <_dtoa_r+0xbb2>
  406196:	e504      	b.n	405ba2 <_dtoa_r+0x5ba>
  406198:	4615      	mov	r5, r2
  40619a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40619e:	2b30      	cmp	r3, #48	; 0x30
  4061a0:	f105 32ff 	add.w	r2, r5, #4294967295
  4061a4:	d0f8      	beq.n	406198 <_dtoa_r+0xbb0>
  4061a6:	e50c      	b.n	405bc2 <_dtoa_r+0x5da>
  4061a8:	9b04      	ldr	r3, [sp, #16]
  4061aa:	425d      	negs	r5, r3
  4061ac:	2d00      	cmp	r5, #0
  4061ae:	f000 80bd 	beq.w	40632c <_dtoa_r+0xd44>
  4061b2:	4b81      	ldr	r3, [pc, #516]	; (4063b8 <_dtoa_r+0xdd0>)
  4061b4:	f005 020f 	and.w	r2, r5, #15
  4061b8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4061bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4061c0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  4061c4:	f006 f910 	bl	40c3e8 <__aeabi_dmul>
  4061c8:	112d      	asrs	r5, r5, #4
  4061ca:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4061ce:	f000 812c 	beq.w	40642a <_dtoa_r+0xe42>
  4061d2:	4e7a      	ldr	r6, [pc, #488]	; (4063bc <_dtoa_r+0xdd4>)
  4061d4:	f04f 0802 	mov.w	r8, #2
  4061d8:	07eb      	lsls	r3, r5, #31
  4061da:	d505      	bpl.n	4061e8 <_dtoa_r+0xc00>
  4061dc:	e9d6 2300 	ldrd	r2, r3, [r6]
  4061e0:	f108 0801 	add.w	r8, r8, #1
  4061e4:	f006 f900 	bl	40c3e8 <__aeabi_dmul>
  4061e8:	106d      	asrs	r5, r5, #1
  4061ea:	f106 0608 	add.w	r6, r6, #8
  4061ee:	d1f3      	bne.n	4061d8 <_dtoa_r+0xbf0>
  4061f0:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4061f4:	e5ea      	b.n	405dcc <_dtoa_r+0x7e4>
  4061f6:	9a04      	ldr	r2, [sp, #16]
  4061f8:	3201      	adds	r2, #1
  4061fa:	9204      	str	r2, [sp, #16]
  4061fc:	9a07      	ldr	r2, [sp, #28]
  4061fe:	2330      	movs	r3, #48	; 0x30
  406200:	7013      	strb	r3, [r2, #0]
  406202:	2331      	movs	r3, #49	; 0x31
  406204:	7013      	strb	r3, [r2, #0]
  406206:	f7ff bbc2 	b.w	40598e <_dtoa_r+0x3a6>
  40620a:	6871      	ldr	r1, [r6, #4]
  40620c:	4620      	mov	r0, r4
  40620e:	f001 fb91 	bl	407934 <_Balloc>
  406212:	6933      	ldr	r3, [r6, #16]
  406214:	1c9a      	adds	r2, r3, #2
  406216:	4605      	mov	r5, r0
  406218:	0092      	lsls	r2, r2, #2
  40621a:	f106 010c 	add.w	r1, r6, #12
  40621e:	300c      	adds	r0, #12
  406220:	f001 fa86 	bl	407730 <memcpy>
  406224:	4620      	mov	r0, r4
  406226:	4629      	mov	r1, r5
  406228:	2201      	movs	r2, #1
  40622a:	f001 fd83 	bl	407d34 <__lshift>
  40622e:	4681      	mov	r9, r0
  406230:	e503      	b.n	405c3a <_dtoa_r+0x652>
  406232:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  406236:	f000 80a8 	beq.w	40638a <_dtoa_r+0xda2>
  40623a:	f10c 0c01 	add.w	ip, ip, #1
  40623e:	46b2      	mov	sl, r6
  406240:	f887 c000 	strb.w	ip, [r7]
  406244:	1c7d      	adds	r5, r7, #1
  406246:	464e      	mov	r6, r9
  406248:	e4bb      	b.n	405bc2 <_dtoa_r+0x5da>
  40624a:	46b2      	mov	sl, r6
  40624c:	464e      	mov	r6, r9
  40624e:	e498      	b.n	405b82 <_dtoa_r+0x59a>
  406250:	f04f 0800 	mov.w	r8, #0
  406254:	4646      	mov	r6, r8
  406256:	e717      	b.n	406088 <_dtoa_r+0xaa0>
  406258:	4957      	ldr	r1, [pc, #348]	; (4063b8 <_dtoa_r+0xdd0>)
  40625a:	f109 33ff 	add.w	r3, r9, #4294967295
  40625e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406262:	4632      	mov	r2, r6
  406264:	9313      	str	r3, [sp, #76]	; 0x4c
  406266:	e9d1 0100 	ldrd	r0, r1, [r1]
  40626a:	463b      	mov	r3, r7
  40626c:	f006 f8bc 	bl	40c3e8 <__aeabi_dmul>
  406270:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  406274:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  406278:	4639      	mov	r1, r7
  40627a:	4630      	mov	r0, r6
  40627c:	f006 fb4e 	bl	40c91c <__aeabi_d2iz>
  406280:	4605      	mov	r5, r0
  406282:	f006 f84b 	bl	40c31c <__aeabi_i2d>
  406286:	4602      	mov	r2, r0
  406288:	460b      	mov	r3, r1
  40628a:	4630      	mov	r0, r6
  40628c:	4639      	mov	r1, r7
  40628e:	f005 fef7 	bl	40c080 <__aeabi_dsub>
  406292:	9a07      	ldr	r2, [sp, #28]
  406294:	3530      	adds	r5, #48	; 0x30
  406296:	f1b9 0f01 	cmp.w	r9, #1
  40629a:	7015      	strb	r5, [r2, #0]
  40629c:	4606      	mov	r6, r0
  40629e:	460f      	mov	r7, r1
  4062a0:	f102 0501 	add.w	r5, r2, #1
  4062a4:	d023      	beq.n	4062ee <_dtoa_r+0xd06>
  4062a6:	9b07      	ldr	r3, [sp, #28]
  4062a8:	f8cd a008 	str.w	sl, [sp, #8]
  4062ac:	444b      	add	r3, r9
  4062ae:	465e      	mov	r6, fp
  4062b0:	469a      	mov	sl, r3
  4062b2:	46ab      	mov	fp, r5
  4062b4:	2200      	movs	r2, #0
  4062b6:	4b42      	ldr	r3, [pc, #264]	; (4063c0 <_dtoa_r+0xdd8>)
  4062b8:	f006 f896 	bl	40c3e8 <__aeabi_dmul>
  4062bc:	4689      	mov	r9, r1
  4062be:	4680      	mov	r8, r0
  4062c0:	f006 fb2c 	bl	40c91c <__aeabi_d2iz>
  4062c4:	4607      	mov	r7, r0
  4062c6:	f006 f829 	bl	40c31c <__aeabi_i2d>
  4062ca:	3730      	adds	r7, #48	; 0x30
  4062cc:	4602      	mov	r2, r0
  4062ce:	460b      	mov	r3, r1
  4062d0:	4640      	mov	r0, r8
  4062d2:	4649      	mov	r1, r9
  4062d4:	f005 fed4 	bl	40c080 <__aeabi_dsub>
  4062d8:	f80b 7b01 	strb.w	r7, [fp], #1
  4062dc:	45d3      	cmp	fp, sl
  4062de:	d1e9      	bne.n	4062b4 <_dtoa_r+0xccc>
  4062e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4062e2:	f8dd a008 	ldr.w	sl, [sp, #8]
  4062e6:	46b3      	mov	fp, r6
  4062e8:	460f      	mov	r7, r1
  4062ea:	4606      	mov	r6, r0
  4062ec:	441d      	add	r5, r3
  4062ee:	2200      	movs	r2, #0
  4062f0:	4b34      	ldr	r3, [pc, #208]	; (4063c4 <_dtoa_r+0xddc>)
  4062f2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4062f6:	f005 fec5 	bl	40c084 <__adddf3>
  4062fa:	4632      	mov	r2, r6
  4062fc:	463b      	mov	r3, r7
  4062fe:	f006 fae5 	bl	40c8cc <__aeabi_dcmplt>
  406302:	2800      	cmp	r0, #0
  406304:	d047      	beq.n	406396 <_dtoa_r+0xdae>
  406306:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406308:	9304      	str	r3, [sp, #16]
  40630a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40630e:	f7ff bb2c 	b.w	40596a <_dtoa_r+0x382>
  406312:	9b05      	ldr	r3, [sp, #20]
  406314:	9a06      	ldr	r2, [sp, #24]
  406316:	1a9d      	subs	r5, r3, r2
  406318:	2300      	movs	r3, #0
  40631a:	f7ff bb60 	b.w	4059de <_dtoa_r+0x3f6>
  40631e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406320:	9f08      	ldr	r7, [sp, #32]
  406322:	9d05      	ldr	r5, [sp, #20]
  406324:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406328:	f7ff bb59 	b.w	4059de <_dtoa_r+0x3f6>
  40632c:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  406330:	f04f 0802 	mov.w	r8, #2
  406334:	e9cd 2302 	strd	r2, r3, [sp, #8]
  406338:	e548      	b.n	405dcc <_dtoa_r+0x7e4>
  40633a:	9b06      	ldr	r3, [sp, #24]
  40633c:	2b00      	cmp	r3, #0
  40633e:	f43f aeb6 	beq.w	4060ae <_dtoa_r+0xac6>
  406342:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  406344:	2d00      	cmp	r5, #0
  406346:	f77f aedf 	ble.w	406108 <_dtoa_r+0xb20>
  40634a:	2200      	movs	r2, #0
  40634c:	4b1c      	ldr	r3, [pc, #112]	; (4063c0 <_dtoa_r+0xdd8>)
  40634e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  406352:	f006 f849 	bl	40c3e8 <__aeabi_dmul>
  406356:	4606      	mov	r6, r0
  406358:	460f      	mov	r7, r1
  40635a:	f108 0001 	add.w	r0, r8, #1
  40635e:	e9cd 6702 	strd	r6, r7, [sp, #8]
  406362:	f005 ffdb 	bl	40c31c <__aeabi_i2d>
  406366:	4602      	mov	r2, r0
  406368:	460b      	mov	r3, r1
  40636a:	4630      	mov	r0, r6
  40636c:	4639      	mov	r1, r7
  40636e:	f006 f83b 	bl	40c3e8 <__aeabi_dmul>
  406372:	4b0f      	ldr	r3, [pc, #60]	; (4063b0 <_dtoa_r+0xdc8>)
  406374:	2200      	movs	r2, #0
  406376:	f005 fe85 	bl	40c084 <__adddf3>
  40637a:	9b04      	ldr	r3, [sp, #16]
  40637c:	3b01      	subs	r3, #1
  40637e:	4606      	mov	r6, r0
  406380:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  406384:	9312      	str	r3, [sp, #72]	; 0x48
  406386:	46a9      	mov	r9, r5
  406388:	e541      	b.n	405e0e <_dtoa_r+0x826>
  40638a:	2239      	movs	r2, #57	; 0x39
  40638c:	46b2      	mov	sl, r6
  40638e:	703a      	strb	r2, [r7, #0]
  406390:	464e      	mov	r6, r9
  406392:	1c7d      	adds	r5, r7, #1
  406394:	e407      	b.n	405ba6 <_dtoa_r+0x5be>
  406396:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40639a:	2000      	movs	r0, #0
  40639c:	4909      	ldr	r1, [pc, #36]	; (4063c4 <_dtoa_r+0xddc>)
  40639e:	f005 fe6f 	bl	40c080 <__aeabi_dsub>
  4063a2:	4632      	mov	r2, r6
  4063a4:	463b      	mov	r3, r7
  4063a6:	f006 faaf 	bl	40c908 <__aeabi_dcmpgt>
  4063aa:	b970      	cbnz	r0, 4063ca <_dtoa_r+0xde2>
  4063ac:	e6ac      	b.n	406108 <_dtoa_r+0xb20>
  4063ae:	bf00      	nop
  4063b0:	401c0000 	.word	0x401c0000
  4063b4:	40140000 	.word	0x40140000
  4063b8:	0040d588 	.word	0x0040d588
  4063bc:	0040d660 	.word	0x0040d660
  4063c0:	40240000 	.word	0x40240000
  4063c4:	3fe00000 	.word	0x3fe00000
  4063c8:	4615      	mov	r5, r2
  4063ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  4063ce:	2b30      	cmp	r3, #48	; 0x30
  4063d0:	f105 32ff 	add.w	r2, r5, #4294967295
  4063d4:	d0f8      	beq.n	4063c8 <_dtoa_r+0xde0>
  4063d6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4063d8:	9304      	str	r3, [sp, #16]
  4063da:	f7ff bad8 	b.w	40598e <_dtoa_r+0x3a6>
  4063de:	4643      	mov	r3, r8
  4063e0:	f8dd b008 	ldr.w	fp, [sp, #8]
  4063e4:	46a0      	mov	r8, r4
  4063e6:	461c      	mov	r4, r3
  4063e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4063ea:	9304      	str	r3, [sp, #16]
  4063ec:	f7ff babd 	b.w	40596a <_dtoa_r+0x382>
  4063f0:	46b9      	mov	r9, r7
  4063f2:	f7ff bb71 	b.w	405ad8 <_dtoa_r+0x4f0>
  4063f6:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  4063fa:	d0c6      	beq.n	40638a <_dtoa_r+0xda2>
  4063fc:	f1ba 0f00 	cmp.w	sl, #0
  406400:	f77f aebf 	ble.w	406182 <_dtoa_r+0xb9a>
  406404:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  406408:	e6bb      	b.n	406182 <_dtoa_r+0xb9a>
  40640a:	f47f aeba 	bne.w	406182 <_dtoa_r+0xb9a>
  40640e:	f01c 0f01 	tst.w	ip, #1
  406412:	f43f aeb6 	beq.w	406182 <_dtoa_r+0xb9a>
  406416:	e6ae      	b.n	406176 <_dtoa_r+0xb8e>
  406418:	f04f 0800 	mov.w	r8, #0
  40641c:	4646      	mov	r6, r8
  40641e:	e5a9      	b.n	405f74 <_dtoa_r+0x98c>
  406420:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406422:	2b02      	cmp	r3, #2
  406424:	dc04      	bgt.n	406430 <_dtoa_r+0xe48>
  406426:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406428:	e602      	b.n	406030 <_dtoa_r+0xa48>
  40642a:	f04f 0802 	mov.w	r8, #2
  40642e:	e4cd      	b.n	405dcc <_dtoa_r+0x7e4>
  406430:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406432:	9306      	str	r3, [sp, #24]
  406434:	e618      	b.n	406068 <_dtoa_r+0xa80>
  406436:	9b20      	ldr	r3, [sp, #128]	; 0x80
  406438:	2b02      	cmp	r3, #2
  40643a:	dcf9      	bgt.n	406430 <_dtoa_r+0xe48>
  40643c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40643e:	f7ff bbee 	b.w	405c1e <_dtoa_r+0x636>
  406442:	2500      	movs	r5, #0
  406444:	6465      	str	r5, [r4, #68]	; 0x44
  406446:	4629      	mov	r1, r5
  406448:	4620      	mov	r0, r4
  40644a:	f001 fa73 	bl	407934 <_Balloc>
  40644e:	f04f 33ff 	mov.w	r3, #4294967295
  406452:	9306      	str	r3, [sp, #24]
  406454:	930c      	str	r3, [sp, #48]	; 0x30
  406456:	2301      	movs	r3, #1
  406458:	9007      	str	r0, [sp, #28]
  40645a:	9521      	str	r5, [sp, #132]	; 0x84
  40645c:	6420      	str	r0, [r4, #64]	; 0x40
  40645e:	9309      	str	r3, [sp, #36]	; 0x24
  406460:	f7ff b9d2 	b.w	405808 <_dtoa_r+0x220>
  406464:	f43f ab4d 	beq.w	405b02 <_dtoa_r+0x51a>
  406468:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40646c:	f7ff bb44 	b.w	405af8 <_dtoa_r+0x510>
  406470:	2301      	movs	r3, #1
  406472:	9309      	str	r3, [sp, #36]	; 0x24
  406474:	e559      	b.n	405f2a <_dtoa_r+0x942>
  406476:	2501      	movs	r5, #1
  406478:	f7ff b990 	b.w	40579c <_dtoa_r+0x1b4>

0040647c <__sflush_r>:
  40647c:	898b      	ldrh	r3, [r1, #12]
  40647e:	b29a      	uxth	r2, r3
  406480:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406484:	460d      	mov	r5, r1
  406486:	0711      	lsls	r1, r2, #28
  406488:	4680      	mov	r8, r0
  40648a:	d43c      	bmi.n	406506 <__sflush_r+0x8a>
  40648c:	686a      	ldr	r2, [r5, #4]
  40648e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  406492:	2a00      	cmp	r2, #0
  406494:	81ab      	strh	r3, [r5, #12]
  406496:	dd65      	ble.n	406564 <__sflush_r+0xe8>
  406498:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40649a:	2e00      	cmp	r6, #0
  40649c:	d04b      	beq.n	406536 <__sflush_r+0xba>
  40649e:	b29b      	uxth	r3, r3
  4064a0:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  4064a4:	2100      	movs	r1, #0
  4064a6:	b292      	uxth	r2, r2
  4064a8:	f8d8 4000 	ldr.w	r4, [r8]
  4064ac:	f8c8 1000 	str.w	r1, [r8]
  4064b0:	2a00      	cmp	r2, #0
  4064b2:	d05b      	beq.n	40656c <__sflush_r+0xf0>
  4064b4:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4064b6:	075f      	lsls	r7, r3, #29
  4064b8:	d505      	bpl.n	4064c6 <__sflush_r+0x4a>
  4064ba:	6869      	ldr	r1, [r5, #4]
  4064bc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  4064be:	1a52      	subs	r2, r2, r1
  4064c0:	b10b      	cbz	r3, 4064c6 <__sflush_r+0x4a>
  4064c2:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  4064c4:	1ad2      	subs	r2, r2, r3
  4064c6:	4640      	mov	r0, r8
  4064c8:	69e9      	ldr	r1, [r5, #28]
  4064ca:	2300      	movs	r3, #0
  4064cc:	47b0      	blx	r6
  4064ce:	1c46      	adds	r6, r0, #1
  4064d0:	d056      	beq.n	406580 <__sflush_r+0x104>
  4064d2:	89ab      	ldrh	r3, [r5, #12]
  4064d4:	692a      	ldr	r2, [r5, #16]
  4064d6:	602a      	str	r2, [r5, #0]
  4064d8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4064dc:	b29b      	uxth	r3, r3
  4064de:	2200      	movs	r2, #0
  4064e0:	606a      	str	r2, [r5, #4]
  4064e2:	04da      	lsls	r2, r3, #19
  4064e4:	81ab      	strh	r3, [r5, #12]
  4064e6:	d43b      	bmi.n	406560 <__sflush_r+0xe4>
  4064e8:	6b29      	ldr	r1, [r5, #48]	; 0x30
  4064ea:	f8c8 4000 	str.w	r4, [r8]
  4064ee:	b311      	cbz	r1, 406536 <__sflush_r+0xba>
  4064f0:	f105 0340 	add.w	r3, r5, #64	; 0x40
  4064f4:	4299      	cmp	r1, r3
  4064f6:	d002      	beq.n	4064fe <__sflush_r+0x82>
  4064f8:	4640      	mov	r0, r8
  4064fa:	f000 fab1 	bl	406a60 <_free_r>
  4064fe:	2000      	movs	r0, #0
  406500:	6328      	str	r0, [r5, #48]	; 0x30
  406502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406506:	692e      	ldr	r6, [r5, #16]
  406508:	b1ae      	cbz	r6, 406536 <__sflush_r+0xba>
  40650a:	682c      	ldr	r4, [r5, #0]
  40650c:	602e      	str	r6, [r5, #0]
  40650e:	0791      	lsls	r1, r2, #30
  406510:	bf0c      	ite	eq
  406512:	696b      	ldreq	r3, [r5, #20]
  406514:	2300      	movne	r3, #0
  406516:	1ba4      	subs	r4, r4, r6
  406518:	60ab      	str	r3, [r5, #8]
  40651a:	e00a      	b.n	406532 <__sflush_r+0xb6>
  40651c:	4632      	mov	r2, r6
  40651e:	4623      	mov	r3, r4
  406520:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  406522:	69e9      	ldr	r1, [r5, #28]
  406524:	4640      	mov	r0, r8
  406526:	47b8      	blx	r7
  406528:	2800      	cmp	r0, #0
  40652a:	eba4 0400 	sub.w	r4, r4, r0
  40652e:	4406      	add	r6, r0
  406530:	dd04      	ble.n	40653c <__sflush_r+0xc0>
  406532:	2c00      	cmp	r4, #0
  406534:	dcf2      	bgt.n	40651c <__sflush_r+0xa0>
  406536:	2000      	movs	r0, #0
  406538:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40653c:	89ab      	ldrh	r3, [r5, #12]
  40653e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406542:	81ab      	strh	r3, [r5, #12]
  406544:	f04f 30ff 	mov.w	r0, #4294967295
  406548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40654c:	89ab      	ldrh	r3, [r5, #12]
  40654e:	692a      	ldr	r2, [r5, #16]
  406550:	6069      	str	r1, [r5, #4]
  406552:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  406556:	b29b      	uxth	r3, r3
  406558:	81ab      	strh	r3, [r5, #12]
  40655a:	04db      	lsls	r3, r3, #19
  40655c:	602a      	str	r2, [r5, #0]
  40655e:	d5c3      	bpl.n	4064e8 <__sflush_r+0x6c>
  406560:	6528      	str	r0, [r5, #80]	; 0x50
  406562:	e7c1      	b.n	4064e8 <__sflush_r+0x6c>
  406564:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  406566:	2a00      	cmp	r2, #0
  406568:	dc96      	bgt.n	406498 <__sflush_r+0x1c>
  40656a:	e7e4      	b.n	406536 <__sflush_r+0xba>
  40656c:	2301      	movs	r3, #1
  40656e:	4640      	mov	r0, r8
  406570:	69e9      	ldr	r1, [r5, #28]
  406572:	47b0      	blx	r6
  406574:	1c43      	adds	r3, r0, #1
  406576:	4602      	mov	r2, r0
  406578:	d019      	beq.n	4065ae <__sflush_r+0x132>
  40657a:	89ab      	ldrh	r3, [r5, #12]
  40657c:	6aae      	ldr	r6, [r5, #40]	; 0x28
  40657e:	e79a      	b.n	4064b6 <__sflush_r+0x3a>
  406580:	f8d8 1000 	ldr.w	r1, [r8]
  406584:	2900      	cmp	r1, #0
  406586:	d0e1      	beq.n	40654c <__sflush_r+0xd0>
  406588:	291d      	cmp	r1, #29
  40658a:	d007      	beq.n	40659c <__sflush_r+0x120>
  40658c:	2916      	cmp	r1, #22
  40658e:	d005      	beq.n	40659c <__sflush_r+0x120>
  406590:	89ab      	ldrh	r3, [r5, #12]
  406592:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406596:	81ab      	strh	r3, [r5, #12]
  406598:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40659c:	89ab      	ldrh	r3, [r5, #12]
  40659e:	692a      	ldr	r2, [r5, #16]
  4065a0:	602a      	str	r2, [r5, #0]
  4065a2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  4065a6:	2200      	movs	r2, #0
  4065a8:	81ab      	strh	r3, [r5, #12]
  4065aa:	606a      	str	r2, [r5, #4]
  4065ac:	e79c      	b.n	4064e8 <__sflush_r+0x6c>
  4065ae:	f8d8 3000 	ldr.w	r3, [r8]
  4065b2:	2b00      	cmp	r3, #0
  4065b4:	d0e1      	beq.n	40657a <__sflush_r+0xfe>
  4065b6:	2b1d      	cmp	r3, #29
  4065b8:	d007      	beq.n	4065ca <__sflush_r+0x14e>
  4065ba:	2b16      	cmp	r3, #22
  4065bc:	d005      	beq.n	4065ca <__sflush_r+0x14e>
  4065be:	89ab      	ldrh	r3, [r5, #12]
  4065c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4065c4:	81ab      	strh	r3, [r5, #12]
  4065c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4065ca:	f8c8 4000 	str.w	r4, [r8]
  4065ce:	e7b2      	b.n	406536 <__sflush_r+0xba>

004065d0 <_fflush_r>:
  4065d0:	b510      	push	{r4, lr}
  4065d2:	4604      	mov	r4, r0
  4065d4:	b082      	sub	sp, #8
  4065d6:	b108      	cbz	r0, 4065dc <_fflush_r+0xc>
  4065d8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4065da:	b153      	cbz	r3, 4065f2 <_fflush_r+0x22>
  4065dc:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  4065e0:	b908      	cbnz	r0, 4065e6 <_fflush_r+0x16>
  4065e2:	b002      	add	sp, #8
  4065e4:	bd10      	pop	{r4, pc}
  4065e6:	4620      	mov	r0, r4
  4065e8:	b002      	add	sp, #8
  4065ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4065ee:	f7ff bf45 	b.w	40647c <__sflush_r>
  4065f2:	9101      	str	r1, [sp, #4]
  4065f4:	f000 f892 	bl	40671c <__sinit>
  4065f8:	9901      	ldr	r1, [sp, #4]
  4065fa:	e7ef      	b.n	4065dc <_fflush_r+0xc>

004065fc <fflush>:
  4065fc:	b120      	cbz	r0, 406608 <fflush+0xc>
  4065fe:	4b05      	ldr	r3, [pc, #20]	; (406614 <fflush+0x18>)
  406600:	4601      	mov	r1, r0
  406602:	6818      	ldr	r0, [r3, #0]
  406604:	f7ff bfe4 	b.w	4065d0 <_fflush_r>
  406608:	4b03      	ldr	r3, [pc, #12]	; (406618 <fflush+0x1c>)
  40660a:	4904      	ldr	r1, [pc, #16]	; (40661c <fflush+0x20>)
  40660c:	6818      	ldr	r0, [r3, #0]
  40660e:	f000 bcb1 	b.w	406f74 <_fwalk_reent>
  406612:	bf00      	nop
  406614:	20000460 	.word	0x20000460
  406618:	0040d3cc 	.word	0x0040d3cc
  40661c:	004065d1 	.word	0x004065d1

00406620 <_cleanup_r>:
  406620:	4901      	ldr	r1, [pc, #4]	; (406628 <_cleanup_r+0x8>)
  406622:	f000 bca7 	b.w	406f74 <_fwalk_reent>
  406626:	bf00      	nop
  406628:	0040b685 	.word	0x0040b685

0040662c <__sinit.part.1>:
  40662c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406630:	4b35      	ldr	r3, [pc, #212]	; (406708 <__sinit.part.1+0xdc>)
  406632:	6845      	ldr	r5, [r0, #4]
  406634:	63c3      	str	r3, [r0, #60]	; 0x3c
  406636:	2400      	movs	r4, #0
  406638:	4607      	mov	r7, r0
  40663a:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  40663e:	2304      	movs	r3, #4
  406640:	2103      	movs	r1, #3
  406642:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  406646:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  40664a:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  40664e:	b083      	sub	sp, #12
  406650:	602c      	str	r4, [r5, #0]
  406652:	606c      	str	r4, [r5, #4]
  406654:	60ac      	str	r4, [r5, #8]
  406656:	666c      	str	r4, [r5, #100]	; 0x64
  406658:	81ec      	strh	r4, [r5, #14]
  40665a:	612c      	str	r4, [r5, #16]
  40665c:	616c      	str	r4, [r5, #20]
  40665e:	61ac      	str	r4, [r5, #24]
  406660:	81ab      	strh	r3, [r5, #12]
  406662:	4621      	mov	r1, r4
  406664:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  406668:	2208      	movs	r2, #8
  40666a:	f7fc fb99 	bl	402da0 <memset>
  40666e:	68be      	ldr	r6, [r7, #8]
  406670:	f8df b098 	ldr.w	fp, [pc, #152]	; 40670c <__sinit.part.1+0xe0>
  406674:	f8df a098 	ldr.w	sl, [pc, #152]	; 406710 <__sinit.part.1+0xe4>
  406678:	f8df 9098 	ldr.w	r9, [pc, #152]	; 406714 <__sinit.part.1+0xe8>
  40667c:	f8df 8098 	ldr.w	r8, [pc, #152]	; 406718 <__sinit.part.1+0xec>
  406680:	f8c5 b020 	str.w	fp, [r5, #32]
  406684:	2301      	movs	r3, #1
  406686:	2209      	movs	r2, #9
  406688:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40668c:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  406690:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406694:	61ed      	str	r5, [r5, #28]
  406696:	4621      	mov	r1, r4
  406698:	81f3      	strh	r3, [r6, #14]
  40669a:	81b2      	strh	r2, [r6, #12]
  40669c:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4066a0:	6034      	str	r4, [r6, #0]
  4066a2:	6074      	str	r4, [r6, #4]
  4066a4:	60b4      	str	r4, [r6, #8]
  4066a6:	6674      	str	r4, [r6, #100]	; 0x64
  4066a8:	6134      	str	r4, [r6, #16]
  4066aa:	6174      	str	r4, [r6, #20]
  4066ac:	61b4      	str	r4, [r6, #24]
  4066ae:	2208      	movs	r2, #8
  4066b0:	9301      	str	r3, [sp, #4]
  4066b2:	f7fc fb75 	bl	402da0 <memset>
  4066b6:	68fd      	ldr	r5, [r7, #12]
  4066b8:	61f6      	str	r6, [r6, #28]
  4066ba:	2012      	movs	r0, #18
  4066bc:	2202      	movs	r2, #2
  4066be:	f8c6 b020 	str.w	fp, [r6, #32]
  4066c2:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4066c6:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4066ca:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4066ce:	4621      	mov	r1, r4
  4066d0:	81a8      	strh	r0, [r5, #12]
  4066d2:	81ea      	strh	r2, [r5, #14]
  4066d4:	602c      	str	r4, [r5, #0]
  4066d6:	606c      	str	r4, [r5, #4]
  4066d8:	60ac      	str	r4, [r5, #8]
  4066da:	666c      	str	r4, [r5, #100]	; 0x64
  4066dc:	612c      	str	r4, [r5, #16]
  4066de:	616c      	str	r4, [r5, #20]
  4066e0:	61ac      	str	r4, [r5, #24]
  4066e2:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4066e6:	2208      	movs	r2, #8
  4066e8:	f7fc fb5a 	bl	402da0 <memset>
  4066ec:	9b01      	ldr	r3, [sp, #4]
  4066ee:	61ed      	str	r5, [r5, #28]
  4066f0:	f8c5 b020 	str.w	fp, [r5, #32]
  4066f4:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4066f8:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4066fc:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  406700:	63bb      	str	r3, [r7, #56]	; 0x38
  406702:	b003      	add	sp, #12
  406704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406708:	00406621 	.word	0x00406621
  40670c:	00408869 	.word	0x00408869
  406710:	0040888d 	.word	0x0040888d
  406714:	004088c5 	.word	0x004088c5
  406718:	004088e5 	.word	0x004088e5

0040671c <__sinit>:
  40671c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40671e:	b103      	cbz	r3, 406722 <__sinit+0x6>
  406720:	4770      	bx	lr
  406722:	f7ff bf83 	b.w	40662c <__sinit.part.1>
  406726:	bf00      	nop

00406728 <__sfp_lock_acquire>:
  406728:	4770      	bx	lr
  40672a:	bf00      	nop

0040672c <__sfp_lock_release>:
  40672c:	4770      	bx	lr
  40672e:	bf00      	nop

00406730 <__libc_fini_array>:
  406730:	b538      	push	{r3, r4, r5, lr}
  406732:	4b08      	ldr	r3, [pc, #32]	; (406754 <__libc_fini_array+0x24>)
  406734:	4d08      	ldr	r5, [pc, #32]	; (406758 <__libc_fini_array+0x28>)
  406736:	1aed      	subs	r5, r5, r3
  406738:	10ac      	asrs	r4, r5, #2
  40673a:	bf18      	it	ne
  40673c:	18ed      	addne	r5, r5, r3
  40673e:	d005      	beq.n	40674c <__libc_fini_array+0x1c>
  406740:	3c01      	subs	r4, #1
  406742:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  406746:	4798      	blx	r3
  406748:	2c00      	cmp	r4, #0
  40674a:	d1f9      	bne.n	406740 <__libc_fini_array+0x10>
  40674c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406750:	f007 b864 	b.w	40d81c <_fini>
  406754:	0040d828 	.word	0x0040d828
  406758:	0040d82c 	.word	0x0040d82c

0040675c <__fputwc>:
  40675c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406760:	b082      	sub	sp, #8
  406762:	4607      	mov	r7, r0
  406764:	460e      	mov	r6, r1
  406766:	4614      	mov	r4, r2
  406768:	f000 fc40 	bl	406fec <__locale_mb_cur_max>
  40676c:	2801      	cmp	r0, #1
  40676e:	d041      	beq.n	4067f4 <__fputwc+0x98>
  406770:	4638      	mov	r0, r7
  406772:	a901      	add	r1, sp, #4
  406774:	4632      	mov	r2, r6
  406776:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40677a:	f004 fea3 	bl	40b4c4 <_wcrtomb_r>
  40677e:	f1b0 3fff 	cmp.w	r0, #4294967295
  406782:	4680      	mov	r8, r0
  406784:	d02f      	beq.n	4067e6 <__fputwc+0x8a>
  406786:	2800      	cmp	r0, #0
  406788:	d03c      	beq.n	406804 <__fputwc+0xa8>
  40678a:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40678e:	2500      	movs	r5, #0
  406790:	e009      	b.n	4067a6 <__fputwc+0x4a>
  406792:	6823      	ldr	r3, [r4, #0]
  406794:	7019      	strb	r1, [r3, #0]
  406796:	6823      	ldr	r3, [r4, #0]
  406798:	3301      	adds	r3, #1
  40679a:	6023      	str	r3, [r4, #0]
  40679c:	3501      	adds	r5, #1
  40679e:	45a8      	cmp	r8, r5
  4067a0:	d930      	bls.n	406804 <__fputwc+0xa8>
  4067a2:	ab01      	add	r3, sp, #4
  4067a4:	5d59      	ldrb	r1, [r3, r5]
  4067a6:	68a3      	ldr	r3, [r4, #8]
  4067a8:	3b01      	subs	r3, #1
  4067aa:	2b00      	cmp	r3, #0
  4067ac:	60a3      	str	r3, [r4, #8]
  4067ae:	daf0      	bge.n	406792 <__fputwc+0x36>
  4067b0:	69a2      	ldr	r2, [r4, #24]
  4067b2:	4293      	cmp	r3, r2
  4067b4:	db07      	blt.n	4067c6 <__fputwc+0x6a>
  4067b6:	6823      	ldr	r3, [r4, #0]
  4067b8:	7019      	strb	r1, [r3, #0]
  4067ba:	6823      	ldr	r3, [r4, #0]
  4067bc:	7819      	ldrb	r1, [r3, #0]
  4067be:	290a      	cmp	r1, #10
  4067c0:	f103 0301 	add.w	r3, r3, #1
  4067c4:	d1e9      	bne.n	40679a <__fputwc+0x3e>
  4067c6:	4638      	mov	r0, r7
  4067c8:	4622      	mov	r2, r4
  4067ca:	f004 fe27 	bl	40b41c <__swbuf_r>
  4067ce:	f1a0 30ff 	sub.w	r0, r0, #4294967295
  4067d2:	fab0 f080 	clz	r0, r0
  4067d6:	0940      	lsrs	r0, r0, #5
  4067d8:	2800      	cmp	r0, #0
  4067da:	d0df      	beq.n	40679c <__fputwc+0x40>
  4067dc:	f04f 30ff 	mov.w	r0, #4294967295
  4067e0:	b002      	add	sp, #8
  4067e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067e6:	89a3      	ldrh	r3, [r4, #12]
  4067e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4067ec:	81a3      	strh	r3, [r4, #12]
  4067ee:	b002      	add	sp, #8
  4067f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4067f4:	1e73      	subs	r3, r6, #1
  4067f6:	2bfe      	cmp	r3, #254	; 0xfe
  4067f8:	d8ba      	bhi.n	406770 <__fputwc+0x14>
  4067fa:	b2f1      	uxtb	r1, r6
  4067fc:	4680      	mov	r8, r0
  4067fe:	f88d 1004 	strb.w	r1, [sp, #4]
  406802:	e7c4      	b.n	40678e <__fputwc+0x32>
  406804:	4630      	mov	r0, r6
  406806:	b002      	add	sp, #8
  406808:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040680c <_fputwc_r>:
  40680c:	8993      	ldrh	r3, [r2, #12]
  40680e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  406812:	d10b      	bne.n	40682c <_fputwc_r+0x20>
  406814:	b410      	push	{r4}
  406816:	6e54      	ldr	r4, [r2, #100]	; 0x64
  406818:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40681c:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  406820:	6654      	str	r4, [r2, #100]	; 0x64
  406822:	8193      	strh	r3, [r2, #12]
  406824:	f85d 4b04 	ldr.w	r4, [sp], #4
  406828:	f7ff bf98 	b.w	40675c <__fputwc>
  40682c:	f7ff bf96 	b.w	40675c <__fputwc>

00406830 <_fread_r>:
  406830:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406834:	b085      	sub	sp, #20
  406836:	fb02 f503 	mul.w	r5, r2, r3
  40683a:	4690      	mov	r8, r2
  40683c:	9303      	str	r3, [sp, #12]
  40683e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
  406842:	2d00      	cmp	r5, #0
  406844:	d048      	beq.n	4068d8 <_fread_r+0xa8>
  406846:	4689      	mov	r9, r1
  406848:	4604      	mov	r4, r0
  40684a:	b118      	cbz	r0, 406854 <_fread_r+0x24>
  40684c:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40684e:	2a00      	cmp	r2, #0
  406850:	f000 80a8 	beq.w	4069a4 <_fread_r+0x174>
  406854:	f8bb 200c 	ldrh.w	r2, [fp, #12]
  406858:	b291      	uxth	r1, r2
  40685a:	0488      	lsls	r0, r1, #18
  40685c:	d40a      	bmi.n	406874 <_fread_r+0x44>
  40685e:	f8db 1064 	ldr.w	r1, [fp, #100]	; 0x64
  406862:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  406866:	f421 5000 	bic.w	r0, r1, #8192	; 0x2000
  40686a:	f8ab 200c 	strh.w	r2, [fp, #12]
  40686e:	b291      	uxth	r1, r2
  406870:	f8cb 0064 	str.w	r0, [fp, #100]	; 0x64
  406874:	f8db 6004 	ldr.w	r6, [fp, #4]
  406878:	2e00      	cmp	r6, #0
  40687a:	db38      	blt.n	4068ee <_fread_r+0xbe>
  40687c:	078b      	lsls	r3, r1, #30
  40687e:	4632      	mov	r2, r6
  406880:	d43c      	bmi.n	4068fc <_fread_r+0xcc>
  406882:	46aa      	mov	sl, r5
  406884:	e010      	b.n	4068a8 <_fread_r+0x78>
  406886:	f000 ff53 	bl	407730 <memcpy>
  40688a:	f8db 2000 	ldr.w	r2, [fp]
  40688e:	4432      	add	r2, r6
  406890:	f8cb 2000 	str.w	r2, [fp]
  406894:	4620      	mov	r0, r4
  406896:	4659      	mov	r1, fp
  406898:	44b1      	add	r9, r6
  40689a:	ebc6 0a0a 	rsb	sl, r6, sl
  40689e:	f001 feb7 	bl	408610 <__srefill_r>
  4068a2:	b9e8      	cbnz	r0, 4068e0 <_fread_r+0xb0>
  4068a4:	f8db 6004 	ldr.w	r6, [fp, #4]
  4068a8:	f8db 1000 	ldr.w	r1, [fp]
  4068ac:	45b2      	cmp	sl, r6
  4068ae:	4632      	mov	r2, r6
  4068b0:	4648      	mov	r0, r9
  4068b2:	d8e8      	bhi.n	406886 <_fread_r+0x56>
  4068b4:	4652      	mov	r2, sl
  4068b6:	f000 ff3b 	bl	407730 <memcpy>
  4068ba:	f8db 1004 	ldr.w	r1, [fp, #4]
  4068be:	f8db 2000 	ldr.w	r2, [fp]
  4068c2:	9803      	ldr	r0, [sp, #12]
  4068c4:	ebca 0101 	rsb	r1, sl, r1
  4068c8:	4452      	add	r2, sl
  4068ca:	f8cb 1004 	str.w	r1, [fp, #4]
  4068ce:	f8cb 2000 	str.w	r2, [fp]
  4068d2:	b005      	add	sp, #20
  4068d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068d8:	4628      	mov	r0, r5
  4068da:	b005      	add	sp, #20
  4068dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068e0:	ebca 0505 	rsb	r5, sl, r5
  4068e4:	fbb5 f0f8 	udiv	r0, r5, r8
  4068e8:	b005      	add	sp, #20
  4068ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068ee:	2000      	movs	r0, #0
  4068f0:	078b      	lsls	r3, r1, #30
  4068f2:	4602      	mov	r2, r0
  4068f4:	f8cb 0004 	str.w	r0, [fp, #4]
  4068f8:	4606      	mov	r6, r0
  4068fa:	d5c2      	bpl.n	406882 <_fread_r+0x52>
  4068fc:	42aa      	cmp	r2, r5
  4068fe:	bf28      	it	cs
  406900:	462a      	movcs	r2, r5
  406902:	f8db 1000 	ldr.w	r1, [fp]
  406906:	4648      	mov	r0, r9
  406908:	4692      	mov	sl, r2
  40690a:	f000 ff11 	bl	407730 <memcpy>
  40690e:	f8db 6000 	ldr.w	r6, [fp]
  406912:	f8db 2004 	ldr.w	r2, [fp, #4]
  406916:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
  40691a:	eb06 030a 	add.w	r3, r6, sl
  40691e:	ebca 0202 	rsb	r2, sl, r2
  406922:	9301      	str	r3, [sp, #4]
  406924:	eb09 070a 	add.w	r7, r9, sl
  406928:	f8cb 3000 	str.w	r3, [fp]
  40692c:	f8cb 2004 	str.w	r2, [fp, #4]
  406930:	ebca 0605 	rsb	r6, sl, r5
  406934:	2900      	cmp	r1, #0
  406936:	d03e      	beq.n	4069b6 <_fread_r+0x186>
  406938:	2e00      	cmp	r6, #0
  40693a:	d03e      	beq.n	4069ba <_fread_r+0x18a>
  40693c:	f10b 0040 	add.w	r0, fp, #64	; 0x40
  406940:	4281      	cmp	r1, r0
  406942:	d005      	beq.n	406950 <_fread_r+0x120>
  406944:	4620      	mov	r0, r4
  406946:	f000 f88b 	bl	406a60 <_free_r>
  40694a:	f8db 3000 	ldr.w	r3, [fp]
  40694e:	9301      	str	r3, [sp, #4]
  406950:	2100      	movs	r1, #0
  406952:	f8cb 1030 	str.w	r1, [fp, #48]	; 0x30
  406956:	f8db 3010 	ldr.w	r3, [fp, #16]
  40695a:	9302      	str	r3, [sp, #8]
  40695c:	f8db a014 	ldr.w	sl, [fp, #20]
  406960:	f04f 0900 	mov.w	r9, #0
  406964:	e000      	b.n	406968 <_fread_r+0x138>
  406966:	b346      	cbz	r6, 4069ba <_fread_r+0x18a>
  406968:	f8cb 7010 	str.w	r7, [fp, #16]
  40696c:	f8cb 6014 	str.w	r6, [fp, #20]
  406970:	f8cb 7000 	str.w	r7, [fp]
  406974:	4659      	mov	r1, fp
  406976:	4620      	mov	r0, r4
  406978:	f001 fe4a 	bl	408610 <__srefill_r>
  40697c:	f8db 1004 	ldr.w	r1, [fp, #4]
  406980:	9b02      	ldr	r3, [sp, #8]
  406982:	f8cb 3010 	str.w	r3, [fp, #16]
  406986:	9b01      	ldr	r3, [sp, #4]
  406988:	f8cb a014 	str.w	sl, [fp, #20]
  40698c:	f8cb 3000 	str.w	r3, [fp]
  406990:	1a76      	subs	r6, r6, r1
  406992:	440f      	add	r7, r1
  406994:	f8cb 9004 	str.w	r9, [fp, #4]
  406998:	2800      	cmp	r0, #0
  40699a:	d0e4      	beq.n	406966 <_fread_r+0x136>
  40699c:	1bad      	subs	r5, r5, r6
  40699e:	fbb5 f0f8 	udiv	r0, r5, r8
  4069a2:	e796      	b.n	4068d2 <_fread_r+0xa2>
  4069a4:	f7ff feba 	bl	40671c <__sinit>
  4069a8:	f8bb 200c 	ldrh.w	r2, [fp, #12]
  4069ac:	b291      	uxth	r1, r2
  4069ae:	0488      	lsls	r0, r1, #18
  4069b0:	f53f af60 	bmi.w	406874 <_fread_r+0x44>
  4069b4:	e753      	b.n	40685e <_fread_r+0x2e>
  4069b6:	2e00      	cmp	r6, #0
  4069b8:	d1cd      	bne.n	406956 <_fread_r+0x126>
  4069ba:	9803      	ldr	r0, [sp, #12]
  4069bc:	b005      	add	sp, #20
  4069be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4069c2:	bf00      	nop

004069c4 <_malloc_trim_r>:
  4069c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4069c6:	4f23      	ldr	r7, [pc, #140]	; (406a54 <_malloc_trim_r+0x90>)
  4069c8:	460c      	mov	r4, r1
  4069ca:	4606      	mov	r6, r0
  4069cc:	f000 ffae 	bl	40792c <__malloc_lock>
  4069d0:	68bb      	ldr	r3, [r7, #8]
  4069d2:	685d      	ldr	r5, [r3, #4]
  4069d4:	f025 0503 	bic.w	r5, r5, #3
  4069d8:	1b29      	subs	r1, r5, r4
  4069da:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  4069de:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4069e2:	f021 010f 	bic.w	r1, r1, #15
  4069e6:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4069ea:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4069ee:	db07      	blt.n	406a00 <_malloc_trim_r+0x3c>
  4069f0:	4630      	mov	r0, r6
  4069f2:	2100      	movs	r1, #0
  4069f4:	f001 fec0 	bl	408778 <_sbrk_r>
  4069f8:	68bb      	ldr	r3, [r7, #8]
  4069fa:	442b      	add	r3, r5
  4069fc:	4298      	cmp	r0, r3
  4069fe:	d004      	beq.n	406a0a <_malloc_trim_r+0x46>
  406a00:	4630      	mov	r0, r6
  406a02:	f000 ff95 	bl	407930 <__malloc_unlock>
  406a06:	2000      	movs	r0, #0
  406a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a0a:	4630      	mov	r0, r6
  406a0c:	4261      	negs	r1, r4
  406a0e:	f001 feb3 	bl	408778 <_sbrk_r>
  406a12:	3001      	adds	r0, #1
  406a14:	d00d      	beq.n	406a32 <_malloc_trim_r+0x6e>
  406a16:	4b10      	ldr	r3, [pc, #64]	; (406a58 <_malloc_trim_r+0x94>)
  406a18:	68ba      	ldr	r2, [r7, #8]
  406a1a:	6819      	ldr	r1, [r3, #0]
  406a1c:	1b2d      	subs	r5, r5, r4
  406a1e:	f045 0501 	orr.w	r5, r5, #1
  406a22:	4630      	mov	r0, r6
  406a24:	1b09      	subs	r1, r1, r4
  406a26:	6055      	str	r5, [r2, #4]
  406a28:	6019      	str	r1, [r3, #0]
  406a2a:	f000 ff81 	bl	407930 <__malloc_unlock>
  406a2e:	2001      	movs	r0, #1
  406a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406a32:	4630      	mov	r0, r6
  406a34:	2100      	movs	r1, #0
  406a36:	f001 fe9f 	bl	408778 <_sbrk_r>
  406a3a:	68ba      	ldr	r2, [r7, #8]
  406a3c:	1a83      	subs	r3, r0, r2
  406a3e:	2b0f      	cmp	r3, #15
  406a40:	ddde      	ble.n	406a00 <_malloc_trim_r+0x3c>
  406a42:	4c06      	ldr	r4, [pc, #24]	; (406a5c <_malloc_trim_r+0x98>)
  406a44:	4904      	ldr	r1, [pc, #16]	; (406a58 <_malloc_trim_r+0x94>)
  406a46:	6824      	ldr	r4, [r4, #0]
  406a48:	f043 0301 	orr.w	r3, r3, #1
  406a4c:	1b00      	subs	r0, r0, r4
  406a4e:	6053      	str	r3, [r2, #4]
  406a50:	6008      	str	r0, [r1, #0]
  406a52:	e7d5      	b.n	406a00 <_malloc_trim_r+0x3c>
  406a54:	200004c4 	.word	0x200004c4
  406a58:	200009a8 	.word	0x200009a8
  406a5c:	200008d0 	.word	0x200008d0

00406a60 <_free_r>:
  406a60:	2900      	cmp	r1, #0
  406a62:	d04e      	beq.n	406b02 <_free_r+0xa2>
  406a64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406a68:	460c      	mov	r4, r1
  406a6a:	4680      	mov	r8, r0
  406a6c:	f000 ff5e 	bl	40792c <__malloc_lock>
  406a70:	f854 7c04 	ldr.w	r7, [r4, #-4]
  406a74:	4962      	ldr	r1, [pc, #392]	; (406c00 <_free_r+0x1a0>)
  406a76:	f027 0201 	bic.w	r2, r7, #1
  406a7a:	f1a4 0508 	sub.w	r5, r4, #8
  406a7e:	18ab      	adds	r3, r5, r2
  406a80:	688e      	ldr	r6, [r1, #8]
  406a82:	6858      	ldr	r0, [r3, #4]
  406a84:	429e      	cmp	r6, r3
  406a86:	f020 0003 	bic.w	r0, r0, #3
  406a8a:	d05a      	beq.n	406b42 <_free_r+0xe2>
  406a8c:	07fe      	lsls	r6, r7, #31
  406a8e:	6058      	str	r0, [r3, #4]
  406a90:	d40b      	bmi.n	406aaa <_free_r+0x4a>
  406a92:	f854 7c08 	ldr.w	r7, [r4, #-8]
  406a96:	1bed      	subs	r5, r5, r7
  406a98:	f101 0e08 	add.w	lr, r1, #8
  406a9c:	68ac      	ldr	r4, [r5, #8]
  406a9e:	4574      	cmp	r4, lr
  406aa0:	443a      	add	r2, r7
  406aa2:	d067      	beq.n	406b74 <_free_r+0x114>
  406aa4:	68ef      	ldr	r7, [r5, #12]
  406aa6:	60e7      	str	r7, [r4, #12]
  406aa8:	60bc      	str	r4, [r7, #8]
  406aaa:	181c      	adds	r4, r3, r0
  406aac:	6864      	ldr	r4, [r4, #4]
  406aae:	07e4      	lsls	r4, r4, #31
  406ab0:	d40c      	bmi.n	406acc <_free_r+0x6c>
  406ab2:	4f54      	ldr	r7, [pc, #336]	; (406c04 <_free_r+0x1a4>)
  406ab4:	689c      	ldr	r4, [r3, #8]
  406ab6:	42bc      	cmp	r4, r7
  406ab8:	4402      	add	r2, r0
  406aba:	d07c      	beq.n	406bb6 <_free_r+0x156>
  406abc:	68d8      	ldr	r0, [r3, #12]
  406abe:	60e0      	str	r0, [r4, #12]
  406ac0:	f042 0301 	orr.w	r3, r2, #1
  406ac4:	6084      	str	r4, [r0, #8]
  406ac6:	606b      	str	r3, [r5, #4]
  406ac8:	50aa      	str	r2, [r5, r2]
  406aca:	e003      	b.n	406ad4 <_free_r+0x74>
  406acc:	f042 0301 	orr.w	r3, r2, #1
  406ad0:	606b      	str	r3, [r5, #4]
  406ad2:	50aa      	str	r2, [r5, r2]
  406ad4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  406ad8:	d214      	bcs.n	406b04 <_free_r+0xa4>
  406ada:	08d2      	lsrs	r2, r2, #3
  406adc:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  406ae0:	6848      	ldr	r0, [r1, #4]
  406ae2:	689f      	ldr	r7, [r3, #8]
  406ae4:	60af      	str	r7, [r5, #8]
  406ae6:	1092      	asrs	r2, r2, #2
  406ae8:	2401      	movs	r4, #1
  406aea:	fa04 f202 	lsl.w	r2, r4, r2
  406aee:	4310      	orrs	r0, r2
  406af0:	60eb      	str	r3, [r5, #12]
  406af2:	6048      	str	r0, [r1, #4]
  406af4:	609d      	str	r5, [r3, #8]
  406af6:	60fd      	str	r5, [r7, #12]
  406af8:	4640      	mov	r0, r8
  406afa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406afe:	f000 bf17 	b.w	407930 <__malloc_unlock>
  406b02:	4770      	bx	lr
  406b04:	0a53      	lsrs	r3, r2, #9
  406b06:	2b04      	cmp	r3, #4
  406b08:	d847      	bhi.n	406b9a <_free_r+0x13a>
  406b0a:	0993      	lsrs	r3, r2, #6
  406b0c:	f103 0438 	add.w	r4, r3, #56	; 0x38
  406b10:	0060      	lsls	r0, r4, #1
  406b12:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  406b16:	493a      	ldr	r1, [pc, #232]	; (406c00 <_free_r+0x1a0>)
  406b18:	6883      	ldr	r3, [r0, #8]
  406b1a:	4283      	cmp	r3, r0
  406b1c:	d043      	beq.n	406ba6 <_free_r+0x146>
  406b1e:	6859      	ldr	r1, [r3, #4]
  406b20:	f021 0103 	bic.w	r1, r1, #3
  406b24:	4291      	cmp	r1, r2
  406b26:	d902      	bls.n	406b2e <_free_r+0xce>
  406b28:	689b      	ldr	r3, [r3, #8]
  406b2a:	4298      	cmp	r0, r3
  406b2c:	d1f7      	bne.n	406b1e <_free_r+0xbe>
  406b2e:	68da      	ldr	r2, [r3, #12]
  406b30:	60ea      	str	r2, [r5, #12]
  406b32:	60ab      	str	r3, [r5, #8]
  406b34:	4640      	mov	r0, r8
  406b36:	6095      	str	r5, [r2, #8]
  406b38:	60dd      	str	r5, [r3, #12]
  406b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406b3e:	f000 bef7 	b.w	407930 <__malloc_unlock>
  406b42:	07ff      	lsls	r7, r7, #31
  406b44:	4402      	add	r2, r0
  406b46:	d407      	bmi.n	406b58 <_free_r+0xf8>
  406b48:	f854 3c08 	ldr.w	r3, [r4, #-8]
  406b4c:	1aed      	subs	r5, r5, r3
  406b4e:	441a      	add	r2, r3
  406b50:	68a8      	ldr	r0, [r5, #8]
  406b52:	68eb      	ldr	r3, [r5, #12]
  406b54:	60c3      	str	r3, [r0, #12]
  406b56:	6098      	str	r0, [r3, #8]
  406b58:	4b2b      	ldr	r3, [pc, #172]	; (406c08 <_free_r+0x1a8>)
  406b5a:	681b      	ldr	r3, [r3, #0]
  406b5c:	f042 0001 	orr.w	r0, r2, #1
  406b60:	429a      	cmp	r2, r3
  406b62:	6068      	str	r0, [r5, #4]
  406b64:	608d      	str	r5, [r1, #8]
  406b66:	d3c7      	bcc.n	406af8 <_free_r+0x98>
  406b68:	4b28      	ldr	r3, [pc, #160]	; (406c0c <_free_r+0x1ac>)
  406b6a:	4640      	mov	r0, r8
  406b6c:	6819      	ldr	r1, [r3, #0]
  406b6e:	f7ff ff29 	bl	4069c4 <_malloc_trim_r>
  406b72:	e7c1      	b.n	406af8 <_free_r+0x98>
  406b74:	1819      	adds	r1, r3, r0
  406b76:	6849      	ldr	r1, [r1, #4]
  406b78:	07c9      	lsls	r1, r1, #31
  406b7a:	d409      	bmi.n	406b90 <_free_r+0x130>
  406b7c:	68d9      	ldr	r1, [r3, #12]
  406b7e:	689b      	ldr	r3, [r3, #8]
  406b80:	4402      	add	r2, r0
  406b82:	f042 0001 	orr.w	r0, r2, #1
  406b86:	60d9      	str	r1, [r3, #12]
  406b88:	608b      	str	r3, [r1, #8]
  406b8a:	6068      	str	r0, [r5, #4]
  406b8c:	50aa      	str	r2, [r5, r2]
  406b8e:	e7b3      	b.n	406af8 <_free_r+0x98>
  406b90:	f042 0301 	orr.w	r3, r2, #1
  406b94:	606b      	str	r3, [r5, #4]
  406b96:	50aa      	str	r2, [r5, r2]
  406b98:	e7ae      	b.n	406af8 <_free_r+0x98>
  406b9a:	2b14      	cmp	r3, #20
  406b9c:	d814      	bhi.n	406bc8 <_free_r+0x168>
  406b9e:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  406ba2:	0060      	lsls	r0, r4, #1
  406ba4:	e7b5      	b.n	406b12 <_free_r+0xb2>
  406ba6:	684a      	ldr	r2, [r1, #4]
  406ba8:	10a4      	asrs	r4, r4, #2
  406baa:	2001      	movs	r0, #1
  406bac:	40a0      	lsls	r0, r4
  406bae:	4302      	orrs	r2, r0
  406bb0:	604a      	str	r2, [r1, #4]
  406bb2:	461a      	mov	r2, r3
  406bb4:	e7bc      	b.n	406b30 <_free_r+0xd0>
  406bb6:	f042 0301 	orr.w	r3, r2, #1
  406bba:	614d      	str	r5, [r1, #20]
  406bbc:	610d      	str	r5, [r1, #16]
  406bbe:	60ec      	str	r4, [r5, #12]
  406bc0:	60ac      	str	r4, [r5, #8]
  406bc2:	606b      	str	r3, [r5, #4]
  406bc4:	50aa      	str	r2, [r5, r2]
  406bc6:	e797      	b.n	406af8 <_free_r+0x98>
  406bc8:	2b54      	cmp	r3, #84	; 0x54
  406bca:	d804      	bhi.n	406bd6 <_free_r+0x176>
  406bcc:	0b13      	lsrs	r3, r2, #12
  406bce:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  406bd2:	0060      	lsls	r0, r4, #1
  406bd4:	e79d      	b.n	406b12 <_free_r+0xb2>
  406bd6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406bda:	d804      	bhi.n	406be6 <_free_r+0x186>
  406bdc:	0bd3      	lsrs	r3, r2, #15
  406bde:	f103 0477 	add.w	r4, r3, #119	; 0x77
  406be2:	0060      	lsls	r0, r4, #1
  406be4:	e795      	b.n	406b12 <_free_r+0xb2>
  406be6:	f240 5054 	movw	r0, #1364	; 0x554
  406bea:	4283      	cmp	r3, r0
  406bec:	d804      	bhi.n	406bf8 <_free_r+0x198>
  406bee:	0c93      	lsrs	r3, r2, #18
  406bf0:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  406bf4:	0060      	lsls	r0, r4, #1
  406bf6:	e78c      	b.n	406b12 <_free_r+0xb2>
  406bf8:	20fc      	movs	r0, #252	; 0xfc
  406bfa:	247e      	movs	r4, #126	; 0x7e
  406bfc:	e789      	b.n	406b12 <_free_r+0xb2>
  406bfe:	bf00      	nop
  406c00:	200004c4 	.word	0x200004c4
  406c04:	200004cc 	.word	0x200004cc
  406c08:	200008cc 	.word	0x200008cc
  406c0c:	200009a4 	.word	0x200009a4

00406c10 <__sfvwrite_r>:
  406c10:	6893      	ldr	r3, [r2, #8]
  406c12:	2b00      	cmp	r3, #0
  406c14:	d07a      	beq.n	406d0c <__sfvwrite_r+0xfc>
  406c16:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406c1a:	f8b1 e00c 	ldrh.w	lr, [r1, #12]
  406c1e:	f01e 0f08 	tst.w	lr, #8
  406c22:	b083      	sub	sp, #12
  406c24:	460c      	mov	r4, r1
  406c26:	4681      	mov	r9, r0
  406c28:	4616      	mov	r6, r2
  406c2a:	d026      	beq.n	406c7a <__sfvwrite_r+0x6a>
  406c2c:	690b      	ldr	r3, [r1, #16]
  406c2e:	b323      	cbz	r3, 406c7a <__sfvwrite_r+0x6a>
  406c30:	f00e 0802 	and.w	r8, lr, #2
  406c34:	fa1f f088 	uxth.w	r0, r8
  406c38:	6835      	ldr	r5, [r6, #0]
  406c3a:	b370      	cbz	r0, 406c9a <__sfvwrite_r+0x8a>
  406c3c:	f04f 0a00 	mov.w	sl, #0
  406c40:	f8df b2e0 	ldr.w	fp, [pc, #736]	; 406f24 <__sfvwrite_r+0x314>
  406c44:	46d0      	mov	r8, sl
  406c46:	45d8      	cmp	r8, fp
  406c48:	4643      	mov	r3, r8
  406c4a:	4652      	mov	r2, sl
  406c4c:	bf28      	it	cs
  406c4e:	465b      	movcs	r3, fp
  406c50:	4648      	mov	r0, r9
  406c52:	f1b8 0f00 	cmp.w	r8, #0
  406c56:	d053      	beq.n	406d00 <__sfvwrite_r+0xf0>
  406c58:	69e1      	ldr	r1, [r4, #28]
  406c5a:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406c5c:	47b8      	blx	r7
  406c5e:	2800      	cmp	r0, #0
  406c60:	dd73      	ble.n	406d4a <__sfvwrite_r+0x13a>
  406c62:	68b3      	ldr	r3, [r6, #8]
  406c64:	1a1b      	subs	r3, r3, r0
  406c66:	4482      	add	sl, r0
  406c68:	ebc0 0808 	rsb	r8, r0, r8
  406c6c:	60b3      	str	r3, [r6, #8]
  406c6e:	2b00      	cmp	r3, #0
  406c70:	d1e9      	bne.n	406c46 <__sfvwrite_r+0x36>
  406c72:	2000      	movs	r0, #0
  406c74:	b003      	add	sp, #12
  406c76:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c7a:	4648      	mov	r0, r9
  406c7c:	4621      	mov	r1, r4
  406c7e:	f7fe fba9 	bl	4053d4 <__swsetup_r>
  406c82:	2800      	cmp	r0, #0
  406c84:	f040 8145 	bne.w	406f12 <__sfvwrite_r+0x302>
  406c88:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  406c8c:	6835      	ldr	r5, [r6, #0]
  406c8e:	f00e 0802 	and.w	r8, lr, #2
  406c92:	fa1f f088 	uxth.w	r0, r8
  406c96:	2800      	cmp	r0, #0
  406c98:	d1d0      	bne.n	406c3c <__sfvwrite_r+0x2c>
  406c9a:	f01e 0b01 	ands.w	fp, lr, #1
  406c9e:	d15d      	bne.n	406d5c <__sfvwrite_r+0x14c>
  406ca0:	46d8      	mov	r8, fp
  406ca2:	f1b8 0f00 	cmp.w	r8, #0
  406ca6:	d025      	beq.n	406cf4 <__sfvwrite_r+0xe4>
  406ca8:	f41e 7f00 	tst.w	lr, #512	; 0x200
  406cac:	68a7      	ldr	r7, [r4, #8]
  406cae:	d02f      	beq.n	406d10 <__sfvwrite_r+0x100>
  406cb0:	45b8      	cmp	r8, r7
  406cb2:	46ba      	mov	sl, r7
  406cb4:	f0c0 80a9 	bcc.w	406e0a <__sfvwrite_r+0x1fa>
  406cb8:	f41e 6f90 	tst.w	lr, #1152	; 0x480
  406cbc:	f040 80b6 	bne.w	406e2c <__sfvwrite_r+0x21c>
  406cc0:	6820      	ldr	r0, [r4, #0]
  406cc2:	4652      	mov	r2, sl
  406cc4:	4659      	mov	r1, fp
  406cc6:	f000 fdcd 	bl	407864 <memmove>
  406cca:	68a0      	ldr	r0, [r4, #8]
  406ccc:	6822      	ldr	r2, [r4, #0]
  406cce:	1bc0      	subs	r0, r0, r7
  406cd0:	eb02 030a 	add.w	r3, r2, sl
  406cd4:	60a0      	str	r0, [r4, #8]
  406cd6:	6023      	str	r3, [r4, #0]
  406cd8:	4640      	mov	r0, r8
  406cda:	68b3      	ldr	r3, [r6, #8]
  406cdc:	1a1b      	subs	r3, r3, r0
  406cde:	4483      	add	fp, r0
  406ce0:	ebc0 0808 	rsb	r8, r0, r8
  406ce4:	60b3      	str	r3, [r6, #8]
  406ce6:	2b00      	cmp	r3, #0
  406ce8:	d0c3      	beq.n	406c72 <__sfvwrite_r+0x62>
  406cea:	f8b4 e00c 	ldrh.w	lr, [r4, #12]
  406cee:	f1b8 0f00 	cmp.w	r8, #0
  406cf2:	d1d9      	bne.n	406ca8 <__sfvwrite_r+0x98>
  406cf4:	f8d5 b000 	ldr.w	fp, [r5]
  406cf8:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406cfc:	3508      	adds	r5, #8
  406cfe:	e7d0      	b.n	406ca2 <__sfvwrite_r+0x92>
  406d00:	f8d5 a000 	ldr.w	sl, [r5]
  406d04:	f8d5 8004 	ldr.w	r8, [r5, #4]
  406d08:	3508      	adds	r5, #8
  406d0a:	e79c      	b.n	406c46 <__sfvwrite_r+0x36>
  406d0c:	2000      	movs	r0, #0
  406d0e:	4770      	bx	lr
  406d10:	6820      	ldr	r0, [r4, #0]
  406d12:	6923      	ldr	r3, [r4, #16]
  406d14:	4298      	cmp	r0, r3
  406d16:	d803      	bhi.n	406d20 <__sfvwrite_r+0x110>
  406d18:	6962      	ldr	r2, [r4, #20]
  406d1a:	4590      	cmp	r8, r2
  406d1c:	f080 80b9 	bcs.w	406e92 <__sfvwrite_r+0x282>
  406d20:	4547      	cmp	r7, r8
  406d22:	bf28      	it	cs
  406d24:	4647      	movcs	r7, r8
  406d26:	463a      	mov	r2, r7
  406d28:	4659      	mov	r1, fp
  406d2a:	f000 fd9b 	bl	407864 <memmove>
  406d2e:	68a3      	ldr	r3, [r4, #8]
  406d30:	6822      	ldr	r2, [r4, #0]
  406d32:	1bdb      	subs	r3, r3, r7
  406d34:	443a      	add	r2, r7
  406d36:	60a3      	str	r3, [r4, #8]
  406d38:	6022      	str	r2, [r4, #0]
  406d3a:	2b00      	cmp	r3, #0
  406d3c:	d14a      	bne.n	406dd4 <__sfvwrite_r+0x1c4>
  406d3e:	4648      	mov	r0, r9
  406d40:	4621      	mov	r1, r4
  406d42:	f7ff fc45 	bl	4065d0 <_fflush_r>
  406d46:	2800      	cmp	r0, #0
  406d48:	d044      	beq.n	406dd4 <__sfvwrite_r+0x1c4>
  406d4a:	89a3      	ldrh	r3, [r4, #12]
  406d4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406d50:	f04f 30ff 	mov.w	r0, #4294967295
  406d54:	81a3      	strh	r3, [r4, #12]
  406d56:	b003      	add	sp, #12
  406d58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406d5c:	4680      	mov	r8, r0
  406d5e:	9000      	str	r0, [sp, #0]
  406d60:	4683      	mov	fp, r0
  406d62:	4682      	mov	sl, r0
  406d64:	f1ba 0f00 	cmp.w	sl, #0
  406d68:	d02c      	beq.n	406dc4 <__sfvwrite_r+0x1b4>
  406d6a:	9b00      	ldr	r3, [sp, #0]
  406d6c:	2b00      	cmp	r3, #0
  406d6e:	d050      	beq.n	406e12 <__sfvwrite_r+0x202>
  406d70:	6820      	ldr	r0, [r4, #0]
  406d72:	6921      	ldr	r1, [r4, #16]
  406d74:	f8d4 e008 	ldr.w	lr, [r4, #8]
  406d78:	6962      	ldr	r2, [r4, #20]
  406d7a:	45d0      	cmp	r8, sl
  406d7c:	4643      	mov	r3, r8
  406d7e:	bf28      	it	cs
  406d80:	4653      	movcs	r3, sl
  406d82:	4288      	cmp	r0, r1
  406d84:	461f      	mov	r7, r3
  406d86:	d904      	bls.n	406d92 <__sfvwrite_r+0x182>
  406d88:	eb0e 0c02 	add.w	ip, lr, r2
  406d8c:	4563      	cmp	r3, ip
  406d8e:	f300 8092 	bgt.w	406eb6 <__sfvwrite_r+0x2a6>
  406d92:	4293      	cmp	r3, r2
  406d94:	db20      	blt.n	406dd8 <__sfvwrite_r+0x1c8>
  406d96:	4613      	mov	r3, r2
  406d98:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406d9a:	69e1      	ldr	r1, [r4, #28]
  406d9c:	4648      	mov	r0, r9
  406d9e:	465a      	mov	r2, fp
  406da0:	47b8      	blx	r7
  406da2:	1e07      	subs	r7, r0, #0
  406da4:	ddd1      	ble.n	406d4a <__sfvwrite_r+0x13a>
  406da6:	ebb8 0807 	subs.w	r8, r8, r7
  406daa:	d025      	beq.n	406df8 <__sfvwrite_r+0x1e8>
  406dac:	68b3      	ldr	r3, [r6, #8]
  406dae:	1bdb      	subs	r3, r3, r7
  406db0:	44bb      	add	fp, r7
  406db2:	ebc7 0a0a 	rsb	sl, r7, sl
  406db6:	60b3      	str	r3, [r6, #8]
  406db8:	2b00      	cmp	r3, #0
  406dba:	f43f af5a 	beq.w	406c72 <__sfvwrite_r+0x62>
  406dbe:	f1ba 0f00 	cmp.w	sl, #0
  406dc2:	d1d2      	bne.n	406d6a <__sfvwrite_r+0x15a>
  406dc4:	2300      	movs	r3, #0
  406dc6:	f8d5 b000 	ldr.w	fp, [r5]
  406dca:	f8d5 a004 	ldr.w	sl, [r5, #4]
  406dce:	9300      	str	r3, [sp, #0]
  406dd0:	3508      	adds	r5, #8
  406dd2:	e7c7      	b.n	406d64 <__sfvwrite_r+0x154>
  406dd4:	4638      	mov	r0, r7
  406dd6:	e780      	b.n	406cda <__sfvwrite_r+0xca>
  406dd8:	461a      	mov	r2, r3
  406dda:	4659      	mov	r1, fp
  406ddc:	9301      	str	r3, [sp, #4]
  406dde:	f000 fd41 	bl	407864 <memmove>
  406de2:	68a2      	ldr	r2, [r4, #8]
  406de4:	6821      	ldr	r1, [r4, #0]
  406de6:	9b01      	ldr	r3, [sp, #4]
  406de8:	ebb8 0807 	subs.w	r8, r8, r7
  406dec:	eba2 0203 	sub.w	r2, r2, r3
  406df0:	440b      	add	r3, r1
  406df2:	60a2      	str	r2, [r4, #8]
  406df4:	6023      	str	r3, [r4, #0]
  406df6:	d1d9      	bne.n	406dac <__sfvwrite_r+0x19c>
  406df8:	4648      	mov	r0, r9
  406dfa:	4621      	mov	r1, r4
  406dfc:	f7ff fbe8 	bl	4065d0 <_fflush_r>
  406e00:	2800      	cmp	r0, #0
  406e02:	d1a2      	bne.n	406d4a <__sfvwrite_r+0x13a>
  406e04:	f8cd 8000 	str.w	r8, [sp]
  406e08:	e7d0      	b.n	406dac <__sfvwrite_r+0x19c>
  406e0a:	6820      	ldr	r0, [r4, #0]
  406e0c:	4647      	mov	r7, r8
  406e0e:	46c2      	mov	sl, r8
  406e10:	e757      	b.n	406cc2 <__sfvwrite_r+0xb2>
  406e12:	4658      	mov	r0, fp
  406e14:	210a      	movs	r1, #10
  406e16:	4652      	mov	r2, sl
  406e18:	f000 fc40 	bl	40769c <memchr>
  406e1c:	2800      	cmp	r0, #0
  406e1e:	d073      	beq.n	406f08 <__sfvwrite_r+0x2f8>
  406e20:	3001      	adds	r0, #1
  406e22:	2301      	movs	r3, #1
  406e24:	ebcb 0800 	rsb	r8, fp, r0
  406e28:	9300      	str	r3, [sp, #0]
  406e2a:	e7a1      	b.n	406d70 <__sfvwrite_r+0x160>
  406e2c:	6967      	ldr	r7, [r4, #20]
  406e2e:	6921      	ldr	r1, [r4, #16]
  406e30:	6823      	ldr	r3, [r4, #0]
  406e32:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  406e36:	1a5b      	subs	r3, r3, r1
  406e38:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  406e3c:	1c58      	adds	r0, r3, #1
  406e3e:	107f      	asrs	r7, r7, #1
  406e40:	4440      	add	r0, r8
  406e42:	4287      	cmp	r7, r0
  406e44:	463a      	mov	r2, r7
  406e46:	bf3c      	itt	cc
  406e48:	4607      	movcc	r7, r0
  406e4a:	463a      	movcc	r2, r7
  406e4c:	f41e 6f80 	tst.w	lr, #1024	; 0x400
  406e50:	9300      	str	r3, [sp, #0]
  406e52:	d046      	beq.n	406ee2 <__sfvwrite_r+0x2d2>
  406e54:	4611      	mov	r1, r2
  406e56:	4648      	mov	r0, r9
  406e58:	f000 f94a 	bl	4070f0 <_malloc_r>
  406e5c:	9b00      	ldr	r3, [sp, #0]
  406e5e:	4682      	mov	sl, r0
  406e60:	2800      	cmp	r0, #0
  406e62:	d059      	beq.n	406f18 <__sfvwrite_r+0x308>
  406e64:	461a      	mov	r2, r3
  406e66:	6921      	ldr	r1, [r4, #16]
  406e68:	9300      	str	r3, [sp, #0]
  406e6a:	f000 fc61 	bl	407730 <memcpy>
  406e6e:	89a2      	ldrh	r2, [r4, #12]
  406e70:	9b00      	ldr	r3, [sp, #0]
  406e72:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406e76:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406e7a:	81a2      	strh	r2, [r4, #12]
  406e7c:	eb0a 0003 	add.w	r0, sl, r3
  406e80:	1afb      	subs	r3, r7, r3
  406e82:	f8c4 a010 	str.w	sl, [r4, #16]
  406e86:	6167      	str	r7, [r4, #20]
  406e88:	6020      	str	r0, [r4, #0]
  406e8a:	60a3      	str	r3, [r4, #8]
  406e8c:	4647      	mov	r7, r8
  406e8e:	46c2      	mov	sl, r8
  406e90:	e717      	b.n	406cc2 <__sfvwrite_r+0xb2>
  406e92:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  406e96:	4543      	cmp	r3, r8
  406e98:	bf28      	it	cs
  406e9a:	4643      	movcs	r3, r8
  406e9c:	6a67      	ldr	r7, [r4, #36]	; 0x24
  406e9e:	fb93 f3f2 	sdiv	r3, r3, r2
  406ea2:	4648      	mov	r0, r9
  406ea4:	fb03 f302 	mul.w	r3, r3, r2
  406ea8:	69e1      	ldr	r1, [r4, #28]
  406eaa:	465a      	mov	r2, fp
  406eac:	47b8      	blx	r7
  406eae:	2800      	cmp	r0, #0
  406eb0:	f73f af13 	bgt.w	406cda <__sfvwrite_r+0xca>
  406eb4:	e749      	b.n	406d4a <__sfvwrite_r+0x13a>
  406eb6:	4662      	mov	r2, ip
  406eb8:	4659      	mov	r1, fp
  406eba:	f8cd c004 	str.w	ip, [sp, #4]
  406ebe:	f000 fcd1 	bl	407864 <memmove>
  406ec2:	6823      	ldr	r3, [r4, #0]
  406ec4:	f8dd c004 	ldr.w	ip, [sp, #4]
  406ec8:	4463      	add	r3, ip
  406eca:	6023      	str	r3, [r4, #0]
  406ecc:	4648      	mov	r0, r9
  406ece:	4621      	mov	r1, r4
  406ed0:	f7ff fb7e 	bl	4065d0 <_fflush_r>
  406ed4:	f8dd c004 	ldr.w	ip, [sp, #4]
  406ed8:	2800      	cmp	r0, #0
  406eda:	f47f af36 	bne.w	406d4a <__sfvwrite_r+0x13a>
  406ede:	4667      	mov	r7, ip
  406ee0:	e761      	b.n	406da6 <__sfvwrite_r+0x196>
  406ee2:	4648      	mov	r0, r9
  406ee4:	f001 f994 	bl	408210 <_realloc_r>
  406ee8:	9b00      	ldr	r3, [sp, #0]
  406eea:	4682      	mov	sl, r0
  406eec:	2800      	cmp	r0, #0
  406eee:	d1c5      	bne.n	406e7c <__sfvwrite_r+0x26c>
  406ef0:	4648      	mov	r0, r9
  406ef2:	6921      	ldr	r1, [r4, #16]
  406ef4:	f7ff fdb4 	bl	406a60 <_free_r>
  406ef8:	89a3      	ldrh	r3, [r4, #12]
  406efa:	220c      	movs	r2, #12
  406efc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406f00:	b29b      	uxth	r3, r3
  406f02:	f8c9 2000 	str.w	r2, [r9]
  406f06:	e721      	b.n	406d4c <__sfvwrite_r+0x13c>
  406f08:	2301      	movs	r3, #1
  406f0a:	f10a 0801 	add.w	r8, sl, #1
  406f0e:	9300      	str	r3, [sp, #0]
  406f10:	e72e      	b.n	406d70 <__sfvwrite_r+0x160>
  406f12:	f04f 30ff 	mov.w	r0, #4294967295
  406f16:	e6ad      	b.n	406c74 <__sfvwrite_r+0x64>
  406f18:	230c      	movs	r3, #12
  406f1a:	f8c9 3000 	str.w	r3, [r9]
  406f1e:	89a3      	ldrh	r3, [r4, #12]
  406f20:	e714      	b.n	406d4c <__sfvwrite_r+0x13c>
  406f22:	bf00      	nop
  406f24:	7ffffc00 	.word	0x7ffffc00

00406f28 <_fwalk>:
  406f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f2c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406f30:	d01b      	beq.n	406f6a <_fwalk+0x42>
  406f32:	4688      	mov	r8, r1
  406f34:	2600      	movs	r6, #0
  406f36:	687d      	ldr	r5, [r7, #4]
  406f38:	68bc      	ldr	r4, [r7, #8]
  406f3a:	3d01      	subs	r5, #1
  406f3c:	d40f      	bmi.n	406f5e <_fwalk+0x36>
  406f3e:	89a3      	ldrh	r3, [r4, #12]
  406f40:	2b01      	cmp	r3, #1
  406f42:	f105 35ff 	add.w	r5, r5, #4294967295
  406f46:	d906      	bls.n	406f56 <_fwalk+0x2e>
  406f48:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406f4c:	3301      	adds	r3, #1
  406f4e:	4620      	mov	r0, r4
  406f50:	d001      	beq.n	406f56 <_fwalk+0x2e>
  406f52:	47c0      	blx	r8
  406f54:	4306      	orrs	r6, r0
  406f56:	1c6b      	adds	r3, r5, #1
  406f58:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406f5c:	d1ef      	bne.n	406f3e <_fwalk+0x16>
  406f5e:	683f      	ldr	r7, [r7, #0]
  406f60:	2f00      	cmp	r7, #0
  406f62:	d1e8      	bne.n	406f36 <_fwalk+0xe>
  406f64:	4630      	mov	r0, r6
  406f66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f6a:	463e      	mov	r6, r7
  406f6c:	4630      	mov	r0, r6
  406f6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f72:	bf00      	nop

00406f74 <_fwalk_reent>:
  406f74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406f78:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  406f7c:	d01f      	beq.n	406fbe <_fwalk_reent+0x4a>
  406f7e:	4688      	mov	r8, r1
  406f80:	4606      	mov	r6, r0
  406f82:	f04f 0900 	mov.w	r9, #0
  406f86:	687d      	ldr	r5, [r7, #4]
  406f88:	68bc      	ldr	r4, [r7, #8]
  406f8a:	3d01      	subs	r5, #1
  406f8c:	d411      	bmi.n	406fb2 <_fwalk_reent+0x3e>
  406f8e:	89a3      	ldrh	r3, [r4, #12]
  406f90:	2b01      	cmp	r3, #1
  406f92:	f105 35ff 	add.w	r5, r5, #4294967295
  406f96:	d908      	bls.n	406faa <_fwalk_reent+0x36>
  406f98:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  406f9c:	3301      	adds	r3, #1
  406f9e:	4621      	mov	r1, r4
  406fa0:	4630      	mov	r0, r6
  406fa2:	d002      	beq.n	406faa <_fwalk_reent+0x36>
  406fa4:	47c0      	blx	r8
  406fa6:	ea49 0900 	orr.w	r9, r9, r0
  406faa:	1c6b      	adds	r3, r5, #1
  406fac:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406fb0:	d1ed      	bne.n	406f8e <_fwalk_reent+0x1a>
  406fb2:	683f      	ldr	r7, [r7, #0]
  406fb4:	2f00      	cmp	r7, #0
  406fb6:	d1e6      	bne.n	406f86 <_fwalk_reent+0x12>
  406fb8:	4648      	mov	r0, r9
  406fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406fbe:	46b9      	mov	r9, r7
  406fc0:	4648      	mov	r0, r9
  406fc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406fc6:	bf00      	nop

00406fc8 <iswspace>:
  406fc8:	28ff      	cmp	r0, #255	; 0xff
  406fca:	d807      	bhi.n	406fdc <iswspace+0x14>
  406fcc:	4b04      	ldr	r3, [pc, #16]	; (406fe0 <iswspace+0x18>)
  406fce:	681b      	ldr	r3, [r3, #0]
  406fd0:	4418      	add	r0, r3
  406fd2:	7840      	ldrb	r0, [r0, #1]
  406fd4:	f000 0008 	and.w	r0, r0, #8
  406fd8:	b2c0      	uxtb	r0, r0
  406fda:	4770      	bx	lr
  406fdc:	2000      	movs	r0, #0
  406fde:	4770      	bx	lr
  406fe0:	20000464 	.word	0x20000464

00406fe4 <__locale_charset>:
  406fe4:	4800      	ldr	r0, [pc, #0]	; (406fe8 <__locale_charset+0x4>)
  406fe6:	4770      	bx	lr
  406fe8:	200004a0 	.word	0x200004a0

00406fec <__locale_mb_cur_max>:
  406fec:	4b01      	ldr	r3, [pc, #4]	; (406ff4 <__locale_mb_cur_max+0x8>)
  406fee:	6818      	ldr	r0, [r3, #0]
  406ff0:	4770      	bx	lr
  406ff2:	bf00      	nop
  406ff4:	200004c0 	.word	0x200004c0

00406ff8 <_localeconv_r>:
  406ff8:	4800      	ldr	r0, [pc, #0]	; (406ffc <_localeconv_r+0x4>)
  406ffa:	4770      	bx	lr
  406ffc:	20000468 	.word	0x20000468

00407000 <__smakebuf_r>:
  407000:	898b      	ldrh	r3, [r1, #12]
  407002:	b29a      	uxth	r2, r3
  407004:	f012 0f02 	tst.w	r2, #2
  407008:	d13c      	bne.n	407084 <__smakebuf_r+0x84>
  40700a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40700c:	460c      	mov	r4, r1
  40700e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407012:	2900      	cmp	r1, #0
  407014:	b091      	sub	sp, #68	; 0x44
  407016:	4605      	mov	r5, r0
  407018:	db19      	blt.n	40704e <__smakebuf_r+0x4e>
  40701a:	aa01      	add	r2, sp, #4
  40701c:	f004 fb74 	bl	40b708 <_fstat_r>
  407020:	2800      	cmp	r0, #0
  407022:	db12      	blt.n	40704a <__smakebuf_r+0x4a>
  407024:	9b02      	ldr	r3, [sp, #8]
  407026:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  40702a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  40702e:	f5a3 5700 	sub.w	r7, r3, #8192	; 0x2000
  407032:	fab7 f787 	clz	r7, r7
  407036:	ea4f 1757 	mov.w	r7, r7, lsr #5
  40703a:	d02a      	beq.n	407092 <__smakebuf_r+0x92>
  40703c:	89a3      	ldrh	r3, [r4, #12]
  40703e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407042:	81a3      	strh	r3, [r4, #12]
  407044:	f44f 6680 	mov.w	r6, #1024	; 0x400
  407048:	e00b      	b.n	407062 <__smakebuf_r+0x62>
  40704a:	89a3      	ldrh	r3, [r4, #12]
  40704c:	b29a      	uxth	r2, r3
  40704e:	f012 0f80 	tst.w	r2, #128	; 0x80
  407052:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407056:	81a3      	strh	r3, [r4, #12]
  407058:	bf0c      	ite	eq
  40705a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  40705e:	2640      	movne	r6, #64	; 0x40
  407060:	2700      	movs	r7, #0
  407062:	4628      	mov	r0, r5
  407064:	4631      	mov	r1, r6
  407066:	f000 f843 	bl	4070f0 <_malloc_r>
  40706a:	89a3      	ldrh	r3, [r4, #12]
  40706c:	b340      	cbz	r0, 4070c0 <__smakebuf_r+0xc0>
  40706e:	4a1a      	ldr	r2, [pc, #104]	; (4070d8 <__smakebuf_r+0xd8>)
  407070:	63ea      	str	r2, [r5, #60]	; 0x3c
  407072:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407076:	81a3      	strh	r3, [r4, #12]
  407078:	6020      	str	r0, [r4, #0]
  40707a:	6120      	str	r0, [r4, #16]
  40707c:	6166      	str	r6, [r4, #20]
  40707e:	b99f      	cbnz	r7, 4070a8 <__smakebuf_r+0xa8>
  407080:	b011      	add	sp, #68	; 0x44
  407082:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407084:	f101 0343 	add.w	r3, r1, #67	; 0x43
  407088:	2201      	movs	r2, #1
  40708a:	600b      	str	r3, [r1, #0]
  40708c:	610b      	str	r3, [r1, #16]
  40708e:	614a      	str	r2, [r1, #20]
  407090:	4770      	bx	lr
  407092:	4b12      	ldr	r3, [pc, #72]	; (4070dc <__smakebuf_r+0xdc>)
  407094:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  407096:	429a      	cmp	r2, r3
  407098:	d1d0      	bne.n	40703c <__smakebuf_r+0x3c>
  40709a:	89a3      	ldrh	r3, [r4, #12]
  40709c:	f44f 6680 	mov.w	r6, #1024	; 0x400
  4070a0:	4333      	orrs	r3, r6
  4070a2:	81a3      	strh	r3, [r4, #12]
  4070a4:	64e6      	str	r6, [r4, #76]	; 0x4c
  4070a6:	e7dc      	b.n	407062 <__smakebuf_r+0x62>
  4070a8:	4628      	mov	r0, r5
  4070aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4070ae:	f004 fedb 	bl	40be68 <_isatty_r>
  4070b2:	2800      	cmp	r0, #0
  4070b4:	d0e4      	beq.n	407080 <__smakebuf_r+0x80>
  4070b6:	89a3      	ldrh	r3, [r4, #12]
  4070b8:	f043 0301 	orr.w	r3, r3, #1
  4070bc:	81a3      	strh	r3, [r4, #12]
  4070be:	e7df      	b.n	407080 <__smakebuf_r+0x80>
  4070c0:	059a      	lsls	r2, r3, #22
  4070c2:	d4dd      	bmi.n	407080 <__smakebuf_r+0x80>
  4070c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4070c8:	f043 0302 	orr.w	r3, r3, #2
  4070cc:	2101      	movs	r1, #1
  4070ce:	81a3      	strh	r3, [r4, #12]
  4070d0:	6022      	str	r2, [r4, #0]
  4070d2:	6122      	str	r2, [r4, #16]
  4070d4:	6161      	str	r1, [r4, #20]
  4070d6:	e7d3      	b.n	407080 <__smakebuf_r+0x80>
  4070d8:	00406621 	.word	0x00406621
  4070dc:	004088c5 	.word	0x004088c5

004070e0 <malloc>:
  4070e0:	4b02      	ldr	r3, [pc, #8]	; (4070ec <malloc+0xc>)
  4070e2:	4601      	mov	r1, r0
  4070e4:	6818      	ldr	r0, [r3, #0]
  4070e6:	f000 b803 	b.w	4070f0 <_malloc_r>
  4070ea:	bf00      	nop
  4070ec:	20000460 	.word	0x20000460

004070f0 <_malloc_r>:
  4070f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4070f4:	f101 050b 	add.w	r5, r1, #11
  4070f8:	2d16      	cmp	r5, #22
  4070fa:	b083      	sub	sp, #12
  4070fc:	4606      	mov	r6, r0
  4070fe:	d927      	bls.n	407150 <_malloc_r+0x60>
  407100:	f035 0507 	bics.w	r5, r5, #7
  407104:	f100 80b6 	bmi.w	407274 <_malloc_r+0x184>
  407108:	42a9      	cmp	r1, r5
  40710a:	f200 80b3 	bhi.w	407274 <_malloc_r+0x184>
  40710e:	f000 fc0d 	bl	40792c <__malloc_lock>
  407112:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  407116:	d222      	bcs.n	40715e <_malloc_r+0x6e>
  407118:	4fc2      	ldr	r7, [pc, #776]	; (407424 <_malloc_r+0x334>)
  40711a:	08e8      	lsrs	r0, r5, #3
  40711c:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  407120:	68dc      	ldr	r4, [r3, #12]
  407122:	429c      	cmp	r4, r3
  407124:	f000 81c8 	beq.w	4074b8 <_malloc_r+0x3c8>
  407128:	6863      	ldr	r3, [r4, #4]
  40712a:	68e1      	ldr	r1, [r4, #12]
  40712c:	68a5      	ldr	r5, [r4, #8]
  40712e:	f023 0303 	bic.w	r3, r3, #3
  407132:	4423      	add	r3, r4
  407134:	4630      	mov	r0, r6
  407136:	685a      	ldr	r2, [r3, #4]
  407138:	60e9      	str	r1, [r5, #12]
  40713a:	f042 0201 	orr.w	r2, r2, #1
  40713e:	608d      	str	r5, [r1, #8]
  407140:	605a      	str	r2, [r3, #4]
  407142:	f000 fbf5 	bl	407930 <__malloc_unlock>
  407146:	3408      	adds	r4, #8
  407148:	4620      	mov	r0, r4
  40714a:	b003      	add	sp, #12
  40714c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407150:	2910      	cmp	r1, #16
  407152:	f200 808f 	bhi.w	407274 <_malloc_r+0x184>
  407156:	f000 fbe9 	bl	40792c <__malloc_lock>
  40715a:	2510      	movs	r5, #16
  40715c:	e7dc      	b.n	407118 <_malloc_r+0x28>
  40715e:	0a68      	lsrs	r0, r5, #9
  407160:	f000 808f 	beq.w	407282 <_malloc_r+0x192>
  407164:	2804      	cmp	r0, #4
  407166:	f200 8154 	bhi.w	407412 <_malloc_r+0x322>
  40716a:	09a8      	lsrs	r0, r5, #6
  40716c:	3038      	adds	r0, #56	; 0x38
  40716e:	0041      	lsls	r1, r0, #1
  407170:	4fac      	ldr	r7, [pc, #688]	; (407424 <_malloc_r+0x334>)
  407172:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  407176:	68cc      	ldr	r4, [r1, #12]
  407178:	42a1      	cmp	r1, r4
  40717a:	d106      	bne.n	40718a <_malloc_r+0x9a>
  40717c:	e00c      	b.n	407198 <_malloc_r+0xa8>
  40717e:	2a00      	cmp	r2, #0
  407180:	f280 8082 	bge.w	407288 <_malloc_r+0x198>
  407184:	68e4      	ldr	r4, [r4, #12]
  407186:	42a1      	cmp	r1, r4
  407188:	d006      	beq.n	407198 <_malloc_r+0xa8>
  40718a:	6863      	ldr	r3, [r4, #4]
  40718c:	f023 0303 	bic.w	r3, r3, #3
  407190:	1b5a      	subs	r2, r3, r5
  407192:	2a0f      	cmp	r2, #15
  407194:	ddf3      	ble.n	40717e <_malloc_r+0x8e>
  407196:	3801      	subs	r0, #1
  407198:	3001      	adds	r0, #1
  40719a:	49a2      	ldr	r1, [pc, #648]	; (407424 <_malloc_r+0x334>)
  40719c:	693c      	ldr	r4, [r7, #16]
  40719e:	f101 0e08 	add.w	lr, r1, #8
  4071a2:	4574      	cmp	r4, lr
  4071a4:	f000 817d 	beq.w	4074a2 <_malloc_r+0x3b2>
  4071a8:	6863      	ldr	r3, [r4, #4]
  4071aa:	f023 0303 	bic.w	r3, r3, #3
  4071ae:	1b5a      	subs	r2, r3, r5
  4071b0:	2a0f      	cmp	r2, #15
  4071b2:	f300 8163 	bgt.w	40747c <_malloc_r+0x38c>
  4071b6:	2a00      	cmp	r2, #0
  4071b8:	f8c1 e014 	str.w	lr, [r1, #20]
  4071bc:	f8c1 e010 	str.w	lr, [r1, #16]
  4071c0:	da73      	bge.n	4072aa <_malloc_r+0x1ba>
  4071c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4071c6:	f080 8139 	bcs.w	40743c <_malloc_r+0x34c>
  4071ca:	08db      	lsrs	r3, r3, #3
  4071cc:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  4071d0:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  4071d4:	684a      	ldr	r2, [r1, #4]
  4071d6:	f8d8 9008 	ldr.w	r9, [r8, #8]
  4071da:	f8c4 9008 	str.w	r9, [r4, #8]
  4071de:	2301      	movs	r3, #1
  4071e0:	fa03 f30c 	lsl.w	r3, r3, ip
  4071e4:	4313      	orrs	r3, r2
  4071e6:	f8c4 800c 	str.w	r8, [r4, #12]
  4071ea:	604b      	str	r3, [r1, #4]
  4071ec:	f8c8 4008 	str.w	r4, [r8, #8]
  4071f0:	f8c9 400c 	str.w	r4, [r9, #12]
  4071f4:	1082      	asrs	r2, r0, #2
  4071f6:	2401      	movs	r4, #1
  4071f8:	4094      	lsls	r4, r2
  4071fa:	429c      	cmp	r4, r3
  4071fc:	d862      	bhi.n	4072c4 <_malloc_r+0x1d4>
  4071fe:	4223      	tst	r3, r4
  407200:	d106      	bne.n	407210 <_malloc_r+0x120>
  407202:	f020 0003 	bic.w	r0, r0, #3
  407206:	0064      	lsls	r4, r4, #1
  407208:	4223      	tst	r3, r4
  40720a:	f100 0004 	add.w	r0, r0, #4
  40720e:	d0fa      	beq.n	407206 <_malloc_r+0x116>
  407210:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  407214:	46c4      	mov	ip, r8
  407216:	4681      	mov	r9, r0
  407218:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40721c:	459c      	cmp	ip, r3
  40721e:	d107      	bne.n	407230 <_malloc_r+0x140>
  407220:	e141      	b.n	4074a6 <_malloc_r+0x3b6>
  407222:	2900      	cmp	r1, #0
  407224:	f280 8151 	bge.w	4074ca <_malloc_r+0x3da>
  407228:	68db      	ldr	r3, [r3, #12]
  40722a:	459c      	cmp	ip, r3
  40722c:	f000 813b 	beq.w	4074a6 <_malloc_r+0x3b6>
  407230:	685a      	ldr	r2, [r3, #4]
  407232:	f022 0203 	bic.w	r2, r2, #3
  407236:	1b51      	subs	r1, r2, r5
  407238:	290f      	cmp	r1, #15
  40723a:	ddf2      	ble.n	407222 <_malloc_r+0x132>
  40723c:	461c      	mov	r4, r3
  40723e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407242:	f854 8f08 	ldr.w	r8, [r4, #8]!
  407246:	195a      	adds	r2, r3, r5
  407248:	f045 0901 	orr.w	r9, r5, #1
  40724c:	f041 0501 	orr.w	r5, r1, #1
  407250:	f8c3 9004 	str.w	r9, [r3, #4]
  407254:	4630      	mov	r0, r6
  407256:	f8c8 c00c 	str.w	ip, [r8, #12]
  40725a:	f8cc 8008 	str.w	r8, [ip, #8]
  40725e:	617a      	str	r2, [r7, #20]
  407260:	613a      	str	r2, [r7, #16]
  407262:	f8c2 e00c 	str.w	lr, [r2, #12]
  407266:	f8c2 e008 	str.w	lr, [r2, #8]
  40726a:	6055      	str	r5, [r2, #4]
  40726c:	5051      	str	r1, [r2, r1]
  40726e:	f000 fb5f 	bl	407930 <__malloc_unlock>
  407272:	e769      	b.n	407148 <_malloc_r+0x58>
  407274:	2400      	movs	r4, #0
  407276:	230c      	movs	r3, #12
  407278:	4620      	mov	r0, r4
  40727a:	6033      	str	r3, [r6, #0]
  40727c:	b003      	add	sp, #12
  40727e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407282:	217e      	movs	r1, #126	; 0x7e
  407284:	203f      	movs	r0, #63	; 0x3f
  407286:	e773      	b.n	407170 <_malloc_r+0x80>
  407288:	4423      	add	r3, r4
  40728a:	68e1      	ldr	r1, [r4, #12]
  40728c:	685a      	ldr	r2, [r3, #4]
  40728e:	68a5      	ldr	r5, [r4, #8]
  407290:	f042 0201 	orr.w	r2, r2, #1
  407294:	60e9      	str	r1, [r5, #12]
  407296:	4630      	mov	r0, r6
  407298:	608d      	str	r5, [r1, #8]
  40729a:	605a      	str	r2, [r3, #4]
  40729c:	f000 fb48 	bl	407930 <__malloc_unlock>
  4072a0:	3408      	adds	r4, #8
  4072a2:	4620      	mov	r0, r4
  4072a4:	b003      	add	sp, #12
  4072a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072aa:	4423      	add	r3, r4
  4072ac:	4630      	mov	r0, r6
  4072ae:	685a      	ldr	r2, [r3, #4]
  4072b0:	f042 0201 	orr.w	r2, r2, #1
  4072b4:	605a      	str	r2, [r3, #4]
  4072b6:	f000 fb3b 	bl	407930 <__malloc_unlock>
  4072ba:	3408      	adds	r4, #8
  4072bc:	4620      	mov	r0, r4
  4072be:	b003      	add	sp, #12
  4072c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4072c4:	68bc      	ldr	r4, [r7, #8]
  4072c6:	6863      	ldr	r3, [r4, #4]
  4072c8:	f023 0803 	bic.w	r8, r3, #3
  4072cc:	4545      	cmp	r5, r8
  4072ce:	d804      	bhi.n	4072da <_malloc_r+0x1ea>
  4072d0:	ebc5 0308 	rsb	r3, r5, r8
  4072d4:	2b0f      	cmp	r3, #15
  4072d6:	f300 808c 	bgt.w	4073f2 <_malloc_r+0x302>
  4072da:	4b53      	ldr	r3, [pc, #332]	; (407428 <_malloc_r+0x338>)
  4072dc:	f8df a158 	ldr.w	sl, [pc, #344]	; 407438 <_malloc_r+0x348>
  4072e0:	681a      	ldr	r2, [r3, #0]
  4072e2:	f8da 3000 	ldr.w	r3, [sl]
  4072e6:	3301      	adds	r3, #1
  4072e8:	442a      	add	r2, r5
  4072ea:	eb04 0b08 	add.w	fp, r4, r8
  4072ee:	f000 8150 	beq.w	407592 <_malloc_r+0x4a2>
  4072f2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4072f6:	320f      	adds	r2, #15
  4072f8:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4072fc:	f022 020f 	bic.w	r2, r2, #15
  407300:	4611      	mov	r1, r2
  407302:	4630      	mov	r0, r6
  407304:	9201      	str	r2, [sp, #4]
  407306:	f001 fa37 	bl	408778 <_sbrk_r>
  40730a:	f1b0 3fff 	cmp.w	r0, #4294967295
  40730e:	4681      	mov	r9, r0
  407310:	9a01      	ldr	r2, [sp, #4]
  407312:	f000 8147 	beq.w	4075a4 <_malloc_r+0x4b4>
  407316:	4583      	cmp	fp, r0
  407318:	f200 80ee 	bhi.w	4074f8 <_malloc_r+0x408>
  40731c:	4b43      	ldr	r3, [pc, #268]	; (40742c <_malloc_r+0x33c>)
  40731e:	6819      	ldr	r1, [r3, #0]
  407320:	45cb      	cmp	fp, r9
  407322:	4411      	add	r1, r2
  407324:	6019      	str	r1, [r3, #0]
  407326:	f000 8142 	beq.w	4075ae <_malloc_r+0x4be>
  40732a:	f8da 0000 	ldr.w	r0, [sl]
  40732e:	f8df e108 	ldr.w	lr, [pc, #264]	; 407438 <_malloc_r+0x348>
  407332:	3001      	adds	r0, #1
  407334:	bf1b      	ittet	ne
  407336:	ebcb 0b09 	rsbne	fp, fp, r9
  40733a:	4459      	addne	r1, fp
  40733c:	f8ce 9000 	streq.w	r9, [lr]
  407340:	6019      	strne	r1, [r3, #0]
  407342:	f019 0107 	ands.w	r1, r9, #7
  407346:	f000 8107 	beq.w	407558 <_malloc_r+0x468>
  40734a:	f1c1 0008 	rsb	r0, r1, #8
  40734e:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407352:	4481      	add	r9, r0
  407354:	3108      	adds	r1, #8
  407356:	444a      	add	r2, r9
  407358:	f3c2 020b 	ubfx	r2, r2, #0, #12
  40735c:	ebc2 0a01 	rsb	sl, r2, r1
  407360:	4651      	mov	r1, sl
  407362:	4630      	mov	r0, r6
  407364:	9301      	str	r3, [sp, #4]
  407366:	f001 fa07 	bl	408778 <_sbrk_r>
  40736a:	1c43      	adds	r3, r0, #1
  40736c:	9b01      	ldr	r3, [sp, #4]
  40736e:	f000 812c 	beq.w	4075ca <_malloc_r+0x4da>
  407372:	ebc9 0200 	rsb	r2, r9, r0
  407376:	4452      	add	r2, sl
  407378:	f042 0201 	orr.w	r2, r2, #1
  40737c:	6819      	ldr	r1, [r3, #0]
  40737e:	f8c7 9008 	str.w	r9, [r7, #8]
  407382:	4451      	add	r1, sl
  407384:	42bc      	cmp	r4, r7
  407386:	f8c9 2004 	str.w	r2, [r9, #4]
  40738a:	6019      	str	r1, [r3, #0]
  40738c:	f8df a09c 	ldr.w	sl, [pc, #156]	; 40742c <_malloc_r+0x33c>
  407390:	d016      	beq.n	4073c0 <_malloc_r+0x2d0>
  407392:	f1b8 0f0f 	cmp.w	r8, #15
  407396:	f240 80ee 	bls.w	407576 <_malloc_r+0x486>
  40739a:	6862      	ldr	r2, [r4, #4]
  40739c:	f1a8 030c 	sub.w	r3, r8, #12
  4073a0:	f023 0307 	bic.w	r3, r3, #7
  4073a4:	18e0      	adds	r0, r4, r3
  4073a6:	f002 0201 	and.w	r2, r2, #1
  4073aa:	f04f 0e05 	mov.w	lr, #5
  4073ae:	431a      	orrs	r2, r3
  4073b0:	2b0f      	cmp	r3, #15
  4073b2:	6062      	str	r2, [r4, #4]
  4073b4:	f8c0 e004 	str.w	lr, [r0, #4]
  4073b8:	f8c0 e008 	str.w	lr, [r0, #8]
  4073bc:	f200 8109 	bhi.w	4075d2 <_malloc_r+0x4e2>
  4073c0:	4b1b      	ldr	r3, [pc, #108]	; (407430 <_malloc_r+0x340>)
  4073c2:	68bc      	ldr	r4, [r7, #8]
  4073c4:	681a      	ldr	r2, [r3, #0]
  4073c6:	4291      	cmp	r1, r2
  4073c8:	bf88      	it	hi
  4073ca:	6019      	strhi	r1, [r3, #0]
  4073cc:	4b19      	ldr	r3, [pc, #100]	; (407434 <_malloc_r+0x344>)
  4073ce:	681a      	ldr	r2, [r3, #0]
  4073d0:	4291      	cmp	r1, r2
  4073d2:	6862      	ldr	r2, [r4, #4]
  4073d4:	bf88      	it	hi
  4073d6:	6019      	strhi	r1, [r3, #0]
  4073d8:	f022 0203 	bic.w	r2, r2, #3
  4073dc:	4295      	cmp	r5, r2
  4073de:	eba2 0305 	sub.w	r3, r2, r5
  4073e2:	d801      	bhi.n	4073e8 <_malloc_r+0x2f8>
  4073e4:	2b0f      	cmp	r3, #15
  4073e6:	dc04      	bgt.n	4073f2 <_malloc_r+0x302>
  4073e8:	4630      	mov	r0, r6
  4073ea:	f000 faa1 	bl	407930 <__malloc_unlock>
  4073ee:	2400      	movs	r4, #0
  4073f0:	e6aa      	b.n	407148 <_malloc_r+0x58>
  4073f2:	1962      	adds	r2, r4, r5
  4073f4:	f043 0301 	orr.w	r3, r3, #1
  4073f8:	f045 0501 	orr.w	r5, r5, #1
  4073fc:	6065      	str	r5, [r4, #4]
  4073fe:	4630      	mov	r0, r6
  407400:	60ba      	str	r2, [r7, #8]
  407402:	6053      	str	r3, [r2, #4]
  407404:	f000 fa94 	bl	407930 <__malloc_unlock>
  407408:	3408      	adds	r4, #8
  40740a:	4620      	mov	r0, r4
  40740c:	b003      	add	sp, #12
  40740e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407412:	2814      	cmp	r0, #20
  407414:	d968      	bls.n	4074e8 <_malloc_r+0x3f8>
  407416:	2854      	cmp	r0, #84	; 0x54
  407418:	f200 8097 	bhi.w	40754a <_malloc_r+0x45a>
  40741c:	0b28      	lsrs	r0, r5, #12
  40741e:	306e      	adds	r0, #110	; 0x6e
  407420:	0041      	lsls	r1, r0, #1
  407422:	e6a5      	b.n	407170 <_malloc_r+0x80>
  407424:	200004c4 	.word	0x200004c4
  407428:	200009a4 	.word	0x200009a4
  40742c:	200009a8 	.word	0x200009a8
  407430:	200009a0 	.word	0x200009a0
  407434:	2000099c 	.word	0x2000099c
  407438:	200008d0 	.word	0x200008d0
  40743c:	0a5a      	lsrs	r2, r3, #9
  40743e:	2a04      	cmp	r2, #4
  407440:	d955      	bls.n	4074ee <_malloc_r+0x3fe>
  407442:	2a14      	cmp	r2, #20
  407444:	f200 80a7 	bhi.w	407596 <_malloc_r+0x4a6>
  407448:	325b      	adds	r2, #91	; 0x5b
  40744a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40744e:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  407452:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 407610 <_malloc_r+0x520>
  407456:	f8dc 1008 	ldr.w	r1, [ip, #8]
  40745a:	4561      	cmp	r1, ip
  40745c:	d07f      	beq.n	40755e <_malloc_r+0x46e>
  40745e:	684a      	ldr	r2, [r1, #4]
  407460:	f022 0203 	bic.w	r2, r2, #3
  407464:	4293      	cmp	r3, r2
  407466:	d202      	bcs.n	40746e <_malloc_r+0x37e>
  407468:	6889      	ldr	r1, [r1, #8]
  40746a:	458c      	cmp	ip, r1
  40746c:	d1f7      	bne.n	40745e <_malloc_r+0x36e>
  40746e:	68ca      	ldr	r2, [r1, #12]
  407470:	687b      	ldr	r3, [r7, #4]
  407472:	60e2      	str	r2, [r4, #12]
  407474:	60a1      	str	r1, [r4, #8]
  407476:	6094      	str	r4, [r2, #8]
  407478:	60cc      	str	r4, [r1, #12]
  40747a:	e6bb      	b.n	4071f4 <_malloc_r+0x104>
  40747c:	1963      	adds	r3, r4, r5
  40747e:	f042 0701 	orr.w	r7, r2, #1
  407482:	f045 0501 	orr.w	r5, r5, #1
  407486:	6065      	str	r5, [r4, #4]
  407488:	4630      	mov	r0, r6
  40748a:	614b      	str	r3, [r1, #20]
  40748c:	610b      	str	r3, [r1, #16]
  40748e:	f8c3 e00c 	str.w	lr, [r3, #12]
  407492:	f8c3 e008 	str.w	lr, [r3, #8]
  407496:	605f      	str	r7, [r3, #4]
  407498:	509a      	str	r2, [r3, r2]
  40749a:	3408      	adds	r4, #8
  40749c:	f000 fa48 	bl	407930 <__malloc_unlock>
  4074a0:	e652      	b.n	407148 <_malloc_r+0x58>
  4074a2:	684b      	ldr	r3, [r1, #4]
  4074a4:	e6a6      	b.n	4071f4 <_malloc_r+0x104>
  4074a6:	f109 0901 	add.w	r9, r9, #1
  4074aa:	f019 0f03 	tst.w	r9, #3
  4074ae:	f10c 0c08 	add.w	ip, ip, #8
  4074b2:	f47f aeb1 	bne.w	407218 <_malloc_r+0x128>
  4074b6:	e02c      	b.n	407512 <_malloc_r+0x422>
  4074b8:	f104 0308 	add.w	r3, r4, #8
  4074bc:	6964      	ldr	r4, [r4, #20]
  4074be:	42a3      	cmp	r3, r4
  4074c0:	bf08      	it	eq
  4074c2:	3002      	addeq	r0, #2
  4074c4:	f43f ae69 	beq.w	40719a <_malloc_r+0xaa>
  4074c8:	e62e      	b.n	407128 <_malloc_r+0x38>
  4074ca:	441a      	add	r2, r3
  4074cc:	461c      	mov	r4, r3
  4074ce:	6851      	ldr	r1, [r2, #4]
  4074d0:	68db      	ldr	r3, [r3, #12]
  4074d2:	f854 5f08 	ldr.w	r5, [r4, #8]!
  4074d6:	f041 0101 	orr.w	r1, r1, #1
  4074da:	6051      	str	r1, [r2, #4]
  4074dc:	4630      	mov	r0, r6
  4074de:	60eb      	str	r3, [r5, #12]
  4074e0:	609d      	str	r5, [r3, #8]
  4074e2:	f000 fa25 	bl	407930 <__malloc_unlock>
  4074e6:	e62f      	b.n	407148 <_malloc_r+0x58>
  4074e8:	305b      	adds	r0, #91	; 0x5b
  4074ea:	0041      	lsls	r1, r0, #1
  4074ec:	e640      	b.n	407170 <_malloc_r+0x80>
  4074ee:	099a      	lsrs	r2, r3, #6
  4074f0:	3238      	adds	r2, #56	; 0x38
  4074f2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4074f6:	e7aa      	b.n	40744e <_malloc_r+0x35e>
  4074f8:	42bc      	cmp	r4, r7
  4074fa:	4b45      	ldr	r3, [pc, #276]	; (407610 <_malloc_r+0x520>)
  4074fc:	f43f af0e 	beq.w	40731c <_malloc_r+0x22c>
  407500:	689c      	ldr	r4, [r3, #8]
  407502:	6862      	ldr	r2, [r4, #4]
  407504:	f022 0203 	bic.w	r2, r2, #3
  407508:	e768      	b.n	4073dc <_malloc_r+0x2ec>
  40750a:	f8d8 8000 	ldr.w	r8, [r8]
  40750e:	4598      	cmp	r8, r3
  407510:	d17c      	bne.n	40760c <_malloc_r+0x51c>
  407512:	f010 0f03 	tst.w	r0, #3
  407516:	f1a8 0308 	sub.w	r3, r8, #8
  40751a:	f100 30ff 	add.w	r0, r0, #4294967295
  40751e:	d1f4      	bne.n	40750a <_malloc_r+0x41a>
  407520:	687b      	ldr	r3, [r7, #4]
  407522:	ea23 0304 	bic.w	r3, r3, r4
  407526:	607b      	str	r3, [r7, #4]
  407528:	0064      	lsls	r4, r4, #1
  40752a:	429c      	cmp	r4, r3
  40752c:	f63f aeca 	bhi.w	4072c4 <_malloc_r+0x1d4>
  407530:	2c00      	cmp	r4, #0
  407532:	f43f aec7 	beq.w	4072c4 <_malloc_r+0x1d4>
  407536:	4223      	tst	r3, r4
  407538:	4648      	mov	r0, r9
  40753a:	f47f ae69 	bne.w	407210 <_malloc_r+0x120>
  40753e:	0064      	lsls	r4, r4, #1
  407540:	4223      	tst	r3, r4
  407542:	f100 0004 	add.w	r0, r0, #4
  407546:	d0fa      	beq.n	40753e <_malloc_r+0x44e>
  407548:	e662      	b.n	407210 <_malloc_r+0x120>
  40754a:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  40754e:	d818      	bhi.n	407582 <_malloc_r+0x492>
  407550:	0be8      	lsrs	r0, r5, #15
  407552:	3077      	adds	r0, #119	; 0x77
  407554:	0041      	lsls	r1, r0, #1
  407556:	e60b      	b.n	407170 <_malloc_r+0x80>
  407558:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40755c:	e6fb      	b.n	407356 <_malloc_r+0x266>
  40755e:	f8d8 3004 	ldr.w	r3, [r8, #4]
  407562:	1092      	asrs	r2, r2, #2
  407564:	f04f 0c01 	mov.w	ip, #1
  407568:	fa0c f202 	lsl.w	r2, ip, r2
  40756c:	4313      	orrs	r3, r2
  40756e:	f8c8 3004 	str.w	r3, [r8, #4]
  407572:	460a      	mov	r2, r1
  407574:	e77d      	b.n	407472 <_malloc_r+0x382>
  407576:	2301      	movs	r3, #1
  407578:	f8c9 3004 	str.w	r3, [r9, #4]
  40757c:	464c      	mov	r4, r9
  40757e:	2200      	movs	r2, #0
  407580:	e72c      	b.n	4073dc <_malloc_r+0x2ec>
  407582:	f240 5354 	movw	r3, #1364	; 0x554
  407586:	4298      	cmp	r0, r3
  407588:	d81c      	bhi.n	4075c4 <_malloc_r+0x4d4>
  40758a:	0ca8      	lsrs	r0, r5, #18
  40758c:	307c      	adds	r0, #124	; 0x7c
  40758e:	0041      	lsls	r1, r0, #1
  407590:	e5ee      	b.n	407170 <_malloc_r+0x80>
  407592:	3210      	adds	r2, #16
  407594:	e6b4      	b.n	407300 <_malloc_r+0x210>
  407596:	2a54      	cmp	r2, #84	; 0x54
  407598:	d823      	bhi.n	4075e2 <_malloc_r+0x4f2>
  40759a:	0b1a      	lsrs	r2, r3, #12
  40759c:	326e      	adds	r2, #110	; 0x6e
  40759e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4075a2:	e754      	b.n	40744e <_malloc_r+0x35e>
  4075a4:	68bc      	ldr	r4, [r7, #8]
  4075a6:	6862      	ldr	r2, [r4, #4]
  4075a8:	f022 0203 	bic.w	r2, r2, #3
  4075ac:	e716      	b.n	4073dc <_malloc_r+0x2ec>
  4075ae:	f3cb 000b 	ubfx	r0, fp, #0, #12
  4075b2:	2800      	cmp	r0, #0
  4075b4:	f47f aeb9 	bne.w	40732a <_malloc_r+0x23a>
  4075b8:	4442      	add	r2, r8
  4075ba:	68bb      	ldr	r3, [r7, #8]
  4075bc:	f042 0201 	orr.w	r2, r2, #1
  4075c0:	605a      	str	r2, [r3, #4]
  4075c2:	e6fd      	b.n	4073c0 <_malloc_r+0x2d0>
  4075c4:	21fc      	movs	r1, #252	; 0xfc
  4075c6:	207e      	movs	r0, #126	; 0x7e
  4075c8:	e5d2      	b.n	407170 <_malloc_r+0x80>
  4075ca:	2201      	movs	r2, #1
  4075cc:	f04f 0a00 	mov.w	sl, #0
  4075d0:	e6d4      	b.n	40737c <_malloc_r+0x28c>
  4075d2:	f104 0108 	add.w	r1, r4, #8
  4075d6:	4630      	mov	r0, r6
  4075d8:	f7ff fa42 	bl	406a60 <_free_r>
  4075dc:	f8da 1000 	ldr.w	r1, [sl]
  4075e0:	e6ee      	b.n	4073c0 <_malloc_r+0x2d0>
  4075e2:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4075e6:	d804      	bhi.n	4075f2 <_malloc_r+0x502>
  4075e8:	0bda      	lsrs	r2, r3, #15
  4075ea:	3277      	adds	r2, #119	; 0x77
  4075ec:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4075f0:	e72d      	b.n	40744e <_malloc_r+0x35e>
  4075f2:	f240 5154 	movw	r1, #1364	; 0x554
  4075f6:	428a      	cmp	r2, r1
  4075f8:	d804      	bhi.n	407604 <_malloc_r+0x514>
  4075fa:	0c9a      	lsrs	r2, r3, #18
  4075fc:	327c      	adds	r2, #124	; 0x7c
  4075fe:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  407602:	e724      	b.n	40744e <_malloc_r+0x35e>
  407604:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  407608:	227e      	movs	r2, #126	; 0x7e
  40760a:	e720      	b.n	40744e <_malloc_r+0x35e>
  40760c:	687b      	ldr	r3, [r7, #4]
  40760e:	e78b      	b.n	407528 <_malloc_r+0x438>
  407610:	200004c4 	.word	0x200004c4

00407614 <_mbrtowc_r>:
  407614:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407618:	b083      	sub	sp, #12
  40761a:	4605      	mov	r5, r0
  40761c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40761e:	4614      	mov	r4, r2
  407620:	b1b2      	cbz	r2, 407650 <_mbrtowc_r+0x3c>
  407622:	461f      	mov	r7, r3
  407624:	4b10      	ldr	r3, [pc, #64]	; (407668 <_mbrtowc_r+0x54>)
  407626:	4688      	mov	r8, r1
  407628:	f8d3 9000 	ldr.w	r9, [r3]
  40762c:	f7ff fcda 	bl	406fe4 <__locale_charset>
  407630:	4641      	mov	r1, r8
  407632:	e88d 0041 	stmia.w	sp, {r0, r6}
  407636:	4622      	mov	r2, r4
  407638:	463b      	mov	r3, r7
  40763a:	4628      	mov	r0, r5
  40763c:	47c8      	blx	r9
  40763e:	1c43      	adds	r3, r0, #1
  407640:	d103      	bne.n	40764a <_mbrtowc_r+0x36>
  407642:	2200      	movs	r2, #0
  407644:	238a      	movs	r3, #138	; 0x8a
  407646:	6032      	str	r2, [r6, #0]
  407648:	602b      	str	r3, [r5, #0]
  40764a:	b003      	add	sp, #12
  40764c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407650:	4b05      	ldr	r3, [pc, #20]	; (407668 <_mbrtowc_r+0x54>)
  407652:	681f      	ldr	r7, [r3, #0]
  407654:	f7ff fcc6 	bl	406fe4 <__locale_charset>
  407658:	4621      	mov	r1, r4
  40765a:	e88d 0041 	stmia.w	sp, {r0, r6}
  40765e:	4a03      	ldr	r2, [pc, #12]	; (40766c <_mbrtowc_r+0x58>)
  407660:	4628      	mov	r0, r5
  407662:	2301      	movs	r3, #1
  407664:	47b8      	blx	r7
  407666:	e7ea      	b.n	40763e <_mbrtowc_r+0x2a>
  407668:	200008d4 	.word	0x200008d4
  40766c:	0040d404 	.word	0x0040d404

00407670 <__ascii_mbtowc>:
  407670:	b082      	sub	sp, #8
  407672:	b149      	cbz	r1, 407688 <__ascii_mbtowc+0x18>
  407674:	b15a      	cbz	r2, 40768e <__ascii_mbtowc+0x1e>
  407676:	b16b      	cbz	r3, 407694 <__ascii_mbtowc+0x24>
  407678:	7813      	ldrb	r3, [r2, #0]
  40767a:	600b      	str	r3, [r1, #0]
  40767c:	7812      	ldrb	r2, [r2, #0]
  40767e:	1c10      	adds	r0, r2, #0
  407680:	bf18      	it	ne
  407682:	2001      	movne	r0, #1
  407684:	b002      	add	sp, #8
  407686:	4770      	bx	lr
  407688:	a901      	add	r1, sp, #4
  40768a:	2a00      	cmp	r2, #0
  40768c:	d1f3      	bne.n	407676 <__ascii_mbtowc+0x6>
  40768e:	4610      	mov	r0, r2
  407690:	b002      	add	sp, #8
  407692:	4770      	bx	lr
  407694:	f06f 0001 	mvn.w	r0, #1
  407698:	e7f4      	b.n	407684 <__ascii_mbtowc+0x14>
  40769a:	bf00      	nop

0040769c <memchr>:
  40769c:	0783      	lsls	r3, r0, #30
  40769e:	b470      	push	{r4, r5, r6}
  4076a0:	b2c9      	uxtb	r1, r1
  4076a2:	d040      	beq.n	407726 <memchr+0x8a>
  4076a4:	1e54      	subs	r4, r2, #1
  4076a6:	2a00      	cmp	r2, #0
  4076a8:	d03f      	beq.n	40772a <memchr+0x8e>
  4076aa:	7803      	ldrb	r3, [r0, #0]
  4076ac:	428b      	cmp	r3, r1
  4076ae:	bf18      	it	ne
  4076b0:	1c43      	addne	r3, r0, #1
  4076b2:	d106      	bne.n	4076c2 <memchr+0x26>
  4076b4:	e01d      	b.n	4076f2 <memchr+0x56>
  4076b6:	b1f4      	cbz	r4, 4076f6 <memchr+0x5a>
  4076b8:	7802      	ldrb	r2, [r0, #0]
  4076ba:	428a      	cmp	r2, r1
  4076bc:	f104 34ff 	add.w	r4, r4, #4294967295
  4076c0:	d017      	beq.n	4076f2 <memchr+0x56>
  4076c2:	f013 0f03 	tst.w	r3, #3
  4076c6:	4618      	mov	r0, r3
  4076c8:	f103 0301 	add.w	r3, r3, #1
  4076cc:	d1f3      	bne.n	4076b6 <memchr+0x1a>
  4076ce:	2c03      	cmp	r4, #3
  4076d0:	d814      	bhi.n	4076fc <memchr+0x60>
  4076d2:	b184      	cbz	r4, 4076f6 <memchr+0x5a>
  4076d4:	7803      	ldrb	r3, [r0, #0]
  4076d6:	428b      	cmp	r3, r1
  4076d8:	d00b      	beq.n	4076f2 <memchr+0x56>
  4076da:	1905      	adds	r5, r0, r4
  4076dc:	1c43      	adds	r3, r0, #1
  4076de:	e002      	b.n	4076e6 <memchr+0x4a>
  4076e0:	7802      	ldrb	r2, [r0, #0]
  4076e2:	428a      	cmp	r2, r1
  4076e4:	d005      	beq.n	4076f2 <memchr+0x56>
  4076e6:	42ab      	cmp	r3, r5
  4076e8:	4618      	mov	r0, r3
  4076ea:	f103 0301 	add.w	r3, r3, #1
  4076ee:	d1f7      	bne.n	4076e0 <memchr+0x44>
  4076f0:	2000      	movs	r0, #0
  4076f2:	bc70      	pop	{r4, r5, r6}
  4076f4:	4770      	bx	lr
  4076f6:	4620      	mov	r0, r4
  4076f8:	bc70      	pop	{r4, r5, r6}
  4076fa:	4770      	bx	lr
  4076fc:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  407700:	4602      	mov	r2, r0
  407702:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  407706:	4610      	mov	r0, r2
  407708:	3204      	adds	r2, #4
  40770a:	6803      	ldr	r3, [r0, #0]
  40770c:	4073      	eors	r3, r6
  40770e:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  407712:	ea25 0303 	bic.w	r3, r5, r3
  407716:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40771a:	d1da      	bne.n	4076d2 <memchr+0x36>
  40771c:	3c04      	subs	r4, #4
  40771e:	2c03      	cmp	r4, #3
  407720:	4610      	mov	r0, r2
  407722:	d8f0      	bhi.n	407706 <memchr+0x6a>
  407724:	e7d5      	b.n	4076d2 <memchr+0x36>
  407726:	4614      	mov	r4, r2
  407728:	e7d1      	b.n	4076ce <memchr+0x32>
  40772a:	4610      	mov	r0, r2
  40772c:	e7e1      	b.n	4076f2 <memchr+0x56>
  40772e:	bf00      	nop

00407730 <memcpy>:
  407730:	4684      	mov	ip, r0
  407732:	ea41 0300 	orr.w	r3, r1, r0
  407736:	f013 0303 	ands.w	r3, r3, #3
  40773a:	d16d      	bne.n	407818 <memcpy+0xe8>
  40773c:	3a40      	subs	r2, #64	; 0x40
  40773e:	d341      	bcc.n	4077c4 <memcpy+0x94>
  407740:	f851 3b04 	ldr.w	r3, [r1], #4
  407744:	f840 3b04 	str.w	r3, [r0], #4
  407748:	f851 3b04 	ldr.w	r3, [r1], #4
  40774c:	f840 3b04 	str.w	r3, [r0], #4
  407750:	f851 3b04 	ldr.w	r3, [r1], #4
  407754:	f840 3b04 	str.w	r3, [r0], #4
  407758:	f851 3b04 	ldr.w	r3, [r1], #4
  40775c:	f840 3b04 	str.w	r3, [r0], #4
  407760:	f851 3b04 	ldr.w	r3, [r1], #4
  407764:	f840 3b04 	str.w	r3, [r0], #4
  407768:	f851 3b04 	ldr.w	r3, [r1], #4
  40776c:	f840 3b04 	str.w	r3, [r0], #4
  407770:	f851 3b04 	ldr.w	r3, [r1], #4
  407774:	f840 3b04 	str.w	r3, [r0], #4
  407778:	f851 3b04 	ldr.w	r3, [r1], #4
  40777c:	f840 3b04 	str.w	r3, [r0], #4
  407780:	f851 3b04 	ldr.w	r3, [r1], #4
  407784:	f840 3b04 	str.w	r3, [r0], #4
  407788:	f851 3b04 	ldr.w	r3, [r1], #4
  40778c:	f840 3b04 	str.w	r3, [r0], #4
  407790:	f851 3b04 	ldr.w	r3, [r1], #4
  407794:	f840 3b04 	str.w	r3, [r0], #4
  407798:	f851 3b04 	ldr.w	r3, [r1], #4
  40779c:	f840 3b04 	str.w	r3, [r0], #4
  4077a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4077a4:	f840 3b04 	str.w	r3, [r0], #4
  4077a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4077ac:	f840 3b04 	str.w	r3, [r0], #4
  4077b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4077b4:	f840 3b04 	str.w	r3, [r0], #4
  4077b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4077bc:	f840 3b04 	str.w	r3, [r0], #4
  4077c0:	3a40      	subs	r2, #64	; 0x40
  4077c2:	d2bd      	bcs.n	407740 <memcpy+0x10>
  4077c4:	3230      	adds	r2, #48	; 0x30
  4077c6:	d311      	bcc.n	4077ec <memcpy+0xbc>
  4077c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4077cc:	f840 3b04 	str.w	r3, [r0], #4
  4077d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4077d4:	f840 3b04 	str.w	r3, [r0], #4
  4077d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4077dc:	f840 3b04 	str.w	r3, [r0], #4
  4077e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4077e4:	f840 3b04 	str.w	r3, [r0], #4
  4077e8:	3a10      	subs	r2, #16
  4077ea:	d2ed      	bcs.n	4077c8 <memcpy+0x98>
  4077ec:	320c      	adds	r2, #12
  4077ee:	d305      	bcc.n	4077fc <memcpy+0xcc>
  4077f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4077f4:	f840 3b04 	str.w	r3, [r0], #4
  4077f8:	3a04      	subs	r2, #4
  4077fa:	d2f9      	bcs.n	4077f0 <memcpy+0xc0>
  4077fc:	3204      	adds	r2, #4
  4077fe:	d008      	beq.n	407812 <memcpy+0xe2>
  407800:	07d2      	lsls	r2, r2, #31
  407802:	bf1c      	itt	ne
  407804:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407808:	f800 3b01 	strbne.w	r3, [r0], #1
  40780c:	d301      	bcc.n	407812 <memcpy+0xe2>
  40780e:	880b      	ldrh	r3, [r1, #0]
  407810:	8003      	strh	r3, [r0, #0]
  407812:	4660      	mov	r0, ip
  407814:	4770      	bx	lr
  407816:	bf00      	nop
  407818:	2a08      	cmp	r2, #8
  40781a:	d313      	bcc.n	407844 <memcpy+0x114>
  40781c:	078b      	lsls	r3, r1, #30
  40781e:	d08d      	beq.n	40773c <memcpy+0xc>
  407820:	f010 0303 	ands.w	r3, r0, #3
  407824:	d08a      	beq.n	40773c <memcpy+0xc>
  407826:	f1c3 0304 	rsb	r3, r3, #4
  40782a:	1ad2      	subs	r2, r2, r3
  40782c:	07db      	lsls	r3, r3, #31
  40782e:	bf1c      	itt	ne
  407830:	f811 3b01 	ldrbne.w	r3, [r1], #1
  407834:	f800 3b01 	strbne.w	r3, [r0], #1
  407838:	d380      	bcc.n	40773c <memcpy+0xc>
  40783a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40783e:	f820 3b02 	strh.w	r3, [r0], #2
  407842:	e77b      	b.n	40773c <memcpy+0xc>
  407844:	3a04      	subs	r2, #4
  407846:	d3d9      	bcc.n	4077fc <memcpy+0xcc>
  407848:	3a01      	subs	r2, #1
  40784a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40784e:	f800 3b01 	strb.w	r3, [r0], #1
  407852:	d2f9      	bcs.n	407848 <memcpy+0x118>
  407854:	780b      	ldrb	r3, [r1, #0]
  407856:	7003      	strb	r3, [r0, #0]
  407858:	784b      	ldrb	r3, [r1, #1]
  40785a:	7043      	strb	r3, [r0, #1]
  40785c:	788b      	ldrb	r3, [r1, #2]
  40785e:	7083      	strb	r3, [r0, #2]
  407860:	4660      	mov	r0, ip
  407862:	4770      	bx	lr

00407864 <memmove>:
  407864:	4288      	cmp	r0, r1
  407866:	b5f0      	push	{r4, r5, r6, r7, lr}
  407868:	d90d      	bls.n	407886 <memmove+0x22>
  40786a:	188b      	adds	r3, r1, r2
  40786c:	4298      	cmp	r0, r3
  40786e:	d20a      	bcs.n	407886 <memmove+0x22>
  407870:	1881      	adds	r1, r0, r2
  407872:	2a00      	cmp	r2, #0
  407874:	d054      	beq.n	407920 <memmove+0xbc>
  407876:	1a9a      	subs	r2, r3, r2
  407878:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40787c:	f801 4d01 	strb.w	r4, [r1, #-1]!
  407880:	4293      	cmp	r3, r2
  407882:	d1f9      	bne.n	407878 <memmove+0x14>
  407884:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407886:	2a0f      	cmp	r2, #15
  407888:	d948      	bls.n	40791c <memmove+0xb8>
  40788a:	ea40 0301 	orr.w	r3, r0, r1
  40788e:	079b      	lsls	r3, r3, #30
  407890:	d147      	bne.n	407922 <memmove+0xbe>
  407892:	f100 0410 	add.w	r4, r0, #16
  407896:	f101 0310 	add.w	r3, r1, #16
  40789a:	4615      	mov	r5, r2
  40789c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4078a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4078a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4078a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4078ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4078b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4078b4:	3d10      	subs	r5, #16
  4078b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4078ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4078be:	2d0f      	cmp	r5, #15
  4078c0:	f103 0310 	add.w	r3, r3, #16
  4078c4:	f104 0410 	add.w	r4, r4, #16
  4078c8:	d8e8      	bhi.n	40789c <memmove+0x38>
  4078ca:	f1a2 0310 	sub.w	r3, r2, #16
  4078ce:	f023 030f 	bic.w	r3, r3, #15
  4078d2:	f002 0e0f 	and.w	lr, r2, #15
  4078d6:	3310      	adds	r3, #16
  4078d8:	f1be 0f03 	cmp.w	lr, #3
  4078dc:	4419      	add	r1, r3
  4078de:	4403      	add	r3, r0
  4078e0:	d921      	bls.n	407926 <memmove+0xc2>
  4078e2:	1f1e      	subs	r6, r3, #4
  4078e4:	460d      	mov	r5, r1
  4078e6:	4674      	mov	r4, lr
  4078e8:	3c04      	subs	r4, #4
  4078ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4078ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4078f2:	2c03      	cmp	r4, #3
  4078f4:	d8f8      	bhi.n	4078e8 <memmove+0x84>
  4078f6:	f1ae 0404 	sub.w	r4, lr, #4
  4078fa:	f024 0403 	bic.w	r4, r4, #3
  4078fe:	3404      	adds	r4, #4
  407900:	4423      	add	r3, r4
  407902:	4421      	add	r1, r4
  407904:	f002 0203 	and.w	r2, r2, #3
  407908:	b152      	cbz	r2, 407920 <memmove+0xbc>
  40790a:	3b01      	subs	r3, #1
  40790c:	440a      	add	r2, r1
  40790e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407912:	f803 4f01 	strb.w	r4, [r3, #1]!
  407916:	4291      	cmp	r1, r2
  407918:	d1f9      	bne.n	40790e <memmove+0xaa>
  40791a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40791c:	4603      	mov	r3, r0
  40791e:	e7f3      	b.n	407908 <memmove+0xa4>
  407920:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407922:	4603      	mov	r3, r0
  407924:	e7f1      	b.n	40790a <memmove+0xa6>
  407926:	4672      	mov	r2, lr
  407928:	e7ee      	b.n	407908 <memmove+0xa4>
  40792a:	bf00      	nop

0040792c <__malloc_lock>:
  40792c:	4770      	bx	lr
  40792e:	bf00      	nop

00407930 <__malloc_unlock>:
  407930:	4770      	bx	lr
  407932:	bf00      	nop

00407934 <_Balloc>:
  407934:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407936:	b570      	push	{r4, r5, r6, lr}
  407938:	4605      	mov	r5, r0
  40793a:	460c      	mov	r4, r1
  40793c:	b14b      	cbz	r3, 407952 <_Balloc+0x1e>
  40793e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  407942:	b180      	cbz	r0, 407966 <_Balloc+0x32>
  407944:	6802      	ldr	r2, [r0, #0]
  407946:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40794a:	2300      	movs	r3, #0
  40794c:	6103      	str	r3, [r0, #16]
  40794e:	60c3      	str	r3, [r0, #12]
  407950:	bd70      	pop	{r4, r5, r6, pc}
  407952:	2104      	movs	r1, #4
  407954:	2221      	movs	r2, #33	; 0x21
  407956:	f003 fe53 	bl	40b600 <_calloc_r>
  40795a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40795c:	4603      	mov	r3, r0
  40795e:	2800      	cmp	r0, #0
  407960:	d1ed      	bne.n	40793e <_Balloc+0xa>
  407962:	2000      	movs	r0, #0
  407964:	bd70      	pop	{r4, r5, r6, pc}
  407966:	2101      	movs	r1, #1
  407968:	fa01 f604 	lsl.w	r6, r1, r4
  40796c:	1d72      	adds	r2, r6, #5
  40796e:	4628      	mov	r0, r5
  407970:	0092      	lsls	r2, r2, #2
  407972:	f003 fe45 	bl	40b600 <_calloc_r>
  407976:	2800      	cmp	r0, #0
  407978:	d0f3      	beq.n	407962 <_Balloc+0x2e>
  40797a:	6044      	str	r4, [r0, #4]
  40797c:	6086      	str	r6, [r0, #8]
  40797e:	e7e4      	b.n	40794a <_Balloc+0x16>

00407980 <_Bfree>:
  407980:	b131      	cbz	r1, 407990 <_Bfree+0x10>
  407982:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  407984:	684a      	ldr	r2, [r1, #4]
  407986:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40798a:	6008      	str	r0, [r1, #0]
  40798c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  407990:	4770      	bx	lr
  407992:	bf00      	nop

00407994 <__multadd>:
  407994:	b5f0      	push	{r4, r5, r6, r7, lr}
  407996:	690c      	ldr	r4, [r1, #16]
  407998:	b083      	sub	sp, #12
  40799a:	460d      	mov	r5, r1
  40799c:	4606      	mov	r6, r0
  40799e:	f101 0e14 	add.w	lr, r1, #20
  4079a2:	2700      	movs	r7, #0
  4079a4:	f8de 1000 	ldr.w	r1, [lr]
  4079a8:	b288      	uxth	r0, r1
  4079aa:	0c09      	lsrs	r1, r1, #16
  4079ac:	fb02 3300 	mla	r3, r2, r0, r3
  4079b0:	fb02 f101 	mul.w	r1, r2, r1
  4079b4:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4079b8:	3701      	adds	r7, #1
  4079ba:	b29b      	uxth	r3, r3
  4079bc:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4079c0:	42bc      	cmp	r4, r7
  4079c2:	f84e 3b04 	str.w	r3, [lr], #4
  4079c6:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4079ca:	dceb      	bgt.n	4079a4 <__multadd+0x10>
  4079cc:	b13b      	cbz	r3, 4079de <__multadd+0x4a>
  4079ce:	68aa      	ldr	r2, [r5, #8]
  4079d0:	4294      	cmp	r4, r2
  4079d2:	da07      	bge.n	4079e4 <__multadd+0x50>
  4079d4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4079d8:	3401      	adds	r4, #1
  4079da:	6153      	str	r3, [r2, #20]
  4079dc:	612c      	str	r4, [r5, #16]
  4079de:	4628      	mov	r0, r5
  4079e0:	b003      	add	sp, #12
  4079e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4079e4:	6869      	ldr	r1, [r5, #4]
  4079e6:	9301      	str	r3, [sp, #4]
  4079e8:	3101      	adds	r1, #1
  4079ea:	4630      	mov	r0, r6
  4079ec:	f7ff ffa2 	bl	407934 <_Balloc>
  4079f0:	692a      	ldr	r2, [r5, #16]
  4079f2:	3202      	adds	r2, #2
  4079f4:	f105 010c 	add.w	r1, r5, #12
  4079f8:	4607      	mov	r7, r0
  4079fa:	0092      	lsls	r2, r2, #2
  4079fc:	300c      	adds	r0, #12
  4079fe:	f7ff fe97 	bl	407730 <memcpy>
  407a02:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  407a04:	6869      	ldr	r1, [r5, #4]
  407a06:	9b01      	ldr	r3, [sp, #4]
  407a08:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  407a0c:	6028      	str	r0, [r5, #0]
  407a0e:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  407a12:	463d      	mov	r5, r7
  407a14:	e7de      	b.n	4079d4 <__multadd+0x40>
  407a16:	bf00      	nop

00407a18 <__s2b>:
  407a18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407a1c:	4c23      	ldr	r4, [pc, #140]	; (407aac <__s2b+0x94>)
  407a1e:	9e08      	ldr	r6, [sp, #32]
  407a20:	461f      	mov	r7, r3
  407a22:	3308      	adds	r3, #8
  407a24:	fb84 4e03 	smull	r4, lr, r4, r3
  407a28:	17db      	asrs	r3, r3, #31
  407a2a:	ebc3 0e6e 	rsb	lr, r3, lr, asr #1
  407a2e:	f1be 0f01 	cmp.w	lr, #1
  407a32:	4605      	mov	r5, r0
  407a34:	460c      	mov	r4, r1
  407a36:	4690      	mov	r8, r2
  407a38:	dd35      	ble.n	407aa6 <__s2b+0x8e>
  407a3a:	2301      	movs	r3, #1
  407a3c:	2100      	movs	r1, #0
  407a3e:	005b      	lsls	r3, r3, #1
  407a40:	459e      	cmp	lr, r3
  407a42:	f101 0101 	add.w	r1, r1, #1
  407a46:	dcfa      	bgt.n	407a3e <__s2b+0x26>
  407a48:	4628      	mov	r0, r5
  407a4a:	f7ff ff73 	bl	407934 <_Balloc>
  407a4e:	2301      	movs	r3, #1
  407a50:	f1b8 0f09 	cmp.w	r8, #9
  407a54:	6146      	str	r6, [r0, #20]
  407a56:	6103      	str	r3, [r0, #16]
  407a58:	dd21      	ble.n	407a9e <__s2b+0x86>
  407a5a:	f104 0909 	add.w	r9, r4, #9
  407a5e:	464e      	mov	r6, r9
  407a60:	4444      	add	r4, r8
  407a62:	f816 3b01 	ldrb.w	r3, [r6], #1
  407a66:	4601      	mov	r1, r0
  407a68:	3b30      	subs	r3, #48	; 0x30
  407a6a:	4628      	mov	r0, r5
  407a6c:	220a      	movs	r2, #10
  407a6e:	f7ff ff91 	bl	407994 <__multadd>
  407a72:	42a6      	cmp	r6, r4
  407a74:	d1f5      	bne.n	407a62 <__s2b+0x4a>
  407a76:	eb09 0408 	add.w	r4, r9, r8
  407a7a:	3c08      	subs	r4, #8
  407a7c:	4547      	cmp	r7, r8
  407a7e:	dd0c      	ble.n	407a9a <__s2b+0x82>
  407a80:	ebc8 0707 	rsb	r7, r8, r7
  407a84:	4427      	add	r7, r4
  407a86:	f814 3b01 	ldrb.w	r3, [r4], #1
  407a8a:	4601      	mov	r1, r0
  407a8c:	3b30      	subs	r3, #48	; 0x30
  407a8e:	4628      	mov	r0, r5
  407a90:	220a      	movs	r2, #10
  407a92:	f7ff ff7f 	bl	407994 <__multadd>
  407a96:	42bc      	cmp	r4, r7
  407a98:	d1f5      	bne.n	407a86 <__s2b+0x6e>
  407a9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407a9e:	340a      	adds	r4, #10
  407aa0:	f04f 0809 	mov.w	r8, #9
  407aa4:	e7ea      	b.n	407a7c <__s2b+0x64>
  407aa6:	2100      	movs	r1, #0
  407aa8:	e7ce      	b.n	407a48 <__s2b+0x30>
  407aaa:	bf00      	nop
  407aac:	38e38e39 	.word	0x38e38e39

00407ab0 <__hi0bits>:
  407ab0:	0c03      	lsrs	r3, r0, #16
  407ab2:	041b      	lsls	r3, r3, #16
  407ab4:	b9b3      	cbnz	r3, 407ae4 <__hi0bits+0x34>
  407ab6:	0400      	lsls	r0, r0, #16
  407ab8:	2310      	movs	r3, #16
  407aba:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  407abe:	bf04      	itt	eq
  407ac0:	0200      	lsleq	r0, r0, #8
  407ac2:	3308      	addeq	r3, #8
  407ac4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  407ac8:	bf04      	itt	eq
  407aca:	0100      	lsleq	r0, r0, #4
  407acc:	3304      	addeq	r3, #4
  407ace:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  407ad2:	bf04      	itt	eq
  407ad4:	0080      	lsleq	r0, r0, #2
  407ad6:	3302      	addeq	r3, #2
  407ad8:	2800      	cmp	r0, #0
  407ada:	db07      	blt.n	407aec <__hi0bits+0x3c>
  407adc:	0042      	lsls	r2, r0, #1
  407ade:	d403      	bmi.n	407ae8 <__hi0bits+0x38>
  407ae0:	2020      	movs	r0, #32
  407ae2:	4770      	bx	lr
  407ae4:	2300      	movs	r3, #0
  407ae6:	e7e8      	b.n	407aba <__hi0bits+0xa>
  407ae8:	1c58      	adds	r0, r3, #1
  407aea:	4770      	bx	lr
  407aec:	4618      	mov	r0, r3
  407aee:	4770      	bx	lr

00407af0 <__lo0bits>:
  407af0:	6803      	ldr	r3, [r0, #0]
  407af2:	f013 0207 	ands.w	r2, r3, #7
  407af6:	d007      	beq.n	407b08 <__lo0bits+0x18>
  407af8:	07d9      	lsls	r1, r3, #31
  407afa:	d420      	bmi.n	407b3e <__lo0bits+0x4e>
  407afc:	079a      	lsls	r2, r3, #30
  407afe:	d420      	bmi.n	407b42 <__lo0bits+0x52>
  407b00:	089b      	lsrs	r3, r3, #2
  407b02:	6003      	str	r3, [r0, #0]
  407b04:	2002      	movs	r0, #2
  407b06:	4770      	bx	lr
  407b08:	b299      	uxth	r1, r3
  407b0a:	b909      	cbnz	r1, 407b10 <__lo0bits+0x20>
  407b0c:	0c1b      	lsrs	r3, r3, #16
  407b0e:	2210      	movs	r2, #16
  407b10:	f013 0fff 	tst.w	r3, #255	; 0xff
  407b14:	bf04      	itt	eq
  407b16:	0a1b      	lsreq	r3, r3, #8
  407b18:	3208      	addeq	r2, #8
  407b1a:	0719      	lsls	r1, r3, #28
  407b1c:	bf04      	itt	eq
  407b1e:	091b      	lsreq	r3, r3, #4
  407b20:	3204      	addeq	r2, #4
  407b22:	0799      	lsls	r1, r3, #30
  407b24:	bf04      	itt	eq
  407b26:	089b      	lsreq	r3, r3, #2
  407b28:	3202      	addeq	r2, #2
  407b2a:	07d9      	lsls	r1, r3, #31
  407b2c:	d404      	bmi.n	407b38 <__lo0bits+0x48>
  407b2e:	085b      	lsrs	r3, r3, #1
  407b30:	d101      	bne.n	407b36 <__lo0bits+0x46>
  407b32:	2020      	movs	r0, #32
  407b34:	4770      	bx	lr
  407b36:	3201      	adds	r2, #1
  407b38:	6003      	str	r3, [r0, #0]
  407b3a:	4610      	mov	r0, r2
  407b3c:	4770      	bx	lr
  407b3e:	2000      	movs	r0, #0
  407b40:	4770      	bx	lr
  407b42:	085b      	lsrs	r3, r3, #1
  407b44:	6003      	str	r3, [r0, #0]
  407b46:	2001      	movs	r0, #1
  407b48:	4770      	bx	lr
  407b4a:	bf00      	nop

00407b4c <__i2b>:
  407b4c:	b510      	push	{r4, lr}
  407b4e:	460c      	mov	r4, r1
  407b50:	2101      	movs	r1, #1
  407b52:	f7ff feef 	bl	407934 <_Balloc>
  407b56:	2201      	movs	r2, #1
  407b58:	6144      	str	r4, [r0, #20]
  407b5a:	6102      	str	r2, [r0, #16]
  407b5c:	bd10      	pop	{r4, pc}
  407b5e:	bf00      	nop

00407b60 <__multiply>:
  407b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407b64:	690f      	ldr	r7, [r1, #16]
  407b66:	6916      	ldr	r6, [r2, #16]
  407b68:	42b7      	cmp	r7, r6
  407b6a:	b083      	sub	sp, #12
  407b6c:	460d      	mov	r5, r1
  407b6e:	4614      	mov	r4, r2
  407b70:	f2c0 808d 	blt.w	407c8e <__multiply+0x12e>
  407b74:	4633      	mov	r3, r6
  407b76:	463e      	mov	r6, r7
  407b78:	461f      	mov	r7, r3
  407b7a:	68ab      	ldr	r3, [r5, #8]
  407b7c:	6869      	ldr	r1, [r5, #4]
  407b7e:	eb06 0807 	add.w	r8, r6, r7
  407b82:	4598      	cmp	r8, r3
  407b84:	bfc8      	it	gt
  407b86:	3101      	addgt	r1, #1
  407b88:	f7ff fed4 	bl	407934 <_Balloc>
  407b8c:	f100 0c14 	add.w	ip, r0, #20
  407b90:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  407b94:	45cc      	cmp	ip, r9
  407b96:	9000      	str	r0, [sp, #0]
  407b98:	d205      	bcs.n	407ba6 <__multiply+0x46>
  407b9a:	4663      	mov	r3, ip
  407b9c:	2100      	movs	r1, #0
  407b9e:	f843 1b04 	str.w	r1, [r3], #4
  407ba2:	4599      	cmp	r9, r3
  407ba4:	d8fb      	bhi.n	407b9e <__multiply+0x3e>
  407ba6:	f104 0214 	add.w	r2, r4, #20
  407baa:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  407bae:	f105 0314 	add.w	r3, r5, #20
  407bb2:	4552      	cmp	r2, sl
  407bb4:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  407bb8:	d254      	bcs.n	407c64 <__multiply+0x104>
  407bba:	f8cd 9004 	str.w	r9, [sp, #4]
  407bbe:	4699      	mov	r9, r3
  407bc0:	f852 3b04 	ldr.w	r3, [r2], #4
  407bc4:	fa1f fb83 	uxth.w	fp, r3
  407bc8:	f1bb 0f00 	cmp.w	fp, #0
  407bcc:	d020      	beq.n	407c10 <__multiply+0xb0>
  407bce:	2000      	movs	r0, #0
  407bd0:	464f      	mov	r7, r9
  407bd2:	4666      	mov	r6, ip
  407bd4:	4605      	mov	r5, r0
  407bd6:	e000      	b.n	407bda <__multiply+0x7a>
  407bd8:	461e      	mov	r6, r3
  407bda:	f857 4b04 	ldr.w	r4, [r7], #4
  407bde:	6830      	ldr	r0, [r6, #0]
  407be0:	b2a1      	uxth	r1, r4
  407be2:	b283      	uxth	r3, r0
  407be4:	fb0b 3101 	mla	r1, fp, r1, r3
  407be8:	0c24      	lsrs	r4, r4, #16
  407bea:	0c00      	lsrs	r0, r0, #16
  407bec:	194b      	adds	r3, r1, r5
  407bee:	fb0b 0004 	mla	r0, fp, r4, r0
  407bf2:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  407bf6:	b299      	uxth	r1, r3
  407bf8:	4633      	mov	r3, r6
  407bfa:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  407bfe:	45be      	cmp	lr, r7
  407c00:	ea4f 4510 	mov.w	r5, r0, lsr #16
  407c04:	f843 1b04 	str.w	r1, [r3], #4
  407c08:	d8e6      	bhi.n	407bd8 <__multiply+0x78>
  407c0a:	6075      	str	r5, [r6, #4]
  407c0c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  407c10:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  407c14:	d020      	beq.n	407c58 <__multiply+0xf8>
  407c16:	f8dc 3000 	ldr.w	r3, [ip]
  407c1a:	4667      	mov	r7, ip
  407c1c:	4618      	mov	r0, r3
  407c1e:	464d      	mov	r5, r9
  407c20:	2100      	movs	r1, #0
  407c22:	e000      	b.n	407c26 <__multiply+0xc6>
  407c24:	4637      	mov	r7, r6
  407c26:	882c      	ldrh	r4, [r5, #0]
  407c28:	0c00      	lsrs	r0, r0, #16
  407c2a:	fb0b 0004 	mla	r0, fp, r4, r0
  407c2e:	4401      	add	r1, r0
  407c30:	b29c      	uxth	r4, r3
  407c32:	463e      	mov	r6, r7
  407c34:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  407c38:	f846 3b04 	str.w	r3, [r6], #4
  407c3c:	6878      	ldr	r0, [r7, #4]
  407c3e:	f855 4b04 	ldr.w	r4, [r5], #4
  407c42:	b283      	uxth	r3, r0
  407c44:	0c24      	lsrs	r4, r4, #16
  407c46:	fb0b 3404 	mla	r4, fp, r4, r3
  407c4a:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  407c4e:	45ae      	cmp	lr, r5
  407c50:	ea4f 4113 	mov.w	r1, r3, lsr #16
  407c54:	d8e6      	bhi.n	407c24 <__multiply+0xc4>
  407c56:	607b      	str	r3, [r7, #4]
  407c58:	4592      	cmp	sl, r2
  407c5a:	f10c 0c04 	add.w	ip, ip, #4
  407c5e:	d8af      	bhi.n	407bc0 <__multiply+0x60>
  407c60:	f8dd 9004 	ldr.w	r9, [sp, #4]
  407c64:	f1b8 0f00 	cmp.w	r8, #0
  407c68:	dd0b      	ble.n	407c82 <__multiply+0x122>
  407c6a:	f859 3c04 	ldr.w	r3, [r9, #-4]
  407c6e:	f1a9 0904 	sub.w	r9, r9, #4
  407c72:	b11b      	cbz	r3, 407c7c <__multiply+0x11c>
  407c74:	e005      	b.n	407c82 <__multiply+0x122>
  407c76:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  407c7a:	b913      	cbnz	r3, 407c82 <__multiply+0x122>
  407c7c:	f1b8 0801 	subs.w	r8, r8, #1
  407c80:	d1f9      	bne.n	407c76 <__multiply+0x116>
  407c82:	9800      	ldr	r0, [sp, #0]
  407c84:	f8c0 8010 	str.w	r8, [r0, #16]
  407c88:	b003      	add	sp, #12
  407c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c8e:	4615      	mov	r5, r2
  407c90:	460c      	mov	r4, r1
  407c92:	e772      	b.n	407b7a <__multiply+0x1a>

00407c94 <__pow5mult>:
  407c94:	f012 0303 	ands.w	r3, r2, #3
  407c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407c9c:	4614      	mov	r4, r2
  407c9e:	4607      	mov	r7, r0
  407ca0:	460e      	mov	r6, r1
  407ca2:	d12d      	bne.n	407d00 <__pow5mult+0x6c>
  407ca4:	10a4      	asrs	r4, r4, #2
  407ca6:	d01c      	beq.n	407ce2 <__pow5mult+0x4e>
  407ca8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  407caa:	b395      	cbz	r5, 407d12 <__pow5mult+0x7e>
  407cac:	07e3      	lsls	r3, r4, #31
  407cae:	f04f 0800 	mov.w	r8, #0
  407cb2:	d406      	bmi.n	407cc2 <__pow5mult+0x2e>
  407cb4:	1064      	asrs	r4, r4, #1
  407cb6:	d014      	beq.n	407ce2 <__pow5mult+0x4e>
  407cb8:	6828      	ldr	r0, [r5, #0]
  407cba:	b1a8      	cbz	r0, 407ce8 <__pow5mult+0x54>
  407cbc:	4605      	mov	r5, r0
  407cbe:	07e3      	lsls	r3, r4, #31
  407cc0:	d5f8      	bpl.n	407cb4 <__pow5mult+0x20>
  407cc2:	4638      	mov	r0, r7
  407cc4:	4631      	mov	r1, r6
  407cc6:	462a      	mov	r2, r5
  407cc8:	f7ff ff4a 	bl	407b60 <__multiply>
  407ccc:	b1b6      	cbz	r6, 407cfc <__pow5mult+0x68>
  407cce:	6872      	ldr	r2, [r6, #4]
  407cd0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  407cd2:	1064      	asrs	r4, r4, #1
  407cd4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407cd8:	6031      	str	r1, [r6, #0]
  407cda:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407cde:	4606      	mov	r6, r0
  407ce0:	d1ea      	bne.n	407cb8 <__pow5mult+0x24>
  407ce2:	4630      	mov	r0, r6
  407ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ce8:	4629      	mov	r1, r5
  407cea:	462a      	mov	r2, r5
  407cec:	4638      	mov	r0, r7
  407cee:	f7ff ff37 	bl	407b60 <__multiply>
  407cf2:	6028      	str	r0, [r5, #0]
  407cf4:	f8c0 8000 	str.w	r8, [r0]
  407cf8:	4605      	mov	r5, r0
  407cfa:	e7e0      	b.n	407cbe <__pow5mult+0x2a>
  407cfc:	4606      	mov	r6, r0
  407cfe:	e7d9      	b.n	407cb4 <__pow5mult+0x20>
  407d00:	1e5a      	subs	r2, r3, #1
  407d02:	4d0b      	ldr	r5, [pc, #44]	; (407d30 <__pow5mult+0x9c>)
  407d04:	2300      	movs	r3, #0
  407d06:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407d0a:	f7ff fe43 	bl	407994 <__multadd>
  407d0e:	4606      	mov	r6, r0
  407d10:	e7c8      	b.n	407ca4 <__pow5mult+0x10>
  407d12:	2101      	movs	r1, #1
  407d14:	4638      	mov	r0, r7
  407d16:	f7ff fe0d 	bl	407934 <_Balloc>
  407d1a:	f240 2171 	movw	r1, #625	; 0x271
  407d1e:	2201      	movs	r2, #1
  407d20:	2300      	movs	r3, #0
  407d22:	6141      	str	r1, [r0, #20]
  407d24:	6102      	str	r2, [r0, #16]
  407d26:	4605      	mov	r5, r0
  407d28:	64b8      	str	r0, [r7, #72]	; 0x48
  407d2a:	6003      	str	r3, [r0, #0]
  407d2c:	e7be      	b.n	407cac <__pow5mult+0x18>
  407d2e:	bf00      	nop
  407d30:	0040d650 	.word	0x0040d650

00407d34 <__lshift>:
  407d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  407d38:	690f      	ldr	r7, [r1, #16]
  407d3a:	688b      	ldr	r3, [r1, #8]
  407d3c:	ea4f 1962 	mov.w	r9, r2, asr #5
  407d40:	444f      	add	r7, r9
  407d42:	1c7d      	adds	r5, r7, #1
  407d44:	429d      	cmp	r5, r3
  407d46:	460e      	mov	r6, r1
  407d48:	4614      	mov	r4, r2
  407d4a:	6849      	ldr	r1, [r1, #4]
  407d4c:	4680      	mov	r8, r0
  407d4e:	dd04      	ble.n	407d5a <__lshift+0x26>
  407d50:	005b      	lsls	r3, r3, #1
  407d52:	429d      	cmp	r5, r3
  407d54:	f101 0101 	add.w	r1, r1, #1
  407d58:	dcfa      	bgt.n	407d50 <__lshift+0x1c>
  407d5a:	4640      	mov	r0, r8
  407d5c:	f7ff fdea 	bl	407934 <_Balloc>
  407d60:	f1b9 0f00 	cmp.w	r9, #0
  407d64:	f100 0114 	add.w	r1, r0, #20
  407d68:	dd09      	ble.n	407d7e <__lshift+0x4a>
  407d6a:	2300      	movs	r3, #0
  407d6c:	469e      	mov	lr, r3
  407d6e:	460a      	mov	r2, r1
  407d70:	3301      	adds	r3, #1
  407d72:	454b      	cmp	r3, r9
  407d74:	f842 eb04 	str.w	lr, [r2], #4
  407d78:	d1fa      	bne.n	407d70 <__lshift+0x3c>
  407d7a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  407d7e:	6932      	ldr	r2, [r6, #16]
  407d80:	f106 0314 	add.w	r3, r6, #20
  407d84:	f014 0c1f 	ands.w	ip, r4, #31
  407d88:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  407d8c:	d01f      	beq.n	407dce <__lshift+0x9a>
  407d8e:	f1cc 0920 	rsb	r9, ip, #32
  407d92:	2200      	movs	r2, #0
  407d94:	681c      	ldr	r4, [r3, #0]
  407d96:	fa04 f40c 	lsl.w	r4, r4, ip
  407d9a:	4314      	orrs	r4, r2
  407d9c:	468a      	mov	sl, r1
  407d9e:	f841 4b04 	str.w	r4, [r1], #4
  407da2:	f853 4b04 	ldr.w	r4, [r3], #4
  407da6:	459e      	cmp	lr, r3
  407da8:	fa24 f209 	lsr.w	r2, r4, r9
  407dac:	d8f2      	bhi.n	407d94 <__lshift+0x60>
  407dae:	f8ca 2004 	str.w	r2, [sl, #4]
  407db2:	b102      	cbz	r2, 407db6 <__lshift+0x82>
  407db4:	1cbd      	adds	r5, r7, #2
  407db6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  407dba:	6872      	ldr	r2, [r6, #4]
  407dbc:	3d01      	subs	r5, #1
  407dbe:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407dc2:	6105      	str	r5, [r0, #16]
  407dc4:	6031      	str	r1, [r6, #0]
  407dc6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  407dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407dce:	3904      	subs	r1, #4
  407dd0:	f853 2b04 	ldr.w	r2, [r3], #4
  407dd4:	f841 2f04 	str.w	r2, [r1, #4]!
  407dd8:	459e      	cmp	lr, r3
  407dda:	d8f9      	bhi.n	407dd0 <__lshift+0x9c>
  407ddc:	e7eb      	b.n	407db6 <__lshift+0x82>
  407dde:	bf00      	nop

00407de0 <__mcmp>:
  407de0:	6902      	ldr	r2, [r0, #16]
  407de2:	690b      	ldr	r3, [r1, #16]
  407de4:	1ad2      	subs	r2, r2, r3
  407de6:	d113      	bne.n	407e10 <__mcmp+0x30>
  407de8:	009b      	lsls	r3, r3, #2
  407dea:	3014      	adds	r0, #20
  407dec:	3114      	adds	r1, #20
  407dee:	4419      	add	r1, r3
  407df0:	b410      	push	{r4}
  407df2:	4403      	add	r3, r0
  407df4:	e001      	b.n	407dfa <__mcmp+0x1a>
  407df6:	4298      	cmp	r0, r3
  407df8:	d20c      	bcs.n	407e14 <__mcmp+0x34>
  407dfa:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407dfe:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407e02:	4294      	cmp	r4, r2
  407e04:	d0f7      	beq.n	407df6 <__mcmp+0x16>
  407e06:	d309      	bcc.n	407e1c <__mcmp+0x3c>
  407e08:	2001      	movs	r0, #1
  407e0a:	f85d 4b04 	ldr.w	r4, [sp], #4
  407e0e:	4770      	bx	lr
  407e10:	4610      	mov	r0, r2
  407e12:	4770      	bx	lr
  407e14:	2000      	movs	r0, #0
  407e16:	f85d 4b04 	ldr.w	r4, [sp], #4
  407e1a:	4770      	bx	lr
  407e1c:	f04f 30ff 	mov.w	r0, #4294967295
  407e20:	f85d 4b04 	ldr.w	r4, [sp], #4
  407e24:	4770      	bx	lr
  407e26:	bf00      	nop

00407e28 <__mdiff>:
  407e28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e2c:	460e      	mov	r6, r1
  407e2e:	4605      	mov	r5, r0
  407e30:	4611      	mov	r1, r2
  407e32:	4630      	mov	r0, r6
  407e34:	4614      	mov	r4, r2
  407e36:	f7ff ffd3 	bl	407de0 <__mcmp>
  407e3a:	1e07      	subs	r7, r0, #0
  407e3c:	d054      	beq.n	407ee8 <__mdiff+0xc0>
  407e3e:	db4d      	blt.n	407edc <__mdiff+0xb4>
  407e40:	f04f 0800 	mov.w	r8, #0
  407e44:	6871      	ldr	r1, [r6, #4]
  407e46:	4628      	mov	r0, r5
  407e48:	f7ff fd74 	bl	407934 <_Balloc>
  407e4c:	6937      	ldr	r7, [r6, #16]
  407e4e:	6923      	ldr	r3, [r4, #16]
  407e50:	f8c0 800c 	str.w	r8, [r0, #12]
  407e54:	3614      	adds	r6, #20
  407e56:	f104 0214 	add.w	r2, r4, #20
  407e5a:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  407e5e:	f100 0514 	add.w	r5, r0, #20
  407e62:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  407e66:	2300      	movs	r3, #0
  407e68:	f856 8b04 	ldr.w	r8, [r6], #4
  407e6c:	f852 4b04 	ldr.w	r4, [r2], #4
  407e70:	fa13 f388 	uxtah	r3, r3, r8
  407e74:	b2a1      	uxth	r1, r4
  407e76:	0c24      	lsrs	r4, r4, #16
  407e78:	1a59      	subs	r1, r3, r1
  407e7a:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  407e7e:	eb03 4321 	add.w	r3, r3, r1, asr #16
  407e82:	b289      	uxth	r1, r1
  407e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  407e88:	4594      	cmp	ip, r2
  407e8a:	f845 1b04 	str.w	r1, [r5], #4
  407e8e:	ea4f 4323 	mov.w	r3, r3, asr #16
  407e92:	4634      	mov	r4, r6
  407e94:	d8e8      	bhi.n	407e68 <__mdiff+0x40>
  407e96:	45b6      	cmp	lr, r6
  407e98:	46ac      	mov	ip, r5
  407e9a:	d915      	bls.n	407ec8 <__mdiff+0xa0>
  407e9c:	f854 2b04 	ldr.w	r2, [r4], #4
  407ea0:	fa13 f182 	uxtah	r1, r3, r2
  407ea4:	0c13      	lsrs	r3, r2, #16
  407ea6:	eb03 4321 	add.w	r3, r3, r1, asr #16
  407eaa:	b289      	uxth	r1, r1
  407eac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  407eb0:	45a6      	cmp	lr, r4
  407eb2:	f845 1b04 	str.w	r1, [r5], #4
  407eb6:	ea4f 4323 	mov.w	r3, r3, asr #16
  407eba:	d8ef      	bhi.n	407e9c <__mdiff+0x74>
  407ebc:	43f6      	mvns	r6, r6
  407ebe:	4476      	add	r6, lr
  407ec0:	f026 0503 	bic.w	r5, r6, #3
  407ec4:	3504      	adds	r5, #4
  407ec6:	4465      	add	r5, ip
  407ec8:	3d04      	subs	r5, #4
  407eca:	b921      	cbnz	r1, 407ed6 <__mdiff+0xae>
  407ecc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407ed0:	3f01      	subs	r7, #1
  407ed2:	2b00      	cmp	r3, #0
  407ed4:	d0fa      	beq.n	407ecc <__mdiff+0xa4>
  407ed6:	6107      	str	r7, [r0, #16]
  407ed8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407edc:	4633      	mov	r3, r6
  407ede:	f04f 0801 	mov.w	r8, #1
  407ee2:	4626      	mov	r6, r4
  407ee4:	461c      	mov	r4, r3
  407ee6:	e7ad      	b.n	407e44 <__mdiff+0x1c>
  407ee8:	4628      	mov	r0, r5
  407eea:	4639      	mov	r1, r7
  407eec:	f7ff fd22 	bl	407934 <_Balloc>
  407ef0:	2301      	movs	r3, #1
  407ef2:	6147      	str	r7, [r0, #20]
  407ef4:	6103      	str	r3, [r0, #16]
  407ef6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407efa:	bf00      	nop

00407efc <__ulp>:
  407efc:	4b0e      	ldr	r3, [pc, #56]	; (407f38 <__ulp+0x3c>)
  407efe:	400b      	ands	r3, r1
  407f00:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  407f04:	2b00      	cmp	r3, #0
  407f06:	dd02      	ble.n	407f0e <__ulp+0x12>
  407f08:	2000      	movs	r0, #0
  407f0a:	4619      	mov	r1, r3
  407f0c:	4770      	bx	lr
  407f0e:	425b      	negs	r3, r3
  407f10:	151b      	asrs	r3, r3, #20
  407f12:	2b13      	cmp	r3, #19
  407f14:	dd0a      	ble.n	407f2c <__ulp+0x30>
  407f16:	2b32      	cmp	r3, #50	; 0x32
  407f18:	bfdd      	ittte	le
  407f1a:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  407f1e:	2201      	movle	r2, #1
  407f20:	fa02 f303 	lslle.w	r3, r2, r3
  407f24:	2301      	movgt	r3, #1
  407f26:	2100      	movs	r1, #0
  407f28:	4618      	mov	r0, r3
  407f2a:	4770      	bx	lr
  407f2c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  407f30:	2000      	movs	r0, #0
  407f32:	fa42 f103 	asr.w	r1, r2, r3
  407f36:	4770      	bx	lr
  407f38:	7ff00000 	.word	0x7ff00000

00407f3c <__b2d>:
  407f3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407f3e:	6904      	ldr	r4, [r0, #16]
  407f40:	f100 0714 	add.w	r7, r0, #20
  407f44:	eb07 0484 	add.w	r4, r7, r4, lsl #2
  407f48:	460d      	mov	r5, r1
  407f4a:	f854 6c04 	ldr.w	r6, [r4, #-4]
  407f4e:	4630      	mov	r0, r6
  407f50:	f7ff fdae 	bl	407ab0 <__hi0bits>
  407f54:	f1c0 0320 	rsb	r3, r0, #32
  407f58:	280a      	cmp	r0, #10
  407f5a:	602b      	str	r3, [r5, #0]
  407f5c:	f1a4 0104 	sub.w	r1, r4, #4
  407f60:	dc16      	bgt.n	407f90 <__b2d+0x54>
  407f62:	428f      	cmp	r7, r1
  407f64:	f1c0 050b 	rsb	r5, r0, #11
  407f68:	bf38      	it	cc
  407f6a:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  407f6e:	fa26 fe05 	lsr.w	lr, r6, r5
  407f72:	f100 0015 	add.w	r0, r0, #21
  407f76:	bf34      	ite	cc
  407f78:	40e9      	lsrcc	r1, r5
  407f7a:	2100      	movcs	r1, #0
  407f7c:	4086      	lsls	r6, r0
  407f7e:	f04e 537f 	orr.w	r3, lr, #1069547520	; 0x3fc00000
  407f82:	ea41 0206 	orr.w	r2, r1, r6
  407f86:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  407f8a:	4610      	mov	r0, r2
  407f8c:	4619      	mov	r1, r3
  407f8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407f90:	428f      	cmp	r7, r1
  407f92:	d220      	bcs.n	407fd6 <__b2d+0x9a>
  407f94:	f1b0 0e0b 	subs.w	lr, r0, #11
  407f98:	f1a4 0c08 	sub.w	ip, r4, #8
  407f9c:	f854 1c08 	ldr.w	r1, [r4, #-8]
  407fa0:	d026      	beq.n	407ff0 <__b2d+0xb4>
  407fa2:	f1c0 052b 	rsb	r5, r0, #43	; 0x2b
  407fa6:	4567      	cmp	r7, ip
  407fa8:	fa21 f305 	lsr.w	r3, r1, r5
  407fac:	fa06 f60e 	lsl.w	r6, r6, lr
  407fb0:	ea46 0603 	orr.w	r6, r6, r3
  407fb4:	bf38      	it	cc
  407fb6:	f854 0c0c 	ldrcc.w	r0, [r4, #-12]
  407fba:	f046 537f 	orr.w	r3, r6, #1069547520	; 0x3fc00000
  407fbe:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  407fc2:	bf34      	ite	cc
  407fc4:	40e8      	lsrcc	r0, r5
  407fc6:	2000      	movcs	r0, #0
  407fc8:	fa01 f10e 	lsl.w	r1, r1, lr
  407fcc:	ea41 0200 	orr.w	r2, r1, r0
  407fd0:	4610      	mov	r0, r2
  407fd2:	4619      	mov	r1, r3
  407fd4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407fd6:	f1b0 0e0b 	subs.w	lr, r0, #11
  407fda:	d008      	beq.n	407fee <__b2d+0xb2>
  407fdc:	fa06 f60e 	lsl.w	r6, r6, lr
  407fe0:	f046 537f 	orr.w	r3, r6, #1069547520	; 0x3fc00000
  407fe4:	2000      	movs	r0, #0
  407fe6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  407fea:	4601      	mov	r1, r0
  407fec:	e7ec      	b.n	407fc8 <__b2d+0x8c>
  407fee:	4671      	mov	r1, lr
  407ff0:	f046 537f 	orr.w	r3, r6, #1069547520	; 0x3fc00000
  407ff4:	460a      	mov	r2, r1
  407ff6:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  407ffa:	4610      	mov	r0, r2
  407ffc:	4619      	mov	r1, r3
  407ffe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

00408000 <__d2b>:
  408000:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408004:	b082      	sub	sp, #8
  408006:	2101      	movs	r1, #1
  408008:	461c      	mov	r4, r3
  40800a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40800e:	4615      	mov	r5, r2
  408010:	9e08      	ldr	r6, [sp, #32]
  408012:	f7ff fc8f 	bl	407934 <_Balloc>
  408016:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40801a:	4680      	mov	r8, r0
  40801c:	b10f      	cbz	r7, 408022 <__d2b+0x22>
  40801e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  408022:	9401      	str	r4, [sp, #4]
  408024:	b31d      	cbz	r5, 40806e <__d2b+0x6e>
  408026:	a802      	add	r0, sp, #8
  408028:	f840 5d08 	str.w	r5, [r0, #-8]!
  40802c:	f7ff fd60 	bl	407af0 <__lo0bits>
  408030:	2800      	cmp	r0, #0
  408032:	d134      	bne.n	40809e <__d2b+0x9e>
  408034:	e89d 000c 	ldmia.w	sp, {r2, r3}
  408038:	f8c8 2014 	str.w	r2, [r8, #20]
  40803c:	2b00      	cmp	r3, #0
  40803e:	bf14      	ite	ne
  408040:	2402      	movne	r4, #2
  408042:	2401      	moveq	r4, #1
  408044:	f8c8 3018 	str.w	r3, [r8, #24]
  408048:	f8c8 4010 	str.w	r4, [r8, #16]
  40804c:	b9df      	cbnz	r7, 408086 <__d2b+0x86>
  40804e:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  408052:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408056:	6030      	str	r0, [r6, #0]
  408058:	6918      	ldr	r0, [r3, #16]
  40805a:	f7ff fd29 	bl	407ab0 <__hi0bits>
  40805e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408060:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  408064:	6018      	str	r0, [r3, #0]
  408066:	4640      	mov	r0, r8
  408068:	b002      	add	sp, #8
  40806a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40806e:	a801      	add	r0, sp, #4
  408070:	f7ff fd3e 	bl	407af0 <__lo0bits>
  408074:	2401      	movs	r4, #1
  408076:	9b01      	ldr	r3, [sp, #4]
  408078:	f8c8 3014 	str.w	r3, [r8, #20]
  40807c:	3020      	adds	r0, #32
  40807e:	f8c8 4010 	str.w	r4, [r8, #16]
  408082:	2f00      	cmp	r7, #0
  408084:	d0e3      	beq.n	40804e <__d2b+0x4e>
  408086:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408088:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40808c:	4407      	add	r7, r0
  40808e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408092:	6037      	str	r7, [r6, #0]
  408094:	6018      	str	r0, [r3, #0]
  408096:	4640      	mov	r0, r8
  408098:	b002      	add	sp, #8
  40809a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40809e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4080a2:	f1c0 0120 	rsb	r1, r0, #32
  4080a6:	fa03 f101 	lsl.w	r1, r3, r1
  4080aa:	430a      	orrs	r2, r1
  4080ac:	40c3      	lsrs	r3, r0
  4080ae:	9301      	str	r3, [sp, #4]
  4080b0:	f8c8 2014 	str.w	r2, [r8, #20]
  4080b4:	e7c2      	b.n	40803c <__d2b+0x3c>
  4080b6:	bf00      	nop

004080b8 <__ratio>:
  4080b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4080bc:	b083      	sub	sp, #12
  4080be:	4688      	mov	r8, r1
  4080c0:	4669      	mov	r1, sp
  4080c2:	4681      	mov	r9, r0
  4080c4:	f7ff ff3a 	bl	407f3c <__b2d>
  4080c8:	4604      	mov	r4, r0
  4080ca:	460d      	mov	r5, r1
  4080cc:	4640      	mov	r0, r8
  4080ce:	a901      	add	r1, sp, #4
  4080d0:	f7ff ff34 	bl	407f3c <__b2d>
  4080d4:	460f      	mov	r7, r1
  4080d6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4080da:	4606      	mov	r6, r0
  4080dc:	f8d9 2010 	ldr.w	r2, [r9, #16]
  4080e0:	f8d8 0010 	ldr.w	r0, [r8, #16]
  4080e4:	1ac9      	subs	r1, r1, r3
  4080e6:	1a12      	subs	r2, r2, r0
  4080e8:	eb01 1342 	add.w	r3, r1, r2, lsl #5
  4080ec:	2b00      	cmp	r3, #0
  4080ee:	dd0b      	ble.n	408108 <__ratio+0x50>
  4080f0:	eb05 5103 	add.w	r1, r5, r3, lsl #20
  4080f4:	460d      	mov	r5, r1
  4080f6:	4620      	mov	r0, r4
  4080f8:	4629      	mov	r1, r5
  4080fa:	4632      	mov	r2, r6
  4080fc:	463b      	mov	r3, r7
  4080fe:	f004 fa9d 	bl	40c63c <__aeabi_ddiv>
  408102:	b003      	add	sp, #12
  408104:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  408108:	eba7 5903 	sub.w	r9, r7, r3, lsl #20
  40810c:	464f      	mov	r7, r9
  40810e:	e7f2      	b.n	4080f6 <__ratio+0x3e>

00408110 <__copybits>:
  408110:	b470      	push	{r4, r5, r6}
  408112:	6914      	ldr	r4, [r2, #16]
  408114:	f102 0314 	add.w	r3, r2, #20
  408118:	3901      	subs	r1, #1
  40811a:	114e      	asrs	r6, r1, #5
  40811c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
  408120:	3601      	adds	r6, #1
  408122:	42a3      	cmp	r3, r4
  408124:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  408128:	d20c      	bcs.n	408144 <__copybits+0x34>
  40812a:	1f01      	subs	r1, r0, #4
  40812c:	f853 5b04 	ldr.w	r5, [r3], #4
  408130:	f841 5f04 	str.w	r5, [r1, #4]!
  408134:	429c      	cmp	r4, r3
  408136:	d8f9      	bhi.n	40812c <__copybits+0x1c>
  408138:	1aa3      	subs	r3, r4, r2
  40813a:	3b15      	subs	r3, #21
  40813c:	f023 0303 	bic.w	r3, r3, #3
  408140:	3304      	adds	r3, #4
  408142:	4418      	add	r0, r3
  408144:	4286      	cmp	r6, r0
  408146:	d904      	bls.n	408152 <__copybits+0x42>
  408148:	2300      	movs	r3, #0
  40814a:	f840 3b04 	str.w	r3, [r0], #4
  40814e:	4286      	cmp	r6, r0
  408150:	d8fb      	bhi.n	40814a <__copybits+0x3a>
  408152:	bc70      	pop	{r4, r5, r6}
  408154:	4770      	bx	lr
  408156:	bf00      	nop

00408158 <__any_on>:
  408158:	6903      	ldr	r3, [r0, #16]
  40815a:	114a      	asrs	r2, r1, #5
  40815c:	4293      	cmp	r3, r2
  40815e:	b410      	push	{r4}
  408160:	f100 0414 	add.w	r4, r0, #20
  408164:	da10      	bge.n	408188 <__any_on+0x30>
  408166:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  40816a:	429c      	cmp	r4, r3
  40816c:	d221      	bcs.n	4081b2 <__any_on+0x5a>
  40816e:	f853 0c04 	ldr.w	r0, [r3, #-4]
  408172:	3b04      	subs	r3, #4
  408174:	b118      	cbz	r0, 40817e <__any_on+0x26>
  408176:	e015      	b.n	4081a4 <__any_on+0x4c>
  408178:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40817c:	b992      	cbnz	r2, 4081a4 <__any_on+0x4c>
  40817e:	429c      	cmp	r4, r3
  408180:	d3fa      	bcc.n	408178 <__any_on+0x20>
  408182:	f85d 4b04 	ldr.w	r4, [sp], #4
  408186:	4770      	bx	lr
  408188:	dd10      	ble.n	4081ac <__any_on+0x54>
  40818a:	f011 011f 	ands.w	r1, r1, #31
  40818e:	d00d      	beq.n	4081ac <__any_on+0x54>
  408190:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  408194:	fa20 f301 	lsr.w	r3, r0, r1
  408198:	fa03 f101 	lsl.w	r1, r3, r1
  40819c:	4281      	cmp	r1, r0
  40819e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4081a2:	d0e2      	beq.n	40816a <__any_on+0x12>
  4081a4:	2001      	movs	r0, #1
  4081a6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4081aa:	4770      	bx	lr
  4081ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4081b0:	e7db      	b.n	40816a <__any_on+0x12>
  4081b2:	2000      	movs	r0, #0
  4081b4:	e7e5      	b.n	408182 <__any_on+0x2a>
  4081b6:	bf00      	nop

004081b8 <_putc_r>:
  4081b8:	b570      	push	{r4, r5, r6, lr}
  4081ba:	460d      	mov	r5, r1
  4081bc:	4614      	mov	r4, r2
  4081be:	4606      	mov	r6, r0
  4081c0:	b108      	cbz	r0, 4081c6 <_putc_r+0xe>
  4081c2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4081c4:	b1d3      	cbz	r3, 4081fc <_putc_r+0x44>
  4081c6:	68a3      	ldr	r3, [r4, #8]
  4081c8:	3b01      	subs	r3, #1
  4081ca:	2b00      	cmp	r3, #0
  4081cc:	60a3      	str	r3, [r4, #8]
  4081ce:	db06      	blt.n	4081de <_putc_r+0x26>
  4081d0:	6823      	ldr	r3, [r4, #0]
  4081d2:	701d      	strb	r5, [r3, #0]
  4081d4:	6823      	ldr	r3, [r4, #0]
  4081d6:	1c5a      	adds	r2, r3, #1
  4081d8:	6022      	str	r2, [r4, #0]
  4081da:	7818      	ldrb	r0, [r3, #0]
  4081dc:	bd70      	pop	{r4, r5, r6, pc}
  4081de:	69a2      	ldr	r2, [r4, #24]
  4081e0:	4293      	cmp	r3, r2
  4081e2:	db0e      	blt.n	408202 <_putc_r+0x4a>
  4081e4:	6823      	ldr	r3, [r4, #0]
  4081e6:	701d      	strb	r5, [r3, #0]
  4081e8:	6823      	ldr	r3, [r4, #0]
  4081ea:	7819      	ldrb	r1, [r3, #0]
  4081ec:	290a      	cmp	r1, #10
  4081ee:	d1f2      	bne.n	4081d6 <_putc_r+0x1e>
  4081f0:	4630      	mov	r0, r6
  4081f2:	4622      	mov	r2, r4
  4081f4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  4081f8:	f003 b910 	b.w	40b41c <__swbuf_r>
  4081fc:	f7fe fa8e 	bl	40671c <__sinit>
  408200:	e7e1      	b.n	4081c6 <_putc_r+0xe>
  408202:	4630      	mov	r0, r6
  408204:	4629      	mov	r1, r5
  408206:	4622      	mov	r2, r4
  408208:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  40820c:	f003 b906 	b.w	40b41c <__swbuf_r>

00408210 <_realloc_r>:
  408210:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408214:	4617      	mov	r7, r2
  408216:	b083      	sub	sp, #12
  408218:	460e      	mov	r6, r1
  40821a:	2900      	cmp	r1, #0
  40821c:	f000 80e7 	beq.w	4083ee <_realloc_r+0x1de>
  408220:	4681      	mov	r9, r0
  408222:	f107 050b 	add.w	r5, r7, #11
  408226:	f7ff fb81 	bl	40792c <__malloc_lock>
  40822a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  40822e:	2d16      	cmp	r5, #22
  408230:	f023 0403 	bic.w	r4, r3, #3
  408234:	f1a6 0808 	sub.w	r8, r6, #8
  408238:	d84c      	bhi.n	4082d4 <_realloc_r+0xc4>
  40823a:	2210      	movs	r2, #16
  40823c:	4615      	mov	r5, r2
  40823e:	42af      	cmp	r7, r5
  408240:	d84d      	bhi.n	4082de <_realloc_r+0xce>
  408242:	4294      	cmp	r4, r2
  408244:	f280 8084 	bge.w	408350 <_realloc_r+0x140>
  408248:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 4085f8 <_realloc_r+0x3e8>
  40824c:	f8db 0008 	ldr.w	r0, [fp, #8]
  408250:	eb08 0104 	add.w	r1, r8, r4
  408254:	4288      	cmp	r0, r1
  408256:	f000 80d6 	beq.w	408406 <_realloc_r+0x1f6>
  40825a:	6848      	ldr	r0, [r1, #4]
  40825c:	f020 0e01 	bic.w	lr, r0, #1
  408260:	448e      	add	lr, r1
  408262:	f8de e004 	ldr.w	lr, [lr, #4]
  408266:	f01e 0f01 	tst.w	lr, #1
  40826a:	d13f      	bne.n	4082ec <_realloc_r+0xdc>
  40826c:	f020 0003 	bic.w	r0, r0, #3
  408270:	4420      	add	r0, r4
  408272:	4290      	cmp	r0, r2
  408274:	f280 80c1 	bge.w	4083fa <_realloc_r+0x1ea>
  408278:	07db      	lsls	r3, r3, #31
  40827a:	f100 808f 	bmi.w	40839c <_realloc_r+0x18c>
  40827e:	f856 3c08 	ldr.w	r3, [r6, #-8]
  408282:	ebc3 0a08 	rsb	sl, r3, r8
  408286:	f8da 3004 	ldr.w	r3, [sl, #4]
  40828a:	f023 0303 	bic.w	r3, r3, #3
  40828e:	eb00 0e03 	add.w	lr, r0, r3
  408292:	4596      	cmp	lr, r2
  408294:	db34      	blt.n	408300 <_realloc_r+0xf0>
  408296:	68cb      	ldr	r3, [r1, #12]
  408298:	688a      	ldr	r2, [r1, #8]
  40829a:	4657      	mov	r7, sl
  40829c:	60d3      	str	r3, [r2, #12]
  40829e:	609a      	str	r2, [r3, #8]
  4082a0:	f857 1f08 	ldr.w	r1, [r7, #8]!
  4082a4:	f8da 300c 	ldr.w	r3, [sl, #12]
  4082a8:	60cb      	str	r3, [r1, #12]
  4082aa:	1f22      	subs	r2, r4, #4
  4082ac:	2a24      	cmp	r2, #36	; 0x24
  4082ae:	6099      	str	r1, [r3, #8]
  4082b0:	f200 8136 	bhi.w	408520 <_realloc_r+0x310>
  4082b4:	2a13      	cmp	r2, #19
  4082b6:	f240 80fd 	bls.w	4084b4 <_realloc_r+0x2a4>
  4082ba:	6833      	ldr	r3, [r6, #0]
  4082bc:	f8ca 3008 	str.w	r3, [sl, #8]
  4082c0:	6873      	ldr	r3, [r6, #4]
  4082c2:	f8ca 300c 	str.w	r3, [sl, #12]
  4082c6:	2a1b      	cmp	r2, #27
  4082c8:	f200 8140 	bhi.w	40854c <_realloc_r+0x33c>
  4082cc:	3608      	adds	r6, #8
  4082ce:	f10a 0310 	add.w	r3, sl, #16
  4082d2:	e0f0      	b.n	4084b6 <_realloc_r+0x2a6>
  4082d4:	f025 0507 	bic.w	r5, r5, #7
  4082d8:	2d00      	cmp	r5, #0
  4082da:	462a      	mov	r2, r5
  4082dc:	daaf      	bge.n	40823e <_realloc_r+0x2e>
  4082de:	230c      	movs	r3, #12
  4082e0:	2000      	movs	r0, #0
  4082e2:	f8c9 3000 	str.w	r3, [r9]
  4082e6:	b003      	add	sp, #12
  4082e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4082ec:	07d9      	lsls	r1, r3, #31
  4082ee:	d455      	bmi.n	40839c <_realloc_r+0x18c>
  4082f0:	f856 3c08 	ldr.w	r3, [r6, #-8]
  4082f4:	ebc3 0a08 	rsb	sl, r3, r8
  4082f8:	f8da 3004 	ldr.w	r3, [sl, #4]
  4082fc:	f023 0303 	bic.w	r3, r3, #3
  408300:	4423      	add	r3, r4
  408302:	4293      	cmp	r3, r2
  408304:	db4a      	blt.n	40839c <_realloc_r+0x18c>
  408306:	4657      	mov	r7, sl
  408308:	f8da 100c 	ldr.w	r1, [sl, #12]
  40830c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  408310:	1f22      	subs	r2, r4, #4
  408312:	2a24      	cmp	r2, #36	; 0x24
  408314:	60c1      	str	r1, [r0, #12]
  408316:	6088      	str	r0, [r1, #8]
  408318:	f200 810e 	bhi.w	408538 <_realloc_r+0x328>
  40831c:	2a13      	cmp	r2, #19
  40831e:	f240 8109 	bls.w	408534 <_realloc_r+0x324>
  408322:	6831      	ldr	r1, [r6, #0]
  408324:	f8ca 1008 	str.w	r1, [sl, #8]
  408328:	6871      	ldr	r1, [r6, #4]
  40832a:	f8ca 100c 	str.w	r1, [sl, #12]
  40832e:	2a1b      	cmp	r2, #27
  408330:	f200 8121 	bhi.w	408576 <_realloc_r+0x366>
  408334:	3608      	adds	r6, #8
  408336:	f10a 0210 	add.w	r2, sl, #16
  40833a:	6831      	ldr	r1, [r6, #0]
  40833c:	6011      	str	r1, [r2, #0]
  40833e:	6871      	ldr	r1, [r6, #4]
  408340:	6051      	str	r1, [r2, #4]
  408342:	68b1      	ldr	r1, [r6, #8]
  408344:	6091      	str	r1, [r2, #8]
  408346:	461c      	mov	r4, r3
  408348:	f8da 3004 	ldr.w	r3, [sl, #4]
  40834c:	463e      	mov	r6, r7
  40834e:	46d0      	mov	r8, sl
  408350:	1b62      	subs	r2, r4, r5
  408352:	2a0f      	cmp	r2, #15
  408354:	f003 0301 	and.w	r3, r3, #1
  408358:	d80e      	bhi.n	408378 <_realloc_r+0x168>
  40835a:	4323      	orrs	r3, r4
  40835c:	4444      	add	r4, r8
  40835e:	f8c8 3004 	str.w	r3, [r8, #4]
  408362:	6863      	ldr	r3, [r4, #4]
  408364:	f043 0301 	orr.w	r3, r3, #1
  408368:	6063      	str	r3, [r4, #4]
  40836a:	4648      	mov	r0, r9
  40836c:	f7ff fae0 	bl	407930 <__malloc_unlock>
  408370:	4630      	mov	r0, r6
  408372:	b003      	add	sp, #12
  408374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408378:	eb08 0105 	add.w	r1, r8, r5
  40837c:	431d      	orrs	r5, r3
  40837e:	f042 0301 	orr.w	r3, r2, #1
  408382:	440a      	add	r2, r1
  408384:	f8c8 5004 	str.w	r5, [r8, #4]
  408388:	604b      	str	r3, [r1, #4]
  40838a:	6853      	ldr	r3, [r2, #4]
  40838c:	f043 0301 	orr.w	r3, r3, #1
  408390:	3108      	adds	r1, #8
  408392:	6053      	str	r3, [r2, #4]
  408394:	4648      	mov	r0, r9
  408396:	f7fe fb63 	bl	406a60 <_free_r>
  40839a:	e7e6      	b.n	40836a <_realloc_r+0x15a>
  40839c:	4639      	mov	r1, r7
  40839e:	4648      	mov	r0, r9
  4083a0:	f7fe fea6 	bl	4070f0 <_malloc_r>
  4083a4:	4607      	mov	r7, r0
  4083a6:	b1d8      	cbz	r0, 4083e0 <_realloc_r+0x1d0>
  4083a8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4083ac:	f023 0201 	bic.w	r2, r3, #1
  4083b0:	4442      	add	r2, r8
  4083b2:	f1a0 0108 	sub.w	r1, r0, #8
  4083b6:	4291      	cmp	r1, r2
  4083b8:	f000 80ac 	beq.w	408514 <_realloc_r+0x304>
  4083bc:	1f22      	subs	r2, r4, #4
  4083be:	2a24      	cmp	r2, #36	; 0x24
  4083c0:	f200 8099 	bhi.w	4084f6 <_realloc_r+0x2e6>
  4083c4:	2a13      	cmp	r2, #19
  4083c6:	d86a      	bhi.n	40849e <_realloc_r+0x28e>
  4083c8:	4603      	mov	r3, r0
  4083ca:	4632      	mov	r2, r6
  4083cc:	6811      	ldr	r1, [r2, #0]
  4083ce:	6019      	str	r1, [r3, #0]
  4083d0:	6851      	ldr	r1, [r2, #4]
  4083d2:	6059      	str	r1, [r3, #4]
  4083d4:	6892      	ldr	r2, [r2, #8]
  4083d6:	609a      	str	r2, [r3, #8]
  4083d8:	4631      	mov	r1, r6
  4083da:	4648      	mov	r0, r9
  4083dc:	f7fe fb40 	bl	406a60 <_free_r>
  4083e0:	4648      	mov	r0, r9
  4083e2:	f7ff faa5 	bl	407930 <__malloc_unlock>
  4083e6:	4638      	mov	r0, r7
  4083e8:	b003      	add	sp, #12
  4083ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4083ee:	4611      	mov	r1, r2
  4083f0:	b003      	add	sp, #12
  4083f2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4083f6:	f7fe be7b 	b.w	4070f0 <_malloc_r>
  4083fa:	68ca      	ldr	r2, [r1, #12]
  4083fc:	6889      	ldr	r1, [r1, #8]
  4083fe:	4604      	mov	r4, r0
  408400:	60ca      	str	r2, [r1, #12]
  408402:	6091      	str	r1, [r2, #8]
  408404:	e7a4      	b.n	408350 <_realloc_r+0x140>
  408406:	6841      	ldr	r1, [r0, #4]
  408408:	f021 0103 	bic.w	r1, r1, #3
  40840c:	4421      	add	r1, r4
  40840e:	f105 0010 	add.w	r0, r5, #16
  408412:	4281      	cmp	r1, r0
  408414:	da5b      	bge.n	4084ce <_realloc_r+0x2be>
  408416:	07db      	lsls	r3, r3, #31
  408418:	d4c0      	bmi.n	40839c <_realloc_r+0x18c>
  40841a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40841e:	ebc3 0a08 	rsb	sl, r3, r8
  408422:	f8da 3004 	ldr.w	r3, [sl, #4]
  408426:	f023 0303 	bic.w	r3, r3, #3
  40842a:	eb01 0c03 	add.w	ip, r1, r3
  40842e:	4560      	cmp	r0, ip
  408430:	f73f af66 	bgt.w	408300 <_realloc_r+0xf0>
  408434:	4657      	mov	r7, sl
  408436:	f8da 300c 	ldr.w	r3, [sl, #12]
  40843a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40843e:	1f22      	subs	r2, r4, #4
  408440:	2a24      	cmp	r2, #36	; 0x24
  408442:	60cb      	str	r3, [r1, #12]
  408444:	6099      	str	r1, [r3, #8]
  408446:	f200 80b8 	bhi.w	4085ba <_realloc_r+0x3aa>
  40844a:	2a13      	cmp	r2, #19
  40844c:	f240 80a9 	bls.w	4085a2 <_realloc_r+0x392>
  408450:	6833      	ldr	r3, [r6, #0]
  408452:	f8ca 3008 	str.w	r3, [sl, #8]
  408456:	6873      	ldr	r3, [r6, #4]
  408458:	f8ca 300c 	str.w	r3, [sl, #12]
  40845c:	2a1b      	cmp	r2, #27
  40845e:	f200 80b5 	bhi.w	4085cc <_realloc_r+0x3bc>
  408462:	3608      	adds	r6, #8
  408464:	f10a 0310 	add.w	r3, sl, #16
  408468:	6832      	ldr	r2, [r6, #0]
  40846a:	601a      	str	r2, [r3, #0]
  40846c:	6872      	ldr	r2, [r6, #4]
  40846e:	605a      	str	r2, [r3, #4]
  408470:	68b2      	ldr	r2, [r6, #8]
  408472:	609a      	str	r2, [r3, #8]
  408474:	eb0a 0205 	add.w	r2, sl, r5
  408478:	ebc5 030c 	rsb	r3, r5, ip
  40847c:	f043 0301 	orr.w	r3, r3, #1
  408480:	f8cb 2008 	str.w	r2, [fp, #8]
  408484:	6053      	str	r3, [r2, #4]
  408486:	f8da 3004 	ldr.w	r3, [sl, #4]
  40848a:	f003 0301 	and.w	r3, r3, #1
  40848e:	431d      	orrs	r5, r3
  408490:	4648      	mov	r0, r9
  408492:	f8ca 5004 	str.w	r5, [sl, #4]
  408496:	f7ff fa4b 	bl	407930 <__malloc_unlock>
  40849a:	4638      	mov	r0, r7
  40849c:	e769      	b.n	408372 <_realloc_r+0x162>
  40849e:	6833      	ldr	r3, [r6, #0]
  4084a0:	6003      	str	r3, [r0, #0]
  4084a2:	6873      	ldr	r3, [r6, #4]
  4084a4:	6043      	str	r3, [r0, #4]
  4084a6:	2a1b      	cmp	r2, #27
  4084a8:	d829      	bhi.n	4084fe <_realloc_r+0x2ee>
  4084aa:	f100 0308 	add.w	r3, r0, #8
  4084ae:	f106 0208 	add.w	r2, r6, #8
  4084b2:	e78b      	b.n	4083cc <_realloc_r+0x1bc>
  4084b4:	463b      	mov	r3, r7
  4084b6:	6832      	ldr	r2, [r6, #0]
  4084b8:	601a      	str	r2, [r3, #0]
  4084ba:	6872      	ldr	r2, [r6, #4]
  4084bc:	605a      	str	r2, [r3, #4]
  4084be:	68b2      	ldr	r2, [r6, #8]
  4084c0:	609a      	str	r2, [r3, #8]
  4084c2:	463e      	mov	r6, r7
  4084c4:	4674      	mov	r4, lr
  4084c6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4084ca:	46d0      	mov	r8, sl
  4084cc:	e740      	b.n	408350 <_realloc_r+0x140>
  4084ce:	eb08 0205 	add.w	r2, r8, r5
  4084d2:	1b4b      	subs	r3, r1, r5
  4084d4:	f043 0301 	orr.w	r3, r3, #1
  4084d8:	f8cb 2008 	str.w	r2, [fp, #8]
  4084dc:	6053      	str	r3, [r2, #4]
  4084de:	f856 3c04 	ldr.w	r3, [r6, #-4]
  4084e2:	f003 0301 	and.w	r3, r3, #1
  4084e6:	431d      	orrs	r5, r3
  4084e8:	4648      	mov	r0, r9
  4084ea:	f846 5c04 	str.w	r5, [r6, #-4]
  4084ee:	f7ff fa1f 	bl	407930 <__malloc_unlock>
  4084f2:	4630      	mov	r0, r6
  4084f4:	e73d      	b.n	408372 <_realloc_r+0x162>
  4084f6:	4631      	mov	r1, r6
  4084f8:	f7ff f9b4 	bl	407864 <memmove>
  4084fc:	e76c      	b.n	4083d8 <_realloc_r+0x1c8>
  4084fe:	68b3      	ldr	r3, [r6, #8]
  408500:	6083      	str	r3, [r0, #8]
  408502:	68f3      	ldr	r3, [r6, #12]
  408504:	60c3      	str	r3, [r0, #12]
  408506:	2a24      	cmp	r2, #36	; 0x24
  408508:	d02c      	beq.n	408564 <_realloc_r+0x354>
  40850a:	f100 0310 	add.w	r3, r0, #16
  40850e:	f106 0210 	add.w	r2, r6, #16
  408512:	e75b      	b.n	4083cc <_realloc_r+0x1bc>
  408514:	f850 2c04 	ldr.w	r2, [r0, #-4]
  408518:	f022 0203 	bic.w	r2, r2, #3
  40851c:	4414      	add	r4, r2
  40851e:	e717      	b.n	408350 <_realloc_r+0x140>
  408520:	4631      	mov	r1, r6
  408522:	4638      	mov	r0, r7
  408524:	4674      	mov	r4, lr
  408526:	463e      	mov	r6, r7
  408528:	f7ff f99c 	bl	407864 <memmove>
  40852c:	46d0      	mov	r8, sl
  40852e:	f8da 3004 	ldr.w	r3, [sl, #4]
  408532:	e70d      	b.n	408350 <_realloc_r+0x140>
  408534:	463a      	mov	r2, r7
  408536:	e700      	b.n	40833a <_realloc_r+0x12a>
  408538:	4631      	mov	r1, r6
  40853a:	4638      	mov	r0, r7
  40853c:	461c      	mov	r4, r3
  40853e:	463e      	mov	r6, r7
  408540:	f7ff f990 	bl	407864 <memmove>
  408544:	46d0      	mov	r8, sl
  408546:	f8da 3004 	ldr.w	r3, [sl, #4]
  40854a:	e701      	b.n	408350 <_realloc_r+0x140>
  40854c:	68b3      	ldr	r3, [r6, #8]
  40854e:	f8ca 3010 	str.w	r3, [sl, #16]
  408552:	68f3      	ldr	r3, [r6, #12]
  408554:	f8ca 3014 	str.w	r3, [sl, #20]
  408558:	2a24      	cmp	r2, #36	; 0x24
  40855a:	d018      	beq.n	40858e <_realloc_r+0x37e>
  40855c:	3610      	adds	r6, #16
  40855e:	f10a 0318 	add.w	r3, sl, #24
  408562:	e7a8      	b.n	4084b6 <_realloc_r+0x2a6>
  408564:	6933      	ldr	r3, [r6, #16]
  408566:	6103      	str	r3, [r0, #16]
  408568:	6973      	ldr	r3, [r6, #20]
  40856a:	6143      	str	r3, [r0, #20]
  40856c:	f106 0218 	add.w	r2, r6, #24
  408570:	f100 0318 	add.w	r3, r0, #24
  408574:	e72a      	b.n	4083cc <_realloc_r+0x1bc>
  408576:	68b1      	ldr	r1, [r6, #8]
  408578:	f8ca 1010 	str.w	r1, [sl, #16]
  40857c:	68f1      	ldr	r1, [r6, #12]
  40857e:	f8ca 1014 	str.w	r1, [sl, #20]
  408582:	2a24      	cmp	r2, #36	; 0x24
  408584:	d00f      	beq.n	4085a6 <_realloc_r+0x396>
  408586:	3610      	adds	r6, #16
  408588:	f10a 0218 	add.w	r2, sl, #24
  40858c:	e6d5      	b.n	40833a <_realloc_r+0x12a>
  40858e:	6933      	ldr	r3, [r6, #16]
  408590:	f8ca 3018 	str.w	r3, [sl, #24]
  408594:	6973      	ldr	r3, [r6, #20]
  408596:	f8ca 301c 	str.w	r3, [sl, #28]
  40859a:	3618      	adds	r6, #24
  40859c:	f10a 0320 	add.w	r3, sl, #32
  4085a0:	e789      	b.n	4084b6 <_realloc_r+0x2a6>
  4085a2:	463b      	mov	r3, r7
  4085a4:	e760      	b.n	408468 <_realloc_r+0x258>
  4085a6:	6932      	ldr	r2, [r6, #16]
  4085a8:	f8ca 2018 	str.w	r2, [sl, #24]
  4085ac:	6972      	ldr	r2, [r6, #20]
  4085ae:	f8ca 201c 	str.w	r2, [sl, #28]
  4085b2:	3618      	adds	r6, #24
  4085b4:	f10a 0220 	add.w	r2, sl, #32
  4085b8:	e6bf      	b.n	40833a <_realloc_r+0x12a>
  4085ba:	4631      	mov	r1, r6
  4085bc:	4638      	mov	r0, r7
  4085be:	f8cd c004 	str.w	ip, [sp, #4]
  4085c2:	f7ff f94f 	bl	407864 <memmove>
  4085c6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4085ca:	e753      	b.n	408474 <_realloc_r+0x264>
  4085cc:	68b3      	ldr	r3, [r6, #8]
  4085ce:	f8ca 3010 	str.w	r3, [sl, #16]
  4085d2:	68f3      	ldr	r3, [r6, #12]
  4085d4:	f8ca 3014 	str.w	r3, [sl, #20]
  4085d8:	2a24      	cmp	r2, #36	; 0x24
  4085da:	d003      	beq.n	4085e4 <_realloc_r+0x3d4>
  4085dc:	3610      	adds	r6, #16
  4085de:	f10a 0318 	add.w	r3, sl, #24
  4085e2:	e741      	b.n	408468 <_realloc_r+0x258>
  4085e4:	6933      	ldr	r3, [r6, #16]
  4085e6:	f8ca 3018 	str.w	r3, [sl, #24]
  4085ea:	6973      	ldr	r3, [r6, #20]
  4085ec:	f8ca 301c 	str.w	r3, [sl, #28]
  4085f0:	3618      	adds	r6, #24
  4085f2:	f10a 0320 	add.w	r3, sl, #32
  4085f6:	e737      	b.n	408468 <_realloc_r+0x258>
  4085f8:	200004c4 	.word	0x200004c4

004085fc <lflush>:
  4085fc:	8983      	ldrh	r3, [r0, #12]
  4085fe:	f003 0309 	and.w	r3, r3, #9
  408602:	2b09      	cmp	r3, #9
  408604:	d001      	beq.n	40860a <lflush+0xe>
  408606:	2000      	movs	r0, #0
  408608:	4770      	bx	lr
  40860a:	f7fd bff7 	b.w	4065fc <fflush>
  40860e:	bf00      	nop

00408610 <__srefill_r>:
  408610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408612:	460c      	mov	r4, r1
  408614:	4605      	mov	r5, r0
  408616:	b110      	cbz	r0, 40861e <__srefill_r+0xe>
  408618:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40861a:	2b00      	cmp	r3, #0
  40861c:	d043      	beq.n	4086a6 <__srefill_r+0x96>
  40861e:	89a3      	ldrh	r3, [r4, #12]
  408620:	b29a      	uxth	r2, r3
  408622:	0497      	lsls	r7, r2, #18
  408624:	d407      	bmi.n	408636 <__srefill_r+0x26>
  408626:	6e62      	ldr	r2, [r4, #100]	; 0x64
  408628:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40862c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  408630:	6662      	str	r2, [r4, #100]	; 0x64
  408632:	81a3      	strh	r3, [r4, #12]
  408634:	b29a      	uxth	r2, r3
  408636:	2100      	movs	r1, #0
  408638:	0696      	lsls	r6, r2, #26
  40863a:	6061      	str	r1, [r4, #4]
  40863c:	d430      	bmi.n	4086a0 <__srefill_r+0x90>
  40863e:	0750      	lsls	r0, r2, #29
  408640:	d521      	bpl.n	408686 <__srefill_r+0x76>
  408642:	6b21      	ldr	r1, [r4, #48]	; 0x30
  408644:	b161      	cbz	r1, 408660 <__srefill_r+0x50>
  408646:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40864a:	4299      	cmp	r1, r3
  40864c:	d002      	beq.n	408654 <__srefill_r+0x44>
  40864e:	4628      	mov	r0, r5
  408650:	f7fe fa06 	bl	406a60 <_free_r>
  408654:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  408656:	6063      	str	r3, [r4, #4]
  408658:	2000      	movs	r0, #0
  40865a:	6320      	str	r0, [r4, #48]	; 0x30
  40865c:	2b00      	cmp	r3, #0
  40865e:	d13e      	bne.n	4086de <__srefill_r+0xce>
  408660:	6923      	ldr	r3, [r4, #16]
  408662:	2b00      	cmp	r3, #0
  408664:	d04b      	beq.n	4086fe <__srefill_r+0xee>
  408666:	89a7      	ldrh	r7, [r4, #12]
  408668:	b2be      	uxth	r6, r7
  40866a:	07b3      	lsls	r3, r6, #30
  40866c:	d11e      	bne.n	4086ac <__srefill_r+0x9c>
  40866e:	6922      	ldr	r2, [r4, #16]
  408670:	6022      	str	r2, [r4, #0]
  408672:	4628      	mov	r0, r5
  408674:	69e1      	ldr	r1, [r4, #28]
  408676:	6a25      	ldr	r5, [r4, #32]
  408678:	6963      	ldr	r3, [r4, #20]
  40867a:	47a8      	blx	r5
  40867c:	2800      	cmp	r0, #0
  40867e:	6060      	str	r0, [r4, #4]
  408680:	dd09      	ble.n	408696 <__srefill_r+0x86>
  408682:	2000      	movs	r0, #0
  408684:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408686:	06d1      	lsls	r1, r2, #27
  408688:	d53e      	bpl.n	408708 <__srefill_r+0xf8>
  40868a:	0712      	lsls	r2, r2, #28
  40868c:	d42a      	bmi.n	4086e4 <__srefill_r+0xd4>
  40868e:	f043 0304 	orr.w	r3, r3, #4
  408692:	81a3      	strh	r3, [r4, #12]
  408694:	e7e4      	b.n	408660 <__srefill_r+0x50>
  408696:	89a3      	ldrh	r3, [r4, #12]
  408698:	d119      	bne.n	4086ce <__srefill_r+0xbe>
  40869a:	f043 0320 	orr.w	r3, r3, #32
  40869e:	81a3      	strh	r3, [r4, #12]
  4086a0:	f04f 30ff 	mov.w	r0, #4294967295
  4086a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4086a6:	f7fe f839 	bl	40671c <__sinit>
  4086aa:	e7b8      	b.n	40861e <__srefill_r+0xe>
  4086ac:	4b1a      	ldr	r3, [pc, #104]	; (408718 <__srefill_r+0x108>)
  4086ae:	491b      	ldr	r1, [pc, #108]	; (40871c <__srefill_r+0x10c>)
  4086b0:	6818      	ldr	r0, [r3, #0]
  4086b2:	2301      	movs	r3, #1
  4086b4:	81a3      	strh	r3, [r4, #12]
  4086b6:	f006 0609 	and.w	r6, r6, #9
  4086ba:	f7fe fc35 	bl	406f28 <_fwalk>
  4086be:	2e09      	cmp	r6, #9
  4086c0:	81a7      	strh	r7, [r4, #12]
  4086c2:	d1d4      	bne.n	40866e <__srefill_r+0x5e>
  4086c4:	4628      	mov	r0, r5
  4086c6:	4621      	mov	r1, r4
  4086c8:	f7fd fed8 	bl	40647c <__sflush_r>
  4086cc:	e7cf      	b.n	40866e <__srefill_r+0x5e>
  4086ce:	2200      	movs	r2, #0
  4086d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4086d4:	81a3      	strh	r3, [r4, #12]
  4086d6:	6062      	str	r2, [r4, #4]
  4086d8:	f04f 30ff 	mov.w	r0, #4294967295
  4086dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4086de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4086e0:	6023      	str	r3, [r4, #0]
  4086e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4086e4:	4628      	mov	r0, r5
  4086e6:	4621      	mov	r1, r4
  4086e8:	f7fd ff72 	bl	4065d0 <_fflush_r>
  4086ec:	2800      	cmp	r0, #0
  4086ee:	d1d7      	bne.n	4086a0 <__srefill_r+0x90>
  4086f0:	89a3      	ldrh	r3, [r4, #12]
  4086f2:	60a0      	str	r0, [r4, #8]
  4086f4:	f023 0308 	bic.w	r3, r3, #8
  4086f8:	61a0      	str	r0, [r4, #24]
  4086fa:	b29b      	uxth	r3, r3
  4086fc:	e7c7      	b.n	40868e <__srefill_r+0x7e>
  4086fe:	4628      	mov	r0, r5
  408700:	4621      	mov	r1, r4
  408702:	f7fe fc7d 	bl	407000 <__smakebuf_r>
  408706:	e7ae      	b.n	408666 <__srefill_r+0x56>
  408708:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40870c:	2209      	movs	r2, #9
  40870e:	602a      	str	r2, [r5, #0]
  408710:	f04f 30ff 	mov.w	r0, #4294967295
  408714:	81a3      	strh	r3, [r4, #12]
  408716:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408718:	0040d3cc 	.word	0x0040d3cc
  40871c:	004085fd 	.word	0x004085fd

00408720 <__fpclassifyd>:
  408720:	b410      	push	{r4}
  408722:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  408726:	d008      	beq.n	40873a <__fpclassifyd+0x1a>
  408728:	4b11      	ldr	r3, [pc, #68]	; (408770 <__fpclassifyd+0x50>)
  40872a:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  40872e:	429a      	cmp	r2, r3
  408730:	d808      	bhi.n	408744 <__fpclassifyd+0x24>
  408732:	2004      	movs	r0, #4
  408734:	f85d 4b04 	ldr.w	r4, [sp], #4
  408738:	4770      	bx	lr
  40873a:	b918      	cbnz	r0, 408744 <__fpclassifyd+0x24>
  40873c:	2002      	movs	r0, #2
  40873e:	f85d 4b04 	ldr.w	r4, [sp], #4
  408742:	4770      	bx	lr
  408744:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  408748:	4b09      	ldr	r3, [pc, #36]	; (408770 <__fpclassifyd+0x50>)
  40874a:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  40874e:	4299      	cmp	r1, r3
  408750:	d9ef      	bls.n	408732 <__fpclassifyd+0x12>
  408752:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  408756:	d201      	bcs.n	40875c <__fpclassifyd+0x3c>
  408758:	2003      	movs	r0, #3
  40875a:	e7eb      	b.n	408734 <__fpclassifyd+0x14>
  40875c:	4b05      	ldr	r3, [pc, #20]	; (408774 <__fpclassifyd+0x54>)
  40875e:	429c      	cmp	r4, r3
  408760:	d001      	beq.n	408766 <__fpclassifyd+0x46>
  408762:	2000      	movs	r0, #0
  408764:	e7e6      	b.n	408734 <__fpclassifyd+0x14>
  408766:	fab0 f080 	clz	r0, r0
  40876a:	0940      	lsrs	r0, r0, #5
  40876c:	e7e2      	b.n	408734 <__fpclassifyd+0x14>
  40876e:	bf00      	nop
  408770:	7fdfffff 	.word	0x7fdfffff
  408774:	7ff00000 	.word	0x7ff00000

00408778 <_sbrk_r>:
  408778:	b538      	push	{r3, r4, r5, lr}
  40877a:	4c07      	ldr	r4, [pc, #28]	; (408798 <_sbrk_r+0x20>)
  40877c:	2300      	movs	r3, #0
  40877e:	4605      	mov	r5, r0
  408780:	4608      	mov	r0, r1
  408782:	6023      	str	r3, [r4, #0]
  408784:	f7f9 fb2c 	bl	401de0 <_sbrk>
  408788:	1c43      	adds	r3, r0, #1
  40878a:	d000      	beq.n	40878e <_sbrk_r+0x16>
  40878c:	bd38      	pop	{r3, r4, r5, pc}
  40878e:	6823      	ldr	r3, [r4, #0]
  408790:	2b00      	cmp	r3, #0
  408792:	d0fb      	beq.n	40878c <_sbrk_r+0x14>
  408794:	602b      	str	r3, [r5, #0]
  408796:	bd38      	pop	{r3, r4, r5, pc}
  408798:	200009e0 	.word	0x200009e0

0040879c <__sccl>:
  40879c:	b470      	push	{r4, r5, r6}
  40879e:	780d      	ldrb	r5, [r1, #0]
  4087a0:	2d5e      	cmp	r5, #94	; 0x5e
  4087a2:	d02f      	beq.n	408804 <__sccl+0x68>
  4087a4:	2200      	movs	r2, #0
  4087a6:	3101      	adds	r1, #1
  4087a8:	4616      	mov	r6, r2
  4087aa:	1e43      	subs	r3, r0, #1
  4087ac:	f100 04ff 	add.w	r4, r0, #255	; 0xff
  4087b0:	f803 2f01 	strb.w	r2, [r3, #1]!
  4087b4:	42a3      	cmp	r3, r4
  4087b6:	d1fb      	bne.n	4087b0 <__sccl+0x14>
  4087b8:	b185      	cbz	r5, 4087dc <__sccl+0x40>
  4087ba:	f086 0201 	eor.w	r2, r6, #1
  4087be:	5542      	strb	r2, [r0, r5]
  4087c0:	1c4e      	adds	r6, r1, #1
  4087c2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
  4087c6:	2b2d      	cmp	r3, #45	; 0x2d
  4087c8:	d00e      	beq.n	4087e8 <__sccl+0x4c>
  4087ca:	2b5d      	cmp	r3, #93	; 0x5d
  4087cc:	d009      	beq.n	4087e2 <__sccl+0x46>
  4087ce:	b113      	cbz	r3, 4087d6 <__sccl+0x3a>
  4087d0:	461d      	mov	r5, r3
  4087d2:	4631      	mov	r1, r6
  4087d4:	e7f3      	b.n	4087be <__sccl+0x22>
  4087d6:	4608      	mov	r0, r1
  4087d8:	bc70      	pop	{r4, r5, r6}
  4087da:	4770      	bx	lr
  4087dc:	1e48      	subs	r0, r1, #1
  4087de:	bc70      	pop	{r4, r5, r6}
  4087e0:	4770      	bx	lr
  4087e2:	4630      	mov	r0, r6
  4087e4:	bc70      	pop	{r4, r5, r6}
  4087e6:	4770      	bx	lr
  4087e8:	784c      	ldrb	r4, [r1, #1]
  4087ea:	2c5d      	cmp	r4, #93	; 0x5d
  4087ec:	d00f      	beq.n	40880e <__sccl+0x72>
  4087ee:	42a5      	cmp	r5, r4
  4087f0:	dc0d      	bgt.n	40880e <__sccl+0x72>
  4087f2:	3102      	adds	r1, #2
  4087f4:	1943      	adds	r3, r0, r5
  4087f6:	3501      	adds	r5, #1
  4087f8:	42ac      	cmp	r4, r5
  4087fa:	f803 2f01 	strb.w	r2, [r3, #1]!
  4087fe:	dcfa      	bgt.n	4087f6 <__sccl+0x5a>
  408800:	3602      	adds	r6, #2
  408802:	e7de      	b.n	4087c2 <__sccl+0x26>
  408804:	2201      	movs	r2, #1
  408806:	784d      	ldrb	r5, [r1, #1]
  408808:	4616      	mov	r6, r2
  40880a:	3102      	adds	r1, #2
  40880c:	e7cd      	b.n	4087aa <__sccl+0xe>
  40880e:	4631      	mov	r1, r6
  408810:	461d      	mov	r5, r3
  408812:	e7d4      	b.n	4087be <__sccl+0x22>

00408814 <nanf>:
  408814:	4800      	ldr	r0, [pc, #0]	; (408818 <nanf+0x4>)
  408816:	4770      	bx	lr
  408818:	7fc00000 	.word	0x7fc00000

0040881c <sprintf>:
  40881c:	b40e      	push	{r1, r2, r3}
  40881e:	b5f0      	push	{r4, r5, r6, r7, lr}
  408820:	b09c      	sub	sp, #112	; 0x70
  408822:	ab21      	add	r3, sp, #132	; 0x84
  408824:	490f      	ldr	r1, [pc, #60]	; (408864 <sprintf+0x48>)
  408826:	f853 2b04 	ldr.w	r2, [r3], #4
  40882a:	9301      	str	r3, [sp, #4]
  40882c:	4605      	mov	r5, r0
  40882e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  408832:	6808      	ldr	r0, [r1, #0]
  408834:	9502      	str	r5, [sp, #8]
  408836:	f44f 7702 	mov.w	r7, #520	; 0x208
  40883a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40883e:	a902      	add	r1, sp, #8
  408840:	9506      	str	r5, [sp, #24]
  408842:	f8ad 7014 	strh.w	r7, [sp, #20]
  408846:	9404      	str	r4, [sp, #16]
  408848:	9407      	str	r4, [sp, #28]
  40884a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40884e:	f001 faf5 	bl	409e3c <_svfprintf_r>
  408852:	9b02      	ldr	r3, [sp, #8]
  408854:	2200      	movs	r2, #0
  408856:	701a      	strb	r2, [r3, #0]
  408858:	b01c      	add	sp, #112	; 0x70
  40885a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40885e:	b003      	add	sp, #12
  408860:	4770      	bx	lr
  408862:	bf00      	nop
  408864:	20000460 	.word	0x20000460

00408868 <__sread>:
  408868:	b510      	push	{r4, lr}
  40886a:	460c      	mov	r4, r1
  40886c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408870:	f003 fb20 	bl	40beb4 <_read_r>
  408874:	2800      	cmp	r0, #0
  408876:	db03      	blt.n	408880 <__sread+0x18>
  408878:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40887a:	4403      	add	r3, r0
  40887c:	6523      	str	r3, [r4, #80]	; 0x50
  40887e:	bd10      	pop	{r4, pc}
  408880:	89a3      	ldrh	r3, [r4, #12]
  408882:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408886:	81a3      	strh	r3, [r4, #12]
  408888:	bd10      	pop	{r4, pc}
  40888a:	bf00      	nop

0040888c <__swrite>:
  40888c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408890:	4616      	mov	r6, r2
  408892:	898a      	ldrh	r2, [r1, #12]
  408894:	461d      	mov	r5, r3
  408896:	05d3      	lsls	r3, r2, #23
  408898:	460c      	mov	r4, r1
  40889a:	4607      	mov	r7, r0
  40889c:	d506      	bpl.n	4088ac <__swrite+0x20>
  40889e:	2200      	movs	r2, #0
  4088a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4088a4:	2302      	movs	r3, #2
  4088a6:	f003 faf1 	bl	40be8c <_lseek_r>
  4088aa:	89a2      	ldrh	r2, [r4, #12]
  4088ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4088b0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4088b4:	81a2      	strh	r2, [r4, #12]
  4088b6:	4638      	mov	r0, r7
  4088b8:	4632      	mov	r2, r6
  4088ba:	462b      	mov	r3, r5
  4088bc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4088c0:	f002 be38 	b.w	40b534 <_write_r>

004088c4 <__sseek>:
  4088c4:	b510      	push	{r4, lr}
  4088c6:	460c      	mov	r4, r1
  4088c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4088cc:	f003 fade 	bl	40be8c <_lseek_r>
  4088d0:	89a3      	ldrh	r3, [r4, #12]
  4088d2:	1c42      	adds	r2, r0, #1
  4088d4:	bf0e      	itee	eq
  4088d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4088da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4088de:	6520      	strne	r0, [r4, #80]	; 0x50
  4088e0:	81a3      	strh	r3, [r4, #12]
  4088e2:	bd10      	pop	{r4, pc}

004088e4 <__sclose>:
  4088e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4088e8:	f002 beba 	b.w	40b660 <_close_r>

004088ec <sulp>:
  4088ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4088f0:	460f      	mov	r7, r1
  4088f2:	4690      	mov	r8, r2
  4088f4:	f7ff fb02 	bl	407efc <__ulp>
  4088f8:	4604      	mov	r4, r0
  4088fa:	460d      	mov	r5, r1
  4088fc:	f1b8 0f00 	cmp.w	r8, #0
  408900:	d011      	beq.n	408926 <sulp+0x3a>
  408902:	f3c7 530a 	ubfx	r3, r7, #20, #11
  408906:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40890a:	2b00      	cmp	r3, #0
  40890c:	dd0b      	ble.n	408926 <sulp+0x3a>
  40890e:	051b      	lsls	r3, r3, #20
  408910:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
  408914:	2400      	movs	r4, #0
  408916:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
  40891a:	4622      	mov	r2, r4
  40891c:	462b      	mov	r3, r5
  40891e:	f003 fd63 	bl	40c3e8 <__aeabi_dmul>
  408922:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408926:	4620      	mov	r0, r4
  408928:	4629      	mov	r1, r5
  40892a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40892e:	bf00      	nop

00408930 <_strtod_r>:
  408930:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408934:	b09f      	sub	sp, #124	; 0x7c
  408936:	460f      	mov	r7, r1
  408938:	2100      	movs	r1, #0
  40893a:	4683      	mov	fp, r0
  40893c:	911a      	str	r1, [sp, #104]	; 0x68
  40893e:	2000      	movs	r0, #0
  408940:	2100      	movs	r1, #0
  408942:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408946:	9719      	str	r7, [sp, #100]	; 0x64
  408948:	9203      	str	r2, [sp, #12]
  40894a:	463b      	mov	r3, r7
  40894c:	461c      	mov	r4, r3
  40894e:	f813 6b01 	ldrb.w	r6, [r3], #1
  408952:	2e2d      	cmp	r6, #45	; 0x2d
  408954:	f200 80ef 	bhi.w	408b36 <_strtod_r+0x206>
  408958:	e8df f016 	tbh	[pc, r6, lsl #1]
  40895c:	00ed002e 	.word	0x00ed002e
  408960:	00ed00ed 	.word	0x00ed00ed
  408964:	00ed00ed 	.word	0x00ed00ed
  408968:	00ed00ed 	.word	0x00ed00ed
  40896c:	00dc00ed 	.word	0x00dc00ed
  408970:	00dc00dc 	.word	0x00dc00dc
  408974:	00dc00dc 	.word	0x00dc00dc
  408978:	00ed00ed 	.word	0x00ed00ed
  40897c:	00ed00ed 	.word	0x00ed00ed
  408980:	00ed00ed 	.word	0x00ed00ed
  408984:	00ed00ed 	.word	0x00ed00ed
  408988:	00ed00ed 	.word	0x00ed00ed
  40898c:	00ed00ed 	.word	0x00ed00ed
  408990:	00ed00ed 	.word	0x00ed00ed
  408994:	00ed00ed 	.word	0x00ed00ed
  408998:	00ed00ed 	.word	0x00ed00ed
  40899c:	00ed00dc 	.word	0x00ed00dc
  4089a0:	00ed00ed 	.word	0x00ed00ed
  4089a4:	00ed00ed 	.word	0x00ed00ed
  4089a8:	00ed00ed 	.word	0x00ed00ed
  4089ac:	00ed00ed 	.word	0x00ed00ed
  4089b0:	004400ed 	.word	0x004400ed
  4089b4:	00d900ed 	.word	0x00d900ed
  4089b8:	9b03      	ldr	r3, [sp, #12]
  4089ba:	f04f 0800 	mov.w	r8, #0
  4089be:	f04f 0900 	mov.w	r9, #0
  4089c2:	b153      	cbz	r3, 4089da <_strtod_r+0xaa>
  4089c4:	2300      	movs	r3, #0
  4089c6:	9306      	str	r3, [sp, #24]
  4089c8:	9b03      	ldr	r3, [sp, #12]
  4089ca:	601f      	str	r7, [r3, #0]
  4089cc:	9b06      	ldr	r3, [sp, #24]
  4089ce:	b123      	cbz	r3, 4089da <_strtod_r+0xaa>
  4089d0:	4641      	mov	r1, r8
  4089d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
  4089d6:	4688      	mov	r8, r1
  4089d8:	4699      	mov	r9, r3
  4089da:	4640      	mov	r0, r8
  4089dc:	4649      	mov	r1, r9
  4089de:	b01f      	add	sp, #124	; 0x7c
  4089e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4089e4:	2300      	movs	r3, #0
  4089e6:	9306      	str	r3, [sp, #24]
  4089e8:	1c63      	adds	r3, r4, #1
  4089ea:	9319      	str	r3, [sp, #100]	; 0x64
  4089ec:	7866      	ldrb	r6, [r4, #1]
  4089ee:	2e00      	cmp	r6, #0
  4089f0:	d0e2      	beq.n	4089b8 <_strtod_r+0x88>
  4089f2:	2e30      	cmp	r6, #48	; 0x30
  4089f4:	461c      	mov	r4, r3
  4089f6:	f000 80a3 	beq.w	408b40 <_strtod_r+0x210>
  4089fa:	2300      	movs	r3, #0
  4089fc:	9408      	str	r4, [sp, #32]
  4089fe:	930a      	str	r3, [sp, #40]	; 0x28
  408a00:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  408a04:	f04f 0a00 	mov.w	sl, #0
  408a08:	2b09      	cmp	r3, #9
  408a0a:	4655      	mov	r5, sl
  408a0c:	4623      	mov	r3, r4
  408a0e:	4654      	mov	r4, sl
  408a10:	d819      	bhi.n	408a46 <_strtod_r+0x116>
  408a12:	2c08      	cmp	r4, #8
  408a14:	bfc8      	it	gt
  408a16:	eb0a 0a8a 	addgt.w	sl, sl, sl, lsl #2
  408a1a:	eb05 0285 	add.w	r2, r5, r5, lsl #2
  408a1e:	f103 0301 	add.w	r3, r3, #1
  408a22:	eb06 0242 	add.w	r2, r6, r2, lsl #1
  408a26:	9319      	str	r3, [sp, #100]	; 0x64
  408a28:	bfc4      	itt	gt
  408a2a:	eb06 064a 	addgt.w	r6, r6, sl, lsl #1
  408a2e:	f1a6 0a30 	subgt.w	sl, r6, #48	; 0x30
  408a32:	781e      	ldrb	r6, [r3, #0]
  408a34:	bfd8      	it	le
  408a36:	f1a2 0530 	suble.w	r5, r2, #48	; 0x30
  408a3a:	f1a6 0230 	sub.w	r2, r6, #48	; 0x30
  408a3e:	2a09      	cmp	r2, #9
  408a40:	f104 0401 	add.w	r4, r4, #1
  408a44:	d9e5      	bls.n	408a12 <_strtod_r+0xe2>
  408a46:	4658      	mov	r0, fp
  408a48:	9307      	str	r3, [sp, #28]
  408a4a:	f7fe fad5 	bl	406ff8 <_localeconv_r>
  408a4e:	f8d0 8000 	ldr.w	r8, [r0]
  408a52:	4658      	mov	r0, fp
  408a54:	f7fe fad0 	bl	406ff8 <_localeconv_r>
  408a58:	6800      	ldr	r0, [r0, #0]
  408a5a:	f7fa fadb 	bl	403014 <strlen>
  408a5e:	9b07      	ldr	r3, [sp, #28]
  408a60:	4602      	mov	r2, r0
  408a62:	4641      	mov	r1, r8
  408a64:	4618      	mov	r0, r3
  408a66:	f003 fa39 	bl	40bedc <strncmp>
  408a6a:	4680      	mov	r8, r0
  408a6c:	2800      	cmp	r0, #0
  408a6e:	f000 80e3 	beq.w	408c38 <_strtod_r+0x308>
  408a72:	2000      	movs	r0, #0
  408a74:	4684      	mov	ip, r0
  408a76:	4686      	mov	lr, r0
  408a78:	46a1      	mov	r9, r4
  408a7a:	2e65      	cmp	r6, #101	; 0x65
  408a7c:	d072      	beq.n	408b64 <_strtod_r+0x234>
  408a7e:	2e45      	cmp	r6, #69	; 0x45
  408a80:	d070      	beq.n	408b64 <_strtod_r+0x234>
  408a82:	2300      	movs	r3, #0
  408a84:	f1b9 0f00 	cmp.w	r9, #0
  408a88:	d046      	beq.n	408b18 <_strtod_r+0x1e8>
  408a8a:	f1b9 0f10 	cmp.w	r9, #16
  408a8e:	ebcc 0303 	rsb	r3, ip, r3
  408a92:	4628      	mov	r0, r5
  408a94:	46c8      	mov	r8, r9
  408a96:	9307      	str	r3, [sp, #28]
  408a98:	bfa8      	it	ge
  408a9a:	f04f 0810 	movge.w	r8, #16
  408a9e:	f003 fc2d 	bl	40c2fc <__aeabi_ui2d>
  408aa2:	2c00      	cmp	r4, #0
  408aa4:	bf08      	it	eq
  408aa6:	464c      	moveq	r4, r9
  408aa8:	f1b8 0f09 	cmp.w	r8, #9
  408aac:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408ab0:	dd13      	ble.n	408ada <_strtod_r+0x1aa>
  408ab2:	4b76      	ldr	r3, [pc, #472]	; (408c8c <_strtod_r+0x35c>)
  408ab4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  408ab8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  408abc:	f003 fc94 	bl	40c3e8 <__aeabi_dmul>
  408ac0:	4606      	mov	r6, r0
  408ac2:	4650      	mov	r0, sl
  408ac4:	460f      	mov	r7, r1
  408ac6:	f003 fc19 	bl	40c2fc <__aeabi_ui2d>
  408aca:	4602      	mov	r2, r0
  408acc:	460b      	mov	r3, r1
  408ace:	4630      	mov	r0, r6
  408ad0:	4639      	mov	r1, r7
  408ad2:	f003 fad7 	bl	40c084 <__adddf3>
  408ad6:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408ada:	f1b9 0f0f 	cmp.w	r9, #15
  408ade:	f300 80d7 	bgt.w	408c90 <_strtod_r+0x360>
  408ae2:	9b07      	ldr	r3, [sp, #28]
  408ae4:	2b00      	cmp	r3, #0
  408ae6:	f000 80a4 	beq.w	408c32 <_strtod_r+0x302>
  408aea:	9b07      	ldr	r3, [sp, #28]
  408aec:	f340 855f 	ble.w	4095ae <_strtod_r+0xc7e>
  408af0:	2b16      	cmp	r3, #22
  408af2:	f300 84ca 	bgt.w	40948a <_strtod_r+0xb5a>
  408af6:	4965      	ldr	r1, [pc, #404]	; (408c8c <_strtod_r+0x35c>)
  408af8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  408afc:	e9d1 0100 	ldrd	r0, r1, [r1]
  408b00:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408b04:	f003 fc70 	bl	40c3e8 <__aeabi_dmul>
  408b08:	4680      	mov	r8, r0
  408b0a:	4689      	mov	r9, r1
  408b0c:	e00d      	b.n	408b2a <_strtod_r+0x1fa>
  408b0e:	2301      	movs	r3, #1
  408b10:	9306      	str	r3, [sp, #24]
  408b12:	e769      	b.n	4089e8 <_strtod_r+0xb8>
  408b14:	9319      	str	r3, [sp, #100]	; 0x64
  408b16:	e719      	b.n	40894c <_strtod_r+0x1c>
  408b18:	b918      	cbnz	r0, 408b22 <_strtod_r+0x1f2>
  408b1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408b1c:	2b00      	cmp	r3, #0
  408b1e:	f000 829a 	beq.w	409056 <_strtod_r+0x726>
  408b22:	f04f 0800 	mov.w	r8, #0
  408b26:	f04f 0900 	mov.w	r9, #0
  408b2a:	9b03      	ldr	r3, [sp, #12]
  408b2c:	2b00      	cmp	r3, #0
  408b2e:	f43f af4d 	beq.w	4089cc <_strtod_r+0x9c>
  408b32:	9f19      	ldr	r7, [sp, #100]	; 0x64
  408b34:	e748      	b.n	4089c8 <_strtod_r+0x98>
  408b36:	2300      	movs	r3, #0
  408b38:	2e30      	cmp	r6, #48	; 0x30
  408b3a:	9306      	str	r3, [sp, #24]
  408b3c:	f47f af5d 	bne.w	4089fa <_strtod_r+0xca>
  408b40:	7863      	ldrb	r3, [r4, #1]
  408b42:	2b58      	cmp	r3, #88	; 0x58
  408b44:	f000 839d 	beq.w	409282 <_strtod_r+0x952>
  408b48:	2b78      	cmp	r3, #120	; 0x78
  408b4a:	f000 839a 	beq.w	409282 <_strtod_r+0x952>
  408b4e:	3401      	adds	r4, #1
  408b50:	9419      	str	r4, [sp, #100]	; 0x64
  408b52:	7826      	ldrb	r6, [r4, #0]
  408b54:	2e30      	cmp	r6, #48	; 0x30
  408b56:	d0fa      	beq.n	408b4e <_strtod_r+0x21e>
  408b58:	2e00      	cmp	r6, #0
  408b5a:	d0e2      	beq.n	408b22 <_strtod_r+0x1f2>
  408b5c:	2301      	movs	r3, #1
  408b5e:	9408      	str	r4, [sp, #32]
  408b60:	930a      	str	r3, [sp, #40]	; 0x28
  408b62:	e74d      	b.n	408a00 <_strtod_r+0xd0>
  408b64:	f1b9 0f00 	cmp.w	r9, #0
  408b68:	d04e      	beq.n	408c08 <_strtod_r+0x2d8>
  408b6a:	9f19      	ldr	r7, [sp, #100]	; 0x64
  408b6c:	1c7b      	adds	r3, r7, #1
  408b6e:	9319      	str	r3, [sp, #100]	; 0x64
  408b70:	787e      	ldrb	r6, [r7, #1]
  408b72:	2e2b      	cmp	r6, #43	; 0x2b
  408b74:	f000 8266 	beq.w	409044 <_strtod_r+0x714>
  408b78:	2e2d      	cmp	r6, #45	; 0x2d
  408b7a:	f000 825d 	beq.w	409038 <_strtod_r+0x708>
  408b7e:	f04f 0800 	mov.w	r8, #0
  408b82:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  408b86:	2b09      	cmp	r3, #9
  408b88:	4632      	mov	r2, r6
  408b8a:	f200 81fd 	bhi.w	408f88 <_strtod_r+0x658>
  408b8e:	2e30      	cmp	r6, #48	; 0x30
  408b90:	d106      	bne.n	408ba0 <_strtod_r+0x270>
  408b92:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408b94:	3301      	adds	r3, #1
  408b96:	9319      	str	r3, [sp, #100]	; 0x64
  408b98:	781e      	ldrb	r6, [r3, #0]
  408b9a:	2e30      	cmp	r6, #48	; 0x30
  408b9c:	d0fa      	beq.n	408b94 <_strtod_r+0x264>
  408b9e:	4632      	mov	r2, r6
  408ba0:	3a31      	subs	r2, #49	; 0x31
  408ba2:	2a08      	cmp	r2, #8
  408ba4:	f63f af6d 	bhi.w	408a82 <_strtod_r+0x152>
  408ba8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408baa:	9307      	str	r3, [sp, #28]
  408bac:	4619      	mov	r1, r3
  408bae:	1c5a      	adds	r2, r3, #1
  408bb0:	9219      	str	r2, [sp, #100]	; 0x64
  408bb2:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
  408bb6:	784e      	ldrb	r6, [r1, #1]
  408bb8:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
  408bbc:	2909      	cmp	r1, #9
  408bbe:	d80c      	bhi.n	408bda <_strtod_r+0x2aa>
  408bc0:	3201      	adds	r2, #1
  408bc2:	9219      	str	r2, [sp, #100]	; 0x64
  408bc4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  408bc8:	eb06 0343 	add.w	r3, r6, r3, lsl #1
  408bcc:	7816      	ldrb	r6, [r2, #0]
  408bce:	f1a6 0130 	sub.w	r1, r6, #48	; 0x30
  408bd2:	2909      	cmp	r1, #9
  408bd4:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
  408bd8:	d9f2      	bls.n	408bc0 <_strtod_r+0x290>
  408bda:	9907      	ldr	r1, [sp, #28]
  408bdc:	1a52      	subs	r2, r2, r1
  408bde:	2a08      	cmp	r2, #8
  408be0:	f300 844a 	bgt.w	409478 <_strtod_r+0xb48>
  408be4:	f644 621f 	movw	r2, #19999	; 0x4e1f
  408be8:	4293      	cmp	r3, r2
  408bea:	bfa8      	it	ge
  408bec:	4613      	movge	r3, r2
  408bee:	f1c8 0200 	rsb	r2, r8, #0
  408bf2:	4053      	eors	r3, r2
  408bf4:	4443      	add	r3, r8
  408bf6:	f1b9 0f00 	cmp.w	r9, #0
  408bfa:	f47f af46 	bne.w	408a8a <_strtod_r+0x15a>
  408bfe:	e78b      	b.n	408b18 <_strtod_r+0x1e8>
  408c00:	f04f 0c00 	mov.w	ip, #0
  408c04:	f04f 0e01 	mov.w	lr, #1
  408c08:	2800      	cmp	r0, #0
  408c0a:	f040 8221 	bne.w	409050 <_strtod_r+0x720>
  408c0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408c10:	2b00      	cmp	r3, #0
  408c12:	f43f aed1 	beq.w	4089b8 <_strtod_r+0x88>
  408c16:	4681      	mov	r9, r0
  408c18:	e7a7      	b.n	408b6a <_strtod_r+0x23a>
  408c1a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  408c1e:	9305      	str	r3, [sp, #20]
  408c20:	f04f 33ff 	mov.w	r3, #4294967295
  408c24:	9304      	str	r3, [sp, #16]
  408c26:	072b      	lsls	r3, r5, #28
  408c28:	bf42      	ittt	mi
  408c2a:	9b05      	ldrmi	r3, [sp, #20]
  408c2c:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
  408c30:	9305      	strmi	r3, [sp, #20]
  408c32:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  408c36:	e778      	b.n	408b2a <_strtod_r+0x1fa>
  408c38:	4658      	mov	r0, fp
  408c3a:	f7fe f9dd 	bl	406ff8 <_localeconv_r>
  408c3e:	6800      	ldr	r0, [r0, #0]
  408c40:	f7fa f9e8 	bl	403014 <strlen>
  408c44:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408c46:	181a      	adds	r2, r3, r0
  408c48:	9219      	str	r2, [sp, #100]	; 0x64
  408c4a:	5c1e      	ldrb	r6, [r3, r0]
  408c4c:	2c00      	cmp	r4, #0
  408c4e:	f040 81e1 	bne.w	409014 <_strtod_r+0x6e4>
  408c52:	2e30      	cmp	r6, #48	; 0x30
  408c54:	4620      	mov	r0, r4
  408c56:	d106      	bne.n	408c66 <_strtod_r+0x336>
  408c58:	3201      	adds	r2, #1
  408c5a:	9219      	str	r2, [sp, #100]	; 0x64
  408c5c:	7816      	ldrb	r6, [r2, #0]
  408c5e:	2e30      	cmp	r6, #48	; 0x30
  408c60:	f100 0001 	add.w	r0, r0, #1
  408c64:	d0f8      	beq.n	408c58 <_strtod_r+0x328>
  408c66:	f1a6 0331 	sub.w	r3, r6, #49	; 0x31
  408c6a:	2b08      	cmp	r3, #8
  408c6c:	f200 8298 	bhi.w	4091a0 <_strtod_r+0x870>
  408c70:	9b19      	ldr	r3, [sp, #100]	; 0x64
  408c72:	9308      	str	r3, [sp, #32]
  408c74:	3e30      	subs	r6, #48	; 0x30
  408c76:	f100 0c01 	add.w	ip, r0, #1
  408c7a:	f04f 0901 	mov.w	r9, #1
  408c7e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  408c82:	eb06 0545 	add.w	r5, r6, r5, lsl #1
  408c86:	2000      	movs	r0, #0
  408c88:	e1d2      	b.n	409030 <_strtod_r+0x700>
  408c8a:	bf00      	nop
  408c8c:	0040d588 	.word	0x0040d588
  408c90:	9b07      	ldr	r3, [sp, #28]
  408c92:	ebc8 0809 	rsb	r8, r8, r9
  408c96:	4498      	add	r8, r3
  408c98:	f1b8 0f00 	cmp.w	r8, #0
  408c9c:	f340 8392 	ble.w	4093c4 <_strtod_r+0xa94>
  408ca0:	f018 010f 	ands.w	r1, r8, #15
  408ca4:	d00a      	beq.n	408cbc <_strtod_r+0x38c>
  408ca6:	4bbe      	ldr	r3, [pc, #760]	; (408fa0 <_strtod_r+0x670>)
  408ca8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  408cac:	e9d1 0100 	ldrd	r0, r1, [r1]
  408cb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408cb4:	f003 fb98 	bl	40c3e8 <__aeabi_dmul>
  408cb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408cbc:	f038 060f 	bics.w	r6, r8, #15
  408cc0:	f040 8220 	bne.w	409104 <_strtod_r+0x7d4>
  408cc4:	2300      	movs	r3, #0
  408cc6:	930a      	str	r3, [sp, #40]	; 0x28
  408cc8:	9500      	str	r5, [sp, #0]
  408cca:	9908      	ldr	r1, [sp, #32]
  408ccc:	4622      	mov	r2, r4
  408cce:	464b      	mov	r3, r9
  408cd0:	4658      	mov	r0, fp
  408cd2:	f7fe fea1 	bl	407a18 <__s2b>
  408cd6:	9010      	str	r0, [sp, #64]	; 0x40
  408cd8:	2800      	cmp	r0, #0
  408cda:	f000 8333 	beq.w	409344 <_strtod_r+0xa14>
  408cde:	9a07      	ldr	r2, [sp, #28]
  408ce0:	2100      	movs	r1, #0
  408ce2:	2a00      	cmp	r2, #0
  408ce4:	f1c2 0300 	rsb	r3, r2, #0
  408ce8:	bfa8      	it	ge
  408cea:	460b      	movge	r3, r1
  408cec:	930c      	str	r3, [sp, #48]	; 0x30
  408cee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  408cf2:	9107      	str	r1, [sp, #28]
  408cf4:	930b      	str	r3, [sp, #44]	; 0x2c
  408cf6:	460f      	mov	r7, r1
  408cf8:	9c10      	ldr	r4, [sp, #64]	; 0x40
  408cfa:	4658      	mov	r0, fp
  408cfc:	6861      	ldr	r1, [r4, #4]
  408cfe:	f7fe fe19 	bl	407934 <_Balloc>
  408d02:	4682      	mov	sl, r0
  408d04:	2800      	cmp	r0, #0
  408d06:	f000 829d 	beq.w	409244 <_strtod_r+0x914>
  408d0a:	6922      	ldr	r2, [r4, #16]
  408d0c:	3202      	adds	r2, #2
  408d0e:	0092      	lsls	r2, r2, #2
  408d10:	f104 010c 	add.w	r1, r4, #12
  408d14:	300c      	adds	r0, #12
  408d16:	f7fe fd0b 	bl	407730 <memcpy>
  408d1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408d1e:	a81b      	add	r0, sp, #108	; 0x6c
  408d20:	a91c      	add	r1, sp, #112	; 0x70
  408d22:	e88d 0003 	stmia.w	sp, {r0, r1}
  408d26:	4658      	mov	r0, fp
  408d28:	e9cd 2308 	strd	r2, r3, [sp, #32]
  408d2c:	f7ff f968 	bl	408000 <__d2b>
  408d30:	901a      	str	r0, [sp, #104]	; 0x68
  408d32:	2800      	cmp	r0, #0
  408d34:	f000 8287 	beq.w	409246 <_strtod_r+0x916>
  408d38:	4658      	mov	r0, fp
  408d3a:	2101      	movs	r1, #1
  408d3c:	f7fe ff06 	bl	407b4c <__i2b>
  408d40:	4607      	mov	r7, r0
  408d42:	2800      	cmp	r0, #0
  408d44:	f000 827e 	beq.w	409244 <_strtod_r+0x914>
  408d48:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  408d4a:	2b00      	cmp	r3, #0
  408d4c:	f2c0 8110 	blt.w	408f70 <_strtod_r+0x640>
  408d50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  408d52:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  408d54:	eb02 0903 	add.w	r9, r2, r3
  408d58:	990a      	ldr	r1, [sp, #40]	; 0x28
  408d5a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  408d5c:	1a5b      	subs	r3, r3, r1
  408d5e:	4413      	add	r3, r2
  408d60:	f46f 717f 	mvn.w	r1, #1020	; 0x3fc
  408d64:	428b      	cmp	r3, r1
  408d66:	f1c2 0836 	rsb	r8, r2, #54	; 0x36
  408d6a:	f280 80ea 	bge.w	408f42 <_strtod_r+0x612>
  408d6e:	1aca      	subs	r2, r1, r3
  408d70:	2a1f      	cmp	r2, #31
  408d72:	ebc2 0808 	rsb	r8, r2, r8
  408d76:	f300 8100 	bgt.w	408f7a <_strtod_r+0x64a>
  408d7a:	2501      	movs	r5, #1
  408d7c:	2300      	movs	r3, #0
  408d7e:	4095      	lsls	r5, r2
  408d80:	9311      	str	r3, [sp, #68]	; 0x44
  408d82:	4446      	add	r6, r8
  408d84:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408d86:	44c8      	add	r8, r9
  408d88:	45c8      	cmp	r8, r9
  408d8a:	441e      	add	r6, r3
  408d8c:	4643      	mov	r3, r8
  408d8e:	bfa8      	it	ge
  408d90:	464b      	movge	r3, r9
  408d92:	42b3      	cmp	r3, r6
  408d94:	bfa8      	it	ge
  408d96:	4633      	movge	r3, r6
  408d98:	2b00      	cmp	r3, #0
  408d9a:	dd04      	ble.n	408da6 <_strtod_r+0x476>
  408d9c:	ebc3 0808 	rsb	r8, r3, r8
  408da0:	1af6      	subs	r6, r6, r3
  408da2:	ebc3 0909 	rsb	r9, r3, r9
  408da6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  408da8:	b1b3      	cbz	r3, 408dd8 <_strtod_r+0x4a8>
  408daa:	4639      	mov	r1, r7
  408dac:	4658      	mov	r0, fp
  408dae:	461a      	mov	r2, r3
  408db0:	f7fe ff70 	bl	407c94 <__pow5mult>
  408db4:	4607      	mov	r7, r0
  408db6:	2800      	cmp	r0, #0
  408db8:	f000 8244 	beq.w	409244 <_strtod_r+0x914>
  408dbc:	4658      	mov	r0, fp
  408dbe:	4639      	mov	r1, r7
  408dc0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  408dc2:	f7fe fecd 	bl	407b60 <__multiply>
  408dc6:	4604      	mov	r4, r0
  408dc8:	2800      	cmp	r0, #0
  408dca:	f000 823b 	beq.w	409244 <_strtod_r+0x914>
  408dce:	4658      	mov	r0, fp
  408dd0:	991a      	ldr	r1, [sp, #104]	; 0x68
  408dd2:	f7fe fdd5 	bl	407980 <_Bfree>
  408dd6:	941a      	str	r4, [sp, #104]	; 0x68
  408dd8:	f1b8 0f00 	cmp.w	r8, #0
  408ddc:	dd08      	ble.n	408df0 <_strtod_r+0x4c0>
  408dde:	4642      	mov	r2, r8
  408de0:	4658      	mov	r0, fp
  408de2:	991a      	ldr	r1, [sp, #104]	; 0x68
  408de4:	f7fe ffa6 	bl	407d34 <__lshift>
  408de8:	901a      	str	r0, [sp, #104]	; 0x68
  408dea:	2800      	cmp	r0, #0
  408dec:	f000 822b 	beq.w	409246 <_strtod_r+0x916>
  408df0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  408df2:	b143      	cbz	r3, 408e06 <_strtod_r+0x4d6>
  408df4:	4651      	mov	r1, sl
  408df6:	4658      	mov	r0, fp
  408df8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408dfa:	f7fe ff4b 	bl	407c94 <__pow5mult>
  408dfe:	4682      	mov	sl, r0
  408e00:	2800      	cmp	r0, #0
  408e02:	f000 821f 	beq.w	409244 <_strtod_r+0x914>
  408e06:	2e00      	cmp	r6, #0
  408e08:	dd08      	ble.n	408e1c <_strtod_r+0x4ec>
  408e0a:	4651      	mov	r1, sl
  408e0c:	4632      	mov	r2, r6
  408e0e:	4658      	mov	r0, fp
  408e10:	f7fe ff90 	bl	407d34 <__lshift>
  408e14:	4682      	mov	sl, r0
  408e16:	2800      	cmp	r0, #0
  408e18:	f000 8214 	beq.w	409244 <_strtod_r+0x914>
  408e1c:	f1b9 0f00 	cmp.w	r9, #0
  408e20:	dd08      	ble.n	408e34 <_strtod_r+0x504>
  408e22:	4639      	mov	r1, r7
  408e24:	464a      	mov	r2, r9
  408e26:	4658      	mov	r0, fp
  408e28:	f7fe ff84 	bl	407d34 <__lshift>
  408e2c:	4607      	mov	r7, r0
  408e2e:	2800      	cmp	r0, #0
  408e30:	f000 8208 	beq.w	409244 <_strtod_r+0x914>
  408e34:	4658      	mov	r0, fp
  408e36:	991a      	ldr	r1, [sp, #104]	; 0x68
  408e38:	4652      	mov	r2, sl
  408e3a:	f7fe fff5 	bl	407e28 <__mdiff>
  408e3e:	9007      	str	r0, [sp, #28]
  408e40:	2800      	cmp	r0, #0
  408e42:	f000 81ff 	beq.w	409244 <_strtod_r+0x914>
  408e46:	9a07      	ldr	r2, [sp, #28]
  408e48:	2600      	movs	r6, #0
  408e4a:	68d3      	ldr	r3, [r2, #12]
  408e4c:	60d6      	str	r6, [r2, #12]
  408e4e:	4639      	mov	r1, r7
  408e50:	930d      	str	r3, [sp, #52]	; 0x34
  408e52:	f7fe ffc5 	bl	407de0 <__mcmp>
  408e56:	42b0      	cmp	r0, r6
  408e58:	f2c0 841f 	blt.w	40969a <_strtod_r+0xd6a>
  408e5c:	f000 83dc 	beq.w	409618 <_strtod_r+0xce8>
  408e60:	9807      	ldr	r0, [sp, #28]
  408e62:	4639      	mov	r1, r7
  408e64:	f7ff f928 	bl	4080b8 <__ratio>
  408e68:	2200      	movs	r2, #0
  408e6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  408e6e:	4604      	mov	r4, r0
  408e70:	460d      	mov	r5, r1
  408e72:	f003 fd35 	bl	40c8e0 <__aeabi_dcmple>
  408e76:	2800      	cmp	r0, #0
  408e78:	d067      	beq.n	408f4a <_strtod_r+0x61a>
  408e7a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408e7c:	2b00      	cmp	r3, #0
  408e7e:	f000 80a0 	beq.w	408fc2 <_strtod_r+0x692>
  408e82:	4d48      	ldr	r5, [pc, #288]	; (408fa4 <_strtod_r+0x674>)
  408e84:	f8dd c014 	ldr.w	ip, [sp, #20]
  408e88:	f8df 8118 	ldr.w	r8, [pc, #280]	; 408fa4 <_strtod_r+0x674>
  408e8c:	46b1      	mov	r9, r6
  408e8e:	2400      	movs	r4, #0
  408e90:	4e45      	ldr	r6, [pc, #276]	; (408fa8 <_strtod_r+0x678>)
  408e92:	4b46      	ldr	r3, [pc, #280]	; (408fac <_strtod_r+0x67c>)
  408e94:	ea0c 0606 	and.w	r6, ip, r6
  408e98:	429e      	cmp	r6, r3
  408e9a:	f000 8225 	beq.w	4092e8 <_strtod_r+0x9b8>
  408e9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408ea0:	b323      	cbz	r3, 408eec <_strtod_r+0x5bc>
  408ea2:	f1b6 6fd4 	cmp.w	r6, #111149056	; 0x6a00000
  408ea6:	d821      	bhi.n	408eec <_strtod_r+0x5bc>
  408ea8:	4648      	mov	r0, r9
  408eaa:	4641      	mov	r1, r8
  408eac:	a33a      	add	r3, pc, #232	; (adr r3, 408f98 <_strtod_r+0x668>)
  408eae:	e9d3 2300 	ldrd	r2, r3, [r3]
  408eb2:	f003 fd15 	bl	40c8e0 <__aeabi_dcmple>
  408eb6:	b1b0      	cbz	r0, 408ee6 <_strtod_r+0x5b6>
  408eb8:	4648      	mov	r0, r9
  408eba:	4641      	mov	r1, r8
  408ebc:	f003 fd56 	bl	40c96c <__aeabi_d2uiz>
  408ec0:	4681      	mov	r9, r0
  408ec2:	2800      	cmp	r0, #0
  408ec4:	f000 8324 	beq.w	409510 <_strtod_r+0xbe0>
  408ec8:	f003 fa18 	bl	40c2fc <__aeabi_ui2d>
  408ecc:	4681      	mov	r9, r0
  408ece:	4688      	mov	r8, r1
  408ed0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408ed2:	2b00      	cmp	r3, #0
  408ed4:	f040 8317 	bne.w	409506 <_strtod_r+0xbd6>
  408ed8:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
  408edc:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  408ee0:	9315      	str	r3, [sp, #84]	; 0x54
  408ee2:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  408ee6:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  408eea:	1b9d      	subs	r5, r3, r6
  408eec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408ef0:	f7ff f804 	bl	407efc <__ulp>
  408ef4:	4602      	mov	r2, r0
  408ef6:	460b      	mov	r3, r1
  408ef8:	4620      	mov	r0, r4
  408efa:	4629      	mov	r1, r5
  408efc:	f003 fa74 	bl	40c3e8 <__aeabi_dmul>
  408f00:	4602      	mov	r2, r0
  408f02:	460b      	mov	r3, r1
  408f04:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408f08:	f003 f8bc 	bl	40c084 <__adddf3>
  408f0c:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408f10:	460c      	mov	r4, r1
  408f12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  408f14:	b923      	cbnz	r3, 408f20 <_strtod_r+0x5f0>
  408f16:	4b24      	ldr	r3, [pc, #144]	; (408fa8 <_strtod_r+0x678>)
  408f18:	4023      	ands	r3, r4
  408f1a:	429e      	cmp	r6, r3
  408f1c:	f000 821d 	beq.w	40935a <_strtod_r+0xa2a>
  408f20:	4658      	mov	r0, fp
  408f22:	991a      	ldr	r1, [sp, #104]	; 0x68
  408f24:	f7fe fd2c 	bl	407980 <_Bfree>
  408f28:	4658      	mov	r0, fp
  408f2a:	4651      	mov	r1, sl
  408f2c:	f7fe fd28 	bl	407980 <_Bfree>
  408f30:	4658      	mov	r0, fp
  408f32:	4639      	mov	r1, r7
  408f34:	f7fe fd24 	bl	407980 <_Bfree>
  408f38:	4658      	mov	r0, fp
  408f3a:	9907      	ldr	r1, [sp, #28]
  408f3c:	f7fe fd20 	bl	407980 <_Bfree>
  408f40:	e6da      	b.n	408cf8 <_strtod_r+0x3c8>
  408f42:	2300      	movs	r3, #0
  408f44:	9311      	str	r3, [sp, #68]	; 0x44
  408f46:	2501      	movs	r5, #1
  408f48:	e71b      	b.n	408d82 <_strtod_r+0x452>
  408f4a:	4b19      	ldr	r3, [pc, #100]	; (408fb0 <_strtod_r+0x680>)
  408f4c:	4620      	mov	r0, r4
  408f4e:	4629      	mov	r1, r5
  408f50:	2200      	movs	r2, #0
  408f52:	f003 fa49 	bl	40c3e8 <__aeabi_dmul>
  408f56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  408f58:	4681      	mov	r9, r0
  408f5a:	4688      	mov	r8, r1
  408f5c:	bb63      	cbnz	r3, 408fb8 <_strtod_r+0x688>
  408f5e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  408f62:	900e      	str	r0, [sp, #56]	; 0x38
  408f64:	930f      	str	r3, [sp, #60]	; 0x3c
  408f66:	e9dd 450e 	ldrd	r4, r5, [sp, #56]	; 0x38
  408f6a:	f8dd c014 	ldr.w	ip, [sp, #20]
  408f6e:	e78f      	b.n	408e90 <_strtod_r+0x560>
  408f70:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  408f72:	f8dd 9030 	ldr.w	r9, [sp, #48]	; 0x30
  408f76:	1ad6      	subs	r6, r2, r3
  408f78:	e6ee      	b.n	408d58 <_strtod_r+0x428>
  408f7a:	4a0e      	ldr	r2, [pc, #56]	; (408fb4 <_strtod_r+0x684>)
  408f7c:	2501      	movs	r5, #1
  408f7e:	1ad2      	subs	r2, r2, r3
  408f80:	fa05 f302 	lsl.w	r3, r5, r2
  408f84:	9311      	str	r3, [sp, #68]	; 0x44
  408f86:	e6fc      	b.n	408d82 <_strtod_r+0x452>
  408f88:	9719      	str	r7, [sp, #100]	; 0x64
  408f8a:	2300      	movs	r3, #0
  408f8c:	f1b9 0f00 	cmp.w	r9, #0
  408f90:	f47f ad7b 	bne.w	408a8a <_strtod_r+0x15a>
  408f94:	e5c0      	b.n	408b18 <_strtod_r+0x1e8>
  408f96:	bf00      	nop
  408f98:	ffc00000 	.word	0xffc00000
  408f9c:	41dfffff 	.word	0x41dfffff
  408fa0:	0040d588 	.word	0x0040d588
  408fa4:	3ff00000 	.word	0x3ff00000
  408fa8:	7ff00000 	.word	0x7ff00000
  408fac:	7fe00000 	.word	0x7fe00000
  408fb0:	3fe00000 	.word	0x3fe00000
  408fb4:	fffffbe3 	.word	0xfffffbe3
  408fb8:	4602      	mov	r2, r0
  408fba:	460b      	mov	r3, r1
  408fbc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  408fc0:	e7d1      	b.n	408f66 <_strtod_r+0x636>
  408fc2:	9b04      	ldr	r3, [sp, #16]
  408fc4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  408fc8:	2b00      	cmp	r3, #0
  408fca:	f040 80de 	bne.w	40918a <_strtod_r+0x85a>
  408fce:	f3c1 0313 	ubfx	r3, r1, #0, #20
  408fd2:	468c      	mov	ip, r1
  408fd4:	2b00      	cmp	r3, #0
  408fd6:	f040 80dc 	bne.w	409192 <_strtod_r+0x862>
  408fda:	9111      	str	r1, [sp, #68]	; 0x44
  408fdc:	4620      	mov	r0, r4
  408fde:	4629      	mov	r1, r5
  408fe0:	2200      	movs	r2, #0
  408fe2:	4bb5      	ldr	r3, [pc, #724]	; (4092b8 <_strtod_r+0x988>)
  408fe4:	f003 fc72 	bl	40c8cc <__aeabi_dcmplt>
  408fe8:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  408fec:	2800      	cmp	r0, #0
  408fee:	f040 8399 	bne.w	409724 <_strtod_r+0xdf4>
  408ff2:	4bb2      	ldr	r3, [pc, #712]	; (4092bc <_strtod_r+0x98c>)
  408ff4:	4620      	mov	r0, r4
  408ff6:	4629      	mov	r1, r5
  408ff8:	2200      	movs	r2, #0
  408ffa:	f003 f9f5 	bl	40c3e8 <__aeabi_dmul>
  408ffe:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  409002:	9016      	str	r0, [sp, #88]	; 0x58
  409004:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  409008:	4681      	mov	r9, r0
  40900a:	4688      	mov	r8, r1
  40900c:	9317      	str	r3, [sp, #92]	; 0x5c
  40900e:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  409012:	e73d      	b.n	408e90 <_strtod_r+0x560>
  409014:	4640      	mov	r0, r8
  409016:	46c4      	mov	ip, r8
  409018:	46a1      	mov	r9, r4
  40901a:	f1a6 0230 	sub.w	r2, r6, #48	; 0x30
  40901e:	2a09      	cmp	r2, #9
  409020:	d813      	bhi.n	40904a <_strtod_r+0x71a>
  409022:	1c43      	adds	r3, r0, #1
  409024:	4616      	mov	r6, r2
  409026:	2a00      	cmp	r2, #0
  409028:	f040 824d 	bne.w	4094c6 <_strtod_r+0xb96>
  40902c:	4618      	mov	r0, r3
  40902e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409030:	1c5a      	adds	r2, r3, #1
  409032:	9219      	str	r2, [sp, #100]	; 0x64
  409034:	785e      	ldrb	r6, [r3, #1]
  409036:	e7f0      	b.n	40901a <_strtod_r+0x6ea>
  409038:	f04f 0801 	mov.w	r8, #1
  40903c:	1cbb      	adds	r3, r7, #2
  40903e:	9319      	str	r3, [sp, #100]	; 0x64
  409040:	78be      	ldrb	r6, [r7, #2]
  409042:	e59e      	b.n	408b82 <_strtod_r+0x252>
  409044:	f04f 0800 	mov.w	r8, #0
  409048:	e7f8      	b.n	40903c <_strtod_r+0x70c>
  40904a:	f04f 0e01 	mov.w	lr, #1
  40904e:	e514      	b.n	408a7a <_strtod_r+0x14a>
  409050:	f04f 0900 	mov.w	r9, #0
  409054:	e589      	b.n	408b6a <_strtod_r+0x23a>
  409056:	f1be 0f00 	cmp.w	lr, #0
  40905a:	f47f acad 	bne.w	4089b8 <_strtod_r+0x88>
  40905e:	3e49      	subs	r6, #73	; 0x49
  409060:	2e25      	cmp	r6, #37	; 0x25
  409062:	f63f aca9 	bhi.w	4089b8 <_strtod_r+0x88>
  409066:	a301      	add	r3, pc, #4	; (adr r3, 40906c <_strtod_r+0x73c>)
  409068:	f853 f026 	ldr.w	pc, [r3, r6, lsl #2]
  40906c:	004091eb 	.word	0x004091eb
  409070:	004089b9 	.word	0x004089b9
  409074:	004089b9 	.word	0x004089b9
  409078:	004089b9 	.word	0x004089b9
  40907c:	004089b9 	.word	0x004089b9
  409080:	004091b3 	.word	0x004091b3
  409084:	004089b9 	.word	0x004089b9
  409088:	004089b9 	.word	0x004089b9
  40908c:	004089b9 	.word	0x004089b9
  409090:	004089b9 	.word	0x004089b9
  409094:	004089b9 	.word	0x004089b9
  409098:	004089b9 	.word	0x004089b9
  40909c:	004089b9 	.word	0x004089b9
  4090a0:	004089b9 	.word	0x004089b9
  4090a4:	004089b9 	.word	0x004089b9
  4090a8:	004089b9 	.word	0x004089b9
  4090ac:	004089b9 	.word	0x004089b9
  4090b0:	004089b9 	.word	0x004089b9
  4090b4:	004089b9 	.word	0x004089b9
  4090b8:	004089b9 	.word	0x004089b9
  4090bc:	004089b9 	.word	0x004089b9
  4090c0:	004089b9 	.word	0x004089b9
  4090c4:	004089b9 	.word	0x004089b9
  4090c8:	004089b9 	.word	0x004089b9
  4090cc:	004089b9 	.word	0x004089b9
  4090d0:	004089b9 	.word	0x004089b9
  4090d4:	004089b9 	.word	0x004089b9
  4090d8:	004089b9 	.word	0x004089b9
  4090dc:	004089b9 	.word	0x004089b9
  4090e0:	004089b9 	.word	0x004089b9
  4090e4:	004089b9 	.word	0x004089b9
  4090e8:	004089b9 	.word	0x004089b9
  4090ec:	004091eb 	.word	0x004091eb
  4090f0:	004089b9 	.word	0x004089b9
  4090f4:	004089b9 	.word	0x004089b9
  4090f8:	004089b9 	.word	0x004089b9
  4090fc:	004089b9 	.word	0x004089b9
  409100:	004091b3 	.word	0x004091b3
  409104:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
  409108:	f300 811c 	bgt.w	409344 <_strtod_r+0xa14>
  40910c:	1136      	asrs	r6, r6, #4
  40910e:	2e01      	cmp	r6, #1
  409110:	f8df 81d0 	ldr.w	r8, [pc, #464]	; 4092e4 <_strtod_r+0x9b4>
  409114:	f340 8324 	ble.w	409760 <_strtod_r+0xe30>
  409118:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40911c:	4647      	mov	r7, r8
  40911e:	f04f 0a00 	mov.w	sl, #0
  409122:	f016 0f01 	tst.w	r6, #1
  409126:	f10a 0a01 	add.w	sl, sl, #1
  40912a:	ea4f 0666 	mov.w	r6, r6, asr #1
  40912e:	d003      	beq.n	409138 <_strtod_r+0x808>
  409130:	e9d7 2300 	ldrd	r2, r3, [r7]
  409134:	f003 f958 	bl	40c3e8 <__aeabi_dmul>
  409138:	2e01      	cmp	r6, #1
  40913a:	f107 0708 	add.w	r7, r7, #8
  40913e:	d1f0      	bne.n	409122 <_strtod_r+0x7f2>
  409140:	e9cd 0104 	strd	r0, r1, [sp, #16]
  409144:	9b05      	ldr	r3, [sp, #20]
  409146:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
  40914a:	9305      	str	r3, [sp, #20]
  40914c:	eb08 08ca 	add.w	r8, r8, sl, lsl #3
  409150:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  409154:	e9d8 0100 	ldrd	r0, r1, [r8]
  409158:	f003 f946 	bl	40c3e8 <__aeabi_dmul>
  40915c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  409160:	0d1b      	lsrs	r3, r3, #20
  409162:	4a57      	ldr	r2, [pc, #348]	; (4092c0 <_strtod_r+0x990>)
  409164:	051b      	lsls	r3, r3, #20
  409166:	4293      	cmp	r3, r2
  409168:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40916c:	f200 80ea 	bhi.w	409344 <_strtod_r+0xa14>
  409170:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  409174:	4293      	cmp	r3, r2
  409176:	f240 82d0 	bls.w	40971a <_strtod_r+0xdea>
  40917a:	4b52      	ldr	r3, [pc, #328]	; (4092c4 <_strtod_r+0x994>)
  40917c:	9305      	str	r3, [sp, #20]
  40917e:	2300      	movs	r3, #0
  409180:	930a      	str	r3, [sp, #40]	; 0x28
  409182:	f04f 33ff 	mov.w	r3, #4294967295
  409186:	9304      	str	r3, [sp, #16]
  409188:	e59e      	b.n	408cc8 <_strtod_r+0x398>
  40918a:	2801      	cmp	r0, #1
  40918c:	f000 81c3 	beq.w	409516 <_strtod_r+0xbe6>
  409190:	468c      	mov	ip, r1
  409192:	2400      	movs	r4, #0
  409194:	4d4c      	ldr	r5, [pc, #304]	; (4092c8 <_strtod_r+0x998>)
  409196:	f8df 8120 	ldr.w	r8, [pc, #288]	; 4092b8 <_strtod_r+0x988>
  40919a:	f04f 0900 	mov.w	r9, #0
  40919e:	e677      	b.n	408e90 <_strtod_r+0x560>
  4091a0:	2e65      	cmp	r6, #101	; 0x65
  4091a2:	f43f ad2d 	beq.w	408c00 <_strtod_r+0x2d0>
  4091a6:	f04f 0900 	mov.w	r9, #0
  4091aa:	46cc      	mov	ip, r9
  4091ac:	f04f 0e01 	mov.w	lr, #1
  4091b0:	e465      	b.n	408a7e <_strtod_r+0x14e>
  4091b2:	9919      	ldr	r1, [sp, #100]	; 0x64
  4091b4:	4845      	ldr	r0, [pc, #276]	; (4092cc <_strtod_r+0x99c>)
  4091b6:	e009      	b.n	4091cc <_strtod_r+0x89c>
  4091b8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4091bc:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  4091c0:	2c19      	cmp	r4, #25
  4091c2:	bf98      	it	ls
  4091c4:	3320      	addls	r3, #32
  4091c6:	4293      	cmp	r3, r2
  4091c8:	f47f abf6 	bne.w	4089b8 <_strtod_r+0x88>
  4091cc:	f810 2b01 	ldrb.w	r2, [r0], #1
  4091d0:	2a00      	cmp	r2, #0
  4091d2:	d1f1      	bne.n	4091b8 <_strtod_r+0x888>
  4091d4:	1c4b      	adds	r3, r1, #1
  4091d6:	9319      	str	r3, [sp, #100]	; 0x64
  4091d8:	784b      	ldrb	r3, [r1, #1]
  4091da:	2b28      	cmp	r3, #40	; 0x28
  4091dc:	f000 82fe 	beq.w	4097dc <_strtod_r+0xeac>
  4091e0:	4b3b      	ldr	r3, [pc, #236]	; (4092d0 <_strtod_r+0x9a0>)
  4091e2:	9305      	str	r3, [sp, #20]
  4091e4:	2300      	movs	r3, #0
  4091e6:	9304      	str	r3, [sp, #16]
  4091e8:	e523      	b.n	408c32 <_strtod_r+0x302>
  4091ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4091ec:	4839      	ldr	r0, [pc, #228]	; (4092d4 <_strtod_r+0x9a4>)
  4091ee:	e009      	b.n	409204 <_strtod_r+0x8d4>
  4091f0:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4091f4:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  4091f8:	2c19      	cmp	r4, #25
  4091fa:	bf98      	it	ls
  4091fc:	3320      	addls	r3, #32
  4091fe:	428b      	cmp	r3, r1
  409200:	f47f abda 	bne.w	4089b8 <_strtod_r+0x88>
  409204:	f810 1b01 	ldrb.w	r1, [r0], #1
  409208:	2900      	cmp	r1, #0
  40920a:	d1f1      	bne.n	4091f0 <_strtod_r+0x8c0>
  40920c:	9219      	str	r2, [sp, #100]	; 0x64
  40920e:	4615      	mov	r5, r2
  409210:	4831      	ldr	r0, [pc, #196]	; (4092d8 <_strtod_r+0x9a8>)
  409212:	e009      	b.n	409228 <_strtod_r+0x8f8>
  409214:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  409218:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40921c:	2c19      	cmp	r4, #25
  40921e:	bf98      	it	ls
  409220:	3320      	addls	r3, #32
  409222:	428b      	cmp	r3, r1
  409224:	f040 8299 	bne.w	40975a <_strtod_r+0xe2a>
  409228:	f810 1b01 	ldrb.w	r1, [r0], #1
  40922c:	2900      	cmp	r1, #0
  40922e:	d1f1      	bne.n	409214 <_strtod_r+0x8e4>
  409230:	3201      	adds	r2, #1
  409232:	9219      	str	r2, [sp, #100]	; 0x64
  409234:	4b29      	ldr	r3, [pc, #164]	; (4092dc <_strtod_r+0x9ac>)
  409236:	9305      	str	r3, [sp, #20]
  409238:	2300      	movs	r3, #0
  40923a:	9304      	str	r3, [sp, #16]
  40923c:	e4f9      	b.n	408c32 <_strtod_r+0x302>
  40923e:	3101      	adds	r1, #1
  409240:	f040 82b9 	bne.w	4097b6 <_strtod_r+0xe86>
  409244:	981a      	ldr	r0, [sp, #104]	; 0x68
  409246:	4b25      	ldr	r3, [pc, #148]	; (4092dc <_strtod_r+0x9ac>)
  409248:	9305      	str	r3, [sp, #20]
  40924a:	2200      	movs	r2, #0
  40924c:	9204      	str	r2, [sp, #16]
  40924e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  409252:	2322      	movs	r3, #34	; 0x22
  409254:	f8cb 3000 	str.w	r3, [fp]
  409258:	4601      	mov	r1, r0
  40925a:	4658      	mov	r0, fp
  40925c:	f7fe fb90 	bl	407980 <_Bfree>
  409260:	4658      	mov	r0, fp
  409262:	4651      	mov	r1, sl
  409264:	f7fe fb8c 	bl	407980 <_Bfree>
  409268:	4658      	mov	r0, fp
  40926a:	4639      	mov	r1, r7
  40926c:	f7fe fb88 	bl	407980 <_Bfree>
  409270:	4658      	mov	r0, fp
  409272:	9910      	ldr	r1, [sp, #64]	; 0x40
  409274:	f7fe fb84 	bl	407980 <_Bfree>
  409278:	4658      	mov	r0, fp
  40927a:	9907      	ldr	r1, [sp, #28]
  40927c:	f7fe fb80 	bl	407980 <_Bfree>
  409280:	e453      	b.n	408b2a <_strtod_r+0x1fa>
  409282:	9a06      	ldr	r2, [sp, #24]
  409284:	9201      	str	r2, [sp, #4]
  409286:	ab1a      	add	r3, sp, #104	; 0x68
  409288:	9300      	str	r3, [sp, #0]
  40928a:	4658      	mov	r0, fp
  40928c:	a919      	add	r1, sp, #100	; 0x64
  40928e:	4a14      	ldr	r2, [pc, #80]	; (4092e0 <_strtod_r+0x9b0>)
  409290:	ab1b      	add	r3, sp, #108	; 0x6c
  409292:	f002 fa9d 	bl	40b7d0 <__gethex>
  409296:	f010 0607 	ands.w	r6, r0, #7
  40929a:	4605      	mov	r5, r0
  40929c:	f43f ac41 	beq.w	408b22 <_strtod_r+0x1f2>
  4092a0:	2e06      	cmp	r6, #6
  4092a2:	f040 8147 	bne.w	409534 <_strtod_r+0xc04>
  4092a6:	3401      	adds	r4, #1
  4092a8:	2300      	movs	r3, #0
  4092aa:	9419      	str	r4, [sp, #100]	; 0x64
  4092ac:	f04f 0800 	mov.w	r8, #0
  4092b0:	f04f 0900 	mov.w	r9, #0
  4092b4:	9306      	str	r3, [sp, #24]
  4092b6:	e438      	b.n	408b2a <_strtod_r+0x1fa>
  4092b8:	3ff00000 	.word	0x3ff00000
  4092bc:	3fe00000 	.word	0x3fe00000
  4092c0:	7ca00000 	.word	0x7ca00000
  4092c4:	7fefffff 	.word	0x7fefffff
  4092c8:	bff00000 	.word	0xbff00000
  4092cc:	0040d6d0 	.word	0x0040d6d0
  4092d0:	fff80000 	.word	0xfff80000
  4092d4:	0040d6c4 	.word	0x0040d6c4
  4092d8:	0040d6c8 	.word	0x0040d6c8
  4092dc:	7ff00000 	.word	0x7ff00000
  4092e0:	0040d6d4 	.word	0x0040d6d4
  4092e4:	0040d660 	.word	0x0040d660
  4092e8:	f1ac 7354 	sub.w	r3, ip, #55574528	; 0x3500000
  4092ec:	9305      	str	r3, [sp, #20]
  4092ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4092f2:	4610      	mov	r0, r2
  4092f4:	4619      	mov	r1, r3
  4092f6:	f7fe fe01 	bl	407efc <__ulp>
  4092fa:	4602      	mov	r2, r0
  4092fc:	460b      	mov	r3, r1
  4092fe:	4620      	mov	r0, r4
  409300:	4629      	mov	r1, r5
  409302:	f003 f871 	bl	40c3e8 <__aeabi_dmul>
  409306:	4602      	mov	r2, r0
  409308:	460b      	mov	r3, r1
  40930a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40930e:	f002 feb9 	bl	40c084 <__adddf3>
  409312:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  409316:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40931a:	0d1b      	lsrs	r3, r3, #20
  40931c:	4ab8      	ldr	r2, [pc, #736]	; (409600 <_strtod_r+0xcd0>)
  40931e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  409322:	051b      	lsls	r3, r3, #20
  409324:	4293      	cmp	r3, r2
  409326:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40932a:	f240 80a9 	bls.w	409480 <_strtod_r+0xb50>
  40932e:	4bb5      	ldr	r3, [pc, #724]	; (409604 <_strtod_r+0xcd4>)
  409330:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  409332:	429a      	cmp	r2, r3
  409334:	f000 81ec 	beq.w	409710 <_strtod_r+0xde0>
  409338:	4bb2      	ldr	r3, [pc, #712]	; (409604 <_strtod_r+0xcd4>)
  40933a:	9305      	str	r3, [sp, #20]
  40933c:	f04f 33ff 	mov.w	r3, #4294967295
  409340:	9304      	str	r3, [sp, #16]
  409342:	e5ed      	b.n	408f20 <_strtod_r+0x5f0>
  409344:	4bb0      	ldr	r3, [pc, #704]	; (409608 <_strtod_r+0xcd8>)
  409346:	9305      	str	r3, [sp, #20]
  409348:	2200      	movs	r2, #0
  40934a:	2322      	movs	r3, #34	; 0x22
  40934c:	9204      	str	r2, [sp, #16]
  40934e:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  409352:	f8cb 3000 	str.w	r3, [fp]
  409356:	f7ff bbe8 	b.w	408b2a <_strtod_r+0x1fa>
  40935a:	4641      	mov	r1, r8
  40935c:	4648      	mov	r0, r9
  40935e:	f003 fadd 	bl	40c91c <__aeabi_d2iz>
  409362:	f002 ffdb 	bl	40c31c <__aeabi_i2d>
  409366:	460b      	mov	r3, r1
  409368:	4602      	mov	r2, r0
  40936a:	4641      	mov	r1, r8
  40936c:	4648      	mov	r0, r9
  40936e:	f002 fe87 	bl	40c080 <__aeabi_dsub>
  409372:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  409374:	4680      	mov	r8, r0
  409376:	4689      	mov	r9, r1
  409378:	b983      	cbnz	r3, 40939c <_strtod_r+0xa6c>
  40937a:	9b04      	ldr	r3, [sp, #16]
  40937c:	b973      	cbnz	r3, 40939c <_strtod_r+0xa6c>
  40937e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  409382:	b95c      	cbnz	r4, 40939c <_strtod_r+0xa6c>
  409384:	a398      	add	r3, pc, #608	; (adr r3, 4095e8 <_strtod_r+0xcb8>)
  409386:	e9d3 2300 	ldrd	r2, r3, [r3]
  40938a:	f003 fa9f 	bl	40c8cc <__aeabi_dcmplt>
  40938e:	2800      	cmp	r0, #0
  409390:	f43f adc6 	beq.w	408f20 <_strtod_r+0x5f0>
  409394:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  409398:	981a      	ldr	r0, [sp, #104]	; 0x68
  40939a:	e75d      	b.n	409258 <_strtod_r+0x928>
  40939c:	4640      	mov	r0, r8
  40939e:	4649      	mov	r1, r9
  4093a0:	a393      	add	r3, pc, #588	; (adr r3, 4095f0 <_strtod_r+0xcc0>)
  4093a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4093a6:	f003 fa91 	bl	40c8cc <__aeabi_dcmplt>
  4093aa:	2800      	cmp	r0, #0
  4093ac:	d1f2      	bne.n	409394 <_strtod_r+0xa64>
  4093ae:	4640      	mov	r0, r8
  4093b0:	4649      	mov	r1, r9
  4093b2:	a391      	add	r3, pc, #580	; (adr r3, 4095f8 <_strtod_r+0xcc8>)
  4093b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4093b8:	f003 faa6 	bl	40c908 <__aeabi_dcmpgt>
  4093bc:	2800      	cmp	r0, #0
  4093be:	f43f adaf 	beq.w	408f20 <_strtod_r+0x5f0>
  4093c2:	e7e7      	b.n	409394 <_strtod_r+0xa64>
  4093c4:	f43f ac7e 	beq.w	408cc4 <_strtod_r+0x394>
  4093c8:	f1c8 0600 	rsb	r6, r8, #0
  4093cc:	f016 020f 	ands.w	r2, r6, #15
  4093d0:	d00a      	beq.n	4093e8 <_strtod_r+0xab8>
  4093d2:	4b8e      	ldr	r3, [pc, #568]	; (40960c <_strtod_r+0xcdc>)
  4093d4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4093d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4093dc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4093e0:	f003 f92c 	bl	40c63c <__aeabi_ddiv>
  4093e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4093e8:	1136      	asrs	r6, r6, #4
  4093ea:	f43f ac6b 	beq.w	408cc4 <_strtod_r+0x394>
  4093ee:	2e1f      	cmp	r6, #31
  4093f0:	dc39      	bgt.n	409466 <_strtod_r+0xb36>
  4093f2:	f016 0310 	ands.w	r3, r6, #16
  4093f6:	f000 81e8 	beq.w	4097ca <_strtod_r+0xe9a>
  4093fa:	236a      	movs	r3, #106	; 0x6a
  4093fc:	2e00      	cmp	r6, #0
  4093fe:	bfd8      	it	le
  409400:	930a      	strle	r3, [sp, #40]	; 0x28
  409402:	dd14      	ble.n	40942e <_strtod_r+0xafe>
  409404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409408:	4f81      	ldr	r7, [pc, #516]	; (409610 <_strtod_r+0xce0>)
  40940a:	930a      	str	r3, [sp, #40]	; 0x28
  40940c:	f016 0f01 	tst.w	r6, #1
  409410:	ea4f 0666 	mov.w	r6, r6, asr #1
  409414:	d003      	beq.n	40941e <_strtod_r+0xaee>
  409416:	e9d7 2300 	ldrd	r2, r3, [r7]
  40941a:	f002 ffe5 	bl	40c3e8 <__aeabi_dmul>
  40941e:	2e00      	cmp	r6, #0
  409420:	f107 0708 	add.w	r7, r7, #8
  409424:	dcf2      	bgt.n	40940c <_strtod_r+0xadc>
  409426:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409428:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40942c:	b193      	cbz	r3, 409454 <_strtod_r+0xb24>
  40942e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409432:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409436:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40943a:	2b00      	cmp	r3, #0
  40943c:	dd0a      	ble.n	409454 <_strtod_r+0xb24>
  40943e:	2b1f      	cmp	r3, #31
  409440:	f340 81e9 	ble.w	409816 <_strtod_r+0xee6>
  409444:	2200      	movs	r2, #0
  409446:	2b34      	cmp	r3, #52	; 0x34
  409448:	9204      	str	r2, [sp, #16]
  40944a:	f340 81ec 	ble.w	409826 <_strtod_r+0xef6>
  40944e:	f04f 735c 	mov.w	r3, #57671680	; 0x3700000
  409452:	9305      	str	r3, [sp, #20]
  409454:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  409458:	2200      	movs	r2, #0
  40945a:	2300      	movs	r3, #0
  40945c:	f003 fa2c 	bl	40c8b8 <__aeabi_dcmpeq>
  409460:	2800      	cmp	r0, #0
  409462:	f43f ac31 	beq.w	408cc8 <_strtod_r+0x398>
  409466:	2322      	movs	r3, #34	; 0x22
  409468:	f8cb 3000 	str.w	r3, [fp]
  40946c:	f04f 0800 	mov.w	r8, #0
  409470:	f04f 0900 	mov.w	r9, #0
  409474:	f7ff bb59 	b.w	408b2a <_strtod_r+0x1fa>
  409478:	f644 631f 	movw	r3, #19999	; 0x4e1f
  40947c:	f7ff bbb7 	b.w	408bee <_strtod_r+0x2be>
  409480:	9b05      	ldr	r3, [sp, #20]
  409482:	f103 7454 	add.w	r4, r3, #55574528	; 0x3500000
  409486:	9405      	str	r4, [sp, #20]
  409488:	e543      	b.n	408f12 <_strtod_r+0x5e2>
  40948a:	9a07      	ldr	r2, [sp, #28]
  40948c:	f1c9 0325 	rsb	r3, r9, #37	; 0x25
  409490:	429a      	cmp	r2, r3
  409492:	f73f abfd 	bgt.w	408c90 <_strtod_r+0x360>
  409496:	4c5d      	ldr	r4, [pc, #372]	; (40960c <_strtod_r+0xcdc>)
  409498:	f1c9 090f 	rsb	r9, r9, #15
  40949c:	eb04 01c9 	add.w	r1, r4, r9, lsl #3
  4094a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4094a4:	e9d1 0100 	ldrd	r0, r1, [r1]
  4094a8:	f002 ff9e 	bl	40c3e8 <__aeabi_dmul>
  4094ac:	9b07      	ldr	r3, [sp, #28]
  4094ae:	ebc9 0903 	rsb	r9, r9, r3
  4094b2:	eb04 04c9 	add.w	r4, r4, r9, lsl #3
  4094b6:	e9d4 2300 	ldrd	r2, r3, [r4]
  4094ba:	f002 ff95 	bl	40c3e8 <__aeabi_dmul>
  4094be:	4680      	mov	r8, r0
  4094c0:	4689      	mov	r9, r1
  4094c2:	f7ff bb32 	b.w	408b2a <_strtod_r+0x1fa>
  4094c6:	2b01      	cmp	r3, #1
  4094c8:	449c      	add	ip, r3
  4094ca:	d014      	beq.n	4094f6 <_strtod_r+0xbc6>
  4094cc:	4448      	add	r0, r9
  4094ce:	e002      	b.n	4094d6 <_strtod_r+0xba6>
  4094d0:	005d      	lsls	r5, r3, #1
  4094d2:	4581      	cmp	r9, r0
  4094d4:	d010      	beq.n	4094f8 <_strtod_r+0xbc8>
  4094d6:	f109 0901 	add.w	r9, r9, #1
  4094da:	f109 33ff 	add.w	r3, r9, #4294967295
  4094de:	2b08      	cmp	r3, #8
  4094e0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  4094e4:	ddf4      	ble.n	4094d0 <_strtod_r+0xba0>
  4094e6:	f1b9 0f10 	cmp.w	r9, #16
  4094ea:	bfdc      	itt	le
  4094ec:	eb0a 0a8a 	addle.w	sl, sl, sl, lsl #2
  4094f0:	ea4f 0a4a 	movle.w	sl, sl, lsl #1
  4094f4:	e7ed      	b.n	4094d2 <_strtod_r+0xba2>
  4094f6:	4648      	mov	r0, r9
  4094f8:	2808      	cmp	r0, #8
  4094fa:	f100 0901 	add.w	r9, r0, #1
  4094fe:	dc67      	bgt.n	4095d0 <_strtod_r+0xca0>
  409500:	9b19      	ldr	r3, [sp, #100]	; 0x64
  409502:	f7ff bbbc 	b.w	408c7e <_strtod_r+0x34e>
  409506:	464a      	mov	r2, r9
  409508:	4643      	mov	r3, r8
  40950a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
  40950e:	e4e8      	b.n	408ee2 <_strtod_r+0x5b2>
  409510:	f8df 8100 	ldr.w	r8, [pc, #256]	; 409614 <_strtod_r+0xce4>
  409514:	e4dc      	b.n	408ed0 <_strtod_r+0x5a0>
  409516:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40951a:	469c      	mov	ip, r3
  40951c:	2b00      	cmp	r3, #0
  40951e:	f47f ae38 	bne.w	409192 <_strtod_r+0x862>
  409522:	2322      	movs	r3, #34	; 0x22
  409524:	f8cb 3000 	str.w	r3, [fp]
  409528:	981a      	ldr	r0, [sp, #104]	; 0x68
  40952a:	f04f 0800 	mov.w	r8, #0
  40952e:	f04f 0900 	mov.w	r9, #0
  409532:	e691      	b.n	409258 <_strtod_r+0x928>
  409534:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  409536:	b13a      	cbz	r2, 409548 <_strtod_r+0xc18>
  409538:	a81c      	add	r0, sp, #112	; 0x70
  40953a:	2135      	movs	r1, #53	; 0x35
  40953c:	f7fe fde8 	bl	408110 <__copybits>
  409540:	4658      	mov	r0, fp
  409542:	991a      	ldr	r1, [sp, #104]	; 0x68
  409544:	f7fe fa1c 	bl	407980 <_Bfree>
  409548:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40954a:	2e06      	cmp	r6, #6
  40954c:	f63f ab6b 	bhi.w	408c26 <_strtod_r+0x2f6>
  409550:	a201      	add	r2, pc, #4	; (adr r2, 409558 <_strtod_r+0xc28>)
  409552:	f852 f026 	ldr.w	pc, [r2, r6, lsl #2]
  409556:	bf00      	nop
  409558:	004095a5 	.word	0x004095a5
  40955c:	0040958d 	.word	0x0040958d
  409560:	00409581 	.word	0x00409581
  409564:	00409575 	.word	0x00409575
  409568:	00408c1b 	.word	0x00408c1b
  40956c:	0040958d 	.word	0x0040958d
  409570:	004095a5 	.word	0x004095a5
  409574:	4b24      	ldr	r3, [pc, #144]	; (409608 <_strtod_r+0xcd8>)
  409576:	9305      	str	r3, [sp, #20]
  409578:	2300      	movs	r3, #0
  40957a:	9304      	str	r3, [sp, #16]
  40957c:	f7ff bb53 	b.w	408c26 <_strtod_r+0x2f6>
  409580:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  409582:	9304      	str	r3, [sp, #16]
  409584:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  409586:	9305      	str	r3, [sp, #20]
  409588:	f7ff bb4d 	b.w	408c26 <_strtod_r+0x2f6>
  40958c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  40958e:	991c      	ldr	r1, [sp, #112]	; 0x70
  409590:	9104      	str	r1, [sp, #16]
  409592:	f203 4333 	addw	r3, r3, #1075	; 0x433
  409596:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40959a:	ea42 5303 	orr.w	r3, r2, r3, lsl #20
  40959e:	9305      	str	r3, [sp, #20]
  4095a0:	f7ff bb41 	b.w	408c26 <_strtod_r+0x2f6>
  4095a4:	2300      	movs	r3, #0
  4095a6:	9305      	str	r3, [sp, #20]
  4095a8:	9304      	str	r3, [sp, #16]
  4095aa:	f7ff bb3c 	b.w	408c26 <_strtod_r+0x2f6>
  4095ae:	3316      	adds	r3, #22
  4095b0:	f6ff ab6e 	blt.w	408c90 <_strtod_r+0x360>
  4095b4:	9a07      	ldr	r2, [sp, #28]
  4095b6:	4b15      	ldr	r3, [pc, #84]	; (40960c <_strtod_r+0xcdc>)
  4095b8:	eba3 03c2 	sub.w	r3, r3, r2, lsl #3
  4095bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4095c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4095c4:	f003 f83a 	bl	40c63c <__aeabi_ddiv>
  4095c8:	4680      	mov	r8, r0
  4095ca:	4689      	mov	r9, r1
  4095cc:	f7ff baad 	b.w	408b2a <_strtod_r+0x1fa>
  4095d0:	f1b9 0f10 	cmp.w	r9, #16
  4095d4:	bfd7      	itett	le
  4095d6:	eb0a 0a8a 	addle.w	sl, sl, sl, lsl #2
  4095da:	9b19      	ldrgt	r3, [sp, #100]	; 0x64
  4095dc:	9b19      	ldrle	r3, [sp, #100]	; 0x64
  4095de:	eb02 0a4a 	addle.w	sl, r2, sl, lsl #1
  4095e2:	2000      	movs	r0, #0
  4095e4:	e524      	b.n	409030 <_strtod_r+0x700>
  4095e6:	bf00      	nop
  4095e8:	94a03595 	.word	0x94a03595
  4095ec:	3fcfffff 	.word	0x3fcfffff
  4095f0:	94a03595 	.word	0x94a03595
  4095f4:	3fdfffff 	.word	0x3fdfffff
  4095f8:	35afe535 	.word	0x35afe535
  4095fc:	3fe00000 	.word	0x3fe00000
  409600:	7c9fffff 	.word	0x7c9fffff
  409604:	7fefffff 	.word	0x7fefffff
  409608:	7ff00000 	.word	0x7ff00000
  40960c:	0040d588 	.word	0x0040d588
  409610:	0040d688 	.word	0x0040d688
  409614:	3ff00000 	.word	0x3ff00000
  409618:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40961a:	46ae      	mov	lr, r5
  40961c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  409620:	2e00      	cmp	r6, #0
  409622:	f000 8088 	beq.w	409736 <_strtod_r+0xe06>
  409626:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
  40962a:	4b83      	ldr	r3, [pc, #524]	; (409838 <_strtod_r+0xf08>)
  40962c:	f3c5 0113 	ubfx	r1, r5, #0, #20
  409630:	4299      	cmp	r1, r3
  409632:	462a      	mov	r2, r5
  409634:	f000 80a9 	beq.w	40978a <_strtod_r+0xe5a>
  409638:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40963a:	2b00      	cmp	r3, #0
  40963c:	f000 8088 	beq.w	409750 <_strtod_r+0xe20>
  409640:	9a05      	ldr	r2, [sp, #20]
  409642:	4213      	tst	r3, r2
  409644:	d00d      	beq.n	409662 <_strtod_r+0xd32>
  409646:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40964a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40964c:	2e00      	cmp	r6, #0
  40964e:	f000 808a 	beq.w	409766 <_strtod_r+0xe36>
  409652:	f7ff f94b 	bl	4088ec <sulp>
  409656:	4642      	mov	r2, r8
  409658:	464b      	mov	r3, r9
  40965a:	f002 fd13 	bl	40c084 <__adddf3>
  40965e:	4680      	mov	r8, r0
  409660:	4689      	mov	r9, r1
  409662:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409664:	b1bb      	cbz	r3, 409696 <_strtod_r+0xd66>
  409666:	4b75      	ldr	r3, [pc, #468]	; (40983c <_strtod_r+0xf0c>)
  409668:	9313      	str	r3, [sp, #76]	; 0x4c
  40966a:	2300      	movs	r3, #0
  40966c:	9312      	str	r3, [sp, #72]	; 0x48
  40966e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  409672:	4640      	mov	r0, r8
  409674:	4649      	mov	r1, r9
  409676:	f002 feb7 	bl	40c3e8 <__aeabi_dmul>
  40967a:	4602      	mov	r2, r0
  40967c:	460b      	mov	r3, r1
  40967e:	4680      	mov	r8, r0
  409680:	4689      	mov	r9, r1
  409682:	e9cd 2304 	strd	r2, r3, [sp, #16]
  409686:	b931      	cbnz	r1, 409696 <_strtod_r+0xd66>
  409688:	9b04      	ldr	r3, [sp, #16]
  40968a:	b923      	cbnz	r3, 409696 <_strtod_r+0xd66>
  40968c:	2322      	movs	r3, #34	; 0x22
  40968e:	981a      	ldr	r0, [sp, #104]	; 0x68
  409690:	f8cb 3000 	str.w	r3, [fp]
  409694:	e5e0      	b.n	409258 <_strtod_r+0x928>
  409696:	981a      	ldr	r0, [sp, #104]	; 0x68
  409698:	e5de      	b.n	409258 <_strtod_r+0x928>
  40969a:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40969c:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4096a0:	2e00      	cmp	r6, #0
  4096a2:	d1de      	bne.n	409662 <_strtod_r+0xd32>
  4096a4:	9b04      	ldr	r3, [sp, #16]
  4096a6:	2b00      	cmp	r3, #0
  4096a8:	d1db      	bne.n	409662 <_strtod_r+0xd32>
  4096aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4096ae:	f3c1 0313 	ubfx	r3, r1, #0, #20
  4096b2:	460c      	mov	r4, r1
  4096b4:	2b00      	cmp	r3, #0
  4096b6:	d1d4      	bne.n	409662 <_strtod_r+0xd32>
  4096b8:	9b05      	ldr	r3, [sp, #20]
  4096ba:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
  4096be:	0d1b      	lsrs	r3, r3, #20
  4096c0:	051b      	lsls	r3, r3, #20
  4096c2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  4096c6:	d9cc      	bls.n	409662 <_strtod_r+0xd32>
  4096c8:	9a07      	ldr	r2, [sp, #28]
  4096ca:	6953      	ldr	r3, [r2, #20]
  4096cc:	b913      	cbnz	r3, 4096d4 <_strtod_r+0xda4>
  4096ce:	6913      	ldr	r3, [r2, #16]
  4096d0:	2b01      	cmp	r3, #1
  4096d2:	ddc6      	ble.n	409662 <_strtod_r+0xd32>
  4096d4:	9907      	ldr	r1, [sp, #28]
  4096d6:	2201      	movs	r2, #1
  4096d8:	4658      	mov	r0, fp
  4096da:	f7fe fb2b 	bl	407d34 <__lshift>
  4096de:	4639      	mov	r1, r7
  4096e0:	9007      	str	r0, [sp, #28]
  4096e2:	f7fe fb7d 	bl	407de0 <__mcmp>
  4096e6:	2800      	cmp	r0, #0
  4096e8:	ddbb      	ble.n	409662 <_strtod_r+0xd32>
  4096ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4096ec:	2b00      	cmp	r3, #0
  4096ee:	f040 8087 	bne.w	409800 <_strtod_r+0xed0>
  4096f2:	4b53      	ldr	r3, [pc, #332]	; (409840 <_strtod_r+0xf10>)
  4096f4:	4023      	ands	r3, r4
  4096f6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  4096fa:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  4096fe:	ea6f 5303 	mvn.w	r3, r3, lsl #20
  409702:	9305      	str	r3, [sp, #20]
  409704:	f04f 33ff 	mov.w	r3, #4294967295
  409708:	9304      	str	r3, [sp, #16]
  40970a:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  40970e:	e7a8      	b.n	409662 <_strtod_r+0xd32>
  409710:	9b12      	ldr	r3, [sp, #72]	; 0x48
  409712:	3301      	adds	r3, #1
  409714:	f47f ae10 	bne.w	409338 <_strtod_r+0xa08>
  409718:	e594      	b.n	409244 <_strtod_r+0x914>
  40971a:	f101 7354 	add.w	r3, r1, #55574528	; 0x3500000
  40971e:	9305      	str	r3, [sp, #20]
  409720:	f7ff bad0 	b.w	408cc4 <_strtod_r+0x394>
  409724:	4b47      	ldr	r3, [pc, #284]	; (409844 <_strtod_r+0xf14>)
  409726:	f8df 8128 	ldr.w	r8, [pc, #296]	; 409850 <_strtod_r+0xf20>
  40972a:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
  40972e:	2200      	movs	r2, #0
  409730:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  409734:	e46b      	b.n	40900e <_strtod_r+0x6de>
  409736:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40973a:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40973e:	460c      	mov	r4, r1
  409740:	2b00      	cmp	r3, #0
  409742:	f47f af79 	bne.w	409638 <_strtod_r+0xd08>
  409746:	9b04      	ldr	r3, [sp, #16]
  409748:	2b00      	cmp	r3, #0
  40974a:	f47f af75 	bne.w	409638 <_strtod_r+0xd08>
  40974e:	e7cc      	b.n	4096ea <_strtod_r+0xdba>
  409750:	9a04      	ldr	r2, [sp, #16]
  409752:	ea1e 0f02 	tst.w	lr, r2
  409756:	d084      	beq.n	409662 <_strtod_r+0xd32>
  409758:	e775      	b.n	409646 <_strtod_r+0xd16>
  40975a:	1c6b      	adds	r3, r5, #1
  40975c:	9319      	str	r3, [sp, #100]	; 0x64
  40975e:	e569      	b.n	409234 <_strtod_r+0x904>
  409760:	f04f 0a00 	mov.w	sl, #0
  409764:	e4ee      	b.n	409144 <_strtod_r+0x814>
  409766:	f7ff f8c1 	bl	4088ec <sulp>
  40976a:	4602      	mov	r2, r0
  40976c:	460b      	mov	r3, r1
  40976e:	4640      	mov	r0, r8
  409770:	4649      	mov	r1, r9
  409772:	f002 fc85 	bl	40c080 <__aeabi_dsub>
  409776:	2200      	movs	r2, #0
  409778:	2300      	movs	r3, #0
  40977a:	4680      	mov	r8, r0
  40977c:	4689      	mov	r9, r1
  40977e:	f003 f89b 	bl	40c8b8 <__aeabi_dcmpeq>
  409782:	2800      	cmp	r0, #0
  409784:	f47f aecd 	bne.w	409522 <_strtod_r+0xbf2>
  409788:	e76b      	b.n	409662 <_strtod_r+0xd32>
  40978a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40978c:	9904      	ldr	r1, [sp, #16]
  40978e:	b313      	cbz	r3, 4097d6 <_strtod_r+0xea6>
  409790:	4b2b      	ldr	r3, [pc, #172]	; (409840 <_strtod_r+0xf10>)
  409792:	402b      	ands	r3, r5
  409794:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  409798:	d81d      	bhi.n	4097d6 <_strtod_r+0xea6>
  40979a:	0d1b      	lsrs	r3, r3, #20
  40979c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4097a0:	f04f 30ff 	mov.w	r0, #4294967295
  4097a4:	fa00 f303 	lsl.w	r3, r0, r3
  4097a8:	4299      	cmp	r1, r3
  4097aa:	f47f af45 	bne.w	409638 <_strtod_r+0xd08>
  4097ae:	4b26      	ldr	r3, [pc, #152]	; (409848 <_strtod_r+0xf18>)
  4097b0:	429a      	cmp	r2, r3
  4097b2:	f43f ad44 	beq.w	40923e <_strtod_r+0x90e>
  4097b6:	4b22      	ldr	r3, [pc, #136]	; (409840 <_strtod_r+0xf10>)
  4097b8:	4013      	ands	r3, r2
  4097ba:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4097be:	9305      	str	r3, [sp, #20]
  4097c0:	2300      	movs	r3, #0
  4097c2:	9304      	str	r3, [sp, #16]
  4097c4:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
  4097c8:	e74b      	b.n	409662 <_strtod_r+0xd32>
  4097ca:	2e00      	cmp	r6, #0
  4097cc:	bfd8      	it	le
  4097ce:	930a      	strle	r3, [sp, #40]	; 0x28
  4097d0:	f73f ae18 	bgt.w	409404 <_strtod_r+0xad4>
  4097d4:	e63e      	b.n	409454 <_strtod_r+0xb24>
  4097d6:	f04f 33ff 	mov.w	r3, #4294967295
  4097da:	e7e5      	b.n	4097a8 <_strtod_r+0xe78>
  4097dc:	a819      	add	r0, sp, #100	; 0x64
  4097de:	491b      	ldr	r1, [pc, #108]	; (40984c <_strtod_r+0xf1c>)
  4097e0:	aa1c      	add	r2, sp, #112	; 0x70
  4097e2:	f002 fa7f 	bl	40bce4 <__hexnan>
  4097e6:	2805      	cmp	r0, #5
  4097e8:	f47f acfa 	bne.w	4091e0 <_strtod_r+0x8b0>
  4097ec:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4097ee:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  4097f2:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
  4097f6:	9305      	str	r3, [sp, #20]
  4097f8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
  4097fa:	9304      	str	r3, [sp, #16]
  4097fc:	f7ff ba19 	b.w	408c32 <_strtod_r+0x302>
  409800:	4b0f      	ldr	r3, [pc, #60]	; (409840 <_strtod_r+0xf10>)
  409802:	4023      	ands	r3, r4
  409804:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  409808:	f73f af75 	bgt.w	4096f6 <_strtod_r+0xdc6>
  40980c:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  409810:	f73f af29 	bgt.w	409666 <_strtod_r+0xd36>
  409814:	e685      	b.n	409522 <_strtod_r+0xbf2>
  409816:	f04f 32ff 	mov.w	r2, #4294967295
  40981a:	fa02 f303 	lsl.w	r3, r2, r3
  40981e:	9a04      	ldr	r2, [sp, #16]
  409820:	401a      	ands	r2, r3
  409822:	9204      	str	r2, [sp, #16]
  409824:	e616      	b.n	409454 <_strtod_r+0xb24>
  409826:	3b20      	subs	r3, #32
  409828:	f04f 32ff 	mov.w	r2, #4294967295
  40982c:	fa02 f303 	lsl.w	r3, r2, r3
  409830:	400b      	ands	r3, r1
  409832:	9305      	str	r3, [sp, #20]
  409834:	e60e      	b.n	409454 <_strtod_r+0xb24>
  409836:	bf00      	nop
  409838:	000fffff 	.word	0x000fffff
  40983c:	39500000 	.word	0x39500000
  409840:	7ff00000 	.word	0x7ff00000
  409844:	bfe00000 	.word	0xbfe00000
  409848:	7fefffff 	.word	0x7fefffff
  40984c:	0040d6b0 	.word	0x0040d6b0
  409850:	3fe00000 	.word	0x3fe00000

00409854 <_strtol_r>:
  409854:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409858:	4c44      	ldr	r4, [pc, #272]	; (40996c <_strtol_r+0x118>)
  40985a:	4683      	mov	fp, r0
  40985c:	460e      	mov	r6, r1
  40985e:	f8d4 e000 	ldr.w	lr, [r4]
  409862:	e000      	b.n	409866 <_strtol_r+0x12>
  409864:	4626      	mov	r6, r4
  409866:	4634      	mov	r4, r6
  409868:	f814 5b01 	ldrb.w	r5, [r4], #1
  40986c:	eb0e 0005 	add.w	r0, lr, r5
  409870:	7840      	ldrb	r0, [r0, #1]
  409872:	f000 0008 	and.w	r0, r0, #8
  409876:	f000 08ff 	and.w	r8, r0, #255	; 0xff
  40987a:	2800      	cmp	r0, #0
  40987c:	d1f2      	bne.n	409864 <_strtol_r+0x10>
  40987e:	2d2d      	cmp	r5, #45	; 0x2d
  409880:	d04b      	beq.n	40991a <_strtol_r+0xc6>
  409882:	2d2b      	cmp	r5, #43	; 0x2b
  409884:	bf04      	itt	eq
  409886:	7875      	ldrbeq	r5, [r6, #1]
  409888:	1cb4      	addeq	r4, r6, #2
  40988a:	b11b      	cbz	r3, 409894 <_strtol_r+0x40>
  40988c:	2b10      	cmp	r3, #16
  40988e:	d060      	beq.n	409952 <_strtol_r+0xfe>
  409890:	469a      	mov	sl, r3
  409892:	e003      	b.n	40989c <_strtol_r+0x48>
  409894:	2d30      	cmp	r5, #48	; 0x30
  409896:	d054      	beq.n	409942 <_strtol_r+0xee>
  409898:	230a      	movs	r3, #10
  40989a:	469a      	mov	sl, r3
  40989c:	f1b8 0f00 	cmp.w	r8, #0
  4098a0:	bf14      	ite	ne
  4098a2:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  4098a6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4098aa:	2700      	movs	r7, #0
  4098ac:	fbb0 f9fa 	udiv	r9, r0, sl
  4098b0:	46bc      	mov	ip, r7
  4098b2:	fb0a 0019 	mls	r0, sl, r9, r0
  4098b6:	e00c      	b.n	4098d2 <_strtol_r+0x7e>
  4098b8:	3d30      	subs	r5, #48	; 0x30
  4098ba:	42ab      	cmp	r3, r5
  4098bc:	dd19      	ble.n	4098f2 <_strtol_r+0x9e>
  4098be:	1c7e      	adds	r6, r7, #1
  4098c0:	d005      	beq.n	4098ce <_strtol_r+0x7a>
  4098c2:	45cc      	cmp	ip, r9
  4098c4:	d824      	bhi.n	409910 <_strtol_r+0xbc>
  4098c6:	d021      	beq.n	40990c <_strtol_r+0xb8>
  4098c8:	fb0a 5c0c 	mla	ip, sl, ip, r5
  4098cc:	2701      	movs	r7, #1
  4098ce:	f814 5b01 	ldrb.w	r5, [r4], #1
  4098d2:	eb0e 0605 	add.w	r6, lr, r5
  4098d6:	7876      	ldrb	r6, [r6, #1]
  4098d8:	f016 0f04 	tst.w	r6, #4
  4098dc:	d1ec      	bne.n	4098b8 <_strtol_r+0x64>
  4098de:	f016 0603 	ands.w	r6, r6, #3
  4098e2:	d006      	beq.n	4098f2 <_strtol_r+0x9e>
  4098e4:	2e01      	cmp	r6, #1
  4098e6:	bf0c      	ite	eq
  4098e8:	2637      	moveq	r6, #55	; 0x37
  4098ea:	2657      	movne	r6, #87	; 0x57
  4098ec:	1bad      	subs	r5, r5, r6
  4098ee:	42ab      	cmp	r3, r5
  4098f0:	dce5      	bgt.n	4098be <_strtol_r+0x6a>
  4098f2:	1c7b      	adds	r3, r7, #1
  4098f4:	d016      	beq.n	409924 <_strtol_r+0xd0>
  4098f6:	f1c8 0000 	rsb	r0, r8, #0
  4098fa:	ea8c 0000 	eor.w	r0, ip, r0
  4098fe:	4440      	add	r0, r8
  409900:	b14a      	cbz	r2, 409916 <_strtol_r+0xc2>
  409902:	b107      	cbz	r7, 409906 <_strtol_r+0xb2>
  409904:	1e61      	subs	r1, r4, #1
  409906:	6011      	str	r1, [r2, #0]
  409908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40990c:	4285      	cmp	r5, r0
  40990e:	dddb      	ble.n	4098c8 <_strtol_r+0x74>
  409910:	f04f 37ff 	mov.w	r7, #4294967295
  409914:	e7db      	b.n	4098ce <_strtol_r+0x7a>
  409916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40991a:	1cb4      	adds	r4, r6, #2
  40991c:	7875      	ldrb	r5, [r6, #1]
  40991e:	f04f 0801 	mov.w	r8, #1
  409922:	e7b2      	b.n	40988a <_strtol_r+0x36>
  409924:	f1b8 0f00 	cmp.w	r8, #0
  409928:	f04f 0322 	mov.w	r3, #34	; 0x22
  40992c:	bf14      	ite	ne
  40992e:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  409932:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409936:	f8cb 3000 	str.w	r3, [fp]
  40993a:	2a00      	cmp	r2, #0
  40993c:	d1e2      	bne.n	409904 <_strtol_r+0xb0>
  40993e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409942:	7823      	ldrb	r3, [r4, #0]
  409944:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  409948:	2b58      	cmp	r3, #88	; 0x58
  40994a:	d009      	beq.n	409960 <_strtol_r+0x10c>
  40994c:	2308      	movs	r3, #8
  40994e:	469a      	mov	sl, r3
  409950:	e7a4      	b.n	40989c <_strtol_r+0x48>
  409952:	2d30      	cmp	r5, #48	; 0x30
  409954:	d19c      	bne.n	409890 <_strtol_r+0x3c>
  409956:	7820      	ldrb	r0, [r4, #0]
  409958:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  40995c:	2858      	cmp	r0, #88	; 0x58
  40995e:	d197      	bne.n	409890 <_strtol_r+0x3c>
  409960:	f04f 0a10 	mov.w	sl, #16
  409964:	7865      	ldrb	r5, [r4, #1]
  409966:	4653      	mov	r3, sl
  409968:	3402      	adds	r4, #2
  40996a:	e797      	b.n	40989c <_strtol_r+0x48>
  40996c:	20000464 	.word	0x20000464

00409970 <_strtoll_r>:
  409970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409974:	4c70      	ldr	r4, [pc, #448]	; (409b38 <_strtoll_r+0x1c8>)
  409976:	b087      	sub	sp, #28
  409978:	469b      	mov	fp, r3
  40997a:	9201      	str	r2, [sp, #4]
  40997c:	9104      	str	r1, [sp, #16]
  40997e:	9005      	str	r0, [sp, #20]
  409980:	460a      	mov	r2, r1
  409982:	f8d4 a000 	ldr.w	sl, [r4]
  409986:	e000      	b.n	40998a <_strtoll_r+0x1a>
  409988:	462a      	mov	r2, r5
  40998a:	4615      	mov	r5, r2
  40998c:	f815 4b01 	ldrb.w	r4, [r5], #1
  409990:	eb0a 0304 	add.w	r3, sl, r4
  409994:	785b      	ldrb	r3, [r3, #1]
  409996:	f003 0308 	and.w	r3, r3, #8
  40999a:	f003 01ff 	and.w	r1, r3, #255	; 0xff
  40999e:	2b00      	cmp	r3, #0
  4099a0:	d1f2      	bne.n	409988 <_strtoll_r+0x18>
  4099a2:	2c2d      	cmp	r4, #45	; 0x2d
  4099a4:	f000 8092 	beq.w	409acc <_strtoll_r+0x15c>
  4099a8:	2c2b      	cmp	r4, #43	; 0x2b
  4099aa:	bf08      	it	eq
  4099ac:	7854      	ldrbeq	r4, [r2, #1]
  4099ae:	468c      	mov	ip, r1
  4099b0:	bf08      	it	eq
  4099b2:	1c95      	addeq	r5, r2, #2
  4099b4:	f1bb 0f00 	cmp.w	fp, #0
  4099b8:	d071      	beq.n	409a9e <_strtoll_r+0x12e>
  4099ba:	f1bb 0f10 	cmp.w	fp, #16
  4099be:	f000 80a2 	beq.w	409b06 <_strtoll_r+0x196>
  4099c2:	465e      	mov	r6, fp
  4099c4:	17f7      	asrs	r7, r6, #31
  4099c6:	f1bc 0f00 	cmp.w	ip, #0
  4099ca:	d171      	bne.n	409ab0 <_strtoll_r+0x140>
  4099cc:	f04f 38ff 	mov.w	r8, #4294967295
  4099d0:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
  4099d4:	4640      	mov	r0, r8
  4099d6:	4649      	mov	r1, r9
  4099d8:	4632      	mov	r2, r6
  4099da:	463b      	mov	r3, r7
  4099dc:	f8cd c00c 	str.w	ip, [sp, #12]
  4099e0:	f003 f834 	bl	40ca4c <__aeabi_uldivmod>
  4099e4:	4640      	mov	r0, r8
  4099e6:	9202      	str	r2, [sp, #8]
  4099e8:	463b      	mov	r3, r7
  4099ea:	4632      	mov	r2, r6
  4099ec:	4649      	mov	r1, r9
  4099ee:	f003 f82d 	bl	40ca4c <__aeabi_uldivmod>
  4099f2:	f04f 0e00 	mov.w	lr, #0
  4099f6:	2200      	movs	r2, #0
  4099f8:	2300      	movs	r3, #0
  4099fa:	f8dd c00c 	ldr.w	ip, [sp, #12]
  4099fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
  409a02:	e01b      	b.n	409a3c <_strtoll_r+0xcc>
  409a04:	3c30      	subs	r4, #48	; 0x30
  409a06:	45a3      	cmp	fp, r4
  409a08:	dd2d      	ble.n	409a66 <_strtoll_r+0xf6>
  409a0a:	f1be 3fff 	cmp.w	lr, #4294967295
  409a0e:	d013      	beq.n	409a38 <_strtoll_r+0xc8>
  409a10:	4299      	cmp	r1, r3
  409a12:	bf08      	it	eq
  409a14:	4290      	cmpeq	r0, r2
  409a16:	d352      	bcc.n	409abe <_strtoll_r+0x14e>
  409a18:	428b      	cmp	r3, r1
  409a1a:	bf08      	it	eq
  409a1c:	4282      	cmpeq	r2, r0
  409a1e:	d04c      	beq.n	409aba <_strtoll_r+0x14a>
  409a20:	fb02 fe07 	mul.w	lr, r2, r7
  409a24:	fb06 ee03 	mla	lr, r6, r3, lr
  409a28:	fba2 2306 	umull	r2, r3, r2, r6
  409a2c:	4473      	add	r3, lr
  409a2e:	1912      	adds	r2, r2, r4
  409a30:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
  409a34:	f04f 0e01 	mov.w	lr, #1
  409a38:	f815 4b01 	ldrb.w	r4, [r5], #1
  409a3c:	eb0a 0904 	add.w	r9, sl, r4
  409a40:	f899 9001 	ldrb.w	r9, [r9, #1]
  409a44:	f019 0f04 	tst.w	r9, #4
  409a48:	d1dc      	bne.n	409a04 <_strtoll_r+0x94>
  409a4a:	f019 0903 	ands.w	r9, r9, #3
  409a4e:	d00a      	beq.n	409a66 <_strtoll_r+0xf6>
  409a50:	f1b9 0f01 	cmp.w	r9, #1
  409a54:	bf0c      	ite	eq
  409a56:	f04f 0937 	moveq.w	r9, #55	; 0x37
  409a5a:	f04f 0957 	movne.w	r9, #87	; 0x57
  409a5e:	ebc9 0404 	rsb	r4, r9, r4
  409a62:	45a3      	cmp	fp, r4
  409a64:	dcd1      	bgt.n	409a0a <_strtoll_r+0x9a>
  409a66:	f1be 3fff 	cmp.w	lr, #4294967295
  409a6a:	d034      	beq.n	409ad6 <_strtoll_r+0x166>
  409a6c:	4660      	mov	r0, ip
  409a6e:	17c1      	asrs	r1, r0, #31
  409a70:	f1dc 0600 	rsbs	r6, ip, #0
  409a74:	eb61 0741 	sbc.w	r7, r1, r1, lsl #1
  409a78:	4072      	eors	r2, r6
  409a7a:	407b      	eors	r3, r7
  409a7c:	eb12 020c 	adds.w	r2, r2, ip
  409a80:	414b      	adcs	r3, r1
  409a82:	9901      	ldr	r1, [sp, #4]
  409a84:	2900      	cmp	r1, #0
  409a86:	d053      	beq.n	409b30 <_strtoll_r+0x1c0>
  409a88:	f1be 0f00 	cmp.w	lr, #0
  409a8c:	d11a      	bne.n	409ac4 <_strtoll_r+0x154>
  409a8e:	9d04      	ldr	r5, [sp, #16]
  409a90:	4610      	mov	r0, r2
  409a92:	4619      	mov	r1, r3
  409a94:	9b01      	ldr	r3, [sp, #4]
  409a96:	601d      	str	r5, [r3, #0]
  409a98:	b007      	add	sp, #28
  409a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409a9e:	2c30      	cmp	r4, #48	; 0x30
  409aa0:	d027      	beq.n	409af2 <_strtoll_r+0x182>
  409aa2:	260a      	movs	r6, #10
  409aa4:	2700      	movs	r7, #0
  409aa6:	f04f 0b0a 	mov.w	fp, #10
  409aaa:	f1bc 0f00 	cmp.w	ip, #0
  409aae:	d08d      	beq.n	4099cc <_strtoll_r+0x5c>
  409ab0:	f04f 0800 	mov.w	r8, #0
  409ab4:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
  409ab8:	e78c      	b.n	4099d4 <_strtoll_r+0x64>
  409aba:	4544      	cmp	r4, r8
  409abc:	ddb0      	ble.n	409a20 <_strtoll_r+0xb0>
  409abe:	f04f 3eff 	mov.w	lr, #4294967295
  409ac2:	e7b9      	b.n	409a38 <_strtoll_r+0xc8>
  409ac4:	4610      	mov	r0, r2
  409ac6:	4619      	mov	r1, r3
  409ac8:	3d01      	subs	r5, #1
  409aca:	e7e3      	b.n	409a94 <_strtoll_r+0x124>
  409acc:	1c95      	adds	r5, r2, #2
  409ace:	7854      	ldrb	r4, [r2, #1]
  409ad0:	f04f 0c01 	mov.w	ip, #1
  409ad4:	e76e      	b.n	4099b4 <_strtoll_r+0x44>
  409ad6:	f1bc 0f00 	cmp.w	ip, #0
  409ada:	d119      	bne.n	409b10 <_strtoll_r+0x1a0>
  409adc:	f04f 30ff 	mov.w	r0, #4294967295
  409ae0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  409ae4:	9a05      	ldr	r2, [sp, #20]
  409ae6:	2322      	movs	r3, #34	; 0x22
  409ae8:	6013      	str	r3, [r2, #0]
  409aea:	9b01      	ldr	r3, [sp, #4]
  409aec:	2b00      	cmp	r3, #0
  409aee:	d1eb      	bne.n	409ac8 <_strtoll_r+0x158>
  409af0:	e7d2      	b.n	409a98 <_strtoll_r+0x128>
  409af2:	782b      	ldrb	r3, [r5, #0]
  409af4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  409af8:	2b58      	cmp	r3, #88	; 0x58
  409afa:	d012      	beq.n	409b22 <_strtoll_r+0x1b2>
  409afc:	2608      	movs	r6, #8
  409afe:	2700      	movs	r7, #0
  409b00:	f04f 0b08 	mov.w	fp, #8
  409b04:	e75f      	b.n	4099c6 <_strtoll_r+0x56>
  409b06:	2c30      	cmp	r4, #48	; 0x30
  409b08:	d006      	beq.n	409b18 <_strtoll_r+0x1a8>
  409b0a:	2610      	movs	r6, #16
  409b0c:	2700      	movs	r7, #0
  409b0e:	e75a      	b.n	4099c6 <_strtoll_r+0x56>
  409b10:	2000      	movs	r0, #0
  409b12:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  409b16:	e7e5      	b.n	409ae4 <_strtoll_r+0x174>
  409b18:	782b      	ldrb	r3, [r5, #0]
  409b1a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  409b1e:	2b58      	cmp	r3, #88	; 0x58
  409b20:	d1f3      	bne.n	409b0a <_strtoll_r+0x19a>
  409b22:	786c      	ldrb	r4, [r5, #1]
  409b24:	2610      	movs	r6, #16
  409b26:	2700      	movs	r7, #0
  409b28:	3502      	adds	r5, #2
  409b2a:	f04f 0b10 	mov.w	fp, #16
  409b2e:	e74a      	b.n	4099c6 <_strtoll_r+0x56>
  409b30:	4610      	mov	r0, r2
  409b32:	4619      	mov	r1, r3
  409b34:	e7b0      	b.n	409a98 <_strtoll_r+0x128>
  409b36:	bf00      	nop
  409b38:	20000464 	.word	0x20000464

00409b3c <_strtoul_r>:
  409b3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409b40:	4c46      	ldr	r4, [pc, #280]	; (409c5c <_strtoul_r+0x120>)
  409b42:	460f      	mov	r7, r1
  409b44:	f8d4 e000 	ldr.w	lr, [r4]
  409b48:	e000      	b.n	409b4c <_strtoul_r+0x10>
  409b4a:	4627      	mov	r7, r4
  409b4c:	463c      	mov	r4, r7
  409b4e:	f814 5b01 	ldrb.w	r5, [r4], #1
  409b52:	eb0e 0605 	add.w	r6, lr, r5
  409b56:	7876      	ldrb	r6, [r6, #1]
  409b58:	f006 0608 	and.w	r6, r6, #8
  409b5c:	f006 08ff 	and.w	r8, r6, #255	; 0xff
  409b60:	2e00      	cmp	r6, #0
  409b62:	d1f2      	bne.n	409b4a <_strtoul_r+0xe>
  409b64:	2d2d      	cmp	r5, #45	; 0x2d
  409b66:	d051      	beq.n	409c0c <_strtoul_r+0xd0>
  409b68:	2d2b      	cmp	r5, #43	; 0x2b
  409b6a:	bf04      	itt	eq
  409b6c:	787d      	ldrbeq	r5, [r7, #1]
  409b6e:	1cbc      	addeq	r4, r7, #2
  409b70:	b15b      	cbz	r3, 409b8a <_strtoul_r+0x4e>
  409b72:	2b10      	cmp	r3, #16
  409b74:	d05b      	beq.n	409c2e <_strtoul_r+0xf2>
  409b76:	f04f 39ff 	mov.w	r9, #4294967295
  409b7a:	fbb9 f9f3 	udiv	r9, r9, r3
  409b7e:	fb03 fb09 	mul.w	fp, r3, r9
  409b82:	ea6f 0b0b 	mvn.w	fp, fp
  409b86:	469a      	mov	sl, r3
  409b88:	e007      	b.n	409b9a <_strtoul_r+0x5e>
  409b8a:	2d30      	cmp	r5, #48	; 0x30
  409b8c:	d043      	beq.n	409c16 <_strtoul_r+0xda>
  409b8e:	230a      	movs	r3, #10
  409b90:	f8df 90cc 	ldr.w	r9, [pc, #204]	; 409c60 <_strtoul_r+0x124>
  409b94:	469a      	mov	sl, r3
  409b96:	f04f 0b05 	mov.w	fp, #5
  409b9a:	2700      	movs	r7, #0
  409b9c:	46bc      	mov	ip, r7
  409b9e:	e00c      	b.n	409bba <_strtoul_r+0x7e>
  409ba0:	3d30      	subs	r5, #48	; 0x30
  409ba2:	42ab      	cmp	r3, r5
  409ba4:	dd19      	ble.n	409bda <_strtoul_r+0x9e>
  409ba6:	1c7e      	adds	r6, r7, #1
  409ba8:	d005      	beq.n	409bb6 <_strtoul_r+0x7a>
  409baa:	45cc      	cmp	ip, r9
  409bac:	d824      	bhi.n	409bf8 <_strtoul_r+0xbc>
  409bae:	d021      	beq.n	409bf4 <_strtoul_r+0xb8>
  409bb0:	fb0a 5c0c 	mla	ip, sl, ip, r5
  409bb4:	2701      	movs	r7, #1
  409bb6:	f814 5b01 	ldrb.w	r5, [r4], #1
  409bba:	eb0e 0605 	add.w	r6, lr, r5
  409bbe:	7876      	ldrb	r6, [r6, #1]
  409bc0:	f016 0f04 	tst.w	r6, #4
  409bc4:	d1ec      	bne.n	409ba0 <_strtoul_r+0x64>
  409bc6:	f016 0603 	ands.w	r6, r6, #3
  409bca:	d006      	beq.n	409bda <_strtoul_r+0x9e>
  409bcc:	2e01      	cmp	r6, #1
  409bce:	bf0c      	ite	eq
  409bd0:	2637      	moveq	r6, #55	; 0x37
  409bd2:	2657      	movne	r6, #87	; 0x57
  409bd4:	1bad      	subs	r5, r5, r6
  409bd6:	42ab      	cmp	r3, r5
  409bd8:	dce5      	bgt.n	409ba6 <_strtoul_r+0x6a>
  409bda:	2f00      	cmp	r7, #0
  409bdc:	db11      	blt.n	409c02 <_strtoul_r+0xc6>
  409bde:	f1c8 0000 	rsb	r0, r8, #0
  409be2:	ea8c 0000 	eor.w	r0, ip, r0
  409be6:	4440      	add	r0, r8
  409be8:	b14a      	cbz	r2, 409bfe <_strtoul_r+0xc2>
  409bea:	b107      	cbz	r7, 409bee <_strtoul_r+0xb2>
  409bec:	1e61      	subs	r1, r4, #1
  409bee:	6011      	str	r1, [r2, #0]
  409bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409bf4:	455d      	cmp	r5, fp
  409bf6:	dddb      	ble.n	409bb0 <_strtoul_r+0x74>
  409bf8:	f04f 37ff 	mov.w	r7, #4294967295
  409bfc:	e7db      	b.n	409bb6 <_strtoul_r+0x7a>
  409bfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c02:	2322      	movs	r3, #34	; 0x22
  409c04:	6003      	str	r3, [r0, #0]
  409c06:	f04f 30ff 	mov.w	r0, #4294967295
  409c0a:	e7ed      	b.n	409be8 <_strtoul_r+0xac>
  409c0c:	1cbc      	adds	r4, r7, #2
  409c0e:	787d      	ldrb	r5, [r7, #1]
  409c10:	f04f 0801 	mov.w	r8, #1
  409c14:	e7ac      	b.n	409b70 <_strtoul_r+0x34>
  409c16:	7823      	ldrb	r3, [r4, #0]
  409c18:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  409c1c:	2b58      	cmp	r3, #88	; 0x58
  409c1e:	d013      	beq.n	409c48 <_strtoul_r+0x10c>
  409c20:	2308      	movs	r3, #8
  409c22:	469a      	mov	sl, r3
  409c24:	f04f 0b07 	mov.w	fp, #7
  409c28:	f06f 4960 	mvn.w	r9, #3758096384	; 0xe0000000
  409c2c:	e7b5      	b.n	409b9a <_strtoul_r+0x5e>
  409c2e:	2d30      	cmp	r5, #48	; 0x30
  409c30:	d005      	beq.n	409c3e <_strtoul_r+0x102>
  409c32:	f04f 0b0f 	mov.w	fp, #15
  409c36:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
  409c3a:	469a      	mov	sl, r3
  409c3c:	e7ad      	b.n	409b9a <_strtoul_r+0x5e>
  409c3e:	7826      	ldrb	r6, [r4, #0]
  409c40:	f006 06df 	and.w	r6, r6, #223	; 0xdf
  409c44:	2e58      	cmp	r6, #88	; 0x58
  409c46:	d1f4      	bne.n	409c32 <_strtoul_r+0xf6>
  409c48:	f04f 0a10 	mov.w	sl, #16
  409c4c:	7865      	ldrb	r5, [r4, #1]
  409c4e:	4653      	mov	r3, sl
  409c50:	f04f 0b0f 	mov.w	fp, #15
  409c54:	3402      	adds	r4, #2
  409c56:	f06f 4970 	mvn.w	r9, #4026531840	; 0xf0000000
  409c5a:	e79e      	b.n	409b9a <_strtoul_r+0x5e>
  409c5c:	20000464 	.word	0x20000464
  409c60:	19999999 	.word	0x19999999

00409c64 <_strtoull_r>:
  409c64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409c68:	4c72      	ldr	r4, [pc, #456]	; (409e34 <_strtoull_r+0x1d0>)
  409c6a:	b087      	sub	sp, #28
  409c6c:	4692      	mov	sl, r2
  409c6e:	468b      	mov	fp, r1
  409c70:	9004      	str	r0, [sp, #16]
  409c72:	4699      	mov	r9, r3
  409c74:	460a      	mov	r2, r1
  409c76:	f8d4 8000 	ldr.w	r8, [r4]
  409c7a:	e000      	b.n	409c7e <_strtoull_r+0x1a>
  409c7c:	462a      	mov	r2, r5
  409c7e:	4615      	mov	r5, r2
  409c80:	f815 4b01 	ldrb.w	r4, [r5], #1
  409c84:	eb08 0304 	add.w	r3, r8, r4
  409c88:	785b      	ldrb	r3, [r3, #1]
  409c8a:	f003 0308 	and.w	r3, r3, #8
  409c8e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  409c92:	2b00      	cmp	r3, #0
  409c94:	d1f2      	bne.n	409c7c <_strtoull_r+0x18>
  409c96:	2c2d      	cmp	r4, #45	; 0x2d
  409c98:	f000 8099 	beq.w	409dce <_strtoull_r+0x16a>
  409c9c:	2c2b      	cmp	r4, #43	; 0x2b
  409c9e:	bf08      	it	eq
  409ca0:	7854      	ldrbeq	r4, [r2, #1]
  409ca2:	9003      	str	r0, [sp, #12]
  409ca4:	bf08      	it	eq
  409ca6:	1c95      	addeq	r5, r2, #2
  409ca8:	f1b9 0f00 	cmp.w	r9, #0
  409cac:	d01d      	beq.n	409cea <_strtoull_r+0x86>
  409cae:	f1b9 0f10 	cmp.w	r9, #16
  409cb2:	f000 80a1 	beq.w	409df8 <_strtoull_r+0x194>
  409cb6:	464e      	mov	r6, r9
  409cb8:	17f7      	asrs	r7, r6, #31
  409cba:	464a      	mov	r2, r9
  409cbc:	463b      	mov	r3, r7
  409cbe:	f04f 30ff 	mov.w	r0, #4294967295
  409cc2:	f04f 31ff 	mov.w	r1, #4294967295
  409cc6:	f002 fec1 	bl	40ca4c <__aeabi_uldivmod>
  409cca:	464a      	mov	r2, r9
  409ccc:	9005      	str	r0, [sp, #20]
  409cce:	9100      	str	r1, [sp, #0]
  409cd0:	463b      	mov	r3, r7
  409cd2:	f04f 30ff 	mov.w	r0, #4294967295
  409cd6:	f04f 31ff 	mov.w	r1, #4294967295
  409cda:	f002 feb7 	bl	40ca4c <__aeabi_uldivmod>
  409cde:	f8dd c014 	ldr.w	ip, [sp, #20]
  409ce2:	9202      	str	r2, [sp, #8]
  409ce4:	4660      	mov	r0, ip
  409ce6:	9900      	ldr	r1, [sp, #0]
  409ce8:	e00a      	b.n	409d00 <_strtoull_r+0x9c>
  409cea:	2c30      	cmp	r4, #48	; 0x30
  409cec:	d074      	beq.n	409dd8 <_strtoull_r+0x174>
  409cee:	2305      	movs	r3, #5
  409cf0:	4951      	ldr	r1, [pc, #324]	; (409e38 <_strtoull_r+0x1d4>)
  409cf2:	9302      	str	r3, [sp, #8]
  409cf4:	f04f 3099 	mov.w	r0, #2576980377	; 0x99999999
  409cf8:	260a      	movs	r6, #10
  409cfa:	2700      	movs	r7, #0
  409cfc:	f04f 090a 	mov.w	r9, #10
  409d00:	f04f 0e00 	mov.w	lr, #0
  409d04:	2200      	movs	r2, #0
  409d06:	2300      	movs	r3, #0
  409d08:	e9cd 6700 	strd	r6, r7, [sp]
  409d0c:	e01d      	b.n	409d4a <_strtoull_r+0xe6>
  409d0e:	3c30      	subs	r4, #48	; 0x30
  409d10:	45a1      	cmp	r9, r4
  409d12:	dd2f      	ble.n	409d74 <_strtoull_r+0x110>
  409d14:	f1be 3fff 	cmp.w	lr, #4294967295
  409d18:	d015      	beq.n	409d46 <_strtoull_r+0xe2>
  409d1a:	4299      	cmp	r1, r3
  409d1c:	bf08      	it	eq
  409d1e:	4290      	cmpeq	r0, r2
  409d20:	d348      	bcc.n	409db4 <_strtoull_r+0x150>
  409d22:	428b      	cmp	r3, r1
  409d24:	bf08      	it	eq
  409d26:	4282      	cmpeq	r2, r0
  409d28:	d041      	beq.n	409dae <_strtoull_r+0x14a>
  409d2a:	9e01      	ldr	r6, [sp, #4]
  409d2c:	fb02 fe06 	mul.w	lr, r2, r6
  409d30:	9e00      	ldr	r6, [sp, #0]
  409d32:	fb06 ee03 	mla	lr, r6, r3, lr
  409d36:	fba2 2306 	umull	r2, r3, r2, r6
  409d3a:	4473      	add	r3, lr
  409d3c:	1912      	adds	r2, r2, r4
  409d3e:	eb43 73e4 	adc.w	r3, r3, r4, asr #31
  409d42:	f04f 0e01 	mov.w	lr, #1
  409d46:	f815 4b01 	ldrb.w	r4, [r5], #1
  409d4a:	eb08 0c04 	add.w	ip, r8, r4
  409d4e:	f89c c001 	ldrb.w	ip, [ip, #1]
  409d52:	f01c 0f04 	tst.w	ip, #4
  409d56:	d1da      	bne.n	409d0e <_strtoull_r+0xaa>
  409d58:	f01c 0c03 	ands.w	ip, ip, #3
  409d5c:	d00a      	beq.n	409d74 <_strtoull_r+0x110>
  409d5e:	f1bc 0f01 	cmp.w	ip, #1
  409d62:	bf0c      	ite	eq
  409d64:	f04f 0c37 	moveq.w	ip, #55	; 0x37
  409d68:	f04f 0c57 	movne.w	ip, #87	; 0x57
  409d6c:	ebcc 0404 	rsb	r4, ip, r4
  409d70:	45a1      	cmp	r9, r4
  409d72:	dccf      	bgt.n	409d14 <_strtoull_r+0xb0>
  409d74:	f1be 0f00 	cmp.w	lr, #0
  409d78:	db21      	blt.n	409dbe <_strtoull_r+0x15a>
  409d7a:	9903      	ldr	r1, [sp, #12]
  409d7c:	460e      	mov	r6, r1
  409d7e:	4276      	negs	r6, r6
  409d80:	ea4f 77e1 	mov.w	r7, r1, asr #31
  409d84:	4608      	mov	r0, r1
  409d86:	ea82 0206 	eor.w	r2, r2, r6
  409d8a:	4639      	mov	r1, r7
  409d8c:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  409d90:	407b      	eors	r3, r7
  409d92:	1880      	adds	r0, r0, r2
  409d94:	4159      	adcs	r1, r3
  409d96:	f1ba 0f00 	cmp.w	sl, #0
  409d9a:	d005      	beq.n	409da8 <_strtoull_r+0x144>
  409d9c:	f1be 0f00 	cmp.w	lr, #0
  409da0:	d00b      	beq.n	409dba <_strtoull_r+0x156>
  409da2:	3d01      	subs	r5, #1
  409da4:	f8ca 5000 	str.w	r5, [sl]
  409da8:	b007      	add	sp, #28
  409daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409dae:	9e02      	ldr	r6, [sp, #8]
  409db0:	42b4      	cmp	r4, r6
  409db2:	ddba      	ble.n	409d2a <_strtoull_r+0xc6>
  409db4:	f04f 3eff 	mov.w	lr, #4294967295
  409db8:	e7c5      	b.n	409d46 <_strtoull_r+0xe2>
  409dba:	465d      	mov	r5, fp
  409dbc:	e7f2      	b.n	409da4 <_strtoull_r+0x140>
  409dbe:	9a04      	ldr	r2, [sp, #16]
  409dc0:	2322      	movs	r3, #34	; 0x22
  409dc2:	6013      	str	r3, [r2, #0]
  409dc4:	f04f 30ff 	mov.w	r0, #4294967295
  409dc8:	f04f 31ff 	mov.w	r1, #4294967295
  409dcc:	e7e3      	b.n	409d96 <_strtoull_r+0x132>
  409dce:	2301      	movs	r3, #1
  409dd0:	1c95      	adds	r5, r2, #2
  409dd2:	7854      	ldrb	r4, [r2, #1]
  409dd4:	9303      	str	r3, [sp, #12]
  409dd6:	e767      	b.n	409ca8 <_strtoull_r+0x44>
  409dd8:	782b      	ldrb	r3, [r5, #0]
  409dda:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  409dde:	2b58      	cmp	r3, #88	; 0x58
  409de0:	d01a      	beq.n	409e18 <_strtoull_r+0x1b4>
  409de2:	2307      	movs	r3, #7
  409de4:	9302      	str	r3, [sp, #8]
  409de6:	f04f 30ff 	mov.w	r0, #4294967295
  409dea:	f06f 4160 	mvn.w	r1, #3758096384	; 0xe0000000
  409dee:	2608      	movs	r6, #8
  409df0:	2700      	movs	r7, #0
  409df2:	f04f 0908 	mov.w	r9, #8
  409df6:	e783      	b.n	409d00 <_strtoull_r+0x9c>
  409df8:	2c30      	cmp	r4, #48	; 0x30
  409dfa:	d008      	beq.n	409e0e <_strtoull_r+0x1aa>
  409dfc:	230f      	movs	r3, #15
  409dfe:	9302      	str	r3, [sp, #8]
  409e00:	f04f 30ff 	mov.w	r0, #4294967295
  409e04:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
  409e08:	2610      	movs	r6, #16
  409e0a:	2700      	movs	r7, #0
  409e0c:	e778      	b.n	409d00 <_strtoull_r+0x9c>
  409e0e:	782b      	ldrb	r3, [r5, #0]
  409e10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  409e14:	2b58      	cmp	r3, #88	; 0x58
  409e16:	d1f1      	bne.n	409dfc <_strtoull_r+0x198>
  409e18:	230f      	movs	r3, #15
  409e1a:	9302      	str	r3, [sp, #8]
  409e1c:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
  409e20:	786c      	ldrb	r4, [r5, #1]
  409e22:	9300      	str	r3, [sp, #0]
  409e24:	3502      	adds	r5, #2
  409e26:	f04f 3cff 	mov.w	ip, #4294967295
  409e2a:	2610      	movs	r6, #16
  409e2c:	2700      	movs	r7, #0
  409e2e:	f04f 0910 	mov.w	r9, #16
  409e32:	e757      	b.n	409ce4 <_strtoull_r+0x80>
  409e34:	20000464 	.word	0x20000464
  409e38:	19999999 	.word	0x19999999

00409e3c <_svfprintf_r>:
  409e3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409e40:	b0c1      	sub	sp, #260	; 0x104
  409e42:	4689      	mov	r9, r1
  409e44:	920a      	str	r2, [sp, #40]	; 0x28
  409e46:	930e      	str	r3, [sp, #56]	; 0x38
  409e48:	9008      	str	r0, [sp, #32]
  409e4a:	f7fd f8d5 	bl	406ff8 <_localeconv_r>
  409e4e:	6803      	ldr	r3, [r0, #0]
  409e50:	9317      	str	r3, [sp, #92]	; 0x5c
  409e52:	4618      	mov	r0, r3
  409e54:	f7f9 f8de 	bl	403014 <strlen>
  409e58:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  409e5c:	9018      	str	r0, [sp, #96]	; 0x60
  409e5e:	061a      	lsls	r2, r3, #24
  409e60:	d504      	bpl.n	409e6c <_svfprintf_r+0x30>
  409e62:	f8d9 3010 	ldr.w	r3, [r9, #16]
  409e66:	2b00      	cmp	r3, #0
  409e68:	f001 808c 	beq.w	40af84 <_svfprintf_r+0x1148>
  409e6c:	2300      	movs	r3, #0
  409e6e:	af30      	add	r7, sp, #192	; 0xc0
  409e70:	9313      	str	r3, [sp, #76]	; 0x4c
  409e72:	9325      	str	r3, [sp, #148]	; 0x94
  409e74:	9324      	str	r3, [sp, #144]	; 0x90
  409e76:	9316      	str	r3, [sp, #88]	; 0x58
  409e78:	9319      	str	r3, [sp, #100]	; 0x64
  409e7a:	930b      	str	r3, [sp, #44]	; 0x2c
  409e7c:	9723      	str	r7, [sp, #140]	; 0x8c
  409e7e:	9314      	str	r3, [sp, #80]	; 0x50
  409e80:	9315      	str	r3, [sp, #84]	; 0x54
  409e82:	463c      	mov	r4, r7
  409e84:	464e      	mov	r6, r9
  409e86:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409e88:	782b      	ldrb	r3, [r5, #0]
  409e8a:	2b00      	cmp	r3, #0
  409e8c:	f000 80a9 	beq.w	409fe2 <_svfprintf_r+0x1a6>
  409e90:	2b25      	cmp	r3, #37	; 0x25
  409e92:	d102      	bne.n	409e9a <_svfprintf_r+0x5e>
  409e94:	e0a5      	b.n	409fe2 <_svfprintf_r+0x1a6>
  409e96:	2b25      	cmp	r3, #37	; 0x25
  409e98:	d003      	beq.n	409ea2 <_svfprintf_r+0x66>
  409e9a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  409e9e:	2b00      	cmp	r3, #0
  409ea0:	d1f9      	bne.n	409e96 <_svfprintf_r+0x5a>
  409ea2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  409ea4:	1aeb      	subs	r3, r5, r3
  409ea6:	b173      	cbz	r3, 409ec6 <_svfprintf_r+0x8a>
  409ea8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  409eaa:	9925      	ldr	r1, [sp, #148]	; 0x94
  409eac:	980a      	ldr	r0, [sp, #40]	; 0x28
  409eae:	6020      	str	r0, [r4, #0]
  409eb0:	3201      	adds	r2, #1
  409eb2:	4419      	add	r1, r3
  409eb4:	2a07      	cmp	r2, #7
  409eb6:	6063      	str	r3, [r4, #4]
  409eb8:	9125      	str	r1, [sp, #148]	; 0x94
  409eba:	9224      	str	r2, [sp, #144]	; 0x90
  409ebc:	dc72      	bgt.n	409fa4 <_svfprintf_r+0x168>
  409ebe:	3408      	adds	r4, #8
  409ec0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  409ec2:	441a      	add	r2, r3
  409ec4:	920b      	str	r2, [sp, #44]	; 0x2c
  409ec6:	782b      	ldrb	r3, [r5, #0]
  409ec8:	2b00      	cmp	r3, #0
  409eca:	f000 87b5 	beq.w	40ae38 <_svfprintf_r+0xffc>
  409ece:	2300      	movs	r3, #0
  409ed0:	1c69      	adds	r1, r5, #1
  409ed2:	786d      	ldrb	r5, [r5, #1]
  409ed4:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  409ed8:	461a      	mov	r2, r3
  409eda:	930c      	str	r3, [sp, #48]	; 0x30
  409edc:	9307      	str	r3, [sp, #28]
  409ede:	f04f 3aff 	mov.w	sl, #4294967295
  409ee2:	1c4b      	adds	r3, r1, #1
  409ee4:	f1a5 0120 	sub.w	r1, r5, #32
  409ee8:	2958      	cmp	r1, #88	; 0x58
  409eea:	f200 83d9 	bhi.w	40a6a0 <_svfprintf_r+0x864>
  409eee:	e8df f011 	tbh	[pc, r1, lsl #1]
  409ef2:	0270      	.short	0x0270
  409ef4:	03d703d7 	.word	0x03d703d7
  409ef8:	03d70374 	.word	0x03d70374
  409efc:	03d703d7 	.word	0x03d703d7
  409f00:	03d703d7 	.word	0x03d703d7
  409f04:	02f003d7 	.word	0x02f003d7
  409f08:	03d7020d 	.word	0x03d7020d
  409f0c:	021101f4 	.word	0x021101f4
  409f10:	037b03d7 	.word	0x037b03d7
  409f14:	02ba02ba 	.word	0x02ba02ba
  409f18:	02ba02ba 	.word	0x02ba02ba
  409f1c:	02ba02ba 	.word	0x02ba02ba
  409f20:	02ba02ba 	.word	0x02ba02ba
  409f24:	03d702ba 	.word	0x03d702ba
  409f28:	03d703d7 	.word	0x03d703d7
  409f2c:	03d703d7 	.word	0x03d703d7
  409f30:	03d703d7 	.word	0x03d703d7
  409f34:	03d703d7 	.word	0x03d703d7
  409f38:	02c903d7 	.word	0x02c903d7
  409f3c:	03d7038b 	.word	0x03d7038b
  409f40:	03d7038b 	.word	0x03d7038b
  409f44:	03d703d7 	.word	0x03d703d7
  409f48:	036d03d7 	.word	0x036d03d7
  409f4c:	03d703d7 	.word	0x03d703d7
  409f50:	03d70305 	.word	0x03d70305
  409f54:	03d703d7 	.word	0x03d703d7
  409f58:	03d703d7 	.word	0x03d703d7
  409f5c:	03d70323 	.word	0x03d70323
  409f60:	033d03d7 	.word	0x033d03d7
  409f64:	03d703d7 	.word	0x03d703d7
  409f68:	03d703d7 	.word	0x03d703d7
  409f6c:	03d703d7 	.word	0x03d703d7
  409f70:	03d703d7 	.word	0x03d703d7
  409f74:	03d703d7 	.word	0x03d703d7
  409f78:	022c0358 	.word	0x022c0358
  409f7c:	038b038b 	.word	0x038b038b
  409f80:	02fe038b 	.word	0x02fe038b
  409f84:	03d7022c 	.word	0x03d7022c
  409f88:	02e603d7 	.word	0x02e603d7
  409f8c:	027e03d7 	.word	0x027e03d7
  409f90:	03c001fb 	.word	0x03c001fb
  409f94:	03d70277 	.word	0x03d70277
  409f98:	03d70292 	.word	0x03d70292
  409f9c:	03d7007a 	.word	0x03d7007a
  409fa0:	024a03d7 	.word	0x024a03d7
  409fa4:	9808      	ldr	r0, [sp, #32]
  409fa6:	9307      	str	r3, [sp, #28]
  409fa8:	4631      	mov	r1, r6
  409faa:	aa23      	add	r2, sp, #140	; 0x8c
  409fac:	f001 ffe2 	bl	40bf74 <__ssprint_r>
  409fb0:	b950      	cbnz	r0, 409fc8 <_svfprintf_r+0x18c>
  409fb2:	463c      	mov	r4, r7
  409fb4:	9b07      	ldr	r3, [sp, #28]
  409fb6:	e783      	b.n	409ec0 <_svfprintf_r+0x84>
  409fb8:	9808      	ldr	r0, [sp, #32]
  409fba:	4631      	mov	r1, r6
  409fbc:	aa23      	add	r2, sp, #140	; 0x8c
  409fbe:	f001 ffd9 	bl	40bf74 <__ssprint_r>
  409fc2:	2800      	cmp	r0, #0
  409fc4:	f000 8185 	beq.w	40a2d2 <_svfprintf_r+0x496>
  409fc8:	46b1      	mov	r9, r6
  409fca:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  409fce:	f013 0f40 	tst.w	r3, #64	; 0x40
  409fd2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409fd4:	bf18      	it	ne
  409fd6:	f04f 33ff 	movne.w	r3, #4294967295
  409fda:	4618      	mov	r0, r3
  409fdc:	b041      	add	sp, #260	; 0x104
  409fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409fe2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  409fe4:	e76f      	b.n	409ec6 <_svfprintf_r+0x8a>
  409fe6:	930a      	str	r3, [sp, #40]	; 0x28
  409fe8:	9b07      	ldr	r3, [sp, #28]
  409fea:	0698      	lsls	r0, r3, #26
  409fec:	f140 82ad 	bpl.w	40a54a <_svfprintf_r+0x70e>
  409ff0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  409ff2:	f103 0907 	add.w	r9, r3, #7
  409ff6:	f029 0307 	bic.w	r3, r9, #7
  409ffa:	f103 0208 	add.w	r2, r3, #8
  409ffe:	e9d3 8900 	ldrd	r8, r9, [r3]
  40a002:	920e      	str	r2, [sp, #56]	; 0x38
  40a004:	2301      	movs	r3, #1
  40a006:	f04f 0c00 	mov.w	ip, #0
  40a00a:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40a00e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40a012:	f1ba 0f00 	cmp.w	sl, #0
  40a016:	db03      	blt.n	40a020 <_svfprintf_r+0x1e4>
  40a018:	9a07      	ldr	r2, [sp, #28]
  40a01a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  40a01e:	9207      	str	r2, [sp, #28]
  40a020:	ea58 0209 	orrs.w	r2, r8, r9
  40a024:	f040 834c 	bne.w	40a6c0 <_svfprintf_r+0x884>
  40a028:	f1ba 0f00 	cmp.w	sl, #0
  40a02c:	f000 8451 	beq.w	40a8d2 <_svfprintf_r+0xa96>
  40a030:	2b01      	cmp	r3, #1
  40a032:	f000 834f 	beq.w	40a6d4 <_svfprintf_r+0x898>
  40a036:	2b02      	cmp	r3, #2
  40a038:	f000 8490 	beq.w	40a95c <_svfprintf_r+0xb20>
  40a03c:	4639      	mov	r1, r7
  40a03e:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  40a042:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  40a046:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  40a04a:	f008 0307 	and.w	r3, r8, #7
  40a04e:	4681      	mov	r9, r0
  40a050:	4690      	mov	r8, r2
  40a052:	3330      	adds	r3, #48	; 0x30
  40a054:	ea58 0209 	orrs.w	r2, r8, r9
  40a058:	f801 3d01 	strb.w	r3, [r1, #-1]!
  40a05c:	d1ef      	bne.n	40a03e <_svfprintf_r+0x202>
  40a05e:	9a07      	ldr	r2, [sp, #28]
  40a060:	9110      	str	r1, [sp, #64]	; 0x40
  40a062:	07d2      	lsls	r2, r2, #31
  40a064:	f100 8544 	bmi.w	40aaf0 <_svfprintf_r+0xcb4>
  40a068:	1a7b      	subs	r3, r7, r1
  40a06a:	930d      	str	r3, [sp, #52]	; 0x34
  40a06c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a06e:	4592      	cmp	sl, r2
  40a070:	4653      	mov	r3, sl
  40a072:	bfb8      	it	lt
  40a074:	4613      	movlt	r3, r2
  40a076:	9309      	str	r3, [sp, #36]	; 0x24
  40a078:	2300      	movs	r3, #0
  40a07a:	9312      	str	r3, [sp, #72]	; 0x48
  40a07c:	f1bc 0f00 	cmp.w	ip, #0
  40a080:	d002      	beq.n	40a088 <_svfprintf_r+0x24c>
  40a082:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a084:	3301      	adds	r3, #1
  40a086:	9309      	str	r3, [sp, #36]	; 0x24
  40a088:	9b07      	ldr	r3, [sp, #28]
  40a08a:	f013 0302 	ands.w	r3, r3, #2
  40a08e:	930f      	str	r3, [sp, #60]	; 0x3c
  40a090:	d002      	beq.n	40a098 <_svfprintf_r+0x25c>
  40a092:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a094:	3302      	adds	r3, #2
  40a096:	9309      	str	r3, [sp, #36]	; 0x24
  40a098:	9b07      	ldr	r3, [sp, #28]
  40a09a:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  40a09e:	f040 830c 	bne.w	40a6ba <_svfprintf_r+0x87e>
  40a0a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a0a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a0a6:	ebc2 0803 	rsb	r8, r2, r3
  40a0aa:	f1b8 0f00 	cmp.w	r8, #0
  40a0ae:	f340 8304 	ble.w	40a6ba <_svfprintf_r+0x87e>
  40a0b2:	f1b8 0f10 	cmp.w	r8, #16
  40a0b6:	9925      	ldr	r1, [sp, #148]	; 0x94
  40a0b8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a0ba:	f8df a544 	ldr.w	sl, [pc, #1348]	; 40a600 <_svfprintf_r+0x7c4>
  40a0be:	dd29      	ble.n	40a114 <_svfprintf_r+0x2d8>
  40a0c0:	4653      	mov	r3, sl
  40a0c2:	f04f 0b10 	mov.w	fp, #16
  40a0c6:	46c2      	mov	sl, r8
  40a0c8:	46a8      	mov	r8, r5
  40a0ca:	461d      	mov	r5, r3
  40a0cc:	e006      	b.n	40a0dc <_svfprintf_r+0x2a0>
  40a0ce:	f1aa 0a10 	sub.w	sl, sl, #16
  40a0d2:	f1ba 0f10 	cmp.w	sl, #16
  40a0d6:	f104 0408 	add.w	r4, r4, #8
  40a0da:	dd17      	ble.n	40a10c <_svfprintf_r+0x2d0>
  40a0dc:	3201      	adds	r2, #1
  40a0de:	3110      	adds	r1, #16
  40a0e0:	2a07      	cmp	r2, #7
  40a0e2:	9125      	str	r1, [sp, #148]	; 0x94
  40a0e4:	9224      	str	r2, [sp, #144]	; 0x90
  40a0e6:	e884 0820 	stmia.w	r4, {r5, fp}
  40a0ea:	ddf0      	ble.n	40a0ce <_svfprintf_r+0x292>
  40a0ec:	9808      	ldr	r0, [sp, #32]
  40a0ee:	4631      	mov	r1, r6
  40a0f0:	aa23      	add	r2, sp, #140	; 0x8c
  40a0f2:	f001 ff3f 	bl	40bf74 <__ssprint_r>
  40a0f6:	2800      	cmp	r0, #0
  40a0f8:	f47f af66 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a0fc:	f1aa 0a10 	sub.w	sl, sl, #16
  40a100:	f1ba 0f10 	cmp.w	sl, #16
  40a104:	9925      	ldr	r1, [sp, #148]	; 0x94
  40a106:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a108:	463c      	mov	r4, r7
  40a10a:	dce7      	bgt.n	40a0dc <_svfprintf_r+0x2a0>
  40a10c:	462b      	mov	r3, r5
  40a10e:	4645      	mov	r5, r8
  40a110:	46d0      	mov	r8, sl
  40a112:	469a      	mov	sl, r3
  40a114:	3201      	adds	r2, #1
  40a116:	eb08 0b01 	add.w	fp, r8, r1
  40a11a:	2a07      	cmp	r2, #7
  40a11c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a120:	9224      	str	r2, [sp, #144]	; 0x90
  40a122:	f8c4 a000 	str.w	sl, [r4]
  40a126:	f8c4 8004 	str.w	r8, [r4, #4]
  40a12a:	f300 847b 	bgt.w	40aa24 <_svfprintf_r+0xbe8>
  40a12e:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40a132:	3408      	adds	r4, #8
  40a134:	f1bc 0f00 	cmp.w	ip, #0
  40a138:	d00f      	beq.n	40a15a <_svfprintf_r+0x31e>
  40a13a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a13c:	3301      	adds	r3, #1
  40a13e:	f10b 0b01 	add.w	fp, fp, #1
  40a142:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  40a146:	2201      	movs	r2, #1
  40a148:	2b07      	cmp	r3, #7
  40a14a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a14e:	9324      	str	r3, [sp, #144]	; 0x90
  40a150:	e884 0006 	stmia.w	r4, {r1, r2}
  40a154:	f300 83da 	bgt.w	40a90c <_svfprintf_r+0xad0>
  40a158:	3408      	adds	r4, #8
  40a15a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40a15c:	b173      	cbz	r3, 40a17c <_svfprintf_r+0x340>
  40a15e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a160:	3301      	adds	r3, #1
  40a162:	f10b 0b02 	add.w	fp, fp, #2
  40a166:	a91c      	add	r1, sp, #112	; 0x70
  40a168:	2202      	movs	r2, #2
  40a16a:	2b07      	cmp	r3, #7
  40a16c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a170:	9324      	str	r3, [sp, #144]	; 0x90
  40a172:	e884 0006 	stmia.w	r4, {r1, r2}
  40a176:	f300 83d5 	bgt.w	40a924 <_svfprintf_r+0xae8>
  40a17a:	3408      	adds	r4, #8
  40a17c:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  40a180:	f000 8311 	beq.w	40a7a6 <_svfprintf_r+0x96a>
  40a184:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40a186:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40a188:	ebc2 0a03 	rsb	sl, r2, r3
  40a18c:	f1ba 0f00 	cmp.w	sl, #0
  40a190:	dd3c      	ble.n	40a20c <_svfprintf_r+0x3d0>
  40a192:	f1ba 0f10 	cmp.w	sl, #16
  40a196:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a198:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 40a604 <_svfprintf_r+0x7c8>
  40a19c:	dd2b      	ble.n	40a1f6 <_svfprintf_r+0x3ba>
  40a19e:	4649      	mov	r1, r9
  40a1a0:	465b      	mov	r3, fp
  40a1a2:	46a9      	mov	r9, r5
  40a1a4:	f04f 0810 	mov.w	r8, #16
  40a1a8:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a1ac:	460d      	mov	r5, r1
  40a1ae:	e006      	b.n	40a1be <_svfprintf_r+0x382>
  40a1b0:	f1aa 0a10 	sub.w	sl, sl, #16
  40a1b4:	f1ba 0f10 	cmp.w	sl, #16
  40a1b8:	f104 0408 	add.w	r4, r4, #8
  40a1bc:	dd17      	ble.n	40a1ee <_svfprintf_r+0x3b2>
  40a1be:	3201      	adds	r2, #1
  40a1c0:	3310      	adds	r3, #16
  40a1c2:	2a07      	cmp	r2, #7
  40a1c4:	9325      	str	r3, [sp, #148]	; 0x94
  40a1c6:	9224      	str	r2, [sp, #144]	; 0x90
  40a1c8:	e884 0120 	stmia.w	r4, {r5, r8}
  40a1cc:	ddf0      	ble.n	40a1b0 <_svfprintf_r+0x374>
  40a1ce:	4658      	mov	r0, fp
  40a1d0:	4631      	mov	r1, r6
  40a1d2:	aa23      	add	r2, sp, #140	; 0x8c
  40a1d4:	f001 fece 	bl	40bf74 <__ssprint_r>
  40a1d8:	2800      	cmp	r0, #0
  40a1da:	f47f aef5 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a1de:	f1aa 0a10 	sub.w	sl, sl, #16
  40a1e2:	f1ba 0f10 	cmp.w	sl, #16
  40a1e6:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a1e8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a1ea:	463c      	mov	r4, r7
  40a1ec:	dce7      	bgt.n	40a1be <_svfprintf_r+0x382>
  40a1ee:	469b      	mov	fp, r3
  40a1f0:	462b      	mov	r3, r5
  40a1f2:	464d      	mov	r5, r9
  40a1f4:	4699      	mov	r9, r3
  40a1f6:	3201      	adds	r2, #1
  40a1f8:	44d3      	add	fp, sl
  40a1fa:	2a07      	cmp	r2, #7
  40a1fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a200:	9224      	str	r2, [sp, #144]	; 0x90
  40a202:	e884 0600 	stmia.w	r4, {r9, sl}
  40a206:	f300 8375 	bgt.w	40a8f4 <_svfprintf_r+0xab8>
  40a20a:	3408      	adds	r4, #8
  40a20c:	9b07      	ldr	r3, [sp, #28]
  40a20e:	05d9      	lsls	r1, r3, #23
  40a210:	f100 826c 	bmi.w	40a6ec <_svfprintf_r+0x8b0>
  40a214:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a216:	990d      	ldr	r1, [sp, #52]	; 0x34
  40a218:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40a21a:	6022      	str	r2, [r4, #0]
  40a21c:	3301      	adds	r3, #1
  40a21e:	448b      	add	fp, r1
  40a220:	2b07      	cmp	r3, #7
  40a222:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a226:	6061      	str	r1, [r4, #4]
  40a228:	9324      	str	r3, [sp, #144]	; 0x90
  40a22a:	f300 8346 	bgt.w	40a8ba <_svfprintf_r+0xa7e>
  40a22e:	3408      	adds	r4, #8
  40a230:	9b07      	ldr	r3, [sp, #28]
  40a232:	075a      	lsls	r2, r3, #29
  40a234:	d541      	bpl.n	40a2ba <_svfprintf_r+0x47e>
  40a236:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a238:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a23a:	1a9d      	subs	r5, r3, r2
  40a23c:	2d00      	cmp	r5, #0
  40a23e:	dd3c      	ble.n	40a2ba <_svfprintf_r+0x47e>
  40a240:	2d10      	cmp	r5, #16
  40a242:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a244:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 40a600 <_svfprintf_r+0x7c4>
  40a248:	dd23      	ble.n	40a292 <_svfprintf_r+0x456>
  40a24a:	f04f 0810 	mov.w	r8, #16
  40a24e:	465a      	mov	r2, fp
  40a250:	f8dd 9020 	ldr.w	r9, [sp, #32]
  40a254:	e004      	b.n	40a260 <_svfprintf_r+0x424>
  40a256:	3d10      	subs	r5, #16
  40a258:	2d10      	cmp	r5, #16
  40a25a:	f104 0408 	add.w	r4, r4, #8
  40a25e:	dd17      	ble.n	40a290 <_svfprintf_r+0x454>
  40a260:	3301      	adds	r3, #1
  40a262:	3210      	adds	r2, #16
  40a264:	2b07      	cmp	r3, #7
  40a266:	9225      	str	r2, [sp, #148]	; 0x94
  40a268:	9324      	str	r3, [sp, #144]	; 0x90
  40a26a:	f8c4 a000 	str.w	sl, [r4]
  40a26e:	f8c4 8004 	str.w	r8, [r4, #4]
  40a272:	ddf0      	ble.n	40a256 <_svfprintf_r+0x41a>
  40a274:	4648      	mov	r0, r9
  40a276:	4631      	mov	r1, r6
  40a278:	aa23      	add	r2, sp, #140	; 0x8c
  40a27a:	f001 fe7b 	bl	40bf74 <__ssprint_r>
  40a27e:	2800      	cmp	r0, #0
  40a280:	f47f aea2 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a284:	3d10      	subs	r5, #16
  40a286:	2d10      	cmp	r5, #16
  40a288:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a28a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a28c:	463c      	mov	r4, r7
  40a28e:	dce7      	bgt.n	40a260 <_svfprintf_r+0x424>
  40a290:	4693      	mov	fp, r2
  40a292:	3301      	adds	r3, #1
  40a294:	44ab      	add	fp, r5
  40a296:	2b07      	cmp	r3, #7
  40a298:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a29c:	9324      	str	r3, [sp, #144]	; 0x90
  40a29e:	f8c4 a000 	str.w	sl, [r4]
  40a2a2:	6065      	str	r5, [r4, #4]
  40a2a4:	dd09      	ble.n	40a2ba <_svfprintf_r+0x47e>
  40a2a6:	9808      	ldr	r0, [sp, #32]
  40a2a8:	4631      	mov	r1, r6
  40a2aa:	aa23      	add	r2, sp, #140	; 0x8c
  40a2ac:	f001 fe62 	bl	40bf74 <__ssprint_r>
  40a2b0:	2800      	cmp	r0, #0
  40a2b2:	f47f ae89 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a2b6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40a2ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40a2bc:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a2be:	990c      	ldr	r1, [sp, #48]	; 0x30
  40a2c0:	428a      	cmp	r2, r1
  40a2c2:	bfac      	ite	ge
  40a2c4:	189b      	addge	r3, r3, r2
  40a2c6:	185b      	addlt	r3, r3, r1
  40a2c8:	930b      	str	r3, [sp, #44]	; 0x2c
  40a2ca:	f1bb 0f00 	cmp.w	fp, #0
  40a2ce:	f47f ae73 	bne.w	409fb8 <_svfprintf_r+0x17c>
  40a2d2:	2300      	movs	r3, #0
  40a2d4:	9324      	str	r3, [sp, #144]	; 0x90
  40a2d6:	463c      	mov	r4, r7
  40a2d8:	e5d5      	b.n	409e86 <_svfprintf_r+0x4a>
  40a2da:	4619      	mov	r1, r3
  40a2dc:	9807      	ldr	r0, [sp, #28]
  40a2de:	781d      	ldrb	r5, [r3, #0]
  40a2e0:	f040 0004 	orr.w	r0, r0, #4
  40a2e4:	9007      	str	r0, [sp, #28]
  40a2e6:	e5fc      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a2e8:	930a      	str	r3, [sp, #40]	; 0x28
  40a2ea:	9b07      	ldr	r3, [sp, #28]
  40a2ec:	f013 0320 	ands.w	r3, r3, #32
  40a2f0:	f000 810e 	beq.w	40a510 <_svfprintf_r+0x6d4>
  40a2f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a2f6:	f103 0907 	add.w	r9, r3, #7
  40a2fa:	f029 0307 	bic.w	r3, r9, #7
  40a2fe:	f103 0208 	add.w	r2, r3, #8
  40a302:	e9d3 8900 	ldrd	r8, r9, [r3]
  40a306:	920e      	str	r2, [sp, #56]	; 0x38
  40a308:	2300      	movs	r3, #0
  40a30a:	e67c      	b.n	40a006 <_svfprintf_r+0x1ca>
  40a30c:	781d      	ldrb	r5, [r3, #0]
  40a30e:	4619      	mov	r1, r3
  40a310:	222b      	movs	r2, #43	; 0x2b
  40a312:	e5e6      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a314:	781d      	ldrb	r5, [r3, #0]
  40a316:	2d2a      	cmp	r5, #42	; 0x2a
  40a318:	f103 0101 	add.w	r1, r3, #1
  40a31c:	f000 87ad 	beq.w	40b27a <_svfprintf_r+0x143e>
  40a320:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40a324:	2809      	cmp	r0, #9
  40a326:	460b      	mov	r3, r1
  40a328:	f04f 0a00 	mov.w	sl, #0
  40a32c:	f63f adda 	bhi.w	409ee4 <_svfprintf_r+0xa8>
  40a330:	f813 5b01 	ldrb.w	r5, [r3], #1
  40a334:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  40a338:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  40a33c:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40a340:	2809      	cmp	r0, #9
  40a342:	d9f5      	bls.n	40a330 <_svfprintf_r+0x4f4>
  40a344:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  40a348:	e5cc      	b.n	409ee4 <_svfprintf_r+0xa8>
  40a34a:	930a      	str	r3, [sp, #40]	; 0x28
  40a34c:	9b07      	ldr	r3, [sp, #28]
  40a34e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a352:	069b      	lsls	r3, r3, #26
  40a354:	f140 80a1 	bpl.w	40a49a <_svfprintf_r+0x65e>
  40a358:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a35a:	f103 0907 	add.w	r9, r3, #7
  40a35e:	f029 0907 	bic.w	r9, r9, #7
  40a362:	e9d9 2300 	ldrd	r2, r3, [r9]
  40a366:	f109 0108 	add.w	r1, r9, #8
  40a36a:	910e      	str	r1, [sp, #56]	; 0x38
  40a36c:	4690      	mov	r8, r2
  40a36e:	4699      	mov	r9, r3
  40a370:	2a00      	cmp	r2, #0
  40a372:	f173 0300 	sbcs.w	r3, r3, #0
  40a376:	f2c0 840b 	blt.w	40ab90 <_svfprintf_r+0xd54>
  40a37a:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40a37e:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40a382:	2301      	movs	r3, #1
  40a384:	e645      	b.n	40a012 <_svfprintf_r+0x1d6>
  40a386:	930a      	str	r3, [sp, #40]	; 0x28
  40a388:	4b9b      	ldr	r3, [pc, #620]	; (40a5f8 <_svfprintf_r+0x7bc>)
  40a38a:	9316      	str	r3, [sp, #88]	; 0x58
  40a38c:	9b07      	ldr	r3, [sp, #28]
  40a38e:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a392:	069b      	lsls	r3, r3, #26
  40a394:	f140 80f3 	bpl.w	40a57e <_svfprintf_r+0x742>
  40a398:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a39a:	f103 0907 	add.w	r9, r3, #7
  40a39e:	f029 0307 	bic.w	r3, r9, #7
  40a3a2:	e9d3 8900 	ldrd	r8, r9, [r3]
  40a3a6:	f103 0208 	add.w	r2, r3, #8
  40a3aa:	920e      	str	r2, [sp, #56]	; 0x38
  40a3ac:	9b07      	ldr	r3, [sp, #28]
  40a3ae:	07d9      	lsls	r1, r3, #31
  40a3b0:	f140 80f5 	bpl.w	40a59e <_svfprintf_r+0x762>
  40a3b4:	ea58 0309 	orrs.w	r3, r8, r9
  40a3b8:	f000 80f1 	beq.w	40a59e <_svfprintf_r+0x762>
  40a3bc:	9a07      	ldr	r2, [sp, #28]
  40a3be:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40a3c2:	2330      	movs	r3, #48	; 0x30
  40a3c4:	f042 0202 	orr.w	r2, r2, #2
  40a3c8:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  40a3cc:	9207      	str	r2, [sp, #28]
  40a3ce:	2302      	movs	r3, #2
  40a3d0:	e619      	b.n	40a006 <_svfprintf_r+0x1ca>
  40a3d2:	781d      	ldrb	r5, [r3, #0]
  40a3d4:	4619      	mov	r1, r3
  40a3d6:	2a00      	cmp	r2, #0
  40a3d8:	f47f ad83 	bne.w	409ee2 <_svfprintf_r+0xa6>
  40a3dc:	2220      	movs	r2, #32
  40a3de:	e580      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a3e0:	9907      	ldr	r1, [sp, #28]
  40a3e2:	f041 0120 	orr.w	r1, r1, #32
  40a3e6:	9107      	str	r1, [sp, #28]
  40a3e8:	781d      	ldrb	r5, [r3, #0]
  40a3ea:	4619      	mov	r1, r3
  40a3ec:	e579      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a3ee:	930a      	str	r3, [sp, #40]	; 0x28
  40a3f0:	9b07      	ldr	r3, [sp, #28]
  40a3f2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a3f6:	069a      	lsls	r2, r3, #26
  40a3f8:	f140 84a1 	bpl.w	40ad3e <_svfprintf_r+0xf02>
  40a3fc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a3fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a400:	ea4f 79e1 	mov.w	r9, r1, asr #31
  40a404:	6813      	ldr	r3, [r2, #0]
  40a406:	4608      	mov	r0, r1
  40a408:	4688      	mov	r8, r1
  40a40a:	3204      	adds	r2, #4
  40a40c:	4649      	mov	r1, r9
  40a40e:	920e      	str	r2, [sp, #56]	; 0x38
  40a410:	e9c3 0100 	strd	r0, r1, [r3]
  40a414:	e537      	b.n	409e86 <_svfprintf_r+0x4a>
  40a416:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a418:	930a      	str	r3, [sp, #40]	; 0x28
  40a41a:	6813      	ldr	r3, [r2, #0]
  40a41c:	9310      	str	r3, [sp, #64]	; 0x40
  40a41e:	f04f 0b00 	mov.w	fp, #0
  40a422:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  40a426:	f102 0904 	add.w	r9, r2, #4
  40a42a:	2b00      	cmp	r3, #0
  40a42c:	f000 863b 	beq.w	40b0a6 <_svfprintf_r+0x126a>
  40a430:	f1ba 0f00 	cmp.w	sl, #0
  40a434:	9810      	ldr	r0, [sp, #64]	; 0x40
  40a436:	f2c0 85e9 	blt.w	40b00c <_svfprintf_r+0x11d0>
  40a43a:	4659      	mov	r1, fp
  40a43c:	4652      	mov	r2, sl
  40a43e:	f7fd f92d 	bl	40769c <memchr>
  40a442:	2800      	cmp	r0, #0
  40a444:	f000 866c 	beq.w	40b120 <_svfprintf_r+0x12e4>
  40a448:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40a44a:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40a44e:	1ac3      	subs	r3, r0, r3
  40a450:	930d      	str	r3, [sp, #52]	; 0x34
  40a452:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40a456:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40a45a:	9309      	str	r3, [sp, #36]	; 0x24
  40a45c:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  40a460:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40a464:	e60a      	b.n	40a07c <_svfprintf_r+0x240>
  40a466:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40a46a:	2100      	movs	r1, #0
  40a46c:	f813 5b01 	ldrb.w	r5, [r3], #1
  40a470:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40a474:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  40a478:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  40a47c:	2809      	cmp	r0, #9
  40a47e:	d9f5      	bls.n	40a46c <_svfprintf_r+0x630>
  40a480:	910c      	str	r1, [sp, #48]	; 0x30
  40a482:	e52f      	b.n	409ee4 <_svfprintf_r+0xa8>
  40a484:	930a      	str	r3, [sp, #40]	; 0x28
  40a486:	9b07      	ldr	r3, [sp, #28]
  40a488:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a48c:	f043 0310 	orr.w	r3, r3, #16
  40a490:	9307      	str	r3, [sp, #28]
  40a492:	9b07      	ldr	r3, [sp, #28]
  40a494:	069b      	lsls	r3, r3, #26
  40a496:	f53f af5f 	bmi.w	40a358 <_svfprintf_r+0x51c>
  40a49a:	9b07      	ldr	r3, [sp, #28]
  40a49c:	06d8      	lsls	r0, r3, #27
  40a49e:	f100 8368 	bmi.w	40ab72 <_svfprintf_r+0xd36>
  40a4a2:	9b07      	ldr	r3, [sp, #28]
  40a4a4:	0659      	lsls	r1, r3, #25
  40a4a6:	f140 8364 	bpl.w	40ab72 <_svfprintf_r+0xd36>
  40a4aa:	990e      	ldr	r1, [sp, #56]	; 0x38
  40a4ac:	f9b1 8000 	ldrsh.w	r8, [r1]
  40a4b0:	3104      	adds	r1, #4
  40a4b2:	ea4f 79e8 	mov.w	r9, r8, asr #31
  40a4b6:	4642      	mov	r2, r8
  40a4b8:	464b      	mov	r3, r9
  40a4ba:	910e      	str	r1, [sp, #56]	; 0x38
  40a4bc:	e758      	b.n	40a370 <_svfprintf_r+0x534>
  40a4be:	781d      	ldrb	r5, [r3, #0]
  40a4c0:	9907      	ldr	r1, [sp, #28]
  40a4c2:	2d6c      	cmp	r5, #108	; 0x6c
  40a4c4:	f000 84cb 	beq.w	40ae5e <_svfprintf_r+0x1022>
  40a4c8:	f041 0110 	orr.w	r1, r1, #16
  40a4cc:	9107      	str	r1, [sp, #28]
  40a4ce:	4619      	mov	r1, r3
  40a4d0:	e507      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a4d2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40a4d4:	6829      	ldr	r1, [r5, #0]
  40a4d6:	910c      	str	r1, [sp, #48]	; 0x30
  40a4d8:	4608      	mov	r0, r1
  40a4da:	2800      	cmp	r0, #0
  40a4dc:	4629      	mov	r1, r5
  40a4de:	f101 0104 	add.w	r1, r1, #4
  40a4e2:	f2c0 84b5 	blt.w	40ae50 <_svfprintf_r+0x1014>
  40a4e6:	910e      	str	r1, [sp, #56]	; 0x38
  40a4e8:	781d      	ldrb	r5, [r3, #0]
  40a4ea:	4619      	mov	r1, r3
  40a4ec:	e4f9      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a4ee:	9907      	ldr	r1, [sp, #28]
  40a4f0:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  40a4f4:	9107      	str	r1, [sp, #28]
  40a4f6:	781d      	ldrb	r5, [r3, #0]
  40a4f8:	4619      	mov	r1, r3
  40a4fa:	e4f2      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a4fc:	930a      	str	r3, [sp, #40]	; 0x28
  40a4fe:	9b07      	ldr	r3, [sp, #28]
  40a500:	f043 0310 	orr.w	r3, r3, #16
  40a504:	9307      	str	r3, [sp, #28]
  40a506:	9b07      	ldr	r3, [sp, #28]
  40a508:	f013 0320 	ands.w	r3, r3, #32
  40a50c:	f47f aef2 	bne.w	40a2f4 <_svfprintf_r+0x4b8>
  40a510:	9a07      	ldr	r2, [sp, #28]
  40a512:	f012 0210 	ands.w	r2, r2, #16
  40a516:	f040 8319 	bne.w	40ab4c <_svfprintf_r+0xd10>
  40a51a:	9b07      	ldr	r3, [sp, #28]
  40a51c:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  40a520:	f000 8314 	beq.w	40ab4c <_svfprintf_r+0xd10>
  40a524:	990e      	ldr	r1, [sp, #56]	; 0x38
  40a526:	4613      	mov	r3, r2
  40a528:	460a      	mov	r2, r1
  40a52a:	3204      	adds	r2, #4
  40a52c:	f8b1 8000 	ldrh.w	r8, [r1]
  40a530:	920e      	str	r2, [sp, #56]	; 0x38
  40a532:	f04f 0900 	mov.w	r9, #0
  40a536:	e566      	b.n	40a006 <_svfprintf_r+0x1ca>
  40a538:	930a      	str	r3, [sp, #40]	; 0x28
  40a53a:	9b07      	ldr	r3, [sp, #28]
  40a53c:	f043 0310 	orr.w	r3, r3, #16
  40a540:	9307      	str	r3, [sp, #28]
  40a542:	9b07      	ldr	r3, [sp, #28]
  40a544:	0698      	lsls	r0, r3, #26
  40a546:	f53f ad53 	bmi.w	409ff0 <_svfprintf_r+0x1b4>
  40a54a:	9b07      	ldr	r3, [sp, #28]
  40a54c:	06d9      	lsls	r1, r3, #27
  40a54e:	f100 8306 	bmi.w	40ab5e <_svfprintf_r+0xd22>
  40a552:	9b07      	ldr	r3, [sp, #28]
  40a554:	065a      	lsls	r2, r3, #25
  40a556:	f140 8302 	bpl.w	40ab5e <_svfprintf_r+0xd22>
  40a55a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a55c:	f8b2 8000 	ldrh.w	r8, [r2]
  40a560:	3204      	adds	r2, #4
  40a562:	f04f 0900 	mov.w	r9, #0
  40a566:	2301      	movs	r3, #1
  40a568:	920e      	str	r2, [sp, #56]	; 0x38
  40a56a:	e54c      	b.n	40a006 <_svfprintf_r+0x1ca>
  40a56c:	930a      	str	r3, [sp, #40]	; 0x28
  40a56e:	4b23      	ldr	r3, [pc, #140]	; (40a5fc <_svfprintf_r+0x7c0>)
  40a570:	9316      	str	r3, [sp, #88]	; 0x58
  40a572:	9b07      	ldr	r3, [sp, #28]
  40a574:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a578:	069b      	lsls	r3, r3, #26
  40a57a:	f53f af0d 	bmi.w	40a398 <_svfprintf_r+0x55c>
  40a57e:	9b07      	ldr	r3, [sp, #28]
  40a580:	06d8      	lsls	r0, r3, #27
  40a582:	f140 83cd 	bpl.w	40ad20 <_svfprintf_r+0xee4>
  40a586:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a588:	4613      	mov	r3, r2
  40a58a:	681b      	ldr	r3, [r3, #0]
  40a58c:	4698      	mov	r8, r3
  40a58e:	9b07      	ldr	r3, [sp, #28]
  40a590:	3204      	adds	r2, #4
  40a592:	07d9      	lsls	r1, r3, #31
  40a594:	920e      	str	r2, [sp, #56]	; 0x38
  40a596:	f04f 0900 	mov.w	r9, #0
  40a59a:	f53f af0b 	bmi.w	40a3b4 <_svfprintf_r+0x578>
  40a59e:	2302      	movs	r3, #2
  40a5a0:	e531      	b.n	40a006 <_svfprintf_r+0x1ca>
  40a5a2:	990e      	ldr	r1, [sp, #56]	; 0x38
  40a5a4:	930a      	str	r3, [sp, #40]	; 0x28
  40a5a6:	680a      	ldr	r2, [r1, #0]
  40a5a8:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  40a5ac:	2300      	movs	r3, #0
  40a5ae:	2201      	movs	r2, #1
  40a5b0:	3104      	adds	r1, #4
  40a5b2:	469c      	mov	ip, r3
  40a5b4:	9209      	str	r2, [sp, #36]	; 0x24
  40a5b6:	910e      	str	r1, [sp, #56]	; 0x38
  40a5b8:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  40a5bc:	ab26      	add	r3, sp, #152	; 0x98
  40a5be:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40a5c2:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40a5c6:	920d      	str	r2, [sp, #52]	; 0x34
  40a5c8:	9310      	str	r3, [sp, #64]	; 0x40
  40a5ca:	e55d      	b.n	40a088 <_svfprintf_r+0x24c>
  40a5cc:	9907      	ldr	r1, [sp, #28]
  40a5ce:	f041 0108 	orr.w	r1, r1, #8
  40a5d2:	9107      	str	r1, [sp, #28]
  40a5d4:	781d      	ldrb	r5, [r3, #0]
  40a5d6:	4619      	mov	r1, r3
  40a5d8:	e483      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a5da:	9907      	ldr	r1, [sp, #28]
  40a5dc:	f041 0101 	orr.w	r1, r1, #1
  40a5e0:	9107      	str	r1, [sp, #28]
  40a5e2:	781d      	ldrb	r5, [r3, #0]
  40a5e4:	4619      	mov	r1, r3
  40a5e6:	e47c      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a5e8:	9907      	ldr	r1, [sp, #28]
  40a5ea:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  40a5ee:	9107      	str	r1, [sp, #28]
  40a5f0:	781d      	ldrb	r5, [r3, #0]
  40a5f2:	4619      	mov	r1, r3
  40a5f4:	e475      	b.n	409ee2 <_svfprintf_r+0xa6>
  40a5f6:	bf00      	nop
  40a5f8:	0040d408 	.word	0x0040d408
  40a5fc:	0040d3f4 	.word	0x0040d3f4
  40a600:	0040d6f8 	.word	0x0040d6f8
  40a604:	0040d6e8 	.word	0x0040d6e8
  40a608:	930a      	str	r3, [sp, #40]	; 0x28
  40a60a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40a60c:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a610:	f103 0907 	add.w	r9, r3, #7
  40a614:	f029 0307 	bic.w	r3, r9, #7
  40a618:	f103 0208 	add.w	r2, r3, #8
  40a61c:	920e      	str	r2, [sp, #56]	; 0x38
  40a61e:	681a      	ldr	r2, [r3, #0]
  40a620:	9214      	str	r2, [sp, #80]	; 0x50
  40a622:	685b      	ldr	r3, [r3, #4]
  40a624:	9315      	str	r3, [sp, #84]	; 0x54
  40a626:	9915      	ldr	r1, [sp, #84]	; 0x54
  40a628:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a62a:	f7fe f879 	bl	408720 <__fpclassifyd>
  40a62e:	2801      	cmp	r0, #1
  40a630:	46d3      	mov	fp, sl
  40a632:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a634:	9915      	ldr	r1, [sp, #84]	; 0x54
  40a636:	f040 8359 	bne.w	40acec <_svfprintf_r+0xeb0>
  40a63a:	2200      	movs	r2, #0
  40a63c:	2300      	movs	r3, #0
  40a63e:	f002 f945 	bl	40c8cc <__aeabi_dcmplt>
  40a642:	2800      	cmp	r0, #0
  40a644:	f040 8564 	bne.w	40b110 <_svfprintf_r+0x12d4>
  40a648:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40a64c:	9b07      	ldr	r3, [sp, #28]
  40a64e:	4abe      	ldr	r2, [pc, #760]	; (40a948 <_svfprintf_r+0xb0c>)
  40a650:	f8df e300 	ldr.w	lr, [pc, #768]	; 40a954 <_svfprintf_r+0xb18>
  40a654:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40a658:	9307      	str	r3, [sp, #28]
  40a65a:	4613      	mov	r3, r2
  40a65c:	2103      	movs	r1, #3
  40a65e:	2000      	movs	r0, #0
  40a660:	2d47      	cmp	r5, #71	; 0x47
  40a662:	bfd8      	it	le
  40a664:	4673      	movle	r3, lr
  40a666:	9109      	str	r1, [sp, #36]	; 0x24
  40a668:	9011      	str	r0, [sp, #68]	; 0x44
  40a66a:	9310      	str	r3, [sp, #64]	; 0x40
  40a66c:	910d      	str	r1, [sp, #52]	; 0x34
  40a66e:	9012      	str	r0, [sp, #72]	; 0x48
  40a670:	e504      	b.n	40a07c <_svfprintf_r+0x240>
  40a672:	980e      	ldr	r0, [sp, #56]	; 0x38
  40a674:	9907      	ldr	r1, [sp, #28]
  40a676:	930a      	str	r3, [sp, #40]	; 0x28
  40a678:	2230      	movs	r2, #48	; 0x30
  40a67a:	6803      	ldr	r3, [r0, #0]
  40a67c:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  40a680:	4602      	mov	r2, r0
  40a682:	2578      	movs	r5, #120	; 0x78
  40a684:	f041 0102 	orr.w	r1, r1, #2
  40a688:	3204      	adds	r2, #4
  40a68a:	4698      	mov	r8, r3
  40a68c:	4baf      	ldr	r3, [pc, #700]	; (40a94c <_svfprintf_r+0xb10>)
  40a68e:	9316      	str	r3, [sp, #88]	; 0x58
  40a690:	9107      	str	r1, [sp, #28]
  40a692:	920e      	str	r2, [sp, #56]	; 0x38
  40a694:	f04f 0900 	mov.w	r9, #0
  40a698:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  40a69c:	2302      	movs	r3, #2
  40a69e:	e4b2      	b.n	40a006 <_svfprintf_r+0x1ca>
  40a6a0:	930a      	str	r3, [sp, #40]	; 0x28
  40a6a2:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40a6a6:	2d00      	cmp	r5, #0
  40a6a8:	f000 83c6 	beq.w	40ae38 <_svfprintf_r+0xffc>
  40a6ac:	2300      	movs	r3, #0
  40a6ae:	2201      	movs	r2, #1
  40a6b0:	469c      	mov	ip, r3
  40a6b2:	9209      	str	r2, [sp, #36]	; 0x24
  40a6b4:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  40a6b8:	e77e      	b.n	40a5b8 <_svfprintf_r+0x77c>
  40a6ba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40a6be:	e539      	b.n	40a134 <_svfprintf_r+0x2f8>
  40a6c0:	2b01      	cmp	r3, #1
  40a6c2:	f47f acb8 	bne.w	40a036 <_svfprintf_r+0x1fa>
  40a6c6:	f1b9 0f00 	cmp.w	r9, #0
  40a6ca:	bf08      	it	eq
  40a6cc:	f1b8 0f0a 	cmpeq.w	r8, #10
  40a6d0:	f080 821c 	bcs.w	40ab0c <_svfprintf_r+0xcd0>
  40a6d4:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  40a6d8:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40a6dc:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  40a6e0:	ebcb 0307 	rsb	r3, fp, r7
  40a6e4:	930d      	str	r3, [sp, #52]	; 0x34
  40a6e6:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40a6ea:	e4bf      	b.n	40a06c <_svfprintf_r+0x230>
  40a6ec:	2d65      	cmp	r5, #101	; 0x65
  40a6ee:	f340 80a0 	ble.w	40a832 <_svfprintf_r+0x9f6>
  40a6f2:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a6f4:	9915      	ldr	r1, [sp, #84]	; 0x54
  40a6f6:	2200      	movs	r2, #0
  40a6f8:	2300      	movs	r3, #0
  40a6fa:	f002 f8dd 	bl	40c8b8 <__aeabi_dcmpeq>
  40a6fe:	2800      	cmp	r0, #0
  40a700:	f000 8145 	beq.w	40a98e <_svfprintf_r+0xb52>
  40a704:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a706:	4a92      	ldr	r2, [pc, #584]	; (40a950 <_svfprintf_r+0xb14>)
  40a708:	6022      	str	r2, [r4, #0]
  40a70a:	3301      	adds	r3, #1
  40a70c:	f10b 0b01 	add.w	fp, fp, #1
  40a710:	2201      	movs	r2, #1
  40a712:	2b07      	cmp	r3, #7
  40a714:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a718:	9324      	str	r3, [sp, #144]	; 0x90
  40a71a:	6062      	str	r2, [r4, #4]
  40a71c:	f300 8334 	bgt.w	40ad88 <_svfprintf_r+0xf4c>
  40a720:	3408      	adds	r4, #8
  40a722:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40a724:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40a726:	4293      	cmp	r3, r2
  40a728:	db03      	blt.n	40a732 <_svfprintf_r+0x8f6>
  40a72a:	9b07      	ldr	r3, [sp, #28]
  40a72c:	07da      	lsls	r2, r3, #31
  40a72e:	f57f ad7f 	bpl.w	40a230 <_svfprintf_r+0x3f4>
  40a732:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a734:	9918      	ldr	r1, [sp, #96]	; 0x60
  40a736:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40a738:	6022      	str	r2, [r4, #0]
  40a73a:	3301      	adds	r3, #1
  40a73c:	448b      	add	fp, r1
  40a73e:	2b07      	cmp	r3, #7
  40a740:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a744:	6061      	str	r1, [r4, #4]
  40a746:	9324      	str	r3, [sp, #144]	; 0x90
  40a748:	f300 8390 	bgt.w	40ae6c <_svfprintf_r+0x1030>
  40a74c:	3408      	adds	r4, #8
  40a74e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40a750:	1e5d      	subs	r5, r3, #1
  40a752:	2d00      	cmp	r5, #0
  40a754:	f77f ad6c 	ble.w	40a230 <_svfprintf_r+0x3f4>
  40a758:	2d10      	cmp	r5, #16
  40a75a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a75c:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 40a958 <_svfprintf_r+0xb1c>
  40a760:	f340 81ba 	ble.w	40aad8 <_svfprintf_r+0xc9c>
  40a764:	f04f 0810 	mov.w	r8, #16
  40a768:	465a      	mov	r2, fp
  40a76a:	f8dd a020 	ldr.w	sl, [sp, #32]
  40a76e:	e004      	b.n	40a77a <_svfprintf_r+0x93e>
  40a770:	3408      	adds	r4, #8
  40a772:	3d10      	subs	r5, #16
  40a774:	2d10      	cmp	r5, #16
  40a776:	f340 81ae 	ble.w	40aad6 <_svfprintf_r+0xc9a>
  40a77a:	3301      	adds	r3, #1
  40a77c:	3210      	adds	r2, #16
  40a77e:	2b07      	cmp	r3, #7
  40a780:	9225      	str	r2, [sp, #148]	; 0x94
  40a782:	9324      	str	r3, [sp, #144]	; 0x90
  40a784:	f8c4 9000 	str.w	r9, [r4]
  40a788:	f8c4 8004 	str.w	r8, [r4, #4]
  40a78c:	ddf0      	ble.n	40a770 <_svfprintf_r+0x934>
  40a78e:	4650      	mov	r0, sl
  40a790:	4631      	mov	r1, r6
  40a792:	aa23      	add	r2, sp, #140	; 0x8c
  40a794:	f001 fbee 	bl	40bf74 <__ssprint_r>
  40a798:	2800      	cmp	r0, #0
  40a79a:	f47f ac15 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a79e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40a7a0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a7a2:	463c      	mov	r4, r7
  40a7a4:	e7e5      	b.n	40a772 <_svfprintf_r+0x936>
  40a7a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40a7a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40a7aa:	ebc2 0a03 	rsb	sl, r2, r3
  40a7ae:	f1ba 0f00 	cmp.w	sl, #0
  40a7b2:	f77f ace7 	ble.w	40a184 <_svfprintf_r+0x348>
  40a7b6:	f1ba 0f10 	cmp.w	sl, #16
  40a7ba:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a7bc:	f8df 9198 	ldr.w	r9, [pc, #408]	; 40a958 <_svfprintf_r+0xb1c>
  40a7c0:	dd2b      	ble.n	40a81a <_svfprintf_r+0x9de>
  40a7c2:	4649      	mov	r1, r9
  40a7c4:	465b      	mov	r3, fp
  40a7c6:	46a9      	mov	r9, r5
  40a7c8:	f04f 0810 	mov.w	r8, #16
  40a7cc:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a7d0:	460d      	mov	r5, r1
  40a7d2:	e006      	b.n	40a7e2 <_svfprintf_r+0x9a6>
  40a7d4:	f1aa 0a10 	sub.w	sl, sl, #16
  40a7d8:	f1ba 0f10 	cmp.w	sl, #16
  40a7dc:	f104 0408 	add.w	r4, r4, #8
  40a7e0:	dd17      	ble.n	40a812 <_svfprintf_r+0x9d6>
  40a7e2:	3201      	adds	r2, #1
  40a7e4:	3310      	adds	r3, #16
  40a7e6:	2a07      	cmp	r2, #7
  40a7e8:	9325      	str	r3, [sp, #148]	; 0x94
  40a7ea:	9224      	str	r2, [sp, #144]	; 0x90
  40a7ec:	e884 0120 	stmia.w	r4, {r5, r8}
  40a7f0:	ddf0      	ble.n	40a7d4 <_svfprintf_r+0x998>
  40a7f2:	4658      	mov	r0, fp
  40a7f4:	4631      	mov	r1, r6
  40a7f6:	aa23      	add	r2, sp, #140	; 0x8c
  40a7f8:	f001 fbbc 	bl	40bf74 <__ssprint_r>
  40a7fc:	2800      	cmp	r0, #0
  40a7fe:	f47f abe3 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a802:	f1aa 0a10 	sub.w	sl, sl, #16
  40a806:	f1ba 0f10 	cmp.w	sl, #16
  40a80a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40a80c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40a80e:	463c      	mov	r4, r7
  40a810:	dce7      	bgt.n	40a7e2 <_svfprintf_r+0x9a6>
  40a812:	469b      	mov	fp, r3
  40a814:	462b      	mov	r3, r5
  40a816:	464d      	mov	r5, r9
  40a818:	4699      	mov	r9, r3
  40a81a:	3201      	adds	r2, #1
  40a81c:	44d3      	add	fp, sl
  40a81e:	2a07      	cmp	r2, #7
  40a820:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a824:	9224      	str	r2, [sp, #144]	; 0x90
  40a826:	e884 0600 	stmia.w	r4, {r9, sl}
  40a82a:	f300 8252 	bgt.w	40acd2 <_svfprintf_r+0xe96>
  40a82e:	3408      	adds	r4, #8
  40a830:	e4a8      	b.n	40a184 <_svfprintf_r+0x348>
  40a832:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40a834:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40a836:	2b01      	cmp	r3, #1
  40a838:	f340 8220 	ble.w	40ac7c <_svfprintf_r+0xe40>
  40a83c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40a83e:	6023      	str	r3, [r4, #0]
  40a840:	3501      	adds	r5, #1
  40a842:	f10b 0301 	add.w	r3, fp, #1
  40a846:	2201      	movs	r2, #1
  40a848:	2d07      	cmp	r5, #7
  40a84a:	9325      	str	r3, [sp, #148]	; 0x94
  40a84c:	9524      	str	r5, [sp, #144]	; 0x90
  40a84e:	6062      	str	r2, [r4, #4]
  40a850:	f300 8226 	bgt.w	40aca0 <_svfprintf_r+0xe64>
  40a854:	3408      	adds	r4, #8
  40a856:	9918      	ldr	r1, [sp, #96]	; 0x60
  40a858:	6061      	str	r1, [r4, #4]
  40a85a:	3501      	adds	r5, #1
  40a85c:	eb03 0b01 	add.w	fp, r3, r1
  40a860:	2d07      	cmp	r5, #7
  40a862:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40a864:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a868:	9524      	str	r5, [sp, #144]	; 0x90
  40a86a:	6023      	str	r3, [r4, #0]
  40a86c:	f300 8224 	bgt.w	40acb8 <_svfprintf_r+0xe7c>
  40a870:	3408      	adds	r4, #8
  40a872:	2300      	movs	r3, #0
  40a874:	9814      	ldr	r0, [sp, #80]	; 0x50
  40a876:	9915      	ldr	r1, [sp, #84]	; 0x54
  40a878:	2200      	movs	r2, #0
  40a87a:	f002 f81d 	bl	40c8b8 <__aeabi_dcmpeq>
  40a87e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40a880:	2800      	cmp	r0, #0
  40a882:	f040 80de 	bne.w	40aa42 <_svfprintf_r+0xc06>
  40a886:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40a888:	3b01      	subs	r3, #1
  40a88a:	3501      	adds	r5, #1
  40a88c:	3201      	adds	r2, #1
  40a88e:	449b      	add	fp, r3
  40a890:	2d07      	cmp	r5, #7
  40a892:	9524      	str	r5, [sp, #144]	; 0x90
  40a894:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a898:	6022      	str	r2, [r4, #0]
  40a89a:	6063      	str	r3, [r4, #4]
  40a89c:	f300 810e 	bgt.w	40aabc <_svfprintf_r+0xc80>
  40a8a0:	3408      	adds	r4, #8
  40a8a2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40a8a4:	6062      	str	r2, [r4, #4]
  40a8a6:	3501      	adds	r5, #1
  40a8a8:	4493      	add	fp, r2
  40a8aa:	ab1f      	add	r3, sp, #124	; 0x7c
  40a8ac:	2d07      	cmp	r5, #7
  40a8ae:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a8b2:	9524      	str	r5, [sp, #144]	; 0x90
  40a8b4:	6023      	str	r3, [r4, #0]
  40a8b6:	f77f acba 	ble.w	40a22e <_svfprintf_r+0x3f2>
  40a8ba:	9808      	ldr	r0, [sp, #32]
  40a8bc:	4631      	mov	r1, r6
  40a8be:	aa23      	add	r2, sp, #140	; 0x8c
  40a8c0:	f001 fb58 	bl	40bf74 <__ssprint_r>
  40a8c4:	2800      	cmp	r0, #0
  40a8c6:	f47f ab7f 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a8ca:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40a8ce:	463c      	mov	r4, r7
  40a8d0:	e4ae      	b.n	40a230 <_svfprintf_r+0x3f4>
  40a8d2:	2b00      	cmp	r3, #0
  40a8d4:	d132      	bne.n	40a93c <_svfprintf_r+0xb00>
  40a8d6:	9b07      	ldr	r3, [sp, #28]
  40a8d8:	07d8      	lsls	r0, r3, #31
  40a8da:	d52f      	bpl.n	40a93c <_svfprintf_r+0xb00>
  40a8dc:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  40a8e0:	2330      	movs	r3, #48	; 0x30
  40a8e2:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40a8e6:	ebcb 0307 	rsb	r3, fp, r7
  40a8ea:	930d      	str	r3, [sp, #52]	; 0x34
  40a8ec:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40a8f0:	f7ff bbbc 	b.w	40a06c <_svfprintf_r+0x230>
  40a8f4:	9808      	ldr	r0, [sp, #32]
  40a8f6:	4631      	mov	r1, r6
  40a8f8:	aa23      	add	r2, sp, #140	; 0x8c
  40a8fa:	f001 fb3b 	bl	40bf74 <__ssprint_r>
  40a8fe:	2800      	cmp	r0, #0
  40a900:	f47f ab62 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a904:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40a908:	463c      	mov	r4, r7
  40a90a:	e47f      	b.n	40a20c <_svfprintf_r+0x3d0>
  40a90c:	9808      	ldr	r0, [sp, #32]
  40a90e:	4631      	mov	r1, r6
  40a910:	aa23      	add	r2, sp, #140	; 0x8c
  40a912:	f001 fb2f 	bl	40bf74 <__ssprint_r>
  40a916:	2800      	cmp	r0, #0
  40a918:	f47f ab56 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a91c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40a920:	463c      	mov	r4, r7
  40a922:	e41a      	b.n	40a15a <_svfprintf_r+0x31e>
  40a924:	9808      	ldr	r0, [sp, #32]
  40a926:	4631      	mov	r1, r6
  40a928:	aa23      	add	r2, sp, #140	; 0x8c
  40a92a:	f001 fb23 	bl	40bf74 <__ssprint_r>
  40a92e:	2800      	cmp	r0, #0
  40a930:	f47f ab4a 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40a934:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40a938:	463c      	mov	r4, r7
  40a93a:	e41f      	b.n	40a17c <_svfprintf_r+0x340>
  40a93c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40a940:	9710      	str	r7, [sp, #64]	; 0x40
  40a942:	f7ff bb93 	b.w	40a06c <_svfprintf_r+0x230>
  40a946:	bf00      	nop
  40a948:	0040d3e8 	.word	0x0040d3e8
  40a94c:	0040d408 	.word	0x0040d408
  40a950:	0040d424 	.word	0x0040d424
  40a954:	0040d3e4 	.word	0x0040d3e4
  40a958:	0040d6e8 	.word	0x0040d6e8
  40a95c:	9816      	ldr	r0, [sp, #88]	; 0x58
  40a95e:	46bb      	mov	fp, r7
  40a960:	ea4f 1318 	mov.w	r3, r8, lsr #4
  40a964:	f008 010f 	and.w	r1, r8, #15
  40a968:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  40a96c:	ea4f 1219 	mov.w	r2, r9, lsr #4
  40a970:	4698      	mov	r8, r3
  40a972:	4691      	mov	r9, r2
  40a974:	5c43      	ldrb	r3, [r0, r1]
  40a976:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40a97a:	ea58 0309 	orrs.w	r3, r8, r9
  40a97e:	d1ef      	bne.n	40a960 <_svfprintf_r+0xb24>
  40a980:	465b      	mov	r3, fp
  40a982:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40a986:	1afb      	subs	r3, r7, r3
  40a988:	930d      	str	r3, [sp, #52]	; 0x34
  40a98a:	f7ff bb6f 	b.w	40a06c <_svfprintf_r+0x230>
  40a98e:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40a990:	2d00      	cmp	r5, #0
  40a992:	f340 8205 	ble.w	40ada0 <_svfprintf_r+0xf64>
  40a996:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40a998:	9912      	ldr	r1, [sp, #72]	; 0x48
  40a99a:	428a      	cmp	r2, r1
  40a99c:	4613      	mov	r3, r2
  40a99e:	bfa8      	it	ge
  40a9a0:	460b      	movge	r3, r1
  40a9a2:	461d      	mov	r5, r3
  40a9a4:	9910      	ldr	r1, [sp, #64]	; 0x40
  40a9a6:	2d00      	cmp	r5, #0
  40a9a8:	eb01 0a02 	add.w	sl, r1, r2
  40a9ac:	dd0b      	ble.n	40a9c6 <_svfprintf_r+0xb8a>
  40a9ae:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a9b0:	6021      	str	r1, [r4, #0]
  40a9b2:	3301      	adds	r3, #1
  40a9b4:	44ab      	add	fp, r5
  40a9b6:	2b07      	cmp	r3, #7
  40a9b8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40a9bc:	6065      	str	r5, [r4, #4]
  40a9be:	9324      	str	r3, [sp, #144]	; 0x90
  40a9c0:	f300 834d 	bgt.w	40b05e <_svfprintf_r+0x1222>
  40a9c4:	3408      	adds	r4, #8
  40a9c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40a9c8:	2d00      	cmp	r5, #0
  40a9ca:	bfa8      	it	ge
  40a9cc:	1b5b      	subge	r3, r3, r5
  40a9ce:	2b00      	cmp	r3, #0
  40a9d0:	461d      	mov	r5, r3
  40a9d2:	f340 80f5 	ble.w	40abc0 <_svfprintf_r+0xd84>
  40a9d6:	2d10      	cmp	r5, #16
  40a9d8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40a9da:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 40afd0 <_svfprintf_r+0x1194>
  40a9de:	f340 81c6 	ble.w	40ad6e <_svfprintf_r+0xf32>
  40a9e2:	465a      	mov	r2, fp
  40a9e4:	f04f 0810 	mov.w	r8, #16
  40a9e8:	f8dd b020 	ldr.w	fp, [sp, #32]
  40a9ec:	e004      	b.n	40a9f8 <_svfprintf_r+0xbbc>
  40a9ee:	3408      	adds	r4, #8
  40a9f0:	3d10      	subs	r5, #16
  40a9f2:	2d10      	cmp	r5, #16
  40a9f4:	f340 81ba 	ble.w	40ad6c <_svfprintf_r+0xf30>
  40a9f8:	3301      	adds	r3, #1
  40a9fa:	3210      	adds	r2, #16
  40a9fc:	2b07      	cmp	r3, #7
  40a9fe:	9225      	str	r2, [sp, #148]	; 0x94
  40aa00:	9324      	str	r3, [sp, #144]	; 0x90
  40aa02:	f8c4 9000 	str.w	r9, [r4]
  40aa06:	f8c4 8004 	str.w	r8, [r4, #4]
  40aa0a:	ddf0      	ble.n	40a9ee <_svfprintf_r+0xbb2>
  40aa0c:	4658      	mov	r0, fp
  40aa0e:	4631      	mov	r1, r6
  40aa10:	aa23      	add	r2, sp, #140	; 0x8c
  40aa12:	f001 faaf 	bl	40bf74 <__ssprint_r>
  40aa16:	2800      	cmp	r0, #0
  40aa18:	f47f aad6 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40aa1c:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40aa1e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40aa20:	463c      	mov	r4, r7
  40aa22:	e7e5      	b.n	40a9f0 <_svfprintf_r+0xbb4>
  40aa24:	9808      	ldr	r0, [sp, #32]
  40aa26:	4631      	mov	r1, r6
  40aa28:	aa23      	add	r2, sp, #140	; 0x8c
  40aa2a:	f001 faa3 	bl	40bf74 <__ssprint_r>
  40aa2e:	2800      	cmp	r0, #0
  40aa30:	f47f aaca 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40aa34:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40aa38:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40aa3c:	463c      	mov	r4, r7
  40aa3e:	f7ff bb79 	b.w	40a134 <_svfprintf_r+0x2f8>
  40aa42:	f103 38ff 	add.w	r8, r3, #4294967295
  40aa46:	f1b8 0f00 	cmp.w	r8, #0
  40aa4a:	f77f af2a 	ble.w	40a8a2 <_svfprintf_r+0xa66>
  40aa4e:	f1b8 0f10 	cmp.w	r8, #16
  40aa52:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 40afd0 <_svfprintf_r+0x1194>
  40aa56:	dd25      	ble.n	40aaa4 <_svfprintf_r+0xc68>
  40aa58:	465b      	mov	r3, fp
  40aa5a:	f04f 0a10 	mov.w	sl, #16
  40aa5e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40aa62:	e006      	b.n	40aa72 <_svfprintf_r+0xc36>
  40aa64:	f1a8 0810 	sub.w	r8, r8, #16
  40aa68:	f1b8 0f10 	cmp.w	r8, #16
  40aa6c:	f104 0408 	add.w	r4, r4, #8
  40aa70:	dd17      	ble.n	40aaa2 <_svfprintf_r+0xc66>
  40aa72:	3501      	adds	r5, #1
  40aa74:	3310      	adds	r3, #16
  40aa76:	2d07      	cmp	r5, #7
  40aa78:	9325      	str	r3, [sp, #148]	; 0x94
  40aa7a:	9524      	str	r5, [sp, #144]	; 0x90
  40aa7c:	e884 0600 	stmia.w	r4, {r9, sl}
  40aa80:	ddf0      	ble.n	40aa64 <_svfprintf_r+0xc28>
  40aa82:	4658      	mov	r0, fp
  40aa84:	4631      	mov	r1, r6
  40aa86:	aa23      	add	r2, sp, #140	; 0x8c
  40aa88:	f001 fa74 	bl	40bf74 <__ssprint_r>
  40aa8c:	2800      	cmp	r0, #0
  40aa8e:	f47f aa9b 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40aa92:	f1a8 0810 	sub.w	r8, r8, #16
  40aa96:	f1b8 0f10 	cmp.w	r8, #16
  40aa9a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40aa9c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40aa9e:	463c      	mov	r4, r7
  40aaa0:	dce7      	bgt.n	40aa72 <_svfprintf_r+0xc36>
  40aaa2:	469b      	mov	fp, r3
  40aaa4:	3501      	adds	r5, #1
  40aaa6:	44c3      	add	fp, r8
  40aaa8:	2d07      	cmp	r5, #7
  40aaaa:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40aaae:	9524      	str	r5, [sp, #144]	; 0x90
  40aab0:	f8c4 9000 	str.w	r9, [r4]
  40aab4:	f8c4 8004 	str.w	r8, [r4, #4]
  40aab8:	f77f aef2 	ble.w	40a8a0 <_svfprintf_r+0xa64>
  40aabc:	9808      	ldr	r0, [sp, #32]
  40aabe:	4631      	mov	r1, r6
  40aac0:	aa23      	add	r2, sp, #140	; 0x8c
  40aac2:	f001 fa57 	bl	40bf74 <__ssprint_r>
  40aac6:	2800      	cmp	r0, #0
  40aac8:	f47f aa7e 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40aacc:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40aad0:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40aad2:	463c      	mov	r4, r7
  40aad4:	e6e5      	b.n	40a8a2 <_svfprintf_r+0xa66>
  40aad6:	4693      	mov	fp, r2
  40aad8:	3301      	adds	r3, #1
  40aada:	44ab      	add	fp, r5
  40aadc:	2b07      	cmp	r3, #7
  40aade:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40aae2:	9324      	str	r3, [sp, #144]	; 0x90
  40aae4:	f8c4 9000 	str.w	r9, [r4]
  40aae8:	6065      	str	r5, [r4, #4]
  40aaea:	f77f aba0 	ble.w	40a22e <_svfprintf_r+0x3f2>
  40aaee:	e6e4      	b.n	40a8ba <_svfprintf_r+0xa7e>
  40aaf0:	2b30      	cmp	r3, #48	; 0x30
  40aaf2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40aaf4:	f43f af47 	beq.w	40a986 <_svfprintf_r+0xb4a>
  40aaf8:	3b01      	subs	r3, #1
  40aafa:	461a      	mov	r2, r3
  40aafc:	9310      	str	r3, [sp, #64]	; 0x40
  40aafe:	1aba      	subs	r2, r7, r2
  40ab00:	2330      	movs	r3, #48	; 0x30
  40ab02:	920d      	str	r2, [sp, #52]	; 0x34
  40ab04:	f801 3c01 	strb.w	r3, [r1, #-1]
  40ab08:	f7ff bab0 	b.w	40a06c <_svfprintf_r+0x230>
  40ab0c:	46bb      	mov	fp, r7
  40ab0e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40ab12:	4640      	mov	r0, r8
  40ab14:	4649      	mov	r1, r9
  40ab16:	220a      	movs	r2, #10
  40ab18:	2300      	movs	r3, #0
  40ab1a:	f001 ff97 	bl	40ca4c <__aeabi_uldivmod>
  40ab1e:	3230      	adds	r2, #48	; 0x30
  40ab20:	4640      	mov	r0, r8
  40ab22:	4649      	mov	r1, r9
  40ab24:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40ab28:	2300      	movs	r3, #0
  40ab2a:	220a      	movs	r2, #10
  40ab2c:	f001 ff8e 	bl	40ca4c <__aeabi_uldivmod>
  40ab30:	4680      	mov	r8, r0
  40ab32:	4689      	mov	r9, r1
  40ab34:	ea58 0309 	orrs.w	r3, r8, r9
  40ab38:	d1eb      	bne.n	40ab12 <_svfprintf_r+0xcd6>
  40ab3a:	465b      	mov	r3, fp
  40ab3c:	1afb      	subs	r3, r7, r3
  40ab3e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ab42:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  40ab46:	930d      	str	r3, [sp, #52]	; 0x34
  40ab48:	f7ff ba90 	b.w	40a06c <_svfprintf_r+0x230>
  40ab4c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40ab4e:	680a      	ldr	r2, [r1, #0]
  40ab50:	3104      	adds	r1, #4
  40ab52:	910e      	str	r1, [sp, #56]	; 0x38
  40ab54:	4690      	mov	r8, r2
  40ab56:	f04f 0900 	mov.w	r9, #0
  40ab5a:	f7ff ba54 	b.w	40a006 <_svfprintf_r+0x1ca>
  40ab5e:	990e      	ldr	r1, [sp, #56]	; 0x38
  40ab60:	680a      	ldr	r2, [r1, #0]
  40ab62:	3104      	adds	r1, #4
  40ab64:	2301      	movs	r3, #1
  40ab66:	910e      	str	r1, [sp, #56]	; 0x38
  40ab68:	4690      	mov	r8, r2
  40ab6a:	f04f 0900 	mov.w	r9, #0
  40ab6e:	f7ff ba4a 	b.w	40a006 <_svfprintf_r+0x1ca>
  40ab72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40ab74:	6813      	ldr	r3, [r2, #0]
  40ab76:	4698      	mov	r8, r3
  40ab78:	ea4f 79e3 	mov.w	r9, r3, asr #31
  40ab7c:	4613      	mov	r3, r2
  40ab7e:	3304      	adds	r3, #4
  40ab80:	4642      	mov	r2, r8
  40ab82:	930e      	str	r3, [sp, #56]	; 0x38
  40ab84:	2a00      	cmp	r2, #0
  40ab86:	464b      	mov	r3, r9
  40ab88:	f173 0300 	sbcs.w	r3, r3, #0
  40ab8c:	f6bf abf5 	bge.w	40a37a <_svfprintf_r+0x53e>
  40ab90:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40ab94:	f1d8 0800 	rsbs	r8, r8, #0
  40ab98:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  40ab9c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40aba0:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40aba4:	2301      	movs	r3, #1
  40aba6:	f7ff ba34 	b.w	40a012 <_svfprintf_r+0x1d6>
  40abaa:	9808      	ldr	r0, [sp, #32]
  40abac:	4631      	mov	r1, r6
  40abae:	aa23      	add	r2, sp, #140	; 0x8c
  40abb0:	f001 f9e0 	bl	40bf74 <__ssprint_r>
  40abb4:	2800      	cmp	r0, #0
  40abb6:	f47f aa07 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40abba:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40abbe:	463c      	mov	r4, r7
  40abc0:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40abc2:	9912      	ldr	r1, [sp, #72]	; 0x48
  40abc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40abc6:	440a      	add	r2, r1
  40abc8:	4690      	mov	r8, r2
  40abca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40abcc:	4293      	cmp	r3, r2
  40abce:	db46      	blt.n	40ac5e <_svfprintf_r+0xe22>
  40abd0:	9a07      	ldr	r2, [sp, #28]
  40abd2:	07d0      	lsls	r0, r2, #31
  40abd4:	d443      	bmi.n	40ac5e <_svfprintf_r+0xe22>
  40abd6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40abd8:	ebc8 050a 	rsb	r5, r8, sl
  40abdc:	1ad3      	subs	r3, r2, r3
  40abde:	429d      	cmp	r5, r3
  40abe0:	bfa8      	it	ge
  40abe2:	461d      	movge	r5, r3
  40abe4:	2d00      	cmp	r5, #0
  40abe6:	dd0c      	ble.n	40ac02 <_svfprintf_r+0xdc6>
  40abe8:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40abea:	f8c4 8000 	str.w	r8, [r4]
  40abee:	3201      	adds	r2, #1
  40abf0:	44ab      	add	fp, r5
  40abf2:	2a07      	cmp	r2, #7
  40abf4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40abf8:	6065      	str	r5, [r4, #4]
  40abfa:	9224      	str	r2, [sp, #144]	; 0x90
  40abfc:	f300 8267 	bgt.w	40b0ce <_svfprintf_r+0x1292>
  40ac00:	3408      	adds	r4, #8
  40ac02:	2d00      	cmp	r5, #0
  40ac04:	bfac      	ite	ge
  40ac06:	1b5d      	subge	r5, r3, r5
  40ac08:	461d      	movlt	r5, r3
  40ac0a:	2d00      	cmp	r5, #0
  40ac0c:	f77f ab10 	ble.w	40a230 <_svfprintf_r+0x3f4>
  40ac10:	2d10      	cmp	r5, #16
  40ac12:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ac14:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 40afd0 <_svfprintf_r+0x1194>
  40ac18:	f77f af5e 	ble.w	40aad8 <_svfprintf_r+0xc9c>
  40ac1c:	f04f 0810 	mov.w	r8, #16
  40ac20:	465a      	mov	r2, fp
  40ac22:	f8dd a020 	ldr.w	sl, [sp, #32]
  40ac26:	e004      	b.n	40ac32 <_svfprintf_r+0xdf6>
  40ac28:	3408      	adds	r4, #8
  40ac2a:	3d10      	subs	r5, #16
  40ac2c:	2d10      	cmp	r5, #16
  40ac2e:	f77f af52 	ble.w	40aad6 <_svfprintf_r+0xc9a>
  40ac32:	3301      	adds	r3, #1
  40ac34:	3210      	adds	r2, #16
  40ac36:	2b07      	cmp	r3, #7
  40ac38:	9225      	str	r2, [sp, #148]	; 0x94
  40ac3a:	9324      	str	r3, [sp, #144]	; 0x90
  40ac3c:	f8c4 9000 	str.w	r9, [r4]
  40ac40:	f8c4 8004 	str.w	r8, [r4, #4]
  40ac44:	ddf0      	ble.n	40ac28 <_svfprintf_r+0xdec>
  40ac46:	4650      	mov	r0, sl
  40ac48:	4631      	mov	r1, r6
  40ac4a:	aa23      	add	r2, sp, #140	; 0x8c
  40ac4c:	f001 f992 	bl	40bf74 <__ssprint_r>
  40ac50:	2800      	cmp	r0, #0
  40ac52:	f47f a9b9 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40ac56:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40ac58:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ac5a:	463c      	mov	r4, r7
  40ac5c:	e7e5      	b.n	40ac2a <_svfprintf_r+0xdee>
  40ac5e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40ac60:	9818      	ldr	r0, [sp, #96]	; 0x60
  40ac62:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40ac64:	6021      	str	r1, [r4, #0]
  40ac66:	3201      	adds	r2, #1
  40ac68:	4483      	add	fp, r0
  40ac6a:	2a07      	cmp	r2, #7
  40ac6c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40ac70:	6060      	str	r0, [r4, #4]
  40ac72:	9224      	str	r2, [sp, #144]	; 0x90
  40ac74:	f300 820a 	bgt.w	40b08c <_svfprintf_r+0x1250>
  40ac78:	3408      	adds	r4, #8
  40ac7a:	e7ac      	b.n	40abd6 <_svfprintf_r+0xd9a>
  40ac7c:	9b07      	ldr	r3, [sp, #28]
  40ac7e:	07d9      	lsls	r1, r3, #31
  40ac80:	f53f addc 	bmi.w	40a83c <_svfprintf_r+0xa00>
  40ac84:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40ac86:	6023      	str	r3, [r4, #0]
  40ac88:	3501      	adds	r5, #1
  40ac8a:	f10b 0b01 	add.w	fp, fp, #1
  40ac8e:	2301      	movs	r3, #1
  40ac90:	2d07      	cmp	r5, #7
  40ac92:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40ac96:	9524      	str	r5, [sp, #144]	; 0x90
  40ac98:	6063      	str	r3, [r4, #4]
  40ac9a:	f77f ae01 	ble.w	40a8a0 <_svfprintf_r+0xa64>
  40ac9e:	e70d      	b.n	40aabc <_svfprintf_r+0xc80>
  40aca0:	9808      	ldr	r0, [sp, #32]
  40aca2:	4631      	mov	r1, r6
  40aca4:	aa23      	add	r2, sp, #140	; 0x8c
  40aca6:	f001 f965 	bl	40bf74 <__ssprint_r>
  40acaa:	2800      	cmp	r0, #0
  40acac:	f47f a98c 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40acb0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40acb2:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40acb4:	463c      	mov	r4, r7
  40acb6:	e5ce      	b.n	40a856 <_svfprintf_r+0xa1a>
  40acb8:	9808      	ldr	r0, [sp, #32]
  40acba:	4631      	mov	r1, r6
  40acbc:	aa23      	add	r2, sp, #140	; 0x8c
  40acbe:	f001 f959 	bl	40bf74 <__ssprint_r>
  40acc2:	2800      	cmp	r0, #0
  40acc4:	f47f a980 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40acc8:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40accc:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40acce:	463c      	mov	r4, r7
  40acd0:	e5cf      	b.n	40a872 <_svfprintf_r+0xa36>
  40acd2:	9808      	ldr	r0, [sp, #32]
  40acd4:	4631      	mov	r1, r6
  40acd6:	aa23      	add	r2, sp, #140	; 0x8c
  40acd8:	f001 f94c 	bl	40bf74 <__ssprint_r>
  40acdc:	2800      	cmp	r0, #0
  40acde:	f47f a973 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40ace2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40ace6:	463c      	mov	r4, r7
  40ace8:	f7ff ba4c 	b.w	40a184 <_svfprintf_r+0x348>
  40acec:	f7fd fd18 	bl	408720 <__fpclassifyd>
  40acf0:	2800      	cmp	r0, #0
  40acf2:	f040 80c7 	bne.w	40ae84 <_svfprintf_r+0x1048>
  40acf6:	4686      	mov	lr, r0
  40acf8:	4ab2      	ldr	r2, [pc, #712]	; (40afc4 <_svfprintf_r+0x1188>)
  40acfa:	4bb3      	ldr	r3, [pc, #716]	; (40afc8 <_svfprintf_r+0x118c>)
  40acfc:	9011      	str	r0, [sp, #68]	; 0x44
  40acfe:	9807      	ldr	r0, [sp, #28]
  40ad00:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40ad04:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  40ad08:	2103      	movs	r1, #3
  40ad0a:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  40ad0e:	2d47      	cmp	r5, #71	; 0x47
  40ad10:	bfd8      	it	le
  40ad12:	461a      	movle	r2, r3
  40ad14:	9109      	str	r1, [sp, #36]	; 0x24
  40ad16:	9007      	str	r0, [sp, #28]
  40ad18:	9210      	str	r2, [sp, #64]	; 0x40
  40ad1a:	910d      	str	r1, [sp, #52]	; 0x34
  40ad1c:	f7ff b9ae 	b.w	40a07c <_svfprintf_r+0x240>
  40ad20:	9b07      	ldr	r3, [sp, #28]
  40ad22:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40ad24:	f013 0f40 	tst.w	r3, #64	; 0x40
  40ad28:	4613      	mov	r3, r2
  40ad2a:	f43f ac2e 	beq.w	40a58a <_svfprintf_r+0x74e>
  40ad2e:	3304      	adds	r3, #4
  40ad30:	f8b2 8000 	ldrh.w	r8, [r2]
  40ad34:	930e      	str	r3, [sp, #56]	; 0x38
  40ad36:	f04f 0900 	mov.w	r9, #0
  40ad3a:	f7ff bb37 	b.w	40a3ac <_svfprintf_r+0x570>
  40ad3e:	9b07      	ldr	r3, [sp, #28]
  40ad40:	06db      	lsls	r3, r3, #27
  40ad42:	d40b      	bmi.n	40ad5c <_svfprintf_r+0xf20>
  40ad44:	9b07      	ldr	r3, [sp, #28]
  40ad46:	065d      	lsls	r5, r3, #25
  40ad48:	d508      	bpl.n	40ad5c <_svfprintf_r+0xf20>
  40ad4a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40ad4c:	6813      	ldr	r3, [r2, #0]
  40ad4e:	3204      	adds	r2, #4
  40ad50:	920e      	str	r2, [sp, #56]	; 0x38
  40ad52:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  40ad56:	801a      	strh	r2, [r3, #0]
  40ad58:	f7ff b895 	b.w	409e86 <_svfprintf_r+0x4a>
  40ad5c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40ad5e:	6813      	ldr	r3, [r2, #0]
  40ad60:	3204      	adds	r2, #4
  40ad62:	920e      	str	r2, [sp, #56]	; 0x38
  40ad64:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40ad66:	601a      	str	r2, [r3, #0]
  40ad68:	f7ff b88d 	b.w	409e86 <_svfprintf_r+0x4a>
  40ad6c:	4693      	mov	fp, r2
  40ad6e:	3301      	adds	r3, #1
  40ad70:	44ab      	add	fp, r5
  40ad72:	2b07      	cmp	r3, #7
  40ad74:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40ad78:	9324      	str	r3, [sp, #144]	; 0x90
  40ad7a:	f8c4 9000 	str.w	r9, [r4]
  40ad7e:	6065      	str	r5, [r4, #4]
  40ad80:	f73f af13 	bgt.w	40abaa <_svfprintf_r+0xd6e>
  40ad84:	3408      	adds	r4, #8
  40ad86:	e71b      	b.n	40abc0 <_svfprintf_r+0xd84>
  40ad88:	9808      	ldr	r0, [sp, #32]
  40ad8a:	4631      	mov	r1, r6
  40ad8c:	aa23      	add	r2, sp, #140	; 0x8c
  40ad8e:	f001 f8f1 	bl	40bf74 <__ssprint_r>
  40ad92:	2800      	cmp	r0, #0
  40ad94:	f47f a918 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40ad98:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40ad9c:	463c      	mov	r4, r7
  40ad9e:	e4c0      	b.n	40a722 <_svfprintf_r+0x8e6>
  40ada0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ada2:	4a8a      	ldr	r2, [pc, #552]	; (40afcc <_svfprintf_r+0x1190>)
  40ada4:	6022      	str	r2, [r4, #0]
  40ada6:	3301      	adds	r3, #1
  40ada8:	f10b 0b01 	add.w	fp, fp, #1
  40adac:	2201      	movs	r2, #1
  40adae:	2b07      	cmp	r3, #7
  40adb0:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40adb4:	9324      	str	r3, [sp, #144]	; 0x90
  40adb6:	6062      	str	r2, [r4, #4]
  40adb8:	f300 80f4 	bgt.w	40afa4 <_svfprintf_r+0x1168>
  40adbc:	3408      	adds	r4, #8
  40adbe:	b92d      	cbnz	r5, 40adcc <_svfprintf_r+0xf90>
  40adc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40adc2:	b91b      	cbnz	r3, 40adcc <_svfprintf_r+0xf90>
  40adc4:	9b07      	ldr	r3, [sp, #28]
  40adc6:	07db      	lsls	r3, r3, #31
  40adc8:	f57f aa32 	bpl.w	40a230 <_svfprintf_r+0x3f4>
  40adcc:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40adce:	9818      	ldr	r0, [sp, #96]	; 0x60
  40add0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40add2:	6022      	str	r2, [r4, #0]
  40add4:	3301      	adds	r3, #1
  40add6:	eb0b 0100 	add.w	r1, fp, r0
  40adda:	2b07      	cmp	r3, #7
  40addc:	9125      	str	r1, [sp, #148]	; 0x94
  40adde:	6060      	str	r0, [r4, #4]
  40ade0:	9324      	str	r3, [sp, #144]	; 0x90
  40ade2:	f300 81f3 	bgt.w	40b1cc <_svfprintf_r+0x1390>
  40ade6:	f104 0208 	add.w	r2, r4, #8
  40adea:	426d      	negs	r5, r5
  40adec:	2d00      	cmp	r5, #0
  40adee:	f340 80fc 	ble.w	40afea <_svfprintf_r+0x11ae>
  40adf2:	2d10      	cmp	r5, #16
  40adf4:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 40afd0 <_svfprintf_r+0x1194>
  40adf8:	f340 813d 	ble.w	40b076 <_svfprintf_r+0x123a>
  40adfc:	2410      	movs	r4, #16
  40adfe:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40ae02:	e004      	b.n	40ae0e <_svfprintf_r+0xfd2>
  40ae04:	3208      	adds	r2, #8
  40ae06:	3d10      	subs	r5, #16
  40ae08:	2d10      	cmp	r5, #16
  40ae0a:	f340 8134 	ble.w	40b076 <_svfprintf_r+0x123a>
  40ae0e:	3301      	adds	r3, #1
  40ae10:	3110      	adds	r1, #16
  40ae12:	2b07      	cmp	r3, #7
  40ae14:	9125      	str	r1, [sp, #148]	; 0x94
  40ae16:	9324      	str	r3, [sp, #144]	; 0x90
  40ae18:	f8c2 9000 	str.w	r9, [r2]
  40ae1c:	6054      	str	r4, [r2, #4]
  40ae1e:	ddf1      	ble.n	40ae04 <_svfprintf_r+0xfc8>
  40ae20:	4640      	mov	r0, r8
  40ae22:	4631      	mov	r1, r6
  40ae24:	aa23      	add	r2, sp, #140	; 0x8c
  40ae26:	f001 f8a5 	bl	40bf74 <__ssprint_r>
  40ae2a:	2800      	cmp	r0, #0
  40ae2c:	f47f a8cc 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40ae30:	9925      	ldr	r1, [sp, #148]	; 0x94
  40ae32:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40ae34:	463a      	mov	r2, r7
  40ae36:	e7e6      	b.n	40ae06 <_svfprintf_r+0xfca>
  40ae38:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40ae3a:	46b1      	mov	r9, r6
  40ae3c:	2b00      	cmp	r3, #0
  40ae3e:	f43f a8c4 	beq.w	409fca <_svfprintf_r+0x18e>
  40ae42:	9808      	ldr	r0, [sp, #32]
  40ae44:	4631      	mov	r1, r6
  40ae46:	aa23      	add	r2, sp, #140	; 0x8c
  40ae48:	f001 f894 	bl	40bf74 <__ssprint_r>
  40ae4c:	f7ff b8bd 	b.w	409fca <_svfprintf_r+0x18e>
  40ae50:	980c      	ldr	r0, [sp, #48]	; 0x30
  40ae52:	910e      	str	r1, [sp, #56]	; 0x38
  40ae54:	4240      	negs	r0, r0
  40ae56:	900c      	str	r0, [sp, #48]	; 0x30
  40ae58:	4619      	mov	r1, r3
  40ae5a:	f7ff ba3f 	b.w	40a2dc <_svfprintf_r+0x4a0>
  40ae5e:	f041 0120 	orr.w	r1, r1, #32
  40ae62:	9107      	str	r1, [sp, #28]
  40ae64:	785d      	ldrb	r5, [r3, #1]
  40ae66:	1c59      	adds	r1, r3, #1
  40ae68:	f7ff b83b 	b.w	409ee2 <_svfprintf_r+0xa6>
  40ae6c:	9808      	ldr	r0, [sp, #32]
  40ae6e:	4631      	mov	r1, r6
  40ae70:	aa23      	add	r2, sp, #140	; 0x8c
  40ae72:	f001 f87f 	bl	40bf74 <__ssprint_r>
  40ae76:	2800      	cmp	r0, #0
  40ae78:	f47f a8a6 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40ae7c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40ae80:	463c      	mov	r4, r7
  40ae82:	e464      	b.n	40a74e <_svfprintf_r+0x912>
  40ae84:	f025 0320 	bic.w	r3, r5, #32
  40ae88:	f1ba 3fff 	cmp.w	sl, #4294967295
  40ae8c:	930d      	str	r3, [sp, #52]	; 0x34
  40ae8e:	f000 8096 	beq.w	40afbe <_svfprintf_r+0x1182>
  40ae92:	2b47      	cmp	r3, #71	; 0x47
  40ae94:	d105      	bne.n	40aea2 <_svfprintf_r+0x1066>
  40ae96:	f1ba 0f00 	cmp.w	sl, #0
  40ae9a:	bf14      	ite	ne
  40ae9c:	46d3      	movne	fp, sl
  40ae9e:	f04f 0b01 	moveq.w	fp, #1
  40aea2:	9b07      	ldr	r3, [sp, #28]
  40aea4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40aea8:	9311      	str	r3, [sp, #68]	; 0x44
  40aeaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40aeac:	f1b3 0a00 	subs.w	sl, r3, #0
  40aeb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40aeb2:	9309      	str	r3, [sp, #36]	; 0x24
  40aeb4:	bfbb      	ittet	lt
  40aeb6:	4653      	movlt	r3, sl
  40aeb8:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  40aebc:	2300      	movge	r3, #0
  40aebe:	232d      	movlt	r3, #45	; 0x2d
  40aec0:	2d66      	cmp	r5, #102	; 0x66
  40aec2:	930f      	str	r3, [sp, #60]	; 0x3c
  40aec4:	f000 80ac 	beq.w	40b020 <_svfprintf_r+0x11e4>
  40aec8:	2d46      	cmp	r5, #70	; 0x46
  40aeca:	f000 80a9 	beq.w	40b020 <_svfprintf_r+0x11e4>
  40aece:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40aed0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40aed2:	2b45      	cmp	r3, #69	; 0x45
  40aed4:	bf0c      	ite	eq
  40aed6:	f10b 0901 	addeq.w	r9, fp, #1
  40aeda:	46d9      	movne	r9, fp
  40aedc:	2002      	movs	r0, #2
  40aede:	a91d      	add	r1, sp, #116	; 0x74
  40aee0:	e88d 0201 	stmia.w	sp, {r0, r9}
  40aee4:	9102      	str	r1, [sp, #8]
  40aee6:	a81e      	add	r0, sp, #120	; 0x78
  40aee8:	a921      	add	r1, sp, #132	; 0x84
  40aeea:	9003      	str	r0, [sp, #12]
  40aeec:	4653      	mov	r3, sl
  40aeee:	9104      	str	r1, [sp, #16]
  40aef0:	9808      	ldr	r0, [sp, #32]
  40aef2:	f7fa fb79 	bl	4055e8 <_dtoa_r>
  40aef6:	2d67      	cmp	r5, #103	; 0x67
  40aef8:	9010      	str	r0, [sp, #64]	; 0x40
  40aefa:	d002      	beq.n	40af02 <_svfprintf_r+0x10c6>
  40aefc:	2d47      	cmp	r5, #71	; 0x47
  40aefe:	f040 809f 	bne.w	40b040 <_svfprintf_r+0x1204>
  40af02:	9b07      	ldr	r3, [sp, #28]
  40af04:	07db      	lsls	r3, r3, #31
  40af06:	f140 8189 	bpl.w	40b21c <_svfprintf_r+0x13e0>
  40af0a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40af0c:	eb03 0809 	add.w	r8, r3, r9
  40af10:	9809      	ldr	r0, [sp, #36]	; 0x24
  40af12:	4651      	mov	r1, sl
  40af14:	2200      	movs	r2, #0
  40af16:	2300      	movs	r3, #0
  40af18:	f001 fcce 	bl	40c8b8 <__aeabi_dcmpeq>
  40af1c:	2800      	cmp	r0, #0
  40af1e:	f040 80fd 	bne.w	40b11c <_svfprintf_r+0x12e0>
  40af22:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40af24:	4598      	cmp	r8, r3
  40af26:	d906      	bls.n	40af36 <_svfprintf_r+0x10fa>
  40af28:	2130      	movs	r1, #48	; 0x30
  40af2a:	1c5a      	adds	r2, r3, #1
  40af2c:	9221      	str	r2, [sp, #132]	; 0x84
  40af2e:	7019      	strb	r1, [r3, #0]
  40af30:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40af32:	4598      	cmp	r8, r3
  40af34:	d8f9      	bhi.n	40af2a <_svfprintf_r+0x10ee>
  40af36:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40af38:	1a9b      	subs	r3, r3, r2
  40af3a:	9313      	str	r3, [sp, #76]	; 0x4c
  40af3c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40af3e:	2b47      	cmp	r3, #71	; 0x47
  40af40:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40af42:	f000 80de 	beq.w	40b102 <_svfprintf_r+0x12c6>
  40af46:	2d65      	cmp	r5, #101	; 0x65
  40af48:	f340 80f8 	ble.w	40b13c <_svfprintf_r+0x1300>
  40af4c:	2d66      	cmp	r5, #102	; 0x66
  40af4e:	9312      	str	r3, [sp, #72]	; 0x48
  40af50:	f000 8157 	beq.w	40b202 <_svfprintf_r+0x13c6>
  40af54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40af56:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40af58:	4293      	cmp	r3, r2
  40af5a:	f300 8144 	bgt.w	40b1e6 <_svfprintf_r+0x13aa>
  40af5e:	9b07      	ldr	r3, [sp, #28]
  40af60:	07d9      	lsls	r1, r3, #31
  40af62:	f100 8173 	bmi.w	40b24c <_svfprintf_r+0x1410>
  40af66:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40af6a:	920d      	str	r2, [sp, #52]	; 0x34
  40af6c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40af6e:	2a00      	cmp	r2, #0
  40af70:	f040 80bc 	bne.w	40b0ec <_svfprintf_r+0x12b0>
  40af74:	9309      	str	r3, [sp, #36]	; 0x24
  40af76:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40af78:	9307      	str	r3, [sp, #28]
  40af7a:	9211      	str	r2, [sp, #68]	; 0x44
  40af7c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40af80:	f7ff b87c 	b.w	40a07c <_svfprintf_r+0x240>
  40af84:	9808      	ldr	r0, [sp, #32]
  40af86:	2140      	movs	r1, #64	; 0x40
  40af88:	f7fc f8b2 	bl	4070f0 <_malloc_r>
  40af8c:	f8c9 0000 	str.w	r0, [r9]
  40af90:	f8c9 0010 	str.w	r0, [r9, #16]
  40af94:	2800      	cmp	r0, #0
  40af96:	f000 818c 	beq.w	40b2b2 <_svfprintf_r+0x1476>
  40af9a:	2340      	movs	r3, #64	; 0x40
  40af9c:	f8c9 3014 	str.w	r3, [r9, #20]
  40afa0:	f7fe bf64 	b.w	409e6c <_svfprintf_r+0x30>
  40afa4:	9808      	ldr	r0, [sp, #32]
  40afa6:	4631      	mov	r1, r6
  40afa8:	aa23      	add	r2, sp, #140	; 0x8c
  40afaa:	f000 ffe3 	bl	40bf74 <__ssprint_r>
  40afae:	2800      	cmp	r0, #0
  40afb0:	f47f a80a 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40afb4:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40afb6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40afba:	463c      	mov	r4, r7
  40afbc:	e6ff      	b.n	40adbe <_svfprintf_r+0xf82>
  40afbe:	f04f 0b06 	mov.w	fp, #6
  40afc2:	e76e      	b.n	40aea2 <_svfprintf_r+0x1066>
  40afc4:	0040d3f0 	.word	0x0040d3f0
  40afc8:	0040d3ec 	.word	0x0040d3ec
  40afcc:	0040d424 	.word	0x0040d424
  40afd0:	0040d6e8 	.word	0x0040d6e8
  40afd4:	9808      	ldr	r0, [sp, #32]
  40afd6:	4631      	mov	r1, r6
  40afd8:	aa23      	add	r2, sp, #140	; 0x8c
  40afda:	f000 ffcb 	bl	40bf74 <__ssprint_r>
  40afde:	2800      	cmp	r0, #0
  40afe0:	f47e aff2 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40afe4:	9925      	ldr	r1, [sp, #148]	; 0x94
  40afe6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40afe8:	463a      	mov	r2, r7
  40afea:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  40afec:	6054      	str	r4, [r2, #4]
  40afee:	3301      	adds	r3, #1
  40aff0:	eb01 0b04 	add.w	fp, r1, r4
  40aff4:	2b07      	cmp	r3, #7
  40aff6:	9910      	ldr	r1, [sp, #64]	; 0x40
  40aff8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40affc:	9324      	str	r3, [sp, #144]	; 0x90
  40affe:	6011      	str	r1, [r2, #0]
  40b000:	f73f ac5b 	bgt.w	40a8ba <_svfprintf_r+0xa7e>
  40b004:	f102 0408 	add.w	r4, r2, #8
  40b008:	f7ff b912 	b.w	40a230 <_svfprintf_r+0x3f4>
  40b00c:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  40b010:	f7f8 f800 	bl	403014 <strlen>
  40b014:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40b018:	900d      	str	r0, [sp, #52]	; 0x34
  40b01a:	4603      	mov	r3, r0
  40b01c:	f7ff ba1b 	b.w	40a456 <_svfprintf_r+0x61a>
  40b020:	2003      	movs	r0, #3
  40b022:	a91d      	add	r1, sp, #116	; 0x74
  40b024:	e88d 0801 	stmia.w	sp, {r0, fp}
  40b028:	9102      	str	r1, [sp, #8]
  40b02a:	a81e      	add	r0, sp, #120	; 0x78
  40b02c:	a921      	add	r1, sp, #132	; 0x84
  40b02e:	9003      	str	r0, [sp, #12]
  40b030:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b032:	9104      	str	r1, [sp, #16]
  40b034:	4653      	mov	r3, sl
  40b036:	9808      	ldr	r0, [sp, #32]
  40b038:	f7fa fad6 	bl	4055e8 <_dtoa_r>
  40b03c:	46d9      	mov	r9, fp
  40b03e:	9010      	str	r0, [sp, #64]	; 0x40
  40b040:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b042:	eb03 0809 	add.w	r8, r3, r9
  40b046:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40b048:	2b46      	cmp	r3, #70	; 0x46
  40b04a:	f47f af61 	bne.w	40af10 <_svfprintf_r+0x10d4>
  40b04e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b050:	781b      	ldrb	r3, [r3, #0]
  40b052:	2b30      	cmp	r3, #48	; 0x30
  40b054:	f000 80e4 	beq.w	40b220 <_svfprintf_r+0x13e4>
  40b058:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40b05a:	4498      	add	r8, r3
  40b05c:	e758      	b.n	40af10 <_svfprintf_r+0x10d4>
  40b05e:	9808      	ldr	r0, [sp, #32]
  40b060:	4631      	mov	r1, r6
  40b062:	aa23      	add	r2, sp, #140	; 0x8c
  40b064:	f000 ff86 	bl	40bf74 <__ssprint_r>
  40b068:	2800      	cmp	r0, #0
  40b06a:	f47e afad 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40b06e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40b072:	463c      	mov	r4, r7
  40b074:	e4a7      	b.n	40a9c6 <_svfprintf_r+0xb8a>
  40b076:	3301      	adds	r3, #1
  40b078:	4429      	add	r1, r5
  40b07a:	2b07      	cmp	r3, #7
  40b07c:	9125      	str	r1, [sp, #148]	; 0x94
  40b07e:	9324      	str	r3, [sp, #144]	; 0x90
  40b080:	f8c2 9000 	str.w	r9, [r2]
  40b084:	6055      	str	r5, [r2, #4]
  40b086:	dca5      	bgt.n	40afd4 <_svfprintf_r+0x1198>
  40b088:	3208      	adds	r2, #8
  40b08a:	e7ae      	b.n	40afea <_svfprintf_r+0x11ae>
  40b08c:	9808      	ldr	r0, [sp, #32]
  40b08e:	4631      	mov	r1, r6
  40b090:	aa23      	add	r2, sp, #140	; 0x8c
  40b092:	f000 ff6f 	bl	40bf74 <__ssprint_r>
  40b096:	2800      	cmp	r0, #0
  40b098:	f47e af96 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40b09c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40b09e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40b0a2:	463c      	mov	r4, r7
  40b0a4:	e597      	b.n	40abd6 <_svfprintf_r+0xd9a>
  40b0a6:	4653      	mov	r3, sl
  40b0a8:	2b06      	cmp	r3, #6
  40b0aa:	bf28      	it	cs
  40b0ac:	2306      	movcs	r3, #6
  40b0ae:	930d      	str	r3, [sp, #52]	; 0x34
  40b0b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b0b4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40b0b8:	9309      	str	r3, [sp, #36]	; 0x24
  40b0ba:	4b83      	ldr	r3, [pc, #524]	; (40b2c8 <_svfprintf_r+0x148c>)
  40b0bc:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40b0c0:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40b0c4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40b0c8:	9310      	str	r3, [sp, #64]	; 0x40
  40b0ca:	f7fe bfd7 	b.w	40a07c <_svfprintf_r+0x240>
  40b0ce:	9808      	ldr	r0, [sp, #32]
  40b0d0:	4631      	mov	r1, r6
  40b0d2:	aa23      	add	r2, sp, #140	; 0x8c
  40b0d4:	f000 ff4e 	bl	40bf74 <__ssprint_r>
  40b0d8:	2800      	cmp	r0, #0
  40b0da:	f47e af75 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40b0de:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40b0e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b0e2:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40b0e6:	1ad3      	subs	r3, r2, r3
  40b0e8:	463c      	mov	r4, r7
  40b0ea:	e58a      	b.n	40ac02 <_svfprintf_r+0xdc6>
  40b0ec:	9309      	str	r3, [sp, #36]	; 0x24
  40b0ee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b0f0:	9307      	str	r3, [sp, #28]
  40b0f2:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40b0f6:	2300      	movs	r3, #0
  40b0f8:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40b0fc:	9311      	str	r3, [sp, #68]	; 0x44
  40b0fe:	f7fe bfc0 	b.w	40a082 <_svfprintf_r+0x246>
  40b102:	1cda      	adds	r2, r3, #3
  40b104:	db19      	blt.n	40b13a <_svfprintf_r+0x12fe>
  40b106:	459b      	cmp	fp, r3
  40b108:	db17      	blt.n	40b13a <_svfprintf_r+0x12fe>
  40b10a:	9312      	str	r3, [sp, #72]	; 0x48
  40b10c:	2567      	movs	r5, #103	; 0x67
  40b10e:	e721      	b.n	40af54 <_svfprintf_r+0x1118>
  40b110:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  40b114:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  40b118:	f7ff ba98 	b.w	40a64c <_svfprintf_r+0x810>
  40b11c:	4643      	mov	r3, r8
  40b11e:	e70a      	b.n	40af36 <_svfprintf_r+0x10fa>
  40b120:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  40b124:	9011      	str	r0, [sp, #68]	; 0x44
  40b126:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  40b12a:	9012      	str	r0, [sp, #72]	; 0x48
  40b12c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40b130:	9309      	str	r3, [sp, #36]	; 0x24
  40b132:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  40b136:	f7fe bfa1 	b.w	40a07c <_svfprintf_r+0x240>
  40b13a:	3d02      	subs	r5, #2
  40b13c:	3b01      	subs	r3, #1
  40b13e:	2b00      	cmp	r3, #0
  40b140:	931d      	str	r3, [sp, #116]	; 0x74
  40b142:	bfba      	itte	lt
  40b144:	425b      	neglt	r3, r3
  40b146:	222d      	movlt	r2, #45	; 0x2d
  40b148:	222b      	movge	r2, #43	; 0x2b
  40b14a:	2b09      	cmp	r3, #9
  40b14c:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  40b150:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  40b154:	dd72      	ble.n	40b23c <_svfprintf_r+0x1400>
  40b156:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  40b15a:	4670      	mov	r0, lr
  40b15c:	4a5b      	ldr	r2, [pc, #364]	; (40b2cc <_svfprintf_r+0x1490>)
  40b15e:	fb82 2103 	smull	r2, r1, r2, r3
  40b162:	17da      	asrs	r2, r3, #31
  40b164:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  40b168:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  40b16c:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  40b170:	f103 0130 	add.w	r1, r3, #48	; 0x30
  40b174:	2a09      	cmp	r2, #9
  40b176:	4613      	mov	r3, r2
  40b178:	f800 1d01 	strb.w	r1, [r0, #-1]!
  40b17c:	dcee      	bgt.n	40b15c <_svfprintf_r+0x1320>
  40b17e:	4602      	mov	r2, r0
  40b180:	3330      	adds	r3, #48	; 0x30
  40b182:	b2d9      	uxtb	r1, r3
  40b184:	f802 1d01 	strb.w	r1, [r2, #-1]!
  40b188:	4596      	cmp	lr, r2
  40b18a:	f240 8099 	bls.w	40b2c0 <_svfprintf_r+0x1484>
  40b18e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40b192:	4603      	mov	r3, r0
  40b194:	e001      	b.n	40b19a <_svfprintf_r+0x135e>
  40b196:	f813 1b01 	ldrb.w	r1, [r3], #1
  40b19a:	f802 1b01 	strb.w	r1, [r2], #1
  40b19e:	4573      	cmp	r3, lr
  40b1a0:	d1f9      	bne.n	40b196 <_svfprintf_r+0x135a>
  40b1a2:	ab23      	add	r3, sp, #140	; 0x8c
  40b1a4:	1a1b      	subs	r3, r3, r0
  40b1a6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  40b1aa:	4413      	add	r3, r2
  40b1ac:	aa1f      	add	r2, sp, #124	; 0x7c
  40b1ae:	1a9b      	subs	r3, r3, r2
  40b1b0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b1b2:	9319      	str	r3, [sp, #100]	; 0x64
  40b1b4:	2a01      	cmp	r2, #1
  40b1b6:	4413      	add	r3, r2
  40b1b8:	930d      	str	r3, [sp, #52]	; 0x34
  40b1ba:	dd6b      	ble.n	40b294 <_svfprintf_r+0x1458>
  40b1bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40b1be:	2200      	movs	r2, #0
  40b1c0:	3301      	adds	r3, #1
  40b1c2:	930d      	str	r3, [sp, #52]	; 0x34
  40b1c4:	9212      	str	r2, [sp, #72]	; 0x48
  40b1c6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b1ca:	e6cf      	b.n	40af6c <_svfprintf_r+0x1130>
  40b1cc:	9808      	ldr	r0, [sp, #32]
  40b1ce:	4631      	mov	r1, r6
  40b1d0:	aa23      	add	r2, sp, #140	; 0x8c
  40b1d2:	f000 fecf 	bl	40bf74 <__ssprint_r>
  40b1d6:	2800      	cmp	r0, #0
  40b1d8:	f47e aef6 	bne.w	409fc8 <_svfprintf_r+0x18c>
  40b1dc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  40b1de:	9925      	ldr	r1, [sp, #148]	; 0x94
  40b1e0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40b1e2:	463a      	mov	r2, r7
  40b1e4:	e601      	b.n	40adea <_svfprintf_r+0xfae>
  40b1e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b1e8:	2b00      	cmp	r3, #0
  40b1ea:	bfd8      	it	le
  40b1ec:	f1c3 0802 	rsble	r8, r3, #2
  40b1f0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b1f2:	bfc8      	it	gt
  40b1f4:	f04f 0801 	movgt.w	r8, #1
  40b1f8:	4443      	add	r3, r8
  40b1fa:	930d      	str	r3, [sp, #52]	; 0x34
  40b1fc:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b200:	e6b4      	b.n	40af6c <_svfprintf_r+0x1130>
  40b202:	2b00      	cmp	r3, #0
  40b204:	dd30      	ble.n	40b268 <_svfprintf_r+0x142c>
  40b206:	f1bb 0f00 	cmp.w	fp, #0
  40b20a:	d125      	bne.n	40b258 <_svfprintf_r+0x141c>
  40b20c:	9b07      	ldr	r3, [sp, #28]
  40b20e:	07db      	lsls	r3, r3, #31
  40b210:	d422      	bmi.n	40b258 <_svfprintf_r+0x141c>
  40b212:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b214:	920d      	str	r2, [sp, #52]	; 0x34
  40b216:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40b21a:	e6a7      	b.n	40af6c <_svfprintf_r+0x1130>
  40b21c:	9b21      	ldr	r3, [sp, #132]	; 0x84
  40b21e:	e68a      	b.n	40af36 <_svfprintf_r+0x10fa>
  40b220:	9809      	ldr	r0, [sp, #36]	; 0x24
  40b222:	4651      	mov	r1, sl
  40b224:	2200      	movs	r2, #0
  40b226:	2300      	movs	r3, #0
  40b228:	f001 fb46 	bl	40c8b8 <__aeabi_dcmpeq>
  40b22c:	2800      	cmp	r0, #0
  40b22e:	f47f af13 	bne.w	40b058 <_svfprintf_r+0x121c>
  40b232:	f1c9 0301 	rsb	r3, r9, #1
  40b236:	931d      	str	r3, [sp, #116]	; 0x74
  40b238:	4498      	add	r8, r3
  40b23a:	e669      	b.n	40af10 <_svfprintf_r+0x10d4>
  40b23c:	3330      	adds	r3, #48	; 0x30
  40b23e:	2230      	movs	r2, #48	; 0x30
  40b240:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  40b244:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  40b248:	ab20      	add	r3, sp, #128	; 0x80
  40b24a:	e7af      	b.n	40b1ac <_svfprintf_r+0x1370>
  40b24c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b24e:	3301      	adds	r3, #1
  40b250:	930d      	str	r3, [sp, #52]	; 0x34
  40b252:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b256:	e689      	b.n	40af6c <_svfprintf_r+0x1130>
  40b258:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b25a:	f10b 0801 	add.w	r8, fp, #1
  40b25e:	4443      	add	r3, r8
  40b260:	930d      	str	r3, [sp, #52]	; 0x34
  40b262:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b266:	e681      	b.n	40af6c <_svfprintf_r+0x1130>
  40b268:	f1bb 0f00 	cmp.w	fp, #0
  40b26c:	d11b      	bne.n	40b2a6 <_svfprintf_r+0x146a>
  40b26e:	9b07      	ldr	r3, [sp, #28]
  40b270:	07d8      	lsls	r0, r3, #31
  40b272:	d418      	bmi.n	40b2a6 <_svfprintf_r+0x146a>
  40b274:	2301      	movs	r3, #1
  40b276:	930d      	str	r3, [sp, #52]	; 0x34
  40b278:	e678      	b.n	40af6c <_svfprintf_r+0x1130>
  40b27a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40b27c:	f8d5 a000 	ldr.w	sl, [r5]
  40b280:	4628      	mov	r0, r5
  40b282:	3004      	adds	r0, #4
  40b284:	f1ba 0f00 	cmp.w	sl, #0
  40b288:	785d      	ldrb	r5, [r3, #1]
  40b28a:	900e      	str	r0, [sp, #56]	; 0x38
  40b28c:	f6be ae29 	bge.w	409ee2 <_svfprintf_r+0xa6>
  40b290:	f7fe be25 	b.w	409ede <_svfprintf_r+0xa2>
  40b294:	9b07      	ldr	r3, [sp, #28]
  40b296:	f013 0301 	ands.w	r3, r3, #1
  40b29a:	d18f      	bne.n	40b1bc <_svfprintf_r+0x1380>
  40b29c:	9312      	str	r3, [sp, #72]	; 0x48
  40b29e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40b2a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b2a4:	e662      	b.n	40af6c <_svfprintf_r+0x1130>
  40b2a6:	f10b 0302 	add.w	r3, fp, #2
  40b2aa:	930d      	str	r3, [sp, #52]	; 0x34
  40b2ac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b2b0:	e65c      	b.n	40af6c <_svfprintf_r+0x1130>
  40b2b2:	9a08      	ldr	r2, [sp, #32]
  40b2b4:	230c      	movs	r3, #12
  40b2b6:	6013      	str	r3, [r2, #0]
  40b2b8:	f04f 30ff 	mov.w	r0, #4294967295
  40b2bc:	f7fe be8e 	b.w	409fdc <_svfprintf_r+0x1a0>
  40b2c0:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  40b2c4:	e772      	b.n	40b1ac <_svfprintf_r+0x1370>
  40b2c6:	bf00      	nop
  40b2c8:	0040d41c 	.word	0x0040d41c
  40b2cc:	66666667 	.word	0x66666667

0040b2d0 <__submore>:
  40b2d0:	f101 0340 	add.w	r3, r1, #64	; 0x40
  40b2d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b2d8:	460c      	mov	r4, r1
  40b2da:	6b09      	ldr	r1, [r1, #48]	; 0x30
  40b2dc:	4299      	cmp	r1, r3
  40b2de:	d014      	beq.n	40b30a <__submore+0x3a>
  40b2e0:	6b66      	ldr	r6, [r4, #52]	; 0x34
  40b2e2:	0077      	lsls	r7, r6, #1
  40b2e4:	463a      	mov	r2, r7
  40b2e6:	f7fc ff93 	bl	408210 <_realloc_r>
  40b2ea:	4605      	mov	r5, r0
  40b2ec:	b340      	cbz	r0, 40b340 <__submore+0x70>
  40b2ee:	eb00 0806 	add.w	r8, r0, r6
  40b2f2:	4632      	mov	r2, r6
  40b2f4:	4640      	mov	r0, r8
  40b2f6:	4629      	mov	r1, r5
  40b2f8:	f7fc fa1a 	bl	407730 <memcpy>
  40b2fc:	f8c4 8000 	str.w	r8, [r4]
  40b300:	6325      	str	r5, [r4, #48]	; 0x30
  40b302:	6367      	str	r7, [r4, #52]	; 0x34
  40b304:	2000      	movs	r0, #0
  40b306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b30a:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40b30e:	f7fb feef 	bl	4070f0 <_malloc_r>
  40b312:	b1a8      	cbz	r0, 40b340 <__submore+0x70>
  40b314:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
  40b318:	6320      	str	r0, [r4, #48]	; 0x30
  40b31a:	f44f 6280 	mov.w	r2, #1024	; 0x400
  40b31e:	6362      	str	r2, [r4, #52]	; 0x34
  40b320:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
  40b324:	f894 3041 	ldrb.w	r3, [r4, #65]	; 0x41
  40b328:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
  40b32c:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
  40b330:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
  40b334:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
  40b338:	6020      	str	r0, [r4, #0]
  40b33a:	2000      	movs	r0, #0
  40b33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b340:	f04f 30ff 	mov.w	r0, #4294967295
  40b344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040b348 <_ungetc_r>:
  40b348:	b570      	push	{r4, r5, r6, lr}
  40b34a:	460d      	mov	r5, r1
  40b34c:	3101      	adds	r1, #1
  40b34e:	d033      	beq.n	40b3b8 <_ungetc_r+0x70>
  40b350:	4614      	mov	r4, r2
  40b352:	4606      	mov	r6, r0
  40b354:	b110      	cbz	r0, 40b35c <_ungetc_r+0x14>
  40b356:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b358:	2b00      	cmp	r3, #0
  40b35a:	d030      	beq.n	40b3be <_ungetc_r+0x76>
  40b35c:	89a3      	ldrh	r3, [r4, #12]
  40b35e:	049a      	lsls	r2, r3, #18
  40b360:	d405      	bmi.n	40b36e <_ungetc_r+0x26>
  40b362:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40b364:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40b368:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40b36c:	6662      	str	r2, [r4, #100]	; 0x64
  40b36e:	f023 0320 	bic.w	r3, r3, #32
  40b372:	b29b      	uxth	r3, r3
  40b374:	b29a      	uxth	r2, r3
  40b376:	0750      	lsls	r0, r2, #29
  40b378:	81a3      	strh	r3, [r4, #12]
  40b37a:	d406      	bmi.n	40b38a <_ungetc_r+0x42>
  40b37c:	06d1      	lsls	r1, r2, #27
  40b37e:	d51b      	bpl.n	40b3b8 <_ungetc_r+0x70>
  40b380:	0712      	lsls	r2, r2, #28
  40b382:	d438      	bmi.n	40b3f6 <_ungetc_r+0xae>
  40b384:	f043 0304 	orr.w	r3, r3, #4
  40b388:	81a3      	strh	r3, [r4, #12]
  40b38a:	6b23      	ldr	r3, [r4, #48]	; 0x30
  40b38c:	b2ed      	uxtb	r5, r5
  40b38e:	b1cb      	cbz	r3, 40b3c4 <_ungetc_r+0x7c>
  40b390:	6862      	ldr	r2, [r4, #4]
  40b392:	6b63      	ldr	r3, [r4, #52]	; 0x34
  40b394:	429a      	cmp	r2, r3
  40b396:	da09      	bge.n	40b3ac <_ungetc_r+0x64>
  40b398:	6823      	ldr	r3, [r4, #0]
  40b39a:	1e5a      	subs	r2, r3, #1
  40b39c:	6022      	str	r2, [r4, #0]
  40b39e:	f803 5c01 	strb.w	r5, [r3, #-1]
  40b3a2:	6863      	ldr	r3, [r4, #4]
  40b3a4:	3301      	adds	r3, #1
  40b3a6:	4628      	mov	r0, r5
  40b3a8:	6063      	str	r3, [r4, #4]
  40b3aa:	bd70      	pop	{r4, r5, r6, pc}
  40b3ac:	4630      	mov	r0, r6
  40b3ae:	4621      	mov	r1, r4
  40b3b0:	f7ff ff8e 	bl	40b2d0 <__submore>
  40b3b4:	2800      	cmp	r0, #0
  40b3b6:	d0ef      	beq.n	40b398 <_ungetc_r+0x50>
  40b3b8:	f04f 30ff 	mov.w	r0, #4294967295
  40b3bc:	bd70      	pop	{r4, r5, r6, pc}
  40b3be:	f7fb f9ad 	bl	40671c <__sinit>
  40b3c2:	e7cb      	b.n	40b35c <_ungetc_r+0x14>
  40b3c4:	6922      	ldr	r2, [r4, #16]
  40b3c6:	6823      	ldr	r3, [r4, #0]
  40b3c8:	b12a      	cbz	r2, 40b3d6 <_ungetc_r+0x8e>
  40b3ca:	429a      	cmp	r2, r3
  40b3cc:	d203      	bcs.n	40b3d6 <_ungetc_r+0x8e>
  40b3ce:	f813 0c01 	ldrb.w	r0, [r3, #-1]
  40b3d2:	42a8      	cmp	r0, r5
  40b3d4:	d01c      	beq.n	40b410 <_ungetc_r+0xc8>
  40b3d6:	63a3      	str	r3, [r4, #56]	; 0x38
  40b3d8:	4623      	mov	r3, r4
  40b3da:	6860      	ldr	r0, [r4, #4]
  40b3dc:	63e0      	str	r0, [r4, #60]	; 0x3c
  40b3de:	f104 0140 	add.w	r1, r4, #64	; 0x40
  40b3e2:	2203      	movs	r2, #3
  40b3e4:	6362      	str	r2, [r4, #52]	; 0x34
  40b3e6:	6321      	str	r1, [r4, #48]	; 0x30
  40b3e8:	f803 5f42 	strb.w	r5, [r3, #66]!
  40b3ec:	2201      	movs	r2, #1
  40b3ee:	6023      	str	r3, [r4, #0]
  40b3f0:	4628      	mov	r0, r5
  40b3f2:	6062      	str	r2, [r4, #4]
  40b3f4:	bd70      	pop	{r4, r5, r6, pc}
  40b3f6:	4630      	mov	r0, r6
  40b3f8:	4621      	mov	r1, r4
  40b3fa:	f7fb f8e9 	bl	4065d0 <_fflush_r>
  40b3fe:	2800      	cmp	r0, #0
  40b400:	d1da      	bne.n	40b3b8 <_ungetc_r+0x70>
  40b402:	89a3      	ldrh	r3, [r4, #12]
  40b404:	60a0      	str	r0, [r4, #8]
  40b406:	f023 0308 	bic.w	r3, r3, #8
  40b40a:	61a0      	str	r0, [r4, #24]
  40b40c:	b29b      	uxth	r3, r3
  40b40e:	e7b9      	b.n	40b384 <_ungetc_r+0x3c>
  40b410:	6862      	ldr	r2, [r4, #4]
  40b412:	3b01      	subs	r3, #1
  40b414:	3201      	adds	r2, #1
  40b416:	6023      	str	r3, [r4, #0]
  40b418:	6062      	str	r2, [r4, #4]
  40b41a:	bd70      	pop	{r4, r5, r6, pc}

0040b41c <__swbuf_r>:
  40b41c:	b570      	push	{r4, r5, r6, lr}
  40b41e:	460d      	mov	r5, r1
  40b420:	4614      	mov	r4, r2
  40b422:	4606      	mov	r6, r0
  40b424:	b110      	cbz	r0, 40b42c <__swbuf_r+0x10>
  40b426:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b428:	2b00      	cmp	r3, #0
  40b42a:	d048      	beq.n	40b4be <__swbuf_r+0xa2>
  40b42c:	89a2      	ldrh	r2, [r4, #12]
  40b42e:	69a3      	ldr	r3, [r4, #24]
  40b430:	60a3      	str	r3, [r4, #8]
  40b432:	b291      	uxth	r1, r2
  40b434:	0708      	lsls	r0, r1, #28
  40b436:	d538      	bpl.n	40b4aa <__swbuf_r+0x8e>
  40b438:	6923      	ldr	r3, [r4, #16]
  40b43a:	2b00      	cmp	r3, #0
  40b43c:	d035      	beq.n	40b4aa <__swbuf_r+0x8e>
  40b43e:	0489      	lsls	r1, r1, #18
  40b440:	b2ed      	uxtb	r5, r5
  40b442:	d515      	bpl.n	40b470 <__swbuf_r+0x54>
  40b444:	6822      	ldr	r2, [r4, #0]
  40b446:	6961      	ldr	r1, [r4, #20]
  40b448:	1ad3      	subs	r3, r2, r3
  40b44a:	428b      	cmp	r3, r1
  40b44c:	da1c      	bge.n	40b488 <__swbuf_r+0x6c>
  40b44e:	3301      	adds	r3, #1
  40b450:	68a1      	ldr	r1, [r4, #8]
  40b452:	1c50      	adds	r0, r2, #1
  40b454:	3901      	subs	r1, #1
  40b456:	60a1      	str	r1, [r4, #8]
  40b458:	6020      	str	r0, [r4, #0]
  40b45a:	7015      	strb	r5, [r2, #0]
  40b45c:	6962      	ldr	r2, [r4, #20]
  40b45e:	429a      	cmp	r2, r3
  40b460:	d01a      	beq.n	40b498 <__swbuf_r+0x7c>
  40b462:	89a3      	ldrh	r3, [r4, #12]
  40b464:	07db      	lsls	r3, r3, #31
  40b466:	d501      	bpl.n	40b46c <__swbuf_r+0x50>
  40b468:	2d0a      	cmp	r5, #10
  40b46a:	d015      	beq.n	40b498 <__swbuf_r+0x7c>
  40b46c:	4628      	mov	r0, r5
  40b46e:	bd70      	pop	{r4, r5, r6, pc}
  40b470:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40b472:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40b476:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40b47a:	81a2      	strh	r2, [r4, #12]
  40b47c:	6822      	ldr	r2, [r4, #0]
  40b47e:	6661      	str	r1, [r4, #100]	; 0x64
  40b480:	6961      	ldr	r1, [r4, #20]
  40b482:	1ad3      	subs	r3, r2, r3
  40b484:	428b      	cmp	r3, r1
  40b486:	dbe2      	blt.n	40b44e <__swbuf_r+0x32>
  40b488:	4630      	mov	r0, r6
  40b48a:	4621      	mov	r1, r4
  40b48c:	f7fb f8a0 	bl	4065d0 <_fflush_r>
  40b490:	b940      	cbnz	r0, 40b4a4 <__swbuf_r+0x88>
  40b492:	6822      	ldr	r2, [r4, #0]
  40b494:	2301      	movs	r3, #1
  40b496:	e7db      	b.n	40b450 <__swbuf_r+0x34>
  40b498:	4630      	mov	r0, r6
  40b49a:	4621      	mov	r1, r4
  40b49c:	f7fb f898 	bl	4065d0 <_fflush_r>
  40b4a0:	2800      	cmp	r0, #0
  40b4a2:	d0e3      	beq.n	40b46c <__swbuf_r+0x50>
  40b4a4:	f04f 30ff 	mov.w	r0, #4294967295
  40b4a8:	bd70      	pop	{r4, r5, r6, pc}
  40b4aa:	4630      	mov	r0, r6
  40b4ac:	4621      	mov	r1, r4
  40b4ae:	f7f9 ff91 	bl	4053d4 <__swsetup_r>
  40b4b2:	2800      	cmp	r0, #0
  40b4b4:	d1f6      	bne.n	40b4a4 <__swbuf_r+0x88>
  40b4b6:	89a2      	ldrh	r2, [r4, #12]
  40b4b8:	6923      	ldr	r3, [r4, #16]
  40b4ba:	b291      	uxth	r1, r2
  40b4bc:	e7bf      	b.n	40b43e <__swbuf_r+0x22>
  40b4be:	f7fb f92d 	bl	40671c <__sinit>
  40b4c2:	e7b3      	b.n	40b42c <__swbuf_r+0x10>

0040b4c4 <_wcrtomb_r>:
  40b4c4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40b4c8:	4605      	mov	r5, r0
  40b4ca:	b086      	sub	sp, #24
  40b4cc:	461e      	mov	r6, r3
  40b4ce:	460c      	mov	r4, r1
  40b4d0:	b1a1      	cbz	r1, 40b4fc <_wcrtomb_r+0x38>
  40b4d2:	4b10      	ldr	r3, [pc, #64]	; (40b514 <_wcrtomb_r+0x50>)
  40b4d4:	4617      	mov	r7, r2
  40b4d6:	f8d3 8000 	ldr.w	r8, [r3]
  40b4da:	f7fb fd83 	bl	406fe4 <__locale_charset>
  40b4de:	9600      	str	r6, [sp, #0]
  40b4e0:	4603      	mov	r3, r0
  40b4e2:	4621      	mov	r1, r4
  40b4e4:	463a      	mov	r2, r7
  40b4e6:	4628      	mov	r0, r5
  40b4e8:	47c0      	blx	r8
  40b4ea:	1c43      	adds	r3, r0, #1
  40b4ec:	d103      	bne.n	40b4f6 <_wcrtomb_r+0x32>
  40b4ee:	2200      	movs	r2, #0
  40b4f0:	238a      	movs	r3, #138	; 0x8a
  40b4f2:	6032      	str	r2, [r6, #0]
  40b4f4:	602b      	str	r3, [r5, #0]
  40b4f6:	b006      	add	sp, #24
  40b4f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40b4fc:	4b05      	ldr	r3, [pc, #20]	; (40b514 <_wcrtomb_r+0x50>)
  40b4fe:	681f      	ldr	r7, [r3, #0]
  40b500:	f7fb fd70 	bl	406fe4 <__locale_charset>
  40b504:	9600      	str	r6, [sp, #0]
  40b506:	4603      	mov	r3, r0
  40b508:	4622      	mov	r2, r4
  40b50a:	4628      	mov	r0, r5
  40b50c:	a903      	add	r1, sp, #12
  40b50e:	47b8      	blx	r7
  40b510:	e7eb      	b.n	40b4ea <_wcrtomb_r+0x26>
  40b512:	bf00      	nop
  40b514:	200008d8 	.word	0x200008d8

0040b518 <__ascii_wctomb>:
  40b518:	b121      	cbz	r1, 40b524 <__ascii_wctomb+0xc>
  40b51a:	2aff      	cmp	r2, #255	; 0xff
  40b51c:	d804      	bhi.n	40b528 <__ascii_wctomb+0x10>
  40b51e:	700a      	strb	r2, [r1, #0]
  40b520:	2001      	movs	r0, #1
  40b522:	4770      	bx	lr
  40b524:	4608      	mov	r0, r1
  40b526:	4770      	bx	lr
  40b528:	238a      	movs	r3, #138	; 0x8a
  40b52a:	6003      	str	r3, [r0, #0]
  40b52c:	f04f 30ff 	mov.w	r0, #4294967295
  40b530:	4770      	bx	lr
  40b532:	bf00      	nop

0040b534 <_write_r>:
  40b534:	b570      	push	{r4, r5, r6, lr}
  40b536:	4c08      	ldr	r4, [pc, #32]	; (40b558 <_write_r+0x24>)
  40b538:	4606      	mov	r6, r0
  40b53a:	2500      	movs	r5, #0
  40b53c:	4608      	mov	r0, r1
  40b53e:	4611      	mov	r1, r2
  40b540:	461a      	mov	r2, r3
  40b542:	6025      	str	r5, [r4, #0]
  40b544:	f7f4 ffc2 	bl	4004cc <_write>
  40b548:	1c43      	adds	r3, r0, #1
  40b54a:	d000      	beq.n	40b54e <_write_r+0x1a>
  40b54c:	bd70      	pop	{r4, r5, r6, pc}
  40b54e:	6823      	ldr	r3, [r4, #0]
  40b550:	2b00      	cmp	r3, #0
  40b552:	d0fb      	beq.n	40b54c <_write_r+0x18>
  40b554:	6033      	str	r3, [r6, #0]
  40b556:	bd70      	pop	{r4, r5, r6, pc}
  40b558:	200009e0 	.word	0x200009e0

0040b55c <__register_exitproc>:
  40b55c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40b560:	4c25      	ldr	r4, [pc, #148]	; (40b5f8 <__register_exitproc+0x9c>)
  40b562:	6825      	ldr	r5, [r4, #0]
  40b564:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  40b568:	4606      	mov	r6, r0
  40b56a:	4688      	mov	r8, r1
  40b56c:	4692      	mov	sl, r2
  40b56e:	4699      	mov	r9, r3
  40b570:	b3cc      	cbz	r4, 40b5e6 <__register_exitproc+0x8a>
  40b572:	6860      	ldr	r0, [r4, #4]
  40b574:	281f      	cmp	r0, #31
  40b576:	dc18      	bgt.n	40b5aa <__register_exitproc+0x4e>
  40b578:	1c43      	adds	r3, r0, #1
  40b57a:	b17e      	cbz	r6, 40b59c <__register_exitproc+0x40>
  40b57c:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40b580:	2101      	movs	r1, #1
  40b582:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40b586:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  40b58a:	fa01 f200 	lsl.w	r2, r1, r0
  40b58e:	4317      	orrs	r7, r2
  40b590:	2e02      	cmp	r6, #2
  40b592:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40b596:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  40b59a:	d01e      	beq.n	40b5da <__register_exitproc+0x7e>
  40b59c:	3002      	adds	r0, #2
  40b59e:	6063      	str	r3, [r4, #4]
  40b5a0:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40b5a4:	2000      	movs	r0, #0
  40b5a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b5aa:	4b14      	ldr	r3, [pc, #80]	; (40b5fc <__register_exitproc+0xa0>)
  40b5ac:	b303      	cbz	r3, 40b5f0 <__register_exitproc+0x94>
  40b5ae:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40b5b2:	f7fb fd95 	bl	4070e0 <malloc>
  40b5b6:	4604      	mov	r4, r0
  40b5b8:	b1d0      	cbz	r0, 40b5f0 <__register_exitproc+0x94>
  40b5ba:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40b5be:	2700      	movs	r7, #0
  40b5c0:	e880 0088 	stmia.w	r0, {r3, r7}
  40b5c4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b5c8:	4638      	mov	r0, r7
  40b5ca:	2301      	movs	r3, #1
  40b5cc:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40b5d0:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40b5d4:	2e00      	cmp	r6, #0
  40b5d6:	d0e1      	beq.n	40b59c <__register_exitproc+0x40>
  40b5d8:	e7d0      	b.n	40b57c <__register_exitproc+0x20>
  40b5da:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40b5de:	430a      	orrs	r2, r1
  40b5e0:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40b5e4:	e7da      	b.n	40b59c <__register_exitproc+0x40>
  40b5e6:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40b5ea:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40b5ee:	e7c0      	b.n	40b572 <__register_exitproc+0x16>
  40b5f0:	f04f 30ff 	mov.w	r0, #4294967295
  40b5f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40b5f8:	0040d3cc 	.word	0x0040d3cc
  40b5fc:	004070e1 	.word	0x004070e1

0040b600 <_calloc_r>:
  40b600:	b510      	push	{r4, lr}
  40b602:	fb02 f101 	mul.w	r1, r2, r1
  40b606:	f7fb fd73 	bl	4070f0 <_malloc_r>
  40b60a:	4604      	mov	r4, r0
  40b60c:	b168      	cbz	r0, 40b62a <_calloc_r+0x2a>
  40b60e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40b612:	f022 0203 	bic.w	r2, r2, #3
  40b616:	3a04      	subs	r2, #4
  40b618:	2a24      	cmp	r2, #36	; 0x24
  40b61a:	d818      	bhi.n	40b64e <_calloc_r+0x4e>
  40b61c:	2a13      	cmp	r2, #19
  40b61e:	d806      	bhi.n	40b62e <_calloc_r+0x2e>
  40b620:	4603      	mov	r3, r0
  40b622:	2200      	movs	r2, #0
  40b624:	601a      	str	r2, [r3, #0]
  40b626:	605a      	str	r2, [r3, #4]
  40b628:	609a      	str	r2, [r3, #8]
  40b62a:	4620      	mov	r0, r4
  40b62c:	bd10      	pop	{r4, pc}
  40b62e:	2300      	movs	r3, #0
  40b630:	2a1b      	cmp	r2, #27
  40b632:	6003      	str	r3, [r0, #0]
  40b634:	6043      	str	r3, [r0, #4]
  40b636:	d90f      	bls.n	40b658 <_calloc_r+0x58>
  40b638:	2a24      	cmp	r2, #36	; 0x24
  40b63a:	6083      	str	r3, [r0, #8]
  40b63c:	60c3      	str	r3, [r0, #12]
  40b63e:	bf05      	ittet	eq
  40b640:	6103      	streq	r3, [r0, #16]
  40b642:	6143      	streq	r3, [r0, #20]
  40b644:	f100 0310 	addne.w	r3, r0, #16
  40b648:	f100 0318 	addeq.w	r3, r0, #24
  40b64c:	e7e9      	b.n	40b622 <_calloc_r+0x22>
  40b64e:	2100      	movs	r1, #0
  40b650:	f7f7 fba6 	bl	402da0 <memset>
  40b654:	4620      	mov	r0, r4
  40b656:	bd10      	pop	{r4, pc}
  40b658:	f100 0308 	add.w	r3, r0, #8
  40b65c:	e7e1      	b.n	40b622 <_calloc_r+0x22>
  40b65e:	bf00      	nop

0040b660 <_close_r>:
  40b660:	b538      	push	{r3, r4, r5, lr}
  40b662:	4c07      	ldr	r4, [pc, #28]	; (40b680 <_close_r+0x20>)
  40b664:	2300      	movs	r3, #0
  40b666:	4605      	mov	r5, r0
  40b668:	4608      	mov	r0, r1
  40b66a:	6023      	str	r3, [r4, #0]
  40b66c:	f7f6 fbe4 	bl	401e38 <_close>
  40b670:	1c43      	adds	r3, r0, #1
  40b672:	d000      	beq.n	40b676 <_close_r+0x16>
  40b674:	bd38      	pop	{r3, r4, r5, pc}
  40b676:	6823      	ldr	r3, [r4, #0]
  40b678:	2b00      	cmp	r3, #0
  40b67a:	d0fb      	beq.n	40b674 <_close_r+0x14>
  40b67c:	602b      	str	r3, [r5, #0]
  40b67e:	bd38      	pop	{r3, r4, r5, pc}
  40b680:	200009e0 	.word	0x200009e0

0040b684 <_fclose_r>:
  40b684:	2900      	cmp	r1, #0
  40b686:	d03d      	beq.n	40b704 <_fclose_r+0x80>
  40b688:	b570      	push	{r4, r5, r6, lr}
  40b68a:	4605      	mov	r5, r0
  40b68c:	460c      	mov	r4, r1
  40b68e:	b108      	cbz	r0, 40b694 <_fclose_r+0x10>
  40b690:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40b692:	b37b      	cbz	r3, 40b6f4 <_fclose_r+0x70>
  40b694:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40b698:	b90b      	cbnz	r3, 40b69e <_fclose_r+0x1a>
  40b69a:	2000      	movs	r0, #0
  40b69c:	bd70      	pop	{r4, r5, r6, pc}
  40b69e:	4628      	mov	r0, r5
  40b6a0:	4621      	mov	r1, r4
  40b6a2:	f7fa feeb 	bl	40647c <__sflush_r>
  40b6a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40b6a8:	4606      	mov	r6, r0
  40b6aa:	b133      	cbz	r3, 40b6ba <_fclose_r+0x36>
  40b6ac:	4628      	mov	r0, r5
  40b6ae:	69e1      	ldr	r1, [r4, #28]
  40b6b0:	4798      	blx	r3
  40b6b2:	2800      	cmp	r0, #0
  40b6b4:	bfb8      	it	lt
  40b6b6:	f04f 36ff 	movlt.w	r6, #4294967295
  40b6ba:	89a3      	ldrh	r3, [r4, #12]
  40b6bc:	061b      	lsls	r3, r3, #24
  40b6be:	d41c      	bmi.n	40b6fa <_fclose_r+0x76>
  40b6c0:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40b6c2:	b141      	cbz	r1, 40b6d6 <_fclose_r+0x52>
  40b6c4:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40b6c8:	4299      	cmp	r1, r3
  40b6ca:	d002      	beq.n	40b6d2 <_fclose_r+0x4e>
  40b6cc:	4628      	mov	r0, r5
  40b6ce:	f7fb f9c7 	bl	406a60 <_free_r>
  40b6d2:	2300      	movs	r3, #0
  40b6d4:	6323      	str	r3, [r4, #48]	; 0x30
  40b6d6:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40b6d8:	b121      	cbz	r1, 40b6e4 <_fclose_r+0x60>
  40b6da:	4628      	mov	r0, r5
  40b6dc:	f7fb f9c0 	bl	406a60 <_free_r>
  40b6e0:	2300      	movs	r3, #0
  40b6e2:	6463      	str	r3, [r4, #68]	; 0x44
  40b6e4:	f7fb f820 	bl	406728 <__sfp_lock_acquire>
  40b6e8:	2300      	movs	r3, #0
  40b6ea:	81a3      	strh	r3, [r4, #12]
  40b6ec:	f7fb f81e 	bl	40672c <__sfp_lock_release>
  40b6f0:	4630      	mov	r0, r6
  40b6f2:	bd70      	pop	{r4, r5, r6, pc}
  40b6f4:	f7fb f812 	bl	40671c <__sinit>
  40b6f8:	e7cc      	b.n	40b694 <_fclose_r+0x10>
  40b6fa:	4628      	mov	r0, r5
  40b6fc:	6921      	ldr	r1, [r4, #16]
  40b6fe:	f7fb f9af 	bl	406a60 <_free_r>
  40b702:	e7dd      	b.n	40b6c0 <_fclose_r+0x3c>
  40b704:	2000      	movs	r0, #0
  40b706:	4770      	bx	lr

0040b708 <_fstat_r>:
  40b708:	b538      	push	{r3, r4, r5, lr}
  40b70a:	4c08      	ldr	r4, [pc, #32]	; (40b72c <_fstat_r+0x24>)
  40b70c:	2300      	movs	r3, #0
  40b70e:	4605      	mov	r5, r0
  40b710:	4608      	mov	r0, r1
  40b712:	4611      	mov	r1, r2
  40b714:	6023      	str	r3, [r4, #0]
  40b716:	f7f6 fb9b 	bl	401e50 <_fstat>
  40b71a:	1c43      	adds	r3, r0, #1
  40b71c:	d000      	beq.n	40b720 <_fstat_r+0x18>
  40b71e:	bd38      	pop	{r3, r4, r5, pc}
  40b720:	6823      	ldr	r3, [r4, #0]
  40b722:	2b00      	cmp	r3, #0
  40b724:	d0fb      	beq.n	40b71e <_fstat_r+0x16>
  40b726:	602b      	str	r3, [r5, #0]
  40b728:	bd38      	pop	{r3, r4, r5, pc}
  40b72a:	bf00      	nop
  40b72c:	200009e0 	.word	0x200009e0

0040b730 <rshift>:
  40b730:	6902      	ldr	r2, [r0, #16]
  40b732:	114b      	asrs	r3, r1, #5
  40b734:	4293      	cmp	r3, r2
  40b736:	b5f0      	push	{r4, r5, r6, r7, lr}
  40b738:	f100 0614 	add.w	r6, r0, #20
  40b73c:	da2b      	bge.n	40b796 <rshift+0x66>
  40b73e:	f011 011f 	ands.w	r1, r1, #31
  40b742:	eb06 0282 	add.w	r2, r6, r2, lsl #2
  40b746:	eb06 0e83 	add.w	lr, r6, r3, lsl #2
  40b74a:	d029      	beq.n	40b7a0 <rshift+0x70>
  40b74c:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
  40b750:	f10e 0504 	add.w	r5, lr, #4
  40b754:	42aa      	cmp	r2, r5
  40b756:	fa23 f401 	lsr.w	r4, r3, r1
  40b75a:	f1c1 0c20 	rsb	ip, r1, #32
  40b75e:	d935      	bls.n	40b7cc <rshift+0x9c>
  40b760:	f100 0710 	add.w	r7, r0, #16
  40b764:	682b      	ldr	r3, [r5, #0]
  40b766:	fa03 f30c 	lsl.w	r3, r3, ip
  40b76a:	4323      	orrs	r3, r4
  40b76c:	f847 3f04 	str.w	r3, [r7, #4]!
  40b770:	f855 3b04 	ldr.w	r3, [r5], #4
  40b774:	42aa      	cmp	r2, r5
  40b776:	fa23 f401 	lsr.w	r4, r3, r1
  40b77a:	d8f3      	bhi.n	40b764 <rshift+0x34>
  40b77c:	ebce 0202 	rsb	r2, lr, r2
  40b780:	3a05      	subs	r2, #5
  40b782:	f022 0203 	bic.w	r2, r2, #3
  40b786:	3204      	adds	r2, #4
  40b788:	4432      	add	r2, r6
  40b78a:	6014      	str	r4, [r2, #0]
  40b78c:	b104      	cbz	r4, 40b790 <rshift+0x60>
  40b78e:	3204      	adds	r2, #4
  40b790:	1b93      	subs	r3, r2, r6
  40b792:	109b      	asrs	r3, r3, #2
  40b794:	e016      	b.n	40b7c4 <rshift+0x94>
  40b796:	2300      	movs	r3, #0
  40b798:	6103      	str	r3, [r0, #16]
  40b79a:	2300      	movs	r3, #0
  40b79c:	6143      	str	r3, [r0, #20]
  40b79e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b7a0:	4572      	cmp	r2, lr
  40b7a2:	d9f8      	bls.n	40b796 <rshift+0x66>
  40b7a4:	f100 0410 	add.w	r4, r0, #16
  40b7a8:	4671      	mov	r1, lr
  40b7aa:	f851 5b04 	ldr.w	r5, [r1], #4
  40b7ae:	f844 5f04 	str.w	r5, [r4, #4]!
  40b7b2:	428a      	cmp	r2, r1
  40b7b4:	d8f9      	bhi.n	40b7aa <rshift+0x7a>
  40b7b6:	ea6f 030e 	mvn.w	r3, lr
  40b7ba:	4413      	add	r3, r2
  40b7bc:	f023 0303 	bic.w	r3, r3, #3
  40b7c0:	3304      	adds	r3, #4
  40b7c2:	109b      	asrs	r3, r3, #2
  40b7c4:	6103      	str	r3, [r0, #16]
  40b7c6:	2b00      	cmp	r3, #0
  40b7c8:	d0e7      	beq.n	40b79a <rshift+0x6a>
  40b7ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40b7cc:	4632      	mov	r2, r6
  40b7ce:	e7dc      	b.n	40b78a <rshift+0x5a>

0040b7d0 <__gethex>:
  40b7d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40b7d4:	b08b      	sub	sp, #44	; 0x2c
  40b7d6:	4688      	mov	r8, r1
  40b7d8:	9202      	str	r2, [sp, #8]
  40b7da:	9307      	str	r3, [sp, #28]
  40b7dc:	9005      	str	r0, [sp, #20]
  40b7de:	f7fb fc0b 	bl	406ff8 <_localeconv_r>
  40b7e2:	6803      	ldr	r3, [r0, #0]
  40b7e4:	9303      	str	r3, [sp, #12]
  40b7e6:	4618      	mov	r0, r3
  40b7e8:	461c      	mov	r4, r3
  40b7ea:	f7f7 fc13 	bl	403014 <strlen>
  40b7ee:	f8d8 3000 	ldr.w	r3, [r8]
  40b7f2:	9000      	str	r0, [sp, #0]
  40b7f4:	789a      	ldrb	r2, [r3, #2]
  40b7f6:	1821      	adds	r1, r4, r0
  40b7f8:	2a30      	cmp	r2, #48	; 0x30
  40b7fa:	f811 bc01 	ldrb.w	fp, [r1, #-1]
  40b7fe:	f040 81a0 	bne.w	40bb42 <__gethex+0x372>
  40b802:	3303      	adds	r3, #3
  40b804:	f04f 0900 	mov.w	r9, #0
  40b808:	461c      	mov	r4, r3
  40b80a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40b80e:	2a30      	cmp	r2, #48	; 0x30
  40b810:	f109 0901 	add.w	r9, r9, #1
  40b814:	d0f8      	beq.n	40b808 <__gethex+0x38>
  40b816:	4eae      	ldr	r6, [pc, #696]	; (40bad0 <__gethex+0x300>)
  40b818:	5cb3      	ldrb	r3, [r6, r2]
  40b81a:	2b00      	cmp	r3, #0
  40b81c:	f000 80ef 	beq.w	40b9fe <__gethex+0x22e>
  40b820:	7823      	ldrb	r3, [r4, #0]
  40b822:	f04f 0a00 	mov.w	sl, #0
  40b826:	5cf3      	ldrb	r3, [r6, r3]
  40b828:	4655      	mov	r5, sl
  40b82a:	4627      	mov	r7, r4
  40b82c:	b123      	cbz	r3, 40b838 <__gethex+0x68>
  40b82e:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  40b832:	5cf3      	ldrb	r3, [r6, r3]
  40b834:	2b00      	cmp	r3, #0
  40b836:	d1fa      	bne.n	40b82e <__gethex+0x5e>
  40b838:	4638      	mov	r0, r7
  40b83a:	9903      	ldr	r1, [sp, #12]
  40b83c:	9a00      	ldr	r2, [sp, #0]
  40b83e:	f000 fb4d 	bl	40bedc <strncmp>
  40b842:	b1c0      	cbz	r0, 40b876 <__gethex+0xa6>
  40b844:	783b      	ldrb	r3, [r7, #0]
  40b846:	2d00      	cmp	r5, #0
  40b848:	f000 816a 	beq.w	40bb20 <__gethex+0x350>
  40b84c:	1bed      	subs	r5, r5, r7
  40b84e:	00aa      	lsls	r2, r5, #2
  40b850:	9201      	str	r2, [sp, #4]
  40b852:	2b50      	cmp	r3, #80	; 0x50
  40b854:	d018      	beq.n	40b888 <__gethex+0xb8>
  40b856:	2b70      	cmp	r3, #112	; 0x70
  40b858:	d016      	beq.n	40b888 <__gethex+0xb8>
  40b85a:	463d      	mov	r5, r7
  40b85c:	f8c8 7000 	str.w	r7, [r8]
  40b860:	f1ba 0f00 	cmp.w	sl, #0
  40b864:	d040      	beq.n	40b8e8 <__gethex+0x118>
  40b866:	f1b9 0f00 	cmp.w	r9, #0
  40b86a:	bf14      	ite	ne
  40b86c:	2000      	movne	r0, #0
  40b86e:	2006      	moveq	r0, #6
  40b870:	b00b      	add	sp, #44	; 0x2c
  40b872:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b876:	2d00      	cmp	r5, #0
  40b878:	f000 818b 	beq.w	40bb92 <__gethex+0x3c2>
  40b87c:	783b      	ldrb	r3, [r7, #0]
  40b87e:	e7e5      	b.n	40b84c <__gethex+0x7c>
  40b880:	2300      	movs	r3, #0
  40b882:	9301      	str	r3, [sp, #4]
  40b884:	f04f 0a01 	mov.w	sl, #1
  40b888:	787b      	ldrb	r3, [r7, #1]
  40b88a:	2b2b      	cmp	r3, #43	; 0x2b
  40b88c:	f000 811e 	beq.w	40bacc <__gethex+0x2fc>
  40b890:	2b2d      	cmp	r3, #45	; 0x2d
  40b892:	f000 80e6 	beq.w	40ba62 <__gethex+0x292>
  40b896:	1c79      	adds	r1, r7, #1
  40b898:	2500      	movs	r5, #0
  40b89a:	5cf3      	ldrb	r3, [r6, r3]
  40b89c:	488c      	ldr	r0, [pc, #560]	; (40bad0 <__gethex+0x300>)
  40b89e:	1e5a      	subs	r2, r3, #1
  40b8a0:	2a18      	cmp	r2, #24
  40b8a2:	d8da      	bhi.n	40b85a <__gethex+0x8a>
  40b8a4:	784a      	ldrb	r2, [r1, #1]
  40b8a6:	5c82      	ldrb	r2, [r0, r2]
  40b8a8:	1e50      	subs	r0, r2, #1
  40b8aa:	2818      	cmp	r0, #24
  40b8ac:	f1a3 0310 	sub.w	r3, r3, #16
  40b8b0:	f101 0101 	add.w	r1, r1, #1
  40b8b4:	d80b      	bhi.n	40b8ce <__gethex+0xfe>
  40b8b6:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40b8ba:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40b8be:	eb02 0343 	add.w	r3, r2, r3, lsl #1
  40b8c2:	5c32      	ldrb	r2, [r6, r0]
  40b8c4:	1e50      	subs	r0, r2, #1
  40b8c6:	2818      	cmp	r0, #24
  40b8c8:	f1a3 0310 	sub.w	r3, r3, #16
  40b8cc:	d9f3      	bls.n	40b8b6 <__gethex+0xe6>
  40b8ce:	426a      	negs	r2, r5
  40b8d0:	4053      	eors	r3, r2
  40b8d2:	9a01      	ldr	r2, [sp, #4]
  40b8d4:	442b      	add	r3, r5
  40b8d6:	441a      	add	r2, r3
  40b8d8:	463d      	mov	r5, r7
  40b8da:	460f      	mov	r7, r1
  40b8dc:	9201      	str	r2, [sp, #4]
  40b8de:	f8c8 7000 	str.w	r7, [r8]
  40b8e2:	f1ba 0f00 	cmp.w	sl, #0
  40b8e6:	d1be      	bne.n	40b866 <__gethex+0x96>
  40b8e8:	1b2b      	subs	r3, r5, r4
  40b8ea:	3b01      	subs	r3, #1
  40b8ec:	2b07      	cmp	r3, #7
  40b8ee:	4651      	mov	r1, sl
  40b8f0:	dd04      	ble.n	40b8fc <__gethex+0x12c>
  40b8f2:	105b      	asrs	r3, r3, #1
  40b8f4:	2b07      	cmp	r3, #7
  40b8f6:	f101 0101 	add.w	r1, r1, #1
  40b8fa:	dcfa      	bgt.n	40b8f2 <__gethex+0x122>
  40b8fc:	9805      	ldr	r0, [sp, #20]
  40b8fe:	f7fc f819 	bl	407934 <_Balloc>
  40b902:	4603      	mov	r3, r0
  40b904:	3314      	adds	r3, #20
  40b906:	42a5      	cmp	r5, r4
  40b908:	9004      	str	r0, [sp, #16]
  40b90a:	9306      	str	r3, [sp, #24]
  40b90c:	f240 8192 	bls.w	40bc34 <__gethex+0x464>
  40b910:	4699      	mov	r9, r3
  40b912:	9b00      	ldr	r3, [sp, #0]
  40b914:	f04f 0800 	mov.w	r8, #0
  40b918:	f1c3 0c01 	rsb	ip, r3, #1
  40b91c:	46a2      	mov	sl, r4
  40b91e:	462b      	mov	r3, r5
  40b920:	4647      	mov	r7, r8
  40b922:	4644      	mov	r4, r8
  40b924:	4665      	mov	r5, ip
  40b926:	e00d      	b.n	40b944 <__gethex+0x174>
  40b928:	2f20      	cmp	r7, #32
  40b92a:	d060      	beq.n	40b9ee <__gethex+0x21e>
  40b92c:	463a      	mov	r2, r7
  40b92e:	3704      	adds	r7, #4
  40b930:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40b934:	5cf3      	ldrb	r3, [r6, r3]
  40b936:	f003 030f 	and.w	r3, r3, #15
  40b93a:	4093      	lsls	r3, r2
  40b93c:	431c      	orrs	r4, r3
  40b93e:	4643      	mov	r3, r8
  40b940:	4553      	cmp	r3, sl
  40b942:	d919      	bls.n	40b978 <__gethex+0x1a8>
  40b944:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40b948:	455a      	cmp	r2, fp
  40b94a:	f103 38ff 	add.w	r8, r3, #4294967295
  40b94e:	d1eb      	bne.n	40b928 <__gethex+0x158>
  40b950:	eb08 0c05 	add.w	ip, r8, r5
  40b954:	45d4      	cmp	ip, sl
  40b956:	d3e7      	bcc.n	40b928 <__gethex+0x158>
  40b958:	4660      	mov	r0, ip
  40b95a:	9903      	ldr	r1, [sp, #12]
  40b95c:	9a00      	ldr	r2, [sp, #0]
  40b95e:	9309      	str	r3, [sp, #36]	; 0x24
  40b960:	f8cd c020 	str.w	ip, [sp, #32]
  40b964:	f000 faba 	bl	40bedc <strncmp>
  40b968:	f8dd c020 	ldr.w	ip, [sp, #32]
  40b96c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40b96e:	2800      	cmp	r0, #0
  40b970:	d1da      	bne.n	40b928 <__gethex+0x158>
  40b972:	4663      	mov	r3, ip
  40b974:	4553      	cmp	r3, sl
  40b976:	d8e5      	bhi.n	40b944 <__gethex+0x174>
  40b978:	46a0      	mov	r8, r4
  40b97a:	f849 8b04 	str.w	r8, [r9], #4
  40b97e:	9b06      	ldr	r3, [sp, #24]
  40b980:	9a04      	ldr	r2, [sp, #16]
  40b982:	ebc3 0909 	rsb	r9, r3, r9
  40b986:	ea4f 03a9 	mov.w	r3, r9, asr #2
  40b98a:	6113      	str	r3, [r2, #16]
  40b98c:	4640      	mov	r0, r8
  40b98e:	ea4f 1943 	mov.w	r9, r3, lsl #5
  40b992:	f7fc f88d 	bl	407ab0 <__hi0bits>
  40b996:	9b02      	ldr	r3, [sp, #8]
  40b998:	681e      	ldr	r6, [r3, #0]
  40b99a:	ebc0 0009 	rsb	r0, r0, r9
  40b99e:	42b0      	cmp	r0, r6
  40b9a0:	f300 8098 	bgt.w	40bad4 <__gethex+0x304>
  40b9a4:	f2c0 80be 	blt.w	40bb24 <__gethex+0x354>
  40b9a8:	2700      	movs	r7, #0
  40b9aa:	9b02      	ldr	r3, [sp, #8]
  40b9ac:	9a01      	ldr	r2, [sp, #4]
  40b9ae:	689b      	ldr	r3, [r3, #8]
  40b9b0:	429a      	cmp	r2, r3
  40b9b2:	dc4b      	bgt.n	40ba4c <__gethex+0x27c>
  40b9b4:	9b02      	ldr	r3, [sp, #8]
  40b9b6:	9a01      	ldr	r2, [sp, #4]
  40b9b8:	685b      	ldr	r3, [r3, #4]
  40b9ba:	429a      	cmp	r2, r3
  40b9bc:	da6b      	bge.n	40ba96 <__gethex+0x2c6>
  40b9be:	1a9d      	subs	r5, r3, r2
  40b9c0:	42ae      	cmp	r6, r5
  40b9c2:	f300 80c6 	bgt.w	40bb52 <__gethex+0x382>
  40b9c6:	9a02      	ldr	r2, [sp, #8]
  40b9c8:	68d2      	ldr	r2, [r2, #12]
  40b9ca:	2a02      	cmp	r2, #2
  40b9cc:	f000 8148 	beq.w	40bc60 <__gethex+0x490>
  40b9d0:	2a03      	cmp	r2, #3
  40b9d2:	f000 8116 	beq.w	40bc02 <__gethex+0x432>
  40b9d6:	2a01      	cmp	r2, #1
  40b9d8:	f000 8133 	beq.w	40bc42 <__gethex+0x472>
  40b9dc:	9805      	ldr	r0, [sp, #20]
  40b9de:	9904      	ldr	r1, [sp, #16]
  40b9e0:	f7fb ffce 	bl	407980 <_Bfree>
  40b9e4:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40b9e6:	2300      	movs	r3, #0
  40b9e8:	6013      	str	r3, [r2, #0]
  40b9ea:	2050      	movs	r0, #80	; 0x50
  40b9ec:	e740      	b.n	40b870 <__gethex+0xa0>
  40b9ee:	f8c9 4000 	str.w	r4, [r9]
  40b9f2:	2400      	movs	r4, #0
  40b9f4:	f109 0904 	add.w	r9, r9, #4
  40b9f8:	4622      	mov	r2, r4
  40b9fa:	2704      	movs	r7, #4
  40b9fc:	e798      	b.n	40b930 <__gethex+0x160>
  40b9fe:	4620      	mov	r0, r4
  40ba00:	9903      	ldr	r1, [sp, #12]
  40ba02:	9a00      	ldr	r2, [sp, #0]
  40ba04:	f000 fa6a 	bl	40bedc <strncmp>
  40ba08:	b378      	cbz	r0, 40ba6a <__gethex+0x29a>
  40ba0a:	7823      	ldrb	r3, [r4, #0]
  40ba0c:	4627      	mov	r7, r4
  40ba0e:	2b50      	cmp	r3, #80	; 0x50
  40ba10:	f43f af36 	beq.w	40b880 <__gethex+0xb0>
  40ba14:	2b70      	cmp	r3, #112	; 0x70
  40ba16:	f43f af33 	beq.w	40b880 <__gethex+0xb0>
  40ba1a:	f8c8 7000 	str.w	r7, [r8]
  40ba1e:	e722      	b.n	40b866 <__gethex+0x96>
  40ba20:	4445      	add	r5, r8
  40ba22:	f1c6 0620 	rsb	r6, r6, #32
  40ba26:	f855 0c04 	ldr.w	r0, [r5, #-4]
  40ba2a:	f7fc f841 	bl	407ab0 <__hi0bits>
  40ba2e:	42b0      	cmp	r0, r6
  40ba30:	f280 80e3 	bge.w	40bbfa <__gethex+0x42a>
  40ba34:	9804      	ldr	r0, [sp, #16]
  40ba36:	2101      	movs	r1, #1
  40ba38:	f7ff fe7a 	bl	40b730 <rshift>
  40ba3c:	9b02      	ldr	r3, [sp, #8]
  40ba3e:	9a01      	ldr	r2, [sp, #4]
  40ba40:	689b      	ldr	r3, [r3, #8]
  40ba42:	3201      	adds	r2, #1
  40ba44:	429a      	cmp	r2, r3
  40ba46:	9201      	str	r2, [sp, #4]
  40ba48:	f340 80d7 	ble.w	40bbfa <__gethex+0x42a>
  40ba4c:	9805      	ldr	r0, [sp, #20]
  40ba4e:	9904      	ldr	r1, [sp, #16]
  40ba50:	f7fb ff96 	bl	407980 <_Bfree>
  40ba54:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40ba56:	2300      	movs	r3, #0
  40ba58:	20a3      	movs	r0, #163	; 0xa3
  40ba5a:	6013      	str	r3, [r2, #0]
  40ba5c:	b00b      	add	sp, #44	; 0x2c
  40ba5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40ba62:	2501      	movs	r5, #1
  40ba64:	78bb      	ldrb	r3, [r7, #2]
  40ba66:	1cb9      	adds	r1, r7, #2
  40ba68:	e717      	b.n	40b89a <__gethex+0xca>
  40ba6a:	9900      	ldr	r1, [sp, #0]
  40ba6c:	5c62      	ldrb	r2, [r4, r1]
  40ba6e:	5cb3      	ldrb	r3, [r6, r2]
  40ba70:	1867      	adds	r7, r4, r1
  40ba72:	2b00      	cmp	r3, #0
  40ba74:	d069      	beq.n	40bb4a <__gethex+0x37a>
  40ba76:	2a30      	cmp	r2, #48	; 0x30
  40ba78:	463c      	mov	r4, r7
  40ba7a:	d104      	bne.n	40ba86 <__gethex+0x2b6>
  40ba7c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40ba80:	2b30      	cmp	r3, #48	; 0x30
  40ba82:	d0fb      	beq.n	40ba7c <__gethex+0x2ac>
  40ba84:	5cf3      	ldrb	r3, [r6, r3]
  40ba86:	fab3 fa83 	clz	sl, r3
  40ba8a:	463d      	mov	r5, r7
  40ba8c:	f04f 0901 	mov.w	r9, #1
  40ba90:	ea4f 1a5a 	mov.w	sl, sl, lsr #5
  40ba94:	e6c9      	b.n	40b82a <__gethex+0x5a>
  40ba96:	2401      	movs	r4, #1
  40ba98:	b167      	cbz	r7, 40bab4 <__gethex+0x2e4>
  40ba9a:	9b02      	ldr	r3, [sp, #8]
  40ba9c:	68db      	ldr	r3, [r3, #12]
  40ba9e:	2b02      	cmp	r3, #2
  40baa0:	f000 8085 	beq.w	40bbae <__gethex+0x3de>
  40baa4:	2b03      	cmp	r3, #3
  40baa6:	f000 8086 	beq.w	40bbb6 <__gethex+0x3e6>
  40baaa:	2b01      	cmp	r3, #1
  40baac:	f000 80b9 	beq.w	40bc22 <__gethex+0x452>
  40bab0:	f044 0410 	orr.w	r4, r4, #16
  40bab4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40bab6:	461a      	mov	r2, r3
  40bab8:	9b04      	ldr	r3, [sp, #16]
  40baba:	6013      	str	r3, [r2, #0]
  40babc:	9b07      	ldr	r3, [sp, #28]
  40babe:	461a      	mov	r2, r3
  40bac0:	9b01      	ldr	r3, [sp, #4]
  40bac2:	6013      	str	r3, [r2, #0]
  40bac4:	4620      	mov	r0, r4
  40bac6:	b00b      	add	sp, #44	; 0x2c
  40bac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bacc:	2500      	movs	r5, #0
  40bace:	e7c9      	b.n	40ba64 <__gethex+0x294>
  40bad0:	0040d708 	.word	0x0040d708
  40bad4:	1b84      	subs	r4, r0, r6
  40bad6:	4621      	mov	r1, r4
  40bad8:	9804      	ldr	r0, [sp, #16]
  40bada:	f7fc fb3d 	bl	408158 <__any_on>
  40bade:	2800      	cmp	r0, #0
  40bae0:	d035      	beq.n	40bb4e <__gethex+0x37e>
  40bae2:	1e63      	subs	r3, r4, #1
  40bae4:	115a      	asrs	r2, r3, #5
  40bae6:	9806      	ldr	r0, [sp, #24]
  40bae8:	f003 011f 	and.w	r1, r3, #31
  40baec:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  40baf0:	2701      	movs	r7, #1
  40baf2:	fa07 f101 	lsl.w	r1, r7, r1
  40baf6:	4211      	tst	r1, r2
  40baf8:	d00a      	beq.n	40bb10 <__gethex+0x340>
  40bafa:	42bb      	cmp	r3, r7
  40bafc:	f340 809f 	ble.w	40bc3e <__gethex+0x46e>
  40bb00:	9804      	ldr	r0, [sp, #16]
  40bb02:	1ea1      	subs	r1, r4, #2
  40bb04:	f7fc fb28 	bl	408158 <__any_on>
  40bb08:	2800      	cmp	r0, #0
  40bb0a:	f000 8098 	beq.w	40bc3e <__gethex+0x46e>
  40bb0e:	2703      	movs	r7, #3
  40bb10:	9b01      	ldr	r3, [sp, #4]
  40bb12:	9804      	ldr	r0, [sp, #16]
  40bb14:	4423      	add	r3, r4
  40bb16:	4621      	mov	r1, r4
  40bb18:	9301      	str	r3, [sp, #4]
  40bb1a:	f7ff fe09 	bl	40b730 <rshift>
  40bb1e:	e744      	b.n	40b9aa <__gethex+0x1da>
  40bb20:	9501      	str	r5, [sp, #4]
  40bb22:	e696      	b.n	40b852 <__gethex+0x82>
  40bb24:	1a34      	subs	r4, r6, r0
  40bb26:	9904      	ldr	r1, [sp, #16]
  40bb28:	9805      	ldr	r0, [sp, #20]
  40bb2a:	4622      	mov	r2, r4
  40bb2c:	f7fc f902 	bl	407d34 <__lshift>
  40bb30:	9b01      	ldr	r3, [sp, #4]
  40bb32:	9004      	str	r0, [sp, #16]
  40bb34:	1b1b      	subs	r3, r3, r4
  40bb36:	9301      	str	r3, [sp, #4]
  40bb38:	4603      	mov	r3, r0
  40bb3a:	3314      	adds	r3, #20
  40bb3c:	9306      	str	r3, [sp, #24]
  40bb3e:	2700      	movs	r7, #0
  40bb40:	e733      	b.n	40b9aa <__gethex+0x1da>
  40bb42:	1c9c      	adds	r4, r3, #2
  40bb44:	f04f 0900 	mov.w	r9, #0
  40bb48:	e665      	b.n	40b816 <__gethex+0x46>
  40bb4a:	4613      	mov	r3, r2
  40bb4c:	e75f      	b.n	40ba0e <__gethex+0x23e>
  40bb4e:	4607      	mov	r7, r0
  40bb50:	e7de      	b.n	40bb10 <__gethex+0x340>
  40bb52:	1e6c      	subs	r4, r5, #1
  40bb54:	2f00      	cmp	r7, #0
  40bb56:	d152      	bne.n	40bbfe <__gethex+0x42e>
  40bb58:	2c00      	cmp	r4, #0
  40bb5a:	dd04      	ble.n	40bb66 <__gethex+0x396>
  40bb5c:	9804      	ldr	r0, [sp, #16]
  40bb5e:	4621      	mov	r1, r4
  40bb60:	f7fc fafa 	bl	408158 <__any_on>
  40bb64:	4607      	mov	r7, r0
  40bb66:	1163      	asrs	r3, r4, #5
  40bb68:	9a06      	ldr	r2, [sp, #24]
  40bb6a:	9804      	ldr	r0, [sp, #16]
  40bb6c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  40bb70:	f004 041f 	and.w	r4, r4, #31
  40bb74:	2301      	movs	r3, #1
  40bb76:	40a3      	lsls	r3, r4
  40bb78:	4213      	tst	r3, r2
  40bb7a:	4629      	mov	r1, r5
  40bb7c:	bf18      	it	ne
  40bb7e:	f047 0702 	orrne.w	r7, r7, #2
  40bb82:	f7ff fdd5 	bl	40b730 <rshift>
  40bb86:	9b02      	ldr	r3, [sp, #8]
  40bb88:	685b      	ldr	r3, [r3, #4]
  40bb8a:	9301      	str	r3, [sp, #4]
  40bb8c:	1b76      	subs	r6, r6, r5
  40bb8e:	2402      	movs	r4, #2
  40bb90:	e782      	b.n	40ba98 <__gethex+0x2c8>
  40bb92:	9900      	ldr	r1, [sp, #0]
  40bb94:	5c7b      	ldrb	r3, [r7, r1]
  40bb96:	5cf2      	ldrb	r2, [r6, r3]
  40bb98:	187d      	adds	r5, r7, r1
  40bb9a:	462f      	mov	r7, r5
  40bb9c:	2a00      	cmp	r2, #0
  40bb9e:	f43f ae55 	beq.w	40b84c <__gethex+0x7c>
  40bba2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
  40bba6:	5cf2      	ldrb	r2, [r6, r3]
  40bba8:	2a00      	cmp	r2, #0
  40bbaa:	d1fa      	bne.n	40bba2 <__gethex+0x3d2>
  40bbac:	e64e      	b.n	40b84c <__gethex+0x7c>
  40bbae:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40bbb0:	f1c3 0301 	rsb	r3, r3, #1
  40bbb4:	9315      	str	r3, [sp, #84]	; 0x54
  40bbb6:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40bbb8:	2b00      	cmp	r3, #0
  40bbba:	f43f af79 	beq.w	40bab0 <__gethex+0x2e0>
  40bbbe:	9b04      	ldr	r3, [sp, #16]
  40bbc0:	691f      	ldr	r7, [r3, #16]
  40bbc2:	9b06      	ldr	r3, [sp, #24]
  40bbc4:	00bd      	lsls	r5, r7, #2
  40bbc6:	1958      	adds	r0, r3, r5
  40bbc8:	2100      	movs	r1, #0
  40bbca:	e003      	b.n	40bbd4 <__gethex+0x404>
  40bbcc:	f843 1b04 	str.w	r1, [r3], #4
  40bbd0:	4298      	cmp	r0, r3
  40bbd2:	d949      	bls.n	40bc68 <__gethex+0x498>
  40bbd4:	681a      	ldr	r2, [r3, #0]
  40bbd6:	f1b2 3fff 	cmp.w	r2, #4294967295
  40bbda:	d0f7      	beq.n	40bbcc <__gethex+0x3fc>
  40bbdc:	3201      	adds	r2, #1
  40bbde:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40bbe2:	601a      	str	r2, [r3, #0]
  40bbe4:	2c02      	cmp	r4, #2
  40bbe6:	d04e      	beq.n	40bc86 <__gethex+0x4b6>
  40bbe8:	9b04      	ldr	r3, [sp, #16]
  40bbea:	691b      	ldr	r3, [r3, #16]
  40bbec:	429f      	cmp	r7, r3
  40bbee:	f6ff af21 	blt.w	40ba34 <__gethex+0x264>
  40bbf2:	f016 061f 	ands.w	r6, r6, #31
  40bbf6:	f47f af13 	bne.w	40ba20 <__gethex+0x250>
  40bbfa:	2421      	movs	r4, #33	; 0x21
  40bbfc:	e75a      	b.n	40bab4 <__gethex+0x2e4>
  40bbfe:	2701      	movs	r7, #1
  40bc00:	e7b1      	b.n	40bb66 <__gethex+0x396>
  40bc02:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40bc04:	2a00      	cmp	r2, #0
  40bc06:	f43f aee9 	beq.w	40b9dc <__gethex+0x20c>
  40bc0a:	9907      	ldr	r1, [sp, #28]
  40bc0c:	600b      	str	r3, [r1, #0]
  40bc0e:	9b06      	ldr	r3, [sp, #24]
  40bc10:	9904      	ldr	r1, [sp, #16]
  40bc12:	2201      	movs	r2, #1
  40bc14:	610a      	str	r2, [r1, #16]
  40bc16:	601a      	str	r2, [r3, #0]
  40bc18:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40bc1a:	461a      	mov	r2, r3
  40bc1c:	2062      	movs	r0, #98	; 0x62
  40bc1e:	6011      	str	r1, [r2, #0]
  40bc20:	e626      	b.n	40b870 <__gethex+0xa0>
  40bc22:	07ba      	lsls	r2, r7, #30
  40bc24:	f57f af44 	bpl.w	40bab0 <__gethex+0x2e0>
  40bc28:	9b06      	ldr	r3, [sp, #24]
  40bc2a:	681b      	ldr	r3, [r3, #0]
  40bc2c:	433b      	orrs	r3, r7
  40bc2e:	07db      	lsls	r3, r3, #31
  40bc30:	d4c5      	bmi.n	40bbbe <__gethex+0x3ee>
  40bc32:	e73d      	b.n	40bab0 <__gethex+0x2e0>
  40bc34:	f8dd 9018 	ldr.w	r9, [sp, #24]
  40bc38:	f04f 0800 	mov.w	r8, #0
  40bc3c:	e69d      	b.n	40b97a <__gethex+0x1aa>
  40bc3e:	2702      	movs	r7, #2
  40bc40:	e766      	b.n	40bb10 <__gethex+0x340>
  40bc42:	42b5      	cmp	r5, r6
  40bc44:	f47f aeca 	bne.w	40b9dc <__gethex+0x20c>
  40bc48:	2e01      	cmp	r6, #1
  40bc4a:	ddde      	ble.n	40bc0a <__gethex+0x43a>
  40bc4c:	1e71      	subs	r1, r6, #1
  40bc4e:	9804      	ldr	r0, [sp, #16]
  40bc50:	f7fc fa82 	bl	408158 <__any_on>
  40bc54:	2800      	cmp	r0, #0
  40bc56:	f43f aec1 	beq.w	40b9dc <__gethex+0x20c>
  40bc5a:	9b02      	ldr	r3, [sp, #8]
  40bc5c:	685b      	ldr	r3, [r3, #4]
  40bc5e:	e7d4      	b.n	40bc0a <__gethex+0x43a>
  40bc60:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40bc62:	2a00      	cmp	r2, #0
  40bc64:	d0d1      	beq.n	40bc0a <__gethex+0x43a>
  40bc66:	e6b9      	b.n	40b9dc <__gethex+0x20c>
  40bc68:	9b04      	ldr	r3, [sp, #16]
  40bc6a:	689b      	ldr	r3, [r3, #8]
  40bc6c:	429f      	cmp	r7, r3
  40bc6e:	da11      	bge.n	40bc94 <__gethex+0x4c4>
  40bc70:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40bc74:	463b      	mov	r3, r7
  40bc76:	9804      	ldr	r0, [sp, #16]
  40bc78:	eb00 0283 	add.w	r2, r0, r3, lsl #2
  40bc7c:	2101      	movs	r1, #1
  40bc7e:	3301      	adds	r3, #1
  40bc80:	6103      	str	r3, [r0, #16]
  40bc82:	6151      	str	r1, [r2, #20]
  40bc84:	e7ae      	b.n	40bbe4 <__gethex+0x414>
  40bc86:	9b02      	ldr	r3, [sp, #8]
  40bc88:	681b      	ldr	r3, [r3, #0]
  40bc8a:	3b01      	subs	r3, #1
  40bc8c:	42b3      	cmp	r3, r6
  40bc8e:	d01d      	beq.n	40bccc <__gethex+0x4fc>
  40bc90:	2422      	movs	r4, #34	; 0x22
  40bc92:	e70f      	b.n	40bab4 <__gethex+0x2e4>
  40bc94:	9b04      	ldr	r3, [sp, #16]
  40bc96:	f8dd 9014 	ldr.w	r9, [sp, #20]
  40bc9a:	6859      	ldr	r1, [r3, #4]
  40bc9c:	4648      	mov	r0, r9
  40bc9e:	3101      	adds	r1, #1
  40bca0:	f7fb fe48 	bl	407934 <_Balloc>
  40bca4:	9904      	ldr	r1, [sp, #16]
  40bca6:	690b      	ldr	r3, [r1, #16]
  40bca8:	1c9a      	adds	r2, r3, #2
  40bcaa:	4680      	mov	r8, r0
  40bcac:	0092      	lsls	r2, r2, #2
  40bcae:	310c      	adds	r1, #12
  40bcb0:	300c      	adds	r0, #12
  40bcb2:	f7fb fd3d 	bl	407730 <memcpy>
  40bcb6:	4648      	mov	r0, r9
  40bcb8:	9904      	ldr	r1, [sp, #16]
  40bcba:	f7fb fe61 	bl	407980 <_Bfree>
  40bcbe:	f8cd 8010 	str.w	r8, [sp, #16]
  40bcc2:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40bcc6:	f108 0814 	add.w	r8, r8, #20
  40bcca:	e7d4      	b.n	40bc76 <__gethex+0x4a6>
  40bccc:	1173      	asrs	r3, r6, #5
  40bcce:	f006 061f 	and.w	r6, r6, #31
  40bcd2:	f858 2023 	ldr.w	r2, [r8, r3, lsl #2]
  40bcd6:	2301      	movs	r3, #1
  40bcd8:	40b3      	lsls	r3, r6
  40bcda:	4213      	tst	r3, r2
  40bcdc:	bf0c      	ite	eq
  40bcde:	2422      	moveq	r4, #34	; 0x22
  40bce0:	2421      	movne	r4, #33	; 0x21
  40bce2:	e6e7      	b.n	40bab4 <__gethex+0x2e4>

0040bce4 <__hexnan>:
  40bce4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bce8:	680b      	ldr	r3, [r1, #0]
  40bcea:	b085      	sub	sp, #20
  40bcec:	1159      	asrs	r1, r3, #5
  40bcee:	eb02 0181 	add.w	r1, r2, r1, lsl #2
  40bcf2:	f013 031f 	ands.w	r3, r3, #31
  40bcf6:	9002      	str	r0, [sp, #8]
  40bcf8:	9101      	str	r1, [sp, #4]
  40bcfa:	9303      	str	r3, [sp, #12]
  40bcfc:	d002      	beq.n	40bd04 <__hexnan+0x20>
  40bcfe:	460b      	mov	r3, r1
  40bd00:	3304      	adds	r3, #4
  40bd02:	9301      	str	r3, [sp, #4]
  40bd04:	9c01      	ldr	r4, [sp, #4]
  40bd06:	f8df 915c 	ldr.w	r9, [pc, #348]	; 40be64 <__hexnan+0x180>
  40bd0a:	2300      	movs	r3, #0
  40bd0c:	4619      	mov	r1, r3
  40bd0e:	f844 3c04 	str.w	r3, [r4, #-4]
  40bd12:	469a      	mov	sl, r3
  40bd14:	469e      	mov	lr, r3
  40bd16:	9b02      	ldr	r3, [sp, #8]
  40bd18:	f1a4 0c04 	sub.w	ip, r4, #4
  40bd1c:	681d      	ldr	r5, [r3, #0]
  40bd1e:	46e0      	mov	r8, ip
  40bd20:	4660      	mov	r0, ip
  40bd22:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40bd26:	b323      	cbz	r3, 40bd72 <__hexnan+0x8e>
  40bd28:	f819 4003 	ldrb.w	r4, [r9, r3]
  40bd2c:	2c00      	cmp	r4, #0
  40bd2e:	d143      	bne.n	40bdb8 <__hexnan+0xd4>
  40bd30:	2b20      	cmp	r3, #32
  40bd32:	d85e      	bhi.n	40bdf2 <__hexnan+0x10e>
  40bd34:	45d6      	cmp	lr, sl
  40bd36:	ddf4      	ble.n	40bd22 <__hexnan+0x3e>
  40bd38:	4540      	cmp	r0, r8
  40bd3a:	d213      	bcs.n	40bd64 <__hexnan+0x80>
  40bd3c:	2907      	cmp	r1, #7
  40bd3e:	dc11      	bgt.n	40bd64 <__hexnan+0x80>
  40bd40:	f1c1 0108 	rsb	r1, r1, #8
  40bd44:	0089      	lsls	r1, r1, #2
  40bd46:	6806      	ldr	r6, [r0, #0]
  40bd48:	f1c1 0b20 	rsb	fp, r1, #32
  40bd4c:	4603      	mov	r3, r0
  40bd4e:	685f      	ldr	r7, [r3, #4]
  40bd50:	fa07 f40b 	lsl.w	r4, r7, fp
  40bd54:	4334      	orrs	r4, r6
  40bd56:	fa27 f601 	lsr.w	r6, r7, r1
  40bd5a:	601c      	str	r4, [r3, #0]
  40bd5c:	f843 6f04 	str.w	r6, [r3, #4]!
  40bd60:	4598      	cmp	r8, r3
  40bd62:	d8f4      	bhi.n	40bd4e <__hexnan+0x6a>
  40bd64:	4290      	cmp	r0, r2
  40bd66:	d83b      	bhi.n	40bde0 <__hexnan+0xfc>
  40bd68:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  40bd6c:	2108      	movs	r1, #8
  40bd6e:	2b00      	cmp	r3, #0
  40bd70:	d1da      	bne.n	40bd28 <__hexnan+0x44>
  40bd72:	f1be 0f00 	cmp.w	lr, #0
  40bd76:	d03e      	beq.n	40bdf6 <__hexnan+0x112>
  40bd78:	4540      	cmp	r0, r8
  40bd7a:	d201      	bcs.n	40bd80 <__hexnan+0x9c>
  40bd7c:	2907      	cmp	r1, #7
  40bd7e:	dd5d      	ble.n	40be3c <__hexnan+0x158>
  40bd80:	4282      	cmp	r2, r0
  40bd82:	d23c      	bcs.n	40bdfe <__hexnan+0x11a>
  40bd84:	4613      	mov	r3, r2
  40bd86:	f850 1b04 	ldr.w	r1, [r0], #4
  40bd8a:	f843 1b04 	str.w	r1, [r3], #4
  40bd8e:	4584      	cmp	ip, r0
  40bd90:	d2f9      	bcs.n	40bd86 <__hexnan+0xa2>
  40bd92:	2100      	movs	r1, #0
  40bd94:	f843 1b04 	str.w	r1, [r3], #4
  40bd98:	459c      	cmp	ip, r3
  40bd9a:	d2fb      	bcs.n	40bd94 <__hexnan+0xb0>
  40bd9c:	9b01      	ldr	r3, [sp, #4]
  40bd9e:	f853 3c04 	ldr.w	r3, [r3, #-4]
  40bda2:	b92b      	cbnz	r3, 40bdb0 <__hexnan+0xcc>
  40bda4:	4562      	cmp	r2, ip
  40bda6:	d03b      	beq.n	40be20 <__hexnan+0x13c>
  40bda8:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
  40bdac:	2b00      	cmp	r3, #0
  40bdae:	d0f9      	beq.n	40bda4 <__hexnan+0xc0>
  40bdb0:	2005      	movs	r0, #5
  40bdb2:	b005      	add	sp, #20
  40bdb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bdb8:	3101      	adds	r1, #1
  40bdba:	2908      	cmp	r1, #8
  40bdbc:	f10e 0e01 	add.w	lr, lr, #1
  40bdc0:	dc06      	bgt.n	40bdd0 <__hexnan+0xec>
  40bdc2:	6803      	ldr	r3, [r0, #0]
  40bdc4:	011b      	lsls	r3, r3, #4
  40bdc6:	f004 040f 	and.w	r4, r4, #15
  40bdca:	431c      	orrs	r4, r3
  40bdcc:	6004      	str	r4, [r0, #0]
  40bdce:	e7a8      	b.n	40bd22 <__hexnan+0x3e>
  40bdd0:	4290      	cmp	r0, r2
  40bdd2:	d9a6      	bls.n	40bd22 <__hexnan+0x3e>
  40bdd4:	2300      	movs	r3, #0
  40bdd6:	f840 3c04 	str.w	r3, [r0, #-4]
  40bdda:	2101      	movs	r1, #1
  40bddc:	3804      	subs	r0, #4
  40bdde:	e7f2      	b.n	40bdc6 <__hexnan+0xe2>
  40bde0:	2300      	movs	r3, #0
  40bde2:	f1a0 0804 	sub.w	r8, r0, #4
  40bde6:	f840 3c04 	str.w	r3, [r0, #-4]
  40bdea:	46f2      	mov	sl, lr
  40bdec:	4640      	mov	r0, r8
  40bdee:	4619      	mov	r1, r3
  40bdf0:	e797      	b.n	40bd22 <__hexnan+0x3e>
  40bdf2:	2b29      	cmp	r3, #41	; 0x29
  40bdf4:	d01b      	beq.n	40be2e <__hexnan+0x14a>
  40bdf6:	2004      	movs	r0, #4
  40bdf8:	b005      	add	sp, #20
  40bdfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bdfe:	9b03      	ldr	r3, [sp, #12]
  40be00:	2b00      	cmp	r3, #0
  40be02:	d0cb      	beq.n	40bd9c <__hexnan+0xb8>
  40be04:	9c01      	ldr	r4, [sp, #4]
  40be06:	9b03      	ldr	r3, [sp, #12]
  40be08:	f854 1c04 	ldr.w	r1, [r4, #-4]
  40be0c:	f1c3 0320 	rsb	r3, r3, #32
  40be10:	f04f 30ff 	mov.w	r0, #4294967295
  40be14:	fa20 f303 	lsr.w	r3, r0, r3
  40be18:	400b      	ands	r3, r1
  40be1a:	f844 3c04 	str.w	r3, [r4, #-4]
  40be1e:	e7c0      	b.n	40bda2 <__hexnan+0xbe>
  40be20:	2301      	movs	r3, #1
  40be22:	2005      	movs	r0, #5
  40be24:	f8cc 3000 	str.w	r3, [ip]
  40be28:	b005      	add	sp, #20
  40be2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40be2e:	9b02      	ldr	r3, [sp, #8]
  40be30:	3501      	adds	r5, #1
  40be32:	601d      	str	r5, [r3, #0]
  40be34:	f1be 0f00 	cmp.w	lr, #0
  40be38:	d19e      	bne.n	40bd78 <__hexnan+0x94>
  40be3a:	e7dc      	b.n	40bdf6 <__hexnan+0x112>
  40be3c:	f1c1 0308 	rsb	r3, r1, #8
  40be40:	009b      	lsls	r3, r3, #2
  40be42:	6805      	ldr	r5, [r0, #0]
  40be44:	f1c3 0720 	rsb	r7, r3, #32
  40be48:	4601      	mov	r1, r0
  40be4a:	684e      	ldr	r6, [r1, #4]
  40be4c:	fa06 f407 	lsl.w	r4, r6, r7
  40be50:	432c      	orrs	r4, r5
  40be52:	fa26 f503 	lsr.w	r5, r6, r3
  40be56:	600c      	str	r4, [r1, #0]
  40be58:	f841 5f04 	str.w	r5, [r1, #4]!
  40be5c:	4541      	cmp	r1, r8
  40be5e:	d3f4      	bcc.n	40be4a <__hexnan+0x166>
  40be60:	e78e      	b.n	40bd80 <__hexnan+0x9c>
  40be62:	bf00      	nop
  40be64:	0040d708 	.word	0x0040d708

0040be68 <_isatty_r>:
  40be68:	b538      	push	{r3, r4, r5, lr}
  40be6a:	4c07      	ldr	r4, [pc, #28]	; (40be88 <_isatty_r+0x20>)
  40be6c:	2300      	movs	r3, #0
  40be6e:	4605      	mov	r5, r0
  40be70:	4608      	mov	r0, r1
  40be72:	6023      	str	r3, [r4, #0]
  40be74:	f7f5 fffc 	bl	401e70 <_isatty>
  40be78:	1c43      	adds	r3, r0, #1
  40be7a:	d000      	beq.n	40be7e <_isatty_r+0x16>
  40be7c:	bd38      	pop	{r3, r4, r5, pc}
  40be7e:	6823      	ldr	r3, [r4, #0]
  40be80:	2b00      	cmp	r3, #0
  40be82:	d0fb      	beq.n	40be7c <_isatty_r+0x14>
  40be84:	602b      	str	r3, [r5, #0]
  40be86:	bd38      	pop	{r3, r4, r5, pc}
  40be88:	200009e0 	.word	0x200009e0

0040be8c <_lseek_r>:
  40be8c:	b570      	push	{r4, r5, r6, lr}
  40be8e:	4c08      	ldr	r4, [pc, #32]	; (40beb0 <_lseek_r+0x24>)
  40be90:	4606      	mov	r6, r0
  40be92:	2500      	movs	r5, #0
  40be94:	4608      	mov	r0, r1
  40be96:	4611      	mov	r1, r2
  40be98:	461a      	mov	r2, r3
  40be9a:	6025      	str	r5, [r4, #0]
  40be9c:	f7f5 fff4 	bl	401e88 <_lseek>
  40bea0:	1c43      	adds	r3, r0, #1
  40bea2:	d000      	beq.n	40bea6 <_lseek_r+0x1a>
  40bea4:	bd70      	pop	{r4, r5, r6, pc}
  40bea6:	6823      	ldr	r3, [r4, #0]
  40bea8:	2b00      	cmp	r3, #0
  40beaa:	d0fb      	beq.n	40bea4 <_lseek_r+0x18>
  40beac:	6033      	str	r3, [r6, #0]
  40beae:	bd70      	pop	{r4, r5, r6, pc}
  40beb0:	200009e0 	.word	0x200009e0

0040beb4 <_read_r>:
  40beb4:	b570      	push	{r4, r5, r6, lr}
  40beb6:	4c08      	ldr	r4, [pc, #32]	; (40bed8 <_read_r+0x24>)
  40beb8:	4606      	mov	r6, r0
  40beba:	2500      	movs	r5, #0
  40bebc:	4608      	mov	r0, r1
  40bebe:	4611      	mov	r1, r2
  40bec0:	461a      	mov	r2, r3
  40bec2:	6025      	str	r5, [r4, #0]
  40bec4:	f7f4 fad6 	bl	400474 <_read>
  40bec8:	1c43      	adds	r3, r0, #1
  40beca:	d000      	beq.n	40bece <_read_r+0x1a>
  40becc:	bd70      	pop	{r4, r5, r6, pc}
  40bece:	6823      	ldr	r3, [r4, #0]
  40bed0:	2b00      	cmp	r3, #0
  40bed2:	d0fb      	beq.n	40becc <_read_r+0x18>
  40bed4:	6033      	str	r3, [r6, #0]
  40bed6:	bd70      	pop	{r4, r5, r6, pc}
  40bed8:	200009e0 	.word	0x200009e0

0040bedc <strncmp>:
  40bedc:	2a00      	cmp	r2, #0
  40bede:	d03e      	beq.n	40bf5e <strncmp+0x82>
  40bee0:	ea40 0301 	orr.w	r3, r0, r1
  40bee4:	f013 0303 	ands.w	r3, r3, #3
  40bee8:	b4f0      	push	{r4, r5, r6, r7}
  40beea:	d125      	bne.n	40bf38 <strncmp+0x5c>
  40beec:	2a03      	cmp	r2, #3
  40beee:	d923      	bls.n	40bf38 <strncmp+0x5c>
  40bef0:	6804      	ldr	r4, [r0, #0]
  40bef2:	680d      	ldr	r5, [r1, #0]
  40bef4:	42ac      	cmp	r4, r5
  40bef6:	d11f      	bne.n	40bf38 <strncmp+0x5c>
  40bef8:	3a04      	subs	r2, #4
  40befa:	d032      	beq.n	40bf62 <strncmp+0x86>
  40befc:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40bf00:	ea25 0404 	bic.w	r4, r5, r4
  40bf04:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40bf08:	d12e      	bne.n	40bf68 <strncmp+0x8c>
  40bf0a:	1d07      	adds	r7, r0, #4
  40bf0c:	1d0d      	adds	r5, r1, #4
  40bf0e:	e00d      	b.n	40bf2c <strncmp+0x50>
  40bf10:	f857 3b04 	ldr.w	r3, [r7], #4
  40bf14:	680e      	ldr	r6, [r1, #0]
  40bf16:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
  40bf1a:	42b3      	cmp	r3, r6
  40bf1c:	ea24 0403 	bic.w	r4, r4, r3
  40bf20:	d10a      	bne.n	40bf38 <strncmp+0x5c>
  40bf22:	3a04      	subs	r2, #4
  40bf24:	d01d      	beq.n	40bf62 <strncmp+0x86>
  40bf26:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40bf2a:	d120      	bne.n	40bf6e <strncmp+0x92>
  40bf2c:	2a03      	cmp	r2, #3
  40bf2e:	4629      	mov	r1, r5
  40bf30:	4638      	mov	r0, r7
  40bf32:	f105 0504 	add.w	r5, r5, #4
  40bf36:	d8eb      	bhi.n	40bf10 <strncmp+0x34>
  40bf38:	7803      	ldrb	r3, [r0, #0]
  40bf3a:	780c      	ldrb	r4, [r1, #0]
  40bf3c:	42a3      	cmp	r3, r4
  40bf3e:	f102 32ff 	add.w	r2, r2, #4294967295
  40bf42:	d109      	bne.n	40bf58 <strncmp+0x7c>
  40bf44:	b16a      	cbz	r2, 40bf62 <strncmp+0x86>
  40bf46:	b17b      	cbz	r3, 40bf68 <strncmp+0x8c>
  40bf48:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40bf4c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40bf50:	42a3      	cmp	r3, r4
  40bf52:	f102 32ff 	add.w	r2, r2, #4294967295
  40bf56:	d0f5      	beq.n	40bf44 <strncmp+0x68>
  40bf58:	1b18      	subs	r0, r3, r4
  40bf5a:	bcf0      	pop	{r4, r5, r6, r7}
  40bf5c:	4770      	bx	lr
  40bf5e:	4610      	mov	r0, r2
  40bf60:	4770      	bx	lr
  40bf62:	4610      	mov	r0, r2
  40bf64:	bcf0      	pop	{r4, r5, r6, r7}
  40bf66:	4770      	bx	lr
  40bf68:	4618      	mov	r0, r3
  40bf6a:	bcf0      	pop	{r4, r5, r6, r7}
  40bf6c:	4770      	bx	lr
  40bf6e:	2000      	movs	r0, #0
  40bf70:	e7f3      	b.n	40bf5a <strncmp+0x7e>
  40bf72:	bf00      	nop

0040bf74 <__ssprint_r>:
  40bf74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bf78:	6893      	ldr	r3, [r2, #8]
  40bf7a:	f8d2 8000 	ldr.w	r8, [r2]
  40bf7e:	b083      	sub	sp, #12
  40bf80:	4691      	mov	r9, r2
  40bf82:	2b00      	cmp	r3, #0
  40bf84:	d072      	beq.n	40c06c <__ssprint_r+0xf8>
  40bf86:	4607      	mov	r7, r0
  40bf88:	f04f 0b00 	mov.w	fp, #0
  40bf8c:	6808      	ldr	r0, [r1, #0]
  40bf8e:	688b      	ldr	r3, [r1, #8]
  40bf90:	460d      	mov	r5, r1
  40bf92:	465c      	mov	r4, fp
  40bf94:	2c00      	cmp	r4, #0
  40bf96:	d045      	beq.n	40c024 <__ssprint_r+0xb0>
  40bf98:	429c      	cmp	r4, r3
  40bf9a:	461e      	mov	r6, r3
  40bf9c:	469a      	mov	sl, r3
  40bf9e:	d348      	bcc.n	40c032 <__ssprint_r+0xbe>
  40bfa0:	89ab      	ldrh	r3, [r5, #12]
  40bfa2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40bfa6:	d02d      	beq.n	40c004 <__ssprint_r+0x90>
  40bfa8:	696e      	ldr	r6, [r5, #20]
  40bfaa:	6929      	ldr	r1, [r5, #16]
  40bfac:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  40bfb0:	ebc1 0a00 	rsb	sl, r1, r0
  40bfb4:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  40bfb8:	1c60      	adds	r0, r4, #1
  40bfba:	1076      	asrs	r6, r6, #1
  40bfbc:	4450      	add	r0, sl
  40bfbe:	4286      	cmp	r6, r0
  40bfc0:	4632      	mov	r2, r6
  40bfc2:	bf3c      	itt	cc
  40bfc4:	4606      	movcc	r6, r0
  40bfc6:	4632      	movcc	r2, r6
  40bfc8:	055b      	lsls	r3, r3, #21
  40bfca:	d535      	bpl.n	40c038 <__ssprint_r+0xc4>
  40bfcc:	4611      	mov	r1, r2
  40bfce:	4638      	mov	r0, r7
  40bfd0:	f7fb f88e 	bl	4070f0 <_malloc_r>
  40bfd4:	2800      	cmp	r0, #0
  40bfd6:	d039      	beq.n	40c04c <__ssprint_r+0xd8>
  40bfd8:	4652      	mov	r2, sl
  40bfda:	6929      	ldr	r1, [r5, #16]
  40bfdc:	9001      	str	r0, [sp, #4]
  40bfde:	f7fb fba7 	bl	407730 <memcpy>
  40bfe2:	89aa      	ldrh	r2, [r5, #12]
  40bfe4:	9b01      	ldr	r3, [sp, #4]
  40bfe6:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40bfea:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40bfee:	81aa      	strh	r2, [r5, #12]
  40bff0:	ebca 0206 	rsb	r2, sl, r6
  40bff4:	eb03 000a 	add.w	r0, r3, sl
  40bff8:	616e      	str	r6, [r5, #20]
  40bffa:	612b      	str	r3, [r5, #16]
  40bffc:	6028      	str	r0, [r5, #0]
  40bffe:	60aa      	str	r2, [r5, #8]
  40c000:	4626      	mov	r6, r4
  40c002:	46a2      	mov	sl, r4
  40c004:	4652      	mov	r2, sl
  40c006:	4659      	mov	r1, fp
  40c008:	f7fb fc2c 	bl	407864 <memmove>
  40c00c:	f8d9 2008 	ldr.w	r2, [r9, #8]
  40c010:	68ab      	ldr	r3, [r5, #8]
  40c012:	6828      	ldr	r0, [r5, #0]
  40c014:	1b9b      	subs	r3, r3, r6
  40c016:	4450      	add	r0, sl
  40c018:	1b14      	subs	r4, r2, r4
  40c01a:	60ab      	str	r3, [r5, #8]
  40c01c:	6028      	str	r0, [r5, #0]
  40c01e:	f8c9 4008 	str.w	r4, [r9, #8]
  40c022:	b31c      	cbz	r4, 40c06c <__ssprint_r+0xf8>
  40c024:	f8d8 b000 	ldr.w	fp, [r8]
  40c028:	f8d8 4004 	ldr.w	r4, [r8, #4]
  40c02c:	f108 0808 	add.w	r8, r8, #8
  40c030:	e7b0      	b.n	40bf94 <__ssprint_r+0x20>
  40c032:	4626      	mov	r6, r4
  40c034:	46a2      	mov	sl, r4
  40c036:	e7e5      	b.n	40c004 <__ssprint_r+0x90>
  40c038:	4638      	mov	r0, r7
  40c03a:	f7fc f8e9 	bl	408210 <_realloc_r>
  40c03e:	4603      	mov	r3, r0
  40c040:	2800      	cmp	r0, #0
  40c042:	d1d5      	bne.n	40bff0 <__ssprint_r+0x7c>
  40c044:	4638      	mov	r0, r7
  40c046:	6929      	ldr	r1, [r5, #16]
  40c048:	f7fa fd0a 	bl	406a60 <_free_r>
  40c04c:	230c      	movs	r3, #12
  40c04e:	603b      	str	r3, [r7, #0]
  40c050:	89ab      	ldrh	r3, [r5, #12]
  40c052:	2200      	movs	r2, #0
  40c054:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c058:	f04f 30ff 	mov.w	r0, #4294967295
  40c05c:	81ab      	strh	r3, [r5, #12]
  40c05e:	f8c9 2008 	str.w	r2, [r9, #8]
  40c062:	f8c9 2004 	str.w	r2, [r9, #4]
  40c066:	b003      	add	sp, #12
  40c068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c06c:	2000      	movs	r0, #0
  40c06e:	f8c9 0004 	str.w	r0, [r9, #4]
  40c072:	b003      	add	sp, #12
  40c074:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040c078 <__aeabi_drsub>:
  40c078:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40c07c:	e002      	b.n	40c084 <__adddf3>
  40c07e:	bf00      	nop

0040c080 <__aeabi_dsub>:
  40c080:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040c084 <__adddf3>:
  40c084:	b530      	push	{r4, r5, lr}
  40c086:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40c08a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40c08e:	ea94 0f05 	teq	r4, r5
  40c092:	bf08      	it	eq
  40c094:	ea90 0f02 	teqeq	r0, r2
  40c098:	bf1f      	itttt	ne
  40c09a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40c09e:	ea55 0c02 	orrsne.w	ip, r5, r2
  40c0a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40c0a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40c0aa:	f000 80e2 	beq.w	40c272 <__adddf3+0x1ee>
  40c0ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40c0b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40c0b6:	bfb8      	it	lt
  40c0b8:	426d      	neglt	r5, r5
  40c0ba:	dd0c      	ble.n	40c0d6 <__adddf3+0x52>
  40c0bc:	442c      	add	r4, r5
  40c0be:	ea80 0202 	eor.w	r2, r0, r2
  40c0c2:	ea81 0303 	eor.w	r3, r1, r3
  40c0c6:	ea82 0000 	eor.w	r0, r2, r0
  40c0ca:	ea83 0101 	eor.w	r1, r3, r1
  40c0ce:	ea80 0202 	eor.w	r2, r0, r2
  40c0d2:	ea81 0303 	eor.w	r3, r1, r3
  40c0d6:	2d36      	cmp	r5, #54	; 0x36
  40c0d8:	bf88      	it	hi
  40c0da:	bd30      	pophi	{r4, r5, pc}
  40c0dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c0e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40c0e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40c0e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40c0ec:	d002      	beq.n	40c0f4 <__adddf3+0x70>
  40c0ee:	4240      	negs	r0, r0
  40c0f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c0f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40c0f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40c0fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40c100:	d002      	beq.n	40c108 <__adddf3+0x84>
  40c102:	4252      	negs	r2, r2
  40c104:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40c108:	ea94 0f05 	teq	r4, r5
  40c10c:	f000 80a7 	beq.w	40c25e <__adddf3+0x1da>
  40c110:	f1a4 0401 	sub.w	r4, r4, #1
  40c114:	f1d5 0e20 	rsbs	lr, r5, #32
  40c118:	db0d      	blt.n	40c136 <__adddf3+0xb2>
  40c11a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40c11e:	fa22 f205 	lsr.w	r2, r2, r5
  40c122:	1880      	adds	r0, r0, r2
  40c124:	f141 0100 	adc.w	r1, r1, #0
  40c128:	fa03 f20e 	lsl.w	r2, r3, lr
  40c12c:	1880      	adds	r0, r0, r2
  40c12e:	fa43 f305 	asr.w	r3, r3, r5
  40c132:	4159      	adcs	r1, r3
  40c134:	e00e      	b.n	40c154 <__adddf3+0xd0>
  40c136:	f1a5 0520 	sub.w	r5, r5, #32
  40c13a:	f10e 0e20 	add.w	lr, lr, #32
  40c13e:	2a01      	cmp	r2, #1
  40c140:	fa03 fc0e 	lsl.w	ip, r3, lr
  40c144:	bf28      	it	cs
  40c146:	f04c 0c02 	orrcs.w	ip, ip, #2
  40c14a:	fa43 f305 	asr.w	r3, r3, r5
  40c14e:	18c0      	adds	r0, r0, r3
  40c150:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40c154:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40c158:	d507      	bpl.n	40c16a <__adddf3+0xe6>
  40c15a:	f04f 0e00 	mov.w	lr, #0
  40c15e:	f1dc 0c00 	rsbs	ip, ip, #0
  40c162:	eb7e 0000 	sbcs.w	r0, lr, r0
  40c166:	eb6e 0101 	sbc.w	r1, lr, r1
  40c16a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40c16e:	d31b      	bcc.n	40c1a8 <__adddf3+0x124>
  40c170:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40c174:	d30c      	bcc.n	40c190 <__adddf3+0x10c>
  40c176:	0849      	lsrs	r1, r1, #1
  40c178:	ea5f 0030 	movs.w	r0, r0, rrx
  40c17c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40c180:	f104 0401 	add.w	r4, r4, #1
  40c184:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40c188:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40c18c:	f080 809a 	bcs.w	40c2c4 <__adddf3+0x240>
  40c190:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40c194:	bf08      	it	eq
  40c196:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c19a:	f150 0000 	adcs.w	r0, r0, #0
  40c19e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c1a2:	ea41 0105 	orr.w	r1, r1, r5
  40c1a6:	bd30      	pop	{r4, r5, pc}
  40c1a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40c1ac:	4140      	adcs	r0, r0
  40c1ae:	eb41 0101 	adc.w	r1, r1, r1
  40c1b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c1b6:	f1a4 0401 	sub.w	r4, r4, #1
  40c1ba:	d1e9      	bne.n	40c190 <__adddf3+0x10c>
  40c1bc:	f091 0f00 	teq	r1, #0
  40c1c0:	bf04      	itt	eq
  40c1c2:	4601      	moveq	r1, r0
  40c1c4:	2000      	moveq	r0, #0
  40c1c6:	fab1 f381 	clz	r3, r1
  40c1ca:	bf08      	it	eq
  40c1cc:	3320      	addeq	r3, #32
  40c1ce:	f1a3 030b 	sub.w	r3, r3, #11
  40c1d2:	f1b3 0220 	subs.w	r2, r3, #32
  40c1d6:	da0c      	bge.n	40c1f2 <__adddf3+0x16e>
  40c1d8:	320c      	adds	r2, #12
  40c1da:	dd08      	ble.n	40c1ee <__adddf3+0x16a>
  40c1dc:	f102 0c14 	add.w	ip, r2, #20
  40c1e0:	f1c2 020c 	rsb	r2, r2, #12
  40c1e4:	fa01 f00c 	lsl.w	r0, r1, ip
  40c1e8:	fa21 f102 	lsr.w	r1, r1, r2
  40c1ec:	e00c      	b.n	40c208 <__adddf3+0x184>
  40c1ee:	f102 0214 	add.w	r2, r2, #20
  40c1f2:	bfd8      	it	le
  40c1f4:	f1c2 0c20 	rsble	ip, r2, #32
  40c1f8:	fa01 f102 	lsl.w	r1, r1, r2
  40c1fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  40c200:	bfdc      	itt	le
  40c202:	ea41 010c 	orrle.w	r1, r1, ip
  40c206:	4090      	lslle	r0, r2
  40c208:	1ae4      	subs	r4, r4, r3
  40c20a:	bfa2      	ittt	ge
  40c20c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40c210:	4329      	orrge	r1, r5
  40c212:	bd30      	popge	{r4, r5, pc}
  40c214:	ea6f 0404 	mvn.w	r4, r4
  40c218:	3c1f      	subs	r4, #31
  40c21a:	da1c      	bge.n	40c256 <__adddf3+0x1d2>
  40c21c:	340c      	adds	r4, #12
  40c21e:	dc0e      	bgt.n	40c23e <__adddf3+0x1ba>
  40c220:	f104 0414 	add.w	r4, r4, #20
  40c224:	f1c4 0220 	rsb	r2, r4, #32
  40c228:	fa20 f004 	lsr.w	r0, r0, r4
  40c22c:	fa01 f302 	lsl.w	r3, r1, r2
  40c230:	ea40 0003 	orr.w	r0, r0, r3
  40c234:	fa21 f304 	lsr.w	r3, r1, r4
  40c238:	ea45 0103 	orr.w	r1, r5, r3
  40c23c:	bd30      	pop	{r4, r5, pc}
  40c23e:	f1c4 040c 	rsb	r4, r4, #12
  40c242:	f1c4 0220 	rsb	r2, r4, #32
  40c246:	fa20 f002 	lsr.w	r0, r0, r2
  40c24a:	fa01 f304 	lsl.w	r3, r1, r4
  40c24e:	ea40 0003 	orr.w	r0, r0, r3
  40c252:	4629      	mov	r1, r5
  40c254:	bd30      	pop	{r4, r5, pc}
  40c256:	fa21 f004 	lsr.w	r0, r1, r4
  40c25a:	4629      	mov	r1, r5
  40c25c:	bd30      	pop	{r4, r5, pc}
  40c25e:	f094 0f00 	teq	r4, #0
  40c262:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40c266:	bf06      	itte	eq
  40c268:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40c26c:	3401      	addeq	r4, #1
  40c26e:	3d01      	subne	r5, #1
  40c270:	e74e      	b.n	40c110 <__adddf3+0x8c>
  40c272:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40c276:	bf18      	it	ne
  40c278:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40c27c:	d029      	beq.n	40c2d2 <__adddf3+0x24e>
  40c27e:	ea94 0f05 	teq	r4, r5
  40c282:	bf08      	it	eq
  40c284:	ea90 0f02 	teqeq	r0, r2
  40c288:	d005      	beq.n	40c296 <__adddf3+0x212>
  40c28a:	ea54 0c00 	orrs.w	ip, r4, r0
  40c28e:	bf04      	itt	eq
  40c290:	4619      	moveq	r1, r3
  40c292:	4610      	moveq	r0, r2
  40c294:	bd30      	pop	{r4, r5, pc}
  40c296:	ea91 0f03 	teq	r1, r3
  40c29a:	bf1e      	ittt	ne
  40c29c:	2100      	movne	r1, #0
  40c29e:	2000      	movne	r0, #0
  40c2a0:	bd30      	popne	{r4, r5, pc}
  40c2a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40c2a6:	d105      	bne.n	40c2b4 <__adddf3+0x230>
  40c2a8:	0040      	lsls	r0, r0, #1
  40c2aa:	4149      	adcs	r1, r1
  40c2ac:	bf28      	it	cs
  40c2ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40c2b2:	bd30      	pop	{r4, r5, pc}
  40c2b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40c2b8:	bf3c      	itt	cc
  40c2ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40c2be:	bd30      	popcc	{r4, r5, pc}
  40c2c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40c2c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40c2c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40c2cc:	f04f 0000 	mov.w	r0, #0
  40c2d0:	bd30      	pop	{r4, r5, pc}
  40c2d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40c2d6:	bf1a      	itte	ne
  40c2d8:	4619      	movne	r1, r3
  40c2da:	4610      	movne	r0, r2
  40c2dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40c2e0:	bf1c      	itt	ne
  40c2e2:	460b      	movne	r3, r1
  40c2e4:	4602      	movne	r2, r0
  40c2e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c2ea:	bf06      	itte	eq
  40c2ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40c2f0:	ea91 0f03 	teqeq	r1, r3
  40c2f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40c2f8:	bd30      	pop	{r4, r5, pc}
  40c2fa:	bf00      	nop

0040c2fc <__aeabi_ui2d>:
  40c2fc:	f090 0f00 	teq	r0, #0
  40c300:	bf04      	itt	eq
  40c302:	2100      	moveq	r1, #0
  40c304:	4770      	bxeq	lr
  40c306:	b530      	push	{r4, r5, lr}
  40c308:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40c30c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40c310:	f04f 0500 	mov.w	r5, #0
  40c314:	f04f 0100 	mov.w	r1, #0
  40c318:	e750      	b.n	40c1bc <__adddf3+0x138>
  40c31a:	bf00      	nop

0040c31c <__aeabi_i2d>:
  40c31c:	f090 0f00 	teq	r0, #0
  40c320:	bf04      	itt	eq
  40c322:	2100      	moveq	r1, #0
  40c324:	4770      	bxeq	lr
  40c326:	b530      	push	{r4, r5, lr}
  40c328:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40c32c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40c330:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40c334:	bf48      	it	mi
  40c336:	4240      	negmi	r0, r0
  40c338:	f04f 0100 	mov.w	r1, #0
  40c33c:	e73e      	b.n	40c1bc <__adddf3+0x138>
  40c33e:	bf00      	nop

0040c340 <__aeabi_f2d>:
  40c340:	0042      	lsls	r2, r0, #1
  40c342:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40c346:	ea4f 0131 	mov.w	r1, r1, rrx
  40c34a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40c34e:	bf1f      	itttt	ne
  40c350:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40c354:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40c358:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40c35c:	4770      	bxne	lr
  40c35e:	f092 0f00 	teq	r2, #0
  40c362:	bf14      	ite	ne
  40c364:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40c368:	4770      	bxeq	lr
  40c36a:	b530      	push	{r4, r5, lr}
  40c36c:	f44f 7460 	mov.w	r4, #896	; 0x380
  40c370:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40c374:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40c378:	e720      	b.n	40c1bc <__adddf3+0x138>
  40c37a:	bf00      	nop

0040c37c <__aeabi_ul2d>:
  40c37c:	ea50 0201 	orrs.w	r2, r0, r1
  40c380:	bf08      	it	eq
  40c382:	4770      	bxeq	lr
  40c384:	b530      	push	{r4, r5, lr}
  40c386:	f04f 0500 	mov.w	r5, #0
  40c38a:	e00a      	b.n	40c3a2 <__aeabi_l2d+0x16>

0040c38c <__aeabi_l2d>:
  40c38c:	ea50 0201 	orrs.w	r2, r0, r1
  40c390:	bf08      	it	eq
  40c392:	4770      	bxeq	lr
  40c394:	b530      	push	{r4, r5, lr}
  40c396:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40c39a:	d502      	bpl.n	40c3a2 <__aeabi_l2d+0x16>
  40c39c:	4240      	negs	r0, r0
  40c39e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40c3a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40c3a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40c3aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40c3ae:	f43f aedc 	beq.w	40c16a <__adddf3+0xe6>
  40c3b2:	f04f 0203 	mov.w	r2, #3
  40c3b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40c3ba:	bf18      	it	ne
  40c3bc:	3203      	addne	r2, #3
  40c3be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40c3c2:	bf18      	it	ne
  40c3c4:	3203      	addne	r2, #3
  40c3c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40c3ca:	f1c2 0320 	rsb	r3, r2, #32
  40c3ce:	fa00 fc03 	lsl.w	ip, r0, r3
  40c3d2:	fa20 f002 	lsr.w	r0, r0, r2
  40c3d6:	fa01 fe03 	lsl.w	lr, r1, r3
  40c3da:	ea40 000e 	orr.w	r0, r0, lr
  40c3de:	fa21 f102 	lsr.w	r1, r1, r2
  40c3e2:	4414      	add	r4, r2
  40c3e4:	e6c1      	b.n	40c16a <__adddf3+0xe6>
  40c3e6:	bf00      	nop

0040c3e8 <__aeabi_dmul>:
  40c3e8:	b570      	push	{r4, r5, r6, lr}
  40c3ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40c3ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40c3f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40c3f6:	bf1d      	ittte	ne
  40c3f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40c3fc:	ea94 0f0c 	teqne	r4, ip
  40c400:	ea95 0f0c 	teqne	r5, ip
  40c404:	f000 f8de 	bleq	40c5c4 <__aeabi_dmul+0x1dc>
  40c408:	442c      	add	r4, r5
  40c40a:	ea81 0603 	eor.w	r6, r1, r3
  40c40e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40c412:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40c416:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40c41a:	bf18      	it	ne
  40c41c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40c420:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c424:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40c428:	d038      	beq.n	40c49c <__aeabi_dmul+0xb4>
  40c42a:	fba0 ce02 	umull	ip, lr, r0, r2
  40c42e:	f04f 0500 	mov.w	r5, #0
  40c432:	fbe1 e502 	umlal	lr, r5, r1, r2
  40c436:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40c43a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40c43e:	f04f 0600 	mov.w	r6, #0
  40c442:	fbe1 5603 	umlal	r5, r6, r1, r3
  40c446:	f09c 0f00 	teq	ip, #0
  40c44a:	bf18      	it	ne
  40c44c:	f04e 0e01 	orrne.w	lr, lr, #1
  40c450:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40c454:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40c458:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40c45c:	d204      	bcs.n	40c468 <__aeabi_dmul+0x80>
  40c45e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40c462:	416d      	adcs	r5, r5
  40c464:	eb46 0606 	adc.w	r6, r6, r6
  40c468:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40c46c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40c470:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40c474:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40c478:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40c47c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c480:	bf88      	it	hi
  40c482:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c486:	d81e      	bhi.n	40c4c6 <__aeabi_dmul+0xde>
  40c488:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40c48c:	bf08      	it	eq
  40c48e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40c492:	f150 0000 	adcs.w	r0, r0, #0
  40c496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c49a:	bd70      	pop	{r4, r5, r6, pc}
  40c49c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40c4a0:	ea46 0101 	orr.w	r1, r6, r1
  40c4a4:	ea40 0002 	orr.w	r0, r0, r2
  40c4a8:	ea81 0103 	eor.w	r1, r1, r3
  40c4ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40c4b0:	bfc2      	ittt	gt
  40c4b2:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c4b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c4ba:	bd70      	popgt	{r4, r5, r6, pc}
  40c4bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c4c0:	f04f 0e00 	mov.w	lr, #0
  40c4c4:	3c01      	subs	r4, #1
  40c4c6:	f300 80ab 	bgt.w	40c620 <__aeabi_dmul+0x238>
  40c4ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40c4ce:	bfde      	ittt	le
  40c4d0:	2000      	movle	r0, #0
  40c4d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40c4d6:	bd70      	pople	{r4, r5, r6, pc}
  40c4d8:	f1c4 0400 	rsb	r4, r4, #0
  40c4dc:	3c20      	subs	r4, #32
  40c4de:	da35      	bge.n	40c54c <__aeabi_dmul+0x164>
  40c4e0:	340c      	adds	r4, #12
  40c4e2:	dc1b      	bgt.n	40c51c <__aeabi_dmul+0x134>
  40c4e4:	f104 0414 	add.w	r4, r4, #20
  40c4e8:	f1c4 0520 	rsb	r5, r4, #32
  40c4ec:	fa00 f305 	lsl.w	r3, r0, r5
  40c4f0:	fa20 f004 	lsr.w	r0, r0, r4
  40c4f4:	fa01 f205 	lsl.w	r2, r1, r5
  40c4f8:	ea40 0002 	orr.w	r0, r0, r2
  40c4fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40c500:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40c504:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40c508:	fa21 f604 	lsr.w	r6, r1, r4
  40c50c:	eb42 0106 	adc.w	r1, r2, r6
  40c510:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c514:	bf08      	it	eq
  40c516:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c51a:	bd70      	pop	{r4, r5, r6, pc}
  40c51c:	f1c4 040c 	rsb	r4, r4, #12
  40c520:	f1c4 0520 	rsb	r5, r4, #32
  40c524:	fa00 f304 	lsl.w	r3, r0, r4
  40c528:	fa20 f005 	lsr.w	r0, r0, r5
  40c52c:	fa01 f204 	lsl.w	r2, r1, r4
  40c530:	ea40 0002 	orr.w	r0, r0, r2
  40c534:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c538:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40c53c:	f141 0100 	adc.w	r1, r1, #0
  40c540:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c544:	bf08      	it	eq
  40c546:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c54a:	bd70      	pop	{r4, r5, r6, pc}
  40c54c:	f1c4 0520 	rsb	r5, r4, #32
  40c550:	fa00 f205 	lsl.w	r2, r0, r5
  40c554:	ea4e 0e02 	orr.w	lr, lr, r2
  40c558:	fa20 f304 	lsr.w	r3, r0, r4
  40c55c:	fa01 f205 	lsl.w	r2, r1, r5
  40c560:	ea43 0302 	orr.w	r3, r3, r2
  40c564:	fa21 f004 	lsr.w	r0, r1, r4
  40c568:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c56c:	fa21 f204 	lsr.w	r2, r1, r4
  40c570:	ea20 0002 	bic.w	r0, r0, r2
  40c574:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40c578:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40c57c:	bf08      	it	eq
  40c57e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40c582:	bd70      	pop	{r4, r5, r6, pc}
  40c584:	f094 0f00 	teq	r4, #0
  40c588:	d10f      	bne.n	40c5aa <__aeabi_dmul+0x1c2>
  40c58a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40c58e:	0040      	lsls	r0, r0, #1
  40c590:	eb41 0101 	adc.w	r1, r1, r1
  40c594:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c598:	bf08      	it	eq
  40c59a:	3c01      	subeq	r4, #1
  40c59c:	d0f7      	beq.n	40c58e <__aeabi_dmul+0x1a6>
  40c59e:	ea41 0106 	orr.w	r1, r1, r6
  40c5a2:	f095 0f00 	teq	r5, #0
  40c5a6:	bf18      	it	ne
  40c5a8:	4770      	bxne	lr
  40c5aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40c5ae:	0052      	lsls	r2, r2, #1
  40c5b0:	eb43 0303 	adc.w	r3, r3, r3
  40c5b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40c5b8:	bf08      	it	eq
  40c5ba:	3d01      	subeq	r5, #1
  40c5bc:	d0f7      	beq.n	40c5ae <__aeabi_dmul+0x1c6>
  40c5be:	ea43 0306 	orr.w	r3, r3, r6
  40c5c2:	4770      	bx	lr
  40c5c4:	ea94 0f0c 	teq	r4, ip
  40c5c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c5cc:	bf18      	it	ne
  40c5ce:	ea95 0f0c 	teqne	r5, ip
  40c5d2:	d00c      	beq.n	40c5ee <__aeabi_dmul+0x206>
  40c5d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c5d8:	bf18      	it	ne
  40c5da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c5de:	d1d1      	bne.n	40c584 <__aeabi_dmul+0x19c>
  40c5e0:	ea81 0103 	eor.w	r1, r1, r3
  40c5e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c5e8:	f04f 0000 	mov.w	r0, #0
  40c5ec:	bd70      	pop	{r4, r5, r6, pc}
  40c5ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c5f2:	bf06      	itte	eq
  40c5f4:	4610      	moveq	r0, r2
  40c5f6:	4619      	moveq	r1, r3
  40c5f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c5fc:	d019      	beq.n	40c632 <__aeabi_dmul+0x24a>
  40c5fe:	ea94 0f0c 	teq	r4, ip
  40c602:	d102      	bne.n	40c60a <__aeabi_dmul+0x222>
  40c604:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  40c608:	d113      	bne.n	40c632 <__aeabi_dmul+0x24a>
  40c60a:	ea95 0f0c 	teq	r5, ip
  40c60e:	d105      	bne.n	40c61c <__aeabi_dmul+0x234>
  40c610:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  40c614:	bf1c      	itt	ne
  40c616:	4610      	movne	r0, r2
  40c618:	4619      	movne	r1, r3
  40c61a:	d10a      	bne.n	40c632 <__aeabi_dmul+0x24a>
  40c61c:	ea81 0103 	eor.w	r1, r1, r3
  40c620:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40c624:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40c628:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40c62c:	f04f 0000 	mov.w	r0, #0
  40c630:	bd70      	pop	{r4, r5, r6, pc}
  40c632:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40c636:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40c63a:	bd70      	pop	{r4, r5, r6, pc}

0040c63c <__aeabi_ddiv>:
  40c63c:	b570      	push	{r4, r5, r6, lr}
  40c63e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40c642:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40c646:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40c64a:	bf1d      	ittte	ne
  40c64c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40c650:	ea94 0f0c 	teqne	r4, ip
  40c654:	ea95 0f0c 	teqne	r5, ip
  40c658:	f000 f8a7 	bleq	40c7aa <__aeabi_ddiv+0x16e>
  40c65c:	eba4 0405 	sub.w	r4, r4, r5
  40c660:	ea81 0e03 	eor.w	lr, r1, r3
  40c664:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c668:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40c66c:	f000 8088 	beq.w	40c780 <__aeabi_ddiv+0x144>
  40c670:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40c674:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40c678:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  40c67c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40c680:	ea4f 2202 	mov.w	r2, r2, lsl #8
  40c684:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40c688:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  40c68c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40c690:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  40c694:	429d      	cmp	r5, r3
  40c696:	bf08      	it	eq
  40c698:	4296      	cmpeq	r6, r2
  40c69a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40c69e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40c6a2:	d202      	bcs.n	40c6aa <__aeabi_ddiv+0x6e>
  40c6a4:	085b      	lsrs	r3, r3, #1
  40c6a6:	ea4f 0232 	mov.w	r2, r2, rrx
  40c6aa:	1ab6      	subs	r6, r6, r2
  40c6ac:	eb65 0503 	sbc.w	r5, r5, r3
  40c6b0:	085b      	lsrs	r3, r3, #1
  40c6b2:	ea4f 0232 	mov.w	r2, r2, rrx
  40c6b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40c6ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40c6be:	ebb6 0e02 	subs.w	lr, r6, r2
  40c6c2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c6c6:	bf22      	ittt	cs
  40c6c8:	1ab6      	subcs	r6, r6, r2
  40c6ca:	4675      	movcs	r5, lr
  40c6cc:	ea40 000c 	orrcs.w	r0, r0, ip
  40c6d0:	085b      	lsrs	r3, r3, #1
  40c6d2:	ea4f 0232 	mov.w	r2, r2, rrx
  40c6d6:	ebb6 0e02 	subs.w	lr, r6, r2
  40c6da:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c6de:	bf22      	ittt	cs
  40c6e0:	1ab6      	subcs	r6, r6, r2
  40c6e2:	4675      	movcs	r5, lr
  40c6e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40c6e8:	085b      	lsrs	r3, r3, #1
  40c6ea:	ea4f 0232 	mov.w	r2, r2, rrx
  40c6ee:	ebb6 0e02 	subs.w	lr, r6, r2
  40c6f2:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c6f6:	bf22      	ittt	cs
  40c6f8:	1ab6      	subcs	r6, r6, r2
  40c6fa:	4675      	movcs	r5, lr
  40c6fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40c700:	085b      	lsrs	r3, r3, #1
  40c702:	ea4f 0232 	mov.w	r2, r2, rrx
  40c706:	ebb6 0e02 	subs.w	lr, r6, r2
  40c70a:	eb75 0e03 	sbcs.w	lr, r5, r3
  40c70e:	bf22      	ittt	cs
  40c710:	1ab6      	subcs	r6, r6, r2
  40c712:	4675      	movcs	r5, lr
  40c714:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40c718:	ea55 0e06 	orrs.w	lr, r5, r6
  40c71c:	d018      	beq.n	40c750 <__aeabi_ddiv+0x114>
  40c71e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40c722:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40c726:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40c72a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40c72e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40c732:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40c736:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40c73a:	d1c0      	bne.n	40c6be <__aeabi_ddiv+0x82>
  40c73c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c740:	d10b      	bne.n	40c75a <__aeabi_ddiv+0x11e>
  40c742:	ea41 0100 	orr.w	r1, r1, r0
  40c746:	f04f 0000 	mov.w	r0, #0
  40c74a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40c74e:	e7b6      	b.n	40c6be <__aeabi_ddiv+0x82>
  40c750:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40c754:	bf04      	itt	eq
  40c756:	4301      	orreq	r1, r0
  40c758:	2000      	moveq	r0, #0
  40c75a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40c75e:	bf88      	it	hi
  40c760:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40c764:	f63f aeaf 	bhi.w	40c4c6 <__aeabi_dmul+0xde>
  40c768:	ebb5 0c03 	subs.w	ip, r5, r3
  40c76c:	bf04      	itt	eq
  40c76e:	ebb6 0c02 	subseq.w	ip, r6, r2
  40c772:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40c776:	f150 0000 	adcs.w	r0, r0, #0
  40c77a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40c77e:	bd70      	pop	{r4, r5, r6, pc}
  40c780:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  40c784:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40c788:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40c78c:	bfc2      	ittt	gt
  40c78e:	ebd4 050c 	rsbsgt	r5, r4, ip
  40c792:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40c796:	bd70      	popgt	{r4, r5, r6, pc}
  40c798:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c79c:	f04f 0e00 	mov.w	lr, #0
  40c7a0:	3c01      	subs	r4, #1
  40c7a2:	e690      	b.n	40c4c6 <__aeabi_dmul+0xde>
  40c7a4:	ea45 0e06 	orr.w	lr, r5, r6
  40c7a8:	e68d      	b.n	40c4c6 <__aeabi_dmul+0xde>
  40c7aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40c7ae:	ea94 0f0c 	teq	r4, ip
  40c7b2:	bf08      	it	eq
  40c7b4:	ea95 0f0c 	teqeq	r5, ip
  40c7b8:	f43f af3b 	beq.w	40c632 <__aeabi_dmul+0x24a>
  40c7bc:	ea94 0f0c 	teq	r4, ip
  40c7c0:	d10a      	bne.n	40c7d8 <__aeabi_ddiv+0x19c>
  40c7c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40c7c6:	f47f af34 	bne.w	40c632 <__aeabi_dmul+0x24a>
  40c7ca:	ea95 0f0c 	teq	r5, ip
  40c7ce:	f47f af25 	bne.w	40c61c <__aeabi_dmul+0x234>
  40c7d2:	4610      	mov	r0, r2
  40c7d4:	4619      	mov	r1, r3
  40c7d6:	e72c      	b.n	40c632 <__aeabi_dmul+0x24a>
  40c7d8:	ea95 0f0c 	teq	r5, ip
  40c7dc:	d106      	bne.n	40c7ec <__aeabi_ddiv+0x1b0>
  40c7de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40c7e2:	f43f aefd 	beq.w	40c5e0 <__aeabi_dmul+0x1f8>
  40c7e6:	4610      	mov	r0, r2
  40c7e8:	4619      	mov	r1, r3
  40c7ea:	e722      	b.n	40c632 <__aeabi_dmul+0x24a>
  40c7ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40c7f0:	bf18      	it	ne
  40c7f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40c7f6:	f47f aec5 	bne.w	40c584 <__aeabi_dmul+0x19c>
  40c7fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40c7fe:	f47f af0d 	bne.w	40c61c <__aeabi_dmul+0x234>
  40c802:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40c806:	f47f aeeb 	bne.w	40c5e0 <__aeabi_dmul+0x1f8>
  40c80a:	e712      	b.n	40c632 <__aeabi_dmul+0x24a>

0040c80c <__gedf2>:
  40c80c:	f04f 3cff 	mov.w	ip, #4294967295
  40c810:	e006      	b.n	40c820 <__cmpdf2+0x4>
  40c812:	bf00      	nop

0040c814 <__ledf2>:
  40c814:	f04f 0c01 	mov.w	ip, #1
  40c818:	e002      	b.n	40c820 <__cmpdf2+0x4>
  40c81a:	bf00      	nop

0040c81c <__cmpdf2>:
  40c81c:	f04f 0c01 	mov.w	ip, #1
  40c820:	f84d cd04 	str.w	ip, [sp, #-4]!
  40c824:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c828:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c82c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c830:	bf18      	it	ne
  40c832:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40c836:	d01b      	beq.n	40c870 <__cmpdf2+0x54>
  40c838:	b001      	add	sp, #4
  40c83a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40c83e:	bf0c      	ite	eq
  40c840:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40c844:	ea91 0f03 	teqne	r1, r3
  40c848:	bf02      	ittt	eq
  40c84a:	ea90 0f02 	teqeq	r0, r2
  40c84e:	2000      	moveq	r0, #0
  40c850:	4770      	bxeq	lr
  40c852:	f110 0f00 	cmn.w	r0, #0
  40c856:	ea91 0f03 	teq	r1, r3
  40c85a:	bf58      	it	pl
  40c85c:	4299      	cmppl	r1, r3
  40c85e:	bf08      	it	eq
  40c860:	4290      	cmpeq	r0, r2
  40c862:	bf2c      	ite	cs
  40c864:	17d8      	asrcs	r0, r3, #31
  40c866:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40c86a:	f040 0001 	orr.w	r0, r0, #1
  40c86e:	4770      	bx	lr
  40c870:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40c874:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c878:	d102      	bne.n	40c880 <__cmpdf2+0x64>
  40c87a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40c87e:	d107      	bne.n	40c890 <__cmpdf2+0x74>
  40c880:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40c884:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40c888:	d1d6      	bne.n	40c838 <__cmpdf2+0x1c>
  40c88a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40c88e:	d0d3      	beq.n	40c838 <__cmpdf2+0x1c>
  40c890:	f85d 0b04 	ldr.w	r0, [sp], #4
  40c894:	4770      	bx	lr
  40c896:	bf00      	nop

0040c898 <__aeabi_cdrcmple>:
  40c898:	4684      	mov	ip, r0
  40c89a:	4610      	mov	r0, r2
  40c89c:	4662      	mov	r2, ip
  40c89e:	468c      	mov	ip, r1
  40c8a0:	4619      	mov	r1, r3
  40c8a2:	4663      	mov	r3, ip
  40c8a4:	e000      	b.n	40c8a8 <__aeabi_cdcmpeq>
  40c8a6:	bf00      	nop

0040c8a8 <__aeabi_cdcmpeq>:
  40c8a8:	b501      	push	{r0, lr}
  40c8aa:	f7ff ffb7 	bl	40c81c <__cmpdf2>
  40c8ae:	2800      	cmp	r0, #0
  40c8b0:	bf48      	it	mi
  40c8b2:	f110 0f00 	cmnmi.w	r0, #0
  40c8b6:	bd01      	pop	{r0, pc}

0040c8b8 <__aeabi_dcmpeq>:
  40c8b8:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c8bc:	f7ff fff4 	bl	40c8a8 <__aeabi_cdcmpeq>
  40c8c0:	bf0c      	ite	eq
  40c8c2:	2001      	moveq	r0, #1
  40c8c4:	2000      	movne	r0, #0
  40c8c6:	f85d fb08 	ldr.w	pc, [sp], #8
  40c8ca:	bf00      	nop

0040c8cc <__aeabi_dcmplt>:
  40c8cc:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c8d0:	f7ff ffea 	bl	40c8a8 <__aeabi_cdcmpeq>
  40c8d4:	bf34      	ite	cc
  40c8d6:	2001      	movcc	r0, #1
  40c8d8:	2000      	movcs	r0, #0
  40c8da:	f85d fb08 	ldr.w	pc, [sp], #8
  40c8de:	bf00      	nop

0040c8e0 <__aeabi_dcmple>:
  40c8e0:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c8e4:	f7ff ffe0 	bl	40c8a8 <__aeabi_cdcmpeq>
  40c8e8:	bf94      	ite	ls
  40c8ea:	2001      	movls	r0, #1
  40c8ec:	2000      	movhi	r0, #0
  40c8ee:	f85d fb08 	ldr.w	pc, [sp], #8
  40c8f2:	bf00      	nop

0040c8f4 <__aeabi_dcmpge>:
  40c8f4:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c8f8:	f7ff ffce 	bl	40c898 <__aeabi_cdrcmple>
  40c8fc:	bf94      	ite	ls
  40c8fe:	2001      	movls	r0, #1
  40c900:	2000      	movhi	r0, #0
  40c902:	f85d fb08 	ldr.w	pc, [sp], #8
  40c906:	bf00      	nop

0040c908 <__aeabi_dcmpgt>:
  40c908:	f84d ed08 	str.w	lr, [sp, #-8]!
  40c90c:	f7ff ffc4 	bl	40c898 <__aeabi_cdrcmple>
  40c910:	bf34      	ite	cc
  40c912:	2001      	movcc	r0, #1
  40c914:	2000      	movcs	r0, #0
  40c916:	f85d fb08 	ldr.w	pc, [sp], #8
  40c91a:	bf00      	nop

0040c91c <__aeabi_d2iz>:
  40c91c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40c920:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40c924:	d215      	bcs.n	40c952 <__aeabi_d2iz+0x36>
  40c926:	d511      	bpl.n	40c94c <__aeabi_d2iz+0x30>
  40c928:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40c92c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40c930:	d912      	bls.n	40c958 <__aeabi_d2iz+0x3c>
  40c932:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40c936:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c93a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40c93e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40c942:	fa23 f002 	lsr.w	r0, r3, r2
  40c946:	bf18      	it	ne
  40c948:	4240      	negne	r0, r0
  40c94a:	4770      	bx	lr
  40c94c:	f04f 0000 	mov.w	r0, #0
  40c950:	4770      	bx	lr
  40c952:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40c956:	d105      	bne.n	40c964 <__aeabi_d2iz+0x48>
  40c958:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40c95c:	bf08      	it	eq
  40c95e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40c962:	4770      	bx	lr
  40c964:	f04f 0000 	mov.w	r0, #0
  40c968:	4770      	bx	lr
  40c96a:	bf00      	nop

0040c96c <__aeabi_d2uiz>:
  40c96c:	004a      	lsls	r2, r1, #1
  40c96e:	d211      	bcs.n	40c994 <__aeabi_d2uiz+0x28>
  40c970:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40c974:	d211      	bcs.n	40c99a <__aeabi_d2uiz+0x2e>
  40c976:	d50d      	bpl.n	40c994 <__aeabi_d2uiz+0x28>
  40c978:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40c97c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40c980:	d40e      	bmi.n	40c9a0 <__aeabi_d2uiz+0x34>
  40c982:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40c986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40c98a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40c98e:	fa23 f002 	lsr.w	r0, r3, r2
  40c992:	4770      	bx	lr
  40c994:	f04f 0000 	mov.w	r0, #0
  40c998:	4770      	bx	lr
  40c99a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40c99e:	d102      	bne.n	40c9a6 <__aeabi_d2uiz+0x3a>
  40c9a0:	f04f 30ff 	mov.w	r0, #4294967295
  40c9a4:	4770      	bx	lr
  40c9a6:	f04f 0000 	mov.w	r0, #0
  40c9aa:	4770      	bx	lr

0040c9ac <__aeabi_d2f>:
  40c9ac:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40c9b0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40c9b4:	bf24      	itt	cs
  40c9b6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40c9ba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40c9be:	d90d      	bls.n	40c9dc <__aeabi_d2f+0x30>
  40c9c0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40c9c4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40c9c8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40c9cc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40c9d0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40c9d4:	bf08      	it	eq
  40c9d6:	f020 0001 	biceq.w	r0, r0, #1
  40c9da:	4770      	bx	lr
  40c9dc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40c9e0:	d121      	bne.n	40ca26 <__aeabi_d2f+0x7a>
  40c9e2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40c9e6:	bfbc      	itt	lt
  40c9e8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40c9ec:	4770      	bxlt	lr
  40c9ee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40c9f2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40c9f6:	f1c2 0218 	rsb	r2, r2, #24
  40c9fa:	f1c2 0c20 	rsb	ip, r2, #32
  40c9fe:	fa10 f30c 	lsls.w	r3, r0, ip
  40ca02:	fa20 f002 	lsr.w	r0, r0, r2
  40ca06:	bf18      	it	ne
  40ca08:	f040 0001 	orrne.w	r0, r0, #1
  40ca0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40ca10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40ca14:	fa03 fc0c 	lsl.w	ip, r3, ip
  40ca18:	ea40 000c 	orr.w	r0, r0, ip
  40ca1c:	fa23 f302 	lsr.w	r3, r3, r2
  40ca20:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40ca24:	e7cc      	b.n	40c9c0 <__aeabi_d2f+0x14>
  40ca26:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40ca2a:	d107      	bne.n	40ca3c <__aeabi_d2f+0x90>
  40ca2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40ca30:	bf1e      	ittt	ne
  40ca32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40ca36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40ca3a:	4770      	bxne	lr
  40ca3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40ca40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40ca44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40ca48:	4770      	bx	lr
  40ca4a:	bf00      	nop

0040ca4c <__aeabi_uldivmod>:
  40ca4c:	b953      	cbnz	r3, 40ca64 <__aeabi_uldivmod+0x18>
  40ca4e:	b94a      	cbnz	r2, 40ca64 <__aeabi_uldivmod+0x18>
  40ca50:	2900      	cmp	r1, #0
  40ca52:	bf08      	it	eq
  40ca54:	2800      	cmpeq	r0, #0
  40ca56:	bf1c      	itt	ne
  40ca58:	f04f 31ff 	movne.w	r1, #4294967295
  40ca5c:	f04f 30ff 	movne.w	r0, #4294967295
  40ca60:	f000 b83c 	b.w	40cadc <__aeabi_idiv0>
  40ca64:	b082      	sub	sp, #8
  40ca66:	46ec      	mov	ip, sp
  40ca68:	e92d 5000 	stmdb	sp!, {ip, lr}
  40ca6c:	f000 f81e 	bl	40caac <__gnu_uldivmod_helper>
  40ca70:	f8dd e004 	ldr.w	lr, [sp, #4]
  40ca74:	b002      	add	sp, #8
  40ca76:	bc0c      	pop	{r2, r3}
  40ca78:	4770      	bx	lr
  40ca7a:	bf00      	nop

0040ca7c <__gnu_ldivmod_helper>:
  40ca7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40ca80:	9c06      	ldr	r4, [sp, #24]
  40ca82:	4615      	mov	r5, r2
  40ca84:	4606      	mov	r6, r0
  40ca86:	460f      	mov	r7, r1
  40ca88:	4698      	mov	r8, r3
  40ca8a:	f000 f829 	bl	40cae0 <__divdi3>
  40ca8e:	fb05 f301 	mul.w	r3, r5, r1
  40ca92:	fb00 3808 	mla	r8, r0, r8, r3
  40ca96:	fba5 2300 	umull	r2, r3, r5, r0
  40ca9a:	1ab2      	subs	r2, r6, r2
  40ca9c:	4443      	add	r3, r8
  40ca9e:	eb67 0303 	sbc.w	r3, r7, r3
  40caa2:	e9c4 2300 	strd	r2, r3, [r4]
  40caa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40caaa:	bf00      	nop

0040caac <__gnu_uldivmod_helper>:
  40caac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cab0:	9c06      	ldr	r4, [sp, #24]
  40cab2:	4690      	mov	r8, r2
  40cab4:	4606      	mov	r6, r0
  40cab6:	460f      	mov	r7, r1
  40cab8:	461d      	mov	r5, r3
  40caba:	f000 f95f 	bl	40cd7c <__udivdi3>
  40cabe:	fb00 f505 	mul.w	r5, r0, r5
  40cac2:	fba0 2308 	umull	r2, r3, r0, r8
  40cac6:	fb08 5501 	mla	r5, r8, r1, r5
  40caca:	1ab2      	subs	r2, r6, r2
  40cacc:	442b      	add	r3, r5
  40cace:	eb67 0303 	sbc.w	r3, r7, r3
  40cad2:	e9c4 2300 	strd	r2, r3, [r4]
  40cad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cada:	bf00      	nop

0040cadc <__aeabi_idiv0>:
  40cadc:	4770      	bx	lr
  40cade:	bf00      	nop

0040cae0 <__divdi3>:
  40cae0:	2900      	cmp	r1, #0
  40cae2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40cae6:	f2c0 80a6 	blt.w	40cc36 <__divdi3+0x156>
  40caea:	2600      	movs	r6, #0
  40caec:	2b00      	cmp	r3, #0
  40caee:	f2c0 809c 	blt.w	40cc2a <__divdi3+0x14a>
  40caf2:	4688      	mov	r8, r1
  40caf4:	4694      	mov	ip, r2
  40caf6:	469e      	mov	lr, r3
  40caf8:	4615      	mov	r5, r2
  40cafa:	4604      	mov	r4, r0
  40cafc:	460f      	mov	r7, r1
  40cafe:	2b00      	cmp	r3, #0
  40cb00:	d13d      	bne.n	40cb7e <__divdi3+0x9e>
  40cb02:	428a      	cmp	r2, r1
  40cb04:	d959      	bls.n	40cbba <__divdi3+0xda>
  40cb06:	fab2 f382 	clz	r3, r2
  40cb0a:	b13b      	cbz	r3, 40cb1c <__divdi3+0x3c>
  40cb0c:	f1c3 0220 	rsb	r2, r3, #32
  40cb10:	409f      	lsls	r7, r3
  40cb12:	fa20 f202 	lsr.w	r2, r0, r2
  40cb16:	409d      	lsls	r5, r3
  40cb18:	4317      	orrs	r7, r2
  40cb1a:	409c      	lsls	r4, r3
  40cb1c:	0c29      	lsrs	r1, r5, #16
  40cb1e:	0c22      	lsrs	r2, r4, #16
  40cb20:	fbb7 fef1 	udiv	lr, r7, r1
  40cb24:	b2a8      	uxth	r0, r5
  40cb26:	fb01 771e 	mls	r7, r1, lr, r7
  40cb2a:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  40cb2e:	fb00 f30e 	mul.w	r3, r0, lr
  40cb32:	42bb      	cmp	r3, r7
  40cb34:	d90a      	bls.n	40cb4c <__divdi3+0x6c>
  40cb36:	197f      	adds	r7, r7, r5
  40cb38:	f10e 32ff 	add.w	r2, lr, #4294967295
  40cb3c:	f080 8105 	bcs.w	40cd4a <__divdi3+0x26a>
  40cb40:	42bb      	cmp	r3, r7
  40cb42:	f240 8102 	bls.w	40cd4a <__divdi3+0x26a>
  40cb46:	f1ae 0e02 	sub.w	lr, lr, #2
  40cb4a:	442f      	add	r7, r5
  40cb4c:	1aff      	subs	r7, r7, r3
  40cb4e:	b2a4      	uxth	r4, r4
  40cb50:	fbb7 f3f1 	udiv	r3, r7, r1
  40cb54:	fb01 7713 	mls	r7, r1, r3, r7
  40cb58:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40cb5c:	fb00 f003 	mul.w	r0, r0, r3
  40cb60:	42b8      	cmp	r0, r7
  40cb62:	d908      	bls.n	40cb76 <__divdi3+0x96>
  40cb64:	197f      	adds	r7, r7, r5
  40cb66:	f103 32ff 	add.w	r2, r3, #4294967295
  40cb6a:	f080 80f0 	bcs.w	40cd4e <__divdi3+0x26e>
  40cb6e:	42b8      	cmp	r0, r7
  40cb70:	f240 80ed 	bls.w	40cd4e <__divdi3+0x26e>
  40cb74:	3b02      	subs	r3, #2
  40cb76:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40cb7a:	2200      	movs	r2, #0
  40cb7c:	e003      	b.n	40cb86 <__divdi3+0xa6>
  40cb7e:	428b      	cmp	r3, r1
  40cb80:	d90f      	bls.n	40cba2 <__divdi3+0xc2>
  40cb82:	2200      	movs	r2, #0
  40cb84:	4613      	mov	r3, r2
  40cb86:	1c34      	adds	r4, r6, #0
  40cb88:	bf18      	it	ne
  40cb8a:	2401      	movne	r4, #1
  40cb8c:	4260      	negs	r0, r4
  40cb8e:	f04f 0500 	mov.w	r5, #0
  40cb92:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  40cb96:	4058      	eors	r0, r3
  40cb98:	4051      	eors	r1, r2
  40cb9a:	1900      	adds	r0, r0, r4
  40cb9c:	4169      	adcs	r1, r5
  40cb9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40cba2:	fab3 f283 	clz	r2, r3
  40cba6:	2a00      	cmp	r2, #0
  40cba8:	f040 8086 	bne.w	40ccb8 <__divdi3+0x1d8>
  40cbac:	428b      	cmp	r3, r1
  40cbae:	d302      	bcc.n	40cbb6 <__divdi3+0xd6>
  40cbb0:	4584      	cmp	ip, r0
  40cbb2:	f200 80db 	bhi.w	40cd6c <__divdi3+0x28c>
  40cbb6:	2301      	movs	r3, #1
  40cbb8:	e7e5      	b.n	40cb86 <__divdi3+0xa6>
  40cbba:	b912      	cbnz	r2, 40cbc2 <__divdi3+0xe2>
  40cbbc:	2301      	movs	r3, #1
  40cbbe:	fbb3 f5f2 	udiv	r5, r3, r2
  40cbc2:	fab5 f085 	clz	r0, r5
  40cbc6:	2800      	cmp	r0, #0
  40cbc8:	d13b      	bne.n	40cc42 <__divdi3+0x162>
  40cbca:	1b78      	subs	r0, r7, r5
  40cbcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40cbd0:	fa1f fc85 	uxth.w	ip, r5
  40cbd4:	2201      	movs	r2, #1
  40cbd6:	fbb0 f8fe 	udiv	r8, r0, lr
  40cbda:	0c21      	lsrs	r1, r4, #16
  40cbdc:	fb0e 0718 	mls	r7, lr, r8, r0
  40cbe0:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  40cbe4:	fb0c f308 	mul.w	r3, ip, r8
  40cbe8:	42bb      	cmp	r3, r7
  40cbea:	d907      	bls.n	40cbfc <__divdi3+0x11c>
  40cbec:	197f      	adds	r7, r7, r5
  40cbee:	f108 31ff 	add.w	r1, r8, #4294967295
  40cbf2:	d202      	bcs.n	40cbfa <__divdi3+0x11a>
  40cbf4:	42bb      	cmp	r3, r7
  40cbf6:	f200 80bd 	bhi.w	40cd74 <__divdi3+0x294>
  40cbfa:	4688      	mov	r8, r1
  40cbfc:	1aff      	subs	r7, r7, r3
  40cbfe:	b2a4      	uxth	r4, r4
  40cc00:	fbb7 f3fe 	udiv	r3, r7, lr
  40cc04:	fb0e 7713 	mls	r7, lr, r3, r7
  40cc08:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  40cc0c:	fb0c fc03 	mul.w	ip, ip, r3
  40cc10:	45bc      	cmp	ip, r7
  40cc12:	d907      	bls.n	40cc24 <__divdi3+0x144>
  40cc14:	197f      	adds	r7, r7, r5
  40cc16:	f103 31ff 	add.w	r1, r3, #4294967295
  40cc1a:	d202      	bcs.n	40cc22 <__divdi3+0x142>
  40cc1c:	45bc      	cmp	ip, r7
  40cc1e:	f200 80a7 	bhi.w	40cd70 <__divdi3+0x290>
  40cc22:	460b      	mov	r3, r1
  40cc24:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40cc28:	e7ad      	b.n	40cb86 <__divdi3+0xa6>
  40cc2a:	4252      	negs	r2, r2
  40cc2c:	ea6f 0606 	mvn.w	r6, r6
  40cc30:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40cc34:	e75d      	b.n	40caf2 <__divdi3+0x12>
  40cc36:	4240      	negs	r0, r0
  40cc38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40cc3c:	f04f 36ff 	mov.w	r6, #4294967295
  40cc40:	e754      	b.n	40caec <__divdi3+0xc>
  40cc42:	f1c0 0220 	rsb	r2, r0, #32
  40cc46:	fa24 f102 	lsr.w	r1, r4, r2
  40cc4a:	fa07 f300 	lsl.w	r3, r7, r0
  40cc4e:	4085      	lsls	r5, r0
  40cc50:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40cc54:	40d7      	lsrs	r7, r2
  40cc56:	4319      	orrs	r1, r3
  40cc58:	fbb7 f2fe 	udiv	r2, r7, lr
  40cc5c:	0c0b      	lsrs	r3, r1, #16
  40cc5e:	fb0e 7712 	mls	r7, lr, r2, r7
  40cc62:	fa1f fc85 	uxth.w	ip, r5
  40cc66:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40cc6a:	fb0c f702 	mul.w	r7, ip, r2
  40cc6e:	429f      	cmp	r7, r3
  40cc70:	fa04 f400 	lsl.w	r4, r4, r0
  40cc74:	d907      	bls.n	40cc86 <__divdi3+0x1a6>
  40cc76:	195b      	adds	r3, r3, r5
  40cc78:	f102 30ff 	add.w	r0, r2, #4294967295
  40cc7c:	d274      	bcs.n	40cd68 <__divdi3+0x288>
  40cc7e:	429f      	cmp	r7, r3
  40cc80:	d972      	bls.n	40cd68 <__divdi3+0x288>
  40cc82:	3a02      	subs	r2, #2
  40cc84:	442b      	add	r3, r5
  40cc86:	1bdf      	subs	r7, r3, r7
  40cc88:	b289      	uxth	r1, r1
  40cc8a:	fbb7 f8fe 	udiv	r8, r7, lr
  40cc8e:	fb0e 7318 	mls	r3, lr, r8, r7
  40cc92:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  40cc96:	fb0c f708 	mul.w	r7, ip, r8
  40cc9a:	429f      	cmp	r7, r3
  40cc9c:	d908      	bls.n	40ccb0 <__divdi3+0x1d0>
  40cc9e:	195b      	adds	r3, r3, r5
  40cca0:	f108 31ff 	add.w	r1, r8, #4294967295
  40cca4:	d25c      	bcs.n	40cd60 <__divdi3+0x280>
  40cca6:	429f      	cmp	r7, r3
  40cca8:	d95a      	bls.n	40cd60 <__divdi3+0x280>
  40ccaa:	f1a8 0802 	sub.w	r8, r8, #2
  40ccae:	442b      	add	r3, r5
  40ccb0:	1bd8      	subs	r0, r3, r7
  40ccb2:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40ccb6:	e78e      	b.n	40cbd6 <__divdi3+0xf6>
  40ccb8:	f1c2 0320 	rsb	r3, r2, #32
  40ccbc:	fa2c f103 	lsr.w	r1, ip, r3
  40ccc0:	fa0e fe02 	lsl.w	lr, lr, r2
  40ccc4:	fa20 f703 	lsr.w	r7, r0, r3
  40ccc8:	ea41 0e0e 	orr.w	lr, r1, lr
  40cccc:	fa08 f002 	lsl.w	r0, r8, r2
  40ccd0:	fa28 f103 	lsr.w	r1, r8, r3
  40ccd4:	ea4f 451e 	mov.w	r5, lr, lsr #16
  40ccd8:	4338      	orrs	r0, r7
  40ccda:	fbb1 f8f5 	udiv	r8, r1, r5
  40ccde:	0c03      	lsrs	r3, r0, #16
  40cce0:	fb05 1118 	mls	r1, r5, r8, r1
  40cce4:	fa1f f78e 	uxth.w	r7, lr
  40cce8:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40ccec:	fb07 f308 	mul.w	r3, r7, r8
  40ccf0:	428b      	cmp	r3, r1
  40ccf2:	fa0c fc02 	lsl.w	ip, ip, r2
  40ccf6:	d909      	bls.n	40cd0c <__divdi3+0x22c>
  40ccf8:	eb11 010e 	adds.w	r1, r1, lr
  40ccfc:	f108 39ff 	add.w	r9, r8, #4294967295
  40cd00:	d230      	bcs.n	40cd64 <__divdi3+0x284>
  40cd02:	428b      	cmp	r3, r1
  40cd04:	d92e      	bls.n	40cd64 <__divdi3+0x284>
  40cd06:	f1a8 0802 	sub.w	r8, r8, #2
  40cd0a:	4471      	add	r1, lr
  40cd0c:	1ac9      	subs	r1, r1, r3
  40cd0e:	b280      	uxth	r0, r0
  40cd10:	fbb1 f3f5 	udiv	r3, r1, r5
  40cd14:	fb05 1113 	mls	r1, r5, r3, r1
  40cd18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40cd1c:	fb07 f703 	mul.w	r7, r7, r3
  40cd20:	428f      	cmp	r7, r1
  40cd22:	d908      	bls.n	40cd36 <__divdi3+0x256>
  40cd24:	eb11 010e 	adds.w	r1, r1, lr
  40cd28:	f103 30ff 	add.w	r0, r3, #4294967295
  40cd2c:	d216      	bcs.n	40cd5c <__divdi3+0x27c>
  40cd2e:	428f      	cmp	r7, r1
  40cd30:	d914      	bls.n	40cd5c <__divdi3+0x27c>
  40cd32:	3b02      	subs	r3, #2
  40cd34:	4471      	add	r1, lr
  40cd36:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40cd3a:	1bc9      	subs	r1, r1, r7
  40cd3c:	fba3 890c 	umull	r8, r9, r3, ip
  40cd40:	4549      	cmp	r1, r9
  40cd42:	d309      	bcc.n	40cd58 <__divdi3+0x278>
  40cd44:	d005      	beq.n	40cd52 <__divdi3+0x272>
  40cd46:	2200      	movs	r2, #0
  40cd48:	e71d      	b.n	40cb86 <__divdi3+0xa6>
  40cd4a:	4696      	mov	lr, r2
  40cd4c:	e6fe      	b.n	40cb4c <__divdi3+0x6c>
  40cd4e:	4613      	mov	r3, r2
  40cd50:	e711      	b.n	40cb76 <__divdi3+0x96>
  40cd52:	4094      	lsls	r4, r2
  40cd54:	4544      	cmp	r4, r8
  40cd56:	d2f6      	bcs.n	40cd46 <__divdi3+0x266>
  40cd58:	3b01      	subs	r3, #1
  40cd5a:	e7f4      	b.n	40cd46 <__divdi3+0x266>
  40cd5c:	4603      	mov	r3, r0
  40cd5e:	e7ea      	b.n	40cd36 <__divdi3+0x256>
  40cd60:	4688      	mov	r8, r1
  40cd62:	e7a5      	b.n	40ccb0 <__divdi3+0x1d0>
  40cd64:	46c8      	mov	r8, r9
  40cd66:	e7d1      	b.n	40cd0c <__divdi3+0x22c>
  40cd68:	4602      	mov	r2, r0
  40cd6a:	e78c      	b.n	40cc86 <__divdi3+0x1a6>
  40cd6c:	4613      	mov	r3, r2
  40cd6e:	e70a      	b.n	40cb86 <__divdi3+0xa6>
  40cd70:	3b02      	subs	r3, #2
  40cd72:	e757      	b.n	40cc24 <__divdi3+0x144>
  40cd74:	f1a8 0802 	sub.w	r8, r8, #2
  40cd78:	442f      	add	r7, r5
  40cd7a:	e73f      	b.n	40cbfc <__divdi3+0x11c>

0040cd7c <__udivdi3>:
  40cd7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40cd80:	2b00      	cmp	r3, #0
  40cd82:	d144      	bne.n	40ce0e <__udivdi3+0x92>
  40cd84:	428a      	cmp	r2, r1
  40cd86:	4615      	mov	r5, r2
  40cd88:	4604      	mov	r4, r0
  40cd8a:	d94f      	bls.n	40ce2c <__udivdi3+0xb0>
  40cd8c:	fab2 f782 	clz	r7, r2
  40cd90:	460e      	mov	r6, r1
  40cd92:	b14f      	cbz	r7, 40cda8 <__udivdi3+0x2c>
  40cd94:	f1c7 0320 	rsb	r3, r7, #32
  40cd98:	40b9      	lsls	r1, r7
  40cd9a:	fa20 f603 	lsr.w	r6, r0, r3
  40cd9e:	fa02 f507 	lsl.w	r5, r2, r7
  40cda2:	430e      	orrs	r6, r1
  40cda4:	fa00 f407 	lsl.w	r4, r0, r7
  40cda8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40cdac:	0c23      	lsrs	r3, r4, #16
  40cdae:	fbb6 f0fe 	udiv	r0, r6, lr
  40cdb2:	b2af      	uxth	r7, r5
  40cdb4:	fb0e 6110 	mls	r1, lr, r0, r6
  40cdb8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40cdbc:	fb07 f100 	mul.w	r1, r7, r0
  40cdc0:	4299      	cmp	r1, r3
  40cdc2:	d909      	bls.n	40cdd8 <__udivdi3+0x5c>
  40cdc4:	195b      	adds	r3, r3, r5
  40cdc6:	f100 32ff 	add.w	r2, r0, #4294967295
  40cdca:	f080 80ec 	bcs.w	40cfa6 <__udivdi3+0x22a>
  40cdce:	4299      	cmp	r1, r3
  40cdd0:	f240 80e9 	bls.w	40cfa6 <__udivdi3+0x22a>
  40cdd4:	3802      	subs	r0, #2
  40cdd6:	442b      	add	r3, r5
  40cdd8:	1a5a      	subs	r2, r3, r1
  40cdda:	b2a4      	uxth	r4, r4
  40cddc:	fbb2 f3fe 	udiv	r3, r2, lr
  40cde0:	fb0e 2213 	mls	r2, lr, r3, r2
  40cde4:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  40cde8:	fb07 f703 	mul.w	r7, r7, r3
  40cdec:	4297      	cmp	r7, r2
  40cdee:	d908      	bls.n	40ce02 <__udivdi3+0x86>
  40cdf0:	1952      	adds	r2, r2, r5
  40cdf2:	f103 31ff 	add.w	r1, r3, #4294967295
  40cdf6:	f080 80d8 	bcs.w	40cfaa <__udivdi3+0x22e>
  40cdfa:	4297      	cmp	r7, r2
  40cdfc:	f240 80d5 	bls.w	40cfaa <__udivdi3+0x22e>
  40ce00:	3b02      	subs	r3, #2
  40ce02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40ce06:	2600      	movs	r6, #0
  40ce08:	4631      	mov	r1, r6
  40ce0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ce0e:	428b      	cmp	r3, r1
  40ce10:	d847      	bhi.n	40cea2 <__udivdi3+0x126>
  40ce12:	fab3 f683 	clz	r6, r3
  40ce16:	2e00      	cmp	r6, #0
  40ce18:	d148      	bne.n	40ceac <__udivdi3+0x130>
  40ce1a:	428b      	cmp	r3, r1
  40ce1c:	d302      	bcc.n	40ce24 <__udivdi3+0xa8>
  40ce1e:	4282      	cmp	r2, r0
  40ce20:	f200 80cd 	bhi.w	40cfbe <__udivdi3+0x242>
  40ce24:	2001      	movs	r0, #1
  40ce26:	4631      	mov	r1, r6
  40ce28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ce2c:	b912      	cbnz	r2, 40ce34 <__udivdi3+0xb8>
  40ce2e:	2501      	movs	r5, #1
  40ce30:	fbb5 f5f2 	udiv	r5, r5, r2
  40ce34:	fab5 f885 	clz	r8, r5
  40ce38:	f1b8 0f00 	cmp.w	r8, #0
  40ce3c:	d177      	bne.n	40cf2e <__udivdi3+0x1b2>
  40ce3e:	1b4a      	subs	r2, r1, r5
  40ce40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40ce44:	b2af      	uxth	r7, r5
  40ce46:	2601      	movs	r6, #1
  40ce48:	fbb2 f0fe 	udiv	r0, r2, lr
  40ce4c:	0c23      	lsrs	r3, r4, #16
  40ce4e:	fb0e 2110 	mls	r1, lr, r0, r2
  40ce52:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  40ce56:	fb07 f300 	mul.w	r3, r7, r0
  40ce5a:	428b      	cmp	r3, r1
  40ce5c:	d907      	bls.n	40ce6e <__udivdi3+0xf2>
  40ce5e:	1949      	adds	r1, r1, r5
  40ce60:	f100 32ff 	add.w	r2, r0, #4294967295
  40ce64:	d202      	bcs.n	40ce6c <__udivdi3+0xf0>
  40ce66:	428b      	cmp	r3, r1
  40ce68:	f200 80ba 	bhi.w	40cfe0 <__udivdi3+0x264>
  40ce6c:	4610      	mov	r0, r2
  40ce6e:	1ac9      	subs	r1, r1, r3
  40ce70:	b2a4      	uxth	r4, r4
  40ce72:	fbb1 f3fe 	udiv	r3, r1, lr
  40ce76:	fb0e 1113 	mls	r1, lr, r3, r1
  40ce7a:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  40ce7e:	fb07 f703 	mul.w	r7, r7, r3
  40ce82:	42a7      	cmp	r7, r4
  40ce84:	d908      	bls.n	40ce98 <__udivdi3+0x11c>
  40ce86:	1964      	adds	r4, r4, r5
  40ce88:	f103 32ff 	add.w	r2, r3, #4294967295
  40ce8c:	f080 808f 	bcs.w	40cfae <__udivdi3+0x232>
  40ce90:	42a7      	cmp	r7, r4
  40ce92:	f240 808c 	bls.w	40cfae <__udivdi3+0x232>
  40ce96:	3b02      	subs	r3, #2
  40ce98:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40ce9c:	4631      	mov	r1, r6
  40ce9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40cea2:	2600      	movs	r6, #0
  40cea4:	4630      	mov	r0, r6
  40cea6:	4631      	mov	r1, r6
  40cea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ceac:	f1c6 0420 	rsb	r4, r6, #32
  40ceb0:	fa22 f504 	lsr.w	r5, r2, r4
  40ceb4:	40b3      	lsls	r3, r6
  40ceb6:	432b      	orrs	r3, r5
  40ceb8:	fa20 fc04 	lsr.w	ip, r0, r4
  40cebc:	fa01 f706 	lsl.w	r7, r1, r6
  40cec0:	fa21 f504 	lsr.w	r5, r1, r4
  40cec4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  40cec8:	ea4c 0707 	orr.w	r7, ip, r7
  40cecc:	fbb5 f8fe 	udiv	r8, r5, lr
  40ced0:	0c39      	lsrs	r1, r7, #16
  40ced2:	fb0e 5518 	mls	r5, lr, r8, r5
  40ced6:	fa1f fc83 	uxth.w	ip, r3
  40ceda:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  40cede:	fb0c f108 	mul.w	r1, ip, r8
  40cee2:	42a9      	cmp	r1, r5
  40cee4:	fa02 f206 	lsl.w	r2, r2, r6
  40cee8:	d904      	bls.n	40cef4 <__udivdi3+0x178>
  40ceea:	18ed      	adds	r5, r5, r3
  40ceec:	f108 34ff 	add.w	r4, r8, #4294967295
  40cef0:	d367      	bcc.n	40cfc2 <__udivdi3+0x246>
  40cef2:	46a0      	mov	r8, r4
  40cef4:	1a6d      	subs	r5, r5, r1
  40cef6:	b2bf      	uxth	r7, r7
  40cef8:	fbb5 f4fe 	udiv	r4, r5, lr
  40cefc:	fb0e 5514 	mls	r5, lr, r4, r5
  40cf00:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  40cf04:	fb0c fc04 	mul.w	ip, ip, r4
  40cf08:	458c      	cmp	ip, r1
  40cf0a:	d904      	bls.n	40cf16 <__udivdi3+0x19a>
  40cf0c:	18c9      	adds	r1, r1, r3
  40cf0e:	f104 35ff 	add.w	r5, r4, #4294967295
  40cf12:	d35c      	bcc.n	40cfce <__udivdi3+0x252>
  40cf14:	462c      	mov	r4, r5
  40cf16:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  40cf1a:	ebcc 0101 	rsb	r1, ip, r1
  40cf1e:	fba4 2302 	umull	r2, r3, r4, r2
  40cf22:	4299      	cmp	r1, r3
  40cf24:	d348      	bcc.n	40cfb8 <__udivdi3+0x23c>
  40cf26:	d044      	beq.n	40cfb2 <__udivdi3+0x236>
  40cf28:	4620      	mov	r0, r4
  40cf2a:	2600      	movs	r6, #0
  40cf2c:	e76c      	b.n	40ce08 <__udivdi3+0x8c>
  40cf2e:	f1c8 0420 	rsb	r4, r8, #32
  40cf32:	fa01 f308 	lsl.w	r3, r1, r8
  40cf36:	fa05 f508 	lsl.w	r5, r5, r8
  40cf3a:	fa20 f704 	lsr.w	r7, r0, r4
  40cf3e:	40e1      	lsrs	r1, r4
  40cf40:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40cf44:	431f      	orrs	r7, r3
  40cf46:	fbb1 f6fe 	udiv	r6, r1, lr
  40cf4a:	0c3a      	lsrs	r2, r7, #16
  40cf4c:	fb0e 1116 	mls	r1, lr, r6, r1
  40cf50:	fa1f fc85 	uxth.w	ip, r5
  40cf54:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  40cf58:	fb0c f206 	mul.w	r2, ip, r6
  40cf5c:	429a      	cmp	r2, r3
  40cf5e:	fa00 f408 	lsl.w	r4, r0, r8
  40cf62:	d907      	bls.n	40cf74 <__udivdi3+0x1f8>
  40cf64:	195b      	adds	r3, r3, r5
  40cf66:	f106 31ff 	add.w	r1, r6, #4294967295
  40cf6a:	d237      	bcs.n	40cfdc <__udivdi3+0x260>
  40cf6c:	429a      	cmp	r2, r3
  40cf6e:	d935      	bls.n	40cfdc <__udivdi3+0x260>
  40cf70:	3e02      	subs	r6, #2
  40cf72:	442b      	add	r3, r5
  40cf74:	1a9b      	subs	r3, r3, r2
  40cf76:	b2bf      	uxth	r7, r7
  40cf78:	fbb3 f0fe 	udiv	r0, r3, lr
  40cf7c:	fb0e 3310 	mls	r3, lr, r0, r3
  40cf80:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  40cf84:	fb0c f100 	mul.w	r1, ip, r0
  40cf88:	4299      	cmp	r1, r3
  40cf8a:	d907      	bls.n	40cf9c <__udivdi3+0x220>
  40cf8c:	195b      	adds	r3, r3, r5
  40cf8e:	f100 32ff 	add.w	r2, r0, #4294967295
  40cf92:	d221      	bcs.n	40cfd8 <__udivdi3+0x25c>
  40cf94:	4299      	cmp	r1, r3
  40cf96:	d91f      	bls.n	40cfd8 <__udivdi3+0x25c>
  40cf98:	3802      	subs	r0, #2
  40cf9a:	442b      	add	r3, r5
  40cf9c:	1a5a      	subs	r2, r3, r1
  40cf9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  40cfa2:	4667      	mov	r7, ip
  40cfa4:	e750      	b.n	40ce48 <__udivdi3+0xcc>
  40cfa6:	4610      	mov	r0, r2
  40cfa8:	e716      	b.n	40cdd8 <__udivdi3+0x5c>
  40cfaa:	460b      	mov	r3, r1
  40cfac:	e729      	b.n	40ce02 <__udivdi3+0x86>
  40cfae:	4613      	mov	r3, r2
  40cfb0:	e772      	b.n	40ce98 <__udivdi3+0x11c>
  40cfb2:	40b0      	lsls	r0, r6
  40cfb4:	4290      	cmp	r0, r2
  40cfb6:	d2b7      	bcs.n	40cf28 <__udivdi3+0x1ac>
  40cfb8:	1e60      	subs	r0, r4, #1
  40cfba:	2600      	movs	r6, #0
  40cfbc:	e724      	b.n	40ce08 <__udivdi3+0x8c>
  40cfbe:	4630      	mov	r0, r6
  40cfc0:	e722      	b.n	40ce08 <__udivdi3+0x8c>
  40cfc2:	42a9      	cmp	r1, r5
  40cfc4:	d995      	bls.n	40cef2 <__udivdi3+0x176>
  40cfc6:	f1a8 0802 	sub.w	r8, r8, #2
  40cfca:	441d      	add	r5, r3
  40cfcc:	e792      	b.n	40cef4 <__udivdi3+0x178>
  40cfce:	458c      	cmp	ip, r1
  40cfd0:	d9a0      	bls.n	40cf14 <__udivdi3+0x198>
  40cfd2:	3c02      	subs	r4, #2
  40cfd4:	4419      	add	r1, r3
  40cfd6:	e79e      	b.n	40cf16 <__udivdi3+0x19a>
  40cfd8:	4610      	mov	r0, r2
  40cfda:	e7df      	b.n	40cf9c <__udivdi3+0x220>
  40cfdc:	460e      	mov	r6, r1
  40cfde:	e7c9      	b.n	40cf74 <__udivdi3+0x1f8>
  40cfe0:	3802      	subs	r0, #2
  40cfe2:	4429      	add	r1, r5
  40cfe4:	e743      	b.n	40ce6e <__udivdi3+0xf2>
  40cfe6:	bf00      	nop
  40cfe8:	6462696c 	.word	0x6462696c
  40cfec:	646f6365 	.word	0x646f6365
  40cff0:	20727165 	.word	0x20727165
  40cff4:	2e392e30 	.word	0x2e392e30
  40cff8:	24282033 	.word	0x24282033
  40cffc:	3a766552 	.word	0x3a766552
  40d000:	20323420 	.word	0x20323420
  40d004:	00002924 	.word	0x00002924
  40d008:	00006325 	.word	0x00006325
  40d00c:	0000000d 	.word	0x0000000d
  40d010:	00082008 	.word	0x00082008
  40d014:	654d0d0a 	.word	0x654d0d0a
  40d018:	0a3a756e 	.word	0x0a3a756e
  40d01c:	7420200d 	.word	0x7420200d
  40d020:	53202d20 	.word	0x53202d20
  40d024:	74207465 	.word	0x74207465
  40d028:	0a656d69 	.word	0x0a656d69
  40d02c:	6420200d 	.word	0x6420200d
  40d030:	53202d20 	.word	0x53202d20
  40d034:	64207465 	.word	0x64207465
  40d038:	0a657461 	.word	0x0a657461
  40d03c:	6920200d 	.word	0x6920200d
  40d040:	53202d20 	.word	0x53202d20
  40d044:	74207465 	.word	0x74207465
  40d048:	20656d69 	.word	0x20656d69
  40d04c:	72616c61 	.word	0x72616c61
  40d050:	200d0a6d 	.word	0x200d0a6d
  40d054:	2d206d20 	.word	0x2d206d20
  40d058:	74655320 	.word	0x74655320
  40d05c:	74616420 	.word	0x74616420
  40d060:	6c612065 	.word	0x6c612065
  40d064:	0d6d7261 	.word	0x0d6d7261
  40d068:	00000000 	.word	0x00000000
  40d06c:	20772020 	.word	0x20772020
  40d070:	6547202d 	.word	0x6547202d
  40d074:	6172656e 	.word	0x6172656e
  40d078:	57206574 	.word	0x57206574
  40d07c:	66657661 	.word	0x66657661
  40d080:	0d6d726f 	.word	0x0d6d726f
  40d084:	00000000 	.word	0x00000000
  40d088:	20632020 	.word	0x20632020
  40d08c:	6c43202d 	.word	0x6c43202d
  40d090:	20726165 	.word	0x20726165
  40d094:	72616c61 	.word	0x72616c61
  40d098:	6f6e206d 	.word	0x6f6e206d
  40d09c:	69666974 	.word	0x69666974
  40d0a0:	69746163 	.word	0x69746163
  40d0a4:	000d6e6f 	.word	0x000d6e6f
  40d0a8:	00000d0a 	.word	0x00000d0a
  40d0ac:	67697254 	.word	0x67697254
  40d0b0:	65726567 	.word	0x65726567
  40d0b4:	00002164 	.word	0x00002164
  40d0b8:	00000000 	.word	0x00000000
  40d0bc:	69545b20 	.word	0x69545b20
  40d0c0:	442f656d 	.word	0x442f656d
  40d0c4:	3a657461 	.word	0x3a657461
  40d0c8:	32302520 	.word	0x32302520
  40d0cc:	30253a75 	.word	0x30253a75
  40d0d0:	253a7532 	.word	0x253a7532
  40d0d4:	2c753230 	.word	0x2c753230
  40d0d8:	32302520 	.word	0x32302520
  40d0dc:	30252f75 	.word	0x30252f75
  40d0e0:	252f7532 	.word	0x252f7532
  40d0e4:	20753430 	.word	0x20753430
  40d0e8:	5d207325 	.word	0x5d207325
  40d0ec:	616c415b 	.word	0x616c415b
  40d0f0:	73206d72 	.word	0x73206d72
  40d0f4:	75746174 	.word	0x75746174
  40d0f8:	73253a73 	.word	0x73253a73
  40d0fc:	0000005d 	.word	0x0000005d
  40d100:	52202d2d 	.word	0x52202d2d
  40d104:	45204354 	.word	0x45204354
  40d108:	706d6178 	.word	0x706d6178
  40d10c:	2d20656c 	.word	0x2d20656c
  40d110:	2d0a0d2d 	.word	0x2d0a0d2d
  40d114:	4153202d 	.word	0x4153202d
  40d118:	2d53344d 	.word	0x2d53344d
  40d11c:	52495057 	.word	0x52495057
  40d120:	2044522d 	.word	0x2044522d
  40d124:	0a0d2d2d 	.word	0x0a0d2d2d
  40d128:	43202d2d 	.word	0x43202d2d
  40d12c:	69706d6f 	.word	0x69706d6f
  40d130:	3a64656c 	.word	0x3a64656c
  40d134:	79614d20 	.word	0x79614d20
  40d138:	20303120 	.word	0x20303120
  40d13c:	36313032 	.word	0x36313032
  40d140:	3a313220 	.word	0x3a313220
  40d144:	303a3032 	.word	0x303a3032
  40d148:	2d2d2030 	.word	0x2d2d2030
  40d14c:	0000000d 	.word	0x0000000d
  40d150:	0d0a0d0a 	.word	0x0d0a0d0a
  40d154:	74655320 	.word	0x74655320
  40d158:	6d697420 	.word	0x6d697420
  40d15c:	68682865 	.word	0x68682865
  40d160:	3a6d6d3a 	.word	0x3a6d6d3a
  40d164:	3a297373 	.word	0x3a297373
  40d168:	00000020 	.word	0x00000020
  40d16c:	54200d0a 	.word	0x54200d0a
  40d170:	20656d69 	.word	0x20656d69
  40d174:	20746f6e 	.word	0x20746f6e
  40d178:	2c746573 	.word	0x2c746573
  40d17c:	766e6920 	.word	0x766e6920
  40d180:	64696c61 	.word	0x64696c61
  40d184:	706e6920 	.word	0x706e6920
  40d188:	0d217475 	.word	0x0d217475
  40d18c:	00000000 	.word	0x00000000
  40d190:	0d0a0d0a 	.word	0x0d0a0d0a
  40d194:	74655320 	.word	0x74655320
  40d198:	74616420 	.word	0x74616420
  40d19c:	6d6d2865 	.word	0x6d6d2865
  40d1a0:	2f64642f 	.word	0x2f64642f
  40d1a4:	79797979 	.word	0x79797979
  40d1a8:	00203a29 	.word	0x00203a29
  40d1ac:	44200d0a 	.word	0x44200d0a
  40d1b0:	20657461 	.word	0x20657461
  40d1b4:	20746f6e 	.word	0x20746f6e
  40d1b8:	2c746573 	.word	0x2c746573
  40d1bc:	766e6920 	.word	0x766e6920
  40d1c0:	64696c61 	.word	0x64696c61
  40d1c4:	706e6920 	.word	0x706e6920
  40d1c8:	0d217475 	.word	0x0d217475
  40d1cc:	00000000 	.word	0x00000000
  40d1d0:	4e200d0a 	.word	0x4e200d0a
  40d1d4:	5320746f 	.word	0x5320746f
  40d1d8:	66207465 	.word	0x66207465
  40d1dc:	6e20726f 	.word	0x6e20726f
  40d1e0:	6579206f 	.word	0x6579206f
  40d1e4:	66207261 	.word	0x66207261
  40d1e8:	646c6569 	.word	0x646c6569
  40d1ec:	00000d21 	.word	0x00000d21
  40d1f0:	0d0a0d0a 	.word	0x0d0a0d0a
  40d1f4:	74655320 	.word	0x74655320
  40d1f8:	6d697420 	.word	0x6d697420
  40d1fc:	6c612065 	.word	0x6c612065
  40d200:	286d7261 	.word	0x286d7261
  40d204:	6d3a6868 	.word	0x6d3a6868
  40d208:	73733a6d 	.word	0x73733a6d
  40d20c:	00203a29 	.word	0x00203a29
  40d210:	54200d0a 	.word	0x54200d0a
  40d214:	20656d69 	.word	0x20656d69
  40d218:	72616c61 	.word	0x72616c61
  40d21c:	6f6e206d 	.word	0x6f6e206d
  40d220:	65732074 	.word	0x65732074
  40d224:	69202c74 	.word	0x69202c74
  40d228:	6c61766e 	.word	0x6c61766e
  40d22c:	69206469 	.word	0x69206469
  40d230:	7475706e 	.word	0x7475706e
  40d234:	00000d21 	.word	0x00000d21
  40d238:	54200d0a 	.word	0x54200d0a
  40d23c:	20656d69 	.word	0x20656d69
  40d240:	72616c61 	.word	0x72616c61
  40d244:	7369206d 	.word	0x7369206d
  40d248:	74657320 	.word	0x74657320
  40d24c:	20746120 	.word	0x20746120
  40d250:	75323025 	.word	0x75323025
  40d254:	3230253a 	.word	0x3230253a
  40d258:	30253a75 	.word	0x30253a75
  40d25c:	00217532 	.word	0x00217532
  40d260:	0d0a0d0a 	.word	0x0d0a0d0a
  40d264:	74655320 	.word	0x74655320
  40d268:	74616420 	.word	0x74616420
  40d26c:	6c612065 	.word	0x6c612065
  40d270:	286d7261 	.word	0x286d7261
  40d274:	642f6d6d 	.word	0x642f6d6d
  40d278:	79792f64 	.word	0x79792f64
  40d27c:	3a297979 	.word	0x3a297979
  40d280:	00000020 	.word	0x00000020
  40d284:	44200d0a 	.word	0x44200d0a
  40d288:	20657461 	.word	0x20657461
  40d28c:	72616c61 	.word	0x72616c61
  40d290:	6f6e206d 	.word	0x6f6e206d
  40d294:	65732074 	.word	0x65732074
  40d298:	69202c74 	.word	0x69202c74
  40d29c:	6c61766e 	.word	0x6c61766e
  40d2a0:	69206469 	.word	0x69206469
  40d2a4:	7475706e 	.word	0x7475706e
  40d2a8:	00000d21 	.word	0x00000d21
  40d2ac:	44200d0a 	.word	0x44200d0a
  40d2b0:	20657461 	.word	0x20657461
  40d2b4:	72616c61 	.word	0x72616c61
  40d2b8:	7369206d 	.word	0x7369206d
  40d2bc:	74657320 	.word	0x74657320
  40d2c0:	206e6f20 	.word	0x206e6f20
  40d2c4:	75323025 	.word	0x75323025
  40d2c8:	3230252f 	.word	0x3230252f
  40d2cc:	34252f75 	.word	0x34252f75
  40d2d0:	00002175 	.word	0x00002175
  40d2d4:	654d0d0a 	.word	0x654d0d0a
  40d2d8:	0a3a756e 	.word	0x0a3a756e
  40d2dc:	3020200d 	.word	0x3020200d
  40d2e0:	4e202d20 	.word	0x4e202d20
  40d2e4:	6157206f 	.word	0x6157206f
  40d2e8:	6f666576 	.word	0x6f666576
  40d2ec:	0d0a6d72 	.word	0x0d0a6d72
  40d2f0:	20312020 	.word	0x20312020
  40d2f4:	2031202d 	.word	0x2031202d
  40d2f8:	73207a48 	.word	0x73207a48
  40d2fc:	72617571 	.word	0x72617571
  40d300:	61772065 	.word	0x61772065
  40d304:	0d0a6576 	.word	0x0d0a6576
  40d308:	20322020 	.word	0x20322020
  40d30c:	3233202d 	.word	0x3233202d
  40d310:	207a4820 	.word	0x207a4820
  40d314:	61757173 	.word	0x61757173
  40d318:	77206572 	.word	0x77206572
  40d31c:	0a657661 	.word	0x0a657661
  40d320:	3320200d 	.word	0x3320200d
  40d324:	36202d20 	.word	0x36202d20
  40d328:	7a482034 	.word	0x7a482034
  40d32c:	75717320 	.word	0x75717320
  40d330:	20657261 	.word	0x20657261
  40d334:	65766177 	.word	0x65766177
  40d338:	20200d0a 	.word	0x20200d0a
  40d33c:	202d2034 	.word	0x202d2034
  40d340:	20323135 	.word	0x20323135
  40d344:	73207a48 	.word	0x73207a48
  40d348:	72617571 	.word	0x72617571
  40d34c:	61772065 	.word	0x61772065
  40d350:	0d0a6576 	.word	0x0d0a6576
  40d354:	20352020 	.word	0x20352020
  40d358:	6f54202d 	.word	0x6f54202d
  40d35c:	656c6767 	.word	0x656c6767
  40d360:	68772073 	.word	0x68772073
  40d364:	61206e65 	.word	0x61206e65
  40d368:	6d72616c 	.word	0x6d72616c
  40d36c:	616c6620 	.word	0x616c6620
  40d370:	69722067 	.word	0x69722067
  40d374:	0d0a6573 	.word	0x0d0a6573
  40d378:	20362020 	.word	0x20362020
  40d37c:	6f43202d 	.word	0x6f43202d
  40d380:	6f207970 	.word	0x6f207970
  40d384:	68742066 	.word	0x68742066
  40d388:	6c612065 	.word	0x6c612065
  40d38c:	206d7261 	.word	0x206d7261
  40d390:	67616c66 	.word	0x67616c66
  40d394:	20200d0a 	.word	0x20200d0a
  40d398:	202d2037 	.word	0x202d2037
  40d39c:	79747544 	.word	0x79747544
  40d3a0:	63796320 	.word	0x63796320
  40d3a4:	7020656c 	.word	0x7020656c
  40d3a8:	72676f72 	.word	0x72676f72
  40d3ac:	616d6d61 	.word	0x616d6d61
  40d3b0:	20656c62 	.word	0x20656c62
  40d3b4:	736c7570 	.word	0x736c7570
  40d3b8:	200d0a65 	.word	0x200d0a65
  40d3bc:	2d203820 	.word	0x2d203820
  40d3c0:	69755120 	.word	0x69755120
  40d3c4:	00000d74 	.word	0x00000d74
  40d3c8:	00000043 	.word	0x00000043

0040d3cc <_global_impure_ptr>:
  40d3cc:	20000038 0000000a                       8.. ....

0040d3d4 <zeroes.6926>:
  40d3d4:	30303030 30303030 30303030 30303030     0000000000000000
  40d3e4:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40d3f4:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40d404:	00000000 33323130 37363534 62613938     ....0123456789ab
  40d414:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40d424:	00000030                                0...

0040d428 <blanks.6925>:
  40d428:	20202020 20202020 20202020 20202020                     

0040d438 <basefix.6881>:
  40d438:	0001000a 00030002 00050004 00070006     ................
  40d448:	00090008 000b000a 000d000c 000f000e     ................
  40d458:	00000010 646c2565 00000000              ....e%ld....

0040d464 <_ctype_>:
  40d464:	20202000 20202020 28282020 20282828     .         ((((( 
  40d474:	20202020 20202020 20202020 20202020                     
  40d484:	10108820 10101010 10101010 10101010      ...............
  40d494:	04040410 04040404 10040404 10101010     ................
  40d4a4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40d4b4:	01010101 01010101 01010101 10101010     ................
  40d4c4:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40d4d4:	02020202 02020202 02020202 10101010     ................
  40d4e4:	00000020 00000000 00000000 00000000      ...............
	...
  40d568:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  40d578:	49534f50 00000058 0000002e 00000000     POSIX...........

0040d588 <__mprec_tens>:
  40d588:	00000000 3ff00000 00000000 40240000     .......?......$@
  40d598:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40d5a8:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40d5b8:	00000000 412e8480 00000000 416312d0     .......A......cA
  40d5c8:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40d5d8:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40d5e8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40d5f8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40d608:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40d618:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40d628:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40d638:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40d648:	79d99db4 44ea7843                       ...yCx.D

0040d650 <p05.5302>:
  40d650:	00000005 00000019 0000007d 00000000     ........}.......

0040d660 <__mprec_bigtens>:
  40d660:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40d670:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40d680:	7f73bf3c 75154fdd                       <.s..O.u

0040d688 <tinytens>:
  40d688:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  40d698:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  40d6a8:	64ac6f43 11680628                       Co.d(.h.

0040d6b0 <fpinan.5307>:
  40d6b0:	00000034 fffffbce 000003cb 00000001     4...............
  40d6c0:	00000000 0000666e 74696e69 00000079     ....nf..inity...
  40d6d0:	00006e61                                an..

0040d6d4 <fpi.5271>:
  40d6d4:	00000035 fffffbce 000003cb 00000001     5...............
  40d6e4:	00000000                                ....

0040d6e8 <zeroes.6911>:
  40d6e8:	30303030 30303030 30303030 30303030     0000000000000000

0040d6f8 <blanks.6910>:
  40d6f8:	20202020 20202020 20202020 20202020                     

0040d708 <__hexdig>:
	...
  40d738:	13121110 17161514 00001918 00000000     ................
  40d748:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40d768:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...

0040d808 <_init>:
  40d808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d80a:	bf00      	nop
  40d80c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d80e:	bc08      	pop	{r3}
  40d810:	469e      	mov	lr, r3
  40d812:	4770      	bx	lr

0040d814 <__init_array_start>:
  40d814:	00405499 	.word	0x00405499

0040d818 <__frame_dummy_init_array_entry>:
  40d818:	004000f1                                ..@.

0040d81c <_fini>:
  40d81c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40d81e:	bf00      	nop
  40d820:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40d822:	bc08      	pop	{r3}
  40d824:	469e      	mov	lr, r3
  40d826:	4770      	bx	lr

0040d828 <__fini_array_start>:
  40d828:	004000cd 	.word	0x004000cd
