Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Sep 20 23:36:38 2023
| Host         : ECEB-3022-15 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiplier_control_sets_placed.rpt
| Design       : multiplier
| Device       : xc7s50
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               8 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-----------------------------+-----------------------+------------------+----------------+--------------+
|                     Clock Signal                    |        Enable Signal        |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------+-----------------------------+-----------------------+------------------+----------------+--------------+
|  u_control/FSM_sequential_next_state_reg[2]_i_2_n_0 |                             |                       |                1 |              3 |         3.00 |
|  u_control/shift_counter_reg[3]_i_2_n_0             |                             |                       |                1 |              4 |         4.00 |
|  Clk_IBUF_BUFG                                      |                             |                       |                1 |              4 |         4.00 |
|  u_control/do_add_reg_i_2_n_0                       |                             |                       |                2 |              5 |         2.50 |
|  Clk_IBUF_BUFG                                      | u_control/do_reset_reg_0[0] |                       |                4 |              8 |         2.00 |
|  Clk_IBUF_BUFG                                      | u_control/E[0]              | u_control/do_reset    |                6 |              9 |         1.50 |
|  Clk_IBUF_BUFG                                      |                             | Reset_Load_Clear_IBUF |                5 |             17 |         3.40 |
+-----------------------------------------------------+-----------------------------+-----------------------+------------------+----------------+--------------+


