{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"4.06202",
   "Default View_TopLeft":"-711,1263",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port task_clk -pg 1 -lvl 0 -x -650 -y -30 -defaultsOSRD
preplace port clk -pg 1 -lvl 16 -x 5610 -y 1060 -defaultsOSRD
preplace portBus irq_2_empty_0 -pg 1 -lvl 0 -x -650 -y 830 -defaultsOSRD
preplace portBus Res_0 -pg 1 -lvl 16 -x 5610 -y 950 -defaultsOSRD
preplace portBus resetn -pg 1 -lvl 16 -x 5610 -y 410 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 880 -y 1240 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 4 -x 880 -y 1000 -defaultsOSRD
preplace inst blk_mem_gen_2 -pg 1 -lvl 4 -x 880 -y -130 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 12 -x 4030 -y 710 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 12 -x 4030 -y 1430 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 12 -x 4030 -y 1280 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 14 -x 5090 -y 160 -defaultsOSRD
preplace inst fifo_generator_1 -pg 1 -lvl 14 -x 5090 -y 1200 -defaultsOSRD
preplace inst fifo_control_0 -pg 1 -lvl 13 -x 4600 -y 410 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 13 -x 4600 -y 950 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 13 -x 4600 -y 1640 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 13 -x 4600 -y 1780 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 11 -x 3610 -y 300 -defaultsOSRD
preplace inst system_ila_1 -pg 1 -lvl 15 -x 5490 -y 650 -defaultsOSRD
preplace inst util_vector_logic_3 -pg 1 -lvl 12 -x 4030 -y 190 -defaultsOSRD
preplace inst stop_msort_0 -pg 1 -lvl 2 -x -210 -y 200 -defaultsOSRD
preplace inst util_vector_logic_4 -pg 1 -lvl 2 -x -210 -y 350 -defaultsOSRD
preplace inst vio_0 -pg 1 -lvl 1 -x -500 -y 430 -defaultsOSRD
preplace inst system_ila_2 -pg 1 -lvl 9 -x 3060 -y 250 -defaultsOSRD
preplace inst dut_data_generator_0 -pg 1 -lvl 13 -x 4600 -y 1400 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 8 -x 2730 -y 990 -defaultsOSRD
preplace inst system_ila_3 -pg 1 -lvl 8 -x 2730 -y 640 -defaultsOSRD
preplace inst fold_xor_0 -pg 1 -lvl 10 -x 3350 -y 890 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 4 -x 880 -y 1450 -defaultsOSRD
preplace inst xlconstant_1 -pg 1 -lvl 3 -x 300 -y 1010 -defaultsOSRD
preplace inst xlconcat_2 -pg 1 -lvl 4 -x 880 -y 1570 -defaultsOSRD
preplace inst xlconcat_3 -pg 1 -lvl 4 -x 880 -y 1690 -defaultsOSRD
preplace inst xlconcat_4 -pg 1 -lvl 4 -x 880 -y 1810 -defaultsOSRD
preplace inst blk_mem_gen_3 -pg 1 -lvl 7 -x 2460 -y 510 -defaultsOSRD
preplace inst blk_mem_gen_4 -pg 1 -lvl 6 -x 2050 -y 690 -defaultsOSRD
preplace inst blk_mem_gen_5 -pg 1 -lvl 5 -x 1500 -y 730 -defaultsOSRD
preplace inst synchronous_dutsignal_0 -pg 1 -lvl 6 -x 2050 -y 1170 -defaultsOSRD
preplace inst take_beat_0 -pg 1 -lvl 5 -x 1500 -y 1100 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -x 880 -y 740 -defaultsOSRD
preplace inst bbgemm_0 -pg 1 -lvl 4 -x 880 -y 290 -defaultsOSRD
preplace inst difftest_v1_0 -pg 1 -lvl 14 -x 5090 -y 820 -defaultsOSRD
preplace netloc task_clk_1 1 0 10 -630 100 N 100 N 100 400 -280 1240 520 1720 520 2340 670 2570 500 2900 590 3170
preplace netloc bbgemm_0_prod_we0 1 3 6 650 1920 1190 980 1700 950 2310 900 2560 140 N
preplace netloc bbgemm_0_m1_address0 1 3 6 490 -420 1180 180 N 180 N 180 N 180 N
preplace netloc bbgemm_0_m1_ce0 1 3 2 470 -410 1130
preplace netloc bbgemm_0_m2_address0 1 3 6 640 -400 1170 200 N 200 N 200 N 200 N
preplace netloc bbgemm_0_m2_ce0 1 3 2 660 -380 1100
preplace netloc bbgemm_0_m2_address1 1 3 6 620 -390 1160 210 N 210 N 210 N 210 2860
preplace netloc bbgemm_0_m2_ce1 1 3 2 650 -370 1090
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 11 2 3710 800 4330
preplace netloc clk_wiz_0_clk_out1 1 0 16 -610 330 -400 120 N 120 390 -530 N -530 N -530 N -530 2610 -20 2940 -20 N -20 N -20 3700 410 4350 510 4850 460 5380 460 5580
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 11 2 3730 1160 4340
preplace netloc clk_wiz_0_locked 1 11 2 3720 1500 4330
preplace netloc fifo_control_0_fifo_wr_data 1 13 1 4780 110n
preplace netloc fifo_control_0_fifo_wr_en 1 13 1 4810 130n
preplace netloc fifo_generator_0_full 1 13 1 4800 90n
preplace netloc fifo_generator_0_almost_full 1 13 1 4790 70n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 15 -390 -550 N -550 N -550 1320 950 1660 910 N 910 2600 900 N 900 3160 240 N 240 3730 250 4400 620 4890 510 5350 450 5580
preplace netloc fifo_generator_0_dout 1 13 2 4880 470 5300
preplace netloc difftest_v1_0_num1_fifo_rd_en 1 13 2 4890 480 5290
preplace netloc fifo_generator_0_empty 1 13 2 4870 490 5280
preplace netloc fifo_generator_0_almost_empty 1 13 2 4860 500 5270
preplace netloc util_vector_logic_0_Res 1 13 1 4840 270n
preplace netloc irq_2_empty_0_1 1 0 13 -620J 90 -400 -560 N -560 390 -570 NJ -570 N -570 N -570 N -570 2850 620 N 620 N 620 N 620 4390J
preplace netloc dut_data_generator_0_irq_2_full 1 12 2 4420 1530 4780
preplace netloc difftest_v1_0_irq2 1 12 3 4410 1030 NJ 1030 5360
preplace netloc util_vector_logic_1_Res 1 13 3 NJ 1640 NJ 1640 5590
preplace netloc dut_data_generator_0_fifo_wr_data 1 8 6 2920 1150 N 1150 N 1150 N 1150 N 1150 4820
preplace netloc dut_data_generator_0_fifo_wr_en 1 8 6 2930 1170 N 1170 N 1170 N 1170 N 1170 4810
preplace netloc fifo_generator_1_full 1 8 6 2910 1130 N 1130 N 1130 N 1130 N 1130 4830
preplace netloc fifo_generator_1_almost_full 1 8 6 2940 1110 N 1110 N 1110 N 1110 N 1110 4840
preplace netloc fifo_generator_1_almost_empty 1 13 2 4870 1380 5350
preplace netloc fifo_generator_1_empty 1 13 2 4860 1400 5380
preplace netloc fifo_generator_1_dout 1 13 2 4880 1390 5330
preplace netloc difftest_v1_0_num2_fifo_rd_en 1 13 2 4890 1370 5320
preplace netloc util_vector_logic_2_Res 1 13 1 4850 1310n
preplace netloc xlconstant_0_dout 1 11 1 3690 300n
preplace netloc difftest_v1_0_irq1 1 14 1 5310 700n
preplace netloc difftest_v1_0_right 1 12 3 4420 1020 N 1020 5370
preplace netloc difftest_v1_0_debug_state 1 14 1 5340 760n
preplace netloc difftest_v1_0_debug_counter 1 14 1 5390 780n
preplace netloc util_vector_logic_3_Res 1 3 10 500 -560 NJ -560 N -560 N -560 N -560 N -560 N -560 N -560 NJ -560 4400
preplace netloc bbgemm_0_ap_done 1 1 3 -380 110 N 110 380
preplace netloc stop_msort_0_ap_stop 1 1 2 -380 280 -60
preplace netloc vio_0_probe_out0 1 1 1 -390 360n
preplace netloc util_vector_logic_4_Res 1 2 2 -50 230 N
preplace netloc dut_data_generator_0_clk_dut_right 1 8 6 2950 600 NJ 600 N 600 NJ 600 NJ 600 4800
preplace netloc dut_data_generator_0_out_state 1 8 6 2960 610 NJ 610 N 610 NJ 610 NJ 610 4790
preplace netloc blk_mem_gen_1_douta 1 3 6 450 -490 N -490 N -490 N -490 N -490 2870
preplace netloc blk_mem_gen_2_douta 1 3 6 510 -540 N -540 N -540 N -540 N -540 2890
preplace netloc blk_mem_gen_2_doutb 1 3 1 680 -60n
preplace netloc fold_xor_0_enable 1 7 6 2610 790 2880 790 N 790 3510J 870 NJ 870 4380
preplace netloc fold_xor_0_compress_data 1 7 6 2620 780 2890 780 N 780 3520J 890 NJ 890 4370
preplace netloc bbgemm_0_prod_ce1 1 3 6 560 -340 1140 120 N 120 N 120 N 120 N
preplace netloc bbgemm_0_prod_address1 1 3 6 670 1880 1270 260 N 260 N 260 N 260 N
preplace netloc bbgemm_0_prod_d1 1 3 6 680 1890 1290 320 N 320 N 320 2620 280 N
preplace netloc bbgemm_0_prod_ce0 1 3 2 520 -350 1080
preplace netloc blk_mem_gen_0_doutb 1 3 6 440 -500 N -500 N -500 N -500 N -500 2840
preplace netloc bbgemm_0_prod_address0 1 3 6 530 -360 1150 240 N 240 N 240 N 240 N
preplace netloc xlconcat_0_dout 1 7 3 2590 830 2850 910 NJ
preplace netloc fold_xor_0_out_addr 1 10 3 NJ 910 NJ 910 4360
preplace netloc xlconstant_1_dout 1 3 1 380 1010n
preplace netloc xlconcat_1_dout 1 4 4 1260 960 N 960 N 960 N
preplace netloc xlconcat_2_dout 1 4 4 1280 970 N 970 N 970 2590
preplace netloc xlconcat_3_dout 1 4 4 1300 990 N 990 N 990 2610
preplace netloc xlconcat_4_dout 1 4 4 1310 1000 1650 1010 N 1010 2610
preplace netloc bbgemm_0_signal_m2_address0 1 3 4 570 -440 1210 430 NJ 430 NJ
preplace netloc bbgemm_0_signal_m2_d0 1 3 4 580 -430 1200 470 NJ 470 NJ
preplace netloc bbgemm_0_signal_m2_ce0 1 3 4 540 -470 1120J 270 NJ 270 2290
preplace netloc bbgemm_0_signal_m2_we0 1 3 4 670 -320 1260J 280 1670J 510 N
preplace netloc bbgemm_0_signal_temp_x_address0 1 3 3 600 -310 1250J 460 1730
preplace netloc bbgemm_0_signal_temp_x_d0 1 3 3 610 -290 1230J 480 1690
preplace netloc bbgemm_0_signal_temp_x_ce0 1 3 3 630 -300 1220J 220 1740
preplace netloc bbgemm_0_signal_temp_x_we0 1 3 3 540 1910 1080J 920 1690
preplace netloc bbgemm_0_signal_mul_address0 1 3 2 590 -330 1280
preplace netloc bbgemm_0_signal_mul_d0 1 3 2 460 -460 1350
preplace netloc bbgemm_0_signal_mul_ce0 1 3 2 550 1900 1130
preplace netloc bbgemm_0_signal_mul_we0 1 3 3 480 -450 1110 910 1640
preplace netloc synchronous_dutsignal_0_m2_addr 1 6 1 2300 550n
preplace netloc blk_mem_gen_3_doutb 1 5 2 1750 530 2290J
preplace netloc synchronous_dutsignal_0_m2_enable 1 6 1 2330 610n
preplace netloc synchronous_dutsignal_0_tempx_addr 1 5 2 1770 1030 2230
preplace netloc blk_mem_gen_4_doutb 1 5 1 1760 770n
preplace netloc synchronous_dutsignal_0_tempx_enable 1 5 2 1780 940 2240
preplace netloc synchronous_dutsignal_0_mul_addr 1 4 3 1340 900 NJ 900 2260
preplace netloc blk_mem_gen_5_doutb 1 4 2 1330 1230 N
preplace netloc synchronous_dutsignal_0_mul_enable 1 4 3 1350 930 NJ 930 2250
preplace netloc synchronous_dutsignal_0_synchronous_m2 1 3 5 420 -510 NJ -510 NJ -510 2280 340 2600
preplace netloc synchronous_dutsignal_0_synchronous_tempx 1 3 5 430 -480 NJ -480 NJ -480 2270 350 2580
preplace netloc synchronous_dutsignal_0_synchronous_mul 1 3 5 410 -520 NJ -520 NJ -520 2320 330 2590
preplace netloc take_beat_0_we_out 1 5 5 1710 1020 NJ 1020 2560J 1080 NJ 1080 3170J
preplace netloc take_beat_0_data_out 1 3 3 660 1930 NJ 1930 1630
preplace netloc take_beat_0_addr_out 1 5 5 1680 1000 NJ 1000 2580J 1090 NJ 1090 3180J
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_FPD 1 12 1 4420 390n
levelinfo -pg 1 -650 -500 -210 300 880 1500 2050 2460 2730 3060 3350 3610 4030 4600 5090 5490 5610
pagesize -pg 1 -db -bbox -sgen -830 -580 5730 1940
"
}
0
