{"position": "Senior BIOS Engineer", "company": "Intel Corporation", "profiles": ["Skills Device Drivers Embedded Software C Embedded Systems Software Engineering System Architecture Skills  Device Drivers Embedded Software C Embedded Systems Software Engineering System Architecture Device Drivers Embedded Software C Embedded Systems Software Engineering System Architecture Device Drivers Embedded Software C Embedded Systems Software Engineering System Architecture ", "Summary Learner/Restorative/Intellection/Achiever/Context \nOpen mind/Empathy Summary Learner/Restorative/Intellection/Achiever/Context \nOpen mind/Empathy Learner/Restorative/Intellection/Achiever/Context \nOpen mind/Empathy Learner/Restorative/Intellection/Achiever/Context \nOpen mind/Empathy Experience Engineering Manager Intel Corporation April 2014  \u2013  May 2015  (1 year 2 months) Senior Software Engineer Intel Corporation January 2012  \u2013  March 2014  (2 years 3 months) Windows application/service/driver development and platform responsiveness debugging Senior BIOS engineer Intel Corporation June 2005  \u2013  March 2012  (6 years 10 months) Taiwan UEFI framework BIOS development, platform and OS debugging Senior BIOS Engineer Dell October 2002  \u2013  April 2005  (2 years 7 months) Implemented and handled the BIOS for Dell notebook projects, coordinated with ODM engineers for project. Enabled Taiwan Design Center BIOS team capabilities to support Dell BIOS source. Mobile S/W Application Engineer NVIDIA February 2002  \u2013  October 2002  (9 months) Support Taiwan ODM customers for graphic BIOS and software/driver BIOS Manager Insyde Software Corp 1998  \u2013  2002  (4 years) Implemented and handled the BIOS for notebook projects with ODM/OEM customers, coordinated with ODM engineers for projects. BIOS chipset porting for VIA/Intel chipsets. BIOS engineer MiTAC Inc. 1995  \u2013  1998  (3 years) Implemented and handled the BIOS for notebook projects, coordinated with H/W and factory\u2019s engineers for projects. Engineering Manager Intel Corporation April 2014  \u2013  May 2015  (1 year 2 months) Engineering Manager Intel Corporation April 2014  \u2013  May 2015  (1 year 2 months) Senior Software Engineer Intel Corporation January 2012  \u2013  March 2014  (2 years 3 months) Windows application/service/driver development and platform responsiveness debugging Senior Software Engineer Intel Corporation January 2012  \u2013  March 2014  (2 years 3 months) Windows application/service/driver development and platform responsiveness debugging Senior BIOS engineer Intel Corporation June 2005  \u2013  March 2012  (6 years 10 months) Taiwan UEFI framework BIOS development, platform and OS debugging Senior BIOS engineer Intel Corporation June 2005  \u2013  March 2012  (6 years 10 months) Taiwan UEFI framework BIOS development, platform and OS debugging Senior BIOS Engineer Dell October 2002  \u2013  April 2005  (2 years 7 months) Implemented and handled the BIOS for Dell notebook projects, coordinated with ODM engineers for project. Enabled Taiwan Design Center BIOS team capabilities to support Dell BIOS source. Senior BIOS Engineer Dell October 2002  \u2013  April 2005  (2 years 7 months) Implemented and handled the BIOS for Dell notebook projects, coordinated with ODM engineers for project. Enabled Taiwan Design Center BIOS team capabilities to support Dell BIOS source. Mobile S/W Application Engineer NVIDIA February 2002  \u2013  October 2002  (9 months) Support Taiwan ODM customers for graphic BIOS and software/driver Mobile S/W Application Engineer NVIDIA February 2002  \u2013  October 2002  (9 months) Support Taiwan ODM customers for graphic BIOS and software/driver BIOS Manager Insyde Software Corp 1998  \u2013  2002  (4 years) Implemented and handled the BIOS for notebook projects with ODM/OEM customers, coordinated with ODM engineers for projects. BIOS chipset porting for VIA/Intel chipsets. BIOS Manager Insyde Software Corp 1998  \u2013  2002  (4 years) Implemented and handled the BIOS for notebook projects with ODM/OEM customers, coordinated with ODM engineers for projects. BIOS chipset porting for VIA/Intel chipsets. BIOS engineer MiTAC Inc. 1995  \u2013  1998  (3 years) Implemented and handled the BIOS for notebook projects, coordinated with H/W and factory\u2019s engineers for projects. BIOS engineer MiTAC Inc. 1995  \u2013  1998  (3 years) Implemented and handled the BIOS for notebook projects, coordinated with H/W and factory\u2019s engineers for projects. Skills BIOS UEFI Device Drivers Platform Architecture Software Engineering Software Bios C Computer Architecture Firmware Mobile Devices Operating Systems PCIe Processors Software Development X86 See 1+ \u00a0 \u00a0 See less Skills  BIOS UEFI Device Drivers Platform Architecture Software Engineering Software Bios C Computer Architecture Firmware Mobile Devices Operating Systems PCIe Processors Software Development X86 See 1+ \u00a0 \u00a0 See less BIOS UEFI Device Drivers Platform Architecture Software Engineering Software Bios C Computer Architecture Firmware Mobile Devices Operating Systems PCIe Processors Software Development X86 See 1+ \u00a0 \u00a0 See less BIOS UEFI Device Drivers Platform Architecture Software Engineering Software Bios C Computer Architecture Firmware Mobile Devices Operating Systems PCIe Processors Software Development X86 See 1+ \u00a0 \u00a0 See less Education National Taipei University of Technology Electrical and Electronics Engineering National Taipei University of Technology Electrical and Electronics Engineering National Taipei University of Technology Electrical and Electronics Engineering National Taipei University of Technology Electrical and Electronics Engineering ", "Languages English English English Skills Intel Computer Architecture PCIe Server Platform... Embedded Systems Analytics Hardware Mentoring Debugging Bios Device Drivers X86 Firmware Software Engineering Cloud Computing Data Center Processors Microprocessors Multithreading C Linux Kernel Embedded Software Embedded Linux Architecture RTOS Architectures Hardware Architecture System Architecture See 13+ \u00a0 \u00a0 See less Skills  Intel Computer Architecture PCIe Server Platform... Embedded Systems Analytics Hardware Mentoring Debugging Bios Device Drivers X86 Firmware Software Engineering Cloud Computing Data Center Processors Microprocessors Multithreading C Linux Kernel Embedded Software Embedded Linux Architecture RTOS Architectures Hardware Architecture System Architecture See 13+ \u00a0 \u00a0 See less Intel Computer Architecture PCIe Server Platform... Embedded Systems Analytics Hardware Mentoring Debugging Bios Device Drivers X86 Firmware Software Engineering Cloud Computing Data Center Processors Microprocessors Multithreading C Linux Kernel Embedded Software Embedded Linux Architecture RTOS Architectures Hardware Architecture System Architecture See 13+ \u00a0 \u00a0 See less Intel Computer Architecture PCIe Server Platform... Embedded Systems Analytics Hardware Mentoring Debugging Bios Device Drivers X86 Firmware Software Engineering Cloud Computing Data Center Processors Microprocessors Multithreading C Linux Kernel Embedded Software Embedded Linux Architecture RTOS Architectures Hardware Architecture System Architecture See 13+ \u00a0 \u00a0 See less ", "Experience Senior BIOS Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon Senior BIOS/firmware Engineer AMD July 2004  \u2013  March 2013  (8 years 9 months) Markham Job here focus on silicon/platform porting, code-sync with BIOS vendor, help silicon designer validate hardware. \nBIOS owner of following boards: RS400M(Northwood/Prescott), RS410M(Dothan), RS485(K8), RC415M(Northwood/Prescott), Yokohama(K8), ANT(Greyhound, DDR2), Bali(Greyhound DDR3). Inagua(Ontario, UEFI platform) \nCo-work with Microsoft for Zero-Powered ODD feature. Senior BIOS Engineer Phoenix Technologies July 1997  \u2013  July 2004  (7 years 1 month) Taipei Experienced a lot of department, such as: \n1> BIOS release team, responded for BIOS sample code release to OEM customer, and did some customization. \n2> OEM support, which supported customer\u2019s platform, as I remember: \nMitac vegas(Intel LX),  \nECS Jaguar(SiS),  \nQuanta(Intel),  \nAcer(Cyrix GXM),  \nShanghai Inventec(Cyrix GXM),  \nFIC Aqua(Transmeta), \nAcer(Transmeta),  \nQuanta(ATi RS250M)  \n3> Kernel feature development and maintain, such as  \nIDT CPU support \nOHCI support on USB floppy, first OHCI legacy USB floppy prototype, \nGeneral SMI support, which is new Phoenix SMI mechanism,  \n32bit SMI support, which is new Phoenix SMI mechanism, \nFirstWare/PARTIES/BEER feature, Phoenix feature to totally hide the App/CD image/OS in ATAPI 5 harddrive. \nIntel Banias maintenance, which is Intel\u2019s first CPU variable Frequency/Voltage feature. \nIntel PPM feature, which is for NetBurst/Dothan family, use both softwareSMI and IOTrap to change speed for hyperthread cores. \n4> ACPI interface, familiar with topics: _S4OS/_S4BIOS, ACPI_On, ACPI_Off, USB hand off, ASL, _S1, _S3 resume, DSDT boot time loading/hacking, DSDT OS time loading \nACPI lecturer in Phoenix Seminar. \n5> Silicon(chipset) porting and maintenance: \nCyrix GXM \nTransmeta Crusoe TM5800 \nVia 686A,  \nALi 1647, ALi 1681,  \nSiS 746FX,  \nATi RS250, RS300, RS400M \nAMD 811 south bridge \n6> ATi dedicate support starting from RS250. Senior BIOS Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon Senior BIOS Engineer Intel Corporation July 2013  \u2013 Present (2 years 2 months) Hillsboro, Oregon Senior BIOS/firmware Engineer AMD July 2004  \u2013  March 2013  (8 years 9 months) Markham Job here focus on silicon/platform porting, code-sync with BIOS vendor, help silicon designer validate hardware. \nBIOS owner of following boards: RS400M(Northwood/Prescott), RS410M(Dothan), RS485(K8), RC415M(Northwood/Prescott), Yokohama(K8), ANT(Greyhound, DDR2), Bali(Greyhound DDR3). Inagua(Ontario, UEFI platform) \nCo-work with Microsoft for Zero-Powered ODD feature. Senior BIOS/firmware Engineer AMD July 2004  \u2013  March 2013  (8 years 9 months) Markham Job here focus on silicon/platform porting, code-sync with BIOS vendor, help silicon designer validate hardware. \nBIOS owner of following boards: RS400M(Northwood/Prescott), RS410M(Dothan), RS485(K8), RC415M(Northwood/Prescott), Yokohama(K8), ANT(Greyhound, DDR2), Bali(Greyhound DDR3). Inagua(Ontario, UEFI platform) \nCo-work with Microsoft for Zero-Powered ODD feature. Senior BIOS Engineer Phoenix Technologies July 1997  \u2013  July 2004  (7 years 1 month) Taipei Experienced a lot of department, such as: \n1> BIOS release team, responded for BIOS sample code release to OEM customer, and did some customization. \n2> OEM support, which supported customer\u2019s platform, as I remember: \nMitac vegas(Intel LX),  \nECS Jaguar(SiS),  \nQuanta(Intel),  \nAcer(Cyrix GXM),  \nShanghai Inventec(Cyrix GXM),  \nFIC Aqua(Transmeta), \nAcer(Transmeta),  \nQuanta(ATi RS250M)  \n3> Kernel feature development and maintain, such as  \nIDT CPU support \nOHCI support on USB floppy, first OHCI legacy USB floppy prototype, \nGeneral SMI support, which is new Phoenix SMI mechanism,  \n32bit SMI support, which is new Phoenix SMI mechanism, \nFirstWare/PARTIES/BEER feature, Phoenix feature to totally hide the App/CD image/OS in ATAPI 5 harddrive. \nIntel Banias maintenance, which is Intel\u2019s first CPU variable Frequency/Voltage feature. \nIntel PPM feature, which is for NetBurst/Dothan family, use both softwareSMI and IOTrap to change speed for hyperthread cores. \n4> ACPI interface, familiar with topics: _S4OS/_S4BIOS, ACPI_On, ACPI_Off, USB hand off, ASL, _S1, _S3 resume, DSDT boot time loading/hacking, DSDT OS time loading \nACPI lecturer in Phoenix Seminar. \n5> Silicon(chipset) porting and maintenance: \nCyrix GXM \nTransmeta Crusoe TM5800 \nVia 686A,  \nALi 1647, ALi 1681,  \nSiS 746FX,  \nATi RS250, RS300, RS400M \nAMD 811 south bridge \n6> ATi dedicate support starting from RS250. Senior BIOS Engineer Phoenix Technologies July 1997  \u2013  July 2004  (7 years 1 month) Taipei Experienced a lot of department, such as: \n1> BIOS release team, responded for BIOS sample code release to OEM customer, and did some customization. \n2> OEM support, which supported customer\u2019s platform, as I remember: \nMitac vegas(Intel LX),  \nECS Jaguar(SiS),  \nQuanta(Intel),  \nAcer(Cyrix GXM),  \nShanghai Inventec(Cyrix GXM),  \nFIC Aqua(Transmeta), \nAcer(Transmeta),  \nQuanta(ATi RS250M)  \n3> Kernel feature development and maintain, such as  \nIDT CPU support \nOHCI support on USB floppy, first OHCI legacy USB floppy prototype, \nGeneral SMI support, which is new Phoenix SMI mechanism,  \n32bit SMI support, which is new Phoenix SMI mechanism, \nFirstWare/PARTIES/BEER feature, Phoenix feature to totally hide the App/CD image/OS in ATAPI 5 harddrive. \nIntel Banias maintenance, which is Intel\u2019s first CPU variable Frequency/Voltage feature. \nIntel PPM feature, which is for NetBurst/Dothan family, use both softwareSMI and IOTrap to change speed for hyperthread cores. \n4> ACPI interface, familiar with topics: _S4OS/_S4BIOS, ACPI_On, ACPI_Off, USB hand off, ASL, _S1, _S3 resume, DSDT boot time loading/hacking, DSDT OS time loading \nACPI lecturer in Phoenix Seminar. \n5> Silicon(chipset) porting and maintenance: \nCyrix GXM \nTransmeta Crusoe TM5800 \nVia 686A,  \nALi 1647, ALi 1681,  \nSiS 746FX,  \nATi RS250, RS300, RS400M \nAMD 811 south bridge \n6> ATi dedicate support starting from RS250. Languages English Chinese English Chinese English Chinese Skills Bios Firmware x86 Assembly X86 Debugging Computer Architecture Processors Embedded Systems Embedded Software UEFI Device Drivers Skills  Bios Firmware x86 Assembly X86 Debugging Computer Architecture Processors Embedded Systems Embedded Software UEFI Device Drivers Bios Firmware x86 Assembly X86 Debugging Computer Architecture Processors Embedded Systems Embedded Software UEFI Device Drivers Bios Firmware x86 Assembly X86 Debugging Computer Architecture Processors Embedded Systems Embedded Software UEFI Device Drivers Education Tamkang Graduating school master degree.,  3D graphics 1993  \u2013 1995 Tamkang university bachelor degree of computer science,  computer science 1991  \u2013 1995 Tamkang Graduating school master degree.,  3D graphics 1993  \u2013 1995 Tamkang Graduating school master degree.,  3D graphics 1993  \u2013 1995 Tamkang Graduating school master degree.,  3D graphics 1993  \u2013 1995 Tamkang university bachelor degree of computer science,  computer science 1991  \u2013 1995 Tamkang university bachelor degree of computer science,  computer science 1991  \u2013 1995 Tamkang university bachelor degree of computer science,  computer science 1991  \u2013 1995 ", "Languages Tamil Native or bilingual proficiency Tamil Native or bilingual proficiency Tamil Native or bilingual proficiency Native or bilingual proficiency Skills Embedded Software Firmware Device Drivers Computer Architecture Hardware Architecture C Semiconductors Software Engineering Multithreading Debugging System Architecture Microprocessors RTOS BIOS/UEFI development Server Architecture Server RAS Technologies Team Lead Cross-team Collaboration Root Cause Analysis See 4+ \u00a0 \u00a0 See less Skills  Embedded Software Firmware Device Drivers Computer Architecture Hardware Architecture C Semiconductors Software Engineering Multithreading Debugging System Architecture Microprocessors RTOS BIOS/UEFI development Server Architecture Server RAS Technologies Team Lead Cross-team Collaboration Root Cause Analysis See 4+ \u00a0 \u00a0 See less Embedded Software Firmware Device Drivers Computer Architecture Hardware Architecture C Semiconductors Software Engineering Multithreading Debugging System Architecture Microprocessors RTOS BIOS/UEFI development Server Architecture Server RAS Technologies Team Lead Cross-team Collaboration Root Cause Analysis See 4+ \u00a0 \u00a0 See less Embedded Software Firmware Device Drivers Computer Architecture Hardware Architecture C Semiconductors Software Engineering Multithreading Debugging System Architecture Microprocessors RTOS BIOS/UEFI development Server Architecture Server RAS Technologies Team Lead Cross-team Collaboration Root Cause Analysis See 4+ \u00a0 \u00a0 See less ", "Experience Consultant-Senior Bios Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bengaluru Area, India Working on BIOS/Platform Debugging for Intel Next Generation CPU & Chipset.Hands on experience on Intel Gfx Driver debugging using Windbg on Symbols.\u2022Experience in debugging & triaging skills with JTAG,Oscilloscope & power Management tools.\u2022Experience in SMBIOS Debugging using ITP,Serial Debugger, Debug System BIOS ACPI interface using WinDbg. \n Senior Engineer V&V iGATE September 2013  \u2013  July 2014  (11 months) Bangalore Firmware V&V ,Dell Power Edge Server,Life Cycle Controller,Dell iDRAC,WSMAN,RACADM. \nUEFI BIOS. Senior Member of Technical Staff Brisa Technologies Private Limited June 2012  \u2013  September 2013  (1 year 4 months) Bangaon Area, India Experience in UEFI based pre-boot application Unified Server Configurator which provide an interface to user to perform Server configuration.GUI Development using AMI base code.DELL Storage,CIFS & NFS testing.Firmware Testing.DELL IDRAC,RAID CONTROLLER FW,TEST DRIVER ,Performance & load testing on CIFS & NFS Share using fluke...Worked in DELL iDRAC Team ( RESTUI Engineering) Consultant Dell June 2012  \u2013  April 2013  (11 months) Bangaon Area, India Experience in UEFI based pre-boot application Unified Server Configurator which provide an interface to user to perform Server configuration.GUI Development using AMI base code.DELL Storage,CIFS & NFS testing.Firmware Testing.DELL IDRAC,RAID CONTROLLER FW,TEST DRIVER ,Performance & load testing on CIFS & NFS Share using fluke...Worked in DELL iDRAC Team ( RESTUI Engineering) Advance Diploma in Embedded System Design & Development RV-VLSI Design Center November 2011  \u2013  April 2012  (6 months) Bangalore India Pursed Advance Diploma in Embedded System Design & Development.I have done this diploma course to add on my skills like \n16 Bit Microcontroller ie TIMSP430,VOIP Development using SIP & RTP Protocol in Linux Environment. PROJECT ENGINEER-LECTURER JSS Academy of Technical Education September 2008  \u2013  October 2011  (3 years 2 months) I was actively involved in Embedded Software Design, Hardware Design & Development, Testing and Integration of various Communication systems. I taught students various subjects like Microcontroller,C,C++, Embedded System, Linux internals, Computer Organization, VHDL & Microprocessor lab.. SOFTWARE ENGINEER El Camino Technologies Pvt Ltd., October 2005  \u2013  October 2007  (2 years 1 month) Experience in Speech Recognition System by Sensory Technologies.Design & develop various algorithm for speech recognition using HMM models using Embedded C in windows platform. Design & Develop the Encryption System using C,Microcontroller & FPGA Consultant-Senior Bios Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bengaluru Area, India Working on BIOS/Platform Debugging for Intel Next Generation CPU & Chipset.Hands on experience on Intel Gfx Driver debugging using Windbg on Symbols.\u2022Experience in debugging & triaging skills with JTAG,Oscilloscope & power Management tools.\u2022Experience in SMBIOS Debugging using ITP,Serial Debugger, Debug System BIOS ACPI interface using WinDbg. \n Consultant-Senior Bios Engineer Intel Corporation July 2014  \u2013 Present (1 year 2 months) Bengaluru Area, India Working on BIOS/Platform Debugging for Intel Next Generation CPU & Chipset.Hands on experience on Intel Gfx Driver debugging using Windbg on Symbols.\u2022Experience in debugging & triaging skills with JTAG,Oscilloscope & power Management tools.\u2022Experience in SMBIOS Debugging using ITP,Serial Debugger, Debug System BIOS ACPI interface using WinDbg. \n Senior Engineer V&V iGATE September 2013  \u2013  July 2014  (11 months) Bangalore Firmware V&V ,Dell Power Edge Server,Life Cycle Controller,Dell iDRAC,WSMAN,RACADM. \nUEFI BIOS. Senior Engineer V&V iGATE September 2013  \u2013  July 2014  (11 months) Bangalore Firmware V&V ,Dell Power Edge Server,Life Cycle Controller,Dell iDRAC,WSMAN,RACADM. \nUEFI BIOS. Senior Member of Technical Staff Brisa Technologies Private Limited June 2012  \u2013  September 2013  (1 year 4 months) Bangaon Area, India Experience in UEFI based pre-boot application Unified Server Configurator which provide an interface to user to perform Server configuration.GUI Development using AMI base code.DELL Storage,CIFS & NFS testing.Firmware Testing.DELL IDRAC,RAID CONTROLLER FW,TEST DRIVER ,Performance & load testing on CIFS & NFS Share using fluke...Worked in DELL iDRAC Team ( RESTUI Engineering) Senior Member of Technical Staff Brisa Technologies Private Limited June 2012  \u2013  September 2013  (1 year 4 months) Bangaon Area, India Experience in UEFI based pre-boot application Unified Server Configurator which provide an interface to user to perform Server configuration.GUI Development using AMI base code.DELL Storage,CIFS & NFS testing.Firmware Testing.DELL IDRAC,RAID CONTROLLER FW,TEST DRIVER ,Performance & load testing on CIFS & NFS Share using fluke...Worked in DELL iDRAC Team ( RESTUI Engineering) Consultant Dell June 2012  \u2013  April 2013  (11 months) Bangaon Area, India Experience in UEFI based pre-boot application Unified Server Configurator which provide an interface to user to perform Server configuration.GUI Development using AMI base code.DELL Storage,CIFS & NFS testing.Firmware Testing.DELL IDRAC,RAID CONTROLLER FW,TEST DRIVER ,Performance & load testing on CIFS & NFS Share using fluke...Worked in DELL iDRAC Team ( RESTUI Engineering) Consultant Dell June 2012  \u2013  April 2013  (11 months) Bangaon Area, India Experience in UEFI based pre-boot application Unified Server Configurator which provide an interface to user to perform Server configuration.GUI Development using AMI base code.DELL Storage,CIFS & NFS testing.Firmware Testing.DELL IDRAC,RAID CONTROLLER FW,TEST DRIVER ,Performance & load testing on CIFS & NFS Share using fluke...Worked in DELL iDRAC Team ( RESTUI Engineering) Advance Diploma in Embedded System Design & Development RV-VLSI Design Center November 2011  \u2013  April 2012  (6 months) Bangalore India Pursed Advance Diploma in Embedded System Design & Development.I have done this diploma course to add on my skills like \n16 Bit Microcontroller ie TIMSP430,VOIP Development using SIP & RTP Protocol in Linux Environment. Advance Diploma in Embedded System Design & Development RV-VLSI Design Center November 2011  \u2013  April 2012  (6 months) Bangalore India Pursed Advance Diploma in Embedded System Design & Development.I have done this diploma course to add on my skills like \n16 Bit Microcontroller ie TIMSP430,VOIP Development using SIP & RTP Protocol in Linux Environment. PROJECT ENGINEER-LECTURER JSS Academy of Technical Education September 2008  \u2013  October 2011  (3 years 2 months) I was actively involved in Embedded Software Design, Hardware Design & Development, Testing and Integration of various Communication systems. I taught students various subjects like Microcontroller,C,C++, Embedded System, Linux internals, Computer Organization, VHDL & Microprocessor lab.. PROJECT ENGINEER-LECTURER JSS Academy of Technical Education September 2008  \u2013  October 2011  (3 years 2 months) I was actively involved in Embedded Software Design, Hardware Design & Development, Testing and Integration of various Communication systems. I taught students various subjects like Microcontroller,C,C++, Embedded System, Linux internals, Computer Organization, VHDL & Microprocessor lab.. SOFTWARE ENGINEER El Camino Technologies Pvt Ltd., October 2005  \u2013  October 2007  (2 years 1 month) Experience in Speech Recognition System by Sensory Technologies.Design & develop various algorithm for speech recognition using HMM models using Embedded C in windows platform. Design & Develop the Encryption System using C,Microcontroller & FPGA SOFTWARE ENGINEER El Camino Technologies Pvt Ltd., October 2005  \u2013  October 2007  (2 years 1 month) Experience in Speech Recognition System by Sensory Technologies.Design & develop various algorithm for speech recognition using HMM models using Embedded C in windows platform. Design & Develop the Encryption System using C,Microcontroller & FPGA Languages English Professional working proficiency Hindi Full professional proficiency Kannada Limited working proficiency English Professional working proficiency Hindi Full professional proficiency Kannada Limited working proficiency English Professional working proficiency Hindi Full professional proficiency Kannada Limited working proficiency Professional working proficiency Full professional proficiency Limited working proficiency Skills C Testing Embedded C Embedded Linux Software Development Customer Service Embedded Systems Research RAID Linux Debugging Firmware Dell PowerEdge Servers Microcontrollers Algorithms VHDL Embedded Software C++ FPGA UEFI Bios UEFI BIOS DELL IDRAC Firmware V&V Firmware Dev &... RAID Configuration See 11+ \u00a0 \u00a0 See less Skills  C Testing Embedded C Embedded Linux Software Development Customer Service Embedded Systems Research RAID Linux Debugging Firmware Dell PowerEdge Servers Microcontrollers Algorithms VHDL Embedded Software C++ FPGA UEFI Bios UEFI BIOS DELL IDRAC Firmware V&V Firmware Dev &... RAID Configuration See 11+ \u00a0 \u00a0 See less C Testing Embedded C Embedded Linux Software Development Customer Service Embedded Systems Research RAID Linux Debugging Firmware Dell PowerEdge Servers Microcontrollers Algorithms VHDL Embedded Software C++ FPGA UEFI Bios UEFI BIOS DELL IDRAC Firmware V&V Firmware Dev &... RAID Configuration See 11+ \u00a0 \u00a0 See less C Testing Embedded C Embedded Linux Software Development Customer Service Embedded Systems Research RAID Linux Debugging Firmware Dell PowerEdge Servers Microcontrollers Algorithms VHDL Embedded Software C++ FPGA UEFI Bios UEFI BIOS DELL IDRAC Firmware V&V Firmware Dev &... RAID Configuration See 11+ \u00a0 \u00a0 See less Education Pt Ravi Shankar Shukla University Raipur (C.G.) Bachelor of Engineering (B.E.),  Computer Science , 1st Class 2001  \u2013 2005 Navjagrati HSSC Chhatarpur (M.P.) HIGHER SECONDARY,  PCM 2000  \u2013 2000 Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Pt Ravi Shankar Shukla University Raipur (C.G.) Bachelor of Engineering (B.E.),  Computer Science , 1st Class 2001  \u2013 2005 Pt Ravi Shankar Shukla University Raipur (C.G.) Bachelor of Engineering (B.E.),  Computer Science , 1st Class 2001  \u2013 2005 Pt Ravi Shankar Shukla University Raipur (C.G.) Bachelor of Engineering (B.E.),  Computer Science , 1st Class 2001  \u2013 2005 Navjagrati HSSC Chhatarpur (M.P.) HIGHER SECONDARY,  PCM 2000  \u2013 2000 Navjagrati HSSC Chhatarpur (M.P.) HIGHER SECONDARY,  PCM 2000  \u2013 2000 Navjagrati HSSC Chhatarpur (M.P.) HIGHER SECONDARY,  PCM 2000  \u2013 2000 Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur Saraswati higher secondary school chhatarpur ", "Summary Talented, bright and versatile software engineer with 21 years of experience. Worked 17 years at two industry-leading computing firms where I was frequently rated in the top two categories on employee performance reviews. Fast-learning self-starter with excellent analytical and problem  \nsolving skills. Expertise in many facets of software engineering including: architecture, development, validation, test automation and documentation. Experience in requirements gathering, defining test strategies, developing test plans, and building and executing manual/automated test cases. Summary Talented, bright and versatile software engineer with 21 years of experience. Worked 17 years at two industry-leading computing firms where I was frequently rated in the top two categories on employee performance reviews. Fast-learning self-starter with excellent analytical and problem  \nsolving skills. Expertise in many facets of software engineering including: architecture, development, validation, test automation and documentation. Experience in requirements gathering, defining test strategies, developing test plans, and building and executing manual/automated test cases. Talented, bright and versatile software engineer with 21 years of experience. Worked 17 years at two industry-leading computing firms where I was frequently rated in the top two categories on employee performance reviews. Fast-learning self-starter with excellent analytical and problem  \nsolving skills. Expertise in many facets of software engineering including: architecture, development, validation, test automation and documentation. Experience in requirements gathering, defining test strategies, developing test plans, and building and executing manual/automated test cases. Talented, bright and versatile software engineer with 21 years of experience. Worked 17 years at two industry-leading computing firms where I was frequently rated in the top two categories on employee performance reviews. Fast-learning self-starter with excellent analytical and problem  \nsolving skills. Expertise in many facets of software engineering including: architecture, development, validation, test automation and documentation. Experience in requirements gathering, defining test strategies, developing test plans, and building and executing manual/automated test cases. Experience Senior Software Engineer/Analog Engineer Intel Corporation July 2011  \u2013  December 2012  (1 year 6 months) DuPont, WA Developer - \u201cIntel Margining Tool\u201d (written in C) \n\uf0b7Delivered high quality chipset margining tool for Sharkbay (Haswell) Platforms \n\uf0b7Leveraged extensive SW Engineering experience to produce tool used to perform voltage and timing margining for PEG & DMI links and on PCH receiver side for DMI, PCIe, SATA and USB3 links \n \nDeveloper - Intel's PseudoSim Tool (written in MATLAB) \n\uf0b7Worked w/ cross-site International Team (Malaysia, India, WA, OR) to deliver high-quality tool \n\uf0b7Wrote code for GUI. Responsible for processing and accepting data files \n\uf0b7Wrote full and detailed documentation for the tool and rewrote all documentation for associated tool \n\uf0b7Mentored/assisted RCG in coding tool distribution/installation program. Performed Code Review Senior BIOS Engineer Intel Corporation June 2009  \u2013  June 2011  (2 years 1 month) DuPont, WA Developer of C-based/Tiano BIOS on Intel's flagship Itanium & Xeon multiprocessor server platforms \nDelivered high quality BIOSs.  \nLeveraged extensive Eval experience to implement good test strategies and create good test practices and test sets for BIOS & other teams \n \nBromolow (Xeon) BIOS: \n\uf0b7 Static Boot Ordering Feature \u2013 Defined requirements for this new feature \nImplemented the feature by writing C-code & Writing 27 pages of docs. \nCreated detailed flow charts of Dynamic Boot Order & Static Boot Order features \n\uf0b7 Mentored & assisted RCG in coding the Signed Capsule BIOS feature and Performed Code Review \n \nCraterLake (Itanium2 Enterprise-Class Multiprocessor Server) BIOS: \n\uf0b7 Fixed numerous bugs for PRQ & post-PRQ BIOS releases \n\uf0b7 Joined Eval effort in lab to get BIOSs tested & delivered early. \nWrote excellent, detailed bug reports. Senior Software Engineer Intel Corporation January 2007  \u2013  May 2009  (2 years 5 months) DuPont, WA BIOS Developer \nDeveloped Assembly-based BIOSs on Advanced Xeon MP Servers in the Dell/Intel Joint Innovation Center (the \"JIC\") \nExcelled as a BIOS Engineer\u2013 specializing in complex areas: Power States, SMI & Error Handling \nSkills: assembly language programming, knowledge of BIOS dev tools such as version control, build tools, Bug Tracking tools & BIOS Eval tests \nRefined, streamlined, documented & disseminated information on effective BIOS Dev. processes \nCreated BIOS Release BKM doc defining steps required to build & release official Dell BIOS \n \nBIOS Lead\u2013 Dunnington (DUN) processor enablement \nCreated 15 BIOSs for release: supporting Dell, Intel Eval teams & other teams \nLed effort implementing new processor CC3 power savings. \nProvided BIOS support for Intel top executive's demo to the press \n1st person to successfully make power measurements for DUN/Catamount \nCreated custom BIOS workarounds to support boards not ready for DUN \nMerged Code: integrated & enabled new Dell BIOS Code, microcode updates & MRC updates \n \nLead for Catamount BIOS Sustaining \nCreated, tested & distributed 24 Tigerton Processor BIOSs \nMerged Dell Code\u2013 including critical MLK (Mid-Life Kicker) BIOS, Bug-Fixes, Hot Issues \nCode Check-ins to Dimensions, transition from Dimensions to SVN code repository \nCoordinated w/ Dell & Intel Teams \nExceptional support to the Dell BIOS team \u2013 providing detailed analysis of customer issues \nUtilized extensive BIOS Eval expertise to create Test Strategy Doc & create & execute UT test cases \n \nMcCave BIOS \nParticipated in Bring-Up (initial power-on and first-boot to OS of first-produced hardware) \n1st to run a system with max cores & memory \u2013 which I demonstrated to management in the lab \nNumerous Code Reviews \n \nBITS Manager for the JIC \nSuperb job of managing BITS (Dell's Bug reporting & tracking tool) \nLiaison with Dell \u2013 successfully representing the JIC w/ important external customer. \nCreated work orders at Dell & followed-through Dell to implement them Senior Software Engineer Intel Corporation January 2006  \u2013  December 2006  (1 year) DuPont, WA Developer Sr SW Engineer \u2013 Automation Team: Developing Automation SW for BIOS Eval \nAutomated BIOS Eval tests: \n\u2022 Created 2 automated BIOS test programs \n\u2022 Wrote 10K Lines of Python Code. Gathered requirements, planned, designed, architected, developed, implemented, tested, documented, demonstrated, & taught use of Automation SW. \n \nBIOS Evaluation Expert: \nVolunteered for: \n\u2022 Document Inspection: Instrumental in driving adoption of & teaching of Doc Inspection in multiple platforms/groups. 2nd-level manager praised: \nGreat work supporting our \u201cshift left\u201d strategy... We held our 1st formal document inspection for BIOS EPS leveraging Ian\u2019s certification & discovered 219 defects. Previous reviews were significantly less formal & we\u2019d have been lucky to find 1/4 of these\u2026 we just prevented >165 EPS defects along with likely 165 SW defects: total=330!\" \n\u2022 FoxCove: Reviewed SOW, PIP, POP \u2013 and provided corrections and feedback to relevant teams  \n\u2022 As recognized BIOS Eval expert I Participated on DFT team & created BIOS Eval requirements \n\u2022 Performed review of MCA & FBDIMM Memory Error Handling BIOS Code \n\u2022 Created TCL for BIOS Eval (456 lines). Additionally, Created 552 lines of tests. \n\u2022 UEFI: Provided feedback & corrections to the UEFI team on the UEFI docs. \n\u2022 Taught Escapes Analysis, BKMs & other BIOS Eval processes to FirmWare & BIOS Eval teams \n\u2022 Enterprise Validation Task force: Represented BIOS & FW Eval teams; Interfaced with QRE. \n\u2022 Validation SW Collaboration Team \u2013 represented BIOS & FW Eval teams. \nIMPACT to Intel: A better functioning BIOS Eval team, better cross-team communication, better team cooperation, less buggy products. Senior Software Engineer Intel Corporation January 2003  \u2013  December 2005  (3 years) DuPont, WA Team Lead - BIOS Eval Team \nTest planning, development, execution & reporting for Intel's Leading Itanium 2 & Xeon Enterprise-Class MP servers \nGreatly improved quality of BIOS Eval. Created 65 page BKMs doc: detailed instructions on Running test sets, Writing good bug reports, proper level of detail, Verifying bugs, Writing Good Test Procedures, Running tests on systems w/ different HW revisions. Trained 16 people \n \nIndia \n\u2022 6 weeks in India Jump-starting new BIOS Eval team \n\u2022 Taught various specs, role-modeled Intel values & led their first test run \n \n2 Itanium & 3 Xeon Servers (2 Blade Servers) \n185 BIOS Eval Test Runs on 10 versions of procs \n\u2022 Working independently in highly competent & reliable manner, consistently met aggressive schedule pull-ins with on-time delivery \n\u2022 Effectively led cross-site team w/ 2x a week Coordination meeting w/ India & Oregon BIOS Eval teams \n\u2022 Reported status to stakeholders & Balanced priorities while leading 3-4 projects \n\u2022 Coordinated w/ tools team in India on testware creation & modification \n\u2022 Dell Lab Tour: Represented Intel BIOS Eval & led Dell Management tour and inspection\t\u2022 Validation Prog Manager said \u201cIan is one of the shining stars of the Tiger program!\u201d \n\u2022 Completed Test Plan & Test Sets w/ >1300 manual & thousands of automated tests \n\u2022 Provided IBM & Dell (VIP customers) w/ quality products \n \nIBM \n\u2022 Excellent job of creating & presenting to IBM management presentation on BIOS Eval at Intel \n\u2022 Created & Presented Lab Demo: Error Injection, PERR/SERR testing, Predictive Failure Altering, Event Logging, POST Error Testing, Management Module \n\u2022 IBM Feedback: \u201cIan's presentation was informative, enthusiastic and surprisingly entertaining\u201d \n\u2022 Impressed IBM reps w/ Depth & Breadth of Intel\u2019s BIOS Eval \n \nProcess Improvements \n\u2022 Analyzed all BIOS bugs & implemented improvements. Moved tests w/ higher failure rates to run earlier in eval cycles \n\u2022 Made significant improvements to test sets for faster, more efficient eval cycles Senior Software Engineer Intel Corporation October 2001  \u2013  December 2002  (1 year 3 months) DuPont, WA BIOS Validation Engineer / Software Engineer \nBIOS Eval of Itanium & Xeon-based Enterprise-Class Multiprocessor Servers \n \nLed BIOS Eval on Intel's most important Itanium Servers: the Enterprise-class MP Tiger-4 & Tiger-2 Servers \nTiger-4 with Itanium\u00ae 2 & Madison procs BIOS Validation Test Runs\u2013 Working independently in a highly competent & reliable manner, I consistently led a group of test engineers to met the BIOS Validation Test Run deadlines in a very aggressive schedule.  \n \nIA-64 Test Sets & Procedures\u2014 Throughout the year I made improvements to the T4/T2 Test Sets & Procedures \u2013 which resulted in significantly better test coverage, greater confidence in the functionality & improved quality of all our tests on Itanium-based platforms. \n \nRecognized expert in MCA (Machine Check Architecture) \n\u2022 Created Intel's first MCA Test Plan & Test Sets \n\u2022 MCA Task Force: Active member throughout the year. My BIOS Eval MCA Test Plan & Test Sets being the first created were used by other groups as the basis for creating their test plans. \n\u2022 Role-modeled the Intel value \"Pay Attention to Detail\" in the creation of the four MCA Test Sets w/ detailed steps for Error Injection Procedures, Verification Procedures & Expected Results. \n\u2022 Role-modeled Intel value \u201cExcel at Customer Satisfaction\u201d by always making Customer Satisfaction my #1 priority. Whenever presented with a customer error or issue , I immediately dedicated all available resources to finding a solution. Additionally, I always approach my job with an eye to improving the experience of our customers \u2013 both OEMs & end-users. Value to Intel is a good customer experience, a boost to our vendor of choice rating & increased sales. Senior Software Engineer Intel Corporation February 2000  \u2013  October 2001  (1 year 9 months) Riverton, UT Developer of Remote Management SW for \u201ceMail Station\u201d & \u201cNetStructure\u201d Servers \n\uf0b7 Coded in C, C++, JavaScript, HTML, Perl, and PHP: \n\uf0b7 Discovered, Fixed & Verified fixes for 1000 errors in 1st generation eMail Station UI pages \n\uf0b7 Volunteered for and Performed a detailed Code Review of over 30,000 lines of C and C++ \n\uf0b7 Created & Modified UI pages for 2nd gen. eMail Station & the \u201cStorefront Appliance\u201c Software Engineer Novell October 1995  \u2013  February 2000  (4 years 5 months) Provo, Utah - Rated in the Highest Category on Employee Performance Reviews 2\u00bd of my final 3 years \n- Rated One of Novell's Top Validation Engineers - Set Record for most bugs found & reported in one year during my 1st year - Broke that record two years later \n- Highly Praised by developers and managers for writing excellent, detailed bug reports including description of the bug, background info, setup & minimum steps to reproduce it \n- Architected & Wrote (C) an Automated Testing Engine for login/logout tests of NetWare clients \n- Program operates as a service under Windows NT & Windows 98 and 95 where it imitates interactive users by passing keystrokes to any window\u2014even Windows NT Secure Desktop \n- Created new scripting language \u201cI\u201d for writing the tests\u2014including support for header files, libraries, subroutines, loops, local & global variables, math & logic operations, etc. \n- Managed team of 5 engineers to deliver ahead of schedule\u2014even finishing \u201cstretch goals\u201d \n- Developer of the NW Client GUI Login code \u2013 Maintained code, fixed bugs & added new features \n- Wrote & Executed Test Plans and logged detailed bug reports for four major products Software Engineer Center for Atmospheric & Space Science September 1991  \u2013  October 1995  (4 years 2 months) Logan, UT SW Engineer / Principal Research Technician \n\uf0b7 Wrote, Maintained & Documented data analysis programs (Coding in C, Fortran, Basic and IDL) \n\uf0b7 Created and coded 3D compression program to compress semi-noisy data with elliptical symmetry \n\uf0b7 Managed the lab computers and the lab network (WinNT, Win3.11, Unix & DOS) \n- Selected and Installed hardware & software for lab computers (14 PCs, 1 DecStation) \n- Wrote Unix shell scripts to aid in administration of the DecStation \n\uf0b7 Integrated data acquisition hardware and software with scientific instruments \n\uf0b7 Initiated & Maintained computerized remote control system for instruments at a remote observatory Software Engineer Surface Physics Lab, Utah State University September 1990  \u2013  September 1991  (1 year 1 month) Logan, UT Software Engineer/Research Technician, Logan, UT, 1990 - 1991 \n\uf0b7 Modified data manipulation progs (Fortran & Forth) \uf0b7 Selected/Installed HW for lab computer system \n\uf0b7 Developed SW to analyze experimental data for investigation of Pons and Fleischmann's Cold Fusion claims for the Utah State Energy Board Software Developer River Software July 1989  \u2013  September 1990  (1 year 3 months) Reston. VA \uf0b7Designed a GUI Macintosh word processor specifically for writing movie scripts \n\uf0b7Wrote all the code \n\uf0b7Created and executed all required tests  \n\uf0b7Developed two Beta versions and the Release 1.0 version of the \"Script Processor\" \n\uf0b7Wrote extensive documentation and help files Senior Software Engineer/Analog Engineer Intel Corporation July 2011  \u2013  December 2012  (1 year 6 months) DuPont, WA Developer - \u201cIntel Margining Tool\u201d (written in C) \n\uf0b7Delivered high quality chipset margining tool for Sharkbay (Haswell) Platforms \n\uf0b7Leveraged extensive SW Engineering experience to produce tool used to perform voltage and timing margining for PEG & DMI links and on PCH receiver side for DMI, PCIe, SATA and USB3 links \n \nDeveloper - Intel's PseudoSim Tool (written in MATLAB) \n\uf0b7Worked w/ cross-site International Team (Malaysia, India, WA, OR) to deliver high-quality tool \n\uf0b7Wrote code for GUI. Responsible for processing and accepting data files \n\uf0b7Wrote full and detailed documentation for the tool and rewrote all documentation for associated tool \n\uf0b7Mentored/assisted RCG in coding tool distribution/installation program. Performed Code Review Senior Software Engineer/Analog Engineer Intel Corporation July 2011  \u2013  December 2012  (1 year 6 months) DuPont, WA Developer - \u201cIntel Margining Tool\u201d (written in C) \n\uf0b7Delivered high quality chipset margining tool for Sharkbay (Haswell) Platforms \n\uf0b7Leveraged extensive SW Engineering experience to produce tool used to perform voltage and timing margining for PEG & DMI links and on PCH receiver side for DMI, PCIe, SATA and USB3 links \n \nDeveloper - Intel's PseudoSim Tool (written in MATLAB) \n\uf0b7Worked w/ cross-site International Team (Malaysia, India, WA, OR) to deliver high-quality tool \n\uf0b7Wrote code for GUI. Responsible for processing and accepting data files \n\uf0b7Wrote full and detailed documentation for the tool and rewrote all documentation for associated tool \n\uf0b7Mentored/assisted RCG in coding tool distribution/installation program. Performed Code Review Senior BIOS Engineer Intel Corporation June 2009  \u2013  June 2011  (2 years 1 month) DuPont, WA Developer of C-based/Tiano BIOS on Intel's flagship Itanium & Xeon multiprocessor server platforms \nDelivered high quality BIOSs.  \nLeveraged extensive Eval experience to implement good test strategies and create good test practices and test sets for BIOS & other teams \n \nBromolow (Xeon) BIOS: \n\uf0b7 Static Boot Ordering Feature \u2013 Defined requirements for this new feature \nImplemented the feature by writing C-code & Writing 27 pages of docs. \nCreated detailed flow charts of Dynamic Boot Order & Static Boot Order features \n\uf0b7 Mentored & assisted RCG in coding the Signed Capsule BIOS feature and Performed Code Review \n \nCraterLake (Itanium2 Enterprise-Class Multiprocessor Server) BIOS: \n\uf0b7 Fixed numerous bugs for PRQ & post-PRQ BIOS releases \n\uf0b7 Joined Eval effort in lab to get BIOSs tested & delivered early. \nWrote excellent, detailed bug reports. Senior BIOS Engineer Intel Corporation June 2009  \u2013  June 2011  (2 years 1 month) DuPont, WA Developer of C-based/Tiano BIOS on Intel's flagship Itanium & Xeon multiprocessor server platforms \nDelivered high quality BIOSs.  \nLeveraged extensive Eval experience to implement good test strategies and create good test practices and test sets for BIOS & other teams \n \nBromolow (Xeon) BIOS: \n\uf0b7 Static Boot Ordering Feature \u2013 Defined requirements for this new feature \nImplemented the feature by writing C-code & Writing 27 pages of docs. \nCreated detailed flow charts of Dynamic Boot Order & Static Boot Order features \n\uf0b7 Mentored & assisted RCG in coding the Signed Capsule BIOS feature and Performed Code Review \n \nCraterLake (Itanium2 Enterprise-Class Multiprocessor Server) BIOS: \n\uf0b7 Fixed numerous bugs for PRQ & post-PRQ BIOS releases \n\uf0b7 Joined Eval effort in lab to get BIOSs tested & delivered early. \nWrote excellent, detailed bug reports. Senior Software Engineer Intel Corporation January 2007  \u2013  May 2009  (2 years 5 months) DuPont, WA BIOS Developer \nDeveloped Assembly-based BIOSs on Advanced Xeon MP Servers in the Dell/Intel Joint Innovation Center (the \"JIC\") \nExcelled as a BIOS Engineer\u2013 specializing in complex areas: Power States, SMI & Error Handling \nSkills: assembly language programming, knowledge of BIOS dev tools such as version control, build tools, Bug Tracking tools & BIOS Eval tests \nRefined, streamlined, documented & disseminated information on effective BIOS Dev. processes \nCreated BIOS Release BKM doc defining steps required to build & release official Dell BIOS \n \nBIOS Lead\u2013 Dunnington (DUN) processor enablement \nCreated 15 BIOSs for release: supporting Dell, Intel Eval teams & other teams \nLed effort implementing new processor CC3 power savings. \nProvided BIOS support for Intel top executive's demo to the press \n1st person to successfully make power measurements for DUN/Catamount \nCreated custom BIOS workarounds to support boards not ready for DUN \nMerged Code: integrated & enabled new Dell BIOS Code, microcode updates & MRC updates \n \nLead for Catamount BIOS Sustaining \nCreated, tested & distributed 24 Tigerton Processor BIOSs \nMerged Dell Code\u2013 including critical MLK (Mid-Life Kicker) BIOS, Bug-Fixes, Hot Issues \nCode Check-ins to Dimensions, transition from Dimensions to SVN code repository \nCoordinated w/ Dell & Intel Teams \nExceptional support to the Dell BIOS team \u2013 providing detailed analysis of customer issues \nUtilized extensive BIOS Eval expertise to create Test Strategy Doc & create & execute UT test cases \n \nMcCave BIOS \nParticipated in Bring-Up (initial power-on and first-boot to OS of first-produced hardware) \n1st to run a system with max cores & memory \u2013 which I demonstrated to management in the lab \nNumerous Code Reviews \n \nBITS Manager for the JIC \nSuperb job of managing BITS (Dell's Bug reporting & tracking tool) \nLiaison with Dell \u2013 successfully representing the JIC w/ important external customer. \nCreated work orders at Dell & followed-through Dell to implement them Senior Software Engineer Intel Corporation January 2007  \u2013  May 2009  (2 years 5 months) DuPont, WA BIOS Developer \nDeveloped Assembly-based BIOSs on Advanced Xeon MP Servers in the Dell/Intel Joint Innovation Center (the \"JIC\") \nExcelled as a BIOS Engineer\u2013 specializing in complex areas: Power States, SMI & Error Handling \nSkills: assembly language programming, knowledge of BIOS dev tools such as version control, build tools, Bug Tracking tools & BIOS Eval tests \nRefined, streamlined, documented & disseminated information on effective BIOS Dev. processes \nCreated BIOS Release BKM doc defining steps required to build & release official Dell BIOS \n \nBIOS Lead\u2013 Dunnington (DUN) processor enablement \nCreated 15 BIOSs for release: supporting Dell, Intel Eval teams & other teams \nLed effort implementing new processor CC3 power savings. \nProvided BIOS support for Intel top executive's demo to the press \n1st person to successfully make power measurements for DUN/Catamount \nCreated custom BIOS workarounds to support boards not ready for DUN \nMerged Code: integrated & enabled new Dell BIOS Code, microcode updates & MRC updates \n \nLead for Catamount BIOS Sustaining \nCreated, tested & distributed 24 Tigerton Processor BIOSs \nMerged Dell Code\u2013 including critical MLK (Mid-Life Kicker) BIOS, Bug-Fixes, Hot Issues \nCode Check-ins to Dimensions, transition from Dimensions to SVN code repository \nCoordinated w/ Dell & Intel Teams \nExceptional support to the Dell BIOS team \u2013 providing detailed analysis of customer issues \nUtilized extensive BIOS Eval expertise to create Test Strategy Doc & create & execute UT test cases \n \nMcCave BIOS \nParticipated in Bring-Up (initial power-on and first-boot to OS of first-produced hardware) \n1st to run a system with max cores & memory \u2013 which I demonstrated to management in the lab \nNumerous Code Reviews \n \nBITS Manager for the JIC \nSuperb job of managing BITS (Dell's Bug reporting & tracking tool) \nLiaison with Dell \u2013 successfully representing the JIC w/ important external customer. \nCreated work orders at Dell & followed-through Dell to implement them Senior Software Engineer Intel Corporation January 2006  \u2013  December 2006  (1 year) DuPont, WA Developer Sr SW Engineer \u2013 Automation Team: Developing Automation SW for BIOS Eval \nAutomated BIOS Eval tests: \n\u2022 Created 2 automated BIOS test programs \n\u2022 Wrote 10K Lines of Python Code. Gathered requirements, planned, designed, architected, developed, implemented, tested, documented, demonstrated, & taught use of Automation SW. \n \nBIOS Evaluation Expert: \nVolunteered for: \n\u2022 Document Inspection: Instrumental in driving adoption of & teaching of Doc Inspection in multiple platforms/groups. 2nd-level manager praised: \nGreat work supporting our \u201cshift left\u201d strategy... We held our 1st formal document inspection for BIOS EPS leveraging Ian\u2019s certification & discovered 219 defects. Previous reviews were significantly less formal & we\u2019d have been lucky to find 1/4 of these\u2026 we just prevented >165 EPS defects along with likely 165 SW defects: total=330!\" \n\u2022 FoxCove: Reviewed SOW, PIP, POP \u2013 and provided corrections and feedback to relevant teams  \n\u2022 As recognized BIOS Eval expert I Participated on DFT team & created BIOS Eval requirements \n\u2022 Performed review of MCA & FBDIMM Memory Error Handling BIOS Code \n\u2022 Created TCL for BIOS Eval (456 lines). Additionally, Created 552 lines of tests. \n\u2022 UEFI: Provided feedback & corrections to the UEFI team on the UEFI docs. \n\u2022 Taught Escapes Analysis, BKMs & other BIOS Eval processes to FirmWare & BIOS Eval teams \n\u2022 Enterprise Validation Task force: Represented BIOS & FW Eval teams; Interfaced with QRE. \n\u2022 Validation SW Collaboration Team \u2013 represented BIOS & FW Eval teams. \nIMPACT to Intel: A better functioning BIOS Eval team, better cross-team communication, better team cooperation, less buggy products. Senior Software Engineer Intel Corporation January 2006  \u2013  December 2006  (1 year) DuPont, WA Developer Sr SW Engineer \u2013 Automation Team: Developing Automation SW for BIOS Eval \nAutomated BIOS Eval tests: \n\u2022 Created 2 automated BIOS test programs \n\u2022 Wrote 10K Lines of Python Code. Gathered requirements, planned, designed, architected, developed, implemented, tested, documented, demonstrated, & taught use of Automation SW. \n \nBIOS Evaluation Expert: \nVolunteered for: \n\u2022 Document Inspection: Instrumental in driving adoption of & teaching of Doc Inspection in multiple platforms/groups. 2nd-level manager praised: \nGreat work supporting our \u201cshift left\u201d strategy... We held our 1st formal document inspection for BIOS EPS leveraging Ian\u2019s certification & discovered 219 defects. Previous reviews were significantly less formal & we\u2019d have been lucky to find 1/4 of these\u2026 we just prevented >165 EPS defects along with likely 165 SW defects: total=330!\" \n\u2022 FoxCove: Reviewed SOW, PIP, POP \u2013 and provided corrections and feedback to relevant teams  \n\u2022 As recognized BIOS Eval expert I Participated on DFT team & created BIOS Eval requirements \n\u2022 Performed review of MCA & FBDIMM Memory Error Handling BIOS Code \n\u2022 Created TCL for BIOS Eval (456 lines). Additionally, Created 552 lines of tests. \n\u2022 UEFI: Provided feedback & corrections to the UEFI team on the UEFI docs. \n\u2022 Taught Escapes Analysis, BKMs & other BIOS Eval processes to FirmWare & BIOS Eval teams \n\u2022 Enterprise Validation Task force: Represented BIOS & FW Eval teams; Interfaced with QRE. \n\u2022 Validation SW Collaboration Team \u2013 represented BIOS & FW Eval teams. \nIMPACT to Intel: A better functioning BIOS Eval team, better cross-team communication, better team cooperation, less buggy products. Senior Software Engineer Intel Corporation January 2003  \u2013  December 2005  (3 years) DuPont, WA Team Lead - BIOS Eval Team \nTest planning, development, execution & reporting for Intel's Leading Itanium 2 & Xeon Enterprise-Class MP servers \nGreatly improved quality of BIOS Eval. Created 65 page BKMs doc: detailed instructions on Running test sets, Writing good bug reports, proper level of detail, Verifying bugs, Writing Good Test Procedures, Running tests on systems w/ different HW revisions. Trained 16 people \n \nIndia \n\u2022 6 weeks in India Jump-starting new BIOS Eval team \n\u2022 Taught various specs, role-modeled Intel values & led their first test run \n \n2 Itanium & 3 Xeon Servers (2 Blade Servers) \n185 BIOS Eval Test Runs on 10 versions of procs \n\u2022 Working independently in highly competent & reliable manner, consistently met aggressive schedule pull-ins with on-time delivery \n\u2022 Effectively led cross-site team w/ 2x a week Coordination meeting w/ India & Oregon BIOS Eval teams \n\u2022 Reported status to stakeholders & Balanced priorities while leading 3-4 projects \n\u2022 Coordinated w/ tools team in India on testware creation & modification \n\u2022 Dell Lab Tour: Represented Intel BIOS Eval & led Dell Management tour and inspection\t\u2022 Validation Prog Manager said \u201cIan is one of the shining stars of the Tiger program!\u201d \n\u2022 Completed Test Plan & Test Sets w/ >1300 manual & thousands of automated tests \n\u2022 Provided IBM & Dell (VIP customers) w/ quality products \n \nIBM \n\u2022 Excellent job of creating & presenting to IBM management presentation on BIOS Eval at Intel \n\u2022 Created & Presented Lab Demo: Error Injection, PERR/SERR testing, Predictive Failure Altering, Event Logging, POST Error Testing, Management Module \n\u2022 IBM Feedback: \u201cIan's presentation was informative, enthusiastic and surprisingly entertaining\u201d \n\u2022 Impressed IBM reps w/ Depth & Breadth of Intel\u2019s BIOS Eval \n \nProcess Improvements \n\u2022 Analyzed all BIOS bugs & implemented improvements. Moved tests w/ higher failure rates to run earlier in eval cycles \n\u2022 Made significant improvements to test sets for faster, more efficient eval cycles Senior Software Engineer Intel Corporation January 2003  \u2013  December 2005  (3 years) DuPont, WA Team Lead - BIOS Eval Team \nTest planning, development, execution & reporting for Intel's Leading Itanium 2 & Xeon Enterprise-Class MP servers \nGreatly improved quality of BIOS Eval. Created 65 page BKMs doc: detailed instructions on Running test sets, Writing good bug reports, proper level of detail, Verifying bugs, Writing Good Test Procedures, Running tests on systems w/ different HW revisions. Trained 16 people \n \nIndia \n\u2022 6 weeks in India Jump-starting new BIOS Eval team \n\u2022 Taught various specs, role-modeled Intel values & led their first test run \n \n2 Itanium & 3 Xeon Servers (2 Blade Servers) \n185 BIOS Eval Test Runs on 10 versions of procs \n\u2022 Working independently in highly competent & reliable manner, consistently met aggressive schedule pull-ins with on-time delivery \n\u2022 Effectively led cross-site team w/ 2x a week Coordination meeting w/ India & Oregon BIOS Eval teams \n\u2022 Reported status to stakeholders & Balanced priorities while leading 3-4 projects \n\u2022 Coordinated w/ tools team in India on testware creation & modification \n\u2022 Dell Lab Tour: Represented Intel BIOS Eval & led Dell Management tour and inspection\t\u2022 Validation Prog Manager said \u201cIan is one of the shining stars of the Tiger program!\u201d \n\u2022 Completed Test Plan & Test Sets w/ >1300 manual & thousands of automated tests \n\u2022 Provided IBM & Dell (VIP customers) w/ quality products \n \nIBM \n\u2022 Excellent job of creating & presenting to IBM management presentation on BIOS Eval at Intel \n\u2022 Created & Presented Lab Demo: Error Injection, PERR/SERR testing, Predictive Failure Altering, Event Logging, POST Error Testing, Management Module \n\u2022 IBM Feedback: \u201cIan's presentation was informative, enthusiastic and surprisingly entertaining\u201d \n\u2022 Impressed IBM reps w/ Depth & Breadth of Intel\u2019s BIOS Eval \n \nProcess Improvements \n\u2022 Analyzed all BIOS bugs & implemented improvements. Moved tests w/ higher failure rates to run earlier in eval cycles \n\u2022 Made significant improvements to test sets for faster, more efficient eval cycles Senior Software Engineer Intel Corporation October 2001  \u2013  December 2002  (1 year 3 months) DuPont, WA BIOS Validation Engineer / Software Engineer \nBIOS Eval of Itanium & Xeon-based Enterprise-Class Multiprocessor Servers \n \nLed BIOS Eval on Intel's most important Itanium Servers: the Enterprise-class MP Tiger-4 & Tiger-2 Servers \nTiger-4 with Itanium\u00ae 2 & Madison procs BIOS Validation Test Runs\u2013 Working independently in a highly competent & reliable manner, I consistently led a group of test engineers to met the BIOS Validation Test Run deadlines in a very aggressive schedule.  \n \nIA-64 Test Sets & Procedures\u2014 Throughout the year I made improvements to the T4/T2 Test Sets & Procedures \u2013 which resulted in significantly better test coverage, greater confidence in the functionality & improved quality of all our tests on Itanium-based platforms. \n \nRecognized expert in MCA (Machine Check Architecture) \n\u2022 Created Intel's first MCA Test Plan & Test Sets \n\u2022 MCA Task Force: Active member throughout the year. My BIOS Eval MCA Test Plan & Test Sets being the first created were used by other groups as the basis for creating their test plans. \n\u2022 Role-modeled the Intel value \"Pay Attention to Detail\" in the creation of the four MCA Test Sets w/ detailed steps for Error Injection Procedures, Verification Procedures & Expected Results. \n\u2022 Role-modeled Intel value \u201cExcel at Customer Satisfaction\u201d by always making Customer Satisfaction my #1 priority. Whenever presented with a customer error or issue , I immediately dedicated all available resources to finding a solution. Additionally, I always approach my job with an eye to improving the experience of our customers \u2013 both OEMs & end-users. Value to Intel is a good customer experience, a boost to our vendor of choice rating & increased sales. Senior Software Engineer Intel Corporation October 2001  \u2013  December 2002  (1 year 3 months) DuPont, WA BIOS Validation Engineer / Software Engineer \nBIOS Eval of Itanium & Xeon-based Enterprise-Class Multiprocessor Servers \n \nLed BIOS Eval on Intel's most important Itanium Servers: the Enterprise-class MP Tiger-4 & Tiger-2 Servers \nTiger-4 with Itanium\u00ae 2 & Madison procs BIOS Validation Test Runs\u2013 Working independently in a highly competent & reliable manner, I consistently led a group of test engineers to met the BIOS Validation Test Run deadlines in a very aggressive schedule.  \n \nIA-64 Test Sets & Procedures\u2014 Throughout the year I made improvements to the T4/T2 Test Sets & Procedures \u2013 which resulted in significantly better test coverage, greater confidence in the functionality & improved quality of all our tests on Itanium-based platforms. \n \nRecognized expert in MCA (Machine Check Architecture) \n\u2022 Created Intel's first MCA Test Plan & Test Sets \n\u2022 MCA Task Force: Active member throughout the year. My BIOS Eval MCA Test Plan & Test Sets being the first created were used by other groups as the basis for creating their test plans. \n\u2022 Role-modeled the Intel value \"Pay Attention to Detail\" in the creation of the four MCA Test Sets w/ detailed steps for Error Injection Procedures, Verification Procedures & Expected Results. \n\u2022 Role-modeled Intel value \u201cExcel at Customer Satisfaction\u201d by always making Customer Satisfaction my #1 priority. Whenever presented with a customer error or issue , I immediately dedicated all available resources to finding a solution. Additionally, I always approach my job with an eye to improving the experience of our customers \u2013 both OEMs & end-users. Value to Intel is a good customer experience, a boost to our vendor of choice rating & increased sales. Senior Software Engineer Intel Corporation February 2000  \u2013  October 2001  (1 year 9 months) Riverton, UT Developer of Remote Management SW for \u201ceMail Station\u201d & \u201cNetStructure\u201d Servers \n\uf0b7 Coded in C, C++, JavaScript, HTML, Perl, and PHP: \n\uf0b7 Discovered, Fixed & Verified fixes for 1000 errors in 1st generation eMail Station UI pages \n\uf0b7 Volunteered for and Performed a detailed Code Review of over 30,000 lines of C and C++ \n\uf0b7 Created & Modified UI pages for 2nd gen. eMail Station & the \u201cStorefront Appliance\u201c Senior Software Engineer Intel Corporation February 2000  \u2013  October 2001  (1 year 9 months) Riverton, UT Developer of Remote Management SW for \u201ceMail Station\u201d & \u201cNetStructure\u201d Servers \n\uf0b7 Coded in C, C++, JavaScript, HTML, Perl, and PHP: \n\uf0b7 Discovered, Fixed & Verified fixes for 1000 errors in 1st generation eMail Station UI pages \n\uf0b7 Volunteered for and Performed a detailed Code Review of over 30,000 lines of C and C++ \n\uf0b7 Created & Modified UI pages for 2nd gen. eMail Station & the \u201cStorefront Appliance\u201c Software Engineer Novell October 1995  \u2013  February 2000  (4 years 5 months) Provo, Utah - Rated in the Highest Category on Employee Performance Reviews 2\u00bd of my final 3 years \n- Rated One of Novell's Top Validation Engineers - Set Record for most bugs found & reported in one year during my 1st year - Broke that record two years later \n- Highly Praised by developers and managers for writing excellent, detailed bug reports including description of the bug, background info, setup & minimum steps to reproduce it \n- Architected & Wrote (C) an Automated Testing Engine for login/logout tests of NetWare clients \n- Program operates as a service under Windows NT & Windows 98 and 95 where it imitates interactive users by passing keystrokes to any window\u2014even Windows NT Secure Desktop \n- Created new scripting language \u201cI\u201d for writing the tests\u2014including support for header files, libraries, subroutines, loops, local & global variables, math & logic operations, etc. \n- Managed team of 5 engineers to deliver ahead of schedule\u2014even finishing \u201cstretch goals\u201d \n- Developer of the NW Client GUI Login code \u2013 Maintained code, fixed bugs & added new features \n- Wrote & Executed Test Plans and logged detailed bug reports for four major products Software Engineer Novell October 1995  \u2013  February 2000  (4 years 5 months) Provo, Utah - Rated in the Highest Category on Employee Performance Reviews 2\u00bd of my final 3 years \n- Rated One of Novell's Top Validation Engineers - Set Record for most bugs found & reported in one year during my 1st year - Broke that record two years later \n- Highly Praised by developers and managers for writing excellent, detailed bug reports including description of the bug, background info, setup & minimum steps to reproduce it \n- Architected & Wrote (C) an Automated Testing Engine for login/logout tests of NetWare clients \n- Program operates as a service under Windows NT & Windows 98 and 95 where it imitates interactive users by passing keystrokes to any window\u2014even Windows NT Secure Desktop \n- Created new scripting language \u201cI\u201d for writing the tests\u2014including support for header files, libraries, subroutines, loops, local & global variables, math & logic operations, etc. \n- Managed team of 5 engineers to deliver ahead of schedule\u2014even finishing \u201cstretch goals\u201d \n- Developer of the NW Client GUI Login code \u2013 Maintained code, fixed bugs & added new features \n- Wrote & Executed Test Plans and logged detailed bug reports for four major products Software Engineer Center for Atmospheric & Space Science September 1991  \u2013  October 1995  (4 years 2 months) Logan, UT SW Engineer / Principal Research Technician \n\uf0b7 Wrote, Maintained & Documented data analysis programs (Coding in C, Fortran, Basic and IDL) \n\uf0b7 Created and coded 3D compression program to compress semi-noisy data with elliptical symmetry \n\uf0b7 Managed the lab computers and the lab network (WinNT, Win3.11, Unix & DOS) \n- Selected and Installed hardware & software for lab computers (14 PCs, 1 DecStation) \n- Wrote Unix shell scripts to aid in administration of the DecStation \n\uf0b7 Integrated data acquisition hardware and software with scientific instruments \n\uf0b7 Initiated & Maintained computerized remote control system for instruments at a remote observatory Software Engineer Center for Atmospheric & Space Science September 1991  \u2013  October 1995  (4 years 2 months) Logan, UT SW Engineer / Principal Research Technician \n\uf0b7 Wrote, Maintained & Documented data analysis programs (Coding in C, Fortran, Basic and IDL) \n\uf0b7 Created and coded 3D compression program to compress semi-noisy data with elliptical symmetry \n\uf0b7 Managed the lab computers and the lab network (WinNT, Win3.11, Unix & DOS) \n- Selected and Installed hardware & software for lab computers (14 PCs, 1 DecStation) \n- Wrote Unix shell scripts to aid in administration of the DecStation \n\uf0b7 Integrated data acquisition hardware and software with scientific instruments \n\uf0b7 Initiated & Maintained computerized remote control system for instruments at a remote observatory Software Engineer Surface Physics Lab, Utah State University September 1990  \u2013  September 1991  (1 year 1 month) Logan, UT Software Engineer/Research Technician, Logan, UT, 1990 - 1991 \n\uf0b7 Modified data manipulation progs (Fortran & Forth) \uf0b7 Selected/Installed HW for lab computer system \n\uf0b7 Developed SW to analyze experimental data for investigation of Pons and Fleischmann's Cold Fusion claims for the Utah State Energy Board Software Engineer Surface Physics Lab, Utah State University September 1990  \u2013  September 1991  (1 year 1 month) Logan, UT Software Engineer/Research Technician, Logan, UT, 1990 - 1991 \n\uf0b7 Modified data manipulation progs (Fortran & Forth) \uf0b7 Selected/Installed HW for lab computer system \n\uf0b7 Developed SW to analyze experimental data for investigation of Pons and Fleischmann's Cold Fusion claims for the Utah State Energy Board Software Developer River Software July 1989  \u2013  September 1990  (1 year 3 months) Reston. VA \uf0b7Designed a GUI Macintosh word processor specifically for writing movie scripts \n\uf0b7Wrote all the code \n\uf0b7Created and executed all required tests  \n\uf0b7Developed two Beta versions and the Release 1.0 version of the \"Script Processor\" \n\uf0b7Wrote extensive documentation and help files Software Developer River Software July 1989  \u2013  September 1990  (1 year 3 months) Reston. VA \uf0b7Designed a GUI Macintosh word processor specifically for writing movie scripts \n\uf0b7Wrote all the code \n\uf0b7Created and executed all required tests  \n\uf0b7Developed two Beta versions and the Release 1.0 version of the \"Script Processor\" \n\uf0b7Wrote extensive documentation and help files Skills X86 Bios Firmware Perl Debugging Software Engineering Intel Device Drivers Computer Architecture Unix C Processors Testing System Architecture PCIe Skills  X86 Bios Firmware Perl Debugging Software Engineering Intel Device Drivers Computer Architecture Unix C Processors Testing System Architecture PCIe X86 Bios Firmware Perl Debugging Software Engineering Intel Device Drivers Computer Architecture Unix C Processors Testing System Architecture PCIe X86 Bios Firmware Perl Debugging Software Engineering Intel Device Drivers Computer Architecture Unix C Processors Testing System Architecture PCIe Education Utah State University Master's degree,  Physics , 4.00 out of 4.00 1999 Thesis:\tMesospheric (843nm) and Thermospheric (630nm) Results and Improvements to Data Reduction Techniques for the Fabry-Perot Interferometer at the Bear Lake Observatory \n \nGrade Point Average: 4.00 out of 4.00 Activities and Societies:\u00a0 \uf0b7 Computer Science courses: Digital Signal Processing ,  Unix ,  and C Utah State University Bachelor's degree,  Physics , 3.91 out of 4.00 1981  \u2013 1987 \uf0b7 Computer Science & EE courses: Fortran Programming, Digital Fundamentals, and Digital Circuits Activities and Societies:\u00a0 \uf0b7 Graduated Magna Cum Laude with a Grade Point Average: 3.91 out of 4.00\n\uf0b7 Awarded \u201cThe Outstanding Physics Student\u201d award\u2014senior ,  junior & sophomore years\n\uf0b7 Awarded the Freshman Chemistry award Utah State University Master's degree,  Physics , 4.00 out of 4.00 1999 Thesis:\tMesospheric (843nm) and Thermospheric (630nm) Results and Improvements to Data Reduction Techniques for the Fabry-Perot Interferometer at the Bear Lake Observatory \n \nGrade Point Average: 4.00 out of 4.00 Activities and Societies:\u00a0 \uf0b7 Computer Science courses: Digital Signal Processing ,  Unix ,  and C Utah State University Master's degree,  Physics , 4.00 out of 4.00 1999 Thesis:\tMesospheric (843nm) and Thermospheric (630nm) Results and Improvements to Data Reduction Techniques for the Fabry-Perot Interferometer at the Bear Lake Observatory \n \nGrade Point Average: 4.00 out of 4.00 Activities and Societies:\u00a0 \uf0b7 Computer Science courses: Digital Signal Processing ,  Unix ,  and C Utah State University Master's degree,  Physics , 4.00 out of 4.00 1999 Thesis:\tMesospheric (843nm) and Thermospheric (630nm) Results and Improvements to Data Reduction Techniques for the Fabry-Perot Interferometer at the Bear Lake Observatory \n \nGrade Point Average: 4.00 out of 4.00 Activities and Societies:\u00a0 \uf0b7 Computer Science courses: Digital Signal Processing ,  Unix ,  and C Utah State University Bachelor's degree,  Physics , 3.91 out of 4.00 1981  \u2013 1987 \uf0b7 Computer Science & EE courses: Fortran Programming, Digital Fundamentals, and Digital Circuits Activities and Societies:\u00a0 \uf0b7 Graduated Magna Cum Laude with a Grade Point Average: 3.91 out of 4.00\n\uf0b7 Awarded \u201cThe Outstanding Physics Student\u201d award\u2014senior ,  junior & sophomore years\n\uf0b7 Awarded the Freshman Chemistry award Utah State University Bachelor's degree,  Physics , 3.91 out of 4.00 1981  \u2013 1987 \uf0b7 Computer Science & EE courses: Fortran Programming, Digital Fundamentals, and Digital Circuits Activities and Societies:\u00a0 \uf0b7 Graduated Magna Cum Laude with a Grade Point Average: 3.91 out of 4.00\n\uf0b7 Awarded \u201cThe Outstanding Physics Student\u201d award\u2014senior ,  junior & sophomore years\n\uf0b7 Awarded the Freshman Chemistry award Utah State University Bachelor's degree,  Physics , 3.91 out of 4.00 1981  \u2013 1987 \uf0b7 Computer Science & EE courses: Fortran Programming, Digital Fundamentals, and Digital Circuits Activities and Societies:\u00a0 \uf0b7 Graduated Magna Cum Laude with a Grade Point Average: 3.91 out of 4.00\n\uf0b7 Awarded \u201cThe Outstanding Physics Student\u201d award\u2014senior ,  junior & sophomore years\n\uf0b7 Awarded the Freshman Chemistry award ", "Experience Senior Software Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior BIOS Engineer Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Chandler, AZ Development of memory initialization code for Intel chipsets including 4th Generation Intel\u00ae Core\u2122 Processors (Haswell) Senior Validation Engineer Intel Corporation May 2010  \u2013  March 2012  (1 year 11 months) Chandler, AZ Performed both pre-silicon (System Level Emulation - SLE) and post-silicon (System Level \u2013 SV) validation of multiple HW units within the Intel SOC products (CE4100, CE5300, Cat Mountain). Firmware Engineering Manager Intel Corporation July 2008  \u2013  April 2010  (1 year 10 months) Chandler, AZ Engineering manager for the development of the Intel Boot Loader Development Kit (BLDK) that allows creation of customized and optimized initialization firmware solutions for embedded Intel\u00ae processor-based platforms. Senior BIOS Engineer Intel Corporation January 2007  \u2013  June 2008  (1 year 6 months) Chandler, AZ Development of memory initialization code for Intel chipsets including P35/G33/Q35/Q33 (Bearlake). BIOS Engineering Manager Intel Corporation July 2005  \u2013  January 2007  (1 year 7 months) Chandler, AZ Manage CRB BIOS team consisting of 8 engineers locally and 7 engineers overseas. Silicon Validation Engineer Intel Corporation February 2003  \u2013  June 2005  (2 years 5 months) Software Engineer Intel Corporation December 1999  \u2013  January 2003  (3 years 2 months) Chandler, AZ - Developed Intel ITP-based Toolkit targeted in the pre-BIOS space.  \n \n- Participated in all phases of developing the AC-DF Linux Diagnostic Test Suite.  \n \n- Ported PCDiags Tests (DOS-based) to EFI/EFIMTA environment. Engineering Co-Op IBM June 1997  \u2013  December 1999  (2 years 7 months) Tucson, AZ Senior Software Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior Software Engineer Intel Corporation April 2013  \u2013 Present (2 years 5 months) Senior BIOS Engineer Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Chandler, AZ Development of memory initialization code for Intel chipsets including 4th Generation Intel\u00ae Core\u2122 Processors (Haswell) Senior BIOS Engineer Intel Corporation April 2012  \u2013  May 2013  (1 year 2 months) Chandler, AZ Development of memory initialization code for Intel chipsets including 4th Generation Intel\u00ae Core\u2122 Processors (Haswell) Senior Validation Engineer Intel Corporation May 2010  \u2013  March 2012  (1 year 11 months) Chandler, AZ Performed both pre-silicon (System Level Emulation - SLE) and post-silicon (System Level \u2013 SV) validation of multiple HW units within the Intel SOC products (CE4100, CE5300, Cat Mountain). Senior Validation Engineer Intel Corporation May 2010  \u2013  March 2012  (1 year 11 months) Chandler, AZ Performed both pre-silicon (System Level Emulation - SLE) and post-silicon (System Level \u2013 SV) validation of multiple HW units within the Intel SOC products (CE4100, CE5300, Cat Mountain). Firmware Engineering Manager Intel Corporation July 2008  \u2013  April 2010  (1 year 10 months) Chandler, AZ Engineering manager for the development of the Intel Boot Loader Development Kit (BLDK) that allows creation of customized and optimized initialization firmware solutions for embedded Intel\u00ae processor-based platforms. Firmware Engineering Manager Intel Corporation July 2008  \u2013  April 2010  (1 year 10 months) Chandler, AZ Engineering manager for the development of the Intel Boot Loader Development Kit (BLDK) that allows creation of customized and optimized initialization firmware solutions for embedded Intel\u00ae processor-based platforms. Senior BIOS Engineer Intel Corporation January 2007  \u2013  June 2008  (1 year 6 months) Chandler, AZ Development of memory initialization code for Intel chipsets including P35/G33/Q35/Q33 (Bearlake). Senior BIOS Engineer Intel Corporation January 2007  \u2013  June 2008  (1 year 6 months) Chandler, AZ Development of memory initialization code for Intel chipsets including P35/G33/Q35/Q33 (Bearlake). BIOS Engineering Manager Intel Corporation July 2005  \u2013  January 2007  (1 year 7 months) Chandler, AZ Manage CRB BIOS team consisting of 8 engineers locally and 7 engineers overseas. BIOS Engineering Manager Intel Corporation July 2005  \u2013  January 2007  (1 year 7 months) Chandler, AZ Manage CRB BIOS team consisting of 8 engineers locally and 7 engineers overseas. Silicon Validation Engineer Intel Corporation February 2003  \u2013  June 2005  (2 years 5 months) Silicon Validation Engineer Intel Corporation February 2003  \u2013  June 2005  (2 years 5 months) Software Engineer Intel Corporation December 1999  \u2013  January 2003  (3 years 2 months) Chandler, AZ - Developed Intel ITP-based Toolkit targeted in the pre-BIOS space.  \n \n- Participated in all phases of developing the AC-DF Linux Diagnostic Test Suite.  \n \n- Ported PCDiags Tests (DOS-based) to EFI/EFIMTA environment. Software Engineer Intel Corporation December 1999  \u2013  January 2003  (3 years 2 months) Chandler, AZ - Developed Intel ITP-based Toolkit targeted in the pre-BIOS space.  \n \n- Participated in all phases of developing the AC-DF Linux Diagnostic Test Suite.  \n \n- Ported PCDiags Tests (DOS-based) to EFI/EFIMTA environment. Engineering Co-Op IBM June 1997  \u2013  December 1999  (2 years 7 months) Tucson, AZ Engineering Co-Op IBM June 1997  \u2013  December 1999  (2 years 7 months) Tucson, AZ Skills Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Skills  Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Intel Firmware Embedded Systems Debugging Device Drivers Embedded Software Testing Processors Power Management Bios SoC X86 Education University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 University of Arizona Bachelor of Science (BS),  Computer Engineering 1995  \u2013 1999 ", "Summary - 11+ years of work experience in EFI BIOS and Linux kernel area; \n- Familiar with IA32 and ARM architecture; \n- SW architect/technical leader roles in several Intel business groups; \n- Strong values of discipline, result orientation, quality and teamwork. Summary - 11+ years of work experience in EFI BIOS and Linux kernel area; \n- Familiar with IA32 and ARM architecture; \n- SW architect/technical leader roles in several Intel business groups; \n- Strong values of discipline, result orientation, quality and teamwork. - 11+ years of work experience in EFI BIOS and Linux kernel area; \n- Familiar with IA32 and ARM architecture; \n- SW architect/technical leader roles in several Intel business groups; \n- Strong values of discipline, result orientation, quality and teamwork. - 11+ years of work experience in EFI BIOS and Linux kernel area; \n- Familiar with IA32 and ARM architecture; \n- SW architect/technical leader roles in several Intel business groups; \n- Strong values of discipline, result orientation, quality and teamwork. Experience Senior BIOS engineer Intel Corporation September 2013  \u2013 Present (2 years) Hillsboro, OR Coreboot/Ec firmware for Google Chromebook Senior BIOS engineer Supermicro August 2011  \u2013  August 2013  (2 years 1 month) San Jose, CA Romley based server BIOS in Supermicro for products like SGI ICE X super cluster. \n \nhttp://www.supermicro.com/products/motherboard/xeon/c600/x9drt-hf_.cfm \n \nhttp://www.theregister.co.uk/2011/11/14/sgi_altix_ice_x_systems/ BIOS Engineer Intel May 2006  \u2013  August 2011  (5 years 4 months) Shanghai, PRC BIOS/EC firmware for Intel Classmate PC prototyping; Intel BIOS Reference Code development for Calpella and SandyBridge based client platforms. Software engineering manager iVOD October 2004  \u2013  May 2006  (1 year 8 months) Shanghai, PRC Lead a team on DVB/IPTV product development from system bringup, lan driver, DVB FE driver, ESS media codec to ANT browser porting, etc. Software engineer Intel June 2002  \u2013  December 2004  (2 years 7 months) Shanghai, PRC Work on Linux kernel,bootloader, system bringup, power management, device driver, performance optimization, etc. on ARM/Xscale SoC Senior BIOS engineer Intel Corporation September 2013  \u2013 Present (2 years) Hillsboro, OR Coreboot/Ec firmware for Google Chromebook Senior BIOS engineer Intel Corporation September 2013  \u2013 Present (2 years) Hillsboro, OR Coreboot/Ec firmware for Google Chromebook Senior BIOS engineer Supermicro August 2011  \u2013  August 2013  (2 years 1 month) San Jose, CA Romley based server BIOS in Supermicro for products like SGI ICE X super cluster. \n \nhttp://www.supermicro.com/products/motherboard/xeon/c600/x9drt-hf_.cfm \n \nhttp://www.theregister.co.uk/2011/11/14/sgi_altix_ice_x_systems/ Senior BIOS engineer Supermicro August 2011  \u2013  August 2013  (2 years 1 month) San Jose, CA Romley based server BIOS in Supermicro for products like SGI ICE X super cluster. \n \nhttp://www.supermicro.com/products/motherboard/xeon/c600/x9drt-hf_.cfm \n \nhttp://www.theregister.co.uk/2011/11/14/sgi_altix_ice_x_systems/ BIOS Engineer Intel May 2006  \u2013  August 2011  (5 years 4 months) Shanghai, PRC BIOS/EC firmware for Intel Classmate PC prototyping; Intel BIOS Reference Code development for Calpella and SandyBridge based client platforms. BIOS Engineer Intel May 2006  \u2013  August 2011  (5 years 4 months) Shanghai, PRC BIOS/EC firmware for Intel Classmate PC prototyping; Intel BIOS Reference Code development for Calpella and SandyBridge based client platforms. Software engineering manager iVOD October 2004  \u2013  May 2006  (1 year 8 months) Shanghai, PRC Lead a team on DVB/IPTV product development from system bringup, lan driver, DVB FE driver, ESS media codec to ANT browser porting, etc. Software engineering manager iVOD October 2004  \u2013  May 2006  (1 year 8 months) Shanghai, PRC Lead a team on DVB/IPTV product development from system bringup, lan driver, DVB FE driver, ESS media codec to ANT browser porting, etc. Software engineer Intel June 2002  \u2013  December 2004  (2 years 7 months) Shanghai, PRC Work on Linux kernel,bootloader, system bringup, power management, device driver, performance optimization, etc. on ARM/Xscale SoC Software engineer Intel June 2002  \u2013  December 2004  (2 years 7 months) Shanghai, PRC Work on Linux kernel,bootloader, system bringup, power management, device driver, performance optimization, etc. on ARM/Xscale SoC Skills Linux Kernel ARM BIOS Embedded Systems Embedded Linux C UEFI Bios Device Drivers Intel SoC Software Engineering X86 Debugging Processors Skills  Linux Kernel ARM BIOS Embedded Systems Embedded Linux C UEFI Bios Device Drivers Intel SoC Software Engineering X86 Debugging Processors Linux Kernel ARM BIOS Embedded Systems Embedded Linux C UEFI Bios Device Drivers Intel SoC Software Engineering X86 Debugging Processors Linux Kernel ARM BIOS Embedded Systems Embedded Linux C UEFI Bios Device Drivers Intel SoC Software Engineering X86 Debugging Processors Education Huazhong University of Science and Technology M.S,  E.E 1995  \u2013 2002 Huazhong University of Science and Technology M.S,  E.E 1995  \u2013 2002 Huazhong University of Science and Technology M.S,  E.E 1995  \u2013 2002 Huazhong University of Science and Technology M.S,  E.E 1995  \u2013 2002 ", "Experience PCCG Senior BIOS Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Hillsboro, OR; USA \u2022 Work in the BIOS Development and Support Area. Architecting, developing and testing BIOS for Client Platforms. Authoring BIOS specifications, developing reference code. \n\u2022 Work in the BIOS Security Design Team developing new Security initiatives to protect BIOS from attacks and/or corruption; work on platform specific implementation for Secure Boot making sure Client BIOS complies with the UEFI spec and MSFT requirements. \n\u2022 Work closely with the validation teams identifying possible issues not only in the BIOS but in the Silicon or Hardware itself and making the possible fixes or W/A in BIOS to unblock their validation test plan. \n\u2022 Work in the Software Development System (SDS) Design Team to improve Ultrabook design, implementing new features based on the new requirements for Connected Standby, RTD3, PEP and other new standards. \n\u2022 Being the SDS Lead I am in charge of gathering the Platform requirements, attend meetings where Bios requirements and bugs are discussed and provide my input and help on non-Bios related issues as well, delegate and prioritize tasks to ensure Bios team is working on the correct tasks to be on sync with the project goals. \n\u2022 Support the MSFT Co-Engineering activities during Haswell, Broadwell and Skylake generations, gathering requirements from MSFT, implementing new features and debugging issues to properly identify the root cause and provide a proper fix or reroute it to proper owner. \n\u2022 Support Power-On (PO) activities during HSW/LPT, BDW/WPT, SKL/SPT generations, using ITP and other available tools to debug issues and find the proper solution or a W/A to keep the PO activities going. Once the PO finalize we continue working on developing features and supporting customers to achieve their goals and deadlines \n\u2022 Work with UEFI and EDK-II environments for BIOS development UP Server Senior BIOS Engineer Intel Corporation November 2007  \u2013  February 2011  (3 years 4 months) Guadalajara, JAL; MEXICO \u2022 Work in the BIOS Development and Support Area. Architecting, developing and testing BIOS for Uni-Processor (UP) server platforms. Authoring BIOS specifications, developing reference code and core BIOS modules. \n\u2022 Work in Memory Reference Code (MRC), porting features from DP Server BIOS and developing the thermal solution for UP Server as well as merging the required changes to support RDIMM. \n\u2022 Work on the platform code to support UP Server specific features making sure code do not affect Client boards. \n\u2022 Being the UP Server BIOS Lead I am in charge of the BIOS Release Process, keeping the source on sync against Client BIOS team source code, ensuring the UP Server BIOS team follows the security policies and coding standard for development to properly merge our code into Client BIOS DataBase without issues. Customers contact me to clarify doubts and check possible issues/bugs they are facing, so I can help them identify the problem, work with them and if necessary reroute them with the correct person \n\u2022 Work on the UP Server BIOS SDL process to ensure compliance with the new security policies. \n\u2022 Execute regularly scans to the BIOS code using ProtexIP to ensure code do not have any external IP that we are not authorized to use; and with Klocwork to execute static code analysis and fix any issues found by the tool. \n\u2022 Work closely with the validation teams identifying possible issues not only in the BIOS but in the Silicon or Hardware itself and making the possible fixes or Work-Around in BIOS to unblock their validation test plan. \n\u2022 Support Power-On (PO) activities during Lynnfield/IbexPeak, Sandybridge/CougarPoint and IvyBridge/PantherPoint generations, using ITP and other available tools to debug issues and find the proper solution or a Work-Around to keep the PO activities going. Once the PO finalize we continue working on developing features and supporting customers to achieve their goals and deadlines \n\u2022\tWork with AMI APTIO 4.6 Core for BIOS development. Software Engineer Sr. Sasken Communication Technologies Ltd June 2006  \u2013  October 2007  (1 year 5 months) Monterrey, NL; MEXICO \u2022\tWork in the Software Design Area for OMAP2430 platform from TI, developing and testing modules for the communication interface (bridge) between the GPP and the DSP using WinCE as development Operating System (OS). \n\u2022\tWork on the test suit required for validating specific modules and interactions between the GPP and DSP Electronic Engineer Pegasus Control September 2005  \u2013  May 2006  (9 months) Guadalajara, JAL; MEXICO \u2022\tWork in the Architecture of Projects Area, giving support to the old products, making changes and corrections to the firmware. \n\u2022\tWork designing and developing schematics and firmware for modules for general purpose. \n\u2022\tParticipate in the area of technical support giving the point of view of an engineer in the diagnostic and resolution of issues in the field; finding the actual root cause and providing a proper solution. \n\u2022\tWork with Motorola HC08 and HC11 Micro-Controllers, used the suite for develop and debug of the firmware. The development was done in both ASM and C. Research and Development Engineer Hydra Technologies de Mexico July 2004  \u2013  May 2005  (11 months) Guadalajara, JAL; MEXICO \u2022 Work in a project of UAV (Unmanned Aerial Vehicle) in the investigation, design and development of Firmware and Hardware subsystems such as a PCM-1024 decoder, Video OVERLAY and Audio Telemetry. \n\u2022 Work on the design of schematics and PCBs. \n\u2022 Work with ATMEL Micro-Controllers, used the suite for develop and debug of the firmware. The development was done in ASM code to optimize for space and speed. PCCG Senior BIOS Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Hillsboro, OR; USA \u2022 Work in the BIOS Development and Support Area. Architecting, developing and testing BIOS for Client Platforms. Authoring BIOS specifications, developing reference code. \n\u2022 Work in the BIOS Security Design Team developing new Security initiatives to protect BIOS from attacks and/or corruption; work on platform specific implementation for Secure Boot making sure Client BIOS complies with the UEFI spec and MSFT requirements. \n\u2022 Work closely with the validation teams identifying possible issues not only in the BIOS but in the Silicon or Hardware itself and making the possible fixes or W/A in BIOS to unblock their validation test plan. \n\u2022 Work in the Software Development System (SDS) Design Team to improve Ultrabook design, implementing new features based on the new requirements for Connected Standby, RTD3, PEP and other new standards. \n\u2022 Being the SDS Lead I am in charge of gathering the Platform requirements, attend meetings where Bios requirements and bugs are discussed and provide my input and help on non-Bios related issues as well, delegate and prioritize tasks to ensure Bios team is working on the correct tasks to be on sync with the project goals. \n\u2022 Support the MSFT Co-Engineering activities during Haswell, Broadwell and Skylake generations, gathering requirements from MSFT, implementing new features and debugging issues to properly identify the root cause and provide a proper fix or reroute it to proper owner. \n\u2022 Support Power-On (PO) activities during HSW/LPT, BDW/WPT, SKL/SPT generations, using ITP and other available tools to debug issues and find the proper solution or a W/A to keep the PO activities going. Once the PO finalize we continue working on developing features and supporting customers to achieve their goals and deadlines \n\u2022 Work with UEFI and EDK-II environments for BIOS development PCCG Senior BIOS Engineer Intel Corporation February 2011  \u2013 Present (4 years 7 months) Hillsboro, OR; USA \u2022 Work in the BIOS Development and Support Area. Architecting, developing and testing BIOS for Client Platforms. Authoring BIOS specifications, developing reference code. \n\u2022 Work in the BIOS Security Design Team developing new Security initiatives to protect BIOS from attacks and/or corruption; work on platform specific implementation for Secure Boot making sure Client BIOS complies with the UEFI spec and MSFT requirements. \n\u2022 Work closely with the validation teams identifying possible issues not only in the BIOS but in the Silicon or Hardware itself and making the possible fixes or W/A in BIOS to unblock their validation test plan. \n\u2022 Work in the Software Development System (SDS) Design Team to improve Ultrabook design, implementing new features based on the new requirements for Connected Standby, RTD3, PEP and other new standards. \n\u2022 Being the SDS Lead I am in charge of gathering the Platform requirements, attend meetings where Bios requirements and bugs are discussed and provide my input and help on non-Bios related issues as well, delegate and prioritize tasks to ensure Bios team is working on the correct tasks to be on sync with the project goals. \n\u2022 Support the MSFT Co-Engineering activities during Haswell, Broadwell and Skylake generations, gathering requirements from MSFT, implementing new features and debugging issues to properly identify the root cause and provide a proper fix or reroute it to proper owner. \n\u2022 Support Power-On (PO) activities during HSW/LPT, BDW/WPT, SKL/SPT generations, using ITP and other available tools to debug issues and find the proper solution or a W/A to keep the PO activities going. Once the PO finalize we continue working on developing features and supporting customers to achieve their goals and deadlines \n\u2022 Work with UEFI and EDK-II environments for BIOS development UP Server Senior BIOS Engineer Intel Corporation November 2007  \u2013  February 2011  (3 years 4 months) Guadalajara, JAL; MEXICO \u2022 Work in the BIOS Development and Support Area. Architecting, developing and testing BIOS for Uni-Processor (UP) server platforms. Authoring BIOS specifications, developing reference code and core BIOS modules. \n\u2022 Work in Memory Reference Code (MRC), porting features from DP Server BIOS and developing the thermal solution for UP Server as well as merging the required changes to support RDIMM. \n\u2022 Work on the platform code to support UP Server specific features making sure code do not affect Client boards. \n\u2022 Being the UP Server BIOS Lead I am in charge of the BIOS Release Process, keeping the source on sync against Client BIOS team source code, ensuring the UP Server BIOS team follows the security policies and coding standard for development to properly merge our code into Client BIOS DataBase without issues. Customers contact me to clarify doubts and check possible issues/bugs they are facing, so I can help them identify the problem, work with them and if necessary reroute them with the correct person \n\u2022 Work on the UP Server BIOS SDL process to ensure compliance with the new security policies. \n\u2022 Execute regularly scans to the BIOS code using ProtexIP to ensure code do not have any external IP that we are not authorized to use; and with Klocwork to execute static code analysis and fix any issues found by the tool. \n\u2022 Work closely with the validation teams identifying possible issues not only in the BIOS but in the Silicon or Hardware itself and making the possible fixes or Work-Around in BIOS to unblock their validation test plan. \n\u2022 Support Power-On (PO) activities during Lynnfield/IbexPeak, Sandybridge/CougarPoint and IvyBridge/PantherPoint generations, using ITP and other available tools to debug issues and find the proper solution or a Work-Around to keep the PO activities going. Once the PO finalize we continue working on developing features and supporting customers to achieve their goals and deadlines \n\u2022\tWork with AMI APTIO 4.6 Core for BIOS development. UP Server Senior BIOS Engineer Intel Corporation November 2007  \u2013  February 2011  (3 years 4 months) Guadalajara, JAL; MEXICO \u2022 Work in the BIOS Development and Support Area. Architecting, developing and testing BIOS for Uni-Processor (UP) server platforms. Authoring BIOS specifications, developing reference code and core BIOS modules. \n\u2022 Work in Memory Reference Code (MRC), porting features from DP Server BIOS and developing the thermal solution for UP Server as well as merging the required changes to support RDIMM. \n\u2022 Work on the platform code to support UP Server specific features making sure code do not affect Client boards. \n\u2022 Being the UP Server BIOS Lead I am in charge of the BIOS Release Process, keeping the source on sync against Client BIOS team source code, ensuring the UP Server BIOS team follows the security policies and coding standard for development to properly merge our code into Client BIOS DataBase without issues. Customers contact me to clarify doubts and check possible issues/bugs they are facing, so I can help them identify the problem, work with them and if necessary reroute them with the correct person \n\u2022 Work on the UP Server BIOS SDL process to ensure compliance with the new security policies. \n\u2022 Execute regularly scans to the BIOS code using ProtexIP to ensure code do not have any external IP that we are not authorized to use; and with Klocwork to execute static code analysis and fix any issues found by the tool. \n\u2022 Work closely with the validation teams identifying possible issues not only in the BIOS but in the Silicon or Hardware itself and making the possible fixes or Work-Around in BIOS to unblock their validation test plan. \n\u2022 Support Power-On (PO) activities during Lynnfield/IbexPeak, Sandybridge/CougarPoint and IvyBridge/PantherPoint generations, using ITP and other available tools to debug issues and find the proper solution or a Work-Around to keep the PO activities going. Once the PO finalize we continue working on developing features and supporting customers to achieve their goals and deadlines \n\u2022\tWork with AMI APTIO 4.6 Core for BIOS development. Software Engineer Sr. Sasken Communication Technologies Ltd June 2006  \u2013  October 2007  (1 year 5 months) Monterrey, NL; MEXICO \u2022\tWork in the Software Design Area for OMAP2430 platform from TI, developing and testing modules for the communication interface (bridge) between the GPP and the DSP using WinCE as development Operating System (OS). \n\u2022\tWork on the test suit required for validating specific modules and interactions between the GPP and DSP Software Engineer Sr. Sasken Communication Technologies Ltd June 2006  \u2013  October 2007  (1 year 5 months) Monterrey, NL; MEXICO \u2022\tWork in the Software Design Area for OMAP2430 platform from TI, developing and testing modules for the communication interface (bridge) between the GPP and the DSP using WinCE as development Operating System (OS). \n\u2022\tWork on the test suit required for validating specific modules and interactions between the GPP and DSP Electronic Engineer Pegasus Control September 2005  \u2013  May 2006  (9 months) Guadalajara, JAL; MEXICO \u2022\tWork in the Architecture of Projects Area, giving support to the old products, making changes and corrections to the firmware. \n\u2022\tWork designing and developing schematics and firmware for modules for general purpose. \n\u2022\tParticipate in the area of technical support giving the point of view of an engineer in the diagnostic and resolution of issues in the field; finding the actual root cause and providing a proper solution. \n\u2022\tWork with Motorola HC08 and HC11 Micro-Controllers, used the suite for develop and debug of the firmware. The development was done in both ASM and C. Electronic Engineer Pegasus Control September 2005  \u2013  May 2006  (9 months) Guadalajara, JAL; MEXICO \u2022\tWork in the Architecture of Projects Area, giving support to the old products, making changes and corrections to the firmware. \n\u2022\tWork designing and developing schematics and firmware for modules for general purpose. \n\u2022\tParticipate in the area of technical support giving the point of view of an engineer in the diagnostic and resolution of issues in the field; finding the actual root cause and providing a proper solution. \n\u2022\tWork with Motorola HC08 and HC11 Micro-Controllers, used the suite for develop and debug of the firmware. The development was done in both ASM and C. Research and Development Engineer Hydra Technologies de Mexico July 2004  \u2013  May 2005  (11 months) Guadalajara, JAL; MEXICO \u2022 Work in a project of UAV (Unmanned Aerial Vehicle) in the investigation, design and development of Firmware and Hardware subsystems such as a PCM-1024 decoder, Video OVERLAY and Audio Telemetry. \n\u2022 Work on the design of schematics and PCBs. \n\u2022 Work with ATMEL Micro-Controllers, used the suite for develop and debug of the firmware. The development was done in ASM code to optimize for space and speed. Research and Development Engineer Hydra Technologies de Mexico July 2004  \u2013  May 2005  (11 months) Guadalajara, JAL; MEXICO \u2022 Work in a project of UAV (Unmanned Aerial Vehicle) in the investigation, design and development of Firmware and Hardware subsystems such as a PCM-1024 decoder, Video OVERLAY and Audio Telemetry. \n\u2022 Work on the design of schematics and PCBs. \n\u2022 Work with ATMEL Micro-Controllers, used the suite for develop and debug of the firmware. The development was done in ASM code to optimize for space and speed. Languages Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Spanish Native or bilingual proficiency English Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Firmware Bios Embedded Systems Debugging Digital Signal... Testing Hardware Processors Device Drivers Embedded Software Software Design Operating Systems C Computer Architecture Intel USB Microprocessors X86 Hardware Architecture Electronics UEFI PCIe Semiconductors Microcontrollers ARM Power Management Assembly Language Debuggers Embedded Linux Embedded C RTOS SoC VHDL Linux Kernel Verilog SPI I2C x86 Assembly JTAG Logic Analyzer Kernel OMAP ClearCase FPGA C++ ACPI WinDbg See 32+ \u00a0 \u00a0 See less Skills  Firmware Bios Embedded Systems Debugging Digital Signal... Testing Hardware Processors Device Drivers Embedded Software Software Design Operating Systems C Computer Architecture Intel USB Microprocessors X86 Hardware Architecture Electronics UEFI PCIe Semiconductors Microcontrollers ARM Power Management Assembly Language Debuggers Embedded Linux Embedded C RTOS SoC VHDL Linux Kernel Verilog SPI I2C x86 Assembly JTAG Logic Analyzer Kernel OMAP ClearCase FPGA C++ ACPI WinDbg See 32+ \u00a0 \u00a0 See less Firmware Bios Embedded Systems Debugging Digital Signal... Testing Hardware Processors Device Drivers Embedded Software Software Design Operating Systems C Computer Architecture Intel USB Microprocessors X86 Hardware Architecture Electronics UEFI PCIe Semiconductors Microcontrollers ARM Power Management Assembly Language Debuggers Embedded Linux Embedded C RTOS SoC VHDL Linux Kernel Verilog SPI I2C x86 Assembly JTAG Logic Analyzer Kernel OMAP ClearCase FPGA C++ ACPI WinDbg See 32+ \u00a0 \u00a0 See less Firmware Bios Embedded Systems Debugging Digital Signal... Testing Hardware Processors Device Drivers Embedded Software Software Design Operating Systems C Computer Architecture Intel USB Microprocessors X86 Hardware Architecture Electronics UEFI PCIe Semiconductors Microcontrollers ARM Power Management Assembly Language Debuggers Embedded Linux Embedded C RTOS SoC VHDL Linux Kernel Verilog SPI I2C x86 Assembly JTAG Logic Analyzer Kernel OMAP ClearCase FPGA C++ ACPI WinDbg See 32+ \u00a0 \u00a0 See less Education Universidad Aut\u00f3noma de Guadalajara BS,  Electronic Engineer 2001  \u2013 2003 Universidad de Los Andes Electronic Engineer 1999  \u2013 2000 Universidad Aut\u00f3noma de Guadalajara BS,  Electronic Engineer 2001  \u2013 2003 Universidad Aut\u00f3noma de Guadalajara BS,  Electronic Engineer 2001  \u2013 2003 Universidad Aut\u00f3noma de Guadalajara BS,  Electronic Engineer 2001  \u2013 2003 Universidad de Los Andes Electronic Engineer 1999  \u2013 2000 Universidad de Los Andes Electronic Engineer 1999  \u2013 2000 Universidad de Los Andes Electronic Engineer 1999  \u2013 2000 ", "Experience Senior BIOS Engineer Intel Corporation Senior BIOS Engineer Intel Corporation Senior BIOS Engineer Intel Corporation Education Purdue University 1996  \u2013 1999 Purdue University 1996  \u2013 1999 Purdue University 1996  \u2013 1999 Purdue University 1996  \u2013 1999 ", "Experience Staff Component Design Engineer Intel Corporation March 2006  \u2013 Present (9 years 6 months) Penang Micro architecture definition and RTL design. \n- Owning microarchitecture specs development. From early architectural exploration, through micro architectural research and arriving at detailed specification. Completed microarchitecture definition for L2 cache controller, speech recognition algorithm pipeline(GMM, DNN, RNN), various data mover, on chip internal bus, power/clock gating solution and etc.  \n- Owning development, assessment and refinement of RTL design to target power, performance, area and timing goals. \n- Oversee pre-silicon validation activity Senior BIOS Engineer Intel Corporation October 2002  \u2013  February 2006  (3 years 5 months) Penang System Software development \n- Develops bootstrap for IA32 system(BIOS) & ARM system(Redboot) \n- Power On debug Hardware Design Engineer Intel Corporation December 2000  \u2013  October 2002  (1 year 11 months) Penang Board and FPGA system development \n- Circuit design and PCB design. \n- FPGA system design (Power management logic and IO expander, such as time multiplexed SMBus ports) Application Engineer Vitrox March 2000  \u2013  October 2000  (8 months) Penang, Malaysia Machine Vision System Research & Development \n- Software development \n- Light source hardware design Staff Component Design Engineer Intel Corporation March 2006  \u2013 Present (9 years 6 months) Penang Micro architecture definition and RTL design. \n- Owning microarchitecture specs development. From early architectural exploration, through micro architectural research and arriving at detailed specification. Completed microarchitecture definition for L2 cache controller, speech recognition algorithm pipeline(GMM, DNN, RNN), various data mover, on chip internal bus, power/clock gating solution and etc.  \n- Owning development, assessment and refinement of RTL design to target power, performance, area and timing goals. \n- Oversee pre-silicon validation activity Staff Component Design Engineer Intel Corporation March 2006  \u2013 Present (9 years 6 months) Penang Micro architecture definition and RTL design. \n- Owning microarchitecture specs development. From early architectural exploration, through micro architectural research and arriving at detailed specification. Completed microarchitecture definition for L2 cache controller, speech recognition algorithm pipeline(GMM, DNN, RNN), various data mover, on chip internal bus, power/clock gating solution and etc.  \n- Owning development, assessment and refinement of RTL design to target power, performance, area and timing goals. \n- Oversee pre-silicon validation activity Senior BIOS Engineer Intel Corporation October 2002  \u2013  February 2006  (3 years 5 months) Penang System Software development \n- Develops bootstrap for IA32 system(BIOS) & ARM system(Redboot) \n- Power On debug Senior BIOS Engineer Intel Corporation October 2002  \u2013  February 2006  (3 years 5 months) Penang System Software development \n- Develops bootstrap for IA32 system(BIOS) & ARM system(Redboot) \n- Power On debug Hardware Design Engineer Intel Corporation December 2000  \u2013  October 2002  (1 year 11 months) Penang Board and FPGA system development \n- Circuit design and PCB design. \n- FPGA system design (Power management logic and IO expander, such as time multiplexed SMBus ports) Hardware Design Engineer Intel Corporation December 2000  \u2013  October 2002  (1 year 11 months) Penang Board and FPGA system development \n- Circuit design and PCB design. \n- FPGA system design (Power management logic and IO expander, such as time multiplexed SMBus ports) Application Engineer Vitrox March 2000  \u2013  October 2000  (8 months) Penang, Malaysia Machine Vision System Research & Development \n- Software development \n- Light source hardware design Application Engineer Vitrox March 2000  \u2013  October 2000  (8 months) Penang, Malaysia Machine Vision System Research & Development \n- Software development \n- Light source hardware design Languages Mandarin Mandarin Mandarin Skills Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Skills  Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Hardware Architecture FPGA PCB Design RTL Design Debugging Circuit Design Semiconductors Embedded Systems Electronics Education Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 Multimedia University Master's Degree,  Micro Electronics Engineering 2010  \u2013 2013 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 University of Malaya Bachelor's degree,  Electrical & Electronics , 3.77 1997  \u2013 2000 ", "Experience Senior Bios Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Shanghai UEFI BIOS develop, mainly focus on the HII modules. Software Engineer \u4e2d\u5174 March 2009  \u2013  August 2010  (1 year 6 months) xi'an Windows & WinCE USB device driver develop software engineer S3 Graphics July 2007  \u2013  March 2009  (1 year 9 months) 2D graphics driver develop Senior Bios Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Shanghai UEFI BIOS develop, mainly focus on the HII modules. Senior Bios Engineer Intel Corporation August 2010  \u2013 Present (5 years 1 month) Shanghai UEFI BIOS develop, mainly focus on the HII modules. Software Engineer \u4e2d\u5174 March 2009  \u2013  August 2010  (1 year 6 months) xi'an Windows & WinCE USB device driver develop Software Engineer \u4e2d\u5174 March 2009  \u2013  August 2010  (1 year 6 months) xi'an Windows & WinCE USB device driver develop software engineer S3 Graphics July 2007  \u2013  March 2009  (1 year 9 months) 2D graphics driver develop software engineer S3 Graphics July 2007  \u2013  March 2009  (1 year 9 months) 2D graphics driver develop Languages \u82f1\u8bed Limited working proficiency \u82f1\u8bed Limited working proficiency \u82f1\u8bed Limited working proficiency Limited working proficiency Skills UEFI BIOS HII Device Drivers Firmware Computer Architecture 2D graphics Windows CE USB Skills  UEFI BIOS HII Device Drivers Firmware Computer Architecture 2D graphics Windows CE USB UEFI BIOS HII Device Drivers Firmware Computer Architecture 2D graphics Windows CE USB UEFI BIOS HII Device Drivers Firmware Computer Architecture 2D graphics Windows CE USB Education \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Master of Science (MS),  Communication and Information System 2004  \u2013 2007 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Bachelor of Science (BS),  Information Engineering 2000  \u2013 2004 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Master of Science (MS),  Communication and Information System 2004  \u2013 2007 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Master of Science (MS),  Communication and Information System 2004  \u2013 2007 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Master of Science (MS),  Communication and Information System 2004  \u2013 2007 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Bachelor of Science (BS),  Information Engineering 2000  \u2013 2004 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Bachelor of Science (BS),  Information Engineering 2000  \u2013 2004 \u897f\u5b89\u4ea4\u901a\u5927\u5b66 Bachelor of Science (BS),  Information Engineering 2000  \u2013 2004 ", "Summary * Personal characters: Agile development adopter, \"can-do/will-do\" attitude in execution, straightforward and be frank in communication, pressure and challenge bearing in complex environment \n* 10+ industry experience on UEFI BIOS development, all in US-owned company. \n* 4+ SW developer team manager experience in Intel server group \n* Extensive knowledge in server SW development field \n* Extensive experience on working in international company by using English as working language. \n* Excellent technical and people managing capability which was well proved in Intel. \n Summary * Personal characters: Agile development adopter, \"can-do/will-do\" attitude in execution, straightforward and be frank in communication, pressure and challenge bearing in complex environment \n* 10+ industry experience on UEFI BIOS development, all in US-owned company. \n* 4+ SW developer team manager experience in Intel server group \n* Extensive knowledge in server SW development field \n* Extensive experience on working in international company by using English as working language. \n* Excellent technical and people managing capability which was well proved in Intel. \n * Personal characters: Agile development adopter, \"can-do/will-do\" attitude in execution, straightforward and be frank in communication, pressure and challenge bearing in complex environment \n* 10+ industry experience on UEFI BIOS development, all in US-owned company. \n* 4+ SW developer team manager experience in Intel server group \n* Extensive knowledge in server SW development field \n* Extensive experience on working in international company by using English as working language. \n* Excellent technical and people managing capability which was well proved in Intel. \n * Personal characters: Agile development adopter, \"can-do/will-do\" attitude in execution, straightforward and be frank in communication, pressure and challenge bearing in complex environment \n* 10+ industry experience on UEFI BIOS development, all in US-owned company. \n* 4+ SW developer team manager experience in Intel server group \n* Extensive knowledge in server SW development field \n* Extensive experience on working in international company by using English as working language. \n* Excellent technical and people managing capability which was well proved in Intel. \n Experience BIOS Developer Team Manager Intel November 2012  \u2013 Present (2 years 10 months) Shanghai City, China I am managing an BIOS team with 10+ developers in Intel server group since 2012. My team is responsible for Intel server platform BIOS development and also be engaged in Intel reference BIOS development. Be efficiently on the flawless execution and creatively be involved in the latest technology is team's identity within Intel server group. Senior BIOS Engineer Intel Corporation October 2007  \u2013  November 2012  (5 years 2 months) BIOS Engineer Phoenix Technologies July 2003  \u2013  October 2007  (4 years 4 months) NanJing BIOS Developer Team Manager Intel November 2012  \u2013 Present (2 years 10 months) Shanghai City, China I am managing an BIOS team with 10+ developers in Intel server group since 2012. My team is responsible for Intel server platform BIOS development and also be engaged in Intel reference BIOS development. Be efficiently on the flawless execution and creatively be involved in the latest technology is team's identity within Intel server group. BIOS Developer Team Manager Intel November 2012  \u2013 Present (2 years 10 months) Shanghai City, China I am managing an BIOS team with 10+ developers in Intel server group since 2012. My team is responsible for Intel server platform BIOS development and also be engaged in Intel reference BIOS development. Be efficiently on the flawless execution and creatively be involved in the latest technology is team's identity within Intel server group. Senior BIOS Engineer Intel Corporation October 2007  \u2013  November 2012  (5 years 2 months) Senior BIOS Engineer Intel Corporation October 2007  \u2013  November 2012  (5 years 2 months) BIOS Engineer Phoenix Technologies July 2003  \u2013  October 2007  (4 years 4 months) NanJing BIOS Engineer Phoenix Technologies July 2003  \u2013  October 2007  (4 years 4 months) NanJing Education NanJing University Bachelor,  Computer Science 1999  \u2013 2003 NanJing University Bachelor,  Computer Science 1999  \u2013 2003 NanJing University Bachelor,  Computer Science 1999  \u2013 2003 NanJing University Bachelor,  Computer Science 1999  \u2013 2003 ", "Summary Detail-oriented software engineer experienced with IA-32 architecture BIOS firmware development in the Information Technology industry. BIOS experience involves development on both legacy assembly BIOS and UEFI BIOS with uniprocessor, dual-processor, and quad-processor systems. Highly proficient with x86 assembly, ANSI C, Python, and ACPI Source Language (ASL). \n \nExperienced leading BIOS software development teams in the development and implementation of system firmware. Development experience ranges from high end enterprise servers to low end devices delivering system firmware, applications, and software for hardware.  \n \n Summary Detail-oriented software engineer experienced with IA-32 architecture BIOS firmware development in the Information Technology industry. BIOS experience involves development on both legacy assembly BIOS and UEFI BIOS with uniprocessor, dual-processor, and quad-processor systems. Highly proficient with x86 assembly, ANSI C, Python, and ACPI Source Language (ASL). \n \nExperienced leading BIOS software development teams in the development and implementation of system firmware. Development experience ranges from high end enterprise servers to low end devices delivering system firmware, applications, and software for hardware.  \n \n Detail-oriented software engineer experienced with IA-32 architecture BIOS firmware development in the Information Technology industry. BIOS experience involves development on both legacy assembly BIOS and UEFI BIOS with uniprocessor, dual-processor, and quad-processor systems. Highly proficient with x86 assembly, ANSI C, Python, and ACPI Source Language (ASL). \n \nExperienced leading BIOS software development teams in the development and implementation of system firmware. Development experience ranges from high end enterprise servers to low end devices delivering system firmware, applications, and software for hardware.  \n \n Detail-oriented software engineer experienced with IA-32 architecture BIOS firmware development in the Information Technology industry. BIOS experience involves development on both legacy assembly BIOS and UEFI BIOS with uniprocessor, dual-processor, and quad-processor systems. Highly proficient with x86 assembly, ANSI C, Python, and ACPI Source Language (ASL). \n \nExperienced leading BIOS software development teams in the development and implementation of system firmware. Development experience ranges from high end enterprise servers to low end devices delivering system firmware, applications, and software for hardware.  \n \n Experience Senior BIOS Engineer Intel Corporation June 2005  \u2013 Present (10 years 3 months) DuPont, Washington Led overall BIOS team porting efforts across several generations of quad processor flagship server designs with responsibilities ranging from product inception, design, code implementation, validation, product shipment, and maintenance phase. Ensured BIOS development efforts met schedule milestones in cooperation with program management. Resolved issues for both Intel and external customer designs on a range of BIOS implementations ranging from legacy assembly codebases to UEFI Tiano BIOS.  \nAccomplishments:  \n\uf0d8\tBIOS team lead on several generations of flagship rack mount, quad processor server platforms including Pentium 4 Xeon E8500 to Intel Xeon E7 family processors. Coordinated overall BIOS development efforts throughout the product life cycle including product inception, requirements review and planning, design, implementation, BIOS unit testing, validation support, shipping, and maintenance phase support. \n\uf0d8\tResponsible for Reliability, Availability, and Serviceability (RAS) support on Pentium 4 Xeon and Intel Xeon E7 family processors. Implemented code according to software development best practices including up-front design, code implementation, code reviews, and unit testing. Additionally worked with platform validation team supporting system testing of the following features: \n\u2022\tBIOS POST memory error detection and reporting \n\u2022\tRuntime PCI error detection and handling and PCI Hot Plug support. \n\u2022\tRuntime memory error detection and handling \n\u2022\tRuntime memory RAS support including rank and device sparing, mirroring, and memory hot plug support. \n\uf0d8\tImplemented O/S ACPI support for both Non-Uniform Memory Architecture (NUMA) via the ACPI SRAT and SLIT tables and processor virtualization support via the ACPI DMAR table. \n\uf0d8\tPorted BIOS interfaces for Baseboard Management Controller in accordance with Intelligent Platform Management Interface (IPMI) Specification providing high system availability. \n BIOS Engineer General Software February 2002  \u2013  November 2003  (1 year 10 months) Bellevue, Washington Created BIOS firmware code modules in cooperation with internal Sales & Marketing customers for sale to external OEM customers. Worked with Sales Representatives to determine software requirements, provided code, conducted engineering unit tests, and coordinated code releases to external customers with Sales and Release Departments.  \n\u2003 \nAccomplishments:  \n\uf0d8\tProvided reference board and chipset BIOS firmware code modules for Intel P6 and P7 architecture dual processor platforms based on both Micron and Server Works chipsets:  \n\u2022\tDesigned and implemented memory initialization code for interleaved DDR ECC SDRAM memory controller using chipset data sheets and manufacturer guidelines.  \n\u2022\tImplemented code to perform chipset register programming via I2C interface as well as Host-to-PCI and PCI-to-PCIX bridge, IDE controller, USB host controller, and Super I/O configuration.  \n\uf0d8\tCreated ACPI Source Language (ASL) code for platforms based on Intel, Micron, Server Works, and Via chipsets. Focused on the creation of resource configuration code for Host-to-PCI bridges, legacy devices, and also system power management control.  \n\uf0d8\tPresented Advanced Configuration and Power Interface (ACPI) training course for external customers. Created curriculum, materials, and source code examples covering resource configuration and system power management. \n Software Engineer Phoenix Technologies 2001  \u2013  2001  (less than a year) Irvine, California Assisted BIOS firmware porting efforts for core logic silicon and EEPROM flash memory devices. Provided engineering support for external customers developing new chipsets and internal customers deploying BIOS firmware support for core logic chipsets on new platforms.  \nAccomplishments:  \n\uf0d8\tSuccessfully supported engineering efforts of external customers porting BIOS firmware support for core logic chipset silicon. Substantially improved customer relations on both projects by resolving customer technical questions in consultation with internal technology experts, deploying BIOS software features for silicon reference platforms, releasing updated source code, and correcting Microsoft Macro Assembler (MASM) build configuration and MAKEFILE issues.  \n\uf0d8\tAddressed all outstanding issues for Intel 486-compatible embedded microcontroller project resulting in increased quality level and improved support for internal deployment customers. Programmed solutions to BIOS software issues in x86 Assembly Language including flash programming crisis recovery, CPU detection and POST typing, Operating System installation, and PCI/ISA interrupt routing.  \n\uf0d8\tImproved product quality and resolved internal customer issues with BIOS firmware support of various EEPROM flash memory devices resulting in successful code base integration. Successfully verified correct porting format for flash part sector architecture, conducted engineering tests, programmed necessary fixes, and coordinated project approval with Quality Assurance personnel. \n Software Quality Assurance Engineer Phoenix Technologies 1998  \u2013  2001  (3 years) Irvine, California Improved BIOS product quality level by detecting BIOS software defects using manual testing in addition to system integration tests such as Microsoft WHQL HCT suites and PCI SIG testing.  \nAccomplishments:  \n\uf0d8\tDeveloped QA test strategy for Advanced Configuration and Power Interface firmware technology.  \n\uf0d8\tDeveloped QA test strategy for Peripheral Component Interconnect (PCI) bus firmware technology.  \n Senior BIOS Engineer Intel Corporation June 2005  \u2013 Present (10 years 3 months) DuPont, Washington Led overall BIOS team porting efforts across several generations of quad processor flagship server designs with responsibilities ranging from product inception, design, code implementation, validation, product shipment, and maintenance phase. Ensured BIOS development efforts met schedule milestones in cooperation with program management. Resolved issues for both Intel and external customer designs on a range of BIOS implementations ranging from legacy assembly codebases to UEFI Tiano BIOS.  \nAccomplishments:  \n\uf0d8\tBIOS team lead on several generations of flagship rack mount, quad processor server platforms including Pentium 4 Xeon E8500 to Intel Xeon E7 family processors. Coordinated overall BIOS development efforts throughout the product life cycle including product inception, requirements review and planning, design, implementation, BIOS unit testing, validation support, shipping, and maintenance phase support. \n\uf0d8\tResponsible for Reliability, Availability, and Serviceability (RAS) support on Pentium 4 Xeon and Intel Xeon E7 family processors. Implemented code according to software development best practices including up-front design, code implementation, code reviews, and unit testing. Additionally worked with platform validation team supporting system testing of the following features: \n\u2022\tBIOS POST memory error detection and reporting \n\u2022\tRuntime PCI error detection and handling and PCI Hot Plug support. \n\u2022\tRuntime memory error detection and handling \n\u2022\tRuntime memory RAS support including rank and device sparing, mirroring, and memory hot plug support. \n\uf0d8\tImplemented O/S ACPI support for both Non-Uniform Memory Architecture (NUMA) via the ACPI SRAT and SLIT tables and processor virtualization support via the ACPI DMAR table. \n\uf0d8\tPorted BIOS interfaces for Baseboard Management Controller in accordance with Intelligent Platform Management Interface (IPMI) Specification providing high system availability. \n Senior BIOS Engineer Intel Corporation June 2005  \u2013 Present (10 years 3 months) DuPont, Washington Led overall BIOS team porting efforts across several generations of quad processor flagship server designs with responsibilities ranging from product inception, design, code implementation, validation, product shipment, and maintenance phase. Ensured BIOS development efforts met schedule milestones in cooperation with program management. Resolved issues for both Intel and external customer designs on a range of BIOS implementations ranging from legacy assembly codebases to UEFI Tiano BIOS.  \nAccomplishments:  \n\uf0d8\tBIOS team lead on several generations of flagship rack mount, quad processor server platforms including Pentium 4 Xeon E8500 to Intel Xeon E7 family processors. Coordinated overall BIOS development efforts throughout the product life cycle including product inception, requirements review and planning, design, implementation, BIOS unit testing, validation support, shipping, and maintenance phase support. \n\uf0d8\tResponsible for Reliability, Availability, and Serviceability (RAS) support on Pentium 4 Xeon and Intel Xeon E7 family processors. Implemented code according to software development best practices including up-front design, code implementation, code reviews, and unit testing. Additionally worked with platform validation team supporting system testing of the following features: \n\u2022\tBIOS POST memory error detection and reporting \n\u2022\tRuntime PCI error detection and handling and PCI Hot Plug support. \n\u2022\tRuntime memory error detection and handling \n\u2022\tRuntime memory RAS support including rank and device sparing, mirroring, and memory hot plug support. \n\uf0d8\tImplemented O/S ACPI support for both Non-Uniform Memory Architecture (NUMA) via the ACPI SRAT and SLIT tables and processor virtualization support via the ACPI DMAR table. \n\uf0d8\tPorted BIOS interfaces for Baseboard Management Controller in accordance with Intelligent Platform Management Interface (IPMI) Specification providing high system availability. \n BIOS Engineer General Software February 2002  \u2013  November 2003  (1 year 10 months) Bellevue, Washington Created BIOS firmware code modules in cooperation with internal Sales & Marketing customers for sale to external OEM customers. Worked with Sales Representatives to determine software requirements, provided code, conducted engineering unit tests, and coordinated code releases to external customers with Sales and Release Departments.  \n\u2003 \nAccomplishments:  \n\uf0d8\tProvided reference board and chipset BIOS firmware code modules for Intel P6 and P7 architecture dual processor platforms based on both Micron and Server Works chipsets:  \n\u2022\tDesigned and implemented memory initialization code for interleaved DDR ECC SDRAM memory controller using chipset data sheets and manufacturer guidelines.  \n\u2022\tImplemented code to perform chipset register programming via I2C interface as well as Host-to-PCI and PCI-to-PCIX bridge, IDE controller, USB host controller, and Super I/O configuration.  \n\uf0d8\tCreated ACPI Source Language (ASL) code for platforms based on Intel, Micron, Server Works, and Via chipsets. Focused on the creation of resource configuration code for Host-to-PCI bridges, legacy devices, and also system power management control.  \n\uf0d8\tPresented Advanced Configuration and Power Interface (ACPI) training course for external customers. Created curriculum, materials, and source code examples covering resource configuration and system power management. \n BIOS Engineer General Software February 2002  \u2013  November 2003  (1 year 10 months) Bellevue, Washington Created BIOS firmware code modules in cooperation with internal Sales & Marketing customers for sale to external OEM customers. Worked with Sales Representatives to determine software requirements, provided code, conducted engineering unit tests, and coordinated code releases to external customers with Sales and Release Departments.  \n\u2003 \nAccomplishments:  \n\uf0d8\tProvided reference board and chipset BIOS firmware code modules for Intel P6 and P7 architecture dual processor platforms based on both Micron and Server Works chipsets:  \n\u2022\tDesigned and implemented memory initialization code for interleaved DDR ECC SDRAM memory controller using chipset data sheets and manufacturer guidelines.  \n\u2022\tImplemented code to perform chipset register programming via I2C interface as well as Host-to-PCI and PCI-to-PCIX bridge, IDE controller, USB host controller, and Super I/O configuration.  \n\uf0d8\tCreated ACPI Source Language (ASL) code for platforms based on Intel, Micron, Server Works, and Via chipsets. Focused on the creation of resource configuration code for Host-to-PCI bridges, legacy devices, and also system power management control.  \n\uf0d8\tPresented Advanced Configuration and Power Interface (ACPI) training course for external customers. Created curriculum, materials, and source code examples covering resource configuration and system power management. \n Software Engineer Phoenix Technologies 2001  \u2013  2001  (less than a year) Irvine, California Assisted BIOS firmware porting efforts for core logic silicon and EEPROM flash memory devices. Provided engineering support for external customers developing new chipsets and internal customers deploying BIOS firmware support for core logic chipsets on new platforms.  \nAccomplishments:  \n\uf0d8\tSuccessfully supported engineering efforts of external customers porting BIOS firmware support for core logic chipset silicon. Substantially improved customer relations on both projects by resolving customer technical questions in consultation with internal technology experts, deploying BIOS software features for silicon reference platforms, releasing updated source code, and correcting Microsoft Macro Assembler (MASM) build configuration and MAKEFILE issues.  \n\uf0d8\tAddressed all outstanding issues for Intel 486-compatible embedded microcontroller project resulting in increased quality level and improved support for internal deployment customers. Programmed solutions to BIOS software issues in x86 Assembly Language including flash programming crisis recovery, CPU detection and POST typing, Operating System installation, and PCI/ISA interrupt routing.  \n\uf0d8\tImproved product quality and resolved internal customer issues with BIOS firmware support of various EEPROM flash memory devices resulting in successful code base integration. Successfully verified correct porting format for flash part sector architecture, conducted engineering tests, programmed necessary fixes, and coordinated project approval with Quality Assurance personnel. \n Software Engineer Phoenix Technologies 2001  \u2013  2001  (less than a year) Irvine, California Assisted BIOS firmware porting efforts for core logic silicon and EEPROM flash memory devices. Provided engineering support for external customers developing new chipsets and internal customers deploying BIOS firmware support for core logic chipsets on new platforms.  \nAccomplishments:  \n\uf0d8\tSuccessfully supported engineering efforts of external customers porting BIOS firmware support for core logic chipset silicon. Substantially improved customer relations on both projects by resolving customer technical questions in consultation with internal technology experts, deploying BIOS software features for silicon reference platforms, releasing updated source code, and correcting Microsoft Macro Assembler (MASM) build configuration and MAKEFILE issues.  \n\uf0d8\tAddressed all outstanding issues for Intel 486-compatible embedded microcontroller project resulting in increased quality level and improved support for internal deployment customers. Programmed solutions to BIOS software issues in x86 Assembly Language including flash programming crisis recovery, CPU detection and POST typing, Operating System installation, and PCI/ISA interrupt routing.  \n\uf0d8\tImproved product quality and resolved internal customer issues with BIOS firmware support of various EEPROM flash memory devices resulting in successful code base integration. Successfully verified correct porting format for flash part sector architecture, conducted engineering tests, programmed necessary fixes, and coordinated project approval with Quality Assurance personnel. \n Software Quality Assurance Engineer Phoenix Technologies 1998  \u2013  2001  (3 years) Irvine, California Improved BIOS product quality level by detecting BIOS software defects using manual testing in addition to system integration tests such as Microsoft WHQL HCT suites and PCI SIG testing.  \nAccomplishments:  \n\uf0d8\tDeveloped QA test strategy for Advanced Configuration and Power Interface firmware technology.  \n\uf0d8\tDeveloped QA test strategy for Peripheral Component Interconnect (PCI) bus firmware technology.  \n Software Quality Assurance Engineer Phoenix Technologies 1998  \u2013  2001  (3 years) Irvine, California Improved BIOS product quality level by detecting BIOS software defects using manual testing in addition to system integration tests such as Microsoft WHQL HCT suites and PCI SIG testing.  \nAccomplishments:  \n\uf0d8\tDeveloped QA test strategy for Advanced Configuration and Power Interface firmware technology.  \n\uf0d8\tDeveloped QA test strategy for Peripheral Component Interconnect (PCI) bus firmware technology.  \n Skills C C++ Software Development Testing Embedded Systems Debugging Software Engineering Linux Java Perl Python Assembly Language C# .NET Skills  C C++ Software Development Testing Embedded Systems Debugging Software Engineering Linux Java Perl Python Assembly Language C# .NET C C++ Software Development Testing Embedded Systems Debugging Software Engineering Linux Java Perl Python Assembly Language C# .NET C C++ Software Development Testing Embedded Systems Debugging Software Engineering Linux Java Perl Python Assembly Language C# .NET Education University of California, Berkeley Bachelor\u2019s Degree,  Forestry 1986  \u2013 1991 University of California, Riverside 1984  \u2013 1986 University of California, Berkeley Bachelor\u2019s Degree,  Forestry 1986  \u2013 1991 University of California, Berkeley Bachelor\u2019s Degree,  Forestry 1986  \u2013 1991 University of California, Berkeley Bachelor\u2019s Degree,  Forestry 1986  \u2013 1991 University of California, Riverside 1984  \u2013 1986 University of California, Riverside 1984  \u2013 1986 University of California, Riverside 1984  \u2013 1986 ", "Summary Specialties: Embedded firmware development, System BIOS development, OS driver development, Platform software/firmware validation. Mission Critical Computing, CPU Power Management, C/C++/Assembly/Python Summary Specialties: Embedded firmware development, System BIOS development, OS driver development, Platform software/firmware validation. Mission Critical Computing, CPU Power Management, C/C++/Assembly/Python Specialties: Embedded firmware development, System BIOS development, OS driver development, Platform software/firmware validation. Mission Critical Computing, CPU Power Management, C/C++/Assembly/Python Specialties: Embedded firmware development, System BIOS development, OS driver development, Platform software/firmware validation. Mission Critical Computing, CPU Power Management, C/C++/Assembly/Python Experience Firmware Architect Intel Corporation February 2012  \u2013 Present (3 years 7 months) Senior BIOS engineer Intel Corporation July 2010  \u2013  February 2012  (1 year 8 months) Platform Software/Firmware Validation Lead Intel Corporation July 2007  \u2013  July 2010  (3 years 1 month) Windows OS Driver Developer Intel Corporation March 2005  \u2013  July 2007  (2 years 5 months) Proceesor Fimrware Engineer Intel Corporation February 1998  \u2013  February 2002  (4 years 1 month) Firmware Architect Intel Corporation February 2012  \u2013 Present (3 years 7 months) Firmware Architect Intel Corporation February 2012  \u2013 Present (3 years 7 months) Senior BIOS engineer Intel Corporation July 2010  \u2013  February 2012  (1 year 8 months) Senior BIOS engineer Intel Corporation July 2010  \u2013  February 2012  (1 year 8 months) Platform Software/Firmware Validation Lead Intel Corporation July 2007  \u2013  July 2010  (3 years 1 month) Platform Software/Firmware Validation Lead Intel Corporation July 2007  \u2013  July 2010  (3 years 1 month) Windows OS Driver Developer Intel Corporation March 2005  \u2013  July 2007  (2 years 5 months) Windows OS Driver Developer Intel Corporation March 2005  \u2013  July 2007  (2 years 5 months) Proceesor Fimrware Engineer Intel Corporation February 1998  \u2013  February 2002  (4 years 1 month) Proceesor Fimrware Engineer Intel Corporation February 1998  \u2013  February 2002  (4 years 1 month) Skills Device Drivers Firmware Debugging BIOS Mission Critical... Platform Validation Skills  Device Drivers Firmware Debugging BIOS Mission Critical... Platform Validation Device Drivers Firmware Debugging BIOS Mission Critical... Platform Validation Device Drivers Firmware Debugging BIOS Mission Critical... Platform Validation Education Cornell University BS/MENG,  Computer Engineering 1991  \u2013 1995 Cornell University BS/MENG,  Computer Engineering 1991  \u2013 1995 Cornell University BS/MENG,  Computer Engineering 1991  \u2013 1995 Cornell University BS/MENG,  Computer Engineering 1991  \u2013 1995 ", "Summary Work on Industry Standard Server product as a BIOS engineer. \nSpecialties:low-level system software, UEFI, x86 hardware architecture Summary Work on Industry Standard Server product as a BIOS engineer. \nSpecialties:low-level system software, UEFI, x86 hardware architecture Work on Industry Standard Server product as a BIOS engineer. \nSpecialties:low-level system software, UEFI, x86 hardware architecture Work on Industry Standard Server product as a BIOS engineer. \nSpecialties:low-level system software, UEFI, x86 hardware architecture Experience Senior Bios Engineer Intel Corporation September 2013  \u2013 Present (2 years) Taiwan Tablet products development based on Intel's newest IC Senior BIOS Engineer Wistron August 2012  \u2013  September 2013  (1 year 2 months) Industry Standard Server Product Development. \nProject Lead of Research and Development BIOS team Senior BIOS Engineer Foxconn September 2008  \u2013  July 2012  (3 years 11 months) Server Product Development Senior Bios Engineer Intel Corporation September 2013  \u2013 Present (2 years) Taiwan Tablet products development based on Intel's newest IC Senior Bios Engineer Intel Corporation September 2013  \u2013 Present (2 years) Taiwan Tablet products development based on Intel's newest IC Senior BIOS Engineer Wistron August 2012  \u2013  September 2013  (1 year 2 months) Industry Standard Server Product Development. \nProject Lead of Research and Development BIOS team Senior BIOS Engineer Wistron August 2012  \u2013  September 2013  (1 year 2 months) Industry Standard Server Product Development. \nProject Lead of Research and Development BIOS team Senior BIOS Engineer Foxconn September 2008  \u2013  July 2012  (3 years 11 months) Server Product Development Senior BIOS Engineer Foxconn September 2008  \u2013  July 2012  (3 years 11 months) Server Product Development Languages Chinese English Chinese English Chinese English Skills UEFI Bios x86 Assembly Software Engineering Hardware Architecture C C++ Python Skills  UEFI Bios x86 Assembly Software Engineering Hardware Architecture C C++ Python UEFI Bios x86 Assembly Software Engineering Hardware Architecture C C++ Python UEFI Bios x86 Assembly Software Engineering Hardware Architecture C C++ Python Education National Tsing Hua University Master's degree,  Computer Science 2006  \u2013 2008 National Cheng Kung University Bachelor of Science (BS),  Computer Science 2002  \u2013 2006 National Tsing Hua University Master's degree,  Computer Science 2006  \u2013 2008 National Tsing Hua University Master's degree,  Computer Science 2006  \u2013 2008 National Tsing Hua University Master's degree,  Computer Science 2006  \u2013 2008 National Cheng Kung University Bachelor of Science (BS),  Computer Science 2002  \u2013 2006 National Cheng Kung University Bachelor of Science (BS),  Computer Science 2002  \u2013 2006 National Cheng Kung University Bachelor of Science (BS),  Computer Science 2002  \u2013 2006 "]}