/*
An integer multiplier mess for FloPoCo

Authors:  Bogdan Pasca

This file is part of the FloPoCo project
developed by the Arenaire team at Ecole Normale Superieure de Lyon

Initial software.
Copyright Â© ENS-Lyon, INRIA, CNRS, UCBL,
2008-2010.
  All rights reserved.
*/

#include <cstdlib>
#include <iostream>
#include <sstream>
#include <vector>
#include <math.h>
#include <gmp.h>
#include <mpfr.h>
#include <gmpxx.h>
#include "utils.hpp"
#include "Operator.hpp"
#include "IntMultiplier.hpp"
#include "IntMultipliers/SignedIntMultiplier.hpp"
#include "IntMultipliers/UnsignedIntMultiplier.hpp"
#include "IntMultipliers/LogicIntMultiplier.hpp"
#include "IntMultipliers/IntTilingMult.hpp"
// 
using namespace std;

namespace flopoco {
	extern vector<Operator*> oplist;
	
	IntMultiplier::IntMultiplier (Target* target, int wInX, int wInY, bool sign, map<string, double> inputDelays, float ratio):
	Operator ( target, inputDelays ), wInX_(wInX), wInY_(wInY), wOut_(wInX+wInY), sign_(sign), ratio_(ratio) {
		ostringstream name;
		srcFileName="IntMultiplier";
		setCopyrightString ( "Bogdan Pasca 2011" );
		
		name <<"IntMultiplier_"<<wInX_<<"_"<<wInY_<<"_" << (sign_?"signed":"unsigned") << "_uid"<<Operator::getNewUId();;
		setName ( name.str() );
		
		// Set up the IO signals
		addInput ( "X"  , wInX_, true );
		addInput ( "Y"  , wInY_, true );
		addOutput ( "R"  , wInX_+wInY_, 1 , true );
		
		REPORT(INFO, "Implementing IntMultiplier ");

		int wxDSP, wyDSP;
		//test if the multiplication fits into one DSP
		target->getDSPWidths(wxDSP, wyDSP, sign);
		bool testForward, testReverse, testFit;
		testForward     = (wInX<=wxDSP)&&(wInY<=wyDSP);
		testReverse = (wInY<=wxDSP)&&(wInX<=wyDSP);
		testFit = testForward || testReverse;
		
		if (testFit){
			setCriticalPath(getMaxInputDelays ( inputDelays ));
			manageCriticalPath(target->DSPMultiplierDelay());
				//nextCycle();// TODO: not needed for low frequencies
			if (sign)
				vhdl << tab << declare("rfull", wInX + wInY) << " <= X * Y;"<<endl;
			else //sign extension is necessary for using use ieee.std_logic_signed.all; 
			    // for correct inference of Xilinx DSP functions
				vhdl << tab << declare("rfull", wInX + wInY + 2) << " <= (\"0\" & X) * (\"0\" & Y);"<<endl;
			
			//nextCycle();// TODO: to be fixed
			vhdl << tab << "R <= rfull"<<range(wInX + wInY-1, 0)<<";"<<endl;	
			outDelayMap["R"] = getCriticalPath();
			
			return;
			//don't go do the rest as we already solved our problem			
		}

		
		if ((!sign) && (ratio==1)){
			selectedVersion = 0; //UnsignedIntMultiplier	
		}else if ((!sign) && (ratio<1) && (ratio>0)){
			selectedVersion = 2; //IntTilingMultiplier
		}else if ((!sign) && (ratio==0)){
			selectedVersion = 3; //LogicIntMultiplier with sign 0
		}else if ((sign) && (ratio>0)){
			selectedVersion = 1; //SignedIntMultiplier
		}else if ((sign) && (ratio==0)){
			selectedVersion = 4; //LogicIntMultiplier with sign 1
		}else if ((!target->getUseHardMultipliers()) && (sign)){
			selectedVersion = 4;	
		}else if ((!target->getUseHardMultipliers()) && (!sign)){
			selectedVersion = 3;
		}	

		REPORT(INFO, "Selected implementation is "<<selectedVersion);
		Operator* IntMultiplierInstantiation;

		//generate the component itself
		switch (selectedVersion) {
			case 0: { IntMultiplierInstantiation = new UnsignedIntMultiplier(target, wInX, wInY, inputDelays); break;}
			case 1: { IntMultiplierInstantiation = new SignedIntMultiplier(target, wInX, wInY, inputDelays); break;}
		case 2: { IntMultiplierInstantiation = new IntTilingMult(target, wInX, wInY, ratio, 2, false); break;} // this false means interactive
			case 3: { IntMultiplierInstantiation = new LogicIntMultiplier(target, wInX, wInY, false, inputDelays); break;}
			case 4: { IntMultiplierInstantiation = new LogicIntMultiplier(target, wInX, wInY, true, inputDelays); break; }
			default: { REPORT(INFO, "Something is wrong!, check IntMultiplier");		
					IntMultiplierInstantiation = new UnsignedIntMultiplier(target, wInX, wInY, inputDelays); }
		}

		setIndirectOperator(IntMultiplierInstantiation);
		oplist.push_back(IntMultiplierInstantiation); 

	}
	
	/**************************************************************************/
	IntMultiplier::~IntMultiplier() {
	}
	
	/******************************************************************************/
	void IntMultiplier::emulate ( TestCase* tc ) {
		mpz_class svX = tc->getInputValue("X");
		mpz_class svY = tc->getInputValue("Y");
		
		if (! sign_){

			mpz_class svR = svX * svY;

			tc->addExpectedOutput("R", svR);
		}else{
			mpz_class big1 = (mpz_class(1) << (wInX_));
			mpz_class big1P = (mpz_class(1) << (wInX_-1));
			mpz_class big2 = (mpz_class(1) << (wInY_));
			mpz_class big2P = (mpz_class(1) << (wInY_-1));

			if ( svX >= big1P)
				svX = svX-big1;

			if ( svY >= big2P)
				svY = svY -big2;
			
			mpz_class svR = svX * svY;
			if ( svR < 0){
				mpz_class tmpSUB = (mpz_class(1) << (wOut_));
				svR = tmpSUB + svR; 
			}

			tc->addExpectedOutput("R", svR);
		}

	}
	
	void IntMultiplier::changeName(std::string operatorName){
		Operator::changeName(operatorName);
		if(getIndirectOperator())  getIndirectOperator()->changeName(operatorName);
	}



	void IntMultiplier::outputVHDL(std::ostream& o, std::string name) {
		licence(o);
		o << "library ieee; " << endl;
		o << "use ieee.std_logic_1164.all;" << endl;
		o << "use ieee.std_logic_arith.all;" << endl;
		if  (sign_){
			o << "use ieee.std_logic_signed.all;" << endl;
		}else{
			o << "use ieee.std_logic_unsigned.all;" << endl;
		}
		
		o << "library work;" << endl;
		outputVHDLEntity(o);
		newArchitecture(o,name);
		o << buildVHDLComponentDeclarations();	
		o << buildVHDLSignalDeclarations();
		beginArchitecture(o);		
		o<<buildVHDLRegisters();
		o << vhdl.str();
		endArchitecture(o);
	}


}


