Analysis & Synthesis report for VGA
Tue May 21 23:01:24 2024
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1
 18. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0
 19. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk
 20. Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data
 21. Parameter Settings for User Entity Instance: PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i
 22. Parameter Settings for Inferred Entity Instance: SYNC:C1|lpm_divide:Mod0
 23. Port Connectivity Checks: "PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i"
 24. Port Connectivity Checks: "PLL:C|PLL_pll_0:pll_0"
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue May 21 23:01:24 2024      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; VGA                                        ;
; Top-level Entity Name           ; VGA                                        ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 644                                        ;
; Total pins                      ; 65                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 5                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; VGA                ; VGA                ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 2.20        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-5         ;  25.0%      ;
;     Processor 6            ;  20.3%      ;
;     Processors 7-12        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                               ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; PLL/synthesis/PLL.v                  ; yes             ; User Verilog HDL File        ; C:/QuartusWeb/no_graphics/VGA/PLL/synthesis/PLL.v                  ; PLL     ;
; PLL/synthesis/submodules/PLL_pll_0.v ; yes             ; User Verilog HDL File        ; C:/QuartusWeb/no_graphics/VGA/PLL/synthesis/submodules/PLL_pll_0.v ; PLL     ;
; VGA.vhd                              ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/VGA.vhd                              ;         ;
; sync.vhd                             ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/sync.vhd                             ;         ;
; pcg.vhd                              ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/pcg.vhd                              ;         ;
; pcg2.vhd                             ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/pcg2.vhd                             ;         ;
; pcg3.vhd                             ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/pcg3.vhd                             ;         ;
; output_files/pcg4.vhd                ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/output_files/pcg4.vhd                ;         ;
; hex2led24.vhd                        ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/hex2led24.vhd                        ;         ;
; alienship.vhd                        ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/alienship.vhd                        ;         ;
; spaceship.vhd                        ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/spaceship.vhd                        ;         ;
; ps2_keyboard_to_ascii.vhd            ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/ps2_keyboard_to_ascii.vhd            ;         ;
; ps2_keyboard.vhd                     ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/ps2_keyboard.vhd                     ;         ;
; debounce.vhd                         ; yes             ; User VHDL File               ; C:/QuartusWeb/no_graphics/VGA/debounce.vhd                         ;         ;
; altera_pll.v                         ; yes             ; Megafunction                 ; c:/quartusweb/quartus/libraries/megafunctions/altera_pll.v         ;         ;
; lpm_divide.tdf                       ; yes             ; Megafunction                 ; c:/quartusweb/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                      ; yes             ; Megafunction                 ; c:/quartusweb/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc                  ; yes             ; Megafunction                 ; c:/quartusweb/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; aglobal131.inc                       ; yes             ; Megafunction                 ; c:/quartusweb/quartus/libraries/megafunctions/aglobal131.inc       ;         ;
; db/lpm_divide_uio.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/QuartusWeb/no_graphics/VGA/db/lpm_divide_uio.tdf                ;         ;
; db/abs_divider_4dg.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/QuartusWeb/no_graphics/VGA/db/abs_divider_4dg.tdf               ;         ;
; db/alt_u_div_o2f.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/QuartusWeb/no_graphics/VGA/db/alt_u_div_o2f.tdf                 ;         ;
; db/lpm_abs_4p9.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/QuartusWeb/no_graphics/VGA/db/lpm_abs_4p9.tdf                   ;         ;
+--------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimate of Logic utilization (ALMs needed) ; 15389                       ;
;                                             ;                             ;
; Combinational ALUT usage for logic          ; 19284                       ;
;     -- 7 input functions                    ; 1929                        ;
;     -- 6 input functions                    ; 9562                        ;
;     -- 5 input functions                    ; 2295                        ;
;     -- 4 input functions                    ; 2212                        ;
;     -- <=3 input functions                  ; 3286                        ;
;                                             ;                             ;
; Dedicated logic registers                   ; 644                         ;
;                                             ;                             ;
; I/O pins                                    ; 65                          ;
; Total DSP Blocks                            ; 5                           ;
; Total PLLs                                  ; 1                           ;
;     -- PLLs                                 ; 1                           ;
;                                             ;                             ;
; Maximum fan-out node                        ; SYNC:C1|spaceshipAddress[1] ;
; Maximum fan-out                             ; 3489                        ;
; Total fan-out                               ; 101881                      ;
; Average fan-out                             ; 5.08                        ;
+---------------------------------------------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                       ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
; |VGA                                           ; 19284 (0)         ; 644 (0)      ; 0                 ; 5          ; 65   ; 0            ; |VGA                                                                                                      ; work         ;
;    |PLL:C|                                     ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|PLL:C                                                                                                ; PLL          ;
;       |PLL_pll_0:pll_0|                        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|PLL:C|PLL_pll_0:pll_0                                                                                ; PLL          ;
;          |altera_pll:altera_pll_i|             ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i                                                        ; work         ;
;    |SYNC:C1|                                   ; 18916 (2740)      ; 558 (558)    ; 0                 ; 5          ; 0    ; 0            ; |VGA|SYNC:C1                                                                                              ; work         ;
;       |alienship:\generate_enemy:1:alienship1| ; 2050 (2050)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|alienship:\generate_enemy:1:alienship1                                                       ; work         ;
;       |alienship:\generate_enemy:2:alienship1| ; 2066 (2066)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|alienship:\generate_enemy:2:alienship1                                                       ; work         ;
;       |alienship:\generate_enemy:3:alienship1| ; 2083 (2083)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|alienship:\generate_enemy:3:alienship1                                                       ; work         ;
;       |alienship:\generate_enemy:4:alienship1| ; 2081 (2081)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|alienship:\generate_enemy:4:alienship1                                                       ; work         ;
;       |lpm_divide:Mod0|                        ; 1415 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|lpm_divide:Mod0                                                                              ; work         ;
;          |lpm_divide_uio:auto_generated|       ; 1415 (0)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|lpm_divide:Mod0|lpm_divide_uio:auto_generated                                                ; work         ;
;             |abs_divider_4dg:divider|          ; 1415 (80)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider                        ; work         ;
;                |alt_u_div_o2f:divider|         ; 1303 (1303)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider  ; work         ;
;                |lpm_abs_4p9:my_abs_num|        ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|lpm_divide:Mod0|lpm_divide_uio:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_num ; work         ;
;       |spaceship:spaceship1|                   ; 6481 (6481)       ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|SYNC:C1|spaceship:spaceship1                                                                         ; work         ;
;    |hex2led:hex0|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|hex2led:hex0                                                                                         ; work         ;
;    |hex2led:hex1|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|hex2led:hex1                                                                                         ; work         ;
;    |hex2led:hex2|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|hex2led:hex2                                                                                         ; work         ;
;    |hex2led:hex3|                              ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |VGA|hex2led:hex3                                                                                         ; work         ;
;    |ps2_keyboard_to_ascii:ps2_keyboard1|       ; 340 (296)         ; 86 (28)      ; 0                 ; 0          ; 0    ; 0            ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1                                                                  ; work         ;
;       |ps2_keyboard:ps2_keyboard_0|            ; 44 (18)           ; 58 (34)      ; 0                 ; 0          ; 0    ; 0            ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0                                      ; work         ;
;          |debounce:debounce_ps2_clk|           ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk            ; work         ;
;          |debounce:debounce_ps2_data|          ; 13 (13)           ; 12 (12)      ; 0                 ; 0          ; 0    ; 0            ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data           ; work         ;
+------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary                                      ;
+---------------------------+-------------+---------------------+-------------------+
; Statistic                 ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------+-------------+---------------------+-------------------+
; Independent 18x18         ; 4           ; 2.00                ; --                ;
; Independent 18x18 plus 36 ; 1           ; 1.00                ; --                ;
; DSP Block                 ; 5           ; --                  ; --                ;
; DSP 18-bit Element        ; 6           ; 2.00                ; --                ;
; Unsigned Multiplier       ; 4           ; --                  ; --                ;
; Mixed Sign Multiplier     ; 1           ; --                  ; --                ;
+---------------------------+-------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                     ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance            ; IP Include File              ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------+
; Altera ; Qsys         ; 13.1    ; N/A          ; N/A          ; |VGA|PLL:C                 ; PLL/synthesis/../../PLL.qsys ;
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |VGA|PLL:C|PLL_pll_0:pll_0 ; PLL/synthesis/../../PLL.qsys ;
+--------+--------------+---------+--------------+--------------+----------------------------+------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------+
; State Machine - |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|state                  ;
+-----------------+--------------+-----------------+----------------+-------------+
; Name            ; state.output ; state.translate ; state.new_code ; state.ready ;
+-----------------+--------------+-----------------+----------------+-------------+
; state.ready     ; 0            ; 0               ; 0              ; 0           ;
; state.new_code  ; 0            ; 0               ; 1              ; 1           ;
; state.translate ; 0            ; 1               ; 0              ; 1           ;
; state.output    ; 1            ; 0               ; 0              ; 1           ;
+-----------------+--------------+-----------------+----------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+------------------------------------------------------+-----------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal   ; Free of Timing Hazards ;
+------------------------------------------------------+-----------------------+------------------------+
; SYNC:C1|alienBx[4][0]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[4][1]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[4][2]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienshipAddress[4][11]                      ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][12]                      ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][7]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][10]                      ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][1]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][6]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][2]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][3]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][4]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][0]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][5]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][8]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienshipAddress[4][9]                       ; SYNC:C1|alienHit[4]   ; yes                    ;
; SYNC:C1|alienRx[4][0]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][0]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][0]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[0]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][0]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][1]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][1]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][1]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[1]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][1]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][2]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][2]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][2]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[2]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][2]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][3]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][3]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][3]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[3]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][3]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][4]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][4]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][4]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[4]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][4]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][5]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][5]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][5]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[5]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][5]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][6]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][6]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][6]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[6]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][6]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienRx[4][7]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienRx[3][7]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienRx[1][7]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Rx[7]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienRx[2][7]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienBx[2][0]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[0]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][0]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][0]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[2][1]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[1]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][1]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][1]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[2][2]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[2]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][2]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][2]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[4][3]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[2][3]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[3]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][3]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][3]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[4][4]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[2][4]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[4]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][4]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][4]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[4][5]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[2][5]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[5]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][5]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][5]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[4][6]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[2][6]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[6]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][6]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][6]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienBx[4][7]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienBx[2][7]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|Bx[7]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienBx[1][7]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|alienBx[3][7]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienGx[4][0]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienGx[3][0]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; SYNC:C1|alienGx[1][0]                                ; SYNC:C1|alienBx[1][0] ; yes                    ;
; SYNC:C1|Gx[0]                                        ; SYNC:C1|Bx[0]         ; yes                    ;
; SYNC:C1|alienGx[2][0]                                ; SYNC:C1|alienBx[2][0] ; yes                    ;
; SYNC:C1|alienGx[4][1]                                ; SYNC:C1|alienBx[4][0] ; yes                    ;
; SYNC:C1|alienGx[3][1]                                ; SYNC:C1|alienBx[3][0] ; yes                    ;
; Number of user-specified and inferred latches = 187  ;                       ;                        ;
+------------------------------------------------------+-----------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+---------------------------------------------------+----------------------------------------+
; Register name                                     ; Reason for Removal                     ;
+---------------------------------------------------+----------------------------------------+
; SYNC:C1|SQ_Y1[0,1]                                ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|SQ_Y1[2]                                  ; Stuck at VCC due to stuck port data_in ;
; SYNC:C1|SQ_Y1[3..6]                               ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|SQ_Y1[7..9]                               ; Stuck at VCC due to stuck port data_in ;
; SYNC:C1|SQ_Y1[10]                                 ; Stuck at GND due to stuck port data_in ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii_code[7] ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|SQ_XMissile1[13..31]                      ; Merged with SYNC:C1|SQ_XMissile1[12]   ;
; SYNC:C1|SQ_X[1][1]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_X[2][0]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_X[2][1]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_X[3][0]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_X[3][1]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_X[4][0]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_X[4][1]                                ; Merged with SYNC:C1|SQ_X[1][0]         ;
; SYNC:C1|SQ_Y[4][31]                               ; Merged with SYNC:C1|SQ_Y[1][31]        ;
; SYNC:C1|SQ_Y[4][30]                               ; Merged with SYNC:C1|SQ_Y[1][30]        ;
; SYNC:C1|SQ_Y[4][29]                               ; Merged with SYNC:C1|SQ_Y[1][29]        ;
; SYNC:C1|SQ_Y[4][28]                               ; Merged with SYNC:C1|SQ_Y[1][28]        ;
; SYNC:C1|SQ_Y[4][27]                               ; Merged with SYNC:C1|SQ_Y[1][27]        ;
; SYNC:C1|SQ_Y[4][26]                               ; Merged with SYNC:C1|SQ_Y[1][26]        ;
; SYNC:C1|SQ_Y[4][25]                               ; Merged with SYNC:C1|SQ_Y[1][25]        ;
; SYNC:C1|SQ_Y[4][24]                               ; Merged with SYNC:C1|SQ_Y[1][24]        ;
; SYNC:C1|SQ_Y[4][23]                               ; Merged with SYNC:C1|SQ_Y[1][23]        ;
; SYNC:C1|SQ_Y[4][22]                               ; Merged with SYNC:C1|SQ_Y[1][22]        ;
; SYNC:C1|SQ_Y[4][21]                               ; Merged with SYNC:C1|SQ_Y[1][21]        ;
; SYNC:C1|SQ_Y[4][20]                               ; Merged with SYNC:C1|SQ_Y[1][20]        ;
; SYNC:C1|SQ_Y[4][19]                               ; Merged with SYNC:C1|SQ_Y[1][19]        ;
; SYNC:C1|SQ_Y[4][18]                               ; Merged with SYNC:C1|SQ_Y[1][18]        ;
; SYNC:C1|SQ_Y[4][17]                               ; Merged with SYNC:C1|SQ_Y[1][17]        ;
; SYNC:C1|SQ_Y[4][16]                               ; Merged with SYNC:C1|SQ_Y[1][16]        ;
; SYNC:C1|SQ_Y[4][15]                               ; Merged with SYNC:C1|SQ_Y[1][15]        ;
; SYNC:C1|SQ_Y[4][14]                               ; Merged with SYNC:C1|SQ_Y[1][14]        ;
; SYNC:C1|SQ_Y[4][13]                               ; Merged with SYNC:C1|SQ_Y[1][13]        ;
; SYNC:C1|SQ_Y[4][12]                               ; Merged with SYNC:C1|SQ_Y[1][12]        ;
; SYNC:C1|SQ_Y[4][11]                               ; Merged with SYNC:C1|SQ_Y[1][11]        ;
; SYNC:C1|SQ_Y[4][10]                               ; Merged with SYNC:C1|SQ_Y[1][10]        ;
; SYNC:C1|SQ_Y[4][9]                                ; Merged with SYNC:C1|SQ_Y[1][9]         ;
; SYNC:C1|SQ_Y[4][8]                                ; Merged with SYNC:C1|SQ_Y[1][8]         ;
; SYNC:C1|SQ_Y[4][7]                                ; Merged with SYNC:C1|SQ_Y[1][7]         ;
; SYNC:C1|SQ_Y[4][6]                                ; Merged with SYNC:C1|SQ_Y[1][6]         ;
; SYNC:C1|SQ_Y[4][5]                                ; Merged with SYNC:C1|SQ_Y[1][5]         ;
; SYNC:C1|SQ_Y[4][4]                                ; Merged with SYNC:C1|SQ_Y[1][4]         ;
; SYNC:C1|SQ_Y[4][3]                                ; Merged with SYNC:C1|SQ_Y[1][3]         ;
; SYNC:C1|SQ_Y[4][2]                                ; Merged with SYNC:C1|SQ_Y[1][2]         ;
; SYNC:C1|SQ_Y[4][1]                                ; Merged with SYNC:C1|SQ_Y[1][1]         ;
; SYNC:C1|SQ_Y[4][0]                                ; Merged with SYNC:C1|SQ_Y[1][0]         ;
; SYNC:C1|SQ_Y[3][31]                               ; Merged with SYNC:C1|SQ_Y[2][31]        ;
; SYNC:C1|SQ_Y[3][30]                               ; Merged with SYNC:C1|SQ_Y[2][30]        ;
; SYNC:C1|SQ_Y[3][29]                               ; Merged with SYNC:C1|SQ_Y[2][29]        ;
; SYNC:C1|SQ_Y[3][28]                               ; Merged with SYNC:C1|SQ_Y[2][28]        ;
; SYNC:C1|SQ_Y[3][27]                               ; Merged with SYNC:C1|SQ_Y[2][27]        ;
; SYNC:C1|SQ_Y[3][26]                               ; Merged with SYNC:C1|SQ_Y[2][26]        ;
; SYNC:C1|SQ_Y[3][25]                               ; Merged with SYNC:C1|SQ_Y[2][25]        ;
; SYNC:C1|SQ_Y[3][24]                               ; Merged with SYNC:C1|SQ_Y[2][24]        ;
; SYNC:C1|SQ_Y[3][23]                               ; Merged with SYNC:C1|SQ_Y[2][23]        ;
; SYNC:C1|SQ_Y[3][22]                               ; Merged with SYNC:C1|SQ_Y[2][22]        ;
; SYNC:C1|SQ_Y[3][21]                               ; Merged with SYNC:C1|SQ_Y[2][21]        ;
; SYNC:C1|SQ_Y[3][20]                               ; Merged with SYNC:C1|SQ_Y[2][20]        ;
; SYNC:C1|SQ_Y[3][19]                               ; Merged with SYNC:C1|SQ_Y[2][19]        ;
; SYNC:C1|SQ_Y[3][18]                               ; Merged with SYNC:C1|SQ_Y[2][18]        ;
; SYNC:C1|SQ_Y[3][17]                               ; Merged with SYNC:C1|SQ_Y[2][17]        ;
; SYNC:C1|SQ_Y[3][16]                               ; Merged with SYNC:C1|SQ_Y[2][16]        ;
; SYNC:C1|SQ_Y[3][15]                               ; Merged with SYNC:C1|SQ_Y[2][15]        ;
; SYNC:C1|SQ_Y[3][14]                               ; Merged with SYNC:C1|SQ_Y[2][14]        ;
; SYNC:C1|SQ_Y[3][13]                               ; Merged with SYNC:C1|SQ_Y[2][13]        ;
; SYNC:C1|SQ_Y[3][12]                               ; Merged with SYNC:C1|SQ_Y[2][12]        ;
; SYNC:C1|SQ_Y[3][11]                               ; Merged with SYNC:C1|SQ_Y[2][11]        ;
; SYNC:C1|SQ_Y[3][10]                               ; Merged with SYNC:C1|SQ_Y[2][10]        ;
; SYNC:C1|SQ_Y[3][9]                                ; Merged with SYNC:C1|SQ_Y[2][9]         ;
; SYNC:C1|SQ_Y[3][8]                                ; Merged with SYNC:C1|SQ_Y[2][8]         ;
; SYNC:C1|SQ_Y[3][7]                                ; Merged with SYNC:C1|SQ_Y[2][7]         ;
; SYNC:C1|SQ_Y[3][6]                                ; Merged with SYNC:C1|SQ_Y[2][6]         ;
; SYNC:C1|SQ_Y[3][5]                                ; Merged with SYNC:C1|SQ_Y[2][5]         ;
; SYNC:C1|SQ_Y[3][4]                                ; Merged with SYNC:C1|SQ_Y[2][4]         ;
; SYNC:C1|SQ_Y[3][3]                                ; Merged with SYNC:C1|SQ_Y[2][3]         ;
; SYNC:C1|SQ_Y[3][2]                                ; Merged with SYNC:C1|SQ_Y[2][2]         ;
; SYNC:C1|SQ_Y[3][1]                                ; Merged with SYNC:C1|SQ_Y[2][1]         ;
; SYNC:C1|SQ_Y[3][0]                                ; Merged with SYNC:C1|SQ_Y[2][0]         ;
; SYNC:C1|bulletSpeed[2..9,11..31]                  ; Merged with SYNC:C1|bulletSpeed[10]    ;
; SYNC:C1|SQ_X[1][0]                                ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|bulletSpeed[10]                           ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|SQ_XMissile1[12]                          ; Stuck at GND due to stuck port data_in ;
; SYNC:C1|scoreIndex[6..31]                         ; Lost fanout                            ;
; Total Number of Removed Registers = 160           ;                                        ;
+---------------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                             ;
+---------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register                                  ;
+---------------------------------------------------+---------------------------+-------------------------------------------------------------------------+
; SYNC:C1|scoreIndex[31]                            ; Lost Fanouts              ; SYNC:C1|scoreIndex[30], SYNC:C1|scoreIndex[29], SYNC:C1|scoreIndex[28], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[27], SYNC:C1|scoreIndex[26], SYNC:C1|scoreIndex[25], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[24], SYNC:C1|scoreIndex[23], SYNC:C1|scoreIndex[22], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[21], SYNC:C1|scoreIndex[20], SYNC:C1|scoreIndex[19], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[18], SYNC:C1|scoreIndex[17], SYNC:C1|scoreIndex[16], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[15], SYNC:C1|scoreIndex[14], SYNC:C1|scoreIndex[13], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[12], SYNC:C1|scoreIndex[11], SYNC:C1|scoreIndex[10], ;
;                                                   ;                           ; SYNC:C1|scoreIndex[9], SYNC:C1|scoreIndex[8], SYNC:C1|scoreIndex[7],    ;
;                                                   ;                           ; SYNC:C1|scoreIndex[6]                                                   ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii_code[7] ; Stuck at GND              ; SYNC:C1|SQ_XMissile1[12]                                                ;
;                                                   ; due to stuck port data_in ;                                                                         ;
+---------------------------------------------------+---------------------------+-------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 644   ;
; Number of registers using Synchronous Clear  ; 374   ;
; Number of registers using Synchronous Load   ; 128   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 495   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------+
; Inverted Register Statistics                                    ;
+-------------------------------------------------------+---------+
; Inverted Register                                     ; Fan out ;
+-------------------------------------------------------+---------+
; SYNC:C1|SQ_Y[1][6]                                    ; 9       ;
; SYNC:C1|SQ_Y[1][5]                                    ; 9       ;
; SYNC:C1|SQ_Y[1][2]                                    ; 9       ;
; SYNC:C1|SQ_X[1][9]                                    ; 8       ;
; SYNC:C1|SQ_X[1][6]                                    ; 8       ;
; SYNC:C1|SQ_X[1][4]                                    ; 8       ;
; SYNC:C1|SQ_X[1][3]                                    ; 8       ;
; SYNC:C1|SQ_YMissile1[9]                               ; 8       ;
; SYNC:C1|SQ_YMissile1[8]                               ; 8       ;
; SYNC:C1|SQ_YMissile1[7]                               ; 8       ;
; SYNC:C1|SQ_YMissile1[3]                               ; 8       ;
; SYNC:C1|SQ_YMissile1[2]                               ; 8       ;
; SYNC:C1|SQ_YMissile1[1]                               ; 9       ;
; SYNC:C1|SQ_XMissile1[9]                               ; 10      ;
; SYNC:C1|SQ_XMissile1[8]                               ; 10      ;
; SYNC:C1|SQ_XMissile1[7]                               ; 10      ;
; SYNC:C1|SQ_XMissile1[6]                               ; 10      ;
; SYNC:C1|SQ_XMissile1[3]                               ; 10      ;
; SYNC:C1|SQ_XMissile1[2]                               ; 11      ;
; SYNC:C1|SQ_XMissile1[1]                               ; 10      ;
; SYNC:C1|SQ_XMissile1[0]                               ; 6       ;
; SYNC:C1|SQ_Y[2][7]                                    ; 10      ;
; SYNC:C1|SQ_Y[2][6]                                    ; 9       ;
; SYNC:C1|SQ_Y[2][3]                                    ; 9       ;
; SYNC:C1|SQ_X[2][9]                                    ; 8       ;
; SYNC:C1|SQ_X[2][8]                                    ; 8       ;
; SYNC:C1|SQ_X[2][7]                                    ; 8       ;
; SYNC:C1|SQ_X[2][2]                                    ; 9       ;
; SYNC:C1|SQ_X[4][10]                                   ; 9       ;
; SYNC:C1|SQ_X[4][8]                                    ; 8       ;
; SYNC:C1|SQ_X[4][7]                                    ; 8       ;
; SYNC:C1|SQ_X[4][6]                                    ; 8       ;
; SYNC:C1|SQ_X[4][4]                                    ; 8       ;
; SYNC:C1|SQ_X[4][3]                                    ; 8       ;
; SYNC:C1|SQ_X[4][2]                                    ; 9       ;
; SYNC:C1|SQ_X[3][10]                                   ; 9       ;
; SYNC:C1|SQ_X[3][7]                                    ; 8       ;
; SYNC:C1|SQ_X[3][5]                                    ; 8       ;
; SYNC:C1|SQ_X[3][4]                                    ; 8       ;
; SYNC:C1|SQ_X1[9]                                      ; 10      ;
; SYNC:C1|SQ_X1[8]                                      ; 10      ;
; SYNC:C1|SQ_X1[7]                                      ; 10      ;
; SYNC:C1|SQ_X1[2]                                      ; 10      ;
; SYNC:C1|scoreIndex[0]                                 ; 14      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[2]          ; 15      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[7]          ; 9       ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[5]          ; 10      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[4]          ; 10      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[3]          ; 12      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[1]          ; 17      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|prev_ps2_code_new ; 1       ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[0]          ; 16      ;
; ps2_keyboard_to_ascii:ps2_keyboard1|ascii[6]          ; 11      ;
; SYNC:C1|verti_difficulty[0]                           ; 6       ;
; SYNC:C1|hori_difficulty[0]                            ; 7       ;
; SYNC:C1|bulletSpeed[0]                                ; 32      ;
; Total number of inverted registers = 56               ;         ;
+-------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |VGA|SYNC:C1|scoreIndex[5]                                                                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VGA|SYNC:C1|SQ_YAlienMissile[4][6]                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VGA|SYNC:C1|SQ_YAlienMissile[3][31]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VGA|SYNC:C1|SQ_YAlienMissile[2][24]                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |VGA|SYNC:C1|SQ_YAlienMissile[1][15]                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|count_idle[7]                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |VGA|ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|counter_out[0] ;
; 4:1                ; 101 bits  ; 202 LEs       ; 0 LEs                ; 202 LEs                ; Yes        ; |VGA|SYNC:C1|SQ_X[3][21]                                                                                       ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |VGA|SYNC:C1|verti_difficulty[2]                                                                               ;
; 4:1                ; 58 bits   ; 116 LEs       ; 0 LEs                ; 116 LEs                ; Yes        ; |VGA|SYNC:C1|SQ_Y[1][25]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |VGA|SYNC:C1|bulletSpeed[10]                                                                                   ;
; 4:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |VGA|SYNC:C1|hori_difficulty[5]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_XMissile1[5]                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_X1[6]                                                                                          ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |VGA|SYNC:C1|SQ_YMissile1[25]                                                                                  ;
; 14:1               ; 8 bits    ; 72 LEs        ; 56 LEs               ; 16 LEs                 ; Yes        ; |VGA|SYNC:C1|B[3]                                                                                              ;
; 14:1               ; 16 bits   ; 144 LEs       ; 64 LEs               ; 80 LEs                 ; Yes        ; |VGA|SYNC:C1|R[1]                                                                                              ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_X[1][4]                                                                                        ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_Y[1][2]                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_XMissile1[9]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_X1[7]                                                                                          ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |VGA|SYNC:C1|SQ_YMissile1[3]                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1 ;
+---------------------------+----------+-------------------------------------------+
; Parameter Name            ; Value    ; Type                                      ;
+---------------------------+----------+-------------------------------------------+
; clk_freq                  ; 50000000 ; Signed Integer                            ;
; ps2_debounce_counter_size ; 8        ; Signed Integer                            ;
+---------------------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0 ;
+-----------------------+----------+---------------------------------------------------------------------------+
; Parameter Name        ; Value    ; Type                                                                      ;
+-----------------------+----------+---------------------------------------------------------------------------+
; clk_freq              ; 50000000 ; Signed Integer                                                            ;
; debounce_counter_size ; 8        ; Signed Integer                                                            ;
+-----------------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
; counter_size   ; 8     ; Signed Integer                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+------------------------------------+
; Parameter Name                       ; Value          ; Type                               ;
+--------------------------------------+----------------+------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                             ;
; fractional_vco_multiplier            ; false          ; String                             ;
; pll_type                             ; General        ; String                             ;
; pll_subtype                          ; General        ; String                             ;
; number_of_clocks                     ; 1              ; Signed Integer                     ;
; operation_mode                       ; direct         ; String                             ;
; deserialization_factor               ; 4              ; Signed Integer                     ;
; data_rate                            ; 0              ; Signed Integer                     ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                     ;
; output_clock_frequency0              ; 108.000000 MHz ; String                             ;
; phase_shift0                         ; 0 ps           ; String                             ;
; duty_cycle0                          ; 50             ; Signed Integer                     ;
; output_clock_frequency1              ; 0 MHz          ; String                             ;
; phase_shift1                         ; 0 ps           ; String                             ;
; duty_cycle1                          ; 50             ; Signed Integer                     ;
; output_clock_frequency2              ; 0 MHz          ; String                             ;
; phase_shift2                         ; 0 ps           ; String                             ;
; duty_cycle2                          ; 50             ; Signed Integer                     ;
; output_clock_frequency3              ; 0 MHz          ; String                             ;
; phase_shift3                         ; 0 ps           ; String                             ;
; duty_cycle3                          ; 50             ; Signed Integer                     ;
; output_clock_frequency4              ; 0 MHz          ; String                             ;
; phase_shift4                         ; 0 ps           ; String                             ;
; duty_cycle4                          ; 50             ; Signed Integer                     ;
; output_clock_frequency5              ; 0 MHz          ; String                             ;
; phase_shift5                         ; 0 ps           ; String                             ;
; duty_cycle5                          ; 50             ; Signed Integer                     ;
; output_clock_frequency6              ; 0 MHz          ; String                             ;
; phase_shift6                         ; 0 ps           ; String                             ;
; duty_cycle6                          ; 50             ; Signed Integer                     ;
; output_clock_frequency7              ; 0 MHz          ; String                             ;
; phase_shift7                         ; 0 ps           ; String                             ;
; duty_cycle7                          ; 50             ; Signed Integer                     ;
; output_clock_frequency8              ; 0 MHz          ; String                             ;
; phase_shift8                         ; 0 ps           ; String                             ;
; duty_cycle8                          ; 50             ; Signed Integer                     ;
; output_clock_frequency9              ; 0 MHz          ; String                             ;
; phase_shift9                         ; 0 ps           ; String                             ;
; duty_cycle9                          ; 50             ; Signed Integer                     ;
; output_clock_frequency10             ; 0 MHz          ; String                             ;
; phase_shift10                        ; 0 ps           ; String                             ;
; duty_cycle10                         ; 50             ; Signed Integer                     ;
; output_clock_frequency11             ; 0 MHz          ; String                             ;
; phase_shift11                        ; 0 ps           ; String                             ;
; duty_cycle11                         ; 50             ; Signed Integer                     ;
; output_clock_frequency12             ; 0 MHz          ; String                             ;
; phase_shift12                        ; 0 ps           ; String                             ;
; duty_cycle12                         ; 50             ; Signed Integer                     ;
; output_clock_frequency13             ; 0 MHz          ; String                             ;
; phase_shift13                        ; 0 ps           ; String                             ;
; duty_cycle13                         ; 50             ; Signed Integer                     ;
; output_clock_frequency14             ; 0 MHz          ; String                             ;
; phase_shift14                        ; 0 ps           ; String                             ;
; duty_cycle14                         ; 50             ; Signed Integer                     ;
; output_clock_frequency15             ; 0 MHz          ; String                             ;
; phase_shift15                        ; 0 ps           ; String                             ;
; duty_cycle15                         ; 50             ; Signed Integer                     ;
; output_clock_frequency16             ; 0 MHz          ; String                             ;
; phase_shift16                        ; 0 ps           ; String                             ;
; duty_cycle16                         ; 50             ; Signed Integer                     ;
; output_clock_frequency17             ; 0 MHz          ; String                             ;
; phase_shift17                        ; 0 ps           ; String                             ;
; duty_cycle17                         ; 50             ; Signed Integer                     ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                     ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                     ;
; m_cnt_bypass_en                      ; false          ; String                             ;
; m_cnt_odd_div_duty_en                ; false          ; String                             ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                     ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                     ;
; n_cnt_bypass_en                      ; false          ; String                             ;
; n_cnt_odd_div_duty_en                ; false          ; String                             ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en0                     ; false          ; String                             ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en0               ; false          ; String                             ;
; c_cnt_prst0                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en1                     ; false          ; String                             ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en1               ; false          ; String                             ;
; c_cnt_prst1                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en2                     ; false          ; String                             ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en2               ; false          ; String                             ;
; c_cnt_prst2                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en3                     ; false          ; String                             ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en3               ; false          ; String                             ;
; c_cnt_prst3                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en4                     ; false          ; String                             ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en4               ; false          ; String                             ;
; c_cnt_prst4                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en5                     ; false          ; String                             ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en5               ; false          ; String                             ;
; c_cnt_prst5                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en6                     ; false          ; String                             ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en6               ; false          ; String                             ;
; c_cnt_prst6                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en7                     ; false          ; String                             ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en7               ; false          ; String                             ;
; c_cnt_prst7                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en8                     ; false          ; String                             ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en8               ; false          ; String                             ;
; c_cnt_prst8                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                     ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en9                     ; false          ; String                             ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en9               ; false          ; String                             ;
; c_cnt_prst9                          ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                     ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en10                    ; false          ; String                             ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en10              ; false          ; String                             ;
; c_cnt_prst10                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en11                    ; false          ; String                             ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en11              ; false          ; String                             ;
; c_cnt_prst11                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en12                    ; false          ; String                             ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en12              ; false          ; String                             ;
; c_cnt_prst12                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en13                    ; false          ; String                             ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en13              ; false          ; String                             ;
; c_cnt_prst13                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en14                    ; false          ; String                             ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en14              ; false          ; String                             ;
; c_cnt_prst14                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en15                    ; false          ; String                             ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en15              ; false          ; String                             ;
; c_cnt_prst15                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en16                    ; false          ; String                             ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en16              ; false          ; String                             ;
; c_cnt_prst16                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                     ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                     ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                     ;
; c_cnt_bypass_en17                    ; false          ; String                             ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                             ;
; c_cnt_odd_div_duty_en17              ; false          ; String                             ;
; c_cnt_prst17                         ; 1              ; Signed Integer                     ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                     ;
; pll_vco_div                          ; 1              ; Signed Integer                     ;
; pll_output_clk_frequency             ; 0 MHz          ; String                             ;
; pll_cp_current                       ; 0              ; Signed Integer                     ;
; pll_bwctrl                           ; 0              ; Signed Integer                     ;
; pll_fractional_division              ; 1              ; Signed Integer                     ;
; pll_fractional_cout                  ; 24             ; Signed Integer                     ;
; pll_dsm_out_sel                      ; 1st_order      ; String                             ;
; mimic_fbclk_type                     ; gclk           ; String                             ;
; pll_fbclk_mux_1                      ; glb            ; String                             ;
; pll_fbclk_mux_2                      ; fb_1           ; String                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                             ;
; pll_vcoph_div                        ; 1              ; Signed Integer                     ;
; refclk1_frequency                    ; 0 MHz          ; String                             ;
; pll_clkin_0_src                      ; clk_0          ; String                             ;
; pll_clkin_1_src                      ; clk_0          ; String                             ;
; pll_clk_loss_sw_en                   ; false          ; String                             ;
; pll_auto_clk_sw_en                   ; false          ; String                             ;
; pll_manu_clk_sw_en                   ; false          ; String                             ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                     ;
+--------------------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: SYNC:C1|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 32             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_uio ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "PLL:C|PLL_pll_0:pll_0"   ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:57     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue May 21 23:00:18 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA -c VGA
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file pll/synthesis/submodules/pll_pll_0.v
    Info (12023): Found entity 1: PLL_pll_0
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-MAIN
    Info (12023): Found entity 1: VGA
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN
    Info (12023): Found entity 1: SYNC
Info (12021): Found 2 design units, including 0 entities, in source file pcg.vhd
    Info (12022): Found design unit 1: MY
    Info (12022): Found design unit 2: MY-body
Info (12021): Found 2 design units, including 0 entities, in source file pcg2.vhd
    Info (12022): Found design unit 1: missile
    Info (12022): Found design unit 2: missile-body
Info (12021): Found 2 design units, including 1 entities, in source file aux2hzclock.vhd
    Info (12022): Found design unit 1: aux2HzClock-rtl
    Info (12023): Found entity 1: aux2HzClock
Info (12021): Found 2 design units, including 0 entities, in source file pcg3.vhd
    Info (12022): Found design unit 1: alien
    Info (12022): Found design unit 2: alien-body
Info (12021): Found 2 design units, including 1 entities, in source file is_hit.vhd
    Info (12022): Found design unit 1: is_hit-main
    Info (12023): Found entity 1: is_hit
Info (12021): Found 2 design units, including 0 entities, in source file output_files/pcg4.vhd
    Info (12022): Found design unit 1: alienMissile
    Info (12022): Found design unit 2: alienMissile-body
Info (12021): Found 2 design units, including 1 entities, in source file hex2led24.vhd
    Info (12022): Found design unit 1: hex2led-Behavioral
    Info (12023): Found entity 1: hex2led
Warning (12019): Can't analyze file -- file output_files/spaceship.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file alienship.vhd
    Info (12022): Found design unit 1: alienship-Behavioral
    Info (12023): Found entity 1: alienship
Info (12021): Found 2 design units, including 1 entities, in source file spaceship.vhd
    Info (12022): Found design unit 1: spaceship-Behavioral
    Info (12023): Found entity 1: spaceship
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard_to_ascii.vhd
    Info (12022): Found design unit 1: ps2_keyboard_to_ascii-behavior
    Info (12023): Found entity 1: ps2_keyboard_to_ascii
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic
    Info (12023): Found entity 1: ps2_keyboard
Info (12021): Found 2 design units, including 1 entities, in source file credits.vhd
    Info (12022): Found design unit 1: creditsComp-Behavioral
    Info (12023): Found entity 1: creditsComp
Info (12021): Found 2 design units, including 0 entities, in source file creditspckg.vhd
    Info (12022): Found design unit 1: credits
    Info (12022): Found design unit 2: credits-body
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: debounce-logic
    Info (12023): Found entity 1: debounce
Info (12127): Elaborating entity "VGA" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at VGA.vhd(25): used implicit default value for signal "RESET" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "ps2_keyboard_to_ascii" for hierarchy "ps2_keyboard_to_ascii:ps2_keyboard1"
Info (12128): Elaborating entity "ps2_keyboard" for hierarchy "ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0"
Info (12128): Elaborating entity "debounce" for hierarchy "ps2_keyboard_to_ascii:ps2_keyboard1|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:C"
Info (12128): Elaborating entity "PLL_pll_0" for hierarchy "PLL:C|PLL_pll_0:pll_0"
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "108.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "SYNC" for hierarchy "SYNC:C1"
Warning (10036): Verilog HDL or VHDL warning at sync.vhd(78): object "RGB" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at sync.vhd(98): used explicit default value for signal "SQ_XAlienMissile" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at sync.vhd(102): used explicit default value for signal "DRAW2" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at sync.vhd(102): used explicit default value for signal "DRAW3" because signal was never assigned a value
Info (10041): Inferred latch for "alienshipAddress[4][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][8]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][9]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][10]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][11]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][12]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[4][13]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[4][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[4][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[4][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][8]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][9]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][10]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][11]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][12]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[3][13]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[3][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[3][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[3][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][8]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][9]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][10]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][11]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][12]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[2][13]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[2][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[2][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[2][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][8]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][9]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][10]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][11]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][12]" at sync.vhd(156)
Info (10041): Inferred latch for "alienshipAddress[1][13]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienBx[1][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienGx[1][7]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][0]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][1]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][2]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][3]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][4]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][5]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][6]" at sync.vhd(156)
Info (10041): Inferred latch for "alienRx[1][7]" at sync.vhd(156)
Info (10041): Inferred latch for "spaceshipAddress[0]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[1]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[2]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[3]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[4]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[5]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[6]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[7]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[8]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[9]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[10]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[11]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[12]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[13]" at sync.vhd(148)
Info (10041): Inferred latch for "spaceshipAddress[14]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[0]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[1]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[2]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[3]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[4]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[5]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[6]" at sync.vhd(148)
Info (10041): Inferred latch for "Bx[7]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[0]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[1]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[2]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[3]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[4]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[5]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[6]" at sync.vhd(148)
Info (10041): Inferred latch for "Gx[7]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[0]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[1]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[2]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[3]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[4]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[5]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[6]" at sync.vhd(148)
Info (10041): Inferred latch for "Rx[7]" at sync.vhd(148)
Info (12128): Elaborating entity "spaceship" for hierarchy "SYNC:C1|spaceship:spaceship1"
Info (12128): Elaborating entity "alienship" for hierarchy "SYNC:C1|alienship:\generate_enemy:1:alienship1"
Info (12128): Elaborating entity "hex2led" for hierarchy "hex2led:hex0"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "SYNC:C1|Mod0"
Info (12130): Elaborated megafunction instantiation "SYNC:C1|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "SYNC:C1|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_uio.tdf
    Info (12023): Found entity 1: lpm_divide_uio
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 26 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL:C|PLL_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
Info (21057): Implemented 19386 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 55 output pins
    Info (21061): Implemented 19315 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 5 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings
    Info: Peak virtual memory: 5475 megabytes
    Info: Processing ended: Tue May 21 23:01:24 2024
    Info: Elapsed time: 00:01:06
    Info: Total CPU time (on all processors): 00:02:04


