# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7456 \
    name message \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message \
    op interface \
    ports { message_address0 { O 11 vector } message_ce0 { O 1 bit } message_we0 { O 1 bit } message_d0 { O 16 vector } message_address1 { O 11 vector } message_ce1 { O 1 bit } message_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7457 \
    name message4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message4 \
    op interface \
    ports { message4_address0 { O 11 vector } message4_ce0 { O 1 bit } message4_we0 { O 1 bit } message4_d0 { O 16 vector } message4_address1 { O 11 vector } message4_ce1 { O 1 bit } message4_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7458 \
    name message5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message5 \
    op interface \
    ports { message5_address0 { O 11 vector } message5_ce0 { O 1 bit } message5_we0 { O 1 bit } message5_d0 { O 16 vector } message5_address1 { O 11 vector } message5_ce1 { O 1 bit } message5_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7459 \
    name message6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message6 \
    op interface \
    ports { message6_address0 { O 11 vector } message6_ce0 { O 1 bit } message6_we0 { O 1 bit } message6_d0 { O 16 vector } message6_address1 { O 11 vector } message6_ce1 { O 1 bit } message6_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7460 \
    name message7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message7 \
    op interface \
    ports { message7_address0 { O 11 vector } message7_ce0 { O 1 bit } message7_we0 { O 1 bit } message7_d0 { O 16 vector } message7_address1 { O 11 vector } message7_ce1 { O 1 bit } message7_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7461 \
    name message8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message8 \
    op interface \
    ports { message8_address0 { O 11 vector } message8_ce0 { O 1 bit } message8_we0 { O 1 bit } message8_d0 { O 16 vector } message8_address1 { O 11 vector } message8_ce1 { O 1 bit } message8_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7462 \
    name message9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message9 \
    op interface \
    ports { message9_address0 { O 11 vector } message9_ce0 { O 1 bit } message9_we0 { O 1 bit } message9_d0 { O 16 vector } message9_address1 { O 11 vector } message9_ce1 { O 1 bit } message9_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7463 \
    name message10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message10 \
    op interface \
    ports { message10_address0 { O 11 vector } message10_ce0 { O 1 bit } message10_we0 { O 1 bit } message10_d0 { O 16 vector } message10_address1 { O 11 vector } message10_ce1 { O 1 bit } message10_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7464 \
    name message2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message2 \
    op interface \
    ports { message2_address0 { O 11 vector } message2_ce0 { O 1 bit } message2_we0 { O 1 bit } message2_d0 { O 16 vector } message2_address1 { O 11 vector } message2_ce1 { O 1 bit } message2_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7465 \
    name message211 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message211 \
    op interface \
    ports { message211_address0 { O 11 vector } message211_ce0 { O 1 bit } message211_we0 { O 1 bit } message211_d0 { O 16 vector } message211_address1 { O 11 vector } message211_ce1 { O 1 bit } message211_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message211'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7466 \
    name message212 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message212 \
    op interface \
    ports { message212_address0 { O 11 vector } message212_ce0 { O 1 bit } message212_we0 { O 1 bit } message212_d0 { O 16 vector } message212_address1 { O 11 vector } message212_ce1 { O 1 bit } message212_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message212'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7467 \
    name message213 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message213 \
    op interface \
    ports { message213_address0 { O 11 vector } message213_ce0 { O 1 bit } message213_we0 { O 1 bit } message213_d0 { O 16 vector } message213_address1 { O 11 vector } message213_ce1 { O 1 bit } message213_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message213'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7468 \
    name message214 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message214 \
    op interface \
    ports { message214_address0 { O 11 vector } message214_ce0 { O 1 bit } message214_we0 { O 1 bit } message214_d0 { O 16 vector } message214_address1 { O 11 vector } message214_ce1 { O 1 bit } message214_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message214'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7469 \
    name message215 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message215 \
    op interface \
    ports { message215_address0 { O 11 vector } message215_ce0 { O 1 bit } message215_we0 { O 1 bit } message215_d0 { O 16 vector } message215_address1 { O 11 vector } message215_ce1 { O 1 bit } message215_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message215'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7470 \
    name message216 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message216 \
    op interface \
    ports { message216_address0 { O 11 vector } message216_ce0 { O 1 bit } message216_we0 { O 1 bit } message216_d0 { O 16 vector } message216_address1 { O 11 vector } message216_ce1 { O 1 bit } message216_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message216'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7471 \
    name message217 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message217 \
    op interface \
    ports { message217_address0 { O 11 vector } message217_ce0 { O 1 bit } message217_we0 { O 1 bit } message217_d0 { O 16 vector } message217_address1 { O 11 vector } message217_ce1 { O 1 bit } message217_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message217'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7472 \
    name message3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message3 \
    op interface \
    ports { message3_address0 { O 11 vector } message3_ce0 { O 1 bit } message3_we0 { O 1 bit } message3_d0 { O 16 vector } message3_address1 { O 11 vector } message3_ce1 { O 1 bit } message3_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7473 \
    name message318 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message318 \
    op interface \
    ports { message318_address0 { O 11 vector } message318_ce0 { O 1 bit } message318_we0 { O 1 bit } message318_d0 { O 16 vector } message318_address1 { O 11 vector } message318_ce1 { O 1 bit } message318_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message318'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7474 \
    name message319 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message319 \
    op interface \
    ports { message319_address0 { O 11 vector } message319_ce0 { O 1 bit } message319_we0 { O 1 bit } message319_d0 { O 16 vector } message319_address1 { O 11 vector } message319_ce1 { O 1 bit } message319_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message319'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7475 \
    name message320 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message320 \
    op interface \
    ports { message320_address0 { O 11 vector } message320_ce0 { O 1 bit } message320_we0 { O 1 bit } message320_d0 { O 16 vector } message320_address1 { O 11 vector } message320_ce1 { O 1 bit } message320_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message320'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7476 \
    name message321 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message321 \
    op interface \
    ports { message321_address0 { O 11 vector } message321_ce0 { O 1 bit } message321_we0 { O 1 bit } message321_d0 { O 16 vector } message321_address1 { O 11 vector } message321_ce1 { O 1 bit } message321_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message321'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7477 \
    name message322 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message322 \
    op interface \
    ports { message322_address0 { O 11 vector } message322_ce0 { O 1 bit } message322_we0 { O 1 bit } message322_d0 { O 16 vector } message322_address1 { O 11 vector } message322_ce1 { O 1 bit } message322_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message322'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7478 \
    name message323 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message323 \
    op interface \
    ports { message323_address0 { O 11 vector } message323_ce0 { O 1 bit } message323_we0 { O 1 bit } message323_d0 { O 16 vector } message323_address1 { O 11 vector } message323_ce1 { O 1 bit } message323_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message323'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7479 \
    name message324 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message324 \
    op interface \
    ports { message324_address0 { O 11 vector } message324_ce0 { O 1 bit } message324_we0 { O 1 bit } message324_d0 { O 16 vector } message324_address1 { O 11 vector } message324_ce1 { O 1 bit } message324_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message324'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7480 \
    name message425 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message425 \
    op interface \
    ports { message425_address0 { O 11 vector } message425_ce0 { O 1 bit } message425_we0 { O 1 bit } message425_d0 { O 16 vector } message425_address1 { O 11 vector } message425_ce1 { O 1 bit } message425_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message425'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7481 \
    name message426 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message426 \
    op interface \
    ports { message426_address0 { O 11 vector } message426_ce0 { O 1 bit } message426_we0 { O 1 bit } message426_d0 { O 16 vector } message426_address1 { O 11 vector } message426_ce1 { O 1 bit } message426_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message426'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7482 \
    name message427 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message427 \
    op interface \
    ports { message427_address0 { O 11 vector } message427_ce0 { O 1 bit } message427_we0 { O 1 bit } message427_d0 { O 16 vector } message427_address1 { O 11 vector } message427_ce1 { O 1 bit } message427_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message427'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7483 \
    name message428 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message428 \
    op interface \
    ports { message428_address0 { O 11 vector } message428_ce0 { O 1 bit } message428_we0 { O 1 bit } message428_d0 { O 16 vector } message428_address1 { O 11 vector } message428_ce1 { O 1 bit } message428_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message428'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7484 \
    name message429 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message429 \
    op interface \
    ports { message429_address0 { O 11 vector } message429_ce0 { O 1 bit } message429_we0 { O 1 bit } message429_d0 { O 16 vector } message429_address1 { O 11 vector } message429_ce1 { O 1 bit } message429_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message429'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7485 \
    name message430 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message430 \
    op interface \
    ports { message430_address0 { O 11 vector } message430_ce0 { O 1 bit } message430_we0 { O 1 bit } message430_d0 { O 16 vector } message430_address1 { O 11 vector } message430_ce1 { O 1 bit } message430_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message430'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7486 \
    name message431 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message431 \
    op interface \
    ports { message431_address0 { O 11 vector } message431_ce0 { O 1 bit } message431_we0 { O 1 bit } message431_d0 { O 16 vector } message431_address1 { O 11 vector } message431_ce1 { O 1 bit } message431_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message431'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7487 \
    name message432 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename message432 \
    op interface \
    ports { message432_address0 { O 11 vector } message432_ce0 { O 1 bit } message432_we0 { O 1 bit } message432_d0 { O 16 vector } message432_address1 { O 11 vector } message432_ce1 { O 1 bit } message432_q1 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'message432'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7593 \
    name pes_per_node \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename pes_per_node \
    op interface \
    ports { pes_per_node_address0 { O 8 vector } pes_per_node_ce0 { O 1 bit } pes_per_node_q0 { I 8 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'pes_per_node'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7595 \
    name edge_embedding_weights_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_0 \
    op interface \
    ports { edge_embedding_weights_V_0_0_address0 { O 10 vector } edge_embedding_weights_V_0_0_ce0 { O 1 bit } edge_embedding_weights_V_0_0_q0 { I 16 vector } edge_embedding_weights_V_0_0_address1 { O 10 vector } edge_embedding_weights_V_0_0_ce1 { O 1 bit } edge_embedding_weights_V_0_0_q1 { I 16 vector } edge_embedding_weights_V_0_0_address2 { O 10 vector } edge_embedding_weights_V_0_0_ce2 { O 1 bit } edge_embedding_weights_V_0_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7596 \
    name edge_embedding_weights_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_1 \
    op interface \
    ports { edge_embedding_weights_V_0_1_address0 { O 10 vector } edge_embedding_weights_V_0_1_ce0 { O 1 bit } edge_embedding_weights_V_0_1_q0 { I 16 vector } edge_embedding_weights_V_0_1_address1 { O 10 vector } edge_embedding_weights_V_0_1_ce1 { O 1 bit } edge_embedding_weights_V_0_1_q1 { I 16 vector } edge_embedding_weights_V_0_1_address2 { O 10 vector } edge_embedding_weights_V_0_1_ce2 { O 1 bit } edge_embedding_weights_V_0_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7597 \
    name edge_embedding_weights_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_2 \
    op interface \
    ports { edge_embedding_weights_V_0_2_address0 { O 10 vector } edge_embedding_weights_V_0_2_ce0 { O 1 bit } edge_embedding_weights_V_0_2_q0 { I 16 vector } edge_embedding_weights_V_0_2_address1 { O 10 vector } edge_embedding_weights_V_0_2_ce1 { O 1 bit } edge_embedding_weights_V_0_2_q1 { I 16 vector } edge_embedding_weights_V_0_2_address2 { O 10 vector } edge_embedding_weights_V_0_2_ce2 { O 1 bit } edge_embedding_weights_V_0_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7598 \
    name edge_embedding_weights_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_3 \
    op interface \
    ports { edge_embedding_weights_V_0_3_address0 { O 10 vector } edge_embedding_weights_V_0_3_ce0 { O 1 bit } edge_embedding_weights_V_0_3_q0 { I 16 vector } edge_embedding_weights_V_0_3_address1 { O 10 vector } edge_embedding_weights_V_0_3_ce1 { O 1 bit } edge_embedding_weights_V_0_3_q1 { I 16 vector } edge_embedding_weights_V_0_3_address2 { O 10 vector } edge_embedding_weights_V_0_3_ce2 { O 1 bit } edge_embedding_weights_V_0_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7599 \
    name neighbor_tables_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_0 \
    op interface \
    ports { neighbor_tables_1_0_address0 { O 9 vector } neighbor_tables_1_0_ce0 { O 1 bit } neighbor_tables_1_0_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7600 \
    name edge_attrs_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_0 \
    op interface \
    ports { edge_attrs_1_0_address0 { O 9 vector } edge_attrs_1_0_ce0 { O 1 bit } edge_attrs_1_0_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7601 \
    name degree_tables_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_0 \
    op interface \
    ports { degree_tables_1_0_address0 { O 9 vector } degree_tables_1_0_ce0 { O 1 bit } degree_tables_1_0_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7602 \
    name edge_embedding_weights_V_0_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_4 \
    op interface \
    ports { edge_embedding_weights_V_0_4_address0 { O 10 vector } edge_embedding_weights_V_0_4_ce0 { O 1 bit } edge_embedding_weights_V_0_4_q0 { I 16 vector } edge_embedding_weights_V_0_4_address1 { O 10 vector } edge_embedding_weights_V_0_4_ce1 { O 1 bit } edge_embedding_weights_V_0_4_q1 { I 16 vector } edge_embedding_weights_V_0_4_address2 { O 10 vector } edge_embedding_weights_V_0_4_ce2 { O 1 bit } edge_embedding_weights_V_0_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7603 \
    name edge_embedding_weights_V_0_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_5 \
    op interface \
    ports { edge_embedding_weights_V_0_5_address0 { O 10 vector } edge_embedding_weights_V_0_5_ce0 { O 1 bit } edge_embedding_weights_V_0_5_q0 { I 16 vector } edge_embedding_weights_V_0_5_address1 { O 10 vector } edge_embedding_weights_V_0_5_ce1 { O 1 bit } edge_embedding_weights_V_0_5_q1 { I 16 vector } edge_embedding_weights_V_0_5_address2 { O 10 vector } edge_embedding_weights_V_0_5_ce2 { O 1 bit } edge_embedding_weights_V_0_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7604 \
    name edge_embedding_weights_V_0_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_6 \
    op interface \
    ports { edge_embedding_weights_V_0_6_address0 { O 10 vector } edge_embedding_weights_V_0_6_ce0 { O 1 bit } edge_embedding_weights_V_0_6_q0 { I 16 vector } edge_embedding_weights_V_0_6_address1 { O 10 vector } edge_embedding_weights_V_0_6_ce1 { O 1 bit } edge_embedding_weights_V_0_6_q1 { I 16 vector } edge_embedding_weights_V_0_6_address2 { O 10 vector } edge_embedding_weights_V_0_6_ce2 { O 1 bit } edge_embedding_weights_V_0_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7605 \
    name edge_embedding_weights_V_0_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_0_7 \
    op interface \
    ports { edge_embedding_weights_V_0_7_address0 { O 10 vector } edge_embedding_weights_V_0_7_ce0 { O 1 bit } edge_embedding_weights_V_0_7_q0 { I 16 vector } edge_embedding_weights_V_0_7_address1 { O 10 vector } edge_embedding_weights_V_0_7_ce1 { O 1 bit } edge_embedding_weights_V_0_7_q1 { I 16 vector } edge_embedding_weights_V_0_7_address2 { O 10 vector } edge_embedding_weights_V_0_7_ce2 { O 1 bit } edge_embedding_weights_V_0_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7607 \
    name edge_embedding_weights_V_1_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_0 \
    op interface \
    ports { edge_embedding_weights_V_1_0_address0 { O 10 vector } edge_embedding_weights_V_1_0_ce0 { O 1 bit } edge_embedding_weights_V_1_0_q0 { I 16 vector } edge_embedding_weights_V_1_0_address1 { O 10 vector } edge_embedding_weights_V_1_0_ce1 { O 1 bit } edge_embedding_weights_V_1_0_q1 { I 16 vector } edge_embedding_weights_V_1_0_address2 { O 10 vector } edge_embedding_weights_V_1_0_ce2 { O 1 bit } edge_embedding_weights_V_1_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7608 \
    name edge_embedding_weights_V_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_1 \
    op interface \
    ports { edge_embedding_weights_V_1_1_address0 { O 10 vector } edge_embedding_weights_V_1_1_ce0 { O 1 bit } edge_embedding_weights_V_1_1_q0 { I 16 vector } edge_embedding_weights_V_1_1_address1 { O 10 vector } edge_embedding_weights_V_1_1_ce1 { O 1 bit } edge_embedding_weights_V_1_1_q1 { I 16 vector } edge_embedding_weights_V_1_1_address2 { O 10 vector } edge_embedding_weights_V_1_1_ce2 { O 1 bit } edge_embedding_weights_V_1_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7609 \
    name edge_embedding_weights_V_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_2 \
    op interface \
    ports { edge_embedding_weights_V_1_2_address0 { O 10 vector } edge_embedding_weights_V_1_2_ce0 { O 1 bit } edge_embedding_weights_V_1_2_q0 { I 16 vector } edge_embedding_weights_V_1_2_address1 { O 10 vector } edge_embedding_weights_V_1_2_ce1 { O 1 bit } edge_embedding_weights_V_1_2_q1 { I 16 vector } edge_embedding_weights_V_1_2_address2 { O 10 vector } edge_embedding_weights_V_1_2_ce2 { O 1 bit } edge_embedding_weights_V_1_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7610 \
    name edge_embedding_weights_V_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_3 \
    op interface \
    ports { edge_embedding_weights_V_1_3_address0 { O 10 vector } edge_embedding_weights_V_1_3_ce0 { O 1 bit } edge_embedding_weights_V_1_3_q0 { I 16 vector } edge_embedding_weights_V_1_3_address1 { O 10 vector } edge_embedding_weights_V_1_3_ce1 { O 1 bit } edge_embedding_weights_V_1_3_q1 { I 16 vector } edge_embedding_weights_V_1_3_address2 { O 10 vector } edge_embedding_weights_V_1_3_ce2 { O 1 bit } edge_embedding_weights_V_1_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7611 \
    name neighbor_tables_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_1 \
    op interface \
    ports { neighbor_tables_1_1_address0 { O 9 vector } neighbor_tables_1_1_ce0 { O 1 bit } neighbor_tables_1_1_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7612 \
    name edge_attrs_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_1 \
    op interface \
    ports { edge_attrs_1_1_address0 { O 9 vector } edge_attrs_1_1_ce0 { O 1 bit } edge_attrs_1_1_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7613 \
    name degree_tables_1_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_1 \
    op interface \
    ports { degree_tables_1_1_address0 { O 9 vector } degree_tables_1_1_ce0 { O 1 bit } degree_tables_1_1_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7614 \
    name edge_embedding_weights_V_1_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_4 \
    op interface \
    ports { edge_embedding_weights_V_1_4_address0 { O 10 vector } edge_embedding_weights_V_1_4_ce0 { O 1 bit } edge_embedding_weights_V_1_4_q0 { I 16 vector } edge_embedding_weights_V_1_4_address1 { O 10 vector } edge_embedding_weights_V_1_4_ce1 { O 1 bit } edge_embedding_weights_V_1_4_q1 { I 16 vector } edge_embedding_weights_V_1_4_address2 { O 10 vector } edge_embedding_weights_V_1_4_ce2 { O 1 bit } edge_embedding_weights_V_1_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7615 \
    name edge_embedding_weights_V_1_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_5 \
    op interface \
    ports { edge_embedding_weights_V_1_5_address0 { O 10 vector } edge_embedding_weights_V_1_5_ce0 { O 1 bit } edge_embedding_weights_V_1_5_q0 { I 16 vector } edge_embedding_weights_V_1_5_address1 { O 10 vector } edge_embedding_weights_V_1_5_ce1 { O 1 bit } edge_embedding_weights_V_1_5_q1 { I 16 vector } edge_embedding_weights_V_1_5_address2 { O 10 vector } edge_embedding_weights_V_1_5_ce2 { O 1 bit } edge_embedding_weights_V_1_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7616 \
    name edge_embedding_weights_V_1_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_6 \
    op interface \
    ports { edge_embedding_weights_V_1_6_address0 { O 10 vector } edge_embedding_weights_V_1_6_ce0 { O 1 bit } edge_embedding_weights_V_1_6_q0 { I 16 vector } edge_embedding_weights_V_1_6_address1 { O 10 vector } edge_embedding_weights_V_1_6_ce1 { O 1 bit } edge_embedding_weights_V_1_6_q1 { I 16 vector } edge_embedding_weights_V_1_6_address2 { O 10 vector } edge_embedding_weights_V_1_6_ce2 { O 1 bit } edge_embedding_weights_V_1_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7617 \
    name edge_embedding_weights_V_1_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_1_7 \
    op interface \
    ports { edge_embedding_weights_V_1_7_address0 { O 10 vector } edge_embedding_weights_V_1_7_ce0 { O 1 bit } edge_embedding_weights_V_1_7_q0 { I 16 vector } edge_embedding_weights_V_1_7_address1 { O 10 vector } edge_embedding_weights_V_1_7_ce1 { O 1 bit } edge_embedding_weights_V_1_7_q1 { I 16 vector } edge_embedding_weights_V_1_7_address2 { O 10 vector } edge_embedding_weights_V_1_7_ce2 { O 1 bit } edge_embedding_weights_V_1_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7619 \
    name edge_embedding_weights_V_2_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_0 \
    op interface \
    ports { edge_embedding_weights_V_2_0_address0 { O 10 vector } edge_embedding_weights_V_2_0_ce0 { O 1 bit } edge_embedding_weights_V_2_0_q0 { I 16 vector } edge_embedding_weights_V_2_0_address1 { O 10 vector } edge_embedding_weights_V_2_0_ce1 { O 1 bit } edge_embedding_weights_V_2_0_q1 { I 16 vector } edge_embedding_weights_V_2_0_address2 { O 10 vector } edge_embedding_weights_V_2_0_ce2 { O 1 bit } edge_embedding_weights_V_2_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7620 \
    name edge_embedding_weights_V_2_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_1 \
    op interface \
    ports { edge_embedding_weights_V_2_1_address0 { O 10 vector } edge_embedding_weights_V_2_1_ce0 { O 1 bit } edge_embedding_weights_V_2_1_q0 { I 16 vector } edge_embedding_weights_V_2_1_address1 { O 10 vector } edge_embedding_weights_V_2_1_ce1 { O 1 bit } edge_embedding_weights_V_2_1_q1 { I 16 vector } edge_embedding_weights_V_2_1_address2 { O 10 vector } edge_embedding_weights_V_2_1_ce2 { O 1 bit } edge_embedding_weights_V_2_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7621 \
    name edge_embedding_weights_V_2_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_2 \
    op interface \
    ports { edge_embedding_weights_V_2_2_address0 { O 10 vector } edge_embedding_weights_V_2_2_ce0 { O 1 bit } edge_embedding_weights_V_2_2_q0 { I 16 vector } edge_embedding_weights_V_2_2_address1 { O 10 vector } edge_embedding_weights_V_2_2_ce1 { O 1 bit } edge_embedding_weights_V_2_2_q1 { I 16 vector } edge_embedding_weights_V_2_2_address2 { O 10 vector } edge_embedding_weights_V_2_2_ce2 { O 1 bit } edge_embedding_weights_V_2_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7622 \
    name edge_embedding_weights_V_2_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_3 \
    op interface \
    ports { edge_embedding_weights_V_2_3_address0 { O 10 vector } edge_embedding_weights_V_2_3_ce0 { O 1 bit } edge_embedding_weights_V_2_3_q0 { I 16 vector } edge_embedding_weights_V_2_3_address1 { O 10 vector } edge_embedding_weights_V_2_3_ce1 { O 1 bit } edge_embedding_weights_V_2_3_q1 { I 16 vector } edge_embedding_weights_V_2_3_address2 { O 10 vector } edge_embedding_weights_V_2_3_ce2 { O 1 bit } edge_embedding_weights_V_2_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7623 \
    name neighbor_tables_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_2 \
    op interface \
    ports { neighbor_tables_1_2_address0 { O 9 vector } neighbor_tables_1_2_ce0 { O 1 bit } neighbor_tables_1_2_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7624 \
    name edge_attrs_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_2 \
    op interface \
    ports { edge_attrs_1_2_address0 { O 9 vector } edge_attrs_1_2_ce0 { O 1 bit } edge_attrs_1_2_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7625 \
    name degree_tables_1_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_2 \
    op interface \
    ports { degree_tables_1_2_address0 { O 9 vector } degree_tables_1_2_ce0 { O 1 bit } degree_tables_1_2_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7626 \
    name edge_embedding_weights_V_2_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_4 \
    op interface \
    ports { edge_embedding_weights_V_2_4_address0 { O 10 vector } edge_embedding_weights_V_2_4_ce0 { O 1 bit } edge_embedding_weights_V_2_4_q0 { I 16 vector } edge_embedding_weights_V_2_4_address1 { O 10 vector } edge_embedding_weights_V_2_4_ce1 { O 1 bit } edge_embedding_weights_V_2_4_q1 { I 16 vector } edge_embedding_weights_V_2_4_address2 { O 10 vector } edge_embedding_weights_V_2_4_ce2 { O 1 bit } edge_embedding_weights_V_2_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7627 \
    name edge_embedding_weights_V_2_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_5 \
    op interface \
    ports { edge_embedding_weights_V_2_5_address0 { O 10 vector } edge_embedding_weights_V_2_5_ce0 { O 1 bit } edge_embedding_weights_V_2_5_q0 { I 16 vector } edge_embedding_weights_V_2_5_address1 { O 10 vector } edge_embedding_weights_V_2_5_ce1 { O 1 bit } edge_embedding_weights_V_2_5_q1 { I 16 vector } edge_embedding_weights_V_2_5_address2 { O 10 vector } edge_embedding_weights_V_2_5_ce2 { O 1 bit } edge_embedding_weights_V_2_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7628 \
    name edge_embedding_weights_V_2_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_6 \
    op interface \
    ports { edge_embedding_weights_V_2_6_address0 { O 10 vector } edge_embedding_weights_V_2_6_ce0 { O 1 bit } edge_embedding_weights_V_2_6_q0 { I 16 vector } edge_embedding_weights_V_2_6_address1 { O 10 vector } edge_embedding_weights_V_2_6_ce1 { O 1 bit } edge_embedding_weights_V_2_6_q1 { I 16 vector } edge_embedding_weights_V_2_6_address2 { O 10 vector } edge_embedding_weights_V_2_6_ce2 { O 1 bit } edge_embedding_weights_V_2_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7629 \
    name edge_embedding_weights_V_2_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_2_7 \
    op interface \
    ports { edge_embedding_weights_V_2_7_address0 { O 10 vector } edge_embedding_weights_V_2_7_ce0 { O 1 bit } edge_embedding_weights_V_2_7_q0 { I 16 vector } edge_embedding_weights_V_2_7_address1 { O 10 vector } edge_embedding_weights_V_2_7_ce1 { O 1 bit } edge_embedding_weights_V_2_7_q1 { I 16 vector } edge_embedding_weights_V_2_7_address2 { O 10 vector } edge_embedding_weights_V_2_7_ce2 { O 1 bit } edge_embedding_weights_V_2_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7631 \
    name edge_embedding_weights_V_3_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_0 \
    op interface \
    ports { edge_embedding_weights_V_3_0_address0 { O 10 vector } edge_embedding_weights_V_3_0_ce0 { O 1 bit } edge_embedding_weights_V_3_0_q0 { I 16 vector } edge_embedding_weights_V_3_0_address1 { O 10 vector } edge_embedding_weights_V_3_0_ce1 { O 1 bit } edge_embedding_weights_V_3_0_q1 { I 16 vector } edge_embedding_weights_V_3_0_address2 { O 10 vector } edge_embedding_weights_V_3_0_ce2 { O 1 bit } edge_embedding_weights_V_3_0_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7632 \
    name edge_embedding_weights_V_3_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_1 \
    op interface \
    ports { edge_embedding_weights_V_3_1_address0 { O 10 vector } edge_embedding_weights_V_3_1_ce0 { O 1 bit } edge_embedding_weights_V_3_1_q0 { I 16 vector } edge_embedding_weights_V_3_1_address1 { O 10 vector } edge_embedding_weights_V_3_1_ce1 { O 1 bit } edge_embedding_weights_V_3_1_q1 { I 16 vector } edge_embedding_weights_V_3_1_address2 { O 10 vector } edge_embedding_weights_V_3_1_ce2 { O 1 bit } edge_embedding_weights_V_3_1_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7633 \
    name edge_embedding_weights_V_3_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_2 \
    op interface \
    ports { edge_embedding_weights_V_3_2_address0 { O 10 vector } edge_embedding_weights_V_3_2_ce0 { O 1 bit } edge_embedding_weights_V_3_2_q0 { I 16 vector } edge_embedding_weights_V_3_2_address1 { O 10 vector } edge_embedding_weights_V_3_2_ce1 { O 1 bit } edge_embedding_weights_V_3_2_q1 { I 16 vector } edge_embedding_weights_V_3_2_address2 { O 10 vector } edge_embedding_weights_V_3_2_ce2 { O 1 bit } edge_embedding_weights_V_3_2_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7634 \
    name edge_embedding_weights_V_3_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_3 \
    op interface \
    ports { edge_embedding_weights_V_3_3_address0 { O 10 vector } edge_embedding_weights_V_3_3_ce0 { O 1 bit } edge_embedding_weights_V_3_3_q0 { I 16 vector } edge_embedding_weights_V_3_3_address1 { O 10 vector } edge_embedding_weights_V_3_3_ce1 { O 1 bit } edge_embedding_weights_V_3_3_q1 { I 16 vector } edge_embedding_weights_V_3_3_address2 { O 10 vector } edge_embedding_weights_V_3_3_ce2 { O 1 bit } edge_embedding_weights_V_3_3_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7635 \
    name neighbor_tables_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename neighbor_tables_1_3 \
    op interface \
    ports { neighbor_tables_1_3_address0 { O 9 vector } neighbor_tables_1_3_ce0 { O 1 bit } neighbor_tables_1_3_q0 { I 7 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'neighbor_tables_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7636 \
    name edge_attrs_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_attrs_1_3 \
    op interface \
    ports { edge_attrs_1_3_address0 { O 9 vector } edge_attrs_1_3_ce0 { O 1 bit } edge_attrs_1_3_q0 { I 71 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_attrs_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7637 \
    name degree_tables_1_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename degree_tables_1_3 \
    op interface \
    ports { degree_tables_1_3_address0 { O 9 vector } degree_tables_1_3_ce0 { O 1 bit } degree_tables_1_3_q0 { I 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'degree_tables_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7638 \
    name edge_embedding_weights_V_3_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_4 \
    op interface \
    ports { edge_embedding_weights_V_3_4_address0 { O 10 vector } edge_embedding_weights_V_3_4_ce0 { O 1 bit } edge_embedding_weights_V_3_4_q0 { I 16 vector } edge_embedding_weights_V_3_4_address1 { O 10 vector } edge_embedding_weights_V_3_4_ce1 { O 1 bit } edge_embedding_weights_V_3_4_q1 { I 16 vector } edge_embedding_weights_V_3_4_address2 { O 10 vector } edge_embedding_weights_V_3_4_ce2 { O 1 bit } edge_embedding_weights_V_3_4_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7639 \
    name edge_embedding_weights_V_3_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_5 \
    op interface \
    ports { edge_embedding_weights_V_3_5_address0 { O 10 vector } edge_embedding_weights_V_3_5_ce0 { O 1 bit } edge_embedding_weights_V_3_5_q0 { I 16 vector } edge_embedding_weights_V_3_5_address1 { O 10 vector } edge_embedding_weights_V_3_5_ce1 { O 1 bit } edge_embedding_weights_V_3_5_q1 { I 16 vector } edge_embedding_weights_V_3_5_address2 { O 10 vector } edge_embedding_weights_V_3_5_ce2 { O 1 bit } edge_embedding_weights_V_3_5_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7640 \
    name edge_embedding_weights_V_3_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_6 \
    op interface \
    ports { edge_embedding_weights_V_3_6_address0 { O 10 vector } edge_embedding_weights_V_3_6_ce0 { O 1 bit } edge_embedding_weights_V_3_6_q0 { I 16 vector } edge_embedding_weights_V_3_6_address1 { O 10 vector } edge_embedding_weights_V_3_6_ce1 { O 1 bit } edge_embedding_weights_V_3_6_q1 { I 16 vector } edge_embedding_weights_V_3_6_address2 { O 10 vector } edge_embedding_weights_V_3_6_ce2 { O 1 bit } edge_embedding_weights_V_3_6_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7641 \
    name edge_embedding_weights_V_3_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename edge_embedding_weights_V_3_7 \
    op interface \
    ports { edge_embedding_weights_V_3_7_address0 { O 10 vector } edge_embedding_weights_V_3_7_ce0 { O 1 bit } edge_embedding_weights_V_3_7_q0 { I 16 vector } edge_embedding_weights_V_3_7_address1 { O 10 vector } edge_embedding_weights_V_3_7_ce1 { O 1 bit } edge_embedding_weights_V_3_7_q1 { I 16 vector } edge_embedding_weights_V_3_7_address2 { O 10 vector } edge_embedding_weights_V_3_7_ce2 { O 1 bit } edge_embedding_weights_V_3_7_q2 { I 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'edge_embedding_weights_V_3_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7452 \
    name embeddings_0_0_0_0_0 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_0 \
    op interface \
    ports { embeddings_0_0_0_0_0_dout { I 16 vector } embeddings_0_0_0_0_0_empty_n { I 1 bit } embeddings_0_0_0_0_0_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7453 \
    name embeddings_0_0_0_0_01 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_01 \
    op interface \
    ports { embeddings_0_0_0_0_01_dout { I 16 vector } embeddings_0_0_0_0_01_empty_n { I 1 bit } embeddings_0_0_0_0_01_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7454 \
    name embeddings_0_0_0_0_012 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_012 \
    op interface \
    ports { embeddings_0_0_0_0_012_dout { I 16 vector } embeddings_0_0_0_0_012_empty_n { I 1 bit } embeddings_0_0_0_0_012_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7455 \
    name embeddings_0_0_0_0_013 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_embeddings_0_0_0_0_013 \
    op interface \
    ports { embeddings_0_0_0_0_013_dout { I 16 vector } embeddings_0_0_0_0_013_empty_n { I 1 bit } embeddings_0_0_0_0_013_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7488 \
    name mem \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_mem \
    op interface \
    ports { m_axi_mem_AWVALID { O 1 bit } m_axi_mem_AWREADY { I 1 bit } m_axi_mem_AWADDR { O 64 vector } m_axi_mem_AWID { O 1 vector } m_axi_mem_AWLEN { O 32 vector } m_axi_mem_AWSIZE { O 3 vector } m_axi_mem_AWBURST { O 2 vector } m_axi_mem_AWLOCK { O 2 vector } m_axi_mem_AWCACHE { O 4 vector } m_axi_mem_AWPROT { O 3 vector } m_axi_mem_AWQOS { O 4 vector } m_axi_mem_AWREGION { O 4 vector } m_axi_mem_AWUSER { O 1 vector } m_axi_mem_WVALID { O 1 bit } m_axi_mem_WREADY { I 1 bit } m_axi_mem_WDATA { O 1024 vector } m_axi_mem_WSTRB { O 128 vector } m_axi_mem_WLAST { O 1 bit } m_axi_mem_WID { O 1 vector } m_axi_mem_WUSER { O 1 vector } m_axi_mem_ARVALID { O 1 bit } m_axi_mem_ARREADY { I 1 bit } m_axi_mem_ARADDR { O 64 vector } m_axi_mem_ARID { O 1 vector } m_axi_mem_ARLEN { O 32 vector } m_axi_mem_ARSIZE { O 3 vector } m_axi_mem_ARBURST { O 2 vector } m_axi_mem_ARLOCK { O 2 vector } m_axi_mem_ARCACHE { O 4 vector } m_axi_mem_ARPROT { O 3 vector } m_axi_mem_ARQOS { O 4 vector } m_axi_mem_ARREGION { O 4 vector } m_axi_mem_ARUSER { O 1 vector } m_axi_mem_RVALID { I 1 bit } m_axi_mem_RREADY { O 1 bit } m_axi_mem_RDATA { I 1024 vector } m_axi_mem_RLAST { I 1 bit } m_axi_mem_RID { I 1 vector } m_axi_mem_RUSER { I 1 vector } m_axi_mem_RRESP { I 2 vector } m_axi_mem_BVALID { I 1 bit } m_axi_mem_BREADY { O 1 bit } m_axi_mem_BRESP { I 2 vector } m_axi_mem_BID { I 1 vector } m_axi_mem_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7489 \
    name result \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_result \
    op interface \
    ports { result_dout { I 64 vector } result_empty_n { I 1 bit } result_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7490 \
    name layer_num \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer_num \
    op interface \
    ports { layer_num_dout { I 3 vector } layer_num_empty_n { I 1 bit } layer_num_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7491 \
    name num_of_nodes \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_nodes \
    op interface \
    ports { num_of_nodes_dout { I 32 vector } num_of_nodes_empty_n { I 1 bit } num_of_nodes_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7492 \
    name graph_pred_bias_V_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_bias_V_0 \
    op interface \
    ports { graph_pred_bias_V_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7493 \
    name graph_pred_weights_V_0_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_0 \
    op interface \
    ports { graph_pred_weights_V_0_0 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7494 \
    name graph_pred_weights_V_0_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_1 \
    op interface \
    ports { graph_pred_weights_V_0_1 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7495 \
    name graph_pred_weights_V_0_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_2 \
    op interface \
    ports { graph_pred_weights_V_0_2 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7496 \
    name graph_pred_weights_V_0_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_3 \
    op interface \
    ports { graph_pred_weights_V_0_3 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7497 \
    name graph_pred_weights_V_0_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_4 \
    op interface \
    ports { graph_pred_weights_V_0_4 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7498 \
    name graph_pred_weights_V_0_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_5 \
    op interface \
    ports { graph_pred_weights_V_0_5 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7499 \
    name graph_pred_weights_V_0_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_6 \
    op interface \
    ports { graph_pred_weights_V_0_6 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7500 \
    name graph_pred_weights_V_0_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_7 \
    op interface \
    ports { graph_pred_weights_V_0_7 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7501 \
    name graph_pred_weights_V_0_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_8 \
    op interface \
    ports { graph_pred_weights_V_0_8 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7502 \
    name graph_pred_weights_V_0_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_9 \
    op interface \
    ports { graph_pred_weights_V_0_9 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7503 \
    name graph_pred_weights_V_0_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_10 \
    op interface \
    ports { graph_pred_weights_V_0_10 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7504 \
    name graph_pred_weights_V_0_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_11 \
    op interface \
    ports { graph_pred_weights_V_0_11 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7505 \
    name graph_pred_weights_V_0_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_12 \
    op interface \
    ports { graph_pred_weights_V_0_12 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7506 \
    name graph_pred_weights_V_0_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_13 \
    op interface \
    ports { graph_pred_weights_V_0_13 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7507 \
    name graph_pred_weights_V_0_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_14 \
    op interface \
    ports { graph_pred_weights_V_0_14 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7508 \
    name graph_pred_weights_V_0_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_15 \
    op interface \
    ports { graph_pred_weights_V_0_15 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7509 \
    name graph_pred_weights_V_0_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_16 \
    op interface \
    ports { graph_pred_weights_V_0_16 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7510 \
    name graph_pred_weights_V_0_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_17 \
    op interface \
    ports { graph_pred_weights_V_0_17 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7511 \
    name graph_pred_weights_V_0_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_18 \
    op interface \
    ports { graph_pred_weights_V_0_18 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7512 \
    name graph_pred_weights_V_0_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_19 \
    op interface \
    ports { graph_pred_weights_V_0_19 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7513 \
    name graph_pred_weights_V_0_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_20 \
    op interface \
    ports { graph_pred_weights_V_0_20 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7514 \
    name graph_pred_weights_V_0_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_21 \
    op interface \
    ports { graph_pred_weights_V_0_21 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7515 \
    name graph_pred_weights_V_0_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_22 \
    op interface \
    ports { graph_pred_weights_V_0_22 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7516 \
    name graph_pred_weights_V_0_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_23 \
    op interface \
    ports { graph_pred_weights_V_0_23 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7517 \
    name graph_pred_weights_V_0_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_24 \
    op interface \
    ports { graph_pred_weights_V_0_24 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7518 \
    name graph_pred_weights_V_0_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_25 \
    op interface \
    ports { graph_pred_weights_V_0_25 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7519 \
    name graph_pred_weights_V_0_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_26 \
    op interface \
    ports { graph_pred_weights_V_0_26 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7520 \
    name graph_pred_weights_V_0_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_27 \
    op interface \
    ports { graph_pred_weights_V_0_27 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7521 \
    name graph_pred_weights_V_0_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_28 \
    op interface \
    ports { graph_pred_weights_V_0_28 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7522 \
    name graph_pred_weights_V_0_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_29 \
    op interface \
    ports { graph_pred_weights_V_0_29 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7523 \
    name graph_pred_weights_V_0_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_30 \
    op interface \
    ports { graph_pred_weights_V_0_30 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7524 \
    name graph_pred_weights_V_0_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_31 \
    op interface \
    ports { graph_pred_weights_V_0_31 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7525 \
    name graph_pred_weights_V_0_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_32 \
    op interface \
    ports { graph_pred_weights_V_0_32 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7526 \
    name graph_pred_weights_V_0_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_33 \
    op interface \
    ports { graph_pred_weights_V_0_33 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7527 \
    name graph_pred_weights_V_0_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_34 \
    op interface \
    ports { graph_pred_weights_V_0_34 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7528 \
    name graph_pred_weights_V_0_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_35 \
    op interface \
    ports { graph_pred_weights_V_0_35 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7529 \
    name graph_pred_weights_V_0_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_36 \
    op interface \
    ports { graph_pred_weights_V_0_36 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7530 \
    name graph_pred_weights_V_0_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_37 \
    op interface \
    ports { graph_pred_weights_V_0_37 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7531 \
    name graph_pred_weights_V_0_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_38 \
    op interface \
    ports { graph_pred_weights_V_0_38 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7532 \
    name graph_pred_weights_V_0_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_39 \
    op interface \
    ports { graph_pred_weights_V_0_39 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7533 \
    name graph_pred_weights_V_0_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_40 \
    op interface \
    ports { graph_pred_weights_V_0_40 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7534 \
    name graph_pred_weights_V_0_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_41 \
    op interface \
    ports { graph_pred_weights_V_0_41 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7535 \
    name graph_pred_weights_V_0_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_42 \
    op interface \
    ports { graph_pred_weights_V_0_42 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7536 \
    name graph_pred_weights_V_0_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_43 \
    op interface \
    ports { graph_pred_weights_V_0_43 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7537 \
    name graph_pred_weights_V_0_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_44 \
    op interface \
    ports { graph_pred_weights_V_0_44 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7538 \
    name graph_pred_weights_V_0_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_45 \
    op interface \
    ports { graph_pred_weights_V_0_45 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7539 \
    name graph_pred_weights_V_0_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_46 \
    op interface \
    ports { graph_pred_weights_V_0_46 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7540 \
    name graph_pred_weights_V_0_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_47 \
    op interface \
    ports { graph_pred_weights_V_0_47 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7541 \
    name graph_pred_weights_V_0_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_48 \
    op interface \
    ports { graph_pred_weights_V_0_48 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7542 \
    name graph_pred_weights_V_0_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_49 \
    op interface \
    ports { graph_pred_weights_V_0_49 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7543 \
    name graph_pred_weights_V_0_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_50 \
    op interface \
    ports { graph_pred_weights_V_0_50 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7544 \
    name graph_pred_weights_V_0_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_51 \
    op interface \
    ports { graph_pred_weights_V_0_51 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7545 \
    name graph_pred_weights_V_0_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_52 \
    op interface \
    ports { graph_pred_weights_V_0_52 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7546 \
    name graph_pred_weights_V_0_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_53 \
    op interface \
    ports { graph_pred_weights_V_0_53 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7547 \
    name graph_pred_weights_V_0_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_54 \
    op interface \
    ports { graph_pred_weights_V_0_54 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7548 \
    name graph_pred_weights_V_0_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_55 \
    op interface \
    ports { graph_pred_weights_V_0_55 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7549 \
    name graph_pred_weights_V_0_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_56 \
    op interface \
    ports { graph_pred_weights_V_0_56 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7550 \
    name graph_pred_weights_V_0_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_57 \
    op interface \
    ports { graph_pred_weights_V_0_57 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7551 \
    name graph_pred_weights_V_0_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_58 \
    op interface \
    ports { graph_pred_weights_V_0_58 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7552 \
    name graph_pred_weights_V_0_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_59 \
    op interface \
    ports { graph_pred_weights_V_0_59 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7553 \
    name graph_pred_weights_V_0_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_60 \
    op interface \
    ports { graph_pred_weights_V_0_60 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7554 \
    name graph_pred_weights_V_0_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_61 \
    op interface \
    ports { graph_pred_weights_V_0_61 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7555 \
    name graph_pred_weights_V_0_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_62 \
    op interface \
    ports { graph_pred_weights_V_0_62 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7556 \
    name graph_pred_weights_V_0_63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_63 \
    op interface \
    ports { graph_pred_weights_V_0_63 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7557 \
    name graph_pred_weights_V_0_64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_64 \
    op interface \
    ports { graph_pred_weights_V_0_64 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7558 \
    name graph_pred_weights_V_0_65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_65 \
    op interface \
    ports { graph_pred_weights_V_0_65 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7559 \
    name graph_pred_weights_V_0_66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_66 \
    op interface \
    ports { graph_pred_weights_V_0_66 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7560 \
    name graph_pred_weights_V_0_67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_67 \
    op interface \
    ports { graph_pred_weights_V_0_67 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7561 \
    name graph_pred_weights_V_0_68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_68 \
    op interface \
    ports { graph_pred_weights_V_0_68 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7562 \
    name graph_pred_weights_V_0_69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_69 \
    op interface \
    ports { graph_pred_weights_V_0_69 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7563 \
    name graph_pred_weights_V_0_70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_70 \
    op interface \
    ports { graph_pred_weights_V_0_70 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7564 \
    name graph_pred_weights_V_0_71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_71 \
    op interface \
    ports { graph_pred_weights_V_0_71 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7565 \
    name graph_pred_weights_V_0_72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_72 \
    op interface \
    ports { graph_pred_weights_V_0_72 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7566 \
    name graph_pred_weights_V_0_73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_73 \
    op interface \
    ports { graph_pred_weights_V_0_73 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7567 \
    name graph_pred_weights_V_0_74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_74 \
    op interface \
    ports { graph_pred_weights_V_0_74 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7568 \
    name graph_pred_weights_V_0_75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_75 \
    op interface \
    ports { graph_pred_weights_V_0_75 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7569 \
    name graph_pred_weights_V_0_76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_76 \
    op interface \
    ports { graph_pred_weights_V_0_76 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7570 \
    name graph_pred_weights_V_0_77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_77 \
    op interface \
    ports { graph_pred_weights_V_0_77 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7571 \
    name graph_pred_weights_V_0_78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_78 \
    op interface \
    ports { graph_pred_weights_V_0_78 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7572 \
    name graph_pred_weights_V_0_79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_79 \
    op interface \
    ports { graph_pred_weights_V_0_79 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7573 \
    name graph_pred_weights_V_0_80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_80 \
    op interface \
    ports { graph_pred_weights_V_0_80 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7574 \
    name graph_pred_weights_V_0_81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_81 \
    op interface \
    ports { graph_pred_weights_V_0_81 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7575 \
    name graph_pred_weights_V_0_82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_82 \
    op interface \
    ports { graph_pred_weights_V_0_82 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7576 \
    name graph_pred_weights_V_0_83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_83 \
    op interface \
    ports { graph_pred_weights_V_0_83 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7577 \
    name graph_pred_weights_V_0_84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_84 \
    op interface \
    ports { graph_pred_weights_V_0_84 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7578 \
    name graph_pred_weights_V_0_85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_85 \
    op interface \
    ports { graph_pred_weights_V_0_85 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7579 \
    name graph_pred_weights_V_0_86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_86 \
    op interface \
    ports { graph_pred_weights_V_0_86 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7580 \
    name graph_pred_weights_V_0_87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_87 \
    op interface \
    ports { graph_pred_weights_V_0_87 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7581 \
    name graph_pred_weights_V_0_88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_88 \
    op interface \
    ports { graph_pred_weights_V_0_88 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7582 \
    name graph_pred_weights_V_0_89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_89 \
    op interface \
    ports { graph_pred_weights_V_0_89 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7583 \
    name graph_pred_weights_V_0_90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_90 \
    op interface \
    ports { graph_pred_weights_V_0_90 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7584 \
    name graph_pred_weights_V_0_91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_91 \
    op interface \
    ports { graph_pred_weights_V_0_91 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7585 \
    name graph_pred_weights_V_0_92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_92 \
    op interface \
    ports { graph_pred_weights_V_0_92 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7586 \
    name graph_pred_weights_V_0_93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_93 \
    op interface \
    ports { graph_pred_weights_V_0_93 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7587 \
    name graph_pred_weights_V_0_94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_94 \
    op interface \
    ports { graph_pred_weights_V_0_94 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7588 \
    name graph_pred_weights_V_0_95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_95 \
    op interface \
    ports { graph_pred_weights_V_0_95 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7589 \
    name graph_pred_weights_V_0_96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_96 \
    op interface \
    ports { graph_pred_weights_V_0_96 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7590 \
    name graph_pred_weights_V_0_97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_97 \
    op interface \
    ports { graph_pred_weights_V_0_97 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7591 \
    name graph_pred_weights_V_0_98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_98 \
    op interface \
    ports { graph_pred_weights_V_0_98 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7592 \
    name graph_pred_weights_V_0_99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_graph_pred_weights_V_0_99 \
    op interface \
    ports { graph_pred_weights_V_0_99 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7594 \
    name num_of_edges_per_pe_1_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_edges_per_pe_1_0 \
    op interface \
    ports { num_of_edges_per_pe_1_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7606 \
    name num_of_edges_per_pe_1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_edges_per_pe_1_1 \
    op interface \
    ports { num_of_edges_per_pe_1_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7618 \
    name num_of_edges_per_pe_1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_edges_per_pe_1_2 \
    op interface \
    ports { num_of_edges_per_pe_1_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 7630 \
    name num_of_edges_per_pe_1_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_edges_per_pe_1_3 \
    op interface \
    ports { num_of_edges_per_pe_1_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


