Analysis & Synthesis report for SDR_REV_A
Wed Jan 02 21:51:46 2013
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SDR_REV_A|TX_MODULE:tx_module|TX_UART:tx_uart|state
 11. State Machine - |SDR_REV_A|DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component
 19. Source assignments for DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated
 20. Source assignments for TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram
 21. Parameter Settings for User Entity Instance: HEARTBEAT:sdr_heartbeat
 22. Parameter Settings for User Entity Instance: DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine
 23. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4
 24. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub5
 25. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub6
 26. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7
 27. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1
 28. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12
 29. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13
 30. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14
 31. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15
 32. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2
 33. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3
 34. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_decode:decode11
 35. Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: FREQ_CALC:freq_calc
 37. Parameter Settings for User Entity Instance: FREQ_CALC:freq_calc|BIN_TO_BCD:freq_bcd_conv
 38. Parameter Settings for User Entity Instance: FREQ_CALC:freq_calc|CAT_TX_STATE_MACHINE:cat_tx
 39. Parameter Settings for User Entity Instance: TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component
 40. Parameter Settings for User Entity Instance: TX_MODULE:tx_module|TX_UART:tx_uart
 41. altsyncram Parameter Settings by Entity Instance
 42. altpll Parameter Settings by Entity Instance
 43. scfifo Parameter Settings by Entity Instance
 44. Port Connectivity Checks: "TX_MODULE:tx_module|TX_UART:tx_uart"
 45. Port Connectivity Checks: "TX_MODULE:tx_module|TX_FIFO:tx_fifo"
 46. Port Connectivity Checks: "TX_MODULE:tx_module"
 47. Port Connectivity Checks: "FREQ_CALC:freq_calc|CAT_TX_STATE_MACHINE:cat_tx"
 48. Port Connectivity Checks: "FREQ_CALC:freq_calc|BIN_TO_BCD:freq_bcd_conv"
 49. Port Connectivity Checks: "FREQ_CALC:freq_calc"
 50. Port Connectivity Checks: "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig"
 51. Port Connectivity Checks: "DDS:lo_synth"
 52. Port Connectivity Checks: "HEARTBEAT:sdr_heartbeat"
 53. Port Connectivity Checks: "DEBOUNCER:freq_down"
 54. Port Connectivity Checks: "DEBOUNCER:freq_up"
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jan 02 21:51:46 2013    ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Web Edition ;
; Revision Name                      ; SDR_REV_A                                ;
; Top-level Entity Name              ; SDR_REV_A                                ;
; Family                             ; Cyclone IV E                             ;
; Total logic elements               ; 308                                      ;
;     Total combinational functions  ; 273                                      ;
;     Dedicated logic registers      ; 207                                      ;
; Total registers                    ; 207                                      ;
; Total pins                         ; 107                                      ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 144                                      ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 1                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; SDR_REV_A          ; SDR_REV_A          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                           ; Library ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+
; UART/TX_UART.v                       ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/UART/TX_UART.v                              ;         ;
; UART/TX_MODULE.v                     ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/UART/TX_MODULE.v                            ;         ;
; UART/TX_FIFO.v                       ; yes             ; User Wizard-Generated File   ; C:/Repositories/Pulsar_SDR/UART/TX_FIFO.v                              ;         ;
; INTERFACE/QUAD_DECODER.v             ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/INTERFACE/QUAD_DECODER.v                    ;         ;
; INTERFACE/HEARTBEAT.v                ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/INTERFACE/HEARTBEAT.v                       ;         ;
; INTERFACE/DEBOUNCER.v                ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/INTERFACE/DEBOUNCER.v                       ;         ;
; DDS/DDS_PLL/RECONFIG_STATE_MACHINE.v ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/RECONFIG_STATE_MACHINE.v        ;         ;
; DDS/DDS_PLL/DDS_PLL_RECONFIG.v       ; yes             ; User Wizard-Generated File   ; C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL_RECONFIG.v              ;         ;
; DDS/DDS_PLL/DDS_PLL.v                ; yes             ; User Wizard-Generated File   ; C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL.v                       ;         ;
; DDS/NCO/NCO.v                        ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/DDS/NCO/NCO.v                               ;         ;
; DDS/QUAD_GEN.v                       ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/DDS/QUAD_GEN.v                              ;         ;
; DDS/DDS.v                            ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/DDS/DDS.v                                   ;         ;
; CAT_CMD_GEN/FREQ_CALC.v              ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/FREQ_CALC.v                     ;         ;
; CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v   ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/CAT_TX_STATE_MACHINE.v          ;         ;
; CAT_CMD_GEN/BIN_TO_BCD.v             ; yes             ; User Verilog HDL File        ; C:/Repositories/Pulsar_SDR/CAT_CMD_GEN/BIN_TO_BCD.v                    ;         ;
; sdr_rev_a.v                          ; yes             ; Auto-Found Verilog HDL File  ; C:/Repositories/Pulsar_SDR/sdr_rev_a.v                                 ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; aglobal120.inc                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc          ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                           ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                           ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_u001.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/altsyncram_u001.tdf                      ;         ;
; lpm_add_sub.tdf                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                          ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc              ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_qqa.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/add_sub_qqa.tdf                          ;         ;
; db/add_sub_t9a.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/add_sub_t9a.tdf                          ;         ;
; lpm_compare.tdf                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_6pd.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cmpr_6pd.tdf                             ;         ;
; lpm_counter.tdf                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                     ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                           ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc              ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_c1l.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_c1l.tdf                             ;         ;
; db/cntr_3kj.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_3kj.tdf                             ;         ;
; db/cntr_2kj.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_2kj.tdf                             ;         ;
; db/cntr_idj.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_idj.tdf                             ;         ;
; lpm_decode.tdf                       ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                           ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/declut.inc              ;         ;
; db/decode_bbf.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/decode_bbf.tdf                           ;         ;
; altpll.tdf                           ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/dds_pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/dds_pll_altpll.v                         ;         ;
; scfifo.tdf                           ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf              ;         ;
; a_regfifo.inc                        ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc           ;         ;
; a_dpfifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc            ;         ;
; a_i2fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc            ;         ;
; a_fffifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc            ;         ;
; a_f2fifo.inc                         ; yes             ; Megafunction                 ; c:/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc            ;         ;
; db/scfifo_7131.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/scfifo_7131.tdf                          ;         ;
; db/a_dpfifo_e731.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/a_dpfifo_e731.tdf                        ;         ;
; db/altsyncram_pe81.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/altsyncram_pe81.tdf                      ;         ;
; db/cmpr_ls8.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cmpr_ls8.tdf                             ;         ;
; db/cntr_0ab.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_0ab.tdf                             ;         ;
; db/cntr_da7.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_da7.tdf                             ;         ;
; db/cntr_1ab.tdf                      ; yes             ; Auto-Generated Megafunction  ; C:/Repositories/Pulsar_SDR/db/cntr_1ab.tdf                             ;         ;
+--------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 308            ;
;                                             ;                ;
; Total combinational functions               ; 273            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 93             ;
;     -- 3 input functions                    ; 32             ;
;     -- <=2 input functions                  ; 148            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 160            ;
;     -- arithmetic mode                      ; 113            ;
;                                             ;                ;
; Total registers                             ; 207            ;
;     -- Dedicated logic registers            ; 207            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 107            ;
; Total memory bits                           ; 144            ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 206            ;
; Total fan-out                               ; 1579           ;
; Average fan-out                             ; 2.02           ;
+---------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                   ; Library Name ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SDR_REV_A                                                                       ; 273 (18)          ; 207 (20)     ; 144         ; 0            ; 0       ; 0         ; 107  ; 0            ; |SDR_REV_A                                                                                                                                                                            ;              ;
;    |DDS:lo_synth|                                                                ; 154 (0)           ; 110 (0)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth                                                                                                                                                               ;              ;
;       |DDS_PLL:dds_pll|                                                          ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL:dds_pll                                                                                                                                               ;              ;
;          |altpll:altpll_component|                                               ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component                                                                                                                       ;              ;
;             |DDS_PLL_altpll:auto_generated|                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated                                                                                         ;              ;
;       |DDS_PLL_RECONFIG:dds_pll_reconfig|                                        ; 142 (0)           ; 102 (0)      ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig                                                                                                                             ;              ;
;          |DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component| ; 142 (83)          ; 102 (62)     ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component                                                       ;              ;
;             |altsyncram:altsyncram4|                                             ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4                                ;              ;
;                |altsyncram_u001:auto_generated|                                  ; 0 (0)             ; 0 (0)        ; 144         ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated ;              ;
;             |lpm_compare:cmpr7|                                                  ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7                                     ;              ;
;                |cmpr_6pd:auto_generated|                                         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated             ;              ;
;             |lpm_counter:cntr12|                                                 ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12                                    ;              ;
;                |cntr_c1l:auto_generated|                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated            ;              ;
;             |lpm_counter:cntr13|                                                 ; 7 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13                                    ;              ;
;                |cntr_3kj:auto_generated|                                         ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated            ;              ;
;             |lpm_counter:cntr14|                                                 ; 5 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14                                    ;              ;
;                |cntr_2kj:auto_generated|                                         ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated            ;              ;
;             |lpm_counter:cntr15|                                                 ; 18 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15                                    ;              ;
;                |cntr_c1l:auto_generated|                                         ; 18 (18)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated            ;              ;
;             |lpm_counter:cntr1|                                                  ; 10 (0)            ; 8 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1                                     ;              ;
;                |cntr_c1l:auto_generated|                                         ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated             ;              ;
;             |lpm_counter:cntr3|                                                  ; 6 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3                                     ;              ;
;                |cntr_2kj:auto_generated|                                         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated             ;              ;
;       |QUAD_GEN:quad_gen|                                                        ; 6 (6)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|QUAD_GEN:quad_gen                                                                                                                                             ;              ;
;       |RECONFIG_STATE_MACHINE:reconfig_state_machine|                            ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine                                                                                                                 ;              ;
;    |DEBOUNCER:freq_down|                                                         ; 24 (24)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DEBOUNCER:freq_down                                                                                                                                                        ;              ;
;    |DEBOUNCER:freq_up|                                                           ; 24 (24)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|DEBOUNCER:freq_up                                                                                                                                                          ;              ;
;    |HEARTBEAT:sdr_heartbeat|                                                     ; 52 (52)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|HEARTBEAT:sdr_heartbeat                                                                                                                                                    ;              ;
;    |QUAD_DECODER:tuning_knob|                                                    ; 1 (1)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SDR_REV_A|QUAD_DECODER:tuning_knob                                                                                                                                                   ;              ;
+----------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 144          ; 1            ; --           ; --           ; 144  ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                    ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                                           ; IP Include File                                           ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------------+
; Altera ; ALTPLL          ; N/A     ; N/A          ; N/A          ; |SDR_REV_A|DDS:lo_synth|DDS_PLL:dds_pll                   ; C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL.v          ;
; Altera ; ALTPLL_RECONFIG ; N/A     ; N/A          ; N/A          ; |SDR_REV_A|DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig ; C:/Repositories/Pulsar_SDR/DDS/DDS_PLL/DDS_PLL_RECONFIG.v ;
; Altera ; FIFO            ; N/A     ; N/A          ; N/A          ; |SDR_REV_A|TX_MODULE:tx_module|TX_FIFO:tx_fifo            ; C:/Repositories/Pulsar_SDR/UART/TX_FIFO.v                 ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDR_REV_A|TX_MODULE:tx_module|TX_UART:tx_uart|state                                                                                                                           ;
+----------------+------------+-------------+------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; Name           ; state.STOP ; state.START ; state.IDLE ; state.00000111 ; state.00000110 ; state.00000101 ; state.00000100 ; state.00000011 ; state.00000010 ; state.00000001 ; state.00000000 ;
+----------------+------------+-------------+------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+
; state.00000000 ; 0          ; 0           ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ;
; state.00000001 ; 0          ; 0           ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 1              ;
; state.00000010 ; 0          ; 0           ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 1              ;
; state.00000011 ; 0          ; 0           ; 0          ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 1              ;
; state.00000100 ; 0          ; 0           ; 0          ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 1              ;
; state.00000101 ; 0          ; 0           ; 0          ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00000110 ; 0          ; 0           ; 0          ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.00000111 ; 0          ; 0           ; 0          ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.IDLE     ; 0          ; 0           ; 1          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.START    ; 0          ; 1           ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
; state.STOP     ; 1          ; 0           ; 0          ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ;
+----------------+------------+-------------+------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SDR_REV_A|DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate                              ;
+-----------------------+---------------------+-----------------------+-----------------+-------------+---------------------+
; Name                  ; fstate.WRITE_PARAMS ; fstate.START_RECONFIG ; fstate.RECONFIG ; fstate.IDLE ; fstate.START_UPDATE ;
+-----------------------+---------------------+-----------------------+-----------------+-------------+---------------------+
; fstate.IDLE           ; 0                   ; 0                     ; 0               ; 0           ; 0                   ;
; fstate.RECONFIG       ; 0                   ; 0                     ; 1               ; 1           ; 0                   ;
; fstate.START_RECONFIG ; 0                   ; 1                     ; 0               ; 1           ; 0                   ;
; fstate.WRITE_PARAMS   ; 1                   ; 0                     ; 0               ; 1           ; 0                   ;
; fstate.START_UPDATE   ; 0                   ; 0                     ; 0               ; 1           ; 1                   ;
+-----------------------+---------------------+-----------------------+-----------------+-------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                      ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_state                                                  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|idle_state                                                    ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|areset_init_state_1                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_nominal_state                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3|cntr_2kj:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_wait_state                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state                                                   ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_post_state                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_data_state                                       ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_data_state                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_data_state                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_data_state                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_data_state                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_data_state                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate3_state                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate_state                                            ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_nominal_state                                      ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_counter_state                                        ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_init_state                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reconfig_seq_ena_state                                        ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C0_ena_state                                                  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C1_ena_state                                                  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C2_ena_state                                                  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C3_ena_state                                                  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|C4_ena_state                                                  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg17[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15|cntr_c1l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12|cntr_c1l:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|configupdate2_state                                           ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|tmp_seq_ena_state                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data0[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg16[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data1[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg15[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data2[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg14[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data3[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg13[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data4[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg12[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data5[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg11[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data6[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg10[0]                                                ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data7[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg9[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data8[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg8[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data9[0]                                              ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg7[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data10[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg6[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data11[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg5[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data12[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg4[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data13[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg3[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data14[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg2[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data15[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg1[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data16[0]                                             ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|shift_reg0[0]                                                 ; no                                                               ; yes                                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|nominal_data17[0]                                             ; no                                                               ; yes                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_1ab:wr_ptr|counter_reg_bit[0..7]                                    ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|counter_param_latch_reg[0..2]                                   ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|counter_type_latch_reg[1..3]                                    ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|counter_type_latch_reg[0]                                       ; Stuck at VCC due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_init_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_init_state                                                 ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_first_nominal_state                                        ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_first_state                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_init_state                                                ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|full_dff                                                                 ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|low_addressa[0..7]                                                       ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|rd_ptr_lsb                                                               ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_0ab:rd_ptr_msb|counter_reg_bit[0..6]                                ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|tx_start                                                                                                                                                         ; Merged with TX_MODULE:tx_module|tx_fifo_rd                                                                                                               ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|usedw_is_0_dff                                                           ; Merged with TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|empty_dff                        ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_data_state                                                 ; Merged with DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_data_nominal_state ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|write_data_state                                                ; Merged with DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_data_nominal_state ;
; lo_div[1]                                                                                                                                                                            ; Merged with DDS:lo_synth|QUAD_GEN:quad_gen|counter[1]                                                                                                    ;
; lo_div[0]                                                                                                                                                                            ; Merged with DDS:lo_synth|QUAD_GEN:quad_gen|counter[0]                                                                                                    ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_last_state                                                 ; Merged with DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_last_nominal_state ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_data_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_last_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                                                   ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[0..7] ; Stuck at GND due to stuck port clock_enable                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~12                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~13                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~14                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~15                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~16                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~17                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~18                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state~19                                                                                                                                         ; Lost fanout                                                                                                                                              ;
; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate~2                                                                                                                  ; Lost fanout                                                                                                                                              ;
; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate~3                                                                                                                  ; Lost fanout                                                                                                                                              ;
; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate~5                                                                                                                  ; Lost fanout                                                                                                                                              ;
; DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine|fstate~6                                                                                                                  ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|bit_clk                                                                                                                                          ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|tx_fifo_rd                                                                                                                                                       ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[0..15]                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|empty_dff                                                                ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|usedw_is_1_dff                                                           ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|usedw_is_2_dff                                                           ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0..7]                             ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000000                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000001                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000010                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000011                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000100                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000101                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000110                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.00000111                                                                                                                                   ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.IDLE                                                                                                                                       ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.START                                                                                                                                      ; Lost fanout                                                                                                                                              ;
; TX_MODULE:tx_module|TX_UART:tx_uart|state.STOP                                                                                                                                       ; Lost fanout                                                                                                                                              ;
; Total Number of Removed Registers = 106                                                                                                                                              ;                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                   ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TX_MODULE:tx_module|TX_UART:tx_uart|state~12                                                                                                    ; Lost Fanouts              ; TX_MODULE:tx_module|TX_UART:tx_uart|bit_clk,                                                                                                                                       ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[0],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[1],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[2],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[3],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[4],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[5],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[6],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[7],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[8],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[9],                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[10],                                                                                                                                   ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[11],                                                                                                                                   ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[12],                                                                                                                                   ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[13],                                                                                                                                   ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[14],                                                                                                                                   ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|clk_div[15],                                                                                                                                   ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|state.IDLE,                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_UART:tx_uart|state.START                                                                                                                                    ;
; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|rd_ptr_lsb                          ; Lost Fanouts              ; TX_MODULE:tx_module|tx_fifo_rd,                                                                                                                                                    ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|empty_dff,                                                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|usedw_is_1_dff,                                                        ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|usedw_is_2_dff,                                                        ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[7],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[6],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[5],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[4],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[3],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[2],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[1],                             ;
;                                                                                                                                                 ;                           ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter|counter_reg_bit[0]                              ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|counter_type_latch_reg[3]  ; Stuck at GND              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[6], ;
;                                                                                                                                                 ; due to stuck port data_in ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[5], ;
;                                                                                                                                                 ;                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[4], ;
;                                                                                                                                                 ;                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[2], ;
;                                                                                                                                                 ;                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[1]  ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|counter_param_latch_reg[1] ; Stuck at VCC              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[7], ;
;                                                                                                                                                 ; due to stuck port data_in ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[3]  ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_first_nominal_state   ; Stuck at GND              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_data_nominal_state,                                      ;
;                                                                                                                                                 ; due to stuck port data_in ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_last_nominal_state                                       ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|counter_type_latch_reg[1]  ; Stuck at GND              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated|counter_reg_bit[0]  ;
;                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                    ;
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_init_state            ; Stuck at GND              ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|read_first_state                                              ;
;                                                                                                                                                 ; due to stuck port data_in ;                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 207   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 49    ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 76    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+
; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|reset_state ; 2       ;
; Total number of inverted registers = 1                                                                                           ;         ;
+----------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------+----------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |SDR_REV_A|pll_counter[8] ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+---------------------------+----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                           ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                            ;
; POWER_UP_LEVEL          ; LOW         ; -    ; idle_state                                                                                   ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_nominal_state                                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_state                                                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_nominal_state                                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_state                                                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_nominal_state                                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_state                                                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_nominal_state                                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_state                                                                              ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_counter_state                                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_init_state                                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_post_state                                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_data_state                                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_ena_state                                                                       ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_wait_state                                                                          ;
; POWER_UP_LEVEL          ; HIGH        ; -    ; reset_state                                                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_nominal_state                                                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_data_state                                                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_nominal_state                                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_state                                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HEARTBEAT:sdr_heartbeat ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLK_DIV        ; 10000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                                                 ;
; RECONFIG       ; 1     ; Signed Integer                                                                 ;
; START_RECONFIG ; 2     ; Signed Integer                                                                 ;
; WRITE_PARAMS   ; 3     ; Signed Integer                                                                 ;
; START_UPDATE   ; 4     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4 ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                                  ; Type                                                                                                       ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                      ; Untyped                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                                     ; AUTO_CARRY                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                    ; IGNORE_CARRY                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                                     ; AUTO_CASCADE                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                    ; IGNORE_CASCADE                                                                                             ;
; WIDTH_BYTEENA                      ; 1                                      ; Untyped                                                                                                    ;
; OPERATION_MODE                     ; SINGLE_PORT                            ; Untyped                                                                                                    ;
; WIDTH_A                            ; 1                                      ; Signed Integer                                                                                             ;
; WIDTHAD_A                          ; 8                                      ; Signed Integer                                                                                             ;
; NUMWORDS_A                         ; 144                                    ; Signed Integer                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED                           ; Untyped                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                                   ; Untyped                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                                   ; Untyped                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                                   ; Untyped                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                                   ; Untyped                                                                                                    ;
; WIDTH_B                            ; 1                                      ; Untyped                                                                                                    ;
; WIDTHAD_B                          ; 1                                      ; Untyped                                                                                                    ;
; NUMWORDS_B                         ; 1                                      ; Untyped                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1                                 ; Untyped                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                 ; Untyped                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                 ; Untyped                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                           ; Untyped                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1                                 ; Untyped                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                                   ; Untyped                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                                   ; Untyped                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                                   ; Untyped                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                                   ; Untyped                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                                      ; Signed Integer                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                                      ; Untyped                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                   ; Untyped                                                                                                    ;
; BYTE_SIZE                          ; 8                                      ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                   ; Untyped                                                                                                    ;
; INIT_FILE                          ; C:/Repositories/Pulsar_SDR/DDS_PLL.mif ; Untyped                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                 ; Untyped                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                                      ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                 ; Untyped                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                 ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                 ; Untyped                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                 ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                        ; Untyped                                                                                                    ;
; ENABLE_ECC                         ; FALSE                                  ; Untyped                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                  ; Untyped                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                                      ; Untyped                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                           ; Untyped                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_u001                        ; Untyped                                                                                                    ;
+------------------------------------+----------------------------------------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub5 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9            ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_qqa  ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub6 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                           ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                                 ;
; LPM_REPRESENTATION     ; SIGNED       ; Untyped                                                                                                                                        ;
; LPM_DIRECTION          ; DEFAULT      ; Untyped                                                                                                                                        ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                        ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                        ;
; MAXIMIZE_SPEED         ; 5            ; Untyped                                                                                                                                        ;
; REGISTERED_AT_END      ; 0            ; Untyped                                                                                                                                        ;
; OPTIMIZE_FOR_SPEED     ; 5            ; Untyped                                                                                                                                        ;
; USE_CS_BUFFERS         ; 1            ; Untyped                                                                                                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                        ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                        ;
; USE_WYS                ; OFF          ; Untyped                                                                                                                                        ;
; STYLE                  ; FAST         ; Untyped                                                                                                                                        ;
; CBXI_PARAMETER         ; add_sub_t9a  ; Untyped                                                                                                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                 ;
+------------------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8            ; Signed Integer                                                                                                                              ;
; LPM_REPRESENTATION     ; UNSIGNED     ; Untyped                                                                                                                                     ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                     ;
; CHAIN_SIZE             ; 8            ; Untyped                                                                                                                                     ;
; ONE_INPUT_IS_CONSTANT  ; NO           ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; CASCADE_CHAIN_LENGTH   ; 2            ; CASCADE_CHAIN_LENGTH                                                                                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; cmpr_6pd     ; Untyped                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                              ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                                     ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                                              ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr12 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 6            ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_3kj     ; Untyped                                                                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                      ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_2kj     ; Untyped                                                                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr15 ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                         ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                               ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                               ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                                      ;
; LPM_MODULUS            ; 144          ; Signed Integer                                                                                                                               ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                      ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                           ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                           ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                      ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                      ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER         ; cntr_c1l     ; Untyped                                                                                                                                      ;
+------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                                                                                              ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_idj     ; Untyped                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr3 ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                        ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                              ;
; LPM_WIDTH              ; 5            ; Signed Integer                                                                                                                              ;
; LPM_DIRECTION          ; DOWN         ; Untyped                                                                                                                                     ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                     ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                     ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                     ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                     ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                          ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                          ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                     ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                     ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER         ; cntr_2kj     ; Untyped                                                                                                                                     ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_decode:decode11 ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                          ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3            ; Signed Integer                                                                                                                                ;
; LPM_DECODES            ; 5            ; Signed Integer                                                                                                                                ;
; LPM_PIPELINE           ; 0            ; Untyped                                                                                                                                       ;
; CASCADE_CHAIN          ; MANUAL       ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER         ; decode_bbf   ; Untyped                                                                                                                                       ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                ;
+------------------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------------------------+
; Parameter Name                ; Value                     ; Type                                  ;
+-------------------------------+---------------------------+---------------------------------------+
; OPERATION_MODE                ; NO_COMPENSATION           ; Untyped                               ;
; PLL_TYPE                      ; AUTO                      ; Untyped                               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=DDS_PLL ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                               ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                               ;
; LOCK_HIGH                     ; 1                         ; Untyped                               ;
; LOCK_LOW                      ; 1                         ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                               ;
; SKIP_VCO                      ; OFF                       ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                               ;
; BANDWIDTH                     ; 0                         ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                               ;
; DOWN_SPREAD                   ; 0                         ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 1                         ; Untyped                               ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 1                         ; Untyped                               ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                        ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                               ;
; DPA_DIVIDER                   ; 0                         ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                               ;
; VCO_MIN                       ; 0                         ; Untyped                               ;
; VCO_MAX                       ; 0                         ; Untyped                               ;
; VCO_CENTER                    ; 0                         ; Untyped                               ;
; PFD_MIN                       ; 0                         ; Untyped                               ;
; PFD_MAX                       ; 0                         ; Untyped                               ;
; M_INITIAL                     ; 1                         ; Signed Integer                        ;
; M                             ; 108                       ; Signed Integer                        ;
; N                             ; 9                         ; Signed Integer                        ;
; M2                            ; 1                         ; Untyped                               ;
; N2                            ; 1                         ; Untyped                               ;
; SS                            ; 1                         ; Untyped                               ;
; C0_HIGH                       ; 3                         ; Signed Integer                        ;
; C1_HIGH                       ; 0                         ; Untyped                               ;
; C2_HIGH                       ; 0                         ; Untyped                               ;
; C3_HIGH                       ; 0                         ; Untyped                               ;
; C4_HIGH                       ; 0                         ; Untyped                               ;
; C5_HIGH                       ; 0                         ; Untyped                               ;
; C6_HIGH                       ; 0                         ; Untyped                               ;
; C7_HIGH                       ; 0                         ; Untyped                               ;
; C8_HIGH                       ; 0                         ; Untyped                               ;
; C9_HIGH                       ; 0                         ; Untyped                               ;
; C0_LOW                        ; 3                         ; Signed Integer                        ;
; C1_LOW                        ; 0                         ; Untyped                               ;
; C2_LOW                        ; 0                         ; Untyped                               ;
; C3_LOW                        ; 0                         ; Untyped                               ;
; C4_LOW                        ; 0                         ; Untyped                               ;
; C5_LOW                        ; 0                         ; Untyped                               ;
; C6_LOW                        ; 0                         ; Untyped                               ;
; C7_LOW                        ; 0                         ; Untyped                               ;
; C8_LOW                        ; 0                         ; Untyped                               ;
; C9_LOW                        ; 0                         ; Untyped                               ;
; C0_INITIAL                    ; 1                         ; Signed Integer                        ;
; C1_INITIAL                    ; 0                         ; Untyped                               ;
; C2_INITIAL                    ; 0                         ; Untyped                               ;
; C3_INITIAL                    ; 0                         ; Untyped                               ;
; C4_INITIAL                    ; 0                         ; Untyped                               ;
; C5_INITIAL                    ; 0                         ; Untyped                               ;
; C6_INITIAL                    ; 0                         ; Untyped                               ;
; C7_INITIAL                    ; 0                         ; Untyped                               ;
; C8_INITIAL                    ; 0                         ; Untyped                               ;
; C9_INITIAL                    ; 0                         ; Untyped                               ;
; C0_MODE                       ; even                      ; Untyped                               ;
; C1_MODE                       ; BYPASS                    ; Untyped                               ;
; C2_MODE                       ; BYPASS                    ; Untyped                               ;
; C3_MODE                       ; BYPASS                    ; Untyped                               ;
; C4_MODE                       ; BYPASS                    ; Untyped                               ;
; C5_MODE                       ; BYPASS                    ; Untyped                               ;
; C6_MODE                       ; BYPASS                    ; Untyped                               ;
; C7_MODE                       ; BYPASS                    ; Untyped                               ;
; C8_MODE                       ; BYPASS                    ; Untyped                               ;
; C9_MODE                       ; BYPASS                    ; Untyped                               ;
; C0_PH                         ; 0                         ; Signed Integer                        ;
; C1_PH                         ; 0                         ; Untyped                               ;
; C2_PH                         ; 0                         ; Untyped                               ;
; C3_PH                         ; 0                         ; Untyped                               ;
; C4_PH                         ; 0                         ; Untyped                               ;
; C5_PH                         ; 0                         ; Untyped                               ;
; C6_PH                         ; 0                         ; Untyped                               ;
; C7_PH                         ; 0                         ; Untyped                               ;
; C8_PH                         ; 0                         ; Untyped                               ;
; C9_PH                         ; 0                         ; Untyped                               ;
; L0_HIGH                       ; 1                         ; Untyped                               ;
; L1_HIGH                       ; 1                         ; Untyped                               ;
; G0_HIGH                       ; 1                         ; Untyped                               ;
; G1_HIGH                       ; 1                         ; Untyped                               ;
; G2_HIGH                       ; 1                         ; Untyped                               ;
; G3_HIGH                       ; 1                         ; Untyped                               ;
; E0_HIGH                       ; 1                         ; Untyped                               ;
; E1_HIGH                       ; 1                         ; Untyped                               ;
; E2_HIGH                       ; 1                         ; Untyped                               ;
; E3_HIGH                       ; 1                         ; Untyped                               ;
; L0_LOW                        ; 1                         ; Untyped                               ;
; L1_LOW                        ; 1                         ; Untyped                               ;
; G0_LOW                        ; 1                         ; Untyped                               ;
; G1_LOW                        ; 1                         ; Untyped                               ;
; G2_LOW                        ; 1                         ; Untyped                               ;
; G3_LOW                        ; 1                         ; Untyped                               ;
; E0_LOW                        ; 1                         ; Untyped                               ;
; E1_LOW                        ; 1                         ; Untyped                               ;
; E2_LOW                        ; 1                         ; Untyped                               ;
; E3_LOW                        ; 1                         ; Untyped                               ;
; L0_INITIAL                    ; 1                         ; Untyped                               ;
; L1_INITIAL                    ; 1                         ; Untyped                               ;
; G0_INITIAL                    ; 1                         ; Untyped                               ;
; G1_INITIAL                    ; 1                         ; Untyped                               ;
; G2_INITIAL                    ; 1                         ; Untyped                               ;
; G3_INITIAL                    ; 1                         ; Untyped                               ;
; E0_INITIAL                    ; 1                         ; Untyped                               ;
; E1_INITIAL                    ; 1                         ; Untyped                               ;
; E2_INITIAL                    ; 1                         ; Untyped                               ;
; E3_INITIAL                    ; 1                         ; Untyped                               ;
; L0_MODE                       ; BYPASS                    ; Untyped                               ;
; L1_MODE                       ; BYPASS                    ; Untyped                               ;
; G0_MODE                       ; BYPASS                    ; Untyped                               ;
; G1_MODE                       ; BYPASS                    ; Untyped                               ;
; G2_MODE                       ; BYPASS                    ; Untyped                               ;
; G3_MODE                       ; BYPASS                    ; Untyped                               ;
; E0_MODE                       ; BYPASS                    ; Untyped                               ;
; E1_MODE                       ; BYPASS                    ; Untyped                               ;
; E2_MODE                       ; BYPASS                    ; Untyped                               ;
; E3_MODE                       ; BYPASS                    ; Untyped                               ;
; L0_PH                         ; 0                         ; Untyped                               ;
; L1_PH                         ; 0                         ; Untyped                               ;
; G0_PH                         ; 0                         ; Untyped                               ;
; G1_PH                         ; 0                         ; Untyped                               ;
; G2_PH                         ; 0                         ; Untyped                               ;
; G3_PH                         ; 0                         ; Untyped                               ;
; E0_PH                         ; 0                         ; Untyped                               ;
; E1_PH                         ; 0                         ; Untyped                               ;
; E2_PH                         ; 0                         ; Untyped                               ;
; E3_PH                         ; 0                         ; Untyped                               ;
; M_PH                          ; 0                         ; Signed Integer                        ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                               ;
; CLK0_COUNTER                  ; c0                        ; Untyped                               ;
; CLK1_COUNTER                  ; G0                        ; Untyped                               ;
; CLK2_COUNTER                  ; G0                        ; Untyped                               ;
; CLK3_COUNTER                  ; G0                        ; Untyped                               ;
; CLK4_COUNTER                  ; G0                        ; Untyped                               ;
; CLK5_COUNTER                  ; G0                        ; Untyped                               ;
; CLK6_COUNTER                  ; E0                        ; Untyped                               ;
; CLK7_COUNTER                  ; E1                        ; Untyped                               ;
; CLK8_COUNTER                  ; E2                        ; Untyped                               ;
; CLK9_COUNTER                  ; E3                        ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                               ;
; M_TIME_DELAY                  ; 0                         ; Untyped                               ;
; N_TIME_DELAY                  ; 0                         ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 1                         ; Signed Integer                        ;
; LOOP_FILTER_R_BITS            ; 8                         ; Signed Integer                        ;
; LOOP_FILTER_C_BITS            ; 0                         ; Signed Integer                        ;
; VCO_POST_SCALE                ; 2                         ; Signed Integer                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_USED                 ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_USED                 ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_USED                 ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_USED                 ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_USED                 ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_USED                 ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                               ;
; CBXI_PARAMETER                ; DDS_PLL_altpll            ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; DDS_PLL.mif               ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                        ;
+-------------------------------+---------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FREQ_CALC:freq_calc ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; REF_FREQ       ; 50000000 ; Signed Integer                       ;
; PLL_N          ; 9        ; Signed Integer                       ;
; PLL_C          ; 6        ; Signed Integer                       ;
; PLL_K          ; 2        ; Signed Integer                       ;
; DIV_CONST      ; 462962   ; Signed Integer                       ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FREQ_CALC:freq_calc|BIN_TO_BCD:freq_bcd_conv ;
+--------------------+-------+--------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                         ;
+--------------------+-------+--------------------------------------------------------------+
; BITS_IN_PP         ; 32    ; Signed Integer                                               ;
; BCD_DIGITS_OUT_PP  ; 10    ; Signed Integer                                               ;
; BIT_COUNT_WIDTH_PP ; 8     ; Signed Integer                                               ;
+--------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FREQ_CALC:freq_calc|CAT_TX_STATE_MACHINE:cat_tx ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; IDLE           ; 0     ; Signed Integer                                                      ;
; TX_F           ; 1     ; Signed Integer                                                      ;
; TX_A           ; 2     ; Signed Integer                                                      ;
; TX_0           ; 3     ; Signed Integer                                                      ;
; DIG_9          ; 4     ; Signed Integer                                                      ;
; DIG_8          ; 5     ; Signed Integer                                                      ;
; DIG_7          ; 6     ; Signed Integer                                                      ;
; DIG_6          ; 7     ; Signed Integer                                                      ;
; DIG_5          ; 8     ; Signed Integer                                                      ;
; DIG_4          ; 9     ; Signed Integer                                                      ;
; DIG_3          ; 10    ; Signed Integer                                                      ;
; DIG_2          ; 11    ; Signed Integer                                                      ;
; DIG_1          ; 12    ; Signed Integer                                                      ;
; DIG_0          ; 13    ; Signed Integer                                                      ;
; TX_SEMICOLON   ; 14    ; Signed Integer                                                      ;
; DONE           ; 15    ; Signed Integer                                                      ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component ;
+-------------------------+--------------+-----------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                            ;
+-------------------------+--------------+-----------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                  ;
; lpm_width               ; 8            ; Signed Integer                                                  ;
; LPM_NUMWORDS            ; 256          ; Signed Integer                                                  ;
; LPM_WIDTHU              ; 8            ; Signed Integer                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                         ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                         ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                         ;
; USE_EAB                 ; ON           ; Untyped                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                         ;
; CBXI_PARAMETER          ; scfifo_7131  ; Untyped                                                         ;
+-------------------------+--------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX_MODULE:tx_module|TX_UART:tx_uart ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; DIV            ; 5208  ; Signed Integer                                          ;
; IDLE           ; 8     ; Signed Integer                                          ;
; START          ; 9     ; Signed Integer                                          ;
; STOP           ; 10    ; Signed Integer                                          ;
; MARK           ; 1     ; Unsigned Binary                                         ;
; SPACE          ; 0     ; Unsigned Binary                                         ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                        ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                       ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                                           ;
; Entity Instance                           ; DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                           ;
;     -- NUMWORDS_A                         ; 144                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                   ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                         ;
+-------------------------------+------------------------------------------------------+
; Name                          ; Value                                                ;
+-------------------------------+------------------------------------------------------+
; Number of entity instances    ; 1                                                    ;
; Entity Instance               ; DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NO_COMPENSATION                                      ;
;     -- PLL_TYPE               ; AUTO                                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                                    ;
+-------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                             ;
+----------------------------+-------------------------------------------------------------+
; Name                       ; Value                                                       ;
+----------------------------+-------------------------------------------------------------+
; Number of entity instances ; 1                                                           ;
; Entity Instance            ; TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                ;
;     -- lpm_width           ; 8                                                           ;
;     -- LPM_NUMWORDS        ; 256                                                         ;
;     -- LPM_SHOWAHEAD       ; ON                                                          ;
;     -- USE_EAB             ; ON                                                          ;
+----------------------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX_MODULE:tx_module|TX_UART:tx_uart"                                                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; data[7..6] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[4..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data[5]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; tx         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX_MODULE:tx_module|TX_FIFO:tx_fifo"                                                                                 ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                              ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "q[7..1]" have no fanouts ;
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "TX_MODULE:tx_module" ;
+------------+-------+----------+-----------------+
; Port       ; Type  ; Severity ; Details         ;
+------------+-------+----------+-----------------+
; data[7..6] ; Input ; Info     ; Stuck at GND    ;
; data[4..1] ; Input ; Info     ; Stuck at GND    ;
; data[5]    ; Input ; Info     ; Stuck at VCC    ;
; data[0]    ; Input ; Info     ; Stuck at VCC    ;
+------------+-------+----------+-----------------+


+-----------------------------------------------------------------------------+
; Port Connectivity Checks: "FREQ_CALC:freq_calc|CAT_TX_STATE_MACHINE:cat_tx" ;
+------+--------+----------+--------------------------------------------------+
; Port ; Type   ; Severity ; Details                                          ;
+------+--------+----------+--------------------------------------------------+
; done ; Output ; Info     ; Explicitly unconnected                           ;
+------+--------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "FREQ_CALC:freq_calc|BIN_TO_BCD:freq_bcd_conv" ;
+----------------------+-------+----------+--------------------------------+
; Port                 ; Type  ; Severity ; Details                        ;
+----------------------+-------+----------+--------------------------------+
; ce_i                 ; Input ; Info     ; Stuck at VCC                   ;
; dat_binary_i[31..28] ; Input ; Info     ; Stuck at GND                   ;
+----------------------+-------+----------+--------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "FREQ_CALC:freq_calc"         ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; tx_data    ; Output ; Info     ; Explicitly unconnected ;
; tx_fifo_wr ; Output ; Info     ; Explicitly unconnected ;
+------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig"                                                                                                            ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; counter_param      ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; counter_type[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; counter_type[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; read_param         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; data_out           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS:lo_synth"                                                                                ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; nco_f[28..25] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[21..19] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[8..5]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[3..2]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[31..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[18..15] ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[11..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[1..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_f[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nco_f[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; nco_clkout    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HEARTBEAT:sdr_heartbeat"                                                               ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; trigger ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DEBOUNCER:freq_down"                                                                                            ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; button_down ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; button_up   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DEBOUNCER:freq_up"                                                                                              ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; button_down ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; button_up   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Web Edition
    Info: Processing started: Wed Jan 02 21:51:36 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SDR_REV_A -c SDR_REV_A
Info (12021): Found 1 design units, including 1 entities, in source file uart/tx_uart.v
    Info (12023): Found entity 1: TX_UART
Info (12021): Found 1 design units, including 1 entities, in source file uart/tx_module.v
    Info (12023): Found entity 1: TX_MODULE
Info (12021): Found 1 design units, including 1 entities, in source file uart/tx_fifo.v
    Info (12023): Found entity 1: TX_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file interface/quad_decoder.v
    Info (12023): Found entity 1: QUAD_DECODER
Info (12021): Found 1 design units, including 1 entities, in source file interface/heartbeat.v
    Info (12023): Found entity 1: HEARTBEAT
Info (12021): Found 1 design units, including 1 entities, in source file interface/debouncer.v
    Info (12023): Found entity 1: DEBOUNCER
Info (12021): Found 1 design units, including 1 entities, in source file dds/dds_pll/reconfig_state_machine.v
    Info (12023): Found entity 1: RECONFIG_STATE_MACHINE
Info (12021): Found 2 design units, including 2 entities, in source file dds/dds_pll/dds_pll_reconfig.v
    Info (12023): Found entity 1: DDS_PLL_RECONFIG_pllrcfg_d711
    Info (12023): Found entity 2: DDS_PLL_RECONFIG
Info (12021): Found 1 design units, including 1 entities, in source file dds/dds_pll/dds_pll.v
    Info (12023): Found entity 1: DDS_PLL
Info (12021): Found 1 design units, including 1 entities, in source file dds/nco/nco.v
    Info (12023): Found entity 1: NCO
Info (12021): Found 1 design units, including 1 entities, in source file dds/quad_gen.v
    Info (12023): Found entity 1: QUAD_GEN
Info (12021): Found 1 design units, including 1 entities, in source file dds/dds.v
    Info (12023): Found entity 1: DDS
Info (12021): Found 1 design units, including 1 entities, in source file cat_cmd_gen/freq_calc.v
    Info (12023): Found entity 1: FREQ_CALC
Info (12021): Found 1 design units, including 1 entities, in source file cat_cmd_gen/cat_tx_state_machine.v
    Info (12023): Found entity 1: CAT_TX_STATE_MACHINE
Info (12021): Found 1 design units, including 1 entities, in source file cat_cmd_gen/bin_to_bcd.v
    Info (12023): Found entity 1: BIN_TO_BCD
Info (12021): Found 1 design units, including 1 entities, in source file cat_cmd_gen/bcd_to_ascii.v
    Info (12023): Found entity 1: BCD_TO_ASCII
Warning (10236): Verilog HDL Implicit Net warning at TX_MODULE.v(38): created implicit net for "tx_fifo_empty"
Warning (10236): Verilog HDL Implicit Net warning at TX_MODULE.v(40): created implicit net for "tx_data"
Warning (10236): Verilog HDL Implicit Net warning at TX_MODULE.v(47): created implicit net for "tx_busy"
Warning (10236): Verilog HDL Implicit Net warning at TX_MODULE.v(48): created implicit net for "RS232_tx"
Warning (12125): Using design file sdr_rev_a.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: SDR_REV_A
Info (12127): Elaborating entity "SDR_REV_A" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at SDR_REV_A.v(166): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at SDR_REV_A.v(167): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at SDR_REV_A.v(203): truncated value with size 32 to match size of target (2)
Warning (10034): Output port "EPCS_ASDO" at SDR_REV_A.v(64) has no driver
Warning (10034): Output port "EPCS_DCLK" at SDR_REV_A.v(66) has no driver
Warning (10034): Output port "EPCS_NCSO" at SDR_REV_A.v(67) has no driver
Info (12128): Elaborating entity "DEBOUNCER" for hierarchy "DEBOUNCER:freq_up"
Info (12128): Elaborating entity "QUAD_DECODER" for hierarchy "QUAD_DECODER:tuning_knob"
Info (12128): Elaborating entity "HEARTBEAT" for hierarchy "HEARTBEAT:sdr_heartbeat"
Info (12128): Elaborating entity "DDS" for hierarchy "DDS:lo_synth"
Info (12128): Elaborating entity "QUAD_GEN" for hierarchy "DDS:lo_synth|QUAD_GEN:quad_gen"
Info (12128): Elaborating entity "NCO" for hierarchy "DDS:lo_synth|NCO:nco"
Info (12128): Elaborating entity "RECONFIG_STATE_MACHINE" for hierarchy "DDS:lo_synth|RECONFIG_STATE_MACHINE:reconfig_state_machine"
Info (12128): Elaborating entity "DDS_PLL_RECONFIG" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig"
Info (12128): Elaborating entity "DDS_PLL_RECONFIG_pllrcfg_d711" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4"
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4" with the following parameter:
    Info (12134): Parameter "init_file" = "C:/Repositories/Pulsar_SDR/DDS_PLL.mif"
    Info (12134): Parameter "numwords_a" = "144"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u001.tdf
    Info (12023): Found entity 1: altsyncram_u001
Info (12128): Elaborating entity "altsyncram_u001" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|altsyncram:altsyncram4|altsyncram_u001:auto_generated"
Critical Warning (127003): Can't find Memory Initialization File or Hexadecimal (Intel-Format) File C:/Repositories/Pulsar_SDR/DDS_PLL.mif -- setting all initial values to 0
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub5"
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub5"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub5" with the following parameter:
    Info (12134): Parameter "lpm_width" = "9"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqa.tdf
    Info (12023): Found entity 1: add_sub_qqa
Info (12128): Elaborating entity "add_sub_qqa" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub5|add_sub_qqa:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub6"
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub6"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub6" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t9a.tdf
    Info (12023): Found entity 1: add_sub_t9a
Info (12128): Elaborating entity "add_sub_t9a" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_add_sub:add_sub6|add_sub_t9a:auto_generated"
Info (12128): Elaborating entity "lpm_compare" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7"
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7" with the following parameter:
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6pd.tdf
    Info (12023): Found entity 1: cmpr_6pd
Info (12128): Elaborating entity "cmpr_6pd" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_compare:cmpr7|cmpr_6pd:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "144"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c1l.tdf
    Info (12023): Found entity 1: cntr_c1l
Info (12128): Elaborating entity "cntr_c1l" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr1|cntr_c1l:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_3kj.tdf
    Info (12023): Found entity 1: cntr_3kj
Info (12128): Elaborating entity "cntr_3kj" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr13|cntr_3kj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2kj.tdf
    Info (12023): Found entity 1: cntr_2kj
Info (12128): Elaborating entity "cntr_2kj" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr14|cntr_2kj:auto_generated"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2"
Warning (287001): Assertion warning: The data[] port is connected but aload or sload are not connected or are ground. This means the data will be ignored
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf
    Info (12023): Found entity 1: cntr_idj
Info (12128): Elaborating entity "cntr_idj" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_counter:cntr2|cntr_idj:auto_generated"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_decode:decode11"
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_decode:decode11"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_decode:decode11" with the following parameter:
    Info (12134): Parameter "lpm_decodes" = "5"
    Info (12134): Parameter "lpm_width" = "3"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bbf.tdf
    Info (12023): Found entity 1: decode_bbf
Info (12128): Elaborating entity "decode_bbf" for hierarchy "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|lpm_decode:decode11|decode_bbf:auto_generated"
Info (12128): Elaborating entity "DDS_PLL" for hierarchy "DDS:lo_synth|DDS_PLL:dds_pll"
Info (12128): Elaborating entity "altpll" for hierarchy "DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "charge_pump_current_bits" = "1"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "loop_filter_c_bits" = "0"
    Info (12134): Parameter "loop_filter_r_bits" = "8"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=DDS_PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "m" = "108"
    Info (12134): Parameter "m_initial" = "1"
    Info (12134): Parameter "m_ph" = "0"
    Info (12134): Parameter "n" = "9"
    Info (12134): Parameter "operation_mode" = "NO_COMPENSATION"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "vco_post_scale" = "2"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "c0_high" = "3"
    Info (12134): Parameter "c0_initial" = "1"
    Info (12134): Parameter "c0_low" = "3"
    Info (12134): Parameter "c0_mode" = "even"
    Info (12134): Parameter "c0_ph" = "0"
    Info (12134): Parameter "clk0_counter" = "c0"
    Info (12134): Parameter "scan_chain_mif_file" = "DDS_PLL.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/dds_pll_altpll.v
    Info (12023): Found entity 1: DDS_PLL_altpll
Info (12128): Elaborating entity "DDS_PLL_altpll" for hierarchy "DDS:lo_synth|DDS_PLL:dds_pll|altpll:altpll_component|DDS_PLL_altpll:auto_generated"
Info (12128): Elaborating entity "FREQ_CALC" for hierarchy "FREQ_CALC:freq_calc"
Info (12128): Elaborating entity "BIN_TO_BCD" for hierarchy "FREQ_CALC:freq_calc|BIN_TO_BCD:freq_bcd_conv"
Warning (10230): Verilog HDL assignment warning at BIN_TO_BCD.v(133): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at BIN_TO_BCD.v(106): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at BIN_TO_BCD.v(170): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "CAT_TX_STATE_MACHINE" for hierarchy "FREQ_CALC:freq_calc|CAT_TX_STATE_MACHINE:cat_tx"
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(40): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(41): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(44): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(48): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(52): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(56): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(57): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(60): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(61): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(64): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(65): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(68): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(69): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(72): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(73): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(76): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(77): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(80): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(81): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(84): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(85): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(88): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(89): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(92): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(93): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(96): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(100): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CAT_TX_STATE_MACHINE.v(103): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "TX_MODULE" for hierarchy "TX_MODULE:tx_module"
Warning (10034): Output port "tx" at TX_MODULE.v(18) has no driver
Info (12128): Elaborating entity "TX_FIFO" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo"
Info (12128): Elaborating entity "scfifo" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_7131.tdf
    Info (12023): Found entity 1: scfifo_7131
Info (12128): Elaborating entity "scfifo_7131" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_e731.tdf
    Info (12023): Found entity 1: a_dpfifo_e731
Info (12128): Elaborating entity "a_dpfifo_e731" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pe81.tdf
    Info (12023): Found entity 1: altsyncram_pe81
Info (12128): Elaborating entity "altsyncram_pe81" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ls8.tdf
    Info (12023): Found entity 1: cmpr_ls8
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cmpr_ls8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ls8" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cmpr_ls8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf
    Info (12023): Found entity 1: cntr_0ab
Info (12128): Elaborating entity "cntr_0ab" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_0ab:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_da7.tdf
    Info (12023): Found entity 1: cntr_da7
Info (12128): Elaborating entity "cntr_da7" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_da7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf
    Info (12023): Found entity 1: cntr_1ab
Info (12128): Elaborating entity "cntr_1ab" for hierarchy "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|cntr_1ab:wr_ptr"
Info (12128): Elaborating entity "TX_UART" for hierarchy "TX_MODULE:tx_module|TX_UART:tx_uart"
Warning (10230): Verilog HDL assignment warning at TX_UART.v(43): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at TX_UART.v(47): truncated value with size 32 to match size of target (16)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "TX_MODULE:tx_module|TX_FIFO:tx_fifo|scfifo:scfifo_component|scfifo_7131:auto_generated|a_dpfifo_e731:dpfifo|altsyncram_pe81:FIFOram|q_b[7]"
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "A[7]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "B[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "B[9]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "B[11]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "B[13]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "B[15]" and its non-tri-state driver.
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO_2[0]" has no driver
    Warning (13040): Bidir "GPIO_2[1]" has no driver
    Warning (13040): Bidir "GPIO_2[2]" has no driver
    Warning (13040): Bidir "GPIO_2[3]" has no driver
    Warning (13040): Bidir "GPIO_2[4]" has no driver
    Warning (13040): Bidir "GPIO_2[5]" has no driver
    Warning (13040): Bidir "GPIO_2[6]" has no driver
    Warning (13040): Bidir "GPIO_2[7]" has no driver
    Warning (13040): Bidir "GPIO_2[8]" has no driver
    Warning (13040): Bidir "GPIO_2[9]" has no driver
    Warning (13040): Bidir "GPIO_2[10]" has no driver
    Warning (13040): Bidir "GPIO_2[11]" has no driver
    Warning (13040): Bidir "GPIO_2[12]" has no driver
    Warning (13040): Bidir "A[0]" has no driver
    Warning (13040): Bidir "A[1]" has no driver
    Warning (13040): Bidir "A[2]" has no driver
    Warning (13040): Bidir "A[3]" has no driver
    Warning (13040): Bidir "A[4]" has no driver
    Warning (13040): Bidir "A[5]" has no driver
    Warning (13040): Bidir "A[6]" has no driver
    Warning (13040): Bidir "A[8]" has no driver
    Warning (13040): Bidir "A[9]" has no driver
    Warning (13040): Bidir "A[10]" has no driver
    Warning (13040): Bidir "A[11]" has no driver
    Warning (13040): Bidir "A[12]" has no driver
    Warning (13040): Bidir "A[13]" has no driver
    Warning (13040): Bidir "A[14]" has no driver
    Warning (13040): Bidir "A[15]" has no driver
    Warning (13040): Bidir "A[16]" has no driver
    Warning (13040): Bidir "A[17]" has no driver
    Warning (13040): Bidir "A[18]" has no driver
    Warning (13040): Bidir "A[19]" has no driver
    Warning (13040): Bidir "A[20]" has no driver
    Warning (13040): Bidir "A[21]" has no driver
    Warning (13040): Bidir "A[22]" has no driver
    Warning (13040): Bidir "A[23]" has no driver
    Warning (13040): Bidir "A[24]" has no driver
    Warning (13040): Bidir "A[26]" has no driver
    Warning (13040): Bidir "A[27]" has no driver
    Warning (13040): Bidir "A[28]" has no driver
    Warning (13040): Bidir "A[29]" has no driver
    Warning (13040): Bidir "A[30]" has no driver
    Warning (13040): Bidir "A[31]" has no driver
    Warning (13040): Bidir "A[32]" has no driver
    Warning (13040): Bidir "A[33]" has no driver
    Warning (13040): Bidir "B[1]" has no driver
    Warning (13040): Bidir "B[2]" has no driver
    Warning (13040): Bidir "B[3]" has no driver
    Warning (13040): Bidir "B[4]" has no driver
    Warning (13040): Bidir "B[5]" has no driver
    Warning (13040): Bidir "B[6]" has no driver
    Warning (13040): Bidir "B[7]" has no driver
    Warning (13040): Bidir "B[8]" has no driver
    Warning (13040): Bidir "B[10]" has no driver
    Warning (13040): Bidir "B[12]" has no driver
    Warning (13040): Bidir "B[14]" has no driver
    Warning (13040): Bidir "B[16]" has no driver
    Warning (13040): Bidir "B[17]" has no driver
    Warning (13040): Bidir "B[18]" has no driver
    Warning (13040): Bidir "B[19]" has no driver
    Warning (13040): Bidir "B[20]" has no driver
    Warning (13040): Bidir "B[21]" has no driver
    Warning (13040): Bidir "B[22]" has no driver
    Warning (13040): Bidir "B[23]" has no driver
    Warning (13040): Bidir "B[24]" has no driver
    Warning (13040): Bidir "B[25]" has no driver
    Warning (13040): Bidir "B[26]" has no driver
    Warning (13040): Bidir "B[28]" has no driver
    Warning (13040): Bidir "B[30]" has no driver
    Warning (13040): Bidir "B[31]" has no driver
    Warning (13040): Bidir "B[32]" has no driver
    Warning (13040): Bidir "B[33]" has no driver
    Warning (13040): Bidir "B[27]" has no driver
    Warning (13040): Bidir "B[29]" has no driver
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "A[25]" is fed by GND
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "A[7]~synth"
    Warning (13010): Node "B[0]~synth"
    Warning (13010): Node "B[9]~synth"
    Warning (13010): Node "B[11]~synth"
    Warning (13010): Node "B[13]~synth"
    Warning (13010): Node "B[15]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 69 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire[0]"
    Info (17048): Logic cell "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire[1]"
    Info (17048): Logic cell "DDS:lo_synth|DDS_PLL_RECONFIG:dds_pll_reconfig|DDS_PLL_RECONFIG_pllrcfg_d711:DDS_PLL_RECONFIG_pllrcfg_d711_component|cuda_combout_wire[2]"
Info (144001): Generated suppressed messages file C:/Repositories/Pulsar_SDR/SDR_REV_A.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "EPCS_DATA0"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]"
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]"
    Warning (15610): No output dependent on input pin "A_IN[0]"
    Warning (15610): No output dependent on input pin "A_IN[1]"
    Warning (15610): No output dependent on input pin "B_IN[0]"
    Warning (15610): No output dependent on input pin "B_IN[1]"
Info (21057): Implemented 422 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 11 output pins
    Info (21060): Implemented 81 bidirectional pins
    Info (21061): Implemented 313 logic cells
    Info (21064): Implemented 1 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 169 warnings
    Info: Peak virtual memory: 551 megabytes
    Info: Processing ended: Wed Jan 02 21:51:46 2013
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Repositories/Pulsar_SDR/SDR_REV_A.map.smsg.


