// Seed: 198004324
module module_0;
  wire id_1;
  wire id_2 = id_2;
  wire id_3;
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    output logic id_1,
    output logic id_2
);
  assign id_2 = id_4;
  always @(1 or 1) begin : LABEL_0
    if (id_4) for (id_4 = id_4; id_4; id_1 = id_4) @(1);
    for (id_2 = id_4; 1'h0; id_1 = id_4) @(1);
    assert (id_4);
    if ("") id_4 <= id_4;
    else begin : LABEL_0
      @(posedge id_4) $display;
      if (id_4)
        if (id_4 == id_4 && 1)
          if (1 == id_4) begin : LABEL_0
            id_4 <= 1;
          end else id_1 <= id_4;
        else begin : LABEL_0
          id_4 <= 1;
        end
    end
  end
  logic id_5 = 1 == 1;
  module_0 modCall_1 ();
  always @(posedge id_5) begin : LABEL_0
    #1 id_1 = id_4;
    disable id_6;
    id_5 <= 1;
  end
endmodule
