TimeQuest Timing Analyzer report for cpu_prj
Thu Oct 26 16:24:54 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Signal Integrity Metrics (Slow 1200mv 0c Model)
 56. Signal Integrity Metrics (Slow 1200mv 85c Model)
 57. Signal Integrity Metrics (Fast 1200mv 0c Model)
 58. Setup Transfers
 59. Hold Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths
 63. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; cpu_prj                                                            ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE10F17C8                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.25        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  25.0%      ;
;     Processors 3-14        ; < 0.1%      ;
;     Processors 15-20       ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; cpu_prj.sdc   ; OK     ; Thu Oct 26 16:24:51 2023 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 16.000 ; 62.5 MHz  ; 0.000 ; 8.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 33.98 MHz ; 33.98 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk   ; -13.427 ; -11535.032        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 7.657 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                    ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -13.427 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 29.700     ;
; -13.379 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 29.657     ;
; -13.359 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.230      ; 29.637     ;
; -13.247 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.255      ; 29.550     ;
; -13.212 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.251      ; 29.511     ;
; -13.198 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 29.471     ;
; -13.180 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.226      ; 29.454     ;
; -13.146 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 29.419     ;
; -13.142 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 29.417     ;
; -13.141 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.243      ; 29.432     ;
; -13.140 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.266      ; 29.454     ;
; -13.138 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.255      ; 29.441     ;
; -13.123 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.231      ; 29.402     ;
; -13.097 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 29.370     ;
; -13.009 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.227      ; 29.284     ;
; -12.968 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 29.261     ;
; -12.964 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 29.250     ;
; -12.954 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.245     ;
; -12.945 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 29.221     ;
; -12.944 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.259      ; 29.251     ;
; -12.879 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 29.170     ;
; -12.831 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.248      ; 29.127     ;
; -12.811 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 29.107     ;
; -12.791 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.237      ; 29.076     ;
; -12.704 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.984     ;
; -12.699 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.273      ; 29.020     ;
; -12.687 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.966     ;
; -12.664 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.269      ; 28.981     ;
; -12.656 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.237      ; 28.941     ;
; -12.650 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 28.941     ;
; -12.639 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.236      ; 28.923     ;
; -12.636 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.237      ; 28.921     ;
; -12.632 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.244      ; 28.924     ;
; -12.619 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.236      ; 28.903     ;
; -12.598 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 28.889     ;
; -12.594 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 28.887     ;
; -12.593 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.261      ; 28.902     ;
; -12.592 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.284      ; 28.924     ;
; -12.590 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.273      ; 28.911     ;
; -12.587 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.867     ;
; -12.575 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.249      ; 28.872     ;
; -12.573 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 28.864     ;
; -12.573 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 28.834     ;
; -12.566 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 28.839     ;
; -12.558 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 28.844     ;
; -12.549 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 28.840     ;
; -12.539 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.237      ; 28.824     ;
; -12.525 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.248      ; 28.821     ;
; -12.525 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 28.791     ;
; -12.524 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.262      ; 28.834     ;
; -12.519 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.237      ; 28.804     ;
; -12.519 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.798     ;
; -12.509 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.230      ; 28.787     ;
; -12.507 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.261      ; 28.816     ;
; -12.505 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.248      ; 28.801     ;
; -12.505 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 28.771     ;
; -12.491 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.220     ; 28.319     ;
; -12.489 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 28.795     ;
; -12.475 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.755     ;
; -12.472 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.257      ; 28.777     ;
; -12.471 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.236      ; 28.755     ;
; -12.461 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.245      ; 28.754     ;
; -12.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.737     ;
; -12.457 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.233      ; 28.738     ;
; -12.451 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.236      ; 28.735     ;
; -12.443 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.215     ; 28.276     ;
; -12.441 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.226     ; 28.263     ;
; -12.440 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.720     ;
; -12.423 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.703     ;
; -12.423 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.215     ; 28.256     ;
; -12.420 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.263      ; 28.731     ;
; -12.419 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.234      ; 28.701     ;
; -12.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.250      ; 28.716     ;
; -12.417 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.273      ; 28.738     ;
; -12.416 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.256      ; 28.720     ;
; -12.415 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.262      ; 28.725     ;
; -12.411 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.226     ; 28.233     ;
; -12.407 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.262      ; 28.717     ;
; -12.406 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.685     ;
; -12.406 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.261      ; 28.715     ;
; -12.402 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.233      ; 28.683     ;
; -12.401 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.249      ; 28.698     ;
; -12.400 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.238      ; 28.686     ;
; -12.400 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.272      ; 28.720     ;
; -12.398 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.261      ; 28.707     ;
; -12.397 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.246      ; 28.691     ;
; -12.396 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.277      ; 28.721     ;
; -12.393 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.221     ; 28.220     ;
; -12.393 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.273      ; 28.714     ;
; -12.393 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.243      ; 28.684     ;
; -12.383 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.237      ; 28.668     ;
; -12.380 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.659     ;
; -12.374 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.654     ;
; -12.373 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.231      ; 28.652     ;
; -12.373 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.221     ; 28.200     ;
; -12.372 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.258      ; 28.678     ;
; -12.363 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.221     ; 28.190     ;
; -12.358 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.232      ; 28.638     ;
; -12.358 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.269      ; 28.675     ;
; -12.358 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.239      ; 28.645     ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                      ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                                                   ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.BEGIN                                    ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.TX_BYTE                                  ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.END                                      ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[1]                                 ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|bit_cnt[3]                                 ; uart_debug:u_uart_debug|bit_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.BEGIN                           ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                       ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|uart_state.END                             ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[0]                                ; uart_debug:u_uart_debug|byte_cnt[0]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[1]                                ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_debug:u_uart_debug|byte_cnt[2]                                ; uart_debug:u_uart_debug|byte_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[0]                                        ; timer:u_timer|timer_ctrl[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer:u_timer|timer_ctrl[2]                                        ; timer:u_timer|timer_ctrl[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.IDLE                                     ; uart:u_uart|uart_rx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.BEGIN                                    ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.RX_BYTE                                  ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[1]                                          ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[2]                                          ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|rx_bit_cnt[3]                                          ; uart:u_uart|rx_bit_cnt[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_rx_state.END                                      ; uart:u_uart|uart_rx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_ctrl[1]                                           ; uart:u_uart|uart_ctrl[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|cause[2]                               ; RISCV:u_RISCV|clint:u_clint|cause[2]                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_ctrl[0]                                           ; uart:u_uart|uart_ctrl[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                     ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|tx_data_rd                                             ; uart:u_uart|tx_data_rd                                                                          ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart:u_uart|uart_tx_state.IDLE                                     ; uart:u_uart|uart_tx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o            ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY                                     ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]              ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]                                           ; clk          ; clk         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; uart_debug:u_uart_debug|bit_cnt[0]                                 ; uart_debug:u_uart_debug|bit_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart:u_uart|rx_bit_cnt[0]                                          ; uart:u_uart|rx_bit_cnt[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; uart:u_uart|uart_rx_state.IDLE                                     ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.785      ;
; 0.494 ; uart:u_uart|rx_bit_cnt[1]                                          ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.787      ;
; 0.500 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[17]                       ; RISCV:u_RISCV|clint:u_clint|ins_addr[17]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; uart_debug:u_uart_debug|uart_state.IDLE                            ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; uart:u_uart|rx_bit_cnt[0]                                          ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.793      ;
; 0.501 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]               ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.793      ;
; 0.503 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]               ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.795      ;
; 0.507 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[13]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[13]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[15]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[15]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[3]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; uart:u_uart|uart_tx_state.IDLE                                     ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.801      ;
; 0.509 ; uart_debug:u_uart_debug|uart_state.END                             ; uart_debug:u_uart_debug|uart_state.IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.802      ;
; 0.509 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[25]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[25]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.509 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[31]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[31]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.803      ;
; 0.512 ; uart_debug:u_uart_debug|data_rd_flag                               ; uart_debug:u_uart_debug|mem_wr_en_o                                                             ; clk          ; clk         ; 0.000        ; 0.081      ; 0.805      ;
; 0.526 ; uart:u_uart|uart_rx_data_buf_temp[5]                               ; uart:u_uart|uart_rx_data_buf_temp[4]                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.818      ;
; 0.526 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[1]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[1]                                                       ; clk          ; clk         ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]    ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; uart:u_uart|uart_rx_data_buf_temp[6]                               ; uart:u_uart|uart_rx_data_buf_temp[5]                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; uart:u_uart|uart_rx_data_buf_temp[2]                               ; uart:u_uart|uart_rx_data_buf_temp[1]                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; uart:u_uart|uart_rx_data_buf_temp[1]                               ; uart:u_uart|uart_rx_data_buf_temp[0]                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 0.820      ;
; 0.532 ; uart_debug:u_uart_debug|byte_cnt[2]                                ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.081      ; 0.825      ;
; 0.534 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.827      ;
; 0.535 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]                ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.082      ; 0.829      ;
; 0.628 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[10]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.310      ;
; 0.641 ; uart_debug:u_uart_debug|wr_data_reg[5]                             ; uart_debug:u_uart_debug|mem_wr_data_o[5]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.934      ;
; 0.643 ; uart_debug:u_uart_debug|wr_data_reg[6]                             ; uart_debug:u_uart_debug|mem_wr_data_o[6]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[3]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.325      ;
; 0.644 ; uart_debug:u_uart_debug|byte_data[0]                               ; uart_debug:u_uart_debug|wr_data_reg[24]                                                         ; clk          ; clk         ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; uart_debug:u_uart_debug|wr_data_reg[2]                             ; uart_debug:u_uart_debug|mem_wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; uart_debug:u_uart_debug|wr_data_reg[0]                             ; uart_debug:u_uart_debug|mem_wr_data_o[0]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; uart_debug:u_uart_debug|wr_data_reg[1]                             ; uart_debug:u_uart_debug|mem_wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.938      ;
; 0.649 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[29]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[29]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.943      ;
; 0.666 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[14]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[14]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.960      ;
; 0.666 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[20]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[20]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 0.959      ;
; 0.667 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[18]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 0.961      ;
; 0.671 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]    ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[25]                                 ; clk          ; clk         ; 0.000        ; 0.081      ; 0.964      ;
; 0.677 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[5]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.359      ;
; 0.688 ; uart:u_uart|uart_tx_state.BEGIN                                    ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.081      ; 0.981      ;
; 0.699 ; RISCV:u_RISCV|clint:u_clint|ins_addr[22]                           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[22]                                                       ; clk          ; clk         ; 0.000        ; 0.083      ; 0.994      ;
; 0.706 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[19]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[19]                                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 0.999      ;
; 0.707 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[1]                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[4]                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[3]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[3]                               ; clk          ; clk         ; 0.000        ; 0.081      ; 1.001      ;
; 0.711 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[10]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[10]                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 1.002      ;
; 0.716 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[7]            ; RISCV:u_RISCV|clint:u_clint|wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.009      ;
; 0.718 ; uart_debug:u_uart_debug|wr_data_reg[3]                             ; uart_debug:u_uart_debug|mem_wr_data_o[3]                                                        ; clk          ; clk         ; 0.000        ; 0.081      ; 1.011      ;
; 0.723 ; uart_debug:u_uart_debug|wr_data_reg[7]                             ; uart_debug:u_uart_debug|mem_wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 1.015      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[15]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]                                      ; clk          ; clk         ; 0.000        ; 0.082      ; 1.017      ;
; 0.723 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; uart:u_uart|uart_rx_data_buf_temp[3]                               ; uart:u_uart|uart_rx_data_buf_temp[2]                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[2]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[3]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[27]                                      ; clk          ; clk         ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[4]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[4]                                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.019      ;
; 0.726 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[2]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.428      ; 1.408      ;
; 0.726 ; uart:u_uart|uart_rx_data_buf_temp[7]                               ; uart:u_uart|uart_rx_data_buf_temp[6]                                                            ; clk          ; clk         ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]                                       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.019      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.657 ; 7.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.657 ; 7.892        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.658 ; 7.893        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.659 ; 7.894        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.660 ; 7.895        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_we_reg        ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.661 ; 7.896        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a3~porta_we_reg        ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.662 ; 7.897        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_we_reg       ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_datain_reg0   ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.663 ; 7.898        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_datain_reg0   ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.664 ; 7.899        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a12~porta_address_reg0 ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.563 ; 4.543 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.021 ; 3.108 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.815 ; 3.099 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.614  ; 0.497  ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.064 ; -0.181 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -2.336 ; -2.608 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.392 ; 8.570 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.376 ; 8.553 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.392 ; 8.570 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.064 ; 8.206 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.736 ; 7.842 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.873 ; 8.048 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.464 ; 7.568 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.078 ; 8.251 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.094 ; 8.267 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.778 ; 7.917 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.464 ; 7.568 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.596 ; 7.766 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 36.68 MHz ; 36.68 MHz       ; clk        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+---------+------------------+
; Clock ; Slack   ; End Point TNS    ;
+-------+---------+------------------+
; clk   ; -11.260 ; -9161.333        ;
+-------+---------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.400 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.664 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                     ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -11.260 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 27.502     ;
; -11.219 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.205      ; 27.463     ;
; -11.192 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 27.435     ;
; -11.117 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.200      ; 27.356     ;
; -11.097 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.201      ; 27.337     ;
; -11.084 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 27.348     ;
; -11.051 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.224      ; 27.314     ;
; -11.021 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.225      ; 27.285     ;
; -11.014 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.237      ; 27.290     ;
; -11.000 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.202      ; 27.241     ;
; -10.967 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 27.209     ;
; -10.966 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.216      ; 27.221     ;
; -10.952 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.205      ; 27.196     ;
; -10.920 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 27.162     ;
; -10.847 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.202      ; 27.088     ;
; -10.812 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.215      ; 27.066     ;
; -10.808 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.203      ; 27.050     ;
; -10.806 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.219      ; 27.064     ;
; -10.801 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 27.057     ;
; -10.801 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 27.068     ;
; -10.643 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 26.895     ;
; -10.612 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.216      ; 26.867     ;
; -10.571 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 26.828     ;
; -10.544 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 26.800     ;
; -10.469 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.213      ; 26.721     ;
; -10.449 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 26.702     ;
; -10.436 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.681     ;
; -10.436 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 26.713     ;
; -10.432 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.201      ; 26.672     ;
; -10.429 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.675     ;
; -10.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 26.671     ;
; -10.403 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.237      ; 26.679     ;
; -10.395 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.208      ; 26.642     ;
; -10.388 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.209      ; 26.636     ;
; -10.373 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.238      ; 26.650     ;
; -10.371 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.617     ;
; -10.371 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.204      ; 26.614     ;
; -10.368 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.614     ;
; -10.366 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.250      ; 26.655     ;
; -10.361 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.208      ; 26.608     ;
; -10.361 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.606     ;
; -10.352 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 26.606     ;
; -10.335 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.218     ; 26.156     ;
; -10.331 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.220     ; 26.150     ;
; -10.330 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.209      ; 26.578     ;
; -10.326 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.217      ; 26.582     ;
; -10.320 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.208      ; 26.567     ;
; -10.319 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.216      ; 26.574     ;
; -10.318 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.229      ; 26.586     ;
; -10.308 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.189      ; 26.536     ;
; -10.304 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.218      ; 26.561     ;
; -10.303 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.208      ; 26.550     ;
; -10.294 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.216     ; 26.117     ;
; -10.293 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 26.535     ;
; -10.293 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.539     ;
; -10.290 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.218     ; 26.111     ;
; -10.286 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 26.529     ;
; -10.285 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.219      ; 26.543     ;
; -10.273 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 26.516     ;
; -10.272 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.216      ; 26.527     ;
; -10.267 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.217     ; 26.089     ;
; -10.267 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.191      ; 26.497     ;
; -10.266 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.205      ; 26.510     ;
; -10.263 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.219     ; 26.083     ;
; -10.260 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.527     ;
; -10.258 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.218      ; 26.515     ;
; -10.253 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.229      ; 26.521     ;
; -10.240 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.190      ; 26.469     ;
; -10.238 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.483     ;
; -10.228 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 26.471     ;
; -10.227 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.218     ; 26.048     ;
; -10.227 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.227      ; 26.493     ;
; -10.220 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 26.487     ;
; -10.218 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.203      ; 26.460     ;
; -10.208 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.205      ; 26.452     ;
; -10.205 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|_ram_rtl_0_bypass[20]                                                                 ; clk          ; clk         ; 16.000       ; 0.361      ; 26.568     ;
; -10.199 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 26.453     ;
; -10.198 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.204      ; 26.441     ;
; -10.197 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.208      ; 26.444     ;
; -10.197 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.464     ;
; -10.195 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.229      ; 26.463     ;
; -10.192 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.221     ; 26.010     ;
; -10.190 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.229      ; 26.458     ;
; -10.190 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.240      ; 26.469     ;
; -10.188 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.223     ; 26.004     ;
; -10.186 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[10] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.216     ; 26.009     ;
; -10.185 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.228      ; 26.452     ;
; -10.183 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.214      ; 26.436     ;
; -10.183 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.241      ; 26.463     ;
; -10.176 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.205      ; 26.420     ;
; -10.172 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[4]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.417     ;
; -10.172 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[9]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.220     ; 25.991     ;
; -10.170 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.207      ; 26.416     ;
; -10.169 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.414     ;
; -10.169 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[5]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.206      ; 26.414     ;
; -10.168 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.222     ; 25.985     ;
; -10.165 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.186      ; 26.390     ;
; -10.164 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 26.431     ;
; -10.163 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.215      ; 26.417     ;
; -10.162 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.228      ; 26.429     ;
+---------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                      ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                                                   ; clk          ; clk         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.BEGIN                                    ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.TX_BYTE                                  ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.END                                      ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:u_timer|timer_ctrl[0]                                        ; timer:u_timer|timer_ctrl[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer:u_timer|timer_ctrl[2]                                        ; timer:u_timer|timer_ctrl[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.IDLE                                     ; uart:u_uart|uart_rx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.BEGIN                                    ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.RX_BYTE                                  ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[1]                                          ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[2]                                          ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|rx_bit_cnt[3]                                          ; uart:u_uart|rx_bit_cnt[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_rx_state.END                                      ; uart:u_uart|uart_rx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_ctrl[1]                                           ; uart:u_uart|uart_ctrl[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|cause[2]                               ; RISCV:u_RISCV|clint:u_clint|cause[2]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                     ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|tx_data_rd                                             ; uart:u_uart|tx_data_rd                                                                          ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart:u_uart|uart_tx_state.IDLE                                     ; uart:u_uart|uart_tx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o            ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY                                     ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|bit_cnt[1]                                 ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|bit_cnt[3]                                 ; uart_debug:u_uart_debug|bit_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|uart_state.BEGIN                           ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                       ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|uart_state.END                             ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|byte_cnt[0]                                ; uart_debug:u_uart_debug|byte_cnt[0]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|byte_cnt[1]                                ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart_debug:u_uart_debug|byte_cnt[2]                                ; uart_debug:u_uart_debug|byte_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; uart:u_uart|uart_ctrl[0]                                           ; uart:u_uart|uart_ctrl[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]              ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]                                           ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart:u_uart|rx_bit_cnt[0]                                          ; uart:u_uart|rx_bit_cnt[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; uart_debug:u_uart_debug|bit_cnt[0]                                 ; uart_debug:u_uart_debug|bit_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.072      ; 0.684      ;
; 0.455 ; uart:u_uart|uart_rx_state.IDLE                                     ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.723      ;
; 0.459 ; uart:u_uart|rx_bit_cnt[1]                                          ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.727      ;
; 0.464 ; uart:u_uart|rx_bit_cnt[0]                                          ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.732      ;
; 0.464 ; uart_debug:u_uart_debug|uart_state.IDLE                            ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.731      ;
; 0.468 ; uart:u_uart|uart_tx_state.IDLE                                     ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]               ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.736      ;
; 0.470 ; uart_debug:u_uart_debug|uart_state.END                             ; uart_debug:u_uart_debug|uart_state.IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[17]                       ; RISCV:u_RISCV|clint:u_clint|ins_addr[17]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.737      ;
; 0.472 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]               ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.739      ;
; 0.476 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[31]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[31]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[13]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[13]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[3]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[15]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[15]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[25]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[25]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.745      ;
; 0.481 ; uart_debug:u_uart_debug|data_rd_flag                               ; uart_debug:u_uart_debug|mem_wr_en_o                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.748      ;
; 0.490 ; uart:u_uart|uart_rx_data_buf_temp[5]                               ; uart:u_uart|uart_rx_data_buf_temp[4]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.758      ;
; 0.491 ; uart:u_uart|uart_rx_data_buf_temp[6]                               ; uart:u_uart|uart_rx_data_buf_temp[5]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]    ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; uart:u_uart|uart_rx_data_buf_temp[2]                               ; uart:u_uart|uart_rx_data_buf_temp[1]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[1]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[1]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; uart:u_uart|uart_rx_data_buf_temp[1]                               ; uart:u_uart|uart_rx_data_buf_temp[0]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.760      ;
; 0.497 ; uart_debug:u_uart_debug|byte_cnt[2]                                ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.764      ;
; 0.500 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.768      ;
; 0.501 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]                ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.769      ;
; 0.598 ; uart_debug:u_uart_debug|wr_data_reg[5]                             ; uart_debug:u_uart_debug|mem_wr_data_o[5]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; uart_debug:u_uart_debug|byte_data[0]                               ; uart_debug:u_uart_debug|wr_data_reg[24]                                                         ; clk          ; clk         ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; uart_debug:u_uart_debug|wr_data_reg[6]                             ; uart_debug:u_uart_debug|mem_wr_data_o[6]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; uart_debug:u_uart_debug|wr_data_reg[0]                             ; uart_debug:u_uart_debug|mem_wr_data_o[0]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; uart_debug:u_uart_debug|wr_data_reg[2]                             ; uart_debug:u_uart_debug|mem_wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; uart_debug:u_uart_debug|wr_data_reg[1]                             ; uart_debug:u_uart_debug|mem_wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.868      ;
; 0.605 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[10]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.376      ; 1.211      ;
; 0.606 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[29]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[29]                                                      ; clk          ; clk         ; 0.000        ; 0.074      ; 0.875      ;
; 0.612 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[3]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.376      ; 1.218      ;
; 0.613 ; uart:u_uart|uart_tx_state.BEGIN                                    ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.073      ; 0.881      ;
; 0.618 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[20]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[20]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.886      ;
; 0.620 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[14]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[14]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.888      ;
; 0.621 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[18]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.889      ;
; 0.624 ; RISCV:u_RISCV|clint:u_clint|ins_addr[22]                           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[22]                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 0.893      ;
; 0.624 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]    ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[25]                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.891      ;
; 0.626 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[19]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[19]                                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.894      ;
; 0.631 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[10]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[10]                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.897      ;
; 0.634 ; uart_debug:u_uart_debug|wr_data_reg[3]                             ; uart_debug:u_uart_debug|mem_wr_data_o[3]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.902      ;
; 0.638 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[7]            ; RISCV:u_RISCV|clint:u_clint|wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.073      ; 0.906      ;
; 0.641 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[4]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[4]                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.909      ;
; 0.643 ; uart_debug:u_uart_debug|wr_data_reg[7]                             ; uart_debug:u_uart_debug|mem_wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.910      ;
; 0.644 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[5]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.376      ; 1.250      ;
; 0.650 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[11]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[11]                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.916      ;
; 0.655 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[1]                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.922      ;
; 0.655 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[4]                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.922      ;
; 0.657 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[3]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[3]                               ; clk          ; clk         ; 0.000        ; 0.072      ; 0.924      ;
; 0.663 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[3][0]               ; uart:u_uart|uart_rx_delay                                                                       ; clk          ; clk         ; 0.000        ; 0.073      ; 0.931      ;
; 0.666 ; uart:u_uart|uart_rx_data_buf_temp[3]                               ; uart:u_uart|uart_rx_data_buf_temp[2]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[15]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.666 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]                                      ; clk          ; clk         ; 0.000        ; 0.073      ; 0.935      ;
; 0.667 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[2]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[3]                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; uart:u_uart|uart_rx_data_buf_temp[7]                               ; uart:u_uart|uart_rx_data_buf_temp[6]                                                            ; clk          ; clk         ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[27]                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.935      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.664 ; 7.894        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.664 ; 7.894        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.666 ; 7.896        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 7.667 ; 7.897        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.668 ; 7.898        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_datain_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a3~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.669 ; 7.899        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.670 ; 7.900        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.671 ; 7.901        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_datain_reg0   ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.280 ; 4.275 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 2.851 ; 3.071 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.536 ; 2.632 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.556  ; 0.387  ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.040 ; -0.291 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -2.105 ; -2.198 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 7.560 ; 7.909 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.533 ; 7.894 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.560 ; 7.909 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 7.261 ; 7.542 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 6.974 ; 7.201 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.096 ; 7.422 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 6.709 ; 6.929 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 7.247 ; 7.595 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 7.272 ; 7.609 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 6.986 ; 7.257 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 6.709 ; 6.929 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 6.827 ; 7.142 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 3.037 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 7.370 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                   ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                           ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.037 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 13.076     ;
; 3.054 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.105      ; 13.060     ;
; 3.061 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 13.053     ;
; 3.073 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.100      ; 13.036     ;
; 3.086 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 13.038     ;
; 3.087 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.101      ; 13.023     ;
; 3.117 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 13.006     ;
; 3.154 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.111      ; 12.966     ;
; 3.159 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 12.954     ;
; 3.160 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.104      ; 12.953     ;
; 3.167 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 12.957     ;
; 3.178 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.102      ; 12.933     ;
; 3.187 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 12.943     ;
; 3.191 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 12.922     ;
; 3.197 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.102      ; 12.914     ;
; 3.216 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.103      ; 12.896     ;
; 3.225 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 12.905     ;
; 3.237 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.885     ;
; 3.243 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 12.876     ;
; 3.244 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.112      ; 12.877     ;
; 3.258 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.864     ;
; 3.275 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.848     ;
; 3.282 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 12.841     ;
; 3.294 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.824     ;
; 3.307 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.124      ; 12.826     ;
; 3.308 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.811     ;
; 3.335 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.783     ;
; 3.335 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.783     ;
; 3.338 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.123      ; 12.794     ;
; 3.352 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 12.767     ;
; 3.359 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.760     ;
; 3.369 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.748     ;
; 3.371 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 12.743     ;
; 3.373 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 12.750     ;
; 3.375 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.120      ; 12.754     ;
; 3.380 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.742     ;
; 3.381 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.113      ; 12.741     ;
; 3.384 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.745     ;
; 3.385 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.106      ; 12.730     ;
; 3.386 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.109      ; 12.732     ;
; 3.388 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.730     ;
; 3.388 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.124      ; 12.745     ;
; 3.390 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 12.734     ;
; 3.393 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.725     ;
; 3.397 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.115      ; 12.727     ;
; 3.399 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 12.721     ;
; 3.399 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.101      ; 12.711     ;
; 3.405 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.104      ; 12.708     ;
; 3.405 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.110      ; 12.714     ;
; 3.407 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.100      ; 12.702     ;
; 3.408 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.130      ; 12.731     ;
; 3.409 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.710     ;
; 3.412 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.113      ; 12.710     ;
; 3.412 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.707     ;
; 3.415 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 12.713     ;
; 3.416 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.102      ; 12.695     ;
; 3.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 12.702     ;
; 3.418 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 12.710     ;
; 3.419 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 12.695     ;
; 3.422 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.125      ; 12.712     ;
; 3.423 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.111      ; 12.697     ;
; 3.423 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.102      ; 12.688     ;
; 3.424 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.105      ; 12.690     ;
; 3.435 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.097      ; 12.671     ;
; 3.437 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.112      ; 12.684     ;
; 3.437 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.692     ;
; 3.438 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.106      ; 12.677     ;
; 3.446 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.130      ; 12.693     ;
; 3.447 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.110      ; 12.672     ;
; 3.448 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.112      ; 12.673     ;
; 3.449 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.098      ; 12.658     ;
; 3.449 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.118      ; 12.678     ;
; 3.452 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.116      ; 12.673     ;
; 3.453 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.124      ; 12.680     ;
; 3.457 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.661     ;
; 3.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.109      ; 12.660     ;
; 3.458 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.122      ; 12.673     ;
; 3.460 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[3]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a8~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.104      ; 12.653     ;
; 3.464 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 12.664     ;
; 3.465 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.120      ; 12.664     ;
; 3.465 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.121      ; 12.665     ;
; 3.468 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.119      ; 12.660     ;
; 3.476 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.107      ; 12.640     ;
; 3.479 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.111      ; 12.641     ;
; 3.482 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.073     ; 12.454     ;
; 3.485 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.126      ; 12.650     ;
; 3.486 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.115      ; 12.638     ;
; 3.489 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.109      ; 12.629     ;
; 3.490 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.121      ; 12.640     ;
; 3.491 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.626     ;
; 3.492 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.108      ; 12.625     ;
; 3.495 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.114      ; 12.628     ;
; 3.495 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[2]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.107      ; 12.621     ;
; 3.496 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.114      ; 12.627     ;
; 3.497 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[1]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.108      ; 12.620     ;
; 3.499 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ; clk          ; clk         ; 16.000       ; -0.072     ; 12.438     ;
; 3.499 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[0]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.119      ; 12.629     ;
; 3.503 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[8]  ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~portb_address_reg0 ; clk          ; clk         ; 16.000       ; 0.125      ; 12.631     ;
; 3.505 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[1]  ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ; clk          ; clk         ; 16.000       ; 0.116      ; 12.620     ;
; 3.506 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg2_rd_data_o[12] ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ; clk          ; clk         ; 16.000       ; -0.072     ; 12.431     ;
+-------+---------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                          ; To Node                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[1]                                 ; uart_debug:u_uart_debug|bit_cnt[1]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|bit_cnt[3]                                 ; uart_debug:u_uart_debug|bit_cnt[3]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.BEGIN                           ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                       ; uart_debug:u_uart_debug|uart_state.SEND_BYTE                                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|uart_state.END                             ; uart_debug:u_uart_debug|uart_state.END                                                          ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[0]                                ; uart_debug:u_uart_debug|byte_cnt[0]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[1]                                ; uart_debug:u_uart_debug|byte_cnt[1]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_debug:u_uart_debug|byte_cnt[2]                                ; uart_debug:u_uart_debug|byte_cnt[2]                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                      ; RISCV:u_RISCV|clint:u_clint|wr_privilege_en_o                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:u_timer|timer_ctrl[0]                                        ; timer:u_timer|timer_ctrl[0]                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; timer:u_timer|timer_ctrl[2]                                        ; timer:u_timer|timer_ctrl[2]                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.IDLE                                     ; uart:u_uart|uart_rx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.BEGIN                                    ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.RX_BYTE                                  ; uart:u_uart|uart_rx_state.RX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[1]                                          ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[2]                                          ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|rx_bit_cnt[3]                                          ; uart:u_uart|rx_bit_cnt[3]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_rx_state.END                                      ; uart:u_uart|uart_rx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart:u_uart|uart_ctrl[1]                                           ; uart:u_uart|uart_ctrl[1]                                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o       ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[0]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY        ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_state.BUSY                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.BEGIN                                    ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.TX_BYTE                                  ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.END                                      ; uart:u_uart|uart_tx_state.END                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|cause[2]                               ; RISCV:u_RISCV|clint:u_clint|cause[2]                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_ctrl[0]                                           ; uart:u_uart|uart_ctrl[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                     ; RISCV:u_RISCV|clint:u_clint|csr_state.CSR_IDLE                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|tx_data_rd                                             ; uart:u_uart|tx_data_rd                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart:u_uart|uart_tx_state.IDLE                                     ; uart:u_uart|uart_tx_state.IDLE                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o            ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_busy_o                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_debug:u_uart_debug|bit_cnt[0]                                 ; uart_debug:u_uart_debug|bit_cnt[0]                                                              ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[0][0]               ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]              ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|cycle[0]                                           ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; RISCV:u_RISCV|clint:u_clint|div_ins_addr[17]                       ; RISCV:u_RISCV|clint:u_clint|ins_addr[17]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; uart:u_uart|rx_bit_cnt[0]                                          ; uart:u_uart|rx_bit_cnt[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[1][0]               ; uart:u_uart|delay_buffer:u_delay_buffer|buffer[2][0]                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[3]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[3]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[15]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[15]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[25]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[25]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[13]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[13]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[31]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[31]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.319      ;
; 0.200 ; uart_debug:u_uart_debug|data_rd_flag                               ; uart_debug:u_uart_debug|mem_wr_en_o                                                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; uart:u_uart|rx_bit_cnt[1]                                          ; uart:u_uart|rx_bit_cnt[2]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.200 ; uart:u_uart|uart_rx_state.IDLE                                     ; uart:u_uart|uart_rx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.037      ; 0.321      ;
; 0.202 ; uart:u_uart|rx_bit_cnt[0]                                          ; uart:u_uart|rx_bit_cnt[1]                                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; uart:u_uart|uart_rx_data_buf_temp[5]                               ; uart:u_uart|uart_rx_data_buf_temp[4]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.324      ;
; 0.204 ; uart:u_uart|uart_rx_data_buf_temp[6]                               ; uart:u_uart|uart_rx_data_buf_temp[5]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[28]    ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[28]                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart:u_uart|uart_rx_data_buf_temp[2]                               ; uart:u_uart|uart_rx_data_buf_temp[1]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[1]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[1]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; uart:u_uart|uart_rx_data_buf_temp[1]                               ; uart:u_uart|uart_rx_data_buf_temp[0]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; uart_debug:u_uart_debug|uart_state.IDLE                            ; uart_debug:u_uart_debug|uart_state.BEGIN                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; uart_debug:u_uart_debug|byte_cnt[2]                                ; uart_debug:u_uart_debug|data_rd_flag                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; uart_debug:u_uart_debug|uart_state.END                             ; uart_debug:u_uart_debug|uart_state.IDLE                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.329      ;
; 0.209 ; uart:u_uart|uart_tx_state.IDLE                                     ; uart:u_uart|uart_tx_state.BEGIN                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg1_rd_data_o[4] ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[4]                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|cnt[5]                ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_res_ready_o                                    ; clk          ; clk         ; 0.000        ; 0.037      ; 0.332      ;
; 0.252 ; uart_debug:u_uart_debug|wr_data_reg[1]                             ; uart_debug:u_uart_debug|mem_wr_data_o[1]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; uart_debug:u_uart_debug|wr_data_reg[5]                             ; uart_debug:u_uart_debug|mem_wr_data_o[5]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.373      ;
; 0.254 ; uart_debug:u_uart_debug|byte_data[0]                               ; uart_debug:u_uart_debug|wr_data_reg[24]                                                         ; clk          ; clk         ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; uart_debug:u_uart_debug|wr_data_reg[6]                             ; uart_debug:u_uart_debug|mem_wr_data_o[6]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; uart_debug:u_uart_debug|wr_data_reg[0]                             ; uart_debug:u_uart_debug|mem_wr_data_o[0]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; uart_debug:u_uart_debug|wr_data_reg[2]                             ; uart_debug:u_uart_debug|mem_wr_data_o[2]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[10]                ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.198      ; 0.558      ;
; 0.257 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[29]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[29]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.378      ;
; 0.260 ; uart:u_uart|uart_tx_state.BEGIN                                    ; uart:u_uart|uart_tx_state.TX_BYTE                                                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.380      ;
; 0.262 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[20]           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[20]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.383      ;
; 0.262 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[3]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.198      ; 0.564      ;
; 0.264 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[14]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[14]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; RISCV:u_RISCV|clint:u_clint|ins_addr[22]                           ; RISCV:u_RISCV|clint:u_clint|wr_data_o[22]                                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[18]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[18]                                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.386      ;
; 0.266 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|if_id:u_if_id|ins_addr_o[25]    ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|ins_addr_o[25]                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.386      ;
; 0.269 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mstatus[7]            ; RISCV:u_RISCV|clint:u_clint|wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; uart_debug:u_uart_debug|wr_data_reg[3]                             ; uart_debug:u_uart_debug|mem_wr_data_o[3]                                                        ; clk          ; clk         ; 0.000        ; 0.038      ; 0.391      ;
; 0.271 ; uart_debug:u_uart_debug|wr_data_reg[7]                             ; uart_debug:u_uart_debug|mem_wr_data_o[7]                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.271 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[19]             ; RISCV:u_RISCV|clint:u_clint|int_addr_o[19]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[1]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[1]                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; RISCV:u_RISCV|IF_UNIT:INST_IF_UNIT|pc:u_pc|pc_o[5]                 ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.198      ; 0.574      ;
; 0.273 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[10]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[10]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[3]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[3]                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; RISCV:u_RISCV|ID_UNIT:INST_ID_UNIT|id_ex:u_id_ex|reg_wr_addr_o[4]  ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_reg_wr_addr_o[4]                               ; clk          ; clk         ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[36]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[37]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[43]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[44]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[45]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[46]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[50]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[51]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[52]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[53]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[55]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[56]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[59]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[60]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[61]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[62]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[2]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[3]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[24]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[25]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[34]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[35]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; uart:u_uart|uart_rx_data_buf_temp[3]                               ; uart:u_uart|uart_rx_data_buf_temp[2]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[15]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[16]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.399      ;
; 0.279 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mtvec[4]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[4]                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; RISCV:u_RISCV|RF_UNIT:INST_RF_UNIT|csr:u_csr|mepc[11]              ; RISCV:u_RISCV|clint:u_clint|int_addr_o[11]                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; uart:u_uart|uart_rx_data_buf_temp[7]                               ; uart:u_uart|uart_rx_data_buf_temp[6]                                                            ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[7]          ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[8]                                       ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[26]         ; RISCV:u_RISCV|EX_UNIT:INST_EX_UNIT|div:u_div|div_data1[27]                                      ; clk          ; clk         ; 0.000        ; 0.037      ; 0.400      ;
+-------+--------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                          ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_we_reg        ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_we_reg        ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 7.370 ; 7.600        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a21~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a21~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_address_reg0 ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a26~porta_we_reg       ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.371 ; 7.601        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a13~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a17~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a20~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a22~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a23~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a2~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a4~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a5~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a8~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_0|altsyncram_olg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a0~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a11~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a12~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a16~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a18~porta_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a18~porta_we_reg       ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a1~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~porta_datain_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a22~portb_address_reg0 ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a3~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a4~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a6~porta_we_reg        ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~porta_datain_reg0   ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a7~portb_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 7.372 ; 7.602        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; rom:u_rom|altsyncram:_rom_rtl_1|altsyncram_olg1:auto_generated|ram_block1a9~porta_we_reg        ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a12~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a16~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a17~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a18~portb_address_reg0 ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a19~porta_datain_reg0  ;
; 7.373 ; 7.603        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; ram:u_ram|altsyncram:_ram_rtl_0|altsyncram_2mc1:auto_generated|ram_block1a4~portb_address_reg0  ;
+-------+--------------+----------------+-----------------+-------+------------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 2.132 ; 2.651 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 1.411 ; 1.612 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 1.271 ; 1.927 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.251  ; -0.076 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.054 ; -0.351 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.062 ; -1.706 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 4.091 ; 3.926 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 4.062 ; 3.906 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 4.091 ; 3.926 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.905 ; 3.762 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.755 ; 3.631 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.817 ; 3.693 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.631 ; 3.511 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.926 ; 3.776 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.954 ; 3.795 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.773 ; 3.636 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.631 ; 3.511 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.691 ; 3.571 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -13.427    ; 0.186 ; N/A      ; N/A     ; 7.370               ;
;  clk             ; -13.427    ; 0.186 ; N/A      ; N/A     ; 7.370               ;
; Design-wide TNS  ; -11535.032 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -11535.032 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+------------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------+
; Setup Times                                                                ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; rst_n          ; clk        ; 4.563 ; 4.543 ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; 3.021 ; 3.108 ; Rise       ; clk             ;
; uart_rx        ; clk        ; 2.815 ; 3.099 ; Rise       ; clk             ;
+----------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Hold Times                                                                   ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; rst_n          ; clk        ; 0.614  ; 0.497  ; Rise       ; clk             ;
; uart_debug_pin ; clk        ; -0.040 ; -0.181 ; Rise       ; clk             ;
; uart_rx        ; clk        ; -1.062 ; -1.706 ; Rise       ; clk             ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 8.392 ; 8.570 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 8.376 ; 8.553 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 8.392 ; 8.570 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 8.064 ; 8.206 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 7.736 ; 7.842 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 7.873 ; 8.048 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; gpio_pins[*]  ; clk        ; 3.631 ; 3.511 ; Rise       ; clk             ;
;  gpio_pins[0] ; clk        ; 3.926 ; 3.776 ; Rise       ; clk             ;
;  gpio_pins[1] ; clk        ; 3.954 ; 3.795 ; Rise       ; clk             ;
;  gpio_pins[2] ; clk        ; 3.773 ; 3.636 ; Rise       ; clk             ;
;  gpio_pins[3] ; clk        ; 3.631 ; 3.511 ; Rise       ; clk             ;
; uart_tx       ; clk        ; 3.691 ; 3.571 ; Rise       ; clk             ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; uart_tx       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_pins[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_debug_pin          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rx                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; uart_tx       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; gpio_pins[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clk        ; clk      ; > 2147483647 ; 0        ; 0        ; 0        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 1410  ; 1410 ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Thu Oct 26 16:24:50 2023
Info: Command: quartus_sta cpu_prj -c cpu_prj
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'cpu_prj.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -13.427
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -13.427    -11535.032 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.452         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.657
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.657         0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -11.260
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -11.260     -9161.333 clk 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.400         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.664
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.664         0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 3.037
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.037         0.000 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.186         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.370
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.370         0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Thu Oct 26 16:24:54 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


