$date
	Tue May 29 16:37:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testDeMux $end
$var wire 4 ! S [3:0] $end
$var wire 8 " outmux [7:0] $end
$var reg 1 # clk $end
$var reg 8 $ data [7:0] $end
$var reg 1 % enb $end
$scope module prueba $end
$var wire 8 & data [7:0] $end
$var wire 1 ' enb $end
$var reg 4 ( S [3:0] $end
$var reg 8 ) outmux [7:0] $end
$var reg 1 * salidaX $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
b0x )
b1001 (
1'
b1111100 &
1%
b1111100 $
0#
b0x "
b1001 !
$end
#4000
1#
#8000
0#
#12000
1#
#16000
0#
#20000
b1 (
b1 !
b10111100 $
b10111100 &
1#
#24000
0#
#28000
b100 (
b100 !
b11111011 $
b11111011 &
1#
#32000
0#
#36000
b1 )
b1 "
b0 (
b0 !
b1 $
b1 &
1#
#40000
0#
#44000
b10 )
b10 "
b10 $
b10 &
1#
#48000
0#
#52000
b11 )
b11 "
b11 $
b11 &
1#
#56000
0#
#60000
b100 )
b100 "
b100 $
b100 &
1#
#64000
0#
#68000
b101 )
b101 "
b101 $
b101 &
1#
#72000
0#
#76000
b110 )
b110 "
b110 $
b110 &
1#
#80000
0#
#84000
b0x )
b0x "
b110 (
b110 !
b11111101 $
b11111101 &
1#
#88000
0#
#92000
b1 (
b1 !
b10111100 $
b10111100 &
1#
