#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0087E018 .scope module, "testandgate" "testandgate" 2 14;
 .timescale 0 0;
v0087FE98_0 .var "a", 0 7;
v0087FEF0_0 .var "b", 0 7;
v0087FF48_0 .net "s", 0 7, L_0087E0A0; 1 drivers
S_00873B00 .scope module, "AND1" "andgate" 2 18, 2 8, S_0087E018;
 .timescale 0 0;
L_0087FFA0 .functor AND 8, v0087FE98_0, v0087FEF0_0, C4<11111111>, C4<11111111>;
L_0087E0A0 .functor NOT 8, L_0087FFA0, C4<00000000>, C4<00000000>, C4<00000000>;
v00872C98_0 .net *"_s0", 7 0, L_0087FFA0; 1 drivers
v00872CF0_0 .net "p", 0 7, v0087FE98_0; 1 drivers
v00872D48_0 .net "q", 0 7, v0087FEF0_0; 1 drivers
v0087FE40_0 .alias "s", 0 7, v0087FF48_0;
S_00873A78 .scope begin, "start" "start" 2 20, 2 20, S_0087E018;
 .timescale 0 0;
    .scope S_0087E018;
T_0 ;
    %fork t_1, S_00873A78;
    %jmp t_0;
    .scope S_00873A78;
t_1 ;
    %set/v v0087FE98_0, 0, 8;
    %set/v v0087FEF0_0, 0, 8;
    %end;
    .scope S_0087E018;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0087E018;
T_1 ;
    %vpi_call 2 24 "$display", "Extra11 Julio Machado - 435666";
    %vpi_call 2 25 "$display", "Test AND gate";
    %vpi_call 2 27 "$monitor", "%b & %b = %b", v0087FE98_0, v0087FEF0_0, v0087FF48_0;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Extra11.v";
