@W: MT530 :"z:\windows\lvr_fw\lvr_fw_sep2\hdl\top_lvr_fw.vhd":410:4:410:5|Found inferred clock spi_slave|I_SPI_RX_STRB_inferred_clock which controls 8 sequential elements including active_channels[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\windows\lvr_fw\lvr_fw_sep2\hdl\spi_slave.vhd":101:4:101:5|Found inferred clock CCC_Glob_3xBuff|GLB_inferred_clock which controls 79 sequential elements including spi_slave_pm.I_SCA_DAT_IN. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"z:\windows\lvr_fw\lvr_fw_sep2\hdl\spi_slave.vhd":101:4:101:5|Found inferred clock spi_slave|SPI_CLR_inferred_clock which controls 70 sequential elements including spi_slave_pm.N_CLK_FCNT[5:0]. This clock has no specified timing constraint which may adversely impact design performance. 
