// Seed: 1706111172
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_12;
  assign id_4 = 1;
  wire id_13;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  module_0(
      id_3, id_4, id_4, id_3, id_4, id_4, id_3, id_4, id_3, id_3, id_4
  );
  logic [7:0] id_5;
  assign id_5[1] = id_2;
endmodule
