
____ADC_AVR_Sprints.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004370  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000122  00800060  00004370  00004404  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000003  00800182  00800182  00004526  2**0
                  ALLOC
  3 .stab         00002ae4  00000000  00000000  00004528  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000d66  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000180  00000000  00000000  00007d72  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001d3  00000000  00000000  00007ef2  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000200f  00000000  00000000  000080c5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001170  00000000  00000000  0000a0d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001001  00000000  00000000  0000b244  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001a0  00000000  00000000  0000c248  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c1  00000000  00000000  0000c3e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008ae  00000000  00000000  0000c6a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000cf57  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 1e 0e 	jmp	0x1c3c	; 0x1c3c <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e0 e7       	ldi	r30, 0x70	; 112
      68:	f3 e4       	ldi	r31, 0x43	; 67
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 38       	cpi	r26, 0x82	; 130
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a2 e8       	ldi	r26, 0x82	; 130
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a5 38       	cpi	r26, 0x85	; 133
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 b4 1d 	call	0x3b68	; 0x3b68 <main>
      8a:	0c 94 b6 21 	jmp	0x436c	; 0x436c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 de 1e 	jmp	0x3dbc	; 0x3dbc <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	ab e6       	ldi	r26, 0x6B	; 107
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 fa 1e 	jmp	0x3df4	; 0x3df4 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 de 1e 	jmp	0x3dbc	; 0x3dbc <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	8b e6       	ldi	r24, 0x6B	; 107
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 fa 1e 	jmp	0x3df4	; 0x3df4 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 ea 1e 	jmp	0x3dd4	; 0x3dd4 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 12 06 	call	0xc24	; 0xc24 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 06 1f 	jmp	0x3e0c	; 0x3e0c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ee 1e 	jmp	0x3ddc	; 0x3ddc <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 9a 05 	call	0xb34	; 0xb34 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 0a 1f 	jmp	0x3e14	; 0x3e14 <__epilogue_restores__+0x20>

000007fa <__floatunsisf>:
     7fa:	a8 e0       	ldi	r26, 0x08	; 8
     7fc:	b0 e0       	ldi	r27, 0x00	; 0
     7fe:	e3 e0       	ldi	r30, 0x03	; 3
     800:	f4 e0       	ldi	r31, 0x04	; 4
     802:	0c 94 e6 1e 	jmp	0x3dcc	; 0x3dcc <__prologue_saves__+0x10>
     806:	7b 01       	movw	r14, r22
     808:	8c 01       	movw	r16, r24
     80a:	61 15       	cp	r22, r1
     80c:	71 05       	cpc	r23, r1
     80e:	81 05       	cpc	r24, r1
     810:	91 05       	cpc	r25, r1
     812:	19 f4       	brne	.+6      	; 0x81a <__floatunsisf+0x20>
     814:	82 e0       	ldi	r24, 0x02	; 2
     816:	89 83       	std	Y+1, r24	; 0x01
     818:	60 c0       	rjmp	.+192    	; 0x8da <__stack+0x7b>
     81a:	83 e0       	ldi	r24, 0x03	; 3
     81c:	89 83       	std	Y+1, r24	; 0x01
     81e:	8e e1       	ldi	r24, 0x1E	; 30
     820:	c8 2e       	mov	r12, r24
     822:	d1 2c       	mov	r13, r1
     824:	dc 82       	std	Y+4, r13	; 0x04
     826:	cb 82       	std	Y+3, r12	; 0x03
     828:	ed 82       	std	Y+5, r14	; 0x05
     82a:	fe 82       	std	Y+6, r15	; 0x06
     82c:	0f 83       	std	Y+7, r16	; 0x07
     82e:	18 87       	std	Y+8, r17	; 0x08
     830:	c8 01       	movw	r24, r16
     832:	b7 01       	movw	r22, r14
     834:	0e 94 76 04 	call	0x8ec	; 0x8ec <__clzsi2>
     838:	fc 01       	movw	r30, r24
     83a:	31 97       	sbiw	r30, 0x01	; 1
     83c:	f7 ff       	sbrs	r31, 7
     83e:	3b c0       	rjmp	.+118    	; 0x8b6 <__stack+0x57>
     840:	22 27       	eor	r18, r18
     842:	33 27       	eor	r19, r19
     844:	2e 1b       	sub	r18, r30
     846:	3f 0b       	sbc	r19, r31
     848:	57 01       	movw	r10, r14
     84a:	68 01       	movw	r12, r16
     84c:	02 2e       	mov	r0, r18
     84e:	04 c0       	rjmp	.+8      	; 0x858 <__floatunsisf+0x5e>
     850:	d6 94       	lsr	r13
     852:	c7 94       	ror	r12
     854:	b7 94       	ror	r11
     856:	a7 94       	ror	r10
     858:	0a 94       	dec	r0
     85a:	d2 f7       	brpl	.-12     	; 0x850 <__floatunsisf+0x56>
     85c:	40 e0       	ldi	r20, 0x00	; 0
     85e:	50 e0       	ldi	r21, 0x00	; 0
     860:	60 e0       	ldi	r22, 0x00	; 0
     862:	70 e0       	ldi	r23, 0x00	; 0
     864:	81 e0       	ldi	r24, 0x01	; 1
     866:	90 e0       	ldi	r25, 0x00	; 0
     868:	a0 e0       	ldi	r26, 0x00	; 0
     86a:	b0 e0       	ldi	r27, 0x00	; 0
     86c:	04 c0       	rjmp	.+8      	; 0x876 <__stack+0x17>
     86e:	88 0f       	add	r24, r24
     870:	99 1f       	adc	r25, r25
     872:	aa 1f       	adc	r26, r26
     874:	bb 1f       	adc	r27, r27
     876:	2a 95       	dec	r18
     878:	d2 f7       	brpl	.-12     	; 0x86e <__stack+0xf>
     87a:	01 97       	sbiw	r24, 0x01	; 1
     87c:	a1 09       	sbc	r26, r1
     87e:	b1 09       	sbc	r27, r1
     880:	8e 21       	and	r24, r14
     882:	9f 21       	and	r25, r15
     884:	a0 23       	and	r26, r16
     886:	b1 23       	and	r27, r17
     888:	00 97       	sbiw	r24, 0x00	; 0
     88a:	a1 05       	cpc	r26, r1
     88c:	b1 05       	cpc	r27, r1
     88e:	21 f0       	breq	.+8      	; 0x898 <__stack+0x39>
     890:	41 e0       	ldi	r20, 0x01	; 1
     892:	50 e0       	ldi	r21, 0x00	; 0
     894:	60 e0       	ldi	r22, 0x00	; 0
     896:	70 e0       	ldi	r23, 0x00	; 0
     898:	4a 29       	or	r20, r10
     89a:	5b 29       	or	r21, r11
     89c:	6c 29       	or	r22, r12
     89e:	7d 29       	or	r23, r13
     8a0:	4d 83       	std	Y+5, r20	; 0x05
     8a2:	5e 83       	std	Y+6, r21	; 0x06
     8a4:	6f 83       	std	Y+7, r22	; 0x07
     8a6:	78 87       	std	Y+8, r23	; 0x08
     8a8:	8e e1       	ldi	r24, 0x1E	; 30
     8aa:	90 e0       	ldi	r25, 0x00	; 0
     8ac:	8e 1b       	sub	r24, r30
     8ae:	9f 0b       	sbc	r25, r31
     8b0:	9c 83       	std	Y+4, r25	; 0x04
     8b2:	8b 83       	std	Y+3, r24	; 0x03
     8b4:	12 c0       	rjmp	.+36     	; 0x8da <__stack+0x7b>
     8b6:	30 97       	sbiw	r30, 0x00	; 0
     8b8:	81 f0       	breq	.+32     	; 0x8da <__stack+0x7b>
     8ba:	0e 2e       	mov	r0, r30
     8bc:	04 c0       	rjmp	.+8      	; 0x8c6 <__stack+0x67>
     8be:	ee 0c       	add	r14, r14
     8c0:	ff 1c       	adc	r15, r15
     8c2:	00 1f       	adc	r16, r16
     8c4:	11 1f       	adc	r17, r17
     8c6:	0a 94       	dec	r0
     8c8:	d2 f7       	brpl	.-12     	; 0x8be <__stack+0x5f>
     8ca:	ed 82       	std	Y+5, r14	; 0x05
     8cc:	fe 82       	std	Y+6, r15	; 0x06
     8ce:	0f 83       	std	Y+7, r16	; 0x07
     8d0:	18 87       	std	Y+8, r17	; 0x08
     8d2:	ce 1a       	sub	r12, r30
     8d4:	df 0a       	sbc	r13, r31
     8d6:	dc 82       	std	Y+4, r13	; 0x04
     8d8:	cb 82       	std	Y+3, r12	; 0x03
     8da:	1a 82       	std	Y+2, r1	; 0x02
     8dc:	ce 01       	movw	r24, r28
     8de:	01 96       	adiw	r24, 0x01	; 1
     8e0:	0e 94 c5 04 	call	0x98a	; 0x98a <__pack_f>
     8e4:	28 96       	adiw	r28, 0x08	; 8
     8e6:	ea e0       	ldi	r30, 0x0A	; 10
     8e8:	0c 94 02 1f 	jmp	0x3e04	; 0x3e04 <__epilogue_restores__+0x10>

000008ec <__clzsi2>:
     8ec:	ef 92       	push	r14
     8ee:	ff 92       	push	r15
     8f0:	0f 93       	push	r16
     8f2:	1f 93       	push	r17
     8f4:	7b 01       	movw	r14, r22
     8f6:	8c 01       	movw	r16, r24
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	e8 16       	cp	r14, r24
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	f8 06       	cpc	r15, r24
     900:	81 e0       	ldi	r24, 0x01	; 1
     902:	08 07       	cpc	r16, r24
     904:	80 e0       	ldi	r24, 0x00	; 0
     906:	18 07       	cpc	r17, r24
     908:	88 f4       	brcc	.+34     	; 0x92c <__clzsi2+0x40>
     90a:	8f ef       	ldi	r24, 0xFF	; 255
     90c:	e8 16       	cp	r14, r24
     90e:	f1 04       	cpc	r15, r1
     910:	01 05       	cpc	r16, r1
     912:	11 05       	cpc	r17, r1
     914:	31 f0       	breq	.+12     	; 0x922 <__clzsi2+0x36>
     916:	28 f0       	brcs	.+10     	; 0x922 <__clzsi2+0x36>
     918:	88 e0       	ldi	r24, 0x08	; 8
     91a:	90 e0       	ldi	r25, 0x00	; 0
     91c:	a0 e0       	ldi	r26, 0x00	; 0
     91e:	b0 e0       	ldi	r27, 0x00	; 0
     920:	17 c0       	rjmp	.+46     	; 0x950 <__clzsi2+0x64>
     922:	80 e0       	ldi	r24, 0x00	; 0
     924:	90 e0       	ldi	r25, 0x00	; 0
     926:	a0 e0       	ldi	r26, 0x00	; 0
     928:	b0 e0       	ldi	r27, 0x00	; 0
     92a:	12 c0       	rjmp	.+36     	; 0x950 <__clzsi2+0x64>
     92c:	80 e0       	ldi	r24, 0x00	; 0
     92e:	e8 16       	cp	r14, r24
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	f8 06       	cpc	r15, r24
     934:	80 e0       	ldi	r24, 0x00	; 0
     936:	08 07       	cpc	r16, r24
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	18 07       	cpc	r17, r24
     93c:	28 f0       	brcs	.+10     	; 0x948 <__clzsi2+0x5c>
     93e:	88 e1       	ldi	r24, 0x18	; 24
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	04 c0       	rjmp	.+8      	; 0x950 <__clzsi2+0x64>
     948:	80 e1       	ldi	r24, 0x10	; 16
     94a:	90 e0       	ldi	r25, 0x00	; 0
     94c:	a0 e0       	ldi	r26, 0x00	; 0
     94e:	b0 e0       	ldi	r27, 0x00	; 0
     950:	20 e2       	ldi	r18, 0x20	; 32
     952:	30 e0       	ldi	r19, 0x00	; 0
     954:	40 e0       	ldi	r20, 0x00	; 0
     956:	50 e0       	ldi	r21, 0x00	; 0
     958:	28 1b       	sub	r18, r24
     95a:	39 0b       	sbc	r19, r25
     95c:	4a 0b       	sbc	r20, r26
     95e:	5b 0b       	sbc	r21, r27
     960:	04 c0       	rjmp	.+8      	; 0x96a <__clzsi2+0x7e>
     962:	16 95       	lsr	r17
     964:	07 95       	ror	r16
     966:	f7 94       	ror	r15
     968:	e7 94       	ror	r14
     96a:	8a 95       	dec	r24
     96c:	d2 f7       	brpl	.-12     	; 0x962 <__clzsi2+0x76>
     96e:	f7 01       	movw	r30, r14
     970:	ed 58       	subi	r30, 0x8D	; 141
     972:	ff 4f       	sbci	r31, 0xFF	; 255
     974:	80 81       	ld	r24, Z
     976:	28 1b       	sub	r18, r24
     978:	31 09       	sbc	r19, r1
     97a:	41 09       	sbc	r20, r1
     97c:	51 09       	sbc	r21, r1
     97e:	c9 01       	movw	r24, r18
     980:	1f 91       	pop	r17
     982:	0f 91       	pop	r16
     984:	ff 90       	pop	r15
     986:	ef 90       	pop	r14
     988:	08 95       	ret

0000098a <__pack_f>:
     98a:	df 92       	push	r13
     98c:	ef 92       	push	r14
     98e:	ff 92       	push	r15
     990:	0f 93       	push	r16
     992:	1f 93       	push	r17
     994:	fc 01       	movw	r30, r24
     996:	e4 80       	ldd	r14, Z+4	; 0x04
     998:	f5 80       	ldd	r15, Z+5	; 0x05
     99a:	06 81       	ldd	r16, Z+6	; 0x06
     99c:	17 81       	ldd	r17, Z+7	; 0x07
     99e:	d1 80       	ldd	r13, Z+1	; 0x01
     9a0:	80 81       	ld	r24, Z
     9a2:	82 30       	cpi	r24, 0x02	; 2
     9a4:	48 f4       	brcc	.+18     	; 0x9b8 <__pack_f+0x2e>
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	a0 e1       	ldi	r26, 0x10	; 16
     9ac:	b0 e0       	ldi	r27, 0x00	; 0
     9ae:	e8 2a       	or	r14, r24
     9b0:	f9 2a       	or	r15, r25
     9b2:	0a 2b       	or	r16, r26
     9b4:	1b 2b       	or	r17, r27
     9b6:	a5 c0       	rjmp	.+330    	; 0xb02 <__pack_f+0x178>
     9b8:	84 30       	cpi	r24, 0x04	; 4
     9ba:	09 f4       	brne	.+2      	; 0x9be <__pack_f+0x34>
     9bc:	9f c0       	rjmp	.+318    	; 0xafc <__pack_f+0x172>
     9be:	82 30       	cpi	r24, 0x02	; 2
     9c0:	21 f4       	brne	.+8      	; 0x9ca <__pack_f+0x40>
     9c2:	ee 24       	eor	r14, r14
     9c4:	ff 24       	eor	r15, r15
     9c6:	87 01       	movw	r16, r14
     9c8:	05 c0       	rjmp	.+10     	; 0x9d4 <__pack_f+0x4a>
     9ca:	e1 14       	cp	r14, r1
     9cc:	f1 04       	cpc	r15, r1
     9ce:	01 05       	cpc	r16, r1
     9d0:	11 05       	cpc	r17, r1
     9d2:	19 f4       	brne	.+6      	; 0x9da <__pack_f+0x50>
     9d4:	e0 e0       	ldi	r30, 0x00	; 0
     9d6:	f0 e0       	ldi	r31, 0x00	; 0
     9d8:	96 c0       	rjmp	.+300    	; 0xb06 <__pack_f+0x17c>
     9da:	62 81       	ldd	r22, Z+2	; 0x02
     9dc:	73 81       	ldd	r23, Z+3	; 0x03
     9de:	9f ef       	ldi	r25, 0xFF	; 255
     9e0:	62 38       	cpi	r22, 0x82	; 130
     9e2:	79 07       	cpc	r23, r25
     9e4:	0c f0       	brlt	.+2      	; 0x9e8 <__pack_f+0x5e>
     9e6:	5b c0       	rjmp	.+182    	; 0xa9e <__pack_f+0x114>
     9e8:	22 e8       	ldi	r18, 0x82	; 130
     9ea:	3f ef       	ldi	r19, 0xFF	; 255
     9ec:	26 1b       	sub	r18, r22
     9ee:	37 0b       	sbc	r19, r23
     9f0:	2a 31       	cpi	r18, 0x1A	; 26
     9f2:	31 05       	cpc	r19, r1
     9f4:	2c f0       	brlt	.+10     	; 0xa00 <__pack_f+0x76>
     9f6:	20 e0       	ldi	r18, 0x00	; 0
     9f8:	30 e0       	ldi	r19, 0x00	; 0
     9fa:	40 e0       	ldi	r20, 0x00	; 0
     9fc:	50 e0       	ldi	r21, 0x00	; 0
     9fe:	2a c0       	rjmp	.+84     	; 0xa54 <__pack_f+0xca>
     a00:	b8 01       	movw	r22, r16
     a02:	a7 01       	movw	r20, r14
     a04:	02 2e       	mov	r0, r18
     a06:	04 c0       	rjmp	.+8      	; 0xa10 <__pack_f+0x86>
     a08:	76 95       	lsr	r23
     a0a:	67 95       	ror	r22
     a0c:	57 95       	ror	r21
     a0e:	47 95       	ror	r20
     a10:	0a 94       	dec	r0
     a12:	d2 f7       	brpl	.-12     	; 0xa08 <__pack_f+0x7e>
     a14:	81 e0       	ldi	r24, 0x01	; 1
     a16:	90 e0       	ldi	r25, 0x00	; 0
     a18:	a0 e0       	ldi	r26, 0x00	; 0
     a1a:	b0 e0       	ldi	r27, 0x00	; 0
     a1c:	04 c0       	rjmp	.+8      	; 0xa26 <__pack_f+0x9c>
     a1e:	88 0f       	add	r24, r24
     a20:	99 1f       	adc	r25, r25
     a22:	aa 1f       	adc	r26, r26
     a24:	bb 1f       	adc	r27, r27
     a26:	2a 95       	dec	r18
     a28:	d2 f7       	brpl	.-12     	; 0xa1e <__pack_f+0x94>
     a2a:	01 97       	sbiw	r24, 0x01	; 1
     a2c:	a1 09       	sbc	r26, r1
     a2e:	b1 09       	sbc	r27, r1
     a30:	8e 21       	and	r24, r14
     a32:	9f 21       	and	r25, r15
     a34:	a0 23       	and	r26, r16
     a36:	b1 23       	and	r27, r17
     a38:	00 97       	sbiw	r24, 0x00	; 0
     a3a:	a1 05       	cpc	r26, r1
     a3c:	b1 05       	cpc	r27, r1
     a3e:	21 f0       	breq	.+8      	; 0xa48 <__pack_f+0xbe>
     a40:	81 e0       	ldi	r24, 0x01	; 1
     a42:	90 e0       	ldi	r25, 0x00	; 0
     a44:	a0 e0       	ldi	r26, 0x00	; 0
     a46:	b0 e0       	ldi	r27, 0x00	; 0
     a48:	9a 01       	movw	r18, r20
     a4a:	ab 01       	movw	r20, r22
     a4c:	28 2b       	or	r18, r24
     a4e:	39 2b       	or	r19, r25
     a50:	4a 2b       	or	r20, r26
     a52:	5b 2b       	or	r21, r27
     a54:	da 01       	movw	r26, r20
     a56:	c9 01       	movw	r24, r18
     a58:	8f 77       	andi	r24, 0x7F	; 127
     a5a:	90 70       	andi	r25, 0x00	; 0
     a5c:	a0 70       	andi	r26, 0x00	; 0
     a5e:	b0 70       	andi	r27, 0x00	; 0
     a60:	80 34       	cpi	r24, 0x40	; 64
     a62:	91 05       	cpc	r25, r1
     a64:	a1 05       	cpc	r26, r1
     a66:	b1 05       	cpc	r27, r1
     a68:	39 f4       	brne	.+14     	; 0xa78 <__pack_f+0xee>
     a6a:	27 ff       	sbrs	r18, 7
     a6c:	09 c0       	rjmp	.+18     	; 0xa80 <__pack_f+0xf6>
     a6e:	20 5c       	subi	r18, 0xC0	; 192
     a70:	3f 4f       	sbci	r19, 0xFF	; 255
     a72:	4f 4f       	sbci	r20, 0xFF	; 255
     a74:	5f 4f       	sbci	r21, 0xFF	; 255
     a76:	04 c0       	rjmp	.+8      	; 0xa80 <__pack_f+0xf6>
     a78:	21 5c       	subi	r18, 0xC1	; 193
     a7a:	3f 4f       	sbci	r19, 0xFF	; 255
     a7c:	4f 4f       	sbci	r20, 0xFF	; 255
     a7e:	5f 4f       	sbci	r21, 0xFF	; 255
     a80:	e0 e0       	ldi	r30, 0x00	; 0
     a82:	f0 e0       	ldi	r31, 0x00	; 0
     a84:	20 30       	cpi	r18, 0x00	; 0
     a86:	a0 e0       	ldi	r26, 0x00	; 0
     a88:	3a 07       	cpc	r19, r26
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	4a 07       	cpc	r20, r26
     a8e:	a0 e4       	ldi	r26, 0x40	; 64
     a90:	5a 07       	cpc	r21, r26
     a92:	10 f0       	brcs	.+4      	; 0xa98 <__pack_f+0x10e>
     a94:	e1 e0       	ldi	r30, 0x01	; 1
     a96:	f0 e0       	ldi	r31, 0x00	; 0
     a98:	79 01       	movw	r14, r18
     a9a:	8a 01       	movw	r16, r20
     a9c:	27 c0       	rjmp	.+78     	; 0xaec <__pack_f+0x162>
     a9e:	60 38       	cpi	r22, 0x80	; 128
     aa0:	71 05       	cpc	r23, r1
     aa2:	64 f5       	brge	.+88     	; 0xafc <__pack_f+0x172>
     aa4:	fb 01       	movw	r30, r22
     aa6:	e1 58       	subi	r30, 0x81	; 129
     aa8:	ff 4f       	sbci	r31, 0xFF	; 255
     aaa:	d8 01       	movw	r26, r16
     aac:	c7 01       	movw	r24, r14
     aae:	8f 77       	andi	r24, 0x7F	; 127
     ab0:	90 70       	andi	r25, 0x00	; 0
     ab2:	a0 70       	andi	r26, 0x00	; 0
     ab4:	b0 70       	andi	r27, 0x00	; 0
     ab6:	80 34       	cpi	r24, 0x40	; 64
     ab8:	91 05       	cpc	r25, r1
     aba:	a1 05       	cpc	r26, r1
     abc:	b1 05       	cpc	r27, r1
     abe:	39 f4       	brne	.+14     	; 0xace <__pack_f+0x144>
     ac0:	e7 fe       	sbrs	r14, 7
     ac2:	0d c0       	rjmp	.+26     	; 0xade <__pack_f+0x154>
     ac4:	80 e4       	ldi	r24, 0x40	; 64
     ac6:	90 e0       	ldi	r25, 0x00	; 0
     ac8:	a0 e0       	ldi	r26, 0x00	; 0
     aca:	b0 e0       	ldi	r27, 0x00	; 0
     acc:	04 c0       	rjmp	.+8      	; 0xad6 <__pack_f+0x14c>
     ace:	8f e3       	ldi	r24, 0x3F	; 63
     ad0:	90 e0       	ldi	r25, 0x00	; 0
     ad2:	a0 e0       	ldi	r26, 0x00	; 0
     ad4:	b0 e0       	ldi	r27, 0x00	; 0
     ad6:	e8 0e       	add	r14, r24
     ad8:	f9 1e       	adc	r15, r25
     ada:	0a 1f       	adc	r16, r26
     adc:	1b 1f       	adc	r17, r27
     ade:	17 ff       	sbrs	r17, 7
     ae0:	05 c0       	rjmp	.+10     	; 0xaec <__pack_f+0x162>
     ae2:	16 95       	lsr	r17
     ae4:	07 95       	ror	r16
     ae6:	f7 94       	ror	r15
     ae8:	e7 94       	ror	r14
     aea:	31 96       	adiw	r30, 0x01	; 1
     aec:	87 e0       	ldi	r24, 0x07	; 7
     aee:	16 95       	lsr	r17
     af0:	07 95       	ror	r16
     af2:	f7 94       	ror	r15
     af4:	e7 94       	ror	r14
     af6:	8a 95       	dec	r24
     af8:	d1 f7       	brne	.-12     	; 0xaee <__pack_f+0x164>
     afa:	05 c0       	rjmp	.+10     	; 0xb06 <__pack_f+0x17c>
     afc:	ee 24       	eor	r14, r14
     afe:	ff 24       	eor	r15, r15
     b00:	87 01       	movw	r16, r14
     b02:	ef ef       	ldi	r30, 0xFF	; 255
     b04:	f0 e0       	ldi	r31, 0x00	; 0
     b06:	6e 2f       	mov	r22, r30
     b08:	67 95       	ror	r22
     b0a:	66 27       	eor	r22, r22
     b0c:	67 95       	ror	r22
     b0e:	90 2f       	mov	r25, r16
     b10:	9f 77       	andi	r25, 0x7F	; 127
     b12:	d7 94       	ror	r13
     b14:	dd 24       	eor	r13, r13
     b16:	d7 94       	ror	r13
     b18:	8e 2f       	mov	r24, r30
     b1a:	86 95       	lsr	r24
     b1c:	49 2f       	mov	r20, r25
     b1e:	46 2b       	or	r20, r22
     b20:	58 2f       	mov	r21, r24
     b22:	5d 29       	or	r21, r13
     b24:	b7 01       	movw	r22, r14
     b26:	ca 01       	movw	r24, r20
     b28:	1f 91       	pop	r17
     b2a:	0f 91       	pop	r16
     b2c:	ff 90       	pop	r15
     b2e:	ef 90       	pop	r14
     b30:	df 90       	pop	r13
     b32:	08 95       	ret

00000b34 <__unpack_f>:
     b34:	fc 01       	movw	r30, r24
     b36:	db 01       	movw	r26, r22
     b38:	40 81       	ld	r20, Z
     b3a:	51 81       	ldd	r21, Z+1	; 0x01
     b3c:	22 81       	ldd	r18, Z+2	; 0x02
     b3e:	62 2f       	mov	r22, r18
     b40:	6f 77       	andi	r22, 0x7F	; 127
     b42:	70 e0       	ldi	r23, 0x00	; 0
     b44:	22 1f       	adc	r18, r18
     b46:	22 27       	eor	r18, r18
     b48:	22 1f       	adc	r18, r18
     b4a:	93 81       	ldd	r25, Z+3	; 0x03
     b4c:	89 2f       	mov	r24, r25
     b4e:	88 0f       	add	r24, r24
     b50:	82 2b       	or	r24, r18
     b52:	28 2f       	mov	r18, r24
     b54:	30 e0       	ldi	r19, 0x00	; 0
     b56:	99 1f       	adc	r25, r25
     b58:	99 27       	eor	r25, r25
     b5a:	99 1f       	adc	r25, r25
     b5c:	11 96       	adiw	r26, 0x01	; 1
     b5e:	9c 93       	st	X, r25
     b60:	11 97       	sbiw	r26, 0x01	; 1
     b62:	21 15       	cp	r18, r1
     b64:	31 05       	cpc	r19, r1
     b66:	a9 f5       	brne	.+106    	; 0xbd2 <__unpack_f+0x9e>
     b68:	41 15       	cp	r20, r1
     b6a:	51 05       	cpc	r21, r1
     b6c:	61 05       	cpc	r22, r1
     b6e:	71 05       	cpc	r23, r1
     b70:	11 f4       	brne	.+4      	; 0xb76 <__unpack_f+0x42>
     b72:	82 e0       	ldi	r24, 0x02	; 2
     b74:	37 c0       	rjmp	.+110    	; 0xbe4 <__unpack_f+0xb0>
     b76:	82 e8       	ldi	r24, 0x82	; 130
     b78:	9f ef       	ldi	r25, 0xFF	; 255
     b7a:	13 96       	adiw	r26, 0x03	; 3
     b7c:	9c 93       	st	X, r25
     b7e:	8e 93       	st	-X, r24
     b80:	12 97       	sbiw	r26, 0x02	; 2
     b82:	9a 01       	movw	r18, r20
     b84:	ab 01       	movw	r20, r22
     b86:	67 e0       	ldi	r22, 0x07	; 7
     b88:	22 0f       	add	r18, r18
     b8a:	33 1f       	adc	r19, r19
     b8c:	44 1f       	adc	r20, r20
     b8e:	55 1f       	adc	r21, r21
     b90:	6a 95       	dec	r22
     b92:	d1 f7       	brne	.-12     	; 0xb88 <__unpack_f+0x54>
     b94:	83 e0       	ldi	r24, 0x03	; 3
     b96:	8c 93       	st	X, r24
     b98:	0d c0       	rjmp	.+26     	; 0xbb4 <__unpack_f+0x80>
     b9a:	22 0f       	add	r18, r18
     b9c:	33 1f       	adc	r19, r19
     b9e:	44 1f       	adc	r20, r20
     ba0:	55 1f       	adc	r21, r21
     ba2:	12 96       	adiw	r26, 0x02	; 2
     ba4:	8d 91       	ld	r24, X+
     ba6:	9c 91       	ld	r25, X
     ba8:	13 97       	sbiw	r26, 0x03	; 3
     baa:	01 97       	sbiw	r24, 0x01	; 1
     bac:	13 96       	adiw	r26, 0x03	; 3
     bae:	9c 93       	st	X, r25
     bb0:	8e 93       	st	-X, r24
     bb2:	12 97       	sbiw	r26, 0x02	; 2
     bb4:	20 30       	cpi	r18, 0x00	; 0
     bb6:	80 e0       	ldi	r24, 0x00	; 0
     bb8:	38 07       	cpc	r19, r24
     bba:	80 e0       	ldi	r24, 0x00	; 0
     bbc:	48 07       	cpc	r20, r24
     bbe:	80 e4       	ldi	r24, 0x40	; 64
     bc0:	58 07       	cpc	r21, r24
     bc2:	58 f3       	brcs	.-42     	; 0xb9a <__unpack_f+0x66>
     bc4:	14 96       	adiw	r26, 0x04	; 4
     bc6:	2d 93       	st	X+, r18
     bc8:	3d 93       	st	X+, r19
     bca:	4d 93       	st	X+, r20
     bcc:	5c 93       	st	X, r21
     bce:	17 97       	sbiw	r26, 0x07	; 7
     bd0:	08 95       	ret
     bd2:	2f 3f       	cpi	r18, 0xFF	; 255
     bd4:	31 05       	cpc	r19, r1
     bd6:	79 f4       	brne	.+30     	; 0xbf6 <__unpack_f+0xc2>
     bd8:	41 15       	cp	r20, r1
     bda:	51 05       	cpc	r21, r1
     bdc:	61 05       	cpc	r22, r1
     bde:	71 05       	cpc	r23, r1
     be0:	19 f4       	brne	.+6      	; 0xbe8 <__unpack_f+0xb4>
     be2:	84 e0       	ldi	r24, 0x04	; 4
     be4:	8c 93       	st	X, r24
     be6:	08 95       	ret
     be8:	64 ff       	sbrs	r22, 4
     bea:	03 c0       	rjmp	.+6      	; 0xbf2 <__unpack_f+0xbe>
     bec:	81 e0       	ldi	r24, 0x01	; 1
     bee:	8c 93       	st	X, r24
     bf0:	12 c0       	rjmp	.+36     	; 0xc16 <__unpack_f+0xe2>
     bf2:	1c 92       	st	X, r1
     bf4:	10 c0       	rjmp	.+32     	; 0xc16 <__unpack_f+0xe2>
     bf6:	2f 57       	subi	r18, 0x7F	; 127
     bf8:	30 40       	sbci	r19, 0x00	; 0
     bfa:	13 96       	adiw	r26, 0x03	; 3
     bfc:	3c 93       	st	X, r19
     bfe:	2e 93       	st	-X, r18
     c00:	12 97       	sbiw	r26, 0x02	; 2
     c02:	83 e0       	ldi	r24, 0x03	; 3
     c04:	8c 93       	st	X, r24
     c06:	87 e0       	ldi	r24, 0x07	; 7
     c08:	44 0f       	add	r20, r20
     c0a:	55 1f       	adc	r21, r21
     c0c:	66 1f       	adc	r22, r22
     c0e:	77 1f       	adc	r23, r23
     c10:	8a 95       	dec	r24
     c12:	d1 f7       	brne	.-12     	; 0xc08 <__unpack_f+0xd4>
     c14:	70 64       	ori	r23, 0x40	; 64
     c16:	14 96       	adiw	r26, 0x04	; 4
     c18:	4d 93       	st	X+, r20
     c1a:	5d 93       	st	X+, r21
     c1c:	6d 93       	st	X+, r22
     c1e:	7c 93       	st	X, r23
     c20:	17 97       	sbiw	r26, 0x07	; 7
     c22:	08 95       	ret

00000c24 <__fpcmp_parts_f>:
     c24:	1f 93       	push	r17
     c26:	dc 01       	movw	r26, r24
     c28:	fb 01       	movw	r30, r22
     c2a:	9c 91       	ld	r25, X
     c2c:	92 30       	cpi	r25, 0x02	; 2
     c2e:	08 f4       	brcc	.+2      	; 0xc32 <__fpcmp_parts_f+0xe>
     c30:	47 c0       	rjmp	.+142    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c32:	80 81       	ld	r24, Z
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	08 f4       	brcc	.+2      	; 0xc3a <__fpcmp_parts_f+0x16>
     c38:	43 c0       	rjmp	.+134    	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c3a:	94 30       	cpi	r25, 0x04	; 4
     c3c:	51 f4       	brne	.+20     	; 0xc52 <__fpcmp_parts_f+0x2e>
     c3e:	11 96       	adiw	r26, 0x01	; 1
     c40:	1c 91       	ld	r17, X
     c42:	84 30       	cpi	r24, 0x04	; 4
     c44:	99 f5       	brne	.+102    	; 0xcac <__fpcmp_parts_f+0x88>
     c46:	81 81       	ldd	r24, Z+1	; 0x01
     c48:	68 2f       	mov	r22, r24
     c4a:	70 e0       	ldi	r23, 0x00	; 0
     c4c:	61 1b       	sub	r22, r17
     c4e:	71 09       	sbc	r23, r1
     c50:	3f c0       	rjmp	.+126    	; 0xcd0 <__fpcmp_parts_f+0xac>
     c52:	84 30       	cpi	r24, 0x04	; 4
     c54:	21 f0       	breq	.+8      	; 0xc5e <__fpcmp_parts_f+0x3a>
     c56:	92 30       	cpi	r25, 0x02	; 2
     c58:	31 f4       	brne	.+12     	; 0xc66 <__fpcmp_parts_f+0x42>
     c5a:	82 30       	cpi	r24, 0x02	; 2
     c5c:	b9 f1       	breq	.+110    	; 0xccc <__fpcmp_parts_f+0xa8>
     c5e:	81 81       	ldd	r24, Z+1	; 0x01
     c60:	88 23       	and	r24, r24
     c62:	89 f1       	breq	.+98     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     c64:	2d c0       	rjmp	.+90     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     c66:	11 96       	adiw	r26, 0x01	; 1
     c68:	1c 91       	ld	r17, X
     c6a:	11 97       	sbiw	r26, 0x01	; 1
     c6c:	82 30       	cpi	r24, 0x02	; 2
     c6e:	f1 f0       	breq	.+60     	; 0xcac <__fpcmp_parts_f+0x88>
     c70:	81 81       	ldd	r24, Z+1	; 0x01
     c72:	18 17       	cp	r17, r24
     c74:	d9 f4       	brne	.+54     	; 0xcac <__fpcmp_parts_f+0x88>
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	2d 91       	ld	r18, X+
     c7a:	3c 91       	ld	r19, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	82 81       	ldd	r24, Z+2	; 0x02
     c80:	93 81       	ldd	r25, Z+3	; 0x03
     c82:	82 17       	cp	r24, r18
     c84:	93 07       	cpc	r25, r19
     c86:	94 f0       	brlt	.+36     	; 0xcac <__fpcmp_parts_f+0x88>
     c88:	28 17       	cp	r18, r24
     c8a:	39 07       	cpc	r19, r25
     c8c:	bc f0       	brlt	.+46     	; 0xcbc <__fpcmp_parts_f+0x98>
     c8e:	14 96       	adiw	r26, 0x04	; 4
     c90:	8d 91       	ld	r24, X+
     c92:	9d 91       	ld	r25, X+
     c94:	0d 90       	ld	r0, X+
     c96:	bc 91       	ld	r27, X
     c98:	a0 2d       	mov	r26, r0
     c9a:	24 81       	ldd	r18, Z+4	; 0x04
     c9c:	35 81       	ldd	r19, Z+5	; 0x05
     c9e:	46 81       	ldd	r20, Z+6	; 0x06
     ca0:	57 81       	ldd	r21, Z+7	; 0x07
     ca2:	28 17       	cp	r18, r24
     ca4:	39 07       	cpc	r19, r25
     ca6:	4a 07       	cpc	r20, r26
     ca8:	5b 07       	cpc	r21, r27
     caa:	18 f4       	brcc	.+6      	; 0xcb2 <__fpcmp_parts_f+0x8e>
     cac:	11 23       	and	r17, r17
     cae:	41 f0       	breq	.+16     	; 0xcc0 <__fpcmp_parts_f+0x9c>
     cb0:	0a c0       	rjmp	.+20     	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cb2:	82 17       	cp	r24, r18
     cb4:	93 07       	cpc	r25, r19
     cb6:	a4 07       	cpc	r26, r20
     cb8:	b5 07       	cpc	r27, r21
     cba:	40 f4       	brcc	.+16     	; 0xccc <__fpcmp_parts_f+0xa8>
     cbc:	11 23       	and	r17, r17
     cbe:	19 f0       	breq	.+6      	; 0xcc6 <__fpcmp_parts_f+0xa2>
     cc0:	61 e0       	ldi	r22, 0x01	; 1
     cc2:	70 e0       	ldi	r23, 0x00	; 0
     cc4:	05 c0       	rjmp	.+10     	; 0xcd0 <__fpcmp_parts_f+0xac>
     cc6:	6f ef       	ldi	r22, 0xFF	; 255
     cc8:	7f ef       	ldi	r23, 0xFF	; 255
     cca:	02 c0       	rjmp	.+4      	; 0xcd0 <__fpcmp_parts_f+0xac>
     ccc:	60 e0       	ldi	r22, 0x00	; 0
     cce:	70 e0       	ldi	r23, 0x00	; 0
     cd0:	cb 01       	movw	r24, r22
     cd2:	1f 91       	pop	r17
     cd4:	08 95       	ret

00000cd6 <GIE_voidEnable>:
#define 	GIE		7
#define     SREG        *((volatile uint8_t*)0x5F)


static void GIE_voidEnable(void)
{
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	cd b7       	in	r28, 0x3d	; 61
     cdc:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,GIE);
     cde:	af e5       	ldi	r26, 0x5F	; 95
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	ef e5       	ldi	r30, 0x5F	; 95
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	80 81       	ld	r24, Z
     ce8:	80 68       	ori	r24, 0x80	; 128
     cea:	8c 93       	st	X, r24
}
     cec:	cf 91       	pop	r28
     cee:	df 91       	pop	r29
     cf0:	08 95       	ret

00000cf2 <GIE_voidDisable>:

static void GIE_voidDisable(void)
{
     cf2:	df 93       	push	r29
     cf4:	cf 93       	push	r28
     cf6:	cd b7       	in	r28, 0x3d	; 61
     cf8:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(SREG,GIE);
     cfa:	af e5       	ldi	r26, 0x5F	; 95
     cfc:	b0 e0       	ldi	r27, 0x00	; 0
     cfe:	ef e5       	ldi	r30, 0x5F	; 95
     d00:	f0 e0       	ldi	r31, 0x00	; 0
     d02:	80 81       	ld	r24, Z
     d04:	8f 77       	andi	r24, 0x7F	; 127
     d06:	8c 93       	st	X, r24
}
     d08:	cf 91       	pop	r28
     d0a:	df 91       	pop	r29
     d0c:	08 95       	ret

00000d0e <adc_Init>:
#define NULL '\0'
void (*SETCALLBACK)(void) = NULL;


errorstatus adc_Init(ST_ADC__config_t * config )
{
     d0e:	df 93       	push	r29
     d10:	cf 93       	push	r28
     d12:	00 d0       	rcall	.+0      	; 0xd14 <adc_Init+0x6>
     d14:	0f 92       	push	r0
     d16:	cd b7       	in	r28, 0x3d	; 61
     d18:	de b7       	in	r29, 0x3e	; 62
     d1a:	9a 83       	std	Y+2, r25	; 0x02
     d1c:	89 83       	std	Y+1, r24	; 0x01

	if(config->ADC_VrefS==AREF_PIN_SETEXTERNALLY)
     d1e:	e9 81       	ldd	r30, Y+1	; 0x01
     d20:	fa 81       	ldd	r31, Y+2	; 0x02
     d22:	81 81       	ldd	r24, Z+1	; 0x01
     d24:	88 23       	and	r24, r24
     d26:	79 f4       	brne	.+30     	; 0xd46 <adc_Init+0x38>
	{
		CLR_BIT(ADMUX,REFS1);
     d28:	a7 e2       	ldi	r26, 0x27	; 39
     d2a:	b0 e0       	ldi	r27, 0x00	; 0
     d2c:	e7 e2       	ldi	r30, 0x27	; 39
     d2e:	f0 e0       	ldi	r31, 0x00	; 0
     d30:	80 81       	ld	r24, Z
     d32:	8f 77       	andi	r24, 0x7F	; 127
     d34:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,REFS0);		
     d36:	a7 e2       	ldi	r26, 0x27	; 39
     d38:	b0 e0       	ldi	r27, 0x00	; 0
     d3a:	e7 e2       	ldi	r30, 0x27	; 39
     d3c:	f0 e0       	ldi	r31, 0x00	; 0
     d3e:	80 81       	ld	r24, Z
     d40:	8f 7b       	andi	r24, 0xBF	; 191
     d42:	8c 93       	st	X, r24
     d44:	3f c0       	rjmp	.+126    	; 0xdc4 <adc_Init+0xb6>
	}
	else if(config->ADC_VrefS==ACCC_PIN_SAMEVCC)
     d46:	e9 81       	ldd	r30, Y+1	; 0x01
     d48:	fa 81       	ldd	r31, Y+2	; 0x02
     d4a:	81 81       	ldd	r24, Z+1	; 0x01
     d4c:	81 30       	cpi	r24, 0x01	; 1
     d4e:	79 f4       	brne	.+30     	; 0xd6e <adc_Init+0x60>
	{
		CLR_BIT(ADMUX,REFS1);		
     d50:	a7 e2       	ldi	r26, 0x27	; 39
     d52:	b0 e0       	ldi	r27, 0x00	; 0
     d54:	e7 e2       	ldi	r30, 0x27	; 39
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	80 81       	ld	r24, Z
     d5a:	8f 77       	andi	r24, 0x7F	; 127
     d5c:	8c 93       	st	X, r24
		SET_BIT(ADMUX,REFS0);		
     d5e:	a7 e2       	ldi	r26, 0x27	; 39
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e7 e2       	ldi	r30, 0x27	; 39
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	80 64       	ori	r24, 0x40	; 64
     d6a:	8c 93       	st	X, r24
     d6c:	2b c0       	rjmp	.+86     	; 0xdc4 <adc_Init+0xb6>
	}
	else if(config->ADC_VrefS== RESERVED)
     d6e:	e9 81       	ldd	r30, Y+1	; 0x01
     d70:	fa 81       	ldd	r31, Y+2	; 0x02
     d72:	81 81       	ldd	r24, Z+1	; 0x01
     d74:	82 30       	cpi	r24, 0x02	; 2
     d76:	79 f4       	brne	.+30     	; 0xd96 <adc_Init+0x88>
	{
		SET_BIT(ADMUX,REFS1);
     d78:	a7 e2       	ldi	r26, 0x27	; 39
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e7 e2       	ldi	r30, 0x27	; 39
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	80 68       	ori	r24, 0x80	; 128
     d84:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,REFS0);		
     d86:	a7 e2       	ldi	r26, 0x27	; 39
     d88:	b0 e0       	ldi	r27, 0x00	; 0
     d8a:	e7 e2       	ldi	r30, 0x27	; 39
     d8c:	f0 e0       	ldi	r31, 0x00	; 0
     d8e:	80 81       	ld	r24, Z
     d90:	8f 7b       	andi	r24, 0xBF	; 191
     d92:	8c 93       	st	X, r24
     d94:	17 c0       	rjmp	.+46     	; 0xdc4 <adc_Init+0xb6>
	}
	else if(config->ADC_VrefS==INTERNAL_2_56)
     d96:	e9 81       	ldd	r30, Y+1	; 0x01
     d98:	fa 81       	ldd	r31, Y+2	; 0x02
     d9a:	81 81       	ldd	r24, Z+1	; 0x01
     d9c:	83 30       	cpi	r24, 0x03	; 3
     d9e:	79 f4       	brne	.+30     	; 0xdbe <adc_Init+0xb0>
	{
		SET_BIT(ADMUX,REFS1);
     da0:	a7 e2       	ldi	r26, 0x27	; 39
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	e7 e2       	ldi	r30, 0x27	; 39
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	80 68       	ori	r24, 0x80	; 128
     dac:	8c 93       	st	X, r24
		SET_BIT(ADMUX,REFS0);		
     dae:	a7 e2       	ldi	r26, 0x27	; 39
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	e7 e2       	ldi	r30, 0x27	; 39
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	80 64       	ori	r24, 0x40	; 64
     dba:	8c 93       	st	X, r24
     dbc:	03 c0       	rjmp	.+6      	; 0xdc4 <adc_Init+0xb6>
	}
	else
	{
		return VREF_SEL_ERROR;
     dbe:	81 e0       	ldi	r24, 0x01	; 1
     dc0:	8b 83       	std	Y+3, r24	; 0x03
     dc2:	ce c5       	rjmp	.+2972   	; 0x1960 <adc_Init+0xc52>
	}
	if(config->ADC_DataAlign==ADJUST_RIGHT)
     dc4:	e9 81       	ldd	r30, Y+1	; 0x01
     dc6:	fa 81       	ldd	r31, Y+2	; 0x02
     dc8:	82 81       	ldd	r24, Z+2	; 0x02
     dca:	81 30       	cpi	r24, 0x01	; 1
     dcc:	41 f4       	brne	.+16     	; 0xdde <adc_Init+0xd0>
	{
		CLR_BIT(ADMUX,ADLAR);
     dce:	a7 e2       	ldi	r26, 0x27	; 39
     dd0:	b0 e0       	ldi	r27, 0x00	; 0
     dd2:	e7 e2       	ldi	r30, 0x27	; 39
     dd4:	f0 e0       	ldi	r31, 0x00	; 0
     dd6:	80 81       	ld	r24, Z
     dd8:	8f 7d       	andi	r24, 0xDF	; 223
     dda:	8c 93       	st	X, r24
     ddc:	10 c0       	rjmp	.+32     	; 0xdfe <adc_Init+0xf0>
	}
	else if(config->ADC_DataAlign==ADJUST_LEFT)
     dde:	e9 81       	ldd	r30, Y+1	; 0x01
     de0:	fa 81       	ldd	r31, Y+2	; 0x02
     de2:	82 81       	ldd	r24, Z+2	; 0x02
     de4:	88 23       	and	r24, r24
     de6:	41 f4       	brne	.+16     	; 0xdf8 <adc_Init+0xea>
	{
		SET_BIT(ADMUX,ADLAR);			
     de8:	a7 e2       	ldi	r26, 0x27	; 39
     dea:	b0 e0       	ldi	r27, 0x00	; 0
     dec:	e7 e2       	ldi	r30, 0x27	; 39
     dee:	f0 e0       	ldi	r31, 0x00	; 0
     df0:	80 81       	ld	r24, Z
     df2:	80 62       	ori	r24, 0x20	; 32
     df4:	8c 93       	st	X, r24
     df6:	03 c0       	rjmp	.+6      	; 0xdfe <adc_Init+0xf0>
	}	
	else
	{
		return DATA_ALIGN_EEROR;
     df8:	82 e0       	ldi	r24, 0x02	; 2
     dfa:	8b 83       	std	Y+3, r24	; 0x03
     dfc:	b1 c5       	rjmp	.+2914   	; 0x1960 <adc_Init+0xc52>
	}
	if(config->ADC_Mode == DISABLE)
     dfe:	e9 81       	ldd	r30, Y+1	; 0x01
     e00:	fa 81       	ldd	r31, Y+2	; 0x02
     e02:	80 81       	ld	r24, Z
     e04:	88 23       	and	r24, r24
     e06:	41 f4       	brne	.+16     	; 0xe18 <adc_Init+0x10a>
	{
		CLR_BIT(ADCSRA,ADIE);		
     e08:	a6 e2       	ldi	r26, 0x26	; 38
     e0a:	b0 e0       	ldi	r27, 0x00	; 0
     e0c:	e6 e2       	ldi	r30, 0x26	; 38
     e0e:	f0 e0       	ldi	r31, 0x00	; 0
     e10:	80 81       	ld	r24, Z
     e12:	87 7f       	andi	r24, 0xF7	; 247
     e14:	8c 93       	st	X, r24
     e16:	12 c0       	rjmp	.+36     	; 0xe3c <adc_Init+0x12e>
	}
	else if(config->ADC_Mode == ENABLE)
     e18:	e9 81       	ldd	r30, Y+1	; 0x01
     e1a:	fa 81       	ldd	r31, Y+2	; 0x02
     e1c:	80 81       	ld	r24, Z
     e1e:	81 30       	cpi	r24, 0x01	; 1
     e20:	51 f4       	brne	.+20     	; 0xe36 <adc_Init+0x128>
	{
		GIE_voidEnable();	
     e22:	0e 94 6b 06 	call	0xcd6	; 0xcd6 <GIE_voidEnable>
		SET_BIT(ADCSRA,ADIE);		
     e26:	a6 e2       	ldi	r26, 0x26	; 38
     e28:	b0 e0       	ldi	r27, 0x00	; 0
     e2a:	e6 e2       	ldi	r30, 0x26	; 38
     e2c:	f0 e0       	ldi	r31, 0x00	; 0
     e2e:	80 81       	ld	r24, Z
     e30:	88 60       	ori	r24, 0x08	; 8
     e32:	8c 93       	st	X, r24
     e34:	03 c0       	rjmp	.+6      	; 0xe3c <adc_Init+0x12e>
	}
	else
	{
		return ADC_MODE_ERROR;
     e36:	83 e0       	ldi	r24, 0x03	; 3
     e38:	8b 83       	std	Y+3, r24	; 0x03
     e3a:	92 c5       	rjmp	.+2852   	; 0x1960 <adc_Init+0xc52>
	}
	
	if(config->ADC_NbrOfChannel == ADC_C0)
     e3c:	e9 81       	ldd	r30, Y+1	; 0x01
     e3e:	fa 81       	ldd	r31, Y+2	; 0x02
     e40:	83 81       	ldd	r24, Z+3	; 0x03
     e42:	88 23       	and	r24, r24
     e44:	21 f5       	brne	.+72     	; 0xe8e <adc_Init+0x180>
	{
		CLR_BIT(ADMUX,MUX0);
     e46:	a7 e2       	ldi	r26, 0x27	; 39
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	e7 e2       	ldi	r30, 0x27	; 39
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	8e 7f       	andi	r24, 0xFE	; 254
     e52:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
     e54:	a7 e2       	ldi	r26, 0x27	; 39
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	e7 e2       	ldi	r30, 0x27	; 39
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	8d 7f       	andi	r24, 0xFD	; 253
     e60:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
     e62:	a7 e2       	ldi	r26, 0x27	; 39
     e64:	b0 e0       	ldi	r27, 0x00	; 0
     e66:	e7 e2       	ldi	r30, 0x27	; 39
     e68:	f0 e0       	ldi	r31, 0x00	; 0
     e6a:	80 81       	ld	r24, Z
     e6c:	8b 7f       	andi	r24, 0xFB	; 251
     e6e:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
     e70:	a7 e2       	ldi	r26, 0x27	; 39
     e72:	b0 e0       	ldi	r27, 0x00	; 0
     e74:	e7 e2       	ldi	r30, 0x27	; 39
     e76:	f0 e0       	ldi	r31, 0x00	; 0
     e78:	80 81       	ld	r24, Z
     e7a:	87 7f       	andi	r24, 0xF7	; 247
     e7c:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
     e7e:	a7 e2       	ldi	r26, 0x27	; 39
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e7 e2       	ldi	r30, 0x27	; 39
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	8f 7e       	andi	r24, 0xEF	; 239
     e8a:	8c 93       	st	X, r24
     e8c:	a8 c4       	rjmp	.+2384   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel == ADC_C1)
     e8e:	e9 81       	ldd	r30, Y+1	; 0x01
     e90:	fa 81       	ldd	r31, Y+2	; 0x02
     e92:	83 81       	ldd	r24, Z+3	; 0x03
     e94:	81 30       	cpi	r24, 0x01	; 1
     e96:	21 f5       	brne	.+72     	; 0xee0 <adc_Init+0x1d2>
	{
		SET_BIT(ADMUX,MUX0);
     e98:	a7 e2       	ldi	r26, 0x27	; 39
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	e7 e2       	ldi	r30, 0x27	; 39
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	81 60       	ori	r24, 0x01	; 1
     ea4:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);	
     ea6:	a7 e2       	ldi	r26, 0x27	; 39
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e7 e2       	ldi	r30, 0x27	; 39
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	8d 7f       	andi	r24, 0xFD	; 253
     eb2:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
     eb4:	a7 e2       	ldi	r26, 0x27	; 39
     eb6:	b0 e0       	ldi	r27, 0x00	; 0
     eb8:	e7 e2       	ldi	r30, 0x27	; 39
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	8b 7f       	andi	r24, 0xFB	; 251
     ec0:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
     ec2:	a7 e2       	ldi	r26, 0x27	; 39
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	e7 e2       	ldi	r30, 0x27	; 39
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	87 7f       	andi	r24, 0xF7	; 247
     ece:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
     ed0:	a7 e2       	ldi	r26, 0x27	; 39
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	e7 e2       	ldi	r30, 0x27	; 39
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	8f 7e       	andi	r24, 0xEF	; 239
     edc:	8c 93       	st	X, r24
     ede:	7f c4       	rjmp	.+2302   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel == ADC_C2)
     ee0:	e9 81       	ldd	r30, Y+1	; 0x01
     ee2:	fa 81       	ldd	r31, Y+2	; 0x02
     ee4:	83 81       	ldd	r24, Z+3	; 0x03
     ee6:	82 30       	cpi	r24, 0x02	; 2
     ee8:	21 f5       	brne	.+72     	; 0xf32 <adc_Init+0x224>
	{
		CLR_BIT(ADMUX,MUX0);
     eea:	a7 e2       	ldi	r26, 0x27	; 39
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e7 e2       	ldi	r30, 0x27	; 39
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	8e 7f       	andi	r24, 0xFE	; 254
     ef6:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
     ef8:	a7 e2       	ldi	r26, 0x27	; 39
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e7 e2       	ldi	r30, 0x27	; 39
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	82 60       	ori	r24, 0x02	; 2
     f04:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
     f06:	a7 e2       	ldi	r26, 0x27	; 39
     f08:	b0 e0       	ldi	r27, 0x00	; 0
     f0a:	e7 e2       	ldi	r30, 0x27	; 39
     f0c:	f0 e0       	ldi	r31, 0x00	; 0
     f0e:	80 81       	ld	r24, Z
     f10:	8b 7f       	andi	r24, 0xFB	; 251
     f12:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
     f14:	a7 e2       	ldi	r26, 0x27	; 39
     f16:	b0 e0       	ldi	r27, 0x00	; 0
     f18:	e7 e2       	ldi	r30, 0x27	; 39
     f1a:	f0 e0       	ldi	r31, 0x00	; 0
     f1c:	80 81       	ld	r24, Z
     f1e:	87 7f       	andi	r24, 0xF7	; 247
     f20:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
     f22:	a7 e2       	ldi	r26, 0x27	; 39
     f24:	b0 e0       	ldi	r27, 0x00	; 0
     f26:	e7 e2       	ldi	r30, 0x27	; 39
     f28:	f0 e0       	ldi	r31, 0x00	; 0
     f2a:	80 81       	ld	r24, Z
     f2c:	8f 7e       	andi	r24, 0xEF	; 239
     f2e:	8c 93       	st	X, r24
     f30:	56 c4       	rjmp	.+2220   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel == ADC_C3)
     f32:	e9 81       	ldd	r30, Y+1	; 0x01
     f34:	fa 81       	ldd	r31, Y+2	; 0x02
     f36:	83 81       	ldd	r24, Z+3	; 0x03
     f38:	83 30       	cpi	r24, 0x03	; 3
     f3a:	21 f5       	brne	.+72     	; 0xf84 <adc_Init+0x276>
	{
		SET_BIT(ADMUX,MUX0);
     f3c:	a7 e2       	ldi	r26, 0x27	; 39
     f3e:	b0 e0       	ldi	r27, 0x00	; 0
     f40:	e7 e2       	ldi	r30, 0x27	; 39
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	80 81       	ld	r24, Z
     f46:	81 60       	ori	r24, 0x01	; 1
     f48:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
     f4a:	a7 e2       	ldi	r26, 0x27	; 39
     f4c:	b0 e0       	ldi	r27, 0x00	; 0
     f4e:	e7 e2       	ldi	r30, 0x27	; 39
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	80 81       	ld	r24, Z
     f54:	82 60       	ori	r24, 0x02	; 2
     f56:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
     f58:	a7 e2       	ldi	r26, 0x27	; 39
     f5a:	b0 e0       	ldi	r27, 0x00	; 0
     f5c:	e7 e2       	ldi	r30, 0x27	; 39
     f5e:	f0 e0       	ldi	r31, 0x00	; 0
     f60:	80 81       	ld	r24, Z
     f62:	8b 7f       	andi	r24, 0xFB	; 251
     f64:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
     f66:	a7 e2       	ldi	r26, 0x27	; 39
     f68:	b0 e0       	ldi	r27, 0x00	; 0
     f6a:	e7 e2       	ldi	r30, 0x27	; 39
     f6c:	f0 e0       	ldi	r31, 0x00	; 0
     f6e:	80 81       	ld	r24, Z
     f70:	87 7f       	andi	r24, 0xF7	; 247
     f72:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
     f74:	a7 e2       	ldi	r26, 0x27	; 39
     f76:	b0 e0       	ldi	r27, 0x00	; 0
     f78:	e7 e2       	ldi	r30, 0x27	; 39
     f7a:	f0 e0       	ldi	r31, 0x00	; 0
     f7c:	80 81       	ld	r24, Z
     f7e:	8f 7e       	andi	r24, 0xEF	; 239
     f80:	8c 93       	st	X, r24
     f82:	2d c4       	rjmp	.+2138   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel== ADC_C4)
     f84:	e9 81       	ldd	r30, Y+1	; 0x01
     f86:	fa 81       	ldd	r31, Y+2	; 0x02
     f88:	83 81       	ldd	r24, Z+3	; 0x03
     f8a:	84 30       	cpi	r24, 0x04	; 4
     f8c:	21 f5       	brne	.+72     	; 0xfd6 <adc_Init+0x2c8>
	{
		CLR_BIT(ADMUX,MUX0);
     f8e:	a7 e2       	ldi	r26, 0x27	; 39
     f90:	b0 e0       	ldi	r27, 0x00	; 0
     f92:	e7 e2       	ldi	r30, 0x27	; 39
     f94:	f0 e0       	ldi	r31, 0x00	; 0
     f96:	80 81       	ld	r24, Z
     f98:	8e 7f       	andi	r24, 0xFE	; 254
     f9a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);	
     f9c:	a7 e2       	ldi	r26, 0x27	; 39
     f9e:	b0 e0       	ldi	r27, 0x00	; 0
     fa0:	e7 e2       	ldi	r30, 0x27	; 39
     fa2:	f0 e0       	ldi	r31, 0x00	; 0
     fa4:	80 81       	ld	r24, Z
     fa6:	8d 7f       	andi	r24, 0xFD	; 253
     fa8:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
     faa:	a7 e2       	ldi	r26, 0x27	; 39
     fac:	b0 e0       	ldi	r27, 0x00	; 0
     fae:	e7 e2       	ldi	r30, 0x27	; 39
     fb0:	f0 e0       	ldi	r31, 0x00	; 0
     fb2:	80 81       	ld	r24, Z
     fb4:	84 60       	ori	r24, 0x04	; 4
     fb6:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
     fb8:	a7 e2       	ldi	r26, 0x27	; 39
     fba:	b0 e0       	ldi	r27, 0x00	; 0
     fbc:	e7 e2       	ldi	r30, 0x27	; 39
     fbe:	f0 e0       	ldi	r31, 0x00	; 0
     fc0:	80 81       	ld	r24, Z
     fc2:	87 7f       	andi	r24, 0xF7	; 247
     fc4:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
     fc6:	a7 e2       	ldi	r26, 0x27	; 39
     fc8:	b0 e0       	ldi	r27, 0x00	; 0
     fca:	e7 e2       	ldi	r30, 0x27	; 39
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	80 81       	ld	r24, Z
     fd0:	8f 7e       	andi	r24, 0xEF	; 239
     fd2:	8c 93       	st	X, r24
     fd4:	04 c4       	rjmp	.+2056   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel == ADC_C5)
     fd6:	e9 81       	ldd	r30, Y+1	; 0x01
     fd8:	fa 81       	ldd	r31, Y+2	; 0x02
     fda:	83 81       	ldd	r24, Z+3	; 0x03
     fdc:	85 30       	cpi	r24, 0x05	; 5
     fde:	21 f5       	brne	.+72     	; 0x1028 <adc_Init+0x31a>
	{
		SET_BIT(ADMUX,MUX0);
     fe0:	a7 e2       	ldi	r26, 0x27	; 39
     fe2:	b0 e0       	ldi	r27, 0x00	; 0
     fe4:	e7 e2       	ldi	r30, 0x27	; 39
     fe6:	f0 e0       	ldi	r31, 0x00	; 0
     fe8:	80 81       	ld	r24, Z
     fea:	81 60       	ori	r24, 0x01	; 1
     fec:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
     fee:	a7 e2       	ldi	r26, 0x27	; 39
     ff0:	b0 e0       	ldi	r27, 0x00	; 0
     ff2:	e7 e2       	ldi	r30, 0x27	; 39
     ff4:	f0 e0       	ldi	r31, 0x00	; 0
     ff6:	80 81       	ld	r24, Z
     ff8:	8d 7f       	andi	r24, 0xFD	; 253
     ffa:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
     ffc:	a7 e2       	ldi	r26, 0x27	; 39
     ffe:	b0 e0       	ldi	r27, 0x00	; 0
    1000:	e7 e2       	ldi	r30, 0x27	; 39
    1002:	f0 e0       	ldi	r31, 0x00	; 0
    1004:	80 81       	ld	r24, Z
    1006:	84 60       	ori	r24, 0x04	; 4
    1008:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    100a:	a7 e2       	ldi	r26, 0x27	; 39
    100c:	b0 e0       	ldi	r27, 0x00	; 0
    100e:	e7 e2       	ldi	r30, 0x27	; 39
    1010:	f0 e0       	ldi	r31, 0x00	; 0
    1012:	80 81       	ld	r24, Z
    1014:	87 7f       	andi	r24, 0xF7	; 247
    1016:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    1018:	a7 e2       	ldi	r26, 0x27	; 39
    101a:	b0 e0       	ldi	r27, 0x00	; 0
    101c:	e7 e2       	ldi	r30, 0x27	; 39
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	80 81       	ld	r24, Z
    1022:	8f 7e       	andi	r24, 0xEF	; 239
    1024:	8c 93       	st	X, r24
    1026:	db c3       	rjmp	.+1974   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel == ADC_C6)
    1028:	e9 81       	ldd	r30, Y+1	; 0x01
    102a:	fa 81       	ldd	r31, Y+2	; 0x02
    102c:	83 81       	ldd	r24, Z+3	; 0x03
    102e:	86 30       	cpi	r24, 0x06	; 6
    1030:	21 f5       	brne	.+72     	; 0x107a <adc_Init+0x36c>
	{
		CLR_BIT(ADMUX,MUX0);
    1032:	a7 e2       	ldi	r26, 0x27	; 39
    1034:	b0 e0       	ldi	r27, 0x00	; 0
    1036:	e7 e2       	ldi	r30, 0x27	; 39
    1038:	f0 e0       	ldi	r31, 0x00	; 0
    103a:	80 81       	ld	r24, Z
    103c:	8e 7f       	andi	r24, 0xFE	; 254
    103e:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);	
    1040:	a7 e2       	ldi	r26, 0x27	; 39
    1042:	b0 e0       	ldi	r27, 0x00	; 0
    1044:	e7 e2       	ldi	r30, 0x27	; 39
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	80 81       	ld	r24, Z
    104a:	82 60       	ori	r24, 0x02	; 2
    104c:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    104e:	a7 e2       	ldi	r26, 0x27	; 39
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	e7 e2       	ldi	r30, 0x27	; 39
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	84 60       	ori	r24, 0x04	; 4
    105a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    105c:	a7 e2       	ldi	r26, 0x27	; 39
    105e:	b0 e0       	ldi	r27, 0x00	; 0
    1060:	e7 e2       	ldi	r30, 0x27	; 39
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	87 7f       	andi	r24, 0xF7	; 247
    1068:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    106a:	a7 e2       	ldi	r26, 0x27	; 39
    106c:	b0 e0       	ldi	r27, 0x00	; 0
    106e:	e7 e2       	ldi	r30, 0x27	; 39
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	80 81       	ld	r24, Z
    1074:	8f 7e       	andi	r24, 0xEF	; 239
    1076:	8c 93       	st	X, r24
    1078:	b2 c3       	rjmp	.+1892   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel == ADC_C7)
    107a:	e9 81       	ldd	r30, Y+1	; 0x01
    107c:	fa 81       	ldd	r31, Y+2	; 0x02
    107e:	83 81       	ldd	r24, Z+3	; 0x03
    1080:	87 30       	cpi	r24, 0x07	; 7
    1082:	21 f5       	brne	.+72     	; 0x10cc <adc_Init+0x3be>
	{
		SET_BIT(ADMUX,MUX0);
    1084:	a7 e2       	ldi	r26, 0x27	; 39
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	e7 e2       	ldi	r30, 0x27	; 39
    108a:	f0 e0       	ldi	r31, 0x00	; 0
    108c:	80 81       	ld	r24, Z
    108e:	81 60       	ori	r24, 0x01	; 1
    1090:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    1092:	a7 e2       	ldi	r26, 0x27	; 39
    1094:	b0 e0       	ldi	r27, 0x00	; 0
    1096:	e7 e2       	ldi	r30, 0x27	; 39
    1098:	f0 e0       	ldi	r31, 0x00	; 0
    109a:	80 81       	ld	r24, Z
    109c:	82 60       	ori	r24, 0x02	; 2
    109e:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    10a0:	a7 e2       	ldi	r26, 0x27	; 39
    10a2:	b0 e0       	ldi	r27, 0x00	; 0
    10a4:	e7 e2       	ldi	r30, 0x27	; 39
    10a6:	f0 e0       	ldi	r31, 0x00	; 0
    10a8:	80 81       	ld	r24, Z
    10aa:	84 60       	ori	r24, 0x04	; 4
    10ac:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    10ae:	a7 e2       	ldi	r26, 0x27	; 39
    10b0:	b0 e0       	ldi	r27, 0x00	; 0
    10b2:	e7 e2       	ldi	r30, 0x27	; 39
    10b4:	f0 e0       	ldi	r31, 0x00	; 0
    10b6:	80 81       	ld	r24, Z
    10b8:	87 7f       	andi	r24, 0xF7	; 247
    10ba:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    10bc:	a7 e2       	ldi	r26, 0x27	; 39
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e7 e2       	ldi	r30, 0x27	; 39
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	8f 7e       	andi	r24, 0xEF	; 239
    10c8:	8c 93       	st	X, r24
    10ca:	89 c3       	rjmp	.+1810   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC0_ADC0_10X )
    10cc:	e9 81       	ldd	r30, Y+1	; 0x01
    10ce:	fa 81       	ldd	r31, Y+2	; 0x02
    10d0:	83 81       	ldd	r24, Z+3	; 0x03
    10d2:	88 30       	cpi	r24, 0x08	; 8
    10d4:	21 f5       	brne	.+72     	; 0x111e <adc_Init+0x410>
	{
		CLR_BIT(ADMUX,MUX0);
    10d6:	a7 e2       	ldi	r26, 0x27	; 39
    10d8:	b0 e0       	ldi	r27, 0x00	; 0
    10da:	e7 e2       	ldi	r30, 0x27	; 39
    10dc:	f0 e0       	ldi	r31, 0x00	; 0
    10de:	80 81       	ld	r24, Z
    10e0:	8e 7f       	andi	r24, 0xFE	; 254
    10e2:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    10e4:	a7 e2       	ldi	r26, 0x27	; 39
    10e6:	b0 e0       	ldi	r27, 0x00	; 0
    10e8:	e7 e2       	ldi	r30, 0x27	; 39
    10ea:	f0 e0       	ldi	r31, 0x00	; 0
    10ec:	80 81       	ld	r24, Z
    10ee:	8d 7f       	andi	r24, 0xFD	; 253
    10f0:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    10f2:	a7 e2       	ldi	r26, 0x27	; 39
    10f4:	b0 e0       	ldi	r27, 0x00	; 0
    10f6:	e7 e2       	ldi	r30, 0x27	; 39
    10f8:	f0 e0       	ldi	r31, 0x00	; 0
    10fa:	80 81       	ld	r24, Z
    10fc:	8b 7f       	andi	r24, 0xFB	; 251
    10fe:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1100:	a7 e2       	ldi	r26, 0x27	; 39
    1102:	b0 e0       	ldi	r27, 0x00	; 0
    1104:	e7 e2       	ldi	r30, 0x27	; 39
    1106:	f0 e0       	ldi	r31, 0x00	; 0
    1108:	80 81       	ld	r24, Z
    110a:	88 60       	ori	r24, 0x08	; 8
    110c:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    110e:	a7 e2       	ldi	r26, 0x27	; 39
    1110:	b0 e0       	ldi	r27, 0x00	; 0
    1112:	e7 e2       	ldi	r30, 0x27	; 39
    1114:	f0 e0       	ldi	r31, 0x00	; 0
    1116:	80 81       	ld	r24, Z
    1118:	8f 7e       	andi	r24, 0xEF	; 239
    111a:	8c 93       	st	X, r24
    111c:	60 c3       	rjmp	.+1728   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC1_ADC0_10X )
    111e:	e9 81       	ldd	r30, Y+1	; 0x01
    1120:	fa 81       	ldd	r31, Y+2	; 0x02
    1122:	83 81       	ldd	r24, Z+3	; 0x03
    1124:	89 30       	cpi	r24, 0x09	; 9
    1126:	21 f5       	brne	.+72     	; 0x1170 <adc_Init+0x462>
	{
		SET_BIT(ADMUX,MUX0);
    1128:	a7 e2       	ldi	r26, 0x27	; 39
    112a:	b0 e0       	ldi	r27, 0x00	; 0
    112c:	e7 e2       	ldi	r30, 0x27	; 39
    112e:	f0 e0       	ldi	r31, 0x00	; 0
    1130:	80 81       	ld	r24, Z
    1132:	81 60       	ori	r24, 0x01	; 1
    1134:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    1136:	a7 e2       	ldi	r26, 0x27	; 39
    1138:	b0 e0       	ldi	r27, 0x00	; 0
    113a:	e7 e2       	ldi	r30, 0x27	; 39
    113c:	f0 e0       	ldi	r31, 0x00	; 0
    113e:	80 81       	ld	r24, Z
    1140:	8d 7f       	andi	r24, 0xFD	; 253
    1142:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1144:	a7 e2       	ldi	r26, 0x27	; 39
    1146:	b0 e0       	ldi	r27, 0x00	; 0
    1148:	e7 e2       	ldi	r30, 0x27	; 39
    114a:	f0 e0       	ldi	r31, 0x00	; 0
    114c:	80 81       	ld	r24, Z
    114e:	8b 7f       	andi	r24, 0xFB	; 251
    1150:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1152:	a7 e2       	ldi	r26, 0x27	; 39
    1154:	b0 e0       	ldi	r27, 0x00	; 0
    1156:	e7 e2       	ldi	r30, 0x27	; 39
    1158:	f0 e0       	ldi	r31, 0x00	; 0
    115a:	80 81       	ld	r24, Z
    115c:	88 60       	ori	r24, 0x08	; 8
    115e:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    1160:	a7 e2       	ldi	r26, 0x27	; 39
    1162:	b0 e0       	ldi	r27, 0x00	; 0
    1164:	e7 e2       	ldi	r30, 0x27	; 39
    1166:	f0 e0       	ldi	r31, 0x00	; 0
    1168:	80 81       	ld	r24, Z
    116a:	8f 7e       	andi	r24, 0xEF	; 239
    116c:	8c 93       	st	X, r24
    116e:	37 c3       	rjmp	.+1646   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC0_ADC0_200X)
    1170:	e9 81       	ldd	r30, Y+1	; 0x01
    1172:	fa 81       	ldd	r31, Y+2	; 0x02
    1174:	83 81       	ldd	r24, Z+3	; 0x03
    1176:	8a 30       	cpi	r24, 0x0A	; 10
    1178:	21 f5       	brne	.+72     	; 0x11c2 <adc_Init+0x4b4>
	{
		CLR_BIT(ADMUX,MUX0);
    117a:	a7 e2       	ldi	r26, 0x27	; 39
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e7 e2       	ldi	r30, 0x27	; 39
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	80 81       	ld	r24, Z
    1184:	8e 7f       	andi	r24, 0xFE	; 254
    1186:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    1188:	a7 e2       	ldi	r26, 0x27	; 39
    118a:	b0 e0       	ldi	r27, 0x00	; 0
    118c:	e7 e2       	ldi	r30, 0x27	; 39
    118e:	f0 e0       	ldi	r31, 0x00	; 0
    1190:	80 81       	ld	r24, Z
    1192:	82 60       	ori	r24, 0x02	; 2
    1194:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1196:	a7 e2       	ldi	r26, 0x27	; 39
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	e7 e2       	ldi	r30, 0x27	; 39
    119c:	f0 e0       	ldi	r31, 0x00	; 0
    119e:	80 81       	ld	r24, Z
    11a0:	8b 7f       	andi	r24, 0xFB	; 251
    11a2:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    11a4:	a7 e2       	ldi	r26, 0x27	; 39
    11a6:	b0 e0       	ldi	r27, 0x00	; 0
    11a8:	e7 e2       	ldi	r30, 0x27	; 39
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	80 81       	ld	r24, Z
    11ae:	88 60       	ori	r24, 0x08	; 8
    11b0:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    11b2:	a7 e2       	ldi	r26, 0x27	; 39
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	e7 e2       	ldi	r30, 0x27	; 39
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	8f 7e       	andi	r24, 0xEF	; 239
    11be:	8c 93       	st	X, r24
    11c0:	0e c3       	rjmp	.+1564   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC1_ADC0_200X)
    11c2:	e9 81       	ldd	r30, Y+1	; 0x01
    11c4:	fa 81       	ldd	r31, Y+2	; 0x02
    11c6:	83 81       	ldd	r24, Z+3	; 0x03
    11c8:	8b 30       	cpi	r24, 0x0B	; 11
    11ca:	21 f5       	brne	.+72     	; 0x1214 <adc_Init+0x506>
	{
		SET_BIT(ADMUX,MUX0);
    11cc:	a7 e2       	ldi	r26, 0x27	; 39
    11ce:	b0 e0       	ldi	r27, 0x00	; 0
    11d0:	e7 e2       	ldi	r30, 0x27	; 39
    11d2:	f0 e0       	ldi	r31, 0x00	; 0
    11d4:	80 81       	ld	r24, Z
    11d6:	81 60       	ori	r24, 0x01	; 1
    11d8:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    11da:	a7 e2       	ldi	r26, 0x27	; 39
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	e7 e2       	ldi	r30, 0x27	; 39
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	80 81       	ld	r24, Z
    11e4:	82 60       	ori	r24, 0x02	; 2
    11e6:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    11e8:	a7 e2       	ldi	r26, 0x27	; 39
    11ea:	b0 e0       	ldi	r27, 0x00	; 0
    11ec:	e7 e2       	ldi	r30, 0x27	; 39
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	80 81       	ld	r24, Z
    11f2:	8b 7f       	andi	r24, 0xFB	; 251
    11f4:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    11f6:	a7 e2       	ldi	r26, 0x27	; 39
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	e7 e2       	ldi	r30, 0x27	; 39
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	80 81       	ld	r24, Z
    1200:	88 60       	ori	r24, 0x08	; 8
    1202:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    1204:	a7 e2       	ldi	r26, 0x27	; 39
    1206:	b0 e0       	ldi	r27, 0x00	; 0
    1208:	e7 e2       	ldi	r30, 0x27	; 39
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	8f 7e       	andi	r24, 0xEF	; 239
    1210:	8c 93       	st	X, r24
    1212:	e5 c2       	rjmp	.+1482   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC2_ADC2_10X )
    1214:	e9 81       	ldd	r30, Y+1	; 0x01
    1216:	fa 81       	ldd	r31, Y+2	; 0x02
    1218:	83 81       	ldd	r24, Z+3	; 0x03
    121a:	8c 30       	cpi	r24, 0x0C	; 12
    121c:	21 f5       	brne	.+72     	; 0x1266 <adc_Init+0x558>
	{
		CLR_BIT(ADMUX,MUX0);
    121e:	a7 e2       	ldi	r26, 0x27	; 39
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	e7 e2       	ldi	r30, 0x27	; 39
    1224:	f0 e0       	ldi	r31, 0x00	; 0
    1226:	80 81       	ld	r24, Z
    1228:	8e 7f       	andi	r24, 0xFE	; 254
    122a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    122c:	a7 e2       	ldi	r26, 0x27	; 39
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	e7 e2       	ldi	r30, 0x27	; 39
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	8d 7f       	andi	r24, 0xFD	; 253
    1238:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    123a:	a7 e2       	ldi	r26, 0x27	; 39
    123c:	b0 e0       	ldi	r27, 0x00	; 0
    123e:	e7 e2       	ldi	r30, 0x27	; 39
    1240:	f0 e0       	ldi	r31, 0x00	; 0
    1242:	80 81       	ld	r24, Z
    1244:	84 60       	ori	r24, 0x04	; 4
    1246:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1248:	a7 e2       	ldi	r26, 0x27	; 39
    124a:	b0 e0       	ldi	r27, 0x00	; 0
    124c:	e7 e2       	ldi	r30, 0x27	; 39
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	80 81       	ld	r24, Z
    1252:	88 60       	ori	r24, 0x08	; 8
    1254:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    1256:	a7 e2       	ldi	r26, 0x27	; 39
    1258:	b0 e0       	ldi	r27, 0x00	; 0
    125a:	e7 e2       	ldi	r30, 0x27	; 39
    125c:	f0 e0       	ldi	r31, 0x00	; 0
    125e:	80 81       	ld	r24, Z
    1260:	8f 7e       	andi	r24, 0xEF	; 239
    1262:	8c 93       	st	X, r24
    1264:	bc c2       	rjmp	.+1400   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC3_ADC2_10X)
    1266:	e9 81       	ldd	r30, Y+1	; 0x01
    1268:	fa 81       	ldd	r31, Y+2	; 0x02
    126a:	83 81       	ldd	r24, Z+3	; 0x03
    126c:	8d 30       	cpi	r24, 0x0D	; 13
    126e:	21 f5       	brne	.+72     	; 0x12b8 <adc_Init+0x5aa>
	{
		SET_BIT(ADMUX,MUX0);
    1270:	a7 e2       	ldi	r26, 0x27	; 39
    1272:	b0 e0       	ldi	r27, 0x00	; 0
    1274:	e7 e2       	ldi	r30, 0x27	; 39
    1276:	f0 e0       	ldi	r31, 0x00	; 0
    1278:	80 81       	ld	r24, Z
    127a:	81 60       	ori	r24, 0x01	; 1
    127c:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    127e:	a7 e2       	ldi	r26, 0x27	; 39
    1280:	b0 e0       	ldi	r27, 0x00	; 0
    1282:	e7 e2       	ldi	r30, 0x27	; 39
    1284:	f0 e0       	ldi	r31, 0x00	; 0
    1286:	80 81       	ld	r24, Z
    1288:	8d 7f       	andi	r24, 0xFD	; 253
    128a:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    128c:	a7 e2       	ldi	r26, 0x27	; 39
    128e:	b0 e0       	ldi	r27, 0x00	; 0
    1290:	e7 e2       	ldi	r30, 0x27	; 39
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	80 81       	ld	r24, Z
    1296:	84 60       	ori	r24, 0x04	; 4
    1298:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    129a:	a7 e2       	ldi	r26, 0x27	; 39
    129c:	b0 e0       	ldi	r27, 0x00	; 0
    129e:	e7 e2       	ldi	r30, 0x27	; 39
    12a0:	f0 e0       	ldi	r31, 0x00	; 0
    12a2:	80 81       	ld	r24, Z
    12a4:	88 60       	ori	r24, 0x08	; 8
    12a6:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    12a8:	a7 e2       	ldi	r26, 0x27	; 39
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	e7 e2       	ldi	r30, 0x27	; 39
    12ae:	f0 e0       	ldi	r31, 0x00	; 0
    12b0:	80 81       	ld	r24, Z
    12b2:	8f 7e       	andi	r24, 0xEF	; 239
    12b4:	8c 93       	st	X, r24
    12b6:	93 c2       	rjmp	.+1318   	; 0x17de <adc_Init+0xad0>
	} 
	else if(config->ADC_NbrOfChannel==ADC2_ADC2_200X)
    12b8:	e9 81       	ldd	r30, Y+1	; 0x01
    12ba:	fa 81       	ldd	r31, Y+2	; 0x02
    12bc:	83 81       	ldd	r24, Z+3	; 0x03
    12be:	8e 30       	cpi	r24, 0x0E	; 14
    12c0:	21 f5       	brne	.+72     	; 0x130a <adc_Init+0x5fc>
	{
		CLR_BIT(ADMUX,MUX0);
    12c2:	a7 e2       	ldi	r26, 0x27	; 39
    12c4:	b0 e0       	ldi	r27, 0x00	; 0
    12c6:	e7 e2       	ldi	r30, 0x27	; 39
    12c8:	f0 e0       	ldi	r31, 0x00	; 0
    12ca:	80 81       	ld	r24, Z
    12cc:	8e 7f       	andi	r24, 0xFE	; 254
    12ce:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    12d0:	a7 e2       	ldi	r26, 0x27	; 39
    12d2:	b0 e0       	ldi	r27, 0x00	; 0
    12d4:	e7 e2       	ldi	r30, 0x27	; 39
    12d6:	f0 e0       	ldi	r31, 0x00	; 0
    12d8:	80 81       	ld	r24, Z
    12da:	82 60       	ori	r24, 0x02	; 2
    12dc:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    12de:	a7 e2       	ldi	r26, 0x27	; 39
    12e0:	b0 e0       	ldi	r27, 0x00	; 0
    12e2:	e7 e2       	ldi	r30, 0x27	; 39
    12e4:	f0 e0       	ldi	r31, 0x00	; 0
    12e6:	80 81       	ld	r24, Z
    12e8:	84 60       	ori	r24, 0x04	; 4
    12ea:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    12ec:	a7 e2       	ldi	r26, 0x27	; 39
    12ee:	b0 e0       	ldi	r27, 0x00	; 0
    12f0:	e7 e2       	ldi	r30, 0x27	; 39
    12f2:	f0 e0       	ldi	r31, 0x00	; 0
    12f4:	80 81       	ld	r24, Z
    12f6:	88 60       	ori	r24, 0x08	; 8
    12f8:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);		
    12fa:	a7 e2       	ldi	r26, 0x27	; 39
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e7 e2       	ldi	r30, 0x27	; 39
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	8f 7e       	andi	r24, 0xEF	; 239
    1306:	8c 93       	st	X, r24
    1308:	6a c2       	rjmp	.+1236   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC3_ADC2_200X)
    130a:	e9 81       	ldd	r30, Y+1	; 0x01
    130c:	fa 81       	ldd	r31, Y+2	; 0x02
    130e:	83 81       	ldd	r24, Z+3	; 0x03
    1310:	8f 30       	cpi	r24, 0x0F	; 15
    1312:	21 f5       	brne	.+72     	; 0x135c <adc_Init+0x64e>
	{
		SET_BIT(ADMUX,MUX0);
    1314:	a7 e2       	ldi	r26, 0x27	; 39
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	e7 e2       	ldi	r30, 0x27	; 39
    131a:	f0 e0       	ldi	r31, 0x00	; 0
    131c:	80 81       	ld	r24, Z
    131e:	81 60       	ori	r24, 0x01	; 1
    1320:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    1322:	a7 e2       	ldi	r26, 0x27	; 39
    1324:	b0 e0       	ldi	r27, 0x00	; 0
    1326:	e7 e2       	ldi	r30, 0x27	; 39
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	82 60       	ori	r24, 0x02	; 2
    132e:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    1330:	a7 e2       	ldi	r26, 0x27	; 39
    1332:	b0 e0       	ldi	r27, 0x00	; 0
    1334:	e7 e2       	ldi	r30, 0x27	; 39
    1336:	f0 e0       	ldi	r31, 0x00	; 0
    1338:	80 81       	ld	r24, Z
    133a:	84 60       	ori	r24, 0x04	; 4
    133c:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    133e:	a7 e2       	ldi	r26, 0x27	; 39
    1340:	b0 e0       	ldi	r27, 0x00	; 0
    1342:	e7 e2       	ldi	r30, 0x27	; 39
    1344:	f0 e0       	ldi	r31, 0x00	; 0
    1346:	80 81       	ld	r24, Z
    1348:	88 60       	ori	r24, 0x08	; 8
    134a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX4);	
    134c:	a7 e2       	ldi	r26, 0x27	; 39
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	e7 e2       	ldi	r30, 0x27	; 39
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	8f 7e       	andi	r24, 0xEF	; 239
    1358:	8c 93       	st	X, r24
    135a:	41 c2       	rjmp	.+1154   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC0_ADC1_1x )
    135c:	e9 81       	ldd	r30, Y+1	; 0x01
    135e:	fa 81       	ldd	r31, Y+2	; 0x02
    1360:	83 81       	ldd	r24, Z+3	; 0x03
    1362:	80 31       	cpi	r24, 0x10	; 16
    1364:	21 f5       	brne	.+72     	; 0x13ae <adc_Init+0x6a0>
	{
		CLR_BIT(ADMUX,MUX0);
    1366:	a7 e2       	ldi	r26, 0x27	; 39
    1368:	b0 e0       	ldi	r27, 0x00	; 0
    136a:	e7 e2       	ldi	r30, 0x27	; 39
    136c:	f0 e0       	ldi	r31, 0x00	; 0
    136e:	80 81       	ld	r24, Z
    1370:	8e 7f       	andi	r24, 0xFE	; 254
    1372:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    1374:	a7 e2       	ldi	r26, 0x27	; 39
    1376:	b0 e0       	ldi	r27, 0x00	; 0
    1378:	e7 e2       	ldi	r30, 0x27	; 39
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	80 81       	ld	r24, Z
    137e:	8d 7f       	andi	r24, 0xFD	; 253
    1380:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1382:	a7 e2       	ldi	r26, 0x27	; 39
    1384:	b0 e0       	ldi	r27, 0x00	; 0
    1386:	e7 e2       	ldi	r30, 0x27	; 39
    1388:	f0 e0       	ldi	r31, 0x00	; 0
    138a:	80 81       	ld	r24, Z
    138c:	8b 7f       	andi	r24, 0xFB	; 251
    138e:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    1390:	a7 e2       	ldi	r26, 0x27	; 39
    1392:	b0 e0       	ldi	r27, 0x00	; 0
    1394:	e7 e2       	ldi	r30, 0x27	; 39
    1396:	f0 e0       	ldi	r31, 0x00	; 0
    1398:	80 81       	ld	r24, Z
    139a:	87 7f       	andi	r24, 0xF7	; 247
    139c:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    139e:	a7 e2       	ldi	r26, 0x27	; 39
    13a0:	b0 e0       	ldi	r27, 0x00	; 0
    13a2:	e7 e2       	ldi	r30, 0x27	; 39
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	80 61       	ori	r24, 0x10	; 16
    13aa:	8c 93       	st	X, r24
    13ac:	18 c2       	rjmp	.+1072   	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC1_ADC1_1x )
    13ae:	e9 81       	ldd	r30, Y+1	; 0x01
    13b0:	fa 81       	ldd	r31, Y+2	; 0x02
    13b2:	83 81       	ldd	r24, Z+3	; 0x03
    13b4:	81 31       	cpi	r24, 0x11	; 17
    13b6:	21 f5       	brne	.+72     	; 0x1400 <adc_Init+0x6f2>
	{
		SET_BIT(ADMUX,MUX0);
    13b8:	a7 e2       	ldi	r26, 0x27	; 39
    13ba:	b0 e0       	ldi	r27, 0x00	; 0
    13bc:	e7 e2       	ldi	r30, 0x27	; 39
    13be:	f0 e0       	ldi	r31, 0x00	; 0
    13c0:	80 81       	ld	r24, Z
    13c2:	81 60       	ori	r24, 0x01	; 1
    13c4:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    13c6:	a7 e2       	ldi	r26, 0x27	; 39
    13c8:	b0 e0       	ldi	r27, 0x00	; 0
    13ca:	e7 e2       	ldi	r30, 0x27	; 39
    13cc:	f0 e0       	ldi	r31, 0x00	; 0
    13ce:	80 81       	ld	r24, Z
    13d0:	8d 7f       	andi	r24, 0xFD	; 253
    13d2:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    13d4:	a7 e2       	ldi	r26, 0x27	; 39
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e7 e2       	ldi	r30, 0x27	; 39
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	8b 7f       	andi	r24, 0xFB	; 251
    13e0:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    13e2:	a7 e2       	ldi	r26, 0x27	; 39
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	e7 e2       	ldi	r30, 0x27	; 39
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	80 81       	ld	r24, Z
    13ec:	87 7f       	andi	r24, 0xF7	; 247
    13ee:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    13f0:	a7 e2       	ldi	r26, 0x27	; 39
    13f2:	b0 e0       	ldi	r27, 0x00	; 0
    13f4:	e7 e2       	ldi	r30, 0x27	; 39
    13f6:	f0 e0       	ldi	r31, 0x00	; 0
    13f8:	80 81       	ld	r24, Z
    13fa:	80 61       	ori	r24, 0x10	; 16
    13fc:	8c 93       	st	X, r24
    13fe:	ef c1       	rjmp	.+990    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC2_ADC1_1x )
    1400:	e9 81       	ldd	r30, Y+1	; 0x01
    1402:	fa 81       	ldd	r31, Y+2	; 0x02
    1404:	83 81       	ldd	r24, Z+3	; 0x03
    1406:	82 31       	cpi	r24, 0x12	; 18
    1408:	21 f5       	brne	.+72     	; 0x1452 <adc_Init+0x744>
	{
		CLR_BIT(ADMUX,MUX0);
    140a:	a7 e2       	ldi	r26, 0x27	; 39
    140c:	b0 e0       	ldi	r27, 0x00	; 0
    140e:	e7 e2       	ldi	r30, 0x27	; 39
    1410:	f0 e0       	ldi	r31, 0x00	; 0
    1412:	80 81       	ld	r24, Z
    1414:	8e 7f       	andi	r24, 0xFE	; 254
    1416:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    1418:	a7 e2       	ldi	r26, 0x27	; 39
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	e7 e2       	ldi	r30, 0x27	; 39
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	82 60       	ori	r24, 0x02	; 2
    1424:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1426:	a7 e2       	ldi	r26, 0x27	; 39
    1428:	b0 e0       	ldi	r27, 0x00	; 0
    142a:	e7 e2       	ldi	r30, 0x27	; 39
    142c:	f0 e0       	ldi	r31, 0x00	; 0
    142e:	80 81       	ld	r24, Z
    1430:	8b 7f       	andi	r24, 0xFB	; 251
    1432:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    1434:	a7 e2       	ldi	r26, 0x27	; 39
    1436:	b0 e0       	ldi	r27, 0x00	; 0
    1438:	e7 e2       	ldi	r30, 0x27	; 39
    143a:	f0 e0       	ldi	r31, 0x00	; 0
    143c:	80 81       	ld	r24, Z
    143e:	87 7f       	andi	r24, 0xF7	; 247
    1440:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    1442:	a7 e2       	ldi	r26, 0x27	; 39
    1444:	b0 e0       	ldi	r27, 0x00	; 0
    1446:	e7 e2       	ldi	r30, 0x27	; 39
    1448:	f0 e0       	ldi	r31, 0x00	; 0
    144a:	80 81       	ld	r24, Z
    144c:	80 61       	ori	r24, 0x10	; 16
    144e:	8c 93       	st	X, r24
    1450:	c6 c1       	rjmp	.+908    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC3_ADC1_1x )
    1452:	e9 81       	ldd	r30, Y+1	; 0x01
    1454:	fa 81       	ldd	r31, Y+2	; 0x02
    1456:	83 81       	ldd	r24, Z+3	; 0x03
    1458:	83 31       	cpi	r24, 0x13	; 19
    145a:	21 f5       	brne	.+72     	; 0x14a4 <adc_Init+0x796>
	{
		SET_BIT(ADMUX,MUX0);
    145c:	a7 e2       	ldi	r26, 0x27	; 39
    145e:	b0 e0       	ldi	r27, 0x00	; 0
    1460:	e7 e2       	ldi	r30, 0x27	; 39
    1462:	f0 e0       	ldi	r31, 0x00	; 0
    1464:	80 81       	ld	r24, Z
    1466:	81 60       	ori	r24, 0x01	; 1
    1468:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    146a:	a7 e2       	ldi	r26, 0x27	; 39
    146c:	b0 e0       	ldi	r27, 0x00	; 0
    146e:	e7 e2       	ldi	r30, 0x27	; 39
    1470:	f0 e0       	ldi	r31, 0x00	; 0
    1472:	80 81       	ld	r24, Z
    1474:	82 60       	ori	r24, 0x02	; 2
    1476:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1478:	a7 e2       	ldi	r26, 0x27	; 39
    147a:	b0 e0       	ldi	r27, 0x00	; 0
    147c:	e7 e2       	ldi	r30, 0x27	; 39
    147e:	f0 e0       	ldi	r31, 0x00	; 0
    1480:	80 81       	ld	r24, Z
    1482:	8b 7f       	andi	r24, 0xFB	; 251
    1484:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    1486:	a7 e2       	ldi	r26, 0x27	; 39
    1488:	b0 e0       	ldi	r27, 0x00	; 0
    148a:	e7 e2       	ldi	r30, 0x27	; 39
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	80 81       	ld	r24, Z
    1490:	87 7f       	andi	r24, 0xF7	; 247
    1492:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    1494:	a7 e2       	ldi	r26, 0x27	; 39
    1496:	b0 e0       	ldi	r27, 0x00	; 0
    1498:	e7 e2       	ldi	r30, 0x27	; 39
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 81       	ld	r24, Z
    149e:	80 61       	ori	r24, 0x10	; 16
    14a0:	8c 93       	st	X, r24
    14a2:	9d c1       	rjmp	.+826    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC4_ADC1_1x )
    14a4:	e9 81       	ldd	r30, Y+1	; 0x01
    14a6:	fa 81       	ldd	r31, Y+2	; 0x02
    14a8:	83 81       	ldd	r24, Z+3	; 0x03
    14aa:	84 31       	cpi	r24, 0x14	; 20
    14ac:	21 f5       	brne	.+72     	; 0x14f6 <adc_Init+0x7e8>
	{
		CLR_BIT(ADMUX,MUX0);
    14ae:	a7 e2       	ldi	r26, 0x27	; 39
    14b0:	b0 e0       	ldi	r27, 0x00	; 0
    14b2:	e7 e2       	ldi	r30, 0x27	; 39
    14b4:	f0 e0       	ldi	r31, 0x00	; 0
    14b6:	80 81       	ld	r24, Z
    14b8:	8e 7f       	andi	r24, 0xFE	; 254
    14ba:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    14bc:	a7 e2       	ldi	r26, 0x27	; 39
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e7 e2       	ldi	r30, 0x27	; 39
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	8d 7f       	andi	r24, 0xFD	; 253
    14c8:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    14ca:	a7 e2       	ldi	r26, 0x27	; 39
    14cc:	b0 e0       	ldi	r27, 0x00	; 0
    14ce:	e7 e2       	ldi	r30, 0x27	; 39
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	84 60       	ori	r24, 0x04	; 4
    14d6:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    14d8:	a7 e2       	ldi	r26, 0x27	; 39
    14da:	b0 e0       	ldi	r27, 0x00	; 0
    14dc:	e7 e2       	ldi	r30, 0x27	; 39
    14de:	f0 e0       	ldi	r31, 0x00	; 0
    14e0:	80 81       	ld	r24, Z
    14e2:	87 7f       	andi	r24, 0xF7	; 247
    14e4:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    14e6:	a7 e2       	ldi	r26, 0x27	; 39
    14e8:	b0 e0       	ldi	r27, 0x00	; 0
    14ea:	e7 e2       	ldi	r30, 0x27	; 39
    14ec:	f0 e0       	ldi	r31, 0x00	; 0
    14ee:	80 81       	ld	r24, Z
    14f0:	80 61       	ori	r24, 0x10	; 16
    14f2:	8c 93       	st	X, r24
    14f4:	74 c1       	rjmp	.+744    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC5_ADC1_1x )
    14f6:	e9 81       	ldd	r30, Y+1	; 0x01
    14f8:	fa 81       	ldd	r31, Y+2	; 0x02
    14fa:	83 81       	ldd	r24, Z+3	; 0x03
    14fc:	85 31       	cpi	r24, 0x15	; 21
    14fe:	21 f5       	brne	.+72     	; 0x1548 <adc_Init+0x83a>
	{
		SET_BIT(ADMUX,MUX0);
    1500:	a7 e2       	ldi	r26, 0x27	; 39
    1502:	b0 e0       	ldi	r27, 0x00	; 0
    1504:	e7 e2       	ldi	r30, 0x27	; 39
    1506:	f0 e0       	ldi	r31, 0x00	; 0
    1508:	80 81       	ld	r24, Z
    150a:	81 60       	ori	r24, 0x01	; 1
    150c:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    150e:	a7 e2       	ldi	r26, 0x27	; 39
    1510:	b0 e0       	ldi	r27, 0x00	; 0
    1512:	e7 e2       	ldi	r30, 0x27	; 39
    1514:	f0 e0       	ldi	r31, 0x00	; 0
    1516:	80 81       	ld	r24, Z
    1518:	8d 7f       	andi	r24, 0xFD	; 253
    151a:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    151c:	a7 e2       	ldi	r26, 0x27	; 39
    151e:	b0 e0       	ldi	r27, 0x00	; 0
    1520:	e7 e2       	ldi	r30, 0x27	; 39
    1522:	f0 e0       	ldi	r31, 0x00	; 0
    1524:	80 81       	ld	r24, Z
    1526:	84 60       	ori	r24, 0x04	; 4
    1528:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    152a:	a7 e2       	ldi	r26, 0x27	; 39
    152c:	b0 e0       	ldi	r27, 0x00	; 0
    152e:	e7 e2       	ldi	r30, 0x27	; 39
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	87 7f       	andi	r24, 0xF7	; 247
    1536:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    1538:	a7 e2       	ldi	r26, 0x27	; 39
    153a:	b0 e0       	ldi	r27, 0x00	; 0
    153c:	e7 e2       	ldi	r30, 0x27	; 39
    153e:	f0 e0       	ldi	r31, 0x00	; 0
    1540:	80 81       	ld	r24, Z
    1542:	80 61       	ori	r24, 0x10	; 16
    1544:	8c 93       	st	X, r24
    1546:	4b c1       	rjmp	.+662    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC6_ADC1_1x )
    1548:	e9 81       	ldd	r30, Y+1	; 0x01
    154a:	fa 81       	ldd	r31, Y+2	; 0x02
    154c:	83 81       	ldd	r24, Z+3	; 0x03
    154e:	86 31       	cpi	r24, 0x16	; 22
    1550:	21 f5       	brne	.+72     	; 0x159a <adc_Init+0x88c>
	{
		CLR_BIT(ADMUX,MUX0);
    1552:	a7 e2       	ldi	r26, 0x27	; 39
    1554:	b0 e0       	ldi	r27, 0x00	; 0
    1556:	e7 e2       	ldi	r30, 0x27	; 39
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	8e 7f       	andi	r24, 0xFE	; 254
    155e:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    1560:	a7 e2       	ldi	r26, 0x27	; 39
    1562:	b0 e0       	ldi	r27, 0x00	; 0
    1564:	e7 e2       	ldi	r30, 0x27	; 39
    1566:	f0 e0       	ldi	r31, 0x00	; 0
    1568:	80 81       	ld	r24, Z
    156a:	82 60       	ori	r24, 0x02	; 2
    156c:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    156e:	a7 e2       	ldi	r26, 0x27	; 39
    1570:	b0 e0       	ldi	r27, 0x00	; 0
    1572:	e7 e2       	ldi	r30, 0x27	; 39
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	80 81       	ld	r24, Z
    1578:	84 60       	ori	r24, 0x04	; 4
    157a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    157c:	a7 e2       	ldi	r26, 0x27	; 39
    157e:	b0 e0       	ldi	r27, 0x00	; 0
    1580:	e7 e2       	ldi	r30, 0x27	; 39
    1582:	f0 e0       	ldi	r31, 0x00	; 0
    1584:	80 81       	ld	r24, Z
    1586:	87 7f       	andi	r24, 0xF7	; 247
    1588:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    158a:	a7 e2       	ldi	r26, 0x27	; 39
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	e7 e2       	ldi	r30, 0x27	; 39
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	80 81       	ld	r24, Z
    1594:	80 61       	ori	r24, 0x10	; 16
    1596:	8c 93       	st	X, r24
    1598:	22 c1       	rjmp	.+580    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC7_ADC1_1x  )
    159a:	e9 81       	ldd	r30, Y+1	; 0x01
    159c:	fa 81       	ldd	r31, Y+2	; 0x02
    159e:	83 81       	ldd	r24, Z+3	; 0x03
    15a0:	87 31       	cpi	r24, 0x17	; 23
    15a2:	21 f5       	brne	.+72     	; 0x15ec <adc_Init+0x8de>
	{
		SET_BIT(ADMUX,MUX0);
    15a4:	a7 e2       	ldi	r26, 0x27	; 39
    15a6:	b0 e0       	ldi	r27, 0x00	; 0
    15a8:	e7 e2       	ldi	r30, 0x27	; 39
    15aa:	f0 e0       	ldi	r31, 0x00	; 0
    15ac:	80 81       	ld	r24, Z
    15ae:	81 60       	ori	r24, 0x01	; 1
    15b0:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    15b2:	a7 e2       	ldi	r26, 0x27	; 39
    15b4:	b0 e0       	ldi	r27, 0x00	; 0
    15b6:	e7 e2       	ldi	r30, 0x27	; 39
    15b8:	f0 e0       	ldi	r31, 0x00	; 0
    15ba:	80 81       	ld	r24, Z
    15bc:	82 60       	ori	r24, 0x02	; 2
    15be:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    15c0:	a7 e2       	ldi	r26, 0x27	; 39
    15c2:	b0 e0       	ldi	r27, 0x00	; 0
    15c4:	e7 e2       	ldi	r30, 0x27	; 39
    15c6:	f0 e0       	ldi	r31, 0x00	; 0
    15c8:	80 81       	ld	r24, Z
    15ca:	84 60       	ori	r24, 0x04	; 4
    15cc:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX3);
    15ce:	a7 e2       	ldi	r26, 0x27	; 39
    15d0:	b0 e0       	ldi	r27, 0x00	; 0
    15d2:	e7 e2       	ldi	r30, 0x27	; 39
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
    15d8:	87 7f       	andi	r24, 0xF7	; 247
    15da:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    15dc:	a7 e2       	ldi	r26, 0x27	; 39
    15de:	b0 e0       	ldi	r27, 0x00	; 0
    15e0:	e7 e2       	ldi	r30, 0x27	; 39
    15e2:	f0 e0       	ldi	r31, 0x00	; 0
    15e4:	80 81       	ld	r24, Z
    15e6:	80 61       	ori	r24, 0x10	; 16
    15e8:	8c 93       	st	X, r24
    15ea:	f9 c0       	rjmp	.+498    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC0_ADC2_1x )
    15ec:	e9 81       	ldd	r30, Y+1	; 0x01
    15ee:	fa 81       	ldd	r31, Y+2	; 0x02
    15f0:	83 81       	ldd	r24, Z+3	; 0x03
    15f2:	88 31       	cpi	r24, 0x18	; 24
    15f4:	21 f5       	brne	.+72     	; 0x163e <adc_Init+0x930>
	{
		CLR_BIT(ADMUX,MUX0);
    15f6:	a7 e2       	ldi	r26, 0x27	; 39
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	e7 e2       	ldi	r30, 0x27	; 39
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	80 81       	ld	r24, Z
    1600:	8e 7f       	andi	r24, 0xFE	; 254
    1602:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    1604:	a7 e2       	ldi	r26, 0x27	; 39
    1606:	b0 e0       	ldi	r27, 0x00	; 0
    1608:	e7 e2       	ldi	r30, 0x27	; 39
    160a:	f0 e0       	ldi	r31, 0x00	; 0
    160c:	80 81       	ld	r24, Z
    160e:	8d 7f       	andi	r24, 0xFD	; 253
    1610:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1612:	a7 e2       	ldi	r26, 0x27	; 39
    1614:	b0 e0       	ldi	r27, 0x00	; 0
    1616:	e7 e2       	ldi	r30, 0x27	; 39
    1618:	f0 e0       	ldi	r31, 0x00	; 0
    161a:	80 81       	ld	r24, Z
    161c:	8b 7f       	andi	r24, 0xFB	; 251
    161e:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1620:	a7 e2       	ldi	r26, 0x27	; 39
    1622:	b0 e0       	ldi	r27, 0x00	; 0
    1624:	e7 e2       	ldi	r30, 0x27	; 39
    1626:	f0 e0       	ldi	r31, 0x00	; 0
    1628:	80 81       	ld	r24, Z
    162a:	88 60       	ori	r24, 0x08	; 8
    162c:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    162e:	a7 e2       	ldi	r26, 0x27	; 39
    1630:	b0 e0       	ldi	r27, 0x00	; 0
    1632:	e7 e2       	ldi	r30, 0x27	; 39
    1634:	f0 e0       	ldi	r31, 0x00	; 0
    1636:	80 81       	ld	r24, Z
    1638:	80 61       	ori	r24, 0x10	; 16
    163a:	8c 93       	st	X, r24
    163c:	d0 c0       	rjmp	.+416    	; 0x17de <adc_Init+0xad0>
	} 
	else if(config->ADC_NbrOfChannel==ADC1_ADC2_1x )
    163e:	e9 81       	ldd	r30, Y+1	; 0x01
    1640:	fa 81       	ldd	r31, Y+2	; 0x02
    1642:	83 81       	ldd	r24, Z+3	; 0x03
    1644:	89 31       	cpi	r24, 0x19	; 25
    1646:	21 f5       	brne	.+72     	; 0x1690 <adc_Init+0x982>
	{
		SET_BIT(ADMUX,MUX0);
    1648:	a7 e2       	ldi	r26, 0x27	; 39
    164a:	b0 e0       	ldi	r27, 0x00	; 0
    164c:	e7 e2       	ldi	r30, 0x27	; 39
    164e:	f0 e0       	ldi	r31, 0x00	; 0
    1650:	80 81       	ld	r24, Z
    1652:	81 60       	ori	r24, 0x01	; 1
    1654:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    1656:	a7 e2       	ldi	r26, 0x27	; 39
    1658:	b0 e0       	ldi	r27, 0x00	; 0
    165a:	e7 e2       	ldi	r30, 0x27	; 39
    165c:	f0 e0       	ldi	r31, 0x00	; 0
    165e:	80 81       	ld	r24, Z
    1660:	8d 7f       	andi	r24, 0xFD	; 253
    1662:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1664:	a7 e2       	ldi	r26, 0x27	; 39
    1666:	b0 e0       	ldi	r27, 0x00	; 0
    1668:	e7 e2       	ldi	r30, 0x27	; 39
    166a:	f0 e0       	ldi	r31, 0x00	; 0
    166c:	80 81       	ld	r24, Z
    166e:	8b 7f       	andi	r24, 0xFB	; 251
    1670:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1672:	a7 e2       	ldi	r26, 0x27	; 39
    1674:	b0 e0       	ldi	r27, 0x00	; 0
    1676:	e7 e2       	ldi	r30, 0x27	; 39
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	80 81       	ld	r24, Z
    167c:	88 60       	ori	r24, 0x08	; 8
    167e:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    1680:	a7 e2       	ldi	r26, 0x27	; 39
    1682:	b0 e0       	ldi	r27, 0x00	; 0
    1684:	e7 e2       	ldi	r30, 0x27	; 39
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	80 61       	ori	r24, 0x10	; 16
    168c:	8c 93       	st	X, r24
    168e:	a7 c0       	rjmp	.+334    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC2_ADC2_1x  )
    1690:	e9 81       	ldd	r30, Y+1	; 0x01
    1692:	fa 81       	ldd	r31, Y+2	; 0x02
    1694:	83 81       	ldd	r24, Z+3	; 0x03
    1696:	8a 31       	cpi	r24, 0x1A	; 26
    1698:	21 f5       	brne	.+72     	; 0x16e2 <adc_Init+0x9d4>
	{
		CLR_BIT(ADMUX,MUX0);
    169a:	a7 e2       	ldi	r26, 0x27	; 39
    169c:	b0 e0       	ldi	r27, 0x00	; 0
    169e:	e7 e2       	ldi	r30, 0x27	; 39
    16a0:	f0 e0       	ldi	r31, 0x00	; 0
    16a2:	80 81       	ld	r24, Z
    16a4:	8e 7f       	andi	r24, 0xFE	; 254
    16a6:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    16a8:	a7 e2       	ldi	r26, 0x27	; 39
    16aa:	b0 e0       	ldi	r27, 0x00	; 0
    16ac:	e7 e2       	ldi	r30, 0x27	; 39
    16ae:	f0 e0       	ldi	r31, 0x00	; 0
    16b0:	80 81       	ld	r24, Z
    16b2:	82 60       	ori	r24, 0x02	; 2
    16b4:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    16b6:	a7 e2       	ldi	r26, 0x27	; 39
    16b8:	b0 e0       	ldi	r27, 0x00	; 0
    16ba:	e7 e2       	ldi	r30, 0x27	; 39
    16bc:	f0 e0       	ldi	r31, 0x00	; 0
    16be:	80 81       	ld	r24, Z
    16c0:	8b 7f       	andi	r24, 0xFB	; 251
    16c2:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    16c4:	a7 e2       	ldi	r26, 0x27	; 39
    16c6:	b0 e0       	ldi	r27, 0x00	; 0
    16c8:	e7 e2       	ldi	r30, 0x27	; 39
    16ca:	f0 e0       	ldi	r31, 0x00	; 0
    16cc:	80 81       	ld	r24, Z
    16ce:	88 60       	ori	r24, 0x08	; 8
    16d0:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    16d2:	a7 e2       	ldi	r26, 0x27	; 39
    16d4:	b0 e0       	ldi	r27, 0x00	; 0
    16d6:	e7 e2       	ldi	r30, 0x27	; 39
    16d8:	f0 e0       	ldi	r31, 0x00	; 0
    16da:	80 81       	ld	r24, Z
    16dc:	80 61       	ori	r24, 0x10	; 16
    16de:	8c 93       	st	X, r24
    16e0:	7e c0       	rjmp	.+252    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC3_ADC2_1x )
    16e2:	e9 81       	ldd	r30, Y+1	; 0x01
    16e4:	fa 81       	ldd	r31, Y+2	; 0x02
    16e6:	83 81       	ldd	r24, Z+3	; 0x03
    16e8:	8b 31       	cpi	r24, 0x1B	; 27
    16ea:	21 f5       	brne	.+72     	; 0x1734 <adc_Init+0xa26>
	{
		SET_BIT(ADMUX,MUX0);
    16ec:	a7 e2       	ldi	r26, 0x27	; 39
    16ee:	b0 e0       	ldi	r27, 0x00	; 0
    16f0:	e7 e2       	ldi	r30, 0x27	; 39
    16f2:	f0 e0       	ldi	r31, 0x00	; 0
    16f4:	80 81       	ld	r24, Z
    16f6:	81 60       	ori	r24, 0x01	; 1
    16f8:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX1);
    16fa:	a7 e2       	ldi	r26, 0x27	; 39
    16fc:	b0 e0       	ldi	r27, 0x00	; 0
    16fe:	e7 e2       	ldi	r30, 0x27	; 39
    1700:	f0 e0       	ldi	r31, 0x00	; 0
    1702:	80 81       	ld	r24, Z
    1704:	82 60       	ori	r24, 0x02	; 2
    1706:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX2);
    1708:	a7 e2       	ldi	r26, 0x27	; 39
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	e7 e2       	ldi	r30, 0x27	; 39
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	8b 7f       	andi	r24, 0xFB	; 251
    1714:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1716:	a7 e2       	ldi	r26, 0x27	; 39
    1718:	b0 e0       	ldi	r27, 0x00	; 0
    171a:	e7 e2       	ldi	r30, 0x27	; 39
    171c:	f0 e0       	ldi	r31, 0x00	; 0
    171e:	80 81       	ld	r24, Z
    1720:	88 60       	ori	r24, 0x08	; 8
    1722:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    1724:	a7 e2       	ldi	r26, 0x27	; 39
    1726:	b0 e0       	ldi	r27, 0x00	; 0
    1728:	e7 e2       	ldi	r30, 0x27	; 39
    172a:	f0 e0       	ldi	r31, 0x00	; 0
    172c:	80 81       	ld	r24, Z
    172e:	80 61       	ori	r24, 0x10	; 16
    1730:	8c 93       	st	X, r24
    1732:	55 c0       	rjmp	.+170    	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC4_ADC2_1x )
    1734:	e9 81       	ldd	r30, Y+1	; 0x01
    1736:	fa 81       	ldd	r31, Y+2	; 0x02
    1738:	83 81       	ldd	r24, Z+3	; 0x03
    173a:	8c 31       	cpi	r24, 0x1C	; 28
    173c:	21 f5       	brne	.+72     	; 0x1786 <adc_Init+0xa78>
	{
		CLR_BIT(ADMUX,MUX0);
    173e:	a7 e2       	ldi	r26, 0x27	; 39
    1740:	b0 e0       	ldi	r27, 0x00	; 0
    1742:	e7 e2       	ldi	r30, 0x27	; 39
    1744:	f0 e0       	ldi	r31, 0x00	; 0
    1746:	80 81       	ld	r24, Z
    1748:	8e 7f       	andi	r24, 0xFE	; 254
    174a:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    174c:	a7 e2       	ldi	r26, 0x27	; 39
    174e:	b0 e0       	ldi	r27, 0x00	; 0
    1750:	e7 e2       	ldi	r30, 0x27	; 39
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	8d 7f       	andi	r24, 0xFD	; 253
    1758:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    175a:	a7 e2       	ldi	r26, 0x27	; 39
    175c:	b0 e0       	ldi	r27, 0x00	; 0
    175e:	e7 e2       	ldi	r30, 0x27	; 39
    1760:	f0 e0       	ldi	r31, 0x00	; 0
    1762:	80 81       	ld	r24, Z
    1764:	84 60       	ori	r24, 0x04	; 4
    1766:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    1768:	a7 e2       	ldi	r26, 0x27	; 39
    176a:	b0 e0       	ldi	r27, 0x00	; 0
    176c:	e7 e2       	ldi	r30, 0x27	; 39
    176e:	f0 e0       	ldi	r31, 0x00	; 0
    1770:	80 81       	ld	r24, Z
    1772:	88 60       	ori	r24, 0x08	; 8
    1774:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    1776:	a7 e2       	ldi	r26, 0x27	; 39
    1778:	b0 e0       	ldi	r27, 0x00	; 0
    177a:	e7 e2       	ldi	r30, 0x27	; 39
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	80 81       	ld	r24, Z
    1780:	80 61       	ori	r24, 0x10	; 16
    1782:	8c 93       	st	X, r24
    1784:	2c c0       	rjmp	.+88     	; 0x17de <adc_Init+0xad0>
	}
	else if(config->ADC_NbrOfChannel==ADC5_ADC2_1x )
    1786:	e9 81       	ldd	r30, Y+1	; 0x01
    1788:	fa 81       	ldd	r31, Y+2	; 0x02
    178a:	83 81       	ldd	r24, Z+3	; 0x03
    178c:	8d 31       	cpi	r24, 0x1D	; 29
    178e:	21 f5       	brne	.+72     	; 0x17d8 <adc_Init+0xaca>
	{
		SET_BIT(ADMUX,MUX0);
    1790:	a7 e2       	ldi	r26, 0x27	; 39
    1792:	b0 e0       	ldi	r27, 0x00	; 0
    1794:	e7 e2       	ldi	r30, 0x27	; 39
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	80 81       	ld	r24, Z
    179a:	81 60       	ori	r24, 0x01	; 1
    179c:	8c 93       	st	X, r24
		CLR_BIT(ADMUX,MUX1);
    179e:	a7 e2       	ldi	r26, 0x27	; 39
    17a0:	b0 e0       	ldi	r27, 0x00	; 0
    17a2:	e7 e2       	ldi	r30, 0x27	; 39
    17a4:	f0 e0       	ldi	r31, 0x00	; 0
    17a6:	80 81       	ld	r24, Z
    17a8:	8d 7f       	andi	r24, 0xFD	; 253
    17aa:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX2);
    17ac:	a7 e2       	ldi	r26, 0x27	; 39
    17ae:	b0 e0       	ldi	r27, 0x00	; 0
    17b0:	e7 e2       	ldi	r30, 0x27	; 39
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	84 60       	ori	r24, 0x04	; 4
    17b8:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX3);
    17ba:	a7 e2       	ldi	r26, 0x27	; 39
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e7 e2       	ldi	r30, 0x27	; 39
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	88 60       	ori	r24, 0x08	; 8
    17c6:	8c 93       	st	X, r24
		SET_BIT(ADMUX,MUX4);		
    17c8:	a7 e2       	ldi	r26, 0x27	; 39
    17ca:	b0 e0       	ldi	r27, 0x00	; 0
    17cc:	e7 e2       	ldi	r30, 0x27	; 39
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	80 81       	ld	r24, Z
    17d2:	80 61       	ori	r24, 0x10	; 16
    17d4:	8c 93       	st	X, r24
    17d6:	03 c0       	rjmp	.+6      	; 0x17de <adc_Init+0xad0>
	}
	else
	{
		return ADC_CHANNEL_ERROR;
    17d8:	84 e0       	ldi	r24, 0x04	; 4
    17da:	8b 83       	std	Y+3, r24	; 0x03
    17dc:	c1 c0       	rjmp	.+386    	; 0x1960 <adc_Init+0xc52>
 *  Suppose your clock frequency
 *  of AVR is 8MHz, then we must have to use devisor 64 or 128.
 *  Because it gives 8MHz/64 = 125KHz,
 *   which is lesser than 200KHz. */

	if(config->ADC_Prescaller== F_2)
    17de:	e9 81       	ldd	r30, Y+1	; 0x01
    17e0:	fa 81       	ldd	r31, Y+2	; 0x02
    17e2:	84 81       	ldd	r24, Z+4	; 0x04
    17e4:	88 23       	and	r24, r24
    17e6:	b1 f4       	brne	.+44     	; 0x1814 <adc_Init+0xb06>
	{
		SET_BIT(ADCSRA,ADPS0);
    17e8:	a6 e2       	ldi	r26, 0x26	; 38
    17ea:	b0 e0       	ldi	r27, 0x00	; 0
    17ec:	e6 e2       	ldi	r30, 0x26	; 38
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	81 60       	ori	r24, 0x01	; 1
    17f4:	8c 93       	st	X, r24
		CLR_BIT(ADCSRA,ADPS1);
    17f6:	a6 e2       	ldi	r26, 0x26	; 38
    17f8:	b0 e0       	ldi	r27, 0x00	; 0
    17fa:	e6 e2       	ldi	r30, 0x26	; 38
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	80 81       	ld	r24, Z
    1800:	8d 7f       	andi	r24, 0xFD	; 253
    1802:	8c 93       	st	X, r24
		CLR_BIT(ADCSRA,ADPS2);		
    1804:	a6 e2       	ldi	r26, 0x26	; 38
    1806:	b0 e0       	ldi	r27, 0x00	; 0
    1808:	e6 e2       	ldi	r30, 0x26	; 38
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	80 81       	ld	r24, Z
    180e:	8b 7f       	andi	r24, 0xFB	; 251
    1810:	8c 93       	st	X, r24
    1812:	a5 c0       	rjmp	.+330    	; 0x195e <adc_Init+0xc50>
	}	
	else if(config->ADC_Prescaller== F_4)
    1814:	e9 81       	ldd	r30, Y+1	; 0x01
    1816:	fa 81       	ldd	r31, Y+2	; 0x02
    1818:	84 81       	ldd	r24, Z+4	; 0x04
    181a:	81 30       	cpi	r24, 0x01	; 1
    181c:	b1 f4       	brne	.+44     	; 0x184a <adc_Init+0xb3c>
	{
		CLR_BIT(ADCSRA,ADPS0);
    181e:	a6 e2       	ldi	r26, 0x26	; 38
    1820:	b0 e0       	ldi	r27, 0x00	; 0
    1822:	e6 e2       	ldi	r30, 0x26	; 38
    1824:	f0 e0       	ldi	r31, 0x00	; 0
    1826:	80 81       	ld	r24, Z
    1828:	8e 7f       	andi	r24, 0xFE	; 254
    182a:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS1);
    182c:	a6 e2       	ldi	r26, 0x26	; 38
    182e:	b0 e0       	ldi	r27, 0x00	; 0
    1830:	e6 e2       	ldi	r30, 0x26	; 38
    1832:	f0 e0       	ldi	r31, 0x00	; 0
    1834:	80 81       	ld	r24, Z
    1836:	82 60       	ori	r24, 0x02	; 2
    1838:	8c 93       	st	X, r24
		CLR_BIT(ADCSRA,ADPS2);		
    183a:	a6 e2       	ldi	r26, 0x26	; 38
    183c:	b0 e0       	ldi	r27, 0x00	; 0
    183e:	e6 e2       	ldi	r30, 0x26	; 38
    1840:	f0 e0       	ldi	r31, 0x00	; 0
    1842:	80 81       	ld	r24, Z
    1844:	8b 7f       	andi	r24, 0xFB	; 251
    1846:	8c 93       	st	X, r24
    1848:	8a c0       	rjmp	.+276    	; 0x195e <adc_Init+0xc50>
	}
	else if(config->ADC_Prescaller== F_8)
    184a:	e9 81       	ldd	r30, Y+1	; 0x01
    184c:	fa 81       	ldd	r31, Y+2	; 0x02
    184e:	84 81       	ldd	r24, Z+4	; 0x04
    1850:	83 30       	cpi	r24, 0x03	; 3
    1852:	b1 f4       	brne	.+44     	; 0x1880 <adc_Init+0xb72>
	{
		SET_BIT(ADCSRA,ADPS0);
    1854:	a6 e2       	ldi	r26, 0x26	; 38
    1856:	b0 e0       	ldi	r27, 0x00	; 0
    1858:	e6 e2       	ldi	r30, 0x26	; 38
    185a:	f0 e0       	ldi	r31, 0x00	; 0
    185c:	80 81       	ld	r24, Z
    185e:	81 60       	ori	r24, 0x01	; 1
    1860:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS1);
    1862:	a6 e2       	ldi	r26, 0x26	; 38
    1864:	b0 e0       	ldi	r27, 0x00	; 0
    1866:	e6 e2       	ldi	r30, 0x26	; 38
    1868:	f0 e0       	ldi	r31, 0x00	; 0
    186a:	80 81       	ld	r24, Z
    186c:	82 60       	ori	r24, 0x02	; 2
    186e:	8c 93       	st	X, r24
		CLR_BIT(ADCSRA,ADPS2);		
    1870:	a6 e2       	ldi	r26, 0x26	; 38
    1872:	b0 e0       	ldi	r27, 0x00	; 0
    1874:	e6 e2       	ldi	r30, 0x26	; 38
    1876:	f0 e0       	ldi	r31, 0x00	; 0
    1878:	80 81       	ld	r24, Z
    187a:	8b 7f       	andi	r24, 0xFB	; 251
    187c:	8c 93       	st	X, r24
    187e:	6f c0       	rjmp	.+222    	; 0x195e <adc_Init+0xc50>
	}
	else if(config->ADC_Prescaller== F_16)
    1880:	e9 81       	ldd	r30, Y+1	; 0x01
    1882:	fa 81       	ldd	r31, Y+2	; 0x02
    1884:	84 81       	ldd	r24, Z+4	; 0x04
    1886:	84 30       	cpi	r24, 0x04	; 4
    1888:	b1 f4       	brne	.+44     	; 0x18b6 <adc_Init+0xba8>
	{
		CLR_BIT(ADCSRA,ADPS0);
    188a:	a6 e2       	ldi	r26, 0x26	; 38
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	e6 e2       	ldi	r30, 0x26	; 38
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	80 81       	ld	r24, Z
    1894:	8e 7f       	andi	r24, 0xFE	; 254
    1896:	8c 93       	st	X, r24
		CLR_BIT(ADCSRA,ADPS1);
    1898:	a6 e2       	ldi	r26, 0x26	; 38
    189a:	b0 e0       	ldi	r27, 0x00	; 0
    189c:	e6 e2       	ldi	r30, 0x26	; 38
    189e:	f0 e0       	ldi	r31, 0x00	; 0
    18a0:	80 81       	ld	r24, Z
    18a2:	8d 7f       	andi	r24, 0xFD	; 253
    18a4:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS2);		
    18a6:	a6 e2       	ldi	r26, 0x26	; 38
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	e6 e2       	ldi	r30, 0x26	; 38
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	84 60       	ori	r24, 0x04	; 4
    18b2:	8c 93       	st	X, r24
    18b4:	54 c0       	rjmp	.+168    	; 0x195e <adc_Init+0xc50>
	}
	else if(config->ADC_Prescaller == F_32)
    18b6:	e9 81       	ldd	r30, Y+1	; 0x01
    18b8:	fa 81       	ldd	r31, Y+2	; 0x02
    18ba:	84 81       	ldd	r24, Z+4	; 0x04
    18bc:	85 30       	cpi	r24, 0x05	; 5
    18be:	b1 f4       	brne	.+44     	; 0x18ec <adc_Init+0xbde>
	{
		SET_BIT(ADCSRA,ADPS0);
    18c0:	a6 e2       	ldi	r26, 0x26	; 38
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	e6 e2       	ldi	r30, 0x26	; 38
    18c6:	f0 e0       	ldi	r31, 0x00	; 0
    18c8:	80 81       	ld	r24, Z
    18ca:	81 60       	ori	r24, 0x01	; 1
    18cc:	8c 93       	st	X, r24
		CLR_BIT(ADCSRA,ADPS1);
    18ce:	a6 e2       	ldi	r26, 0x26	; 38
    18d0:	b0 e0       	ldi	r27, 0x00	; 0
    18d2:	e6 e2       	ldi	r30, 0x26	; 38
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	80 81       	ld	r24, Z
    18d8:	8d 7f       	andi	r24, 0xFD	; 253
    18da:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS2);		
    18dc:	a6 e2       	ldi	r26, 0x26	; 38
    18de:	b0 e0       	ldi	r27, 0x00	; 0
    18e0:	e6 e2       	ldi	r30, 0x26	; 38
    18e2:	f0 e0       	ldi	r31, 0x00	; 0
    18e4:	80 81       	ld	r24, Z
    18e6:	84 60       	ori	r24, 0x04	; 4
    18e8:	8c 93       	st	X, r24
    18ea:	39 c0       	rjmp	.+114    	; 0x195e <adc_Init+0xc50>
	}
	else if(config->ADC_Prescaller== F_64)
    18ec:	e9 81       	ldd	r30, Y+1	; 0x01
    18ee:	fa 81       	ldd	r31, Y+2	; 0x02
    18f0:	84 81       	ldd	r24, Z+4	; 0x04
    18f2:	86 30       	cpi	r24, 0x06	; 6
    18f4:	b1 f4       	brne	.+44     	; 0x1922 <adc_Init+0xc14>
	{
		CLR_BIT(ADCSRA,ADPS0);
    18f6:	a6 e2       	ldi	r26, 0x26	; 38
    18f8:	b0 e0       	ldi	r27, 0x00	; 0
    18fa:	e6 e2       	ldi	r30, 0x26	; 38
    18fc:	f0 e0       	ldi	r31, 0x00	; 0
    18fe:	80 81       	ld	r24, Z
    1900:	8e 7f       	andi	r24, 0xFE	; 254
    1902:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS1);
    1904:	a6 e2       	ldi	r26, 0x26	; 38
    1906:	b0 e0       	ldi	r27, 0x00	; 0
    1908:	e6 e2       	ldi	r30, 0x26	; 38
    190a:	f0 e0       	ldi	r31, 0x00	; 0
    190c:	80 81       	ld	r24, Z
    190e:	82 60       	ori	r24, 0x02	; 2
    1910:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS2);		
    1912:	a6 e2       	ldi	r26, 0x26	; 38
    1914:	b0 e0       	ldi	r27, 0x00	; 0
    1916:	e6 e2       	ldi	r30, 0x26	; 38
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	80 81       	ld	r24, Z
    191c:	84 60       	ori	r24, 0x04	; 4
    191e:	8c 93       	st	X, r24
    1920:	1e c0       	rjmp	.+60     	; 0x195e <adc_Init+0xc50>
	}
	else if(config->ADC_Prescaller== F_128)
    1922:	e9 81       	ldd	r30, Y+1	; 0x01
    1924:	fa 81       	ldd	r31, Y+2	; 0x02
    1926:	84 81       	ldd	r24, Z+4	; 0x04
    1928:	87 30       	cpi	r24, 0x07	; 7
    192a:	b1 f4       	brne	.+44     	; 0x1958 <adc_Init+0xc4a>
	{
		SET_BIT(ADCSRA,ADPS0);
    192c:	a6 e2       	ldi	r26, 0x26	; 38
    192e:	b0 e0       	ldi	r27, 0x00	; 0
    1930:	e6 e2       	ldi	r30, 0x26	; 38
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	80 81       	ld	r24, Z
    1936:	81 60       	ori	r24, 0x01	; 1
    1938:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS1);
    193a:	a6 e2       	ldi	r26, 0x26	; 38
    193c:	b0 e0       	ldi	r27, 0x00	; 0
    193e:	e6 e2       	ldi	r30, 0x26	; 38
    1940:	f0 e0       	ldi	r31, 0x00	; 0
    1942:	80 81       	ld	r24, Z
    1944:	82 60       	ori	r24, 0x02	; 2
    1946:	8c 93       	st	X, r24
		SET_BIT(ADCSRA,ADPS2);		
    1948:	a6 e2       	ldi	r26, 0x26	; 38
    194a:	b0 e0       	ldi	r27, 0x00	; 0
    194c:	e6 e2       	ldi	r30, 0x26	; 38
    194e:	f0 e0       	ldi	r31, 0x00	; 0
    1950:	80 81       	ld	r24, Z
    1952:	84 60       	ori	r24, 0x04	; 4
    1954:	8c 93       	st	X, r24
    1956:	03 c0       	rjmp	.+6      	; 0x195e <adc_Init+0xc50>
	}
	else
	{
		return PRESCALLER_SELE_ERROR;
    1958:	85 e0       	ldi	r24, 0x05	; 5
    195a:	8b 83       	std	Y+3, r24	; 0x03
    195c:	01 c0       	rjmp	.+2      	; 0x1960 <adc_Init+0xc52>
	}

	return ADC_NO_ERROR;
    195e:	1b 82       	std	Y+3, r1	; 0x03
    1960:	8b 81       	ldd	r24, Y+3	; 0x03


}
    1962:	0f 90       	pop	r0
    1964:	0f 90       	pop	r0
    1966:	0f 90       	pop	r0
    1968:	cf 91       	pop	r28
    196a:	df 91       	pop	r29
    196c:	08 95       	ret

0000196e <ADC_VoidSelect_channel>:

void ADC_VoidSelect_channel(uint8_t Copy_Channel)
{
    196e:	df 93       	push	r29
    1970:	cf 93       	push	r28
    1972:	00 d0       	rcall	.+0      	; 0x1974 <ADC_VoidSelect_channel+0x6>
    1974:	0f 92       	push	r0
    1976:	cd b7       	in	r28, 0x3d	; 61
    1978:	de b7       	in	r29, 0x3e	; 62
    197a:	89 83       	std	Y+1, r24	; 0x01
	CLR_BIT(ADMUX,MUX4);
    197c:	a7 e2       	ldi	r26, 0x27	; 39
    197e:	b0 e0       	ldi	r27, 0x00	; 0
    1980:	e7 e2       	ldi	r30, 0x27	; 39
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	80 81       	ld	r24, Z
    1986:	8f 7e       	andi	r24, 0xEF	; 239
    1988:	8c 93       	st	X, r24
	CLR_BIT(ADMUX,MUX3);
    198a:	a7 e2       	ldi	r26, 0x27	; 39
    198c:	b0 e0       	ldi	r27, 0x00	; 0
    198e:	e7 e2       	ldi	r30, 0x27	; 39
    1990:	f0 e0       	ldi	r31, 0x00	; 0
    1992:	80 81       	ld	r24, Z
    1994:	87 7f       	andi	r24, 0xF7	; 247
    1996:	8c 93       	st	X, r24


	switch(Copy_Channel)
    1998:	89 81       	ldd	r24, Y+1	; 0x01
    199a:	28 2f       	mov	r18, r24
    199c:	30 e0       	ldi	r19, 0x00	; 0
    199e:	3b 83       	std	Y+3, r19	; 0x03
    19a0:	2a 83       	std	Y+2, r18	; 0x02
    19a2:	8a 81       	ldd	r24, Y+2	; 0x02
    19a4:	9b 81       	ldd	r25, Y+3	; 0x03
    19a6:	83 30       	cpi	r24, 0x03	; 3
    19a8:	91 05       	cpc	r25, r1
    19aa:	09 f4       	brne	.+2      	; 0x19ae <ADC_VoidSelect_channel+0x40>
    19ac:	61 c0       	rjmp	.+194    	; 0x1a70 <ADC_VoidSelect_channel+0x102>
    19ae:	2a 81       	ldd	r18, Y+2	; 0x02
    19b0:	3b 81       	ldd	r19, Y+3	; 0x03
    19b2:	24 30       	cpi	r18, 0x04	; 4
    19b4:	31 05       	cpc	r19, r1
    19b6:	7c f4       	brge	.+30     	; 0x19d6 <ADC_VoidSelect_channel+0x68>
    19b8:	8a 81       	ldd	r24, Y+2	; 0x02
    19ba:	9b 81       	ldd	r25, Y+3	; 0x03
    19bc:	81 30       	cpi	r24, 0x01	; 1
    19be:	91 05       	cpc	r25, r1
    19c0:	59 f1       	breq	.+86     	; 0x1a18 <ADC_VoidSelect_channel+0xaa>
    19c2:	2a 81       	ldd	r18, Y+2	; 0x02
    19c4:	3b 81       	ldd	r19, Y+3	; 0x03
    19c6:	22 30       	cpi	r18, 0x02	; 2
    19c8:	31 05       	cpc	r19, r1
    19ca:	e4 f5       	brge	.+120    	; 0x1a44 <ADC_VoidSelect_channel+0xd6>
    19cc:	8a 81       	ldd	r24, Y+2	; 0x02
    19ce:	9b 81       	ldd	r25, Y+3	; 0x03
    19d0:	00 97       	sbiw	r24, 0x00	; 0
    19d2:	d1 f0       	breq	.+52     	; 0x1a08 <ADC_VoidSelect_channel+0x9a>
    19d4:	ba c0       	rjmp	.+372    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
    19d6:	2a 81       	ldd	r18, Y+2	; 0x02
    19d8:	3b 81       	ldd	r19, Y+3	; 0x03
    19da:	25 30       	cpi	r18, 0x05	; 5
    19dc:	31 05       	cpc	r19, r1
    19de:	09 f4       	brne	.+2      	; 0x19e2 <ADC_VoidSelect_channel+0x74>
    19e0:	73 c0       	rjmp	.+230    	; 0x1ac8 <ADC_VoidSelect_channel+0x15a>
    19e2:	8a 81       	ldd	r24, Y+2	; 0x02
    19e4:	9b 81       	ldd	r25, Y+3	; 0x03
    19e6:	85 30       	cpi	r24, 0x05	; 5
    19e8:	91 05       	cpc	r25, r1
    19ea:	0c f4       	brge	.+2      	; 0x19ee <ADC_VoidSelect_channel+0x80>
    19ec:	57 c0       	rjmp	.+174    	; 0x1a9c <ADC_VoidSelect_channel+0x12e>
    19ee:	2a 81       	ldd	r18, Y+2	; 0x02
    19f0:	3b 81       	ldd	r19, Y+3	; 0x03
    19f2:	26 30       	cpi	r18, 0x06	; 6
    19f4:	31 05       	cpc	r19, r1
    19f6:	09 f4       	brne	.+2      	; 0x19fa <ADC_VoidSelect_channel+0x8c>
    19f8:	7d c0       	rjmp	.+250    	; 0x1af4 <ADC_VoidSelect_channel+0x186>
    19fa:	8a 81       	ldd	r24, Y+2	; 0x02
    19fc:	9b 81       	ldd	r25, Y+3	; 0x03
    19fe:	87 30       	cpi	r24, 0x07	; 7
    1a00:	91 05       	cpc	r25, r1
    1a02:	09 f4       	brne	.+2      	; 0x1a06 <ADC_VoidSelect_channel+0x98>
    1a04:	8d c0       	rjmp	.+282    	; 0x1b20 <ADC_VoidSelect_channel+0x1b2>
    1a06:	a1 c0       	rjmp	.+322    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
	{	case ADC_C0 : ADMUX&=0B11100000; break;  // choose channel
    1a08:	a7 e2       	ldi	r26, 0x27	; 39
    1a0a:	b0 e0       	ldi	r27, 0x00	; 0
    1a0c:	e7 e2       	ldi	r30, 0x27	; 39
    1a0e:	f0 e0       	ldi	r31, 0x00	; 0
    1a10:	80 81       	ld	r24, Z
    1a12:	80 7e       	andi	r24, 0xE0	; 224
    1a14:	8c 93       	st	X, r24
    1a16:	99 c0       	rjmp	.+306    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C1 :SET_BIT(ADMUX,MUX0);CLR_BIT(ADMUX,MUX1);CLR_BIT(ADMUX,MUX2); break;
    1a18:	a7 e2       	ldi	r26, 0x27	; 39
    1a1a:	b0 e0       	ldi	r27, 0x00	; 0
    1a1c:	e7 e2       	ldi	r30, 0x27	; 39
    1a1e:	f0 e0       	ldi	r31, 0x00	; 0
    1a20:	80 81       	ld	r24, Z
    1a22:	81 60       	ori	r24, 0x01	; 1
    1a24:	8c 93       	st	X, r24
    1a26:	a7 e2       	ldi	r26, 0x27	; 39
    1a28:	b0 e0       	ldi	r27, 0x00	; 0
    1a2a:	e7 e2       	ldi	r30, 0x27	; 39
    1a2c:	f0 e0       	ldi	r31, 0x00	; 0
    1a2e:	80 81       	ld	r24, Z
    1a30:	8d 7f       	andi	r24, 0xFD	; 253
    1a32:	8c 93       	st	X, r24
    1a34:	a7 e2       	ldi	r26, 0x27	; 39
    1a36:	b0 e0       	ldi	r27, 0x00	; 0
    1a38:	e7 e2       	ldi	r30, 0x27	; 39
    1a3a:	f0 e0       	ldi	r31, 0x00	; 0
    1a3c:	80 81       	ld	r24, Z
    1a3e:	8b 7f       	andi	r24, 0xFB	; 251
    1a40:	8c 93       	st	X, r24
    1a42:	83 c0       	rjmp	.+262    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C2 :CLR_BIT(ADMUX,MUX0);SET_BIT(ADMUX,MUX1);CLR_BIT(ADMUX,MUX2); break;
    1a44:	a7 e2       	ldi	r26, 0x27	; 39
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	e7 e2       	ldi	r30, 0x27	; 39
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	8e 7f       	andi	r24, 0xFE	; 254
    1a50:	8c 93       	st	X, r24
    1a52:	a7 e2       	ldi	r26, 0x27	; 39
    1a54:	b0 e0       	ldi	r27, 0x00	; 0
    1a56:	e7 e2       	ldi	r30, 0x27	; 39
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	82 60       	ori	r24, 0x02	; 2
    1a5e:	8c 93       	st	X, r24
    1a60:	a7 e2       	ldi	r26, 0x27	; 39
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e7 e2       	ldi	r30, 0x27	; 39
    1a66:	f0 e0       	ldi	r31, 0x00	; 0
    1a68:	80 81       	ld	r24, Z
    1a6a:	8b 7f       	andi	r24, 0xFB	; 251
    1a6c:	8c 93       	st	X, r24
    1a6e:	6d c0       	rjmp	.+218    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C3 :CLR_BIT(ADMUX,MUX0);SET_BIT(ADMUX,MUX1);SET_BIT(ADMUX,MUX2); break;
    1a70:	a7 e2       	ldi	r26, 0x27	; 39
    1a72:	b0 e0       	ldi	r27, 0x00	; 0
    1a74:	e7 e2       	ldi	r30, 0x27	; 39
    1a76:	f0 e0       	ldi	r31, 0x00	; 0
    1a78:	80 81       	ld	r24, Z
    1a7a:	8e 7f       	andi	r24, 0xFE	; 254
    1a7c:	8c 93       	st	X, r24
    1a7e:	a7 e2       	ldi	r26, 0x27	; 39
    1a80:	b0 e0       	ldi	r27, 0x00	; 0
    1a82:	e7 e2       	ldi	r30, 0x27	; 39
    1a84:	f0 e0       	ldi	r31, 0x00	; 0
    1a86:	80 81       	ld	r24, Z
    1a88:	82 60       	ori	r24, 0x02	; 2
    1a8a:	8c 93       	st	X, r24
    1a8c:	a7 e2       	ldi	r26, 0x27	; 39
    1a8e:	b0 e0       	ldi	r27, 0x00	; 0
    1a90:	e7 e2       	ldi	r30, 0x27	; 39
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	80 81       	ld	r24, Z
    1a96:	84 60       	ori	r24, 0x04	; 4
    1a98:	8c 93       	st	X, r24
    1a9a:	57 c0       	rjmp	.+174    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C4 :SET_BIT(ADMUX,MUX0);CLR_BIT(ADMUX,MUX1);CLR_BIT(ADMUX,MUX2); break;
    1a9c:	a7 e2       	ldi	r26, 0x27	; 39
    1a9e:	b0 e0       	ldi	r27, 0x00	; 0
    1aa0:	e7 e2       	ldi	r30, 0x27	; 39
    1aa2:	f0 e0       	ldi	r31, 0x00	; 0
    1aa4:	80 81       	ld	r24, Z
    1aa6:	81 60       	ori	r24, 0x01	; 1
    1aa8:	8c 93       	st	X, r24
    1aaa:	a7 e2       	ldi	r26, 0x27	; 39
    1aac:	b0 e0       	ldi	r27, 0x00	; 0
    1aae:	e7 e2       	ldi	r30, 0x27	; 39
    1ab0:	f0 e0       	ldi	r31, 0x00	; 0
    1ab2:	80 81       	ld	r24, Z
    1ab4:	8d 7f       	andi	r24, 0xFD	; 253
    1ab6:	8c 93       	st	X, r24
    1ab8:	a7 e2       	ldi	r26, 0x27	; 39
    1aba:	b0 e0       	ldi	r27, 0x00	; 0
    1abc:	e7 e2       	ldi	r30, 0x27	; 39
    1abe:	f0 e0       	ldi	r31, 0x00	; 0
    1ac0:	80 81       	ld	r24, Z
    1ac2:	8b 7f       	andi	r24, 0xFB	; 251
    1ac4:	8c 93       	st	X, r24
    1ac6:	41 c0       	rjmp	.+130    	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C5 :SET_BIT(ADMUX,MUX0);CLR_BIT(ADMUX,MUX1);SET_BIT(ADMUX,MUX2); break;
    1ac8:	a7 e2       	ldi	r26, 0x27	; 39
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	e7 e2       	ldi	r30, 0x27	; 39
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	81 60       	ori	r24, 0x01	; 1
    1ad4:	8c 93       	st	X, r24
    1ad6:	a7 e2       	ldi	r26, 0x27	; 39
    1ad8:	b0 e0       	ldi	r27, 0x00	; 0
    1ada:	e7 e2       	ldi	r30, 0x27	; 39
    1adc:	f0 e0       	ldi	r31, 0x00	; 0
    1ade:	80 81       	ld	r24, Z
    1ae0:	8d 7f       	andi	r24, 0xFD	; 253
    1ae2:	8c 93       	st	X, r24
    1ae4:	a7 e2       	ldi	r26, 0x27	; 39
    1ae6:	b0 e0       	ldi	r27, 0x00	; 0
    1ae8:	e7 e2       	ldi	r30, 0x27	; 39
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	80 81       	ld	r24, Z
    1aee:	84 60       	ori	r24, 0x04	; 4
    1af0:	8c 93       	st	X, r24
    1af2:	2b c0       	rjmp	.+86     	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C6 :SET_BIT(ADMUX,MUX0);SET_BIT(ADMUX,MUX1);CLR_BIT(ADMUX,MUX2); break;
    1af4:	a7 e2       	ldi	r26, 0x27	; 39
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	e7 e2       	ldi	r30, 0x27	; 39
    1afa:	f0 e0       	ldi	r31, 0x00	; 0
    1afc:	80 81       	ld	r24, Z
    1afe:	81 60       	ori	r24, 0x01	; 1
    1b00:	8c 93       	st	X, r24
    1b02:	a7 e2       	ldi	r26, 0x27	; 39
    1b04:	b0 e0       	ldi	r27, 0x00	; 0
    1b06:	e7 e2       	ldi	r30, 0x27	; 39
    1b08:	f0 e0       	ldi	r31, 0x00	; 0
    1b0a:	80 81       	ld	r24, Z
    1b0c:	82 60       	ori	r24, 0x02	; 2
    1b0e:	8c 93       	st	X, r24
    1b10:	a7 e2       	ldi	r26, 0x27	; 39
    1b12:	b0 e0       	ldi	r27, 0x00	; 0
    1b14:	e7 e2       	ldi	r30, 0x27	; 39
    1b16:	f0 e0       	ldi	r31, 0x00	; 0
    1b18:	80 81       	ld	r24, Z
    1b1a:	8b 7f       	andi	r24, 0xFB	; 251
    1b1c:	8c 93       	st	X, r24
    1b1e:	15 c0       	rjmp	.+42     	; 0x1b4a <ADC_VoidSelect_channel+0x1dc>
		case ADC_C7 :SET_BIT(ADMUX,MUX0);SET_BIT(ADMUX,MUX1);SET_BIT(ADMUX,MUX2); break;
    1b20:	a7 e2       	ldi	r26, 0x27	; 39
    1b22:	b0 e0       	ldi	r27, 0x00	; 0
    1b24:	e7 e2       	ldi	r30, 0x27	; 39
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	80 81       	ld	r24, Z
    1b2a:	81 60       	ori	r24, 0x01	; 1
    1b2c:	8c 93       	st	X, r24
    1b2e:	a7 e2       	ldi	r26, 0x27	; 39
    1b30:	b0 e0       	ldi	r27, 0x00	; 0
    1b32:	e7 e2       	ldi	r30, 0x27	; 39
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	82 60       	ori	r24, 0x02	; 2
    1b3a:	8c 93       	st	X, r24
    1b3c:	a7 e2       	ldi	r26, 0x27	; 39
    1b3e:	b0 e0       	ldi	r27, 0x00	; 0
    1b40:	e7 e2       	ldi	r30, 0x27	; 39
    1b42:	f0 e0       	ldi	r31, 0x00	; 0
    1b44:	80 81       	ld	r24, Z
    1b46:	84 60       	ori	r24, 0x04	; 4
    1b48:	8c 93       	st	X, r24
	}
}
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	cf 91       	pop	r28
    1b52:	df 91       	pop	r29
    1b54:	08 95       	ret

00001b56 <adc_Enable>:

void adc_Enable(void)
{
    1b56:	df 93       	push	r29
    1b58:	cf 93       	push	r28
    1b5a:	cd b7       	in	r28, 0x3d	; 61
    1b5c:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA,ADEN);
    1b5e:	a6 e2       	ldi	r26, 0x26	; 38
    1b60:	b0 e0       	ldi	r27, 0x00	; 0
    1b62:	e6 e2       	ldi	r30, 0x26	; 38
    1b64:	f0 e0       	ldi	r31, 0x00	; 0
    1b66:	80 81       	ld	r24, Z
    1b68:	80 68       	ori	r24, 0x80	; 128
    1b6a:	8c 93       	st	X, r24
}
    1b6c:	cf 91       	pop	r28
    1b6e:	df 91       	pop	r29
    1b70:	08 95       	ret

00001b72 <ADC_SetCallback>:


void ADC_SetCallback(void(*ptrf)(void))
{
    1b72:	df 93       	push	r29
    1b74:	cf 93       	push	r28
    1b76:	00 d0       	rcall	.+0      	; 0x1b78 <ADC_SetCallback+0x6>
    1b78:	cd b7       	in	r28, 0x3d	; 61
    1b7a:	de b7       	in	r29, 0x3e	; 62
    1b7c:	9a 83       	std	Y+2, r25	; 0x02
    1b7e:	89 83       	std	Y+1, r24	; 0x01
	if(ptrf != NULL)
    1b80:	89 81       	ldd	r24, Y+1	; 0x01
    1b82:	9a 81       	ldd	r25, Y+2	; 0x02
    1b84:	00 97       	sbiw	r24, 0x00	; 0
    1b86:	31 f0       	breq	.+12     	; 0x1b94 <ADC_SetCallback+0x22>
	{
		SETCALLBACK  = ptrf;	
    1b88:	89 81       	ldd	r24, Y+1	; 0x01
    1b8a:	9a 81       	ldd	r25, Y+2	; 0x02
    1b8c:	90 93 83 01 	sts	0x0183, r25
    1b90:	80 93 82 01 	sts	0x0182, r24
	}	
}
    1b94:	0f 90       	pop	r0
    1b96:	0f 90       	pop	r0
    1b98:	cf 91       	pop	r28
    1b9a:	df 91       	pop	r29
    1b9c:	08 95       	ret

00001b9e <adc_StartConversion>:
void adc_StartConversion(void)
{
    1b9e:	df 93       	push	r29
    1ba0:	cf 93       	push	r28
    1ba2:	cd b7       	in	r28, 0x3d	; 61
    1ba4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(ADCSRA,ADSC);
    1ba6:	a6 e2       	ldi	r26, 0x26	; 38
    1ba8:	b0 e0       	ldi	r27, 0x00	; 0
    1baa:	e6 e2       	ldi	r30, 0x26	; 38
    1bac:	f0 e0       	ldi	r31, 0x00	; 0
    1bae:	80 81       	ld	r24, Z
    1bb0:	80 64       	ori	r24, 0x40	; 64
    1bb2:	8c 93       	st	X, r24
}
    1bb4:	cf 91       	pop	r28
    1bb6:	df 91       	pop	r29
    1bb8:	08 95       	ret

00001bba <adc_Read>:

uint16_t adc_Read(ST_ADC__config_t * config)
{	
    1bba:	df 93       	push	r29
    1bbc:	cf 93       	push	r28
    1bbe:	00 d0       	rcall	.+0      	; 0x1bc0 <adc_Read+0x6>
    1bc0:	00 d0       	rcall	.+0      	; 0x1bc2 <adc_Read+0x8>
    1bc2:	cd b7       	in	r28, 0x3d	; 61
    1bc4:	de b7       	in	r29, 0x3e	; 62
    1bc6:	9a 83       	std	Y+2, r25	; 0x02
    1bc8:	89 83       	std	Y+1, r24	; 0x01
	adc_StartConversion();
    1bca:	0e 94 cf 0d 	call	0x1b9e	; 0x1b9e <adc_StartConversion>
	while(GET_BIT(ADCSRA,ADIF) == 0);
    1bce:	e6 e2       	ldi	r30, 0x26	; 38
    1bd0:	f0 e0       	ldi	r31, 0x00	; 0
    1bd2:	80 81       	ld	r24, Z
    1bd4:	82 95       	swap	r24
    1bd6:	8f 70       	andi	r24, 0x0F	; 15
    1bd8:	88 2f       	mov	r24, r24
    1bda:	90 e0       	ldi	r25, 0x00	; 0
    1bdc:	81 70       	andi	r24, 0x01	; 1
    1bde:	90 70       	andi	r25, 0x00	; 0
    1be0:	00 97       	sbiw	r24, 0x00	; 0
    1be2:	a9 f3       	breq	.-22     	; 0x1bce <adc_Read+0x14>
	SET_BIT(ADCSRA,ADIF);
    1be4:	a6 e2       	ldi	r26, 0x26	; 38
    1be6:	b0 e0       	ldi	r27, 0x00	; 0
    1be8:	e6 e2       	ldi	r30, 0x26	; 38
    1bea:	f0 e0       	ldi	r31, 0x00	; 0
    1bec:	80 81       	ld	r24, Z
    1bee:	80 61       	ori	r24, 0x10	; 16
    1bf0:	8c 93       	st	X, r24
	if(config->ADC_DataAlign == ADJUST_RIGHT)
    1bf2:	e9 81       	ldd	r30, Y+1	; 0x01
    1bf4:	fa 81       	ldd	r31, Y+2	; 0x02
    1bf6:	82 81       	ldd	r24, Z+2	; 0x02
    1bf8:	81 30       	cpi	r24, 0x01	; 1
    1bfa:	39 f4       	brne	.+14     	; 0x1c0a <adc_Read+0x50>
	{
		return ADC_DATA;
    1bfc:	e4 e2       	ldi	r30, 0x24	; 36
    1bfe:	f0 e0       	ldi	r31, 0x00	; 0
    1c00:	20 81       	ld	r18, Z
    1c02:	31 81       	ldd	r19, Z+1	; 0x01
    1c04:	3c 83       	std	Y+4, r19	; 0x04
    1c06:	2b 83       	std	Y+3, r18	; 0x03
    1c08:	10 c0       	rjmp	.+32     	; 0x1c2a <adc_Read+0x70>
	}
	else
	{
		return ADC_DATA>>HIGH_BITS;
    1c0a:	e4 e2       	ldi	r30, 0x24	; 36
    1c0c:	f0 e0       	ldi	r31, 0x00	; 0
    1c0e:	80 81       	ld	r24, Z
    1c10:	91 81       	ldd	r25, Z+1	; 0x01
    1c12:	9c 01       	movw	r18, r24
    1c14:	00 24       	eor	r0, r0
    1c16:	22 0f       	add	r18, r18
    1c18:	33 1f       	adc	r19, r19
    1c1a:	00 1c       	adc	r0, r0
    1c1c:	22 0f       	add	r18, r18
    1c1e:	33 1f       	adc	r19, r19
    1c20:	00 1c       	adc	r0, r0
    1c22:	23 2f       	mov	r18, r19
    1c24:	30 2d       	mov	r19, r0
    1c26:	3c 83       	std	Y+4, r19	; 0x04
    1c28:	2b 83       	std	Y+3, r18	; 0x03
    1c2a:	8b 81       	ldd	r24, Y+3	; 0x03
    1c2c:	9c 81       	ldd	r25, Y+4	; 0x04
	}
}
    1c2e:	0f 90       	pop	r0
    1c30:	0f 90       	pop	r0
    1c32:	0f 90       	pop	r0
    1c34:	0f 90       	pop	r0
    1c36:	cf 91       	pop	r28
    1c38:	df 91       	pop	r29
    1c3a:	08 95       	ret

00001c3c <__vector_16>:

void __vector_16(void )
{
    1c3c:	1f 92       	push	r1
    1c3e:	0f 92       	push	r0
    1c40:	0f b6       	in	r0, 0x3f	; 63
    1c42:	0f 92       	push	r0
    1c44:	11 24       	eor	r1, r1
    1c46:	2f 93       	push	r18
    1c48:	3f 93       	push	r19
    1c4a:	4f 93       	push	r20
    1c4c:	5f 93       	push	r21
    1c4e:	6f 93       	push	r22
    1c50:	7f 93       	push	r23
    1c52:	8f 93       	push	r24
    1c54:	9f 93       	push	r25
    1c56:	af 93       	push	r26
    1c58:	bf 93       	push	r27
    1c5a:	ef 93       	push	r30
    1c5c:	ff 93       	push	r31
    1c5e:	df 93       	push	r29
    1c60:	cf 93       	push	r28
    1c62:	cd b7       	in	r28, 0x3d	; 61
    1c64:	de b7       	in	r29, 0x3e	; 62
	SETCALLBACK();
    1c66:	e0 91 82 01 	lds	r30, 0x0182
    1c6a:	f0 91 83 01 	lds	r31, 0x0183
    1c6e:	09 95       	icall

}
    1c70:	cf 91       	pop	r28
    1c72:	df 91       	pop	r29
    1c74:	ff 91       	pop	r31
    1c76:	ef 91       	pop	r30
    1c78:	bf 91       	pop	r27
    1c7a:	af 91       	pop	r26
    1c7c:	9f 91       	pop	r25
    1c7e:	8f 91       	pop	r24
    1c80:	7f 91       	pop	r23
    1c82:	6f 91       	pop	r22
    1c84:	5f 91       	pop	r21
    1c86:	4f 91       	pop	r20
    1c88:	3f 91       	pop	r19
    1c8a:	2f 91       	pop	r18
    1c8c:	0f 90       	pop	r0
    1c8e:	0f be       	out	0x3f, r0	; 63
    1c90:	0f 90       	pop	r0
    1c92:	1f 90       	pop	r1
    1c94:	18 95       	reti

00001c96 <DIO_voidSetPinDirection>:
#include"BIT_MATH.h"
#include"DIO_register.h"
#include"DIO_interface.h"

void DIO_voidSetPinDirection		(ST_DIO_config_t * configurations)
{
    1c96:	df 93       	push	r29
    1c98:	cf 93       	push	r28
    1c9a:	00 d0       	rcall	.+0      	; 0x1c9c <DIO_voidSetPinDirection+0x6>
    1c9c:	00 d0       	rcall	.+0      	; 0x1c9e <DIO_voidSetPinDirection+0x8>
    1c9e:	00 d0       	rcall	.+0      	; 0x1ca0 <DIO_voidSetPinDirection+0xa>
    1ca0:	cd b7       	in	r28, 0x3d	; 61
    1ca2:	de b7       	in	r29, 0x3e	; 62
    1ca4:	9a 83       	std	Y+2, r25	; 0x02
    1ca6:	89 83       	std	Y+1, r24	; 0x01
	if(OUTPUT==configurations->state)
    1ca8:	e9 81       	ldd	r30, Y+1	; 0x01
    1caa:	fa 81       	ldd	r31, Y+2	; 0x02
    1cac:	82 81       	ldd	r24, Z+2	; 0x02
    1cae:	81 30       	cpi	r24, 0x01	; 1
    1cb0:	09 f0       	breq	.+2      	; 0x1cb4 <DIO_voidSetPinDirection+0x1e>
    1cb2:	7a c0       	rjmp	.+244    	; 0x1da8 <DIO_voidSetPinDirection+0x112>
	{
		switch (configurations->port_no)
    1cb4:	e9 81       	ldd	r30, Y+1	; 0x01
    1cb6:	fa 81       	ldd	r31, Y+2	; 0x02
    1cb8:	80 81       	ld	r24, Z
    1cba:	28 2f       	mov	r18, r24
    1cbc:	30 e0       	ldi	r19, 0x00	; 0
    1cbe:	3e 83       	std	Y+6, r19	; 0x06
    1cc0:	2d 83       	std	Y+5, r18	; 0x05
    1cc2:	8d 81       	ldd	r24, Y+5	; 0x05
    1cc4:	9e 81       	ldd	r25, Y+6	; 0x06
    1cc6:	81 30       	cpi	r24, 0x01	; 1
    1cc8:	91 05       	cpc	r25, r1
    1cca:	61 f1       	breq	.+88     	; 0x1d24 <DIO_voidSetPinDirection+0x8e>
    1ccc:	2d 81       	ldd	r18, Y+5	; 0x05
    1cce:	3e 81       	ldd	r19, Y+6	; 0x06
    1cd0:	22 30       	cpi	r18, 0x02	; 2
    1cd2:	31 05       	cpc	r19, r1
    1cd4:	2c f4       	brge	.+10     	; 0x1ce0 <DIO_voidSetPinDirection+0x4a>
    1cd6:	8d 81       	ldd	r24, Y+5	; 0x05
    1cd8:	9e 81       	ldd	r25, Y+6	; 0x06
    1cda:	00 97       	sbiw	r24, 0x00	; 0
    1cdc:	69 f0       	breq	.+26     	; 0x1cf8 <DIO_voidSetPinDirection+0x62>
    1cde:	e7 c0       	rjmp	.+462    	; 0x1eae <DIO_voidSetPinDirection+0x218>
    1ce0:	2d 81       	ldd	r18, Y+5	; 0x05
    1ce2:	3e 81       	ldd	r19, Y+6	; 0x06
    1ce4:	22 30       	cpi	r18, 0x02	; 2
    1ce6:	31 05       	cpc	r19, r1
    1ce8:	99 f1       	breq	.+102    	; 0x1d50 <DIO_voidSetPinDirection+0xba>
    1cea:	8d 81       	ldd	r24, Y+5	; 0x05
    1cec:	9e 81       	ldd	r25, Y+6	; 0x06
    1cee:	83 30       	cpi	r24, 0x03	; 3
    1cf0:	91 05       	cpc	r25, r1
    1cf2:	09 f4       	brne	.+2      	; 0x1cf6 <DIO_voidSetPinDirection+0x60>
    1cf4:	43 c0       	rjmp	.+134    	; 0x1d7c <DIO_voidSetPinDirection+0xe6>
    1cf6:	db c0       	rjmp	.+438    	; 0x1eae <DIO_voidSetPinDirection+0x218>
		{
			case PORTA:SET_BIT(DDRA, configurations->pin_no); break;
    1cf8:	aa e3       	ldi	r26, 0x3A	; 58
    1cfa:	b0 e0       	ldi	r27, 0x00	; 0
    1cfc:	ea e3       	ldi	r30, 0x3A	; 58
    1cfe:	f0 e0       	ldi	r31, 0x00	; 0
    1d00:	80 81       	ld	r24, Z
    1d02:	48 2f       	mov	r20, r24
    1d04:	e9 81       	ldd	r30, Y+1	; 0x01
    1d06:	fa 81       	ldd	r31, Y+2	; 0x02
    1d08:	81 81       	ldd	r24, Z+1	; 0x01
    1d0a:	28 2f       	mov	r18, r24
    1d0c:	30 e0       	ldi	r19, 0x00	; 0
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	90 e0       	ldi	r25, 0x00	; 0
    1d12:	02 2e       	mov	r0, r18
    1d14:	02 c0       	rjmp	.+4      	; 0x1d1a <DIO_voidSetPinDirection+0x84>
    1d16:	88 0f       	add	r24, r24
    1d18:	99 1f       	adc	r25, r25
    1d1a:	0a 94       	dec	r0
    1d1c:	e2 f7       	brpl	.-8      	; 0x1d16 <DIO_voidSetPinDirection+0x80>
    1d1e:	84 2b       	or	r24, r20
    1d20:	8c 93       	st	X, r24
    1d22:	c5 c0       	rjmp	.+394    	; 0x1eae <DIO_voidSetPinDirection+0x218>
			case PORTB:SET_BIT(DDRB,  configurations->pin_no); break;
    1d24:	a7 e3       	ldi	r26, 0x37	; 55
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	e7 e3       	ldi	r30, 0x37	; 55
    1d2a:	f0 e0       	ldi	r31, 0x00	; 0
    1d2c:	80 81       	ld	r24, Z
    1d2e:	48 2f       	mov	r20, r24
    1d30:	e9 81       	ldd	r30, Y+1	; 0x01
    1d32:	fa 81       	ldd	r31, Y+2	; 0x02
    1d34:	81 81       	ldd	r24, Z+1	; 0x01
    1d36:	28 2f       	mov	r18, r24
    1d38:	30 e0       	ldi	r19, 0x00	; 0
    1d3a:	81 e0       	ldi	r24, 0x01	; 1
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	02 2e       	mov	r0, r18
    1d40:	02 c0       	rjmp	.+4      	; 0x1d46 <DIO_voidSetPinDirection+0xb0>
    1d42:	88 0f       	add	r24, r24
    1d44:	99 1f       	adc	r25, r25
    1d46:	0a 94       	dec	r0
    1d48:	e2 f7       	brpl	.-8      	; 0x1d42 <DIO_voidSetPinDirection+0xac>
    1d4a:	84 2b       	or	r24, r20
    1d4c:	8c 93       	st	X, r24
    1d4e:	af c0       	rjmp	.+350    	; 0x1eae <DIO_voidSetPinDirection+0x218>
			case PORTC:SET_BIT(DDRC,  configurations->pin_no); break;
    1d50:	a4 e3       	ldi	r26, 0x34	; 52
    1d52:	b0 e0       	ldi	r27, 0x00	; 0
    1d54:	e4 e3       	ldi	r30, 0x34	; 52
    1d56:	f0 e0       	ldi	r31, 0x00	; 0
    1d58:	80 81       	ld	r24, Z
    1d5a:	48 2f       	mov	r20, r24
    1d5c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d5e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d60:	81 81       	ldd	r24, Z+1	; 0x01
    1d62:	28 2f       	mov	r18, r24
    1d64:	30 e0       	ldi	r19, 0x00	; 0
    1d66:	81 e0       	ldi	r24, 0x01	; 1
    1d68:	90 e0       	ldi	r25, 0x00	; 0
    1d6a:	02 2e       	mov	r0, r18
    1d6c:	02 c0       	rjmp	.+4      	; 0x1d72 <DIO_voidSetPinDirection+0xdc>
    1d6e:	88 0f       	add	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	0a 94       	dec	r0
    1d74:	e2 f7       	brpl	.-8      	; 0x1d6e <DIO_voidSetPinDirection+0xd8>
    1d76:	84 2b       	or	r24, r20
    1d78:	8c 93       	st	X, r24
    1d7a:	99 c0       	rjmp	.+306    	; 0x1eae <DIO_voidSetPinDirection+0x218>
			case PORTD:SET_BIT(DDRD,  configurations->pin_no); break;
    1d7c:	a1 e3       	ldi	r26, 0x31	; 49
    1d7e:	b0 e0       	ldi	r27, 0x00	; 0
    1d80:	e1 e3       	ldi	r30, 0x31	; 49
    1d82:	f0 e0       	ldi	r31, 0x00	; 0
    1d84:	80 81       	ld	r24, Z
    1d86:	48 2f       	mov	r20, r24
    1d88:	e9 81       	ldd	r30, Y+1	; 0x01
    1d8a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d8c:	81 81       	ldd	r24, Z+1	; 0x01
    1d8e:	28 2f       	mov	r18, r24
    1d90:	30 e0       	ldi	r19, 0x00	; 0
    1d92:	81 e0       	ldi	r24, 0x01	; 1
    1d94:	90 e0       	ldi	r25, 0x00	; 0
    1d96:	02 2e       	mov	r0, r18
    1d98:	02 c0       	rjmp	.+4      	; 0x1d9e <DIO_voidSetPinDirection+0x108>
    1d9a:	88 0f       	add	r24, r24
    1d9c:	99 1f       	adc	r25, r25
    1d9e:	0a 94       	dec	r0
    1da0:	e2 f7       	brpl	.-8      	; 0x1d9a <DIO_voidSetPinDirection+0x104>
    1da2:	84 2b       	or	r24, r20
    1da4:	8c 93       	st	X, r24
    1da6:	83 c0       	rjmp	.+262    	; 0x1eae <DIO_voidSetPinDirection+0x218>
	
		}	
	}
	else if(INPUT==configurations->state)
    1da8:	e9 81       	ldd	r30, Y+1	; 0x01
    1daa:	fa 81       	ldd	r31, Y+2	; 0x02
    1dac:	82 81       	ldd	r24, Z+2	; 0x02
    1dae:	88 23       	and	r24, r24
    1db0:	09 f0       	breq	.+2      	; 0x1db4 <DIO_voidSetPinDirection+0x11e>
    1db2:	7d c0       	rjmp	.+250    	; 0x1eae <DIO_voidSetPinDirection+0x218>
	{
		switch(configurations->port_no)
    1db4:	e9 81       	ldd	r30, Y+1	; 0x01
    1db6:	fa 81       	ldd	r31, Y+2	; 0x02
    1db8:	80 81       	ld	r24, Z
    1dba:	28 2f       	mov	r18, r24
    1dbc:	30 e0       	ldi	r19, 0x00	; 0
    1dbe:	3c 83       	std	Y+4, r19	; 0x04
    1dc0:	2b 83       	std	Y+3, r18	; 0x03
    1dc2:	8b 81       	ldd	r24, Y+3	; 0x03
    1dc4:	9c 81       	ldd	r25, Y+4	; 0x04
    1dc6:	81 30       	cpi	r24, 0x01	; 1
    1dc8:	91 05       	cpc	r25, r1
    1dca:	69 f1       	breq	.+90     	; 0x1e26 <DIO_voidSetPinDirection+0x190>
    1dcc:	2b 81       	ldd	r18, Y+3	; 0x03
    1dce:	3c 81       	ldd	r19, Y+4	; 0x04
    1dd0:	22 30       	cpi	r18, 0x02	; 2
    1dd2:	31 05       	cpc	r19, r1
    1dd4:	2c f4       	brge	.+10     	; 0x1de0 <DIO_voidSetPinDirection+0x14a>
    1dd6:	8b 81       	ldd	r24, Y+3	; 0x03
    1dd8:	9c 81       	ldd	r25, Y+4	; 0x04
    1dda:	00 97       	sbiw	r24, 0x00	; 0
    1ddc:	69 f0       	breq	.+26     	; 0x1df8 <DIO_voidSetPinDirection+0x162>
    1dde:	67 c0       	rjmp	.+206    	; 0x1eae <DIO_voidSetPinDirection+0x218>
    1de0:	2b 81       	ldd	r18, Y+3	; 0x03
    1de2:	3c 81       	ldd	r19, Y+4	; 0x04
    1de4:	22 30       	cpi	r18, 0x02	; 2
    1de6:	31 05       	cpc	r19, r1
    1de8:	a9 f1       	breq	.+106    	; 0x1e54 <DIO_voidSetPinDirection+0x1be>
    1dea:	8b 81       	ldd	r24, Y+3	; 0x03
    1dec:	9c 81       	ldd	r25, Y+4	; 0x04
    1dee:	83 30       	cpi	r24, 0x03	; 3
    1df0:	91 05       	cpc	r25, r1
    1df2:	09 f4       	brne	.+2      	; 0x1df6 <DIO_voidSetPinDirection+0x160>
    1df4:	46 c0       	rjmp	.+140    	; 0x1e82 <DIO_voidSetPinDirection+0x1ec>
    1df6:	5b c0       	rjmp	.+182    	; 0x1eae <DIO_voidSetPinDirection+0x218>
		{
			case PORTA:CLR_BIT(DDRA,  configurations->pin_no); break;
    1df8:	aa e3       	ldi	r26, 0x3A	; 58
    1dfa:	b0 e0       	ldi	r27, 0x00	; 0
    1dfc:	ea e3       	ldi	r30, 0x3A	; 58
    1dfe:	f0 e0       	ldi	r31, 0x00	; 0
    1e00:	80 81       	ld	r24, Z
    1e02:	48 2f       	mov	r20, r24
    1e04:	e9 81       	ldd	r30, Y+1	; 0x01
    1e06:	fa 81       	ldd	r31, Y+2	; 0x02
    1e08:	81 81       	ldd	r24, Z+1	; 0x01
    1e0a:	28 2f       	mov	r18, r24
    1e0c:	30 e0       	ldi	r19, 0x00	; 0
    1e0e:	81 e0       	ldi	r24, 0x01	; 1
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	02 2e       	mov	r0, r18
    1e14:	02 c0       	rjmp	.+4      	; 0x1e1a <DIO_voidSetPinDirection+0x184>
    1e16:	88 0f       	add	r24, r24
    1e18:	99 1f       	adc	r25, r25
    1e1a:	0a 94       	dec	r0
    1e1c:	e2 f7       	brpl	.-8      	; 0x1e16 <DIO_voidSetPinDirection+0x180>
    1e1e:	80 95       	com	r24
    1e20:	84 23       	and	r24, r20
    1e22:	8c 93       	st	X, r24
    1e24:	44 c0       	rjmp	.+136    	; 0x1eae <DIO_voidSetPinDirection+0x218>
			case PORTB:CLR_BIT(DDRB,  configurations->pin_no); break;
    1e26:	a7 e3       	ldi	r26, 0x37	; 55
    1e28:	b0 e0       	ldi	r27, 0x00	; 0
    1e2a:	e7 e3       	ldi	r30, 0x37	; 55
    1e2c:	f0 e0       	ldi	r31, 0x00	; 0
    1e2e:	80 81       	ld	r24, Z
    1e30:	48 2f       	mov	r20, r24
    1e32:	e9 81       	ldd	r30, Y+1	; 0x01
    1e34:	fa 81       	ldd	r31, Y+2	; 0x02
    1e36:	81 81       	ldd	r24, Z+1	; 0x01
    1e38:	28 2f       	mov	r18, r24
    1e3a:	30 e0       	ldi	r19, 0x00	; 0
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	90 e0       	ldi	r25, 0x00	; 0
    1e40:	02 2e       	mov	r0, r18
    1e42:	02 c0       	rjmp	.+4      	; 0x1e48 <DIO_voidSetPinDirection+0x1b2>
    1e44:	88 0f       	add	r24, r24
    1e46:	99 1f       	adc	r25, r25
    1e48:	0a 94       	dec	r0
    1e4a:	e2 f7       	brpl	.-8      	; 0x1e44 <DIO_voidSetPinDirection+0x1ae>
    1e4c:	80 95       	com	r24
    1e4e:	84 23       	and	r24, r20
    1e50:	8c 93       	st	X, r24
    1e52:	2d c0       	rjmp	.+90     	; 0x1eae <DIO_voidSetPinDirection+0x218>
		    case PORTC:CLR_BIT(DDRC,  configurations->pin_no); break;
    1e54:	a4 e3       	ldi	r26, 0x34	; 52
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	e4 e3       	ldi	r30, 0x34	; 52
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	48 2f       	mov	r20, r24
    1e60:	e9 81       	ldd	r30, Y+1	; 0x01
    1e62:	fa 81       	ldd	r31, Y+2	; 0x02
    1e64:	81 81       	ldd	r24, Z+1	; 0x01
    1e66:	28 2f       	mov	r18, r24
    1e68:	30 e0       	ldi	r19, 0x00	; 0
    1e6a:	81 e0       	ldi	r24, 0x01	; 1
    1e6c:	90 e0       	ldi	r25, 0x00	; 0
    1e6e:	02 2e       	mov	r0, r18
    1e70:	02 c0       	rjmp	.+4      	; 0x1e76 <DIO_voidSetPinDirection+0x1e0>
    1e72:	88 0f       	add	r24, r24
    1e74:	99 1f       	adc	r25, r25
    1e76:	0a 94       	dec	r0
    1e78:	e2 f7       	brpl	.-8      	; 0x1e72 <DIO_voidSetPinDirection+0x1dc>
    1e7a:	80 95       	com	r24
    1e7c:	84 23       	and	r24, r20
    1e7e:	8c 93       	st	X, r24
    1e80:	16 c0       	rjmp	.+44     	; 0x1eae <DIO_voidSetPinDirection+0x218>
		    case PORTD:CLR_BIT(DDRD,  configurations->pin_no); break;
    1e82:	a1 e3       	ldi	r26, 0x31	; 49
    1e84:	b0 e0       	ldi	r27, 0x00	; 0
    1e86:	e1 e3       	ldi	r30, 0x31	; 49
    1e88:	f0 e0       	ldi	r31, 0x00	; 0
    1e8a:	80 81       	ld	r24, Z
    1e8c:	48 2f       	mov	r20, r24
    1e8e:	e9 81       	ldd	r30, Y+1	; 0x01
    1e90:	fa 81       	ldd	r31, Y+2	; 0x02
    1e92:	81 81       	ldd	r24, Z+1	; 0x01
    1e94:	28 2f       	mov	r18, r24
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	81 e0       	ldi	r24, 0x01	; 1
    1e9a:	90 e0       	ldi	r25, 0x00	; 0
    1e9c:	02 2e       	mov	r0, r18
    1e9e:	02 c0       	rjmp	.+4      	; 0x1ea4 <DIO_voidSetPinDirection+0x20e>
    1ea0:	88 0f       	add	r24, r24
    1ea2:	99 1f       	adc	r25, r25
    1ea4:	0a 94       	dec	r0
    1ea6:	e2 f7       	brpl	.-8      	; 0x1ea0 <DIO_voidSetPinDirection+0x20a>
    1ea8:	80 95       	com	r24
    1eaa:	84 23       	and	r24, r20
    1eac:	8c 93       	st	X, r24
	else
	{
		
	}
	
}
    1eae:	26 96       	adiw	r28, 0x06	; 6
    1eb0:	0f b6       	in	r0, 0x3f	; 63
    1eb2:	f8 94       	cli
    1eb4:	de bf       	out	0x3e, r29	; 62
    1eb6:	0f be       	out	0x3f, r0	; 63
    1eb8:	cd bf       	out	0x3d, r28	; 61
    1eba:	cf 91       	pop	r28
    1ebc:	df 91       	pop	r29
    1ebe:	08 95       	ret

00001ec0 <DIO_voidSetPinValue>:
void DIO_voidSetPinValue			(uint8_t copy_uint8_tport, uint8_t copy_uint8_tpin, uint8_t copy_uint8_tvalue)
{
    1ec0:	df 93       	push	r29
    1ec2:	cf 93       	push	r28
    1ec4:	cd b7       	in	r28, 0x3d	; 61
    1ec6:	de b7       	in	r29, 0x3e	; 62
    1ec8:	27 97       	sbiw	r28, 0x07	; 7
    1eca:	0f b6       	in	r0, 0x3f	; 63
    1ecc:	f8 94       	cli
    1ece:	de bf       	out	0x3e, r29	; 62
    1ed0:	0f be       	out	0x3f, r0	; 63
    1ed2:	cd bf       	out	0x3d, r28	; 61
    1ed4:	89 83       	std	Y+1, r24	; 0x01
    1ed6:	6a 83       	std	Y+2, r22	; 0x02
    1ed8:	4b 83       	std	Y+3, r20	; 0x03
	if(HIGH==copy_uint8_tvalue)
    1eda:	8b 81       	ldd	r24, Y+3	; 0x03
    1edc:	81 30       	cpi	r24, 0x01	; 1
    1ede:	09 f0       	breq	.+2      	; 0x1ee2 <DIO_voidSetPinValue+0x22>
    1ee0:	6f c0       	rjmp	.+222    	; 0x1fc0 <DIO_voidSetPinValue+0x100>
	{
		switch (copy_uint8_tport)
    1ee2:	89 81       	ldd	r24, Y+1	; 0x01
    1ee4:	28 2f       	mov	r18, r24
    1ee6:	30 e0       	ldi	r19, 0x00	; 0
    1ee8:	3f 83       	std	Y+7, r19	; 0x07
    1eea:	2e 83       	std	Y+6, r18	; 0x06
    1eec:	8e 81       	ldd	r24, Y+6	; 0x06
    1eee:	9f 81       	ldd	r25, Y+7	; 0x07
    1ef0:	81 30       	cpi	r24, 0x01	; 1
    1ef2:	91 05       	cpc	r25, r1
    1ef4:	49 f1       	breq	.+82     	; 0x1f48 <DIO_voidSetPinValue+0x88>
    1ef6:	2e 81       	ldd	r18, Y+6	; 0x06
    1ef8:	3f 81       	ldd	r19, Y+7	; 0x07
    1efa:	22 30       	cpi	r18, 0x02	; 2
    1efc:	31 05       	cpc	r19, r1
    1efe:	2c f4       	brge	.+10     	; 0x1f0a <DIO_voidSetPinValue+0x4a>
    1f00:	8e 81       	ldd	r24, Y+6	; 0x06
    1f02:	9f 81       	ldd	r25, Y+7	; 0x07
    1f04:	00 97       	sbiw	r24, 0x00	; 0
    1f06:	61 f0       	breq	.+24     	; 0x1f20 <DIO_voidSetPinValue+0x60>
    1f08:	d2 c0       	rjmp	.+420    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
    1f0a:	2e 81       	ldd	r18, Y+6	; 0x06
    1f0c:	3f 81       	ldd	r19, Y+7	; 0x07
    1f0e:	22 30       	cpi	r18, 0x02	; 2
    1f10:	31 05       	cpc	r19, r1
    1f12:	71 f1       	breq	.+92     	; 0x1f70 <DIO_voidSetPinValue+0xb0>
    1f14:	8e 81       	ldd	r24, Y+6	; 0x06
    1f16:	9f 81       	ldd	r25, Y+7	; 0x07
    1f18:	83 30       	cpi	r24, 0x03	; 3
    1f1a:	91 05       	cpc	r25, r1
    1f1c:	e9 f1       	breq	.+122    	; 0x1f98 <DIO_voidSetPinValue+0xd8>
    1f1e:	c7 c0       	rjmp	.+398    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
		{
			case PORTA:SET_BIT(PORT_A, copy_uint8_tpin); break;
    1f20:	ab e3       	ldi	r26, 0x3B	; 59
    1f22:	b0 e0       	ldi	r27, 0x00	; 0
    1f24:	eb e3       	ldi	r30, 0x3B	; 59
    1f26:	f0 e0       	ldi	r31, 0x00	; 0
    1f28:	80 81       	ld	r24, Z
    1f2a:	48 2f       	mov	r20, r24
    1f2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f2e:	28 2f       	mov	r18, r24
    1f30:	30 e0       	ldi	r19, 0x00	; 0
    1f32:	81 e0       	ldi	r24, 0x01	; 1
    1f34:	90 e0       	ldi	r25, 0x00	; 0
    1f36:	02 2e       	mov	r0, r18
    1f38:	02 c0       	rjmp	.+4      	; 0x1f3e <DIO_voidSetPinValue+0x7e>
    1f3a:	88 0f       	add	r24, r24
    1f3c:	99 1f       	adc	r25, r25
    1f3e:	0a 94       	dec	r0
    1f40:	e2 f7       	brpl	.-8      	; 0x1f3a <DIO_voidSetPinValue+0x7a>
    1f42:	84 2b       	or	r24, r20
    1f44:	8c 93       	st	X, r24
    1f46:	b3 c0       	rjmp	.+358    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
			case PORTB:SET_BIT(PORT_B, copy_uint8_tpin); break;
    1f48:	a8 e3       	ldi	r26, 0x38	; 56
    1f4a:	b0 e0       	ldi	r27, 0x00	; 0
    1f4c:	e8 e3       	ldi	r30, 0x38	; 56
    1f4e:	f0 e0       	ldi	r31, 0x00	; 0
    1f50:	80 81       	ld	r24, Z
    1f52:	48 2f       	mov	r20, r24
    1f54:	8a 81       	ldd	r24, Y+2	; 0x02
    1f56:	28 2f       	mov	r18, r24
    1f58:	30 e0       	ldi	r19, 0x00	; 0
    1f5a:	81 e0       	ldi	r24, 0x01	; 1
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	02 2e       	mov	r0, r18
    1f60:	02 c0       	rjmp	.+4      	; 0x1f66 <DIO_voidSetPinValue+0xa6>
    1f62:	88 0f       	add	r24, r24
    1f64:	99 1f       	adc	r25, r25
    1f66:	0a 94       	dec	r0
    1f68:	e2 f7       	brpl	.-8      	; 0x1f62 <DIO_voidSetPinValue+0xa2>
    1f6a:	84 2b       	or	r24, r20
    1f6c:	8c 93       	st	X, r24
    1f6e:	9f c0       	rjmp	.+318    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
			case PORTC:SET_BIT(PORT_C, copy_uint8_tpin); break;
    1f70:	a5 e3       	ldi	r26, 0x35	; 53
    1f72:	b0 e0       	ldi	r27, 0x00	; 0
    1f74:	e5 e3       	ldi	r30, 0x35	; 53
    1f76:	f0 e0       	ldi	r31, 0x00	; 0
    1f78:	80 81       	ld	r24, Z
    1f7a:	48 2f       	mov	r20, r24
    1f7c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f7e:	28 2f       	mov	r18, r24
    1f80:	30 e0       	ldi	r19, 0x00	; 0
    1f82:	81 e0       	ldi	r24, 0x01	; 1
    1f84:	90 e0       	ldi	r25, 0x00	; 0
    1f86:	02 2e       	mov	r0, r18
    1f88:	02 c0       	rjmp	.+4      	; 0x1f8e <DIO_voidSetPinValue+0xce>
    1f8a:	88 0f       	add	r24, r24
    1f8c:	99 1f       	adc	r25, r25
    1f8e:	0a 94       	dec	r0
    1f90:	e2 f7       	brpl	.-8      	; 0x1f8a <DIO_voidSetPinValue+0xca>
    1f92:	84 2b       	or	r24, r20
    1f94:	8c 93       	st	X, r24
    1f96:	8b c0       	rjmp	.+278    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
			case PORTD:SET_BIT(PORT_D, copy_uint8_tpin); break;
    1f98:	a2 e3       	ldi	r26, 0x32	; 50
    1f9a:	b0 e0       	ldi	r27, 0x00	; 0
    1f9c:	e2 e3       	ldi	r30, 0x32	; 50
    1f9e:	f0 e0       	ldi	r31, 0x00	; 0
    1fa0:	80 81       	ld	r24, Z
    1fa2:	48 2f       	mov	r20, r24
    1fa4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa6:	28 2f       	mov	r18, r24
    1fa8:	30 e0       	ldi	r19, 0x00	; 0
    1faa:	81 e0       	ldi	r24, 0x01	; 1
    1fac:	90 e0       	ldi	r25, 0x00	; 0
    1fae:	02 2e       	mov	r0, r18
    1fb0:	02 c0       	rjmp	.+4      	; 0x1fb6 <DIO_voidSetPinValue+0xf6>
    1fb2:	88 0f       	add	r24, r24
    1fb4:	99 1f       	adc	r25, r25
    1fb6:	0a 94       	dec	r0
    1fb8:	e2 f7       	brpl	.-8      	; 0x1fb2 <DIO_voidSetPinValue+0xf2>
    1fba:	84 2b       	or	r24, r20
    1fbc:	8c 93       	st	X, r24
    1fbe:	77 c0       	rjmp	.+238    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
	
		}	
	}
	else if(LOW==copy_uint8_tvalue)
    1fc0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fc2:	88 23       	and	r24, r24
    1fc4:	09 f0       	breq	.+2      	; 0x1fc8 <DIO_voidSetPinValue+0x108>
    1fc6:	73 c0       	rjmp	.+230    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
	{
		switch(copy_uint8_tport)
    1fc8:	89 81       	ldd	r24, Y+1	; 0x01
    1fca:	28 2f       	mov	r18, r24
    1fcc:	30 e0       	ldi	r19, 0x00	; 0
    1fce:	3d 83       	std	Y+5, r19	; 0x05
    1fd0:	2c 83       	std	Y+4, r18	; 0x04
    1fd2:	8c 81       	ldd	r24, Y+4	; 0x04
    1fd4:	9d 81       	ldd	r25, Y+5	; 0x05
    1fd6:	81 30       	cpi	r24, 0x01	; 1
    1fd8:	91 05       	cpc	r25, r1
    1fda:	59 f1       	breq	.+86     	; 0x2032 <DIO_voidSetPinValue+0x172>
    1fdc:	2c 81       	ldd	r18, Y+4	; 0x04
    1fde:	3d 81       	ldd	r19, Y+5	; 0x05
    1fe0:	22 30       	cpi	r18, 0x02	; 2
    1fe2:	31 05       	cpc	r19, r1
    1fe4:	2c f4       	brge	.+10     	; 0x1ff0 <DIO_voidSetPinValue+0x130>
    1fe6:	8c 81       	ldd	r24, Y+4	; 0x04
    1fe8:	9d 81       	ldd	r25, Y+5	; 0x05
    1fea:	00 97       	sbiw	r24, 0x00	; 0
    1fec:	69 f0       	breq	.+26     	; 0x2008 <DIO_voidSetPinValue+0x148>
    1fee:	5f c0       	rjmp	.+190    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
    1ff0:	2c 81       	ldd	r18, Y+4	; 0x04
    1ff2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ff4:	22 30       	cpi	r18, 0x02	; 2
    1ff6:	31 05       	cpc	r19, r1
    1ff8:	89 f1       	breq	.+98     	; 0x205c <DIO_voidSetPinValue+0x19c>
    1ffa:	8c 81       	ldd	r24, Y+4	; 0x04
    1ffc:	9d 81       	ldd	r25, Y+5	; 0x05
    1ffe:	83 30       	cpi	r24, 0x03	; 3
    2000:	91 05       	cpc	r25, r1
    2002:	09 f4       	brne	.+2      	; 0x2006 <DIO_voidSetPinValue+0x146>
    2004:	40 c0       	rjmp	.+128    	; 0x2086 <DIO_voidSetPinValue+0x1c6>
    2006:	53 c0       	rjmp	.+166    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
		{
			case PORTA:CLR_BIT(PORT_A, copy_uint8_tpin); break;
    2008:	ab e3       	ldi	r26, 0x3B	; 59
    200a:	b0 e0       	ldi	r27, 0x00	; 0
    200c:	eb e3       	ldi	r30, 0x3B	; 59
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	80 81       	ld	r24, Z
    2012:	48 2f       	mov	r20, r24
    2014:	8a 81       	ldd	r24, Y+2	; 0x02
    2016:	28 2f       	mov	r18, r24
    2018:	30 e0       	ldi	r19, 0x00	; 0
    201a:	81 e0       	ldi	r24, 0x01	; 1
    201c:	90 e0       	ldi	r25, 0x00	; 0
    201e:	02 2e       	mov	r0, r18
    2020:	02 c0       	rjmp	.+4      	; 0x2026 <DIO_voidSetPinValue+0x166>
    2022:	88 0f       	add	r24, r24
    2024:	99 1f       	adc	r25, r25
    2026:	0a 94       	dec	r0
    2028:	e2 f7       	brpl	.-8      	; 0x2022 <DIO_voidSetPinValue+0x162>
    202a:	80 95       	com	r24
    202c:	84 23       	and	r24, r20
    202e:	8c 93       	st	X, r24
    2030:	3e c0       	rjmp	.+124    	; 0x20ae <DIO_voidSetPinValue+0x1ee>
			case PORTB:CLR_BIT(PORT_B, copy_uint8_tpin); break;
    2032:	a8 e3       	ldi	r26, 0x38	; 56
    2034:	b0 e0       	ldi	r27, 0x00	; 0
    2036:	e8 e3       	ldi	r30, 0x38	; 56
    2038:	f0 e0       	ldi	r31, 0x00	; 0
    203a:	80 81       	ld	r24, Z
    203c:	48 2f       	mov	r20, r24
    203e:	8a 81       	ldd	r24, Y+2	; 0x02
    2040:	28 2f       	mov	r18, r24
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	81 e0       	ldi	r24, 0x01	; 1
    2046:	90 e0       	ldi	r25, 0x00	; 0
    2048:	02 2e       	mov	r0, r18
    204a:	02 c0       	rjmp	.+4      	; 0x2050 <DIO_voidSetPinValue+0x190>
    204c:	88 0f       	add	r24, r24
    204e:	99 1f       	adc	r25, r25
    2050:	0a 94       	dec	r0
    2052:	e2 f7       	brpl	.-8      	; 0x204c <DIO_voidSetPinValue+0x18c>
    2054:	80 95       	com	r24
    2056:	84 23       	and	r24, r20
    2058:	8c 93       	st	X, r24
    205a:	29 c0       	rjmp	.+82     	; 0x20ae <DIO_voidSetPinValue+0x1ee>
		    case PORTC:CLR_BIT(PORT_C, copy_uint8_tpin); break;
    205c:	a5 e3       	ldi	r26, 0x35	; 53
    205e:	b0 e0       	ldi	r27, 0x00	; 0
    2060:	e5 e3       	ldi	r30, 0x35	; 53
    2062:	f0 e0       	ldi	r31, 0x00	; 0
    2064:	80 81       	ld	r24, Z
    2066:	48 2f       	mov	r20, r24
    2068:	8a 81       	ldd	r24, Y+2	; 0x02
    206a:	28 2f       	mov	r18, r24
    206c:	30 e0       	ldi	r19, 0x00	; 0
    206e:	81 e0       	ldi	r24, 0x01	; 1
    2070:	90 e0       	ldi	r25, 0x00	; 0
    2072:	02 2e       	mov	r0, r18
    2074:	02 c0       	rjmp	.+4      	; 0x207a <DIO_voidSetPinValue+0x1ba>
    2076:	88 0f       	add	r24, r24
    2078:	99 1f       	adc	r25, r25
    207a:	0a 94       	dec	r0
    207c:	e2 f7       	brpl	.-8      	; 0x2076 <DIO_voidSetPinValue+0x1b6>
    207e:	80 95       	com	r24
    2080:	84 23       	and	r24, r20
    2082:	8c 93       	st	X, r24
    2084:	14 c0       	rjmp	.+40     	; 0x20ae <DIO_voidSetPinValue+0x1ee>
		    case PORTD:CLR_BIT(PORT_D, copy_uint8_tpin); break;
    2086:	a2 e3       	ldi	r26, 0x32	; 50
    2088:	b0 e0       	ldi	r27, 0x00	; 0
    208a:	e2 e3       	ldi	r30, 0x32	; 50
    208c:	f0 e0       	ldi	r31, 0x00	; 0
    208e:	80 81       	ld	r24, Z
    2090:	48 2f       	mov	r20, r24
    2092:	8a 81       	ldd	r24, Y+2	; 0x02
    2094:	28 2f       	mov	r18, r24
    2096:	30 e0       	ldi	r19, 0x00	; 0
    2098:	81 e0       	ldi	r24, 0x01	; 1
    209a:	90 e0       	ldi	r25, 0x00	; 0
    209c:	02 2e       	mov	r0, r18
    209e:	02 c0       	rjmp	.+4      	; 0x20a4 <DIO_voidSetPinValue+0x1e4>
    20a0:	88 0f       	add	r24, r24
    20a2:	99 1f       	adc	r25, r25
    20a4:	0a 94       	dec	r0
    20a6:	e2 f7       	brpl	.-8      	; 0x20a0 <DIO_voidSetPinValue+0x1e0>
    20a8:	80 95       	com	r24
    20aa:	84 23       	and	r24, r20
    20ac:	8c 93       	st	X, r24
		
	}	
	
	
	
}
    20ae:	27 96       	adiw	r28, 0x07	; 7
    20b0:	0f b6       	in	r0, 0x3f	; 63
    20b2:	f8 94       	cli
    20b4:	de bf       	out	0x3e, r29	; 62
    20b6:	0f be       	out	0x3f, r0	; 63
    20b8:	cd bf       	out	0x3d, r28	; 61
    20ba:	cf 91       	pop	r28
    20bc:	df 91       	pop	r29
    20be:	08 95       	ret

000020c0 <DIO_uint8_tGetPinValue>:


uint8_t DIO_uint8_tGetPinValue			(uint8_t copy_uint8_tport, uint8_t Copy_uint8_tPin)
{
    20c0:	df 93       	push	r29
    20c2:	cf 93       	push	r28
    20c4:	00 d0       	rcall	.+0      	; 0x20c6 <DIO_uint8_tGetPinValue+0x6>
    20c6:	00 d0       	rcall	.+0      	; 0x20c8 <DIO_uint8_tGetPinValue+0x8>
    20c8:	0f 92       	push	r0
    20ca:	cd b7       	in	r28, 0x3d	; 61
    20cc:	de b7       	in	r29, 0x3e	; 62
    20ce:	8a 83       	std	Y+2, r24	; 0x02
    20d0:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t Lcal_uint8_tPinResult=0;
    20d2:	19 82       	std	Y+1, r1	; 0x01
	switch(copy_uint8_tport){
    20d4:	8a 81       	ldd	r24, Y+2	; 0x02
    20d6:	28 2f       	mov	r18, r24
    20d8:	30 e0       	ldi	r19, 0x00	; 0
    20da:	3d 83       	std	Y+5, r19	; 0x05
    20dc:	2c 83       	std	Y+4, r18	; 0x04
    20de:	4c 81       	ldd	r20, Y+4	; 0x04
    20e0:	5d 81       	ldd	r21, Y+5	; 0x05
    20e2:	41 30       	cpi	r20, 0x01	; 1
    20e4:	51 05       	cpc	r21, r1
    20e6:	41 f1       	breq	.+80     	; 0x2138 <DIO_uint8_tGetPinValue+0x78>
    20e8:	8c 81       	ldd	r24, Y+4	; 0x04
    20ea:	9d 81       	ldd	r25, Y+5	; 0x05
    20ec:	82 30       	cpi	r24, 0x02	; 2
    20ee:	91 05       	cpc	r25, r1
    20f0:	34 f4       	brge	.+12     	; 0x20fe <DIO_uint8_tGetPinValue+0x3e>
    20f2:	2c 81       	ldd	r18, Y+4	; 0x04
    20f4:	3d 81       	ldd	r19, Y+5	; 0x05
    20f6:	21 15       	cp	r18, r1
    20f8:	31 05       	cpc	r19, r1
    20fa:	61 f0       	breq	.+24     	; 0x2114 <DIO_uint8_tGetPinValue+0x54>
    20fc:	52 c0       	rjmp	.+164    	; 0x21a2 <DIO_uint8_tGetPinValue+0xe2>
    20fe:	4c 81       	ldd	r20, Y+4	; 0x04
    2100:	5d 81       	ldd	r21, Y+5	; 0x05
    2102:	42 30       	cpi	r20, 0x02	; 2
    2104:	51 05       	cpc	r21, r1
    2106:	51 f1       	breq	.+84     	; 0x215c <DIO_uint8_tGetPinValue+0x9c>
    2108:	8c 81       	ldd	r24, Y+4	; 0x04
    210a:	9d 81       	ldd	r25, Y+5	; 0x05
    210c:	83 30       	cpi	r24, 0x03	; 3
    210e:	91 05       	cpc	r25, r1
    2110:	b9 f1       	breq	.+110    	; 0x2180 <DIO_uint8_tGetPinValue+0xc0>
    2112:	47 c0       	rjmp	.+142    	; 0x21a2 <DIO_uint8_tGetPinValue+0xe2>

			case PORTA :		Lcal_uint8_tPinResult=GET_BIT(PINA,Copy_uint8_tPin);	        break;
    2114:	e9 e3       	ldi	r30, 0x39	; 57
    2116:	f0 e0       	ldi	r31, 0x00	; 0
    2118:	80 81       	ld	r24, Z
    211a:	28 2f       	mov	r18, r24
    211c:	30 e0       	ldi	r19, 0x00	; 0
    211e:	8b 81       	ldd	r24, Y+3	; 0x03
    2120:	88 2f       	mov	r24, r24
    2122:	90 e0       	ldi	r25, 0x00	; 0
    2124:	a9 01       	movw	r20, r18
    2126:	02 c0       	rjmp	.+4      	; 0x212c <DIO_uint8_tGetPinValue+0x6c>
    2128:	55 95       	asr	r21
    212a:	47 95       	ror	r20
    212c:	8a 95       	dec	r24
    212e:	e2 f7       	brpl	.-8      	; 0x2128 <DIO_uint8_tGetPinValue+0x68>
    2130:	ca 01       	movw	r24, r20
    2132:	81 70       	andi	r24, 0x01	; 1
    2134:	89 83       	std	Y+1, r24	; 0x01
    2136:	35 c0       	rjmp	.+106    	; 0x21a2 <DIO_uint8_tGetPinValue+0xe2>
			case PORTB :		Lcal_uint8_tPinResult=GET_BIT(PINB,Copy_uint8_tPin); 		    break;
    2138:	e6 e3       	ldi	r30, 0x36	; 54
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	80 81       	ld	r24, Z
    213e:	28 2f       	mov	r18, r24
    2140:	30 e0       	ldi	r19, 0x00	; 0
    2142:	8b 81       	ldd	r24, Y+3	; 0x03
    2144:	88 2f       	mov	r24, r24
    2146:	90 e0       	ldi	r25, 0x00	; 0
    2148:	a9 01       	movw	r20, r18
    214a:	02 c0       	rjmp	.+4      	; 0x2150 <DIO_uint8_tGetPinValue+0x90>
    214c:	55 95       	asr	r21
    214e:	47 95       	ror	r20
    2150:	8a 95       	dec	r24
    2152:	e2 f7       	brpl	.-8      	; 0x214c <DIO_uint8_tGetPinValue+0x8c>
    2154:	ca 01       	movw	r24, r20
    2156:	81 70       	andi	r24, 0x01	; 1
    2158:	89 83       	std	Y+1, r24	; 0x01
    215a:	23 c0       	rjmp	.+70     	; 0x21a2 <DIO_uint8_tGetPinValue+0xe2>
			case PORTC :		Lcal_uint8_tPinResult=GET_BIT(PINC,Copy_uint8_tPin);			break;
    215c:	e3 e3       	ldi	r30, 0x33	; 51
    215e:	f0 e0       	ldi	r31, 0x00	; 0
    2160:	80 81       	ld	r24, Z
    2162:	28 2f       	mov	r18, r24
    2164:	30 e0       	ldi	r19, 0x00	; 0
    2166:	8b 81       	ldd	r24, Y+3	; 0x03
    2168:	88 2f       	mov	r24, r24
    216a:	90 e0       	ldi	r25, 0x00	; 0
    216c:	a9 01       	movw	r20, r18
    216e:	02 c0       	rjmp	.+4      	; 0x2174 <DIO_uint8_tGetPinValue+0xb4>
    2170:	55 95       	asr	r21
    2172:	47 95       	ror	r20
    2174:	8a 95       	dec	r24
    2176:	e2 f7       	brpl	.-8      	; 0x2170 <DIO_uint8_tGetPinValue+0xb0>
    2178:	ca 01       	movw	r24, r20
    217a:	81 70       	andi	r24, 0x01	; 1
    217c:	89 83       	std	Y+1, r24	; 0x01
    217e:	11 c0       	rjmp	.+34     	; 0x21a2 <DIO_uint8_tGetPinValue+0xe2>
			case PORTD :		Lcal_uint8_tPinResult=GET_BIT(PIND,Copy_uint8_tPin);			break;
    2180:	e0 e3       	ldi	r30, 0x30	; 48
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	28 2f       	mov	r18, r24
    2188:	30 e0       	ldi	r19, 0x00	; 0
    218a:	8b 81       	ldd	r24, Y+3	; 0x03
    218c:	88 2f       	mov	r24, r24
    218e:	90 e0       	ldi	r25, 0x00	; 0
    2190:	a9 01       	movw	r20, r18
    2192:	02 c0       	rjmp	.+4      	; 0x2198 <DIO_uint8_tGetPinValue+0xd8>
    2194:	55 95       	asr	r21
    2196:	47 95       	ror	r20
    2198:	8a 95       	dec	r24
    219a:	e2 f7       	brpl	.-8      	; 0x2194 <DIO_uint8_tGetPinValue+0xd4>
    219c:	ca 01       	movw	r24, r20
    219e:	81 70       	andi	r24, 0x01	; 1
    21a0:	89 83       	std	Y+1, r24	; 0x01

			}


return(Lcal_uint8_tPinResult);
    21a2:	89 81       	ldd	r24, Y+1	; 0x01
	
	
}
    21a4:	0f 90       	pop	r0
    21a6:	0f 90       	pop	r0
    21a8:	0f 90       	pop	r0
    21aa:	0f 90       	pop	r0
    21ac:	0f 90       	pop	r0
    21ae:	cf 91       	pop	r28
    21b0:	df 91       	pop	r29
    21b2:	08 95       	ret

000021b4 <DIO_voidTogglePin>:

void DIO_voidTogglePin			(uint8_t copy_uint8_tport, uint8_t copy_uint8_tpin)
{
    21b4:	df 93       	push	r29
    21b6:	cf 93       	push	r28
    21b8:	00 d0       	rcall	.+0      	; 0x21ba <DIO_voidTogglePin+0x6>
    21ba:	00 d0       	rcall	.+0      	; 0x21bc <DIO_voidTogglePin+0x8>
    21bc:	cd b7       	in	r28, 0x3d	; 61
    21be:	de b7       	in	r29, 0x3e	; 62
    21c0:	89 83       	std	Y+1, r24	; 0x01
    21c2:	6a 83       	std	Y+2, r22	; 0x02

		switch (copy_uint8_tport)
    21c4:	89 81       	ldd	r24, Y+1	; 0x01
    21c6:	28 2f       	mov	r18, r24
    21c8:	30 e0       	ldi	r19, 0x00	; 0
    21ca:	3c 83       	std	Y+4, r19	; 0x04
    21cc:	2b 83       	std	Y+3, r18	; 0x03
    21ce:	8b 81       	ldd	r24, Y+3	; 0x03
    21d0:	9c 81       	ldd	r25, Y+4	; 0x04
    21d2:	81 30       	cpi	r24, 0x01	; 1
    21d4:	91 05       	cpc	r25, r1
    21d6:	49 f1       	breq	.+82     	; 0x222a <DIO_voidTogglePin+0x76>
    21d8:	2b 81       	ldd	r18, Y+3	; 0x03
    21da:	3c 81       	ldd	r19, Y+4	; 0x04
    21dc:	22 30       	cpi	r18, 0x02	; 2
    21de:	31 05       	cpc	r19, r1
    21e0:	2c f4       	brge	.+10     	; 0x21ec <DIO_voidTogglePin+0x38>
    21e2:	8b 81       	ldd	r24, Y+3	; 0x03
    21e4:	9c 81       	ldd	r25, Y+4	; 0x04
    21e6:	00 97       	sbiw	r24, 0x00	; 0
    21e8:	61 f0       	breq	.+24     	; 0x2202 <DIO_voidTogglePin+0x4e>
    21ea:	5a c0       	rjmp	.+180    	; 0x22a0 <DIO_voidTogglePin+0xec>
    21ec:	2b 81       	ldd	r18, Y+3	; 0x03
    21ee:	3c 81       	ldd	r19, Y+4	; 0x04
    21f0:	22 30       	cpi	r18, 0x02	; 2
    21f2:	31 05       	cpc	r19, r1
    21f4:	71 f1       	breq	.+92     	; 0x2252 <DIO_voidTogglePin+0x9e>
    21f6:	8b 81       	ldd	r24, Y+3	; 0x03
    21f8:	9c 81       	ldd	r25, Y+4	; 0x04
    21fa:	83 30       	cpi	r24, 0x03	; 3
    21fc:	91 05       	cpc	r25, r1
    21fe:	e9 f1       	breq	.+122    	; 0x227a <DIO_voidTogglePin+0xc6>
    2200:	4f c0       	rjmp	.+158    	; 0x22a0 <DIO_voidTogglePin+0xec>
		{
					case PORTA:TOG_BIT(PORT_A, copy_uint8_tpin); break;
    2202:	ab e3       	ldi	r26, 0x3B	; 59
    2204:	b0 e0       	ldi	r27, 0x00	; 0
    2206:	eb e3       	ldi	r30, 0x3B	; 59
    2208:	f0 e0       	ldi	r31, 0x00	; 0
    220a:	80 81       	ld	r24, Z
    220c:	48 2f       	mov	r20, r24
    220e:	8a 81       	ldd	r24, Y+2	; 0x02
    2210:	28 2f       	mov	r18, r24
    2212:	30 e0       	ldi	r19, 0x00	; 0
    2214:	81 e0       	ldi	r24, 0x01	; 1
    2216:	90 e0       	ldi	r25, 0x00	; 0
    2218:	02 2e       	mov	r0, r18
    221a:	02 c0       	rjmp	.+4      	; 0x2220 <DIO_voidTogglePin+0x6c>
    221c:	88 0f       	add	r24, r24
    221e:	99 1f       	adc	r25, r25
    2220:	0a 94       	dec	r0
    2222:	e2 f7       	brpl	.-8      	; 0x221c <DIO_voidTogglePin+0x68>
    2224:	84 27       	eor	r24, r20
    2226:	8c 93       	st	X, r24
    2228:	3b c0       	rjmp	.+118    	; 0x22a0 <DIO_voidTogglePin+0xec>
					case PORTB:TOG_BIT(PORT_B, copy_uint8_tpin); break;
    222a:	a8 e3       	ldi	r26, 0x38	; 56
    222c:	b0 e0       	ldi	r27, 0x00	; 0
    222e:	e8 e3       	ldi	r30, 0x38	; 56
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 81       	ld	r24, Z
    2234:	48 2f       	mov	r20, r24
    2236:	8a 81       	ldd	r24, Y+2	; 0x02
    2238:	28 2f       	mov	r18, r24
    223a:	30 e0       	ldi	r19, 0x00	; 0
    223c:	81 e0       	ldi	r24, 0x01	; 1
    223e:	90 e0       	ldi	r25, 0x00	; 0
    2240:	02 2e       	mov	r0, r18
    2242:	02 c0       	rjmp	.+4      	; 0x2248 <DIO_voidTogglePin+0x94>
    2244:	88 0f       	add	r24, r24
    2246:	99 1f       	adc	r25, r25
    2248:	0a 94       	dec	r0
    224a:	e2 f7       	brpl	.-8      	; 0x2244 <DIO_voidTogglePin+0x90>
    224c:	84 27       	eor	r24, r20
    224e:	8c 93       	st	X, r24
    2250:	27 c0       	rjmp	.+78     	; 0x22a0 <DIO_voidTogglePin+0xec>
					case PORTC:TOG_BIT(PORT_C, copy_uint8_tpin); break;
    2252:	a5 e3       	ldi	r26, 0x35	; 53
    2254:	b0 e0       	ldi	r27, 0x00	; 0
    2256:	e5 e3       	ldi	r30, 0x35	; 53
    2258:	f0 e0       	ldi	r31, 0x00	; 0
    225a:	80 81       	ld	r24, Z
    225c:	48 2f       	mov	r20, r24
    225e:	8a 81       	ldd	r24, Y+2	; 0x02
    2260:	28 2f       	mov	r18, r24
    2262:	30 e0       	ldi	r19, 0x00	; 0
    2264:	81 e0       	ldi	r24, 0x01	; 1
    2266:	90 e0       	ldi	r25, 0x00	; 0
    2268:	02 2e       	mov	r0, r18
    226a:	02 c0       	rjmp	.+4      	; 0x2270 <DIO_voidTogglePin+0xbc>
    226c:	88 0f       	add	r24, r24
    226e:	99 1f       	adc	r25, r25
    2270:	0a 94       	dec	r0
    2272:	e2 f7       	brpl	.-8      	; 0x226c <DIO_voidTogglePin+0xb8>
    2274:	84 27       	eor	r24, r20
    2276:	8c 93       	st	X, r24
    2278:	13 c0       	rjmp	.+38     	; 0x22a0 <DIO_voidTogglePin+0xec>
					case PORTD:TOG_BIT(PORT_D, copy_uint8_tpin); break;
    227a:	a2 e3       	ldi	r26, 0x32	; 50
    227c:	b0 e0       	ldi	r27, 0x00	; 0
    227e:	e2 e3       	ldi	r30, 0x32	; 50
    2280:	f0 e0       	ldi	r31, 0x00	; 0
    2282:	80 81       	ld	r24, Z
    2284:	48 2f       	mov	r20, r24
    2286:	8a 81       	ldd	r24, Y+2	; 0x02
    2288:	28 2f       	mov	r18, r24
    228a:	30 e0       	ldi	r19, 0x00	; 0
    228c:	81 e0       	ldi	r24, 0x01	; 1
    228e:	90 e0       	ldi	r25, 0x00	; 0
    2290:	02 2e       	mov	r0, r18
    2292:	02 c0       	rjmp	.+4      	; 0x2298 <DIO_voidTogglePin+0xe4>
    2294:	88 0f       	add	r24, r24
    2296:	99 1f       	adc	r25, r25
    2298:	0a 94       	dec	r0
    229a:	e2 f7       	brpl	.-8      	; 0x2294 <DIO_voidTogglePin+0xe0>
    229c:	84 27       	eor	r24, r20
    229e:	8c 93       	st	X, r24
		}

}
    22a0:	0f 90       	pop	r0
    22a2:	0f 90       	pop	r0
    22a4:	0f 90       	pop	r0
    22a6:	0f 90       	pop	r0
    22a8:	cf 91       	pop	r28
    22aa:	df 91       	pop	r29
    22ac:	08 95       	ret

000022ae <DIO_VoidSetPortDirection>:

void DIO_VoidSetPortDirection	(uint8_t copy_u8port, uint8_t copy_U8state)
{
    22ae:	df 93       	push	r29
    22b0:	cf 93       	push	r28
    22b2:	00 d0       	rcall	.+0      	; 0x22b4 <DIO_VoidSetPortDirection+0x6>
    22b4:	00 d0       	rcall	.+0      	; 0x22b6 <DIO_VoidSetPortDirection+0x8>
    22b6:	00 d0       	rcall	.+0      	; 0x22b8 <DIO_VoidSetPortDirection+0xa>
    22b8:	cd b7       	in	r28, 0x3d	; 61
    22ba:	de b7       	in	r29, 0x3e	; 62
    22bc:	89 83       	std	Y+1, r24	; 0x01
    22be:	6a 83       	std	Y+2, r22	; 0x02
	
	if(OUTPUT==copy_U8state)
    22c0:	8a 81       	ldd	r24, Y+2	; 0x02
    22c2:	81 30       	cpi	r24, 0x01	; 1
    22c4:	99 f5       	brne	.+102    	; 0x232c <DIO_VoidSetPortDirection+0x7e>
	{
		switch (copy_u8port)
    22c6:	89 81       	ldd	r24, Y+1	; 0x01
    22c8:	28 2f       	mov	r18, r24
    22ca:	30 e0       	ldi	r19, 0x00	; 0
    22cc:	3e 83       	std	Y+6, r19	; 0x06
    22ce:	2d 83       	std	Y+5, r18	; 0x05
    22d0:	8d 81       	ldd	r24, Y+5	; 0x05
    22d2:	9e 81       	ldd	r25, Y+6	; 0x06
    22d4:	81 30       	cpi	r24, 0x01	; 1
    22d6:	91 05       	cpc	r25, r1
    22d8:	d1 f0       	breq	.+52     	; 0x230e <DIO_VoidSetPortDirection+0x60>
    22da:	2d 81       	ldd	r18, Y+5	; 0x05
    22dc:	3e 81       	ldd	r19, Y+6	; 0x06
    22de:	22 30       	cpi	r18, 0x02	; 2
    22e0:	31 05       	cpc	r19, r1
    22e2:	2c f4       	brge	.+10     	; 0x22ee <DIO_VoidSetPortDirection+0x40>
    22e4:	8d 81       	ldd	r24, Y+5	; 0x05
    22e6:	9e 81       	ldd	r25, Y+6	; 0x06
    22e8:	00 97       	sbiw	r24, 0x00	; 0
    22ea:	61 f0       	breq	.+24     	; 0x2304 <DIO_VoidSetPortDirection+0x56>
    22ec:	50 c0       	rjmp	.+160    	; 0x238e <DIO_VoidSetPortDirection+0xe0>
    22ee:	2d 81       	ldd	r18, Y+5	; 0x05
    22f0:	3e 81       	ldd	r19, Y+6	; 0x06
    22f2:	22 30       	cpi	r18, 0x02	; 2
    22f4:	31 05       	cpc	r19, r1
    22f6:	81 f0       	breq	.+32     	; 0x2318 <DIO_VoidSetPortDirection+0x6a>
    22f8:	8d 81       	ldd	r24, Y+5	; 0x05
    22fa:	9e 81       	ldd	r25, Y+6	; 0x06
    22fc:	83 30       	cpi	r24, 0x03	; 3
    22fe:	91 05       	cpc	r25, r1
    2300:	81 f0       	breq	.+32     	; 0x2322 <DIO_VoidSetPortDirection+0x74>
    2302:	45 c0       	rjmp	.+138    	; 0x238e <DIO_VoidSetPortDirection+0xe0>
		{
			case PORTA:DDRA= ALL_OUTPUT		; break;
    2304:	ea e3       	ldi	r30, 0x3A	; 58
    2306:	f0 e0       	ldi	r31, 0x00	; 0
    2308:	8f ef       	ldi	r24, 0xFF	; 255
    230a:	80 83       	st	Z, r24
    230c:	40 c0       	rjmp	.+128    	; 0x238e <DIO_VoidSetPortDirection+0xe0>
			case PORTB:DDRB= ALL_OUTPUT		; break;
    230e:	e7 e3       	ldi	r30, 0x37	; 55
    2310:	f0 e0       	ldi	r31, 0x00	; 0
    2312:	8f ef       	ldi	r24, 0xFF	; 255
    2314:	80 83       	st	Z, r24
    2316:	3b c0       	rjmp	.+118    	; 0x238e <DIO_VoidSetPortDirection+0xe0>
			case PORTC:DDRC= ALL_OUTPUT		; break;
    2318:	e4 e3       	ldi	r30, 0x34	; 52
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	8f ef       	ldi	r24, 0xFF	; 255
    231e:	80 83       	st	Z, r24
    2320:	36 c0       	rjmp	.+108    	; 0x238e <DIO_VoidSetPortDirection+0xe0>
			case PORTD:DDRD= ALL_OUTPUT		; break;
    2322:	e1 e3       	ldi	r30, 0x31	; 49
    2324:	f0 e0       	ldi	r31, 0x00	; 0
    2326:	8f ef       	ldi	r24, 0xFF	; 255
    2328:	80 83       	st	Z, r24
    232a:	31 c0       	rjmp	.+98     	; 0x238e <DIO_VoidSetPortDirection+0xe0>
	
		}	
	}
	else if(INPUT==copy_U8state)
    232c:	8a 81       	ldd	r24, Y+2	; 0x02
    232e:	88 23       	and	r24, r24
    2330:	71 f5       	brne	.+92     	; 0x238e <DIO_VoidSetPortDirection+0xe0>
	{
		switch(copy_u8port)
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	28 2f       	mov	r18, r24
    2336:	30 e0       	ldi	r19, 0x00	; 0
    2338:	3c 83       	std	Y+4, r19	; 0x04
    233a:	2b 83       	std	Y+3, r18	; 0x03
    233c:	8b 81       	ldd	r24, Y+3	; 0x03
    233e:	9c 81       	ldd	r25, Y+4	; 0x04
    2340:	81 30       	cpi	r24, 0x01	; 1
    2342:	91 05       	cpc	r25, r1
    2344:	c9 f0       	breq	.+50     	; 0x2378 <DIO_VoidSetPortDirection+0xca>
    2346:	2b 81       	ldd	r18, Y+3	; 0x03
    2348:	3c 81       	ldd	r19, Y+4	; 0x04
    234a:	22 30       	cpi	r18, 0x02	; 2
    234c:	31 05       	cpc	r19, r1
    234e:	2c f4       	brge	.+10     	; 0x235a <DIO_VoidSetPortDirection+0xac>
    2350:	8b 81       	ldd	r24, Y+3	; 0x03
    2352:	9c 81       	ldd	r25, Y+4	; 0x04
    2354:	00 97       	sbiw	r24, 0x00	; 0
    2356:	61 f0       	breq	.+24     	; 0x2370 <DIO_VoidSetPortDirection+0xc2>
    2358:	1a c0       	rjmp	.+52     	; 0x238e <DIO_VoidSetPortDirection+0xe0>
    235a:	2b 81       	ldd	r18, Y+3	; 0x03
    235c:	3c 81       	ldd	r19, Y+4	; 0x04
    235e:	22 30       	cpi	r18, 0x02	; 2
    2360:	31 05       	cpc	r19, r1
    2362:	71 f0       	breq	.+28     	; 0x2380 <DIO_VoidSetPortDirection+0xd2>
    2364:	8b 81       	ldd	r24, Y+3	; 0x03
    2366:	9c 81       	ldd	r25, Y+4	; 0x04
    2368:	83 30       	cpi	r24, 0x03	; 3
    236a:	91 05       	cpc	r25, r1
    236c:	69 f0       	breq	.+26     	; 0x2388 <DIO_VoidSetPortDirection+0xda>
    236e:	0f c0       	rjmp	.+30     	; 0x238e <DIO_VoidSetPortDirection+0xe0>
		{
			case PORTA:DDRA= ALL_INPUT		; break;
    2370:	ea e3       	ldi	r30, 0x3A	; 58
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	10 82       	st	Z, r1
    2376:	0b c0       	rjmp	.+22     	; 0x238e <DIO_VoidSetPortDirection+0xe0>
			case PORTB:DDRB= ALL_INPUT		; break;
    2378:	e7 e3       	ldi	r30, 0x37	; 55
    237a:	f0 e0       	ldi	r31, 0x00	; 0
    237c:	10 82       	st	Z, r1
    237e:	07 c0       	rjmp	.+14     	; 0x238e <DIO_VoidSetPortDirection+0xe0>
			case PORTC:DDRC= ALL_INPUT		; break;
    2380:	e4 e3       	ldi	r30, 0x34	; 52
    2382:	f0 e0       	ldi	r31, 0x00	; 0
    2384:	10 82       	st	Z, r1
    2386:	03 c0       	rjmp	.+6      	; 0x238e <DIO_VoidSetPortDirection+0xe0>
			case PORTD:DDRD= ALL_INPUT		; break;
    2388:	e1 e3       	ldi	r30, 0x31	; 49
    238a:	f0 e0       	ldi	r31, 0x00	; 0
    238c:	10 82       	st	Z, r1
	{
		
	}
	
	
}
    238e:	26 96       	adiw	r28, 0x06	; 6
    2390:	0f b6       	in	r0, 0x3f	; 63
    2392:	f8 94       	cli
    2394:	de bf       	out	0x3e, r29	; 62
    2396:	0f be       	out	0x3f, r0	; 63
    2398:	cd bf       	out	0x3d, r28	; 61
    239a:	cf 91       	pop	r28
    239c:	df 91       	pop	r29
    239e:	08 95       	ret

000023a0 <DIO_VidSetPortValue>:
void DIO_VidSetPortValue		(uint8_t copy_u8port, uint8_t copy_U8value)
{
    23a0:	df 93       	push	r29
    23a2:	cf 93       	push	r28
    23a4:	00 d0       	rcall	.+0      	; 0x23a6 <DIO_VidSetPortValue+0x6>
    23a6:	00 d0       	rcall	.+0      	; 0x23a8 <DIO_VidSetPortValue+0x8>
    23a8:	cd b7       	in	r28, 0x3d	; 61
    23aa:	de b7       	in	r29, 0x3e	; 62
    23ac:	89 83       	std	Y+1, r24	; 0x01
    23ae:	6a 83       	std	Y+2, r22	; 0x02
		
		switch (copy_u8port)
    23b0:	89 81       	ldd	r24, Y+1	; 0x01
    23b2:	28 2f       	mov	r18, r24
    23b4:	30 e0       	ldi	r19, 0x00	; 0
    23b6:	3c 83       	std	Y+4, r19	; 0x04
    23b8:	2b 83       	std	Y+3, r18	; 0x03
    23ba:	8b 81       	ldd	r24, Y+3	; 0x03
    23bc:	9c 81       	ldd	r25, Y+4	; 0x04
    23be:	81 30       	cpi	r24, 0x01	; 1
    23c0:	91 05       	cpc	r25, r1
    23c2:	d1 f0       	breq	.+52     	; 0x23f8 <DIO_VidSetPortValue+0x58>
    23c4:	2b 81       	ldd	r18, Y+3	; 0x03
    23c6:	3c 81       	ldd	r19, Y+4	; 0x04
    23c8:	22 30       	cpi	r18, 0x02	; 2
    23ca:	31 05       	cpc	r19, r1
    23cc:	2c f4       	brge	.+10     	; 0x23d8 <DIO_VidSetPortValue+0x38>
    23ce:	8b 81       	ldd	r24, Y+3	; 0x03
    23d0:	9c 81       	ldd	r25, Y+4	; 0x04
    23d2:	00 97       	sbiw	r24, 0x00	; 0
    23d4:	61 f0       	breq	.+24     	; 0x23ee <DIO_VidSetPortValue+0x4e>
    23d6:	1e c0       	rjmp	.+60     	; 0x2414 <DIO_VidSetPortValue+0x74>
    23d8:	2b 81       	ldd	r18, Y+3	; 0x03
    23da:	3c 81       	ldd	r19, Y+4	; 0x04
    23dc:	22 30       	cpi	r18, 0x02	; 2
    23de:	31 05       	cpc	r19, r1
    23e0:	81 f0       	breq	.+32     	; 0x2402 <DIO_VidSetPortValue+0x62>
    23e2:	8b 81       	ldd	r24, Y+3	; 0x03
    23e4:	9c 81       	ldd	r25, Y+4	; 0x04
    23e6:	83 30       	cpi	r24, 0x03	; 3
    23e8:	91 05       	cpc	r25, r1
    23ea:	81 f0       	breq	.+32     	; 0x240c <DIO_VidSetPortValue+0x6c>
    23ec:	13 c0       	rjmp	.+38     	; 0x2414 <DIO_VidSetPortValue+0x74>
		{
			case PORTA:PORT_A=copy_U8value		; break;
    23ee:	eb e3       	ldi	r30, 0x3B	; 59
    23f0:	f0 e0       	ldi	r31, 0x00	; 0
    23f2:	8a 81       	ldd	r24, Y+2	; 0x02
    23f4:	80 83       	st	Z, r24
    23f6:	0e c0       	rjmp	.+28     	; 0x2414 <DIO_VidSetPortValue+0x74>
			case PORTB:PORT_B=copy_U8value		; break;
    23f8:	e8 e3       	ldi	r30, 0x38	; 56
    23fa:	f0 e0       	ldi	r31, 0x00	; 0
    23fc:	8a 81       	ldd	r24, Y+2	; 0x02
    23fe:	80 83       	st	Z, r24
    2400:	09 c0       	rjmp	.+18     	; 0x2414 <DIO_VidSetPortValue+0x74>
			case PORTC:PORT_C=copy_U8value		; break;
    2402:	e5 e3       	ldi	r30, 0x35	; 53
    2404:	f0 e0       	ldi	r31, 0x00	; 0
    2406:	8a 81       	ldd	r24, Y+2	; 0x02
    2408:	80 83       	st	Z, r24
    240a:	04 c0       	rjmp	.+8      	; 0x2414 <DIO_VidSetPortValue+0x74>
			case PORTD:PORT_D=copy_U8value		; break;
    240c:	e2 e3       	ldi	r30, 0x32	; 50
    240e:	f0 e0       	ldi	r31, 0x00	; 0
    2410:	8a 81       	ldd	r24, Y+2	; 0x02
    2412:	80 83       	st	Z, r24
	
		}	
	
}
    2414:	0f 90       	pop	r0
    2416:	0f 90       	pop	r0
    2418:	0f 90       	pop	r0
    241a:	0f 90       	pop	r0
    241c:	cf 91       	pop	r28
    241e:	df 91       	pop	r29
    2420:	08 95       	ret

00002422 <lcd_init>:
#define TWO_LINES_5X7_DOT_MATRIX    0x28
#define DISPLAY_ON_CURSOR_OFF       0x0c
#define DISPLAY_CLEAR               0x01
#define INCREMENT_CURSOR            0x06
void lcd_init(void)
{
    2422:	0f 93       	push	r16
    2424:	1f 93       	push	r17
    2426:	df 93       	push	r29
    2428:	cf 93       	push	r28
    242a:	cd b7       	in	r28, 0x3d	; 61
    242c:	de b7       	in	r29, 0x3e	; 62
    242e:	c8 58       	subi	r28, 0x88	; 136
    2430:	d0 40       	sbci	r29, 0x00	; 0
    2432:	0f b6       	in	r0, 0x3f	; 63
    2434:	f8 94       	cli
    2436:	de bf       	out	0x3e, r29	; 62
    2438:	0f be       	out	0x3f, r0	; 63
    243a:	cd bf       	out	0x3d, r28	; 61
    243c:	fe 01       	movw	r30, r28
    243e:	e3 59       	subi	r30, 0x93	; 147
    2440:	ff 4f       	sbci	r31, 0xFF	; 255
    2442:	80 e0       	ldi	r24, 0x00	; 0
    2444:	90 e0       	ldi	r25, 0x00	; 0
    2446:	a0 e2       	ldi	r26, 0x20	; 32
    2448:	b2 e4       	ldi	r27, 0x42	; 66
    244a:	80 83       	st	Z, r24
    244c:	91 83       	std	Z+1, r25	; 0x01
    244e:	a2 83       	std	Z+2, r26	; 0x02
    2450:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2452:	8e 01       	movw	r16, r28
    2454:	07 59       	subi	r16, 0x97	; 151
    2456:	1f 4f       	sbci	r17, 0xFF	; 255
    2458:	fe 01       	movw	r30, r28
    245a:	e3 59       	subi	r30, 0x93	; 147
    245c:	ff 4f       	sbci	r31, 0xFF	; 255
    245e:	60 81       	ld	r22, Z
    2460:	71 81       	ldd	r23, Z+1	; 0x01
    2462:	82 81       	ldd	r24, Z+2	; 0x02
    2464:	93 81       	ldd	r25, Z+3	; 0x03
    2466:	20 e0       	ldi	r18, 0x00	; 0
    2468:	30 e0       	ldi	r19, 0x00	; 0
    246a:	4a ef       	ldi	r20, 0xFA	; 250
    246c:	54 e4       	ldi	r21, 0x44	; 68
    246e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2472:	dc 01       	movw	r26, r24
    2474:	cb 01       	movw	r24, r22
    2476:	f8 01       	movw	r30, r16
    2478:	80 83       	st	Z, r24
    247a:	91 83       	std	Z+1, r25	; 0x01
    247c:	a2 83       	std	Z+2, r26	; 0x02
    247e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2480:	fe 01       	movw	r30, r28
    2482:	e7 59       	subi	r30, 0x97	; 151
    2484:	ff 4f       	sbci	r31, 0xFF	; 255
    2486:	60 81       	ld	r22, Z
    2488:	71 81       	ldd	r23, Z+1	; 0x01
    248a:	82 81       	ldd	r24, Z+2	; 0x02
    248c:	93 81       	ldd	r25, Z+3	; 0x03
    248e:	20 e0       	ldi	r18, 0x00	; 0
    2490:	30 e0       	ldi	r19, 0x00	; 0
    2492:	40 e8       	ldi	r20, 0x80	; 128
    2494:	5f e3       	ldi	r21, 0x3F	; 63
    2496:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    249a:	88 23       	and	r24, r24
    249c:	44 f4       	brge	.+16     	; 0x24ae <lcd_init+0x8c>
		__ticks = 1;
    249e:	fe 01       	movw	r30, r28
    24a0:	e9 59       	subi	r30, 0x99	; 153
    24a2:	ff 4f       	sbci	r31, 0xFF	; 255
    24a4:	81 e0       	ldi	r24, 0x01	; 1
    24a6:	90 e0       	ldi	r25, 0x00	; 0
    24a8:	91 83       	std	Z+1, r25	; 0x01
    24aa:	80 83       	st	Z, r24
    24ac:	64 c0       	rjmp	.+200    	; 0x2576 <lcd_init+0x154>
	else if (__tmp > 65535)
    24ae:	fe 01       	movw	r30, r28
    24b0:	e7 59       	subi	r30, 0x97	; 151
    24b2:	ff 4f       	sbci	r31, 0xFF	; 255
    24b4:	60 81       	ld	r22, Z
    24b6:	71 81       	ldd	r23, Z+1	; 0x01
    24b8:	82 81       	ldd	r24, Z+2	; 0x02
    24ba:	93 81       	ldd	r25, Z+3	; 0x03
    24bc:	20 e0       	ldi	r18, 0x00	; 0
    24be:	3f ef       	ldi	r19, 0xFF	; 255
    24c0:	4f e7       	ldi	r20, 0x7F	; 127
    24c2:	57 e4       	ldi	r21, 0x47	; 71
    24c4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24c8:	18 16       	cp	r1, r24
    24ca:	0c f0       	brlt	.+2      	; 0x24ce <lcd_init+0xac>
    24cc:	43 c0       	rjmp	.+134    	; 0x2554 <lcd_init+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24ce:	fe 01       	movw	r30, r28
    24d0:	e3 59       	subi	r30, 0x93	; 147
    24d2:	ff 4f       	sbci	r31, 0xFF	; 255
    24d4:	60 81       	ld	r22, Z
    24d6:	71 81       	ldd	r23, Z+1	; 0x01
    24d8:	82 81       	ldd	r24, Z+2	; 0x02
    24da:	93 81       	ldd	r25, Z+3	; 0x03
    24dc:	20 e0       	ldi	r18, 0x00	; 0
    24de:	30 e0       	ldi	r19, 0x00	; 0
    24e0:	40 e2       	ldi	r20, 0x20	; 32
    24e2:	51 e4       	ldi	r21, 0x41	; 65
    24e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24e8:	dc 01       	movw	r26, r24
    24ea:	cb 01       	movw	r24, r22
    24ec:	8e 01       	movw	r16, r28
    24ee:	09 59       	subi	r16, 0x99	; 153
    24f0:	1f 4f       	sbci	r17, 0xFF	; 255
    24f2:	bc 01       	movw	r22, r24
    24f4:	cd 01       	movw	r24, r26
    24f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24fa:	dc 01       	movw	r26, r24
    24fc:	cb 01       	movw	r24, r22
    24fe:	f8 01       	movw	r30, r16
    2500:	91 83       	std	Z+1, r25	; 0x01
    2502:	80 83       	st	Z, r24
    2504:	1f c0       	rjmp	.+62     	; 0x2544 <lcd_init+0x122>
    2506:	fe 01       	movw	r30, r28
    2508:	eb 59       	subi	r30, 0x9B	; 155
    250a:	ff 4f       	sbci	r31, 0xFF	; 255
    250c:	88 ec       	ldi	r24, 0xC8	; 200
    250e:	90 e0       	ldi	r25, 0x00	; 0
    2510:	91 83       	std	Z+1, r25	; 0x01
    2512:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2514:	fe 01       	movw	r30, r28
    2516:	eb 59       	subi	r30, 0x9B	; 155
    2518:	ff 4f       	sbci	r31, 0xFF	; 255
    251a:	80 81       	ld	r24, Z
    251c:	91 81       	ldd	r25, Z+1	; 0x01
    251e:	01 97       	sbiw	r24, 0x01	; 1
    2520:	f1 f7       	brne	.-4      	; 0x251e <lcd_init+0xfc>
    2522:	fe 01       	movw	r30, r28
    2524:	eb 59       	subi	r30, 0x9B	; 155
    2526:	ff 4f       	sbci	r31, 0xFF	; 255
    2528:	91 83       	std	Z+1, r25	; 0x01
    252a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    252c:	de 01       	movw	r26, r28
    252e:	a9 59       	subi	r26, 0x99	; 153
    2530:	bf 4f       	sbci	r27, 0xFF	; 255
    2532:	fe 01       	movw	r30, r28
    2534:	e9 59       	subi	r30, 0x99	; 153
    2536:	ff 4f       	sbci	r31, 0xFF	; 255
    2538:	80 81       	ld	r24, Z
    253a:	91 81       	ldd	r25, Z+1	; 0x01
    253c:	01 97       	sbiw	r24, 0x01	; 1
    253e:	11 96       	adiw	r26, 0x01	; 1
    2540:	9c 93       	st	X, r25
    2542:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2544:	fe 01       	movw	r30, r28
    2546:	e9 59       	subi	r30, 0x99	; 153
    2548:	ff 4f       	sbci	r31, 0xFF	; 255
    254a:	80 81       	ld	r24, Z
    254c:	91 81       	ldd	r25, Z+1	; 0x01
    254e:	00 97       	sbiw	r24, 0x00	; 0
    2550:	d1 f6       	brne	.-76     	; 0x2506 <lcd_init+0xe4>
    2552:	28 c0       	rjmp	.+80     	; 0x25a4 <lcd_init+0x182>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2554:	8e 01       	movw	r16, r28
    2556:	09 59       	subi	r16, 0x99	; 153
    2558:	1f 4f       	sbci	r17, 0xFF	; 255
    255a:	fe 01       	movw	r30, r28
    255c:	e7 59       	subi	r30, 0x97	; 151
    255e:	ff 4f       	sbci	r31, 0xFF	; 255
    2560:	60 81       	ld	r22, Z
    2562:	71 81       	ldd	r23, Z+1	; 0x01
    2564:	82 81       	ldd	r24, Z+2	; 0x02
    2566:	93 81       	ldd	r25, Z+3	; 0x03
    2568:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    256c:	dc 01       	movw	r26, r24
    256e:	cb 01       	movw	r24, r22
    2570:	f8 01       	movw	r30, r16
    2572:	91 83       	std	Z+1, r25	; 0x01
    2574:	80 83       	st	Z, r24
    2576:	de 01       	movw	r26, r28
    2578:	ad 59       	subi	r26, 0x9D	; 157
    257a:	bf 4f       	sbci	r27, 0xFF	; 255
    257c:	fe 01       	movw	r30, r28
    257e:	e9 59       	subi	r30, 0x99	; 153
    2580:	ff 4f       	sbci	r31, 0xFF	; 255
    2582:	80 81       	ld	r24, Z
    2584:	91 81       	ldd	r25, Z+1	; 0x01
    2586:	11 96       	adiw	r26, 0x01	; 1
    2588:	9c 93       	st	X, r25
    258a:	8e 93       	st	-X, r24
    258c:	fe 01       	movw	r30, r28
    258e:	ed 59       	subi	r30, 0x9D	; 157
    2590:	ff 4f       	sbci	r31, 0xFF	; 255
    2592:	80 81       	ld	r24, Z
    2594:	91 81       	ldd	r25, Z+1	; 0x01
    2596:	01 97       	sbiw	r24, 0x01	; 1
    2598:	f1 f7       	brne	.-4      	; 0x2596 <lcd_init+0x174>
    259a:	fe 01       	movw	r30, r28
    259c:	ed 59       	subi	r30, 0x9D	; 157
    259e:	ff 4f       	sbci	r31, 0xFF	; 255
    25a0:	91 83       	std	Z+1, r25	; 0x01
    25a2:	80 83       	st	Z, r24
    _delay_ms(40);    
    ST_DIO_config_t rs_pin  = {LS_PIN,OUTPUT};
    25a4:	ce 01       	movw	r24, r28
    25a6:	8f 58       	subi	r24, 0x8F	; 143
    25a8:	9f 4f       	sbci	r25, 0xFF	; 255
    25aa:	ec 96       	adiw	r28, 0x3c	; 60
    25ac:	9f af       	std	Y+63, r25	; 0x3f
    25ae:	8e af       	std	Y+62, r24	; 0x3e
    25b0:	ec 97       	sbiw	r28, 0x3c	; 60
    25b2:	89 e7       	ldi	r24, 0x79	; 121
    25b4:	91 e0       	ldi	r25, 0x01	; 1
    25b6:	ee 96       	adiw	r28, 0x3e	; 62
    25b8:	9f af       	std	Y+63, r25	; 0x3f
    25ba:	8e af       	std	Y+62, r24	; 0x3e
    25bc:	ee 97       	sbiw	r28, 0x3e	; 62
    25be:	93 e0       	ldi	r25, 0x03	; 3
    25c0:	ef 96       	adiw	r28, 0x3f	; 63
    25c2:	9f af       	std	Y+63, r25	; 0x3f
    25c4:	ef 97       	sbiw	r28, 0x3f	; 63
    25c6:	ee 96       	adiw	r28, 0x3e	; 62
    25c8:	ee ad       	ldd	r30, Y+62	; 0x3e
    25ca:	ff ad       	ldd	r31, Y+63	; 0x3f
    25cc:	ee 97       	sbiw	r28, 0x3e	; 62
    25ce:	00 80       	ld	r0, Z
    25d0:	ee 96       	adiw	r28, 0x3e	; 62
    25d2:	8e ad       	ldd	r24, Y+62	; 0x3e
    25d4:	9f ad       	ldd	r25, Y+63	; 0x3f
    25d6:	ee 97       	sbiw	r28, 0x3e	; 62
    25d8:	01 96       	adiw	r24, 0x01	; 1
    25da:	ee 96       	adiw	r28, 0x3e	; 62
    25dc:	9f af       	std	Y+63, r25	; 0x3f
    25de:	8e af       	std	Y+62, r24	; 0x3e
    25e0:	ee 97       	sbiw	r28, 0x3e	; 62
    25e2:	ec 96       	adiw	r28, 0x3c	; 60
    25e4:	ee ad       	ldd	r30, Y+62	; 0x3e
    25e6:	ff ad       	ldd	r31, Y+63	; 0x3f
    25e8:	ec 97       	sbiw	r28, 0x3c	; 60
    25ea:	00 82       	st	Z, r0
    25ec:	ec 96       	adiw	r28, 0x3c	; 60
    25ee:	8e ad       	ldd	r24, Y+62	; 0x3e
    25f0:	9f ad       	ldd	r25, Y+63	; 0x3f
    25f2:	ec 97       	sbiw	r28, 0x3c	; 60
    25f4:	01 96       	adiw	r24, 0x01	; 1
    25f6:	ec 96       	adiw	r28, 0x3c	; 60
    25f8:	9f af       	std	Y+63, r25	; 0x3f
    25fa:	8e af       	std	Y+62, r24	; 0x3e
    25fc:	ec 97       	sbiw	r28, 0x3c	; 60
    25fe:	ef 96       	adiw	r28, 0x3f	; 63
    2600:	9f ad       	ldd	r25, Y+63	; 0x3f
    2602:	ef 97       	sbiw	r28, 0x3f	; 63
    2604:	91 50       	subi	r25, 0x01	; 1
    2606:	ef 96       	adiw	r28, 0x3f	; 63
    2608:	9f af       	std	Y+63, r25	; 0x3f
    260a:	ef 97       	sbiw	r28, 0x3f	; 63
    260c:	ef 96       	adiw	r28, 0x3f	; 63
    260e:	ef ad       	ldd	r30, Y+63	; 0x3f
    2610:	ef 97       	sbiw	r28, 0x3f	; 63
    2612:	ee 23       	and	r30, r30
    2614:	c1 f6       	brne	.-80     	; 0x25c6 <lcd_init+0x1a4>
    ST_DIO_config_t E_pin   = {EN_PIN,OUTPUT};    
    2616:	ce 01       	movw	r24, r28
    2618:	8c 58       	subi	r24, 0x8C	; 140
    261a:	9f 4f       	sbci	r25, 0xFF	; 255
    261c:	c1 58       	subi	r28, 0x81	; 129
    261e:	df 4f       	sbci	r29, 0xFF	; 255
    2620:	99 83       	std	Y+1, r25	; 0x01
    2622:	88 83       	st	Y, r24
    2624:	cf 57       	subi	r28, 0x7F	; 127
    2626:	d0 40       	sbci	r29, 0x00	; 0
    2628:	86 e7       	ldi	r24, 0x76	; 118
    262a:	91 e0       	ldi	r25, 0x01	; 1
    262c:	cf 57       	subi	r28, 0x7F	; 127
    262e:	df 4f       	sbci	r29, 0xFF	; 255
    2630:	99 83       	std	Y+1, r25	; 0x01
    2632:	88 83       	st	Y, r24
    2634:	c1 58       	subi	r28, 0x81	; 129
    2636:	d0 40       	sbci	r29, 0x00	; 0
    2638:	93 e0       	ldi	r25, 0x03	; 3
    263a:	cd 57       	subi	r28, 0x7D	; 125
    263c:	df 4f       	sbci	r29, 0xFF	; 255
    263e:	98 83       	st	Y, r25
    2640:	c3 58       	subi	r28, 0x83	; 131
    2642:	d0 40       	sbci	r29, 0x00	; 0
    2644:	cf 57       	subi	r28, 0x7F	; 127
    2646:	df 4f       	sbci	r29, 0xFF	; 255
    2648:	e8 81       	ld	r30, Y
    264a:	f9 81       	ldd	r31, Y+1	; 0x01
    264c:	c1 58       	subi	r28, 0x81	; 129
    264e:	d0 40       	sbci	r29, 0x00	; 0
    2650:	00 80       	ld	r0, Z
    2652:	cf 57       	subi	r28, 0x7F	; 127
    2654:	df 4f       	sbci	r29, 0xFF	; 255
    2656:	88 81       	ld	r24, Y
    2658:	99 81       	ldd	r25, Y+1	; 0x01
    265a:	c1 58       	subi	r28, 0x81	; 129
    265c:	d0 40       	sbci	r29, 0x00	; 0
    265e:	01 96       	adiw	r24, 0x01	; 1
    2660:	cf 57       	subi	r28, 0x7F	; 127
    2662:	df 4f       	sbci	r29, 0xFF	; 255
    2664:	99 83       	std	Y+1, r25	; 0x01
    2666:	88 83       	st	Y, r24
    2668:	c1 58       	subi	r28, 0x81	; 129
    266a:	d0 40       	sbci	r29, 0x00	; 0
    266c:	c1 58       	subi	r28, 0x81	; 129
    266e:	df 4f       	sbci	r29, 0xFF	; 255
    2670:	e8 81       	ld	r30, Y
    2672:	f9 81       	ldd	r31, Y+1	; 0x01
    2674:	cf 57       	subi	r28, 0x7F	; 127
    2676:	d0 40       	sbci	r29, 0x00	; 0
    2678:	00 82       	st	Z, r0
    267a:	c1 58       	subi	r28, 0x81	; 129
    267c:	df 4f       	sbci	r29, 0xFF	; 255
    267e:	88 81       	ld	r24, Y
    2680:	99 81       	ldd	r25, Y+1	; 0x01
    2682:	cf 57       	subi	r28, 0x7F	; 127
    2684:	d0 40       	sbci	r29, 0x00	; 0
    2686:	01 96       	adiw	r24, 0x01	; 1
    2688:	c1 58       	subi	r28, 0x81	; 129
    268a:	df 4f       	sbci	r29, 0xFF	; 255
    268c:	99 83       	std	Y+1, r25	; 0x01
    268e:	88 83       	st	Y, r24
    2690:	cf 57       	subi	r28, 0x7F	; 127
    2692:	d0 40       	sbci	r29, 0x00	; 0
    2694:	cd 57       	subi	r28, 0x7D	; 125
    2696:	df 4f       	sbci	r29, 0xFF	; 255
    2698:	98 81       	ld	r25, Y
    269a:	c3 58       	subi	r28, 0x83	; 131
    269c:	d0 40       	sbci	r29, 0x00	; 0
    269e:	91 50       	subi	r25, 0x01	; 1
    26a0:	cd 57       	subi	r28, 0x7D	; 125
    26a2:	df 4f       	sbci	r29, 0xFF	; 255
    26a4:	98 83       	st	Y, r25
    26a6:	c3 58       	subi	r28, 0x83	; 131
    26a8:	d0 40       	sbci	r29, 0x00	; 0
    26aa:	cd 57       	subi	r28, 0x7D	; 125
    26ac:	df 4f       	sbci	r29, 0xFF	; 255
    26ae:	e8 81       	ld	r30, Y
    26b0:	c3 58       	subi	r28, 0x83	; 131
    26b2:	d0 40       	sbci	r29, 0x00	; 0
    26b4:	ee 23       	and	r30, r30
    26b6:	31 f6       	brne	.-116    	; 0x2644 <lcd_init+0x222>
    ST_DIO_config_t R_W_pin = {R_W_PIN,OUTPUT};
    26b8:	ce 01       	movw	r24, r28
    26ba:	89 58       	subi	r24, 0x89	; 137
    26bc:	9f 4f       	sbci	r25, 0xFF	; 255
    26be:	cc 57       	subi	r28, 0x7C	; 124
    26c0:	df 4f       	sbci	r29, 0xFF	; 255
    26c2:	99 83       	std	Y+1, r25	; 0x01
    26c4:	88 83       	st	Y, r24
    26c6:	c4 58       	subi	r28, 0x84	; 132
    26c8:	d0 40       	sbci	r29, 0x00	; 0
    26ca:	83 e7       	ldi	r24, 0x73	; 115
    26cc:	91 e0       	ldi	r25, 0x01	; 1
    26ce:	ca 57       	subi	r28, 0x7A	; 122
    26d0:	df 4f       	sbci	r29, 0xFF	; 255
    26d2:	99 83       	std	Y+1, r25	; 0x01
    26d4:	88 83       	st	Y, r24
    26d6:	c6 58       	subi	r28, 0x86	; 134
    26d8:	d0 40       	sbci	r29, 0x00	; 0
    26da:	93 e0       	ldi	r25, 0x03	; 3
    26dc:	c8 57       	subi	r28, 0x78	; 120
    26de:	df 4f       	sbci	r29, 0xFF	; 255
    26e0:	98 83       	st	Y, r25
    26e2:	c8 58       	subi	r28, 0x88	; 136
    26e4:	d0 40       	sbci	r29, 0x00	; 0
    26e6:	ca 57       	subi	r28, 0x7A	; 122
    26e8:	df 4f       	sbci	r29, 0xFF	; 255
    26ea:	e8 81       	ld	r30, Y
    26ec:	f9 81       	ldd	r31, Y+1	; 0x01
    26ee:	c6 58       	subi	r28, 0x86	; 134
    26f0:	d0 40       	sbci	r29, 0x00	; 0
    26f2:	00 80       	ld	r0, Z
    26f4:	ca 57       	subi	r28, 0x7A	; 122
    26f6:	df 4f       	sbci	r29, 0xFF	; 255
    26f8:	88 81       	ld	r24, Y
    26fa:	99 81       	ldd	r25, Y+1	; 0x01
    26fc:	c6 58       	subi	r28, 0x86	; 134
    26fe:	d0 40       	sbci	r29, 0x00	; 0
    2700:	01 96       	adiw	r24, 0x01	; 1
    2702:	ca 57       	subi	r28, 0x7A	; 122
    2704:	df 4f       	sbci	r29, 0xFF	; 255
    2706:	99 83       	std	Y+1, r25	; 0x01
    2708:	88 83       	st	Y, r24
    270a:	c6 58       	subi	r28, 0x86	; 134
    270c:	d0 40       	sbci	r29, 0x00	; 0
    270e:	cc 57       	subi	r28, 0x7C	; 124
    2710:	df 4f       	sbci	r29, 0xFF	; 255
    2712:	e8 81       	ld	r30, Y
    2714:	f9 81       	ldd	r31, Y+1	; 0x01
    2716:	c4 58       	subi	r28, 0x84	; 132
    2718:	d0 40       	sbci	r29, 0x00	; 0
    271a:	00 82       	st	Z, r0
    271c:	cc 57       	subi	r28, 0x7C	; 124
    271e:	df 4f       	sbci	r29, 0xFF	; 255
    2720:	88 81       	ld	r24, Y
    2722:	99 81       	ldd	r25, Y+1	; 0x01
    2724:	c4 58       	subi	r28, 0x84	; 132
    2726:	d0 40       	sbci	r29, 0x00	; 0
    2728:	01 96       	adiw	r24, 0x01	; 1
    272a:	cc 57       	subi	r28, 0x7C	; 124
    272c:	df 4f       	sbci	r29, 0xFF	; 255
    272e:	99 83       	std	Y+1, r25	; 0x01
    2730:	88 83       	st	Y, r24
    2732:	c4 58       	subi	r28, 0x84	; 132
    2734:	d0 40       	sbci	r29, 0x00	; 0
    2736:	c8 57       	subi	r28, 0x78	; 120
    2738:	df 4f       	sbci	r29, 0xFF	; 255
    273a:	98 81       	ld	r25, Y
    273c:	c8 58       	subi	r28, 0x88	; 136
    273e:	d0 40       	sbci	r29, 0x00	; 0
    2740:	91 50       	subi	r25, 0x01	; 1
    2742:	c8 57       	subi	r28, 0x78	; 120
    2744:	df 4f       	sbci	r29, 0xFF	; 255
    2746:	98 83       	st	Y, r25
    2748:	c8 58       	subi	r28, 0x88	; 136
    274a:	d0 40       	sbci	r29, 0x00	; 0
    274c:	c8 57       	subi	r28, 0x78	; 120
    274e:	df 4f       	sbci	r29, 0xFF	; 255
    2750:	e8 81       	ld	r30, Y
    2752:	c8 58       	subi	r28, 0x88	; 136
    2754:	d0 40       	sbci	r29, 0x00	; 0
    2756:	ee 23       	and	r30, r30
    2758:	31 f6       	brne	.-116    	; 0x26e6 <lcd_init+0x2c4>

    DIO_voidSetPinDirection(&rs_pin);
    275a:	ce 01       	movw	r24, r28
    275c:	8f 58       	subi	r24, 0x8F	; 143
    275e:	9f 4f       	sbci	r25, 0xFF	; 255
    2760:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(&R_W_pin);
    2764:	ce 01       	movw	r24, r28
    2766:	89 58       	subi	r24, 0x89	; 137
    2768:	9f 4f       	sbci	r25, 0xFF	; 255
    276a:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <DIO_voidSetPinDirection>
    DIO_voidSetPinDirection(&E_pin);	
    276e:	ce 01       	movw	r24, r28
    2770:	8c 58       	subi	r24, 0x8C	; 140
    2772:	9f 4f       	sbci	r25, 0xFF	; 255
    2774:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <DIO_voidSetPinDirection>
    2778:	fe 01       	movw	r30, r28
    277a:	e1 5a       	subi	r30, 0xA1	; 161
    277c:	ff 4f       	sbci	r31, 0xFF	; 255
    277e:	80 e0       	ldi	r24, 0x00	; 0
    2780:	90 e0       	ldi	r25, 0x00	; 0
    2782:	a0 ea       	ldi	r26, 0xA0	; 160
    2784:	b0 e4       	ldi	r27, 0x40	; 64
    2786:	80 83       	st	Z, r24
    2788:	91 83       	std	Z+1, r25	; 0x01
    278a:	a2 83       	std	Z+2, r26	; 0x02
    278c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    278e:	8e 01       	movw	r16, r28
    2790:	05 5a       	subi	r16, 0xA5	; 165
    2792:	1f 4f       	sbci	r17, 0xFF	; 255
    2794:	fe 01       	movw	r30, r28
    2796:	e1 5a       	subi	r30, 0xA1	; 161
    2798:	ff 4f       	sbci	r31, 0xFF	; 255
    279a:	60 81       	ld	r22, Z
    279c:	71 81       	ldd	r23, Z+1	; 0x01
    279e:	82 81       	ldd	r24, Z+2	; 0x02
    27a0:	93 81       	ldd	r25, Z+3	; 0x03
    27a2:	20 e0       	ldi	r18, 0x00	; 0
    27a4:	30 e0       	ldi	r19, 0x00	; 0
    27a6:	4a ef       	ldi	r20, 0xFA	; 250
    27a8:	54 e4       	ldi	r21, 0x44	; 68
    27aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27ae:	dc 01       	movw	r26, r24
    27b0:	cb 01       	movw	r24, r22
    27b2:	f8 01       	movw	r30, r16
    27b4:	80 83       	st	Z, r24
    27b6:	91 83       	std	Z+1, r25	; 0x01
    27b8:	a2 83       	std	Z+2, r26	; 0x02
    27ba:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    27bc:	fe 01       	movw	r30, r28
    27be:	e5 5a       	subi	r30, 0xA5	; 165
    27c0:	ff 4f       	sbci	r31, 0xFF	; 255
    27c2:	60 81       	ld	r22, Z
    27c4:	71 81       	ldd	r23, Z+1	; 0x01
    27c6:	82 81       	ldd	r24, Z+2	; 0x02
    27c8:	93 81       	ldd	r25, Z+3	; 0x03
    27ca:	20 e0       	ldi	r18, 0x00	; 0
    27cc:	30 e0       	ldi	r19, 0x00	; 0
    27ce:	40 e8       	ldi	r20, 0x80	; 128
    27d0:	5f e3       	ldi	r21, 0x3F	; 63
    27d2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    27d6:	88 23       	and	r24, r24
    27d8:	44 f4       	brge	.+16     	; 0x27ea <lcd_init+0x3c8>
		__ticks = 1;
    27da:	fe 01       	movw	r30, r28
    27dc:	e7 5a       	subi	r30, 0xA7	; 167
    27de:	ff 4f       	sbci	r31, 0xFF	; 255
    27e0:	81 e0       	ldi	r24, 0x01	; 1
    27e2:	90 e0       	ldi	r25, 0x00	; 0
    27e4:	91 83       	std	Z+1, r25	; 0x01
    27e6:	80 83       	st	Z, r24
    27e8:	64 c0       	rjmp	.+200    	; 0x28b2 <lcd_init+0x490>
	else if (__tmp > 65535)
    27ea:	fe 01       	movw	r30, r28
    27ec:	e5 5a       	subi	r30, 0xA5	; 165
    27ee:	ff 4f       	sbci	r31, 0xFF	; 255
    27f0:	60 81       	ld	r22, Z
    27f2:	71 81       	ldd	r23, Z+1	; 0x01
    27f4:	82 81       	ldd	r24, Z+2	; 0x02
    27f6:	93 81       	ldd	r25, Z+3	; 0x03
    27f8:	20 e0       	ldi	r18, 0x00	; 0
    27fa:	3f ef       	ldi	r19, 0xFF	; 255
    27fc:	4f e7       	ldi	r20, 0x7F	; 127
    27fe:	57 e4       	ldi	r21, 0x47	; 71
    2800:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2804:	18 16       	cp	r1, r24
    2806:	0c f0       	brlt	.+2      	; 0x280a <lcd_init+0x3e8>
    2808:	43 c0       	rjmp	.+134    	; 0x2890 <lcd_init+0x46e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    280a:	fe 01       	movw	r30, r28
    280c:	e1 5a       	subi	r30, 0xA1	; 161
    280e:	ff 4f       	sbci	r31, 0xFF	; 255
    2810:	60 81       	ld	r22, Z
    2812:	71 81       	ldd	r23, Z+1	; 0x01
    2814:	82 81       	ldd	r24, Z+2	; 0x02
    2816:	93 81       	ldd	r25, Z+3	; 0x03
    2818:	20 e0       	ldi	r18, 0x00	; 0
    281a:	30 e0       	ldi	r19, 0x00	; 0
    281c:	40 e2       	ldi	r20, 0x20	; 32
    281e:	51 e4       	ldi	r21, 0x41	; 65
    2820:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2824:	dc 01       	movw	r26, r24
    2826:	cb 01       	movw	r24, r22
    2828:	8e 01       	movw	r16, r28
    282a:	07 5a       	subi	r16, 0xA7	; 167
    282c:	1f 4f       	sbci	r17, 0xFF	; 255
    282e:	bc 01       	movw	r22, r24
    2830:	cd 01       	movw	r24, r26
    2832:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2836:	dc 01       	movw	r26, r24
    2838:	cb 01       	movw	r24, r22
    283a:	f8 01       	movw	r30, r16
    283c:	91 83       	std	Z+1, r25	; 0x01
    283e:	80 83       	st	Z, r24
    2840:	1f c0       	rjmp	.+62     	; 0x2880 <lcd_init+0x45e>
    2842:	fe 01       	movw	r30, r28
    2844:	e9 5a       	subi	r30, 0xA9	; 169
    2846:	ff 4f       	sbci	r31, 0xFF	; 255
    2848:	88 ec       	ldi	r24, 0xC8	; 200
    284a:	90 e0       	ldi	r25, 0x00	; 0
    284c:	91 83       	std	Z+1, r25	; 0x01
    284e:	80 83       	st	Z, r24
    2850:	fe 01       	movw	r30, r28
    2852:	e9 5a       	subi	r30, 0xA9	; 169
    2854:	ff 4f       	sbci	r31, 0xFF	; 255
    2856:	80 81       	ld	r24, Z
    2858:	91 81       	ldd	r25, Z+1	; 0x01
    285a:	01 97       	sbiw	r24, 0x01	; 1
    285c:	f1 f7       	brne	.-4      	; 0x285a <lcd_init+0x438>
    285e:	fe 01       	movw	r30, r28
    2860:	e9 5a       	subi	r30, 0xA9	; 169
    2862:	ff 4f       	sbci	r31, 0xFF	; 255
    2864:	91 83       	std	Z+1, r25	; 0x01
    2866:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2868:	de 01       	movw	r26, r28
    286a:	a7 5a       	subi	r26, 0xA7	; 167
    286c:	bf 4f       	sbci	r27, 0xFF	; 255
    286e:	fe 01       	movw	r30, r28
    2870:	e7 5a       	subi	r30, 0xA7	; 167
    2872:	ff 4f       	sbci	r31, 0xFF	; 255
    2874:	80 81       	ld	r24, Z
    2876:	91 81       	ldd	r25, Z+1	; 0x01
    2878:	01 97       	sbiw	r24, 0x01	; 1
    287a:	11 96       	adiw	r26, 0x01	; 1
    287c:	9c 93       	st	X, r25
    287e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2880:	fe 01       	movw	r30, r28
    2882:	e7 5a       	subi	r30, 0xA7	; 167
    2884:	ff 4f       	sbci	r31, 0xFF	; 255
    2886:	80 81       	ld	r24, Z
    2888:	91 81       	ldd	r25, Z+1	; 0x01
    288a:	00 97       	sbiw	r24, 0x00	; 0
    288c:	d1 f6       	brne	.-76     	; 0x2842 <lcd_init+0x420>
    288e:	27 c0       	rjmp	.+78     	; 0x28de <lcd_init+0x4bc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2890:	8e 01       	movw	r16, r28
    2892:	07 5a       	subi	r16, 0xA7	; 167
    2894:	1f 4f       	sbci	r17, 0xFF	; 255
    2896:	fe 01       	movw	r30, r28
    2898:	e5 5a       	subi	r30, 0xA5	; 165
    289a:	ff 4f       	sbci	r31, 0xFF	; 255
    289c:	60 81       	ld	r22, Z
    289e:	71 81       	ldd	r23, Z+1	; 0x01
    28a0:	82 81       	ldd	r24, Z+2	; 0x02
    28a2:	93 81       	ldd	r25, Z+3	; 0x03
    28a4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28a8:	dc 01       	movw	r26, r24
    28aa:	cb 01       	movw	r24, r22
    28ac:	f8 01       	movw	r30, r16
    28ae:	91 83       	std	Z+1, r25	; 0x01
    28b0:	80 83       	st	Z, r24
    28b2:	de 01       	movw	r26, r28
    28b4:	ab 5a       	subi	r26, 0xAB	; 171
    28b6:	bf 4f       	sbci	r27, 0xFF	; 255
    28b8:	fe 01       	movw	r30, r28
    28ba:	e7 5a       	subi	r30, 0xA7	; 167
    28bc:	ff 4f       	sbci	r31, 0xFF	; 255
    28be:	80 81       	ld	r24, Z
    28c0:	91 81       	ldd	r25, Z+1	; 0x01
    28c2:	8d 93       	st	X+, r24
    28c4:	9c 93       	st	X, r25
    28c6:	fe 01       	movw	r30, r28
    28c8:	eb 5a       	subi	r30, 0xAB	; 171
    28ca:	ff 4f       	sbci	r31, 0xFF	; 255
    28cc:	80 81       	ld	r24, Z
    28ce:	91 81       	ldd	r25, Z+1	; 0x01
    28d0:	01 97       	sbiw	r24, 0x01	; 1
    28d2:	f1 f7       	brne	.-4      	; 0x28d0 <lcd_init+0x4ae>
    28d4:	fe 01       	movw	r30, r28
    28d6:	eb 5a       	subi	r30, 0xAB	; 171
    28d8:	ff 4f       	sbci	r31, 0xFF	; 255
    28da:	91 83       	std	Z+1, r25	; 0x01
    28dc:	80 83       	st	Z, r24
	_delay_ms(5);	
    DIO_VoidSetPortDirection(LCD_DATA_PORT,OUTPUT);
    28de:	82 e0       	ldi	r24, 0x02	; 2
    28e0:	61 e0       	ldi	r22, 0x01	; 1
    28e2:	0e 94 57 11 	call	0x22ae	; 0x22ae <DIO_VoidSetPortDirection>

    lcd_command(0x33);
    28e6:	83 e3       	ldi	r24, 0x33	; 51
    28e8:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    28ec:	fe 01       	movw	r30, r28
    28ee:	ef 5a       	subi	r30, 0xAF	; 175
    28f0:	ff 4f       	sbci	r31, 0xFF	; 255
    28f2:	80 e0       	ldi	r24, 0x00	; 0
    28f4:	90 e0       	ldi	r25, 0x00	; 0
    28f6:	a0 e0       	ldi	r26, 0x00	; 0
    28f8:	b0 e4       	ldi	r27, 0x40	; 64
    28fa:	80 83       	st	Z, r24
    28fc:	91 83       	std	Z+1, r25	; 0x01
    28fe:	a2 83       	std	Z+2, r26	; 0x02
    2900:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2902:	8e 01       	movw	r16, r28
    2904:	03 5b       	subi	r16, 0xB3	; 179
    2906:	1f 4f       	sbci	r17, 0xFF	; 255
    2908:	fe 01       	movw	r30, r28
    290a:	ef 5a       	subi	r30, 0xAF	; 175
    290c:	ff 4f       	sbci	r31, 0xFF	; 255
    290e:	60 81       	ld	r22, Z
    2910:	71 81       	ldd	r23, Z+1	; 0x01
    2912:	82 81       	ldd	r24, Z+2	; 0x02
    2914:	93 81       	ldd	r25, Z+3	; 0x03
    2916:	20 e0       	ldi	r18, 0x00	; 0
    2918:	30 e0       	ldi	r19, 0x00	; 0
    291a:	4a ef       	ldi	r20, 0xFA	; 250
    291c:	54 e4       	ldi	r21, 0x44	; 68
    291e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2922:	dc 01       	movw	r26, r24
    2924:	cb 01       	movw	r24, r22
    2926:	f8 01       	movw	r30, r16
    2928:	80 83       	st	Z, r24
    292a:	91 83       	std	Z+1, r25	; 0x01
    292c:	a2 83       	std	Z+2, r26	; 0x02
    292e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2930:	fe 01       	movw	r30, r28
    2932:	e3 5b       	subi	r30, 0xB3	; 179
    2934:	ff 4f       	sbci	r31, 0xFF	; 255
    2936:	60 81       	ld	r22, Z
    2938:	71 81       	ldd	r23, Z+1	; 0x01
    293a:	82 81       	ldd	r24, Z+2	; 0x02
    293c:	93 81       	ldd	r25, Z+3	; 0x03
    293e:	20 e0       	ldi	r18, 0x00	; 0
    2940:	30 e0       	ldi	r19, 0x00	; 0
    2942:	40 e8       	ldi	r20, 0x80	; 128
    2944:	5f e3       	ldi	r21, 0x3F	; 63
    2946:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    294a:	88 23       	and	r24, r24
    294c:	44 f4       	brge	.+16     	; 0x295e <lcd_init+0x53c>
		__ticks = 1;
    294e:	fe 01       	movw	r30, r28
    2950:	e5 5b       	subi	r30, 0xB5	; 181
    2952:	ff 4f       	sbci	r31, 0xFF	; 255
    2954:	81 e0       	ldi	r24, 0x01	; 1
    2956:	90 e0       	ldi	r25, 0x00	; 0
    2958:	91 83       	std	Z+1, r25	; 0x01
    295a:	80 83       	st	Z, r24
    295c:	64 c0       	rjmp	.+200    	; 0x2a26 <lcd_init+0x604>
	else if (__tmp > 65535)
    295e:	fe 01       	movw	r30, r28
    2960:	e3 5b       	subi	r30, 0xB3	; 179
    2962:	ff 4f       	sbci	r31, 0xFF	; 255
    2964:	60 81       	ld	r22, Z
    2966:	71 81       	ldd	r23, Z+1	; 0x01
    2968:	82 81       	ldd	r24, Z+2	; 0x02
    296a:	93 81       	ldd	r25, Z+3	; 0x03
    296c:	20 e0       	ldi	r18, 0x00	; 0
    296e:	3f ef       	ldi	r19, 0xFF	; 255
    2970:	4f e7       	ldi	r20, 0x7F	; 127
    2972:	57 e4       	ldi	r21, 0x47	; 71
    2974:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2978:	18 16       	cp	r1, r24
    297a:	0c f0       	brlt	.+2      	; 0x297e <lcd_init+0x55c>
    297c:	43 c0       	rjmp	.+134    	; 0x2a04 <lcd_init+0x5e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    297e:	fe 01       	movw	r30, r28
    2980:	ef 5a       	subi	r30, 0xAF	; 175
    2982:	ff 4f       	sbci	r31, 0xFF	; 255
    2984:	60 81       	ld	r22, Z
    2986:	71 81       	ldd	r23, Z+1	; 0x01
    2988:	82 81       	ldd	r24, Z+2	; 0x02
    298a:	93 81       	ldd	r25, Z+3	; 0x03
    298c:	20 e0       	ldi	r18, 0x00	; 0
    298e:	30 e0       	ldi	r19, 0x00	; 0
    2990:	40 e2       	ldi	r20, 0x20	; 32
    2992:	51 e4       	ldi	r21, 0x41	; 65
    2994:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2998:	dc 01       	movw	r26, r24
    299a:	cb 01       	movw	r24, r22
    299c:	8e 01       	movw	r16, r28
    299e:	05 5b       	subi	r16, 0xB5	; 181
    29a0:	1f 4f       	sbci	r17, 0xFF	; 255
    29a2:	bc 01       	movw	r22, r24
    29a4:	cd 01       	movw	r24, r26
    29a6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29aa:	dc 01       	movw	r26, r24
    29ac:	cb 01       	movw	r24, r22
    29ae:	f8 01       	movw	r30, r16
    29b0:	91 83       	std	Z+1, r25	; 0x01
    29b2:	80 83       	st	Z, r24
    29b4:	1f c0       	rjmp	.+62     	; 0x29f4 <lcd_init+0x5d2>
    29b6:	fe 01       	movw	r30, r28
    29b8:	e7 5b       	subi	r30, 0xB7	; 183
    29ba:	ff 4f       	sbci	r31, 0xFF	; 255
    29bc:	88 ec       	ldi	r24, 0xC8	; 200
    29be:	90 e0       	ldi	r25, 0x00	; 0
    29c0:	91 83       	std	Z+1, r25	; 0x01
    29c2:	80 83       	st	Z, r24
    29c4:	fe 01       	movw	r30, r28
    29c6:	e7 5b       	subi	r30, 0xB7	; 183
    29c8:	ff 4f       	sbci	r31, 0xFF	; 255
    29ca:	80 81       	ld	r24, Z
    29cc:	91 81       	ldd	r25, Z+1	; 0x01
    29ce:	01 97       	sbiw	r24, 0x01	; 1
    29d0:	f1 f7       	brne	.-4      	; 0x29ce <lcd_init+0x5ac>
    29d2:	fe 01       	movw	r30, r28
    29d4:	e7 5b       	subi	r30, 0xB7	; 183
    29d6:	ff 4f       	sbci	r31, 0xFF	; 255
    29d8:	91 83       	std	Z+1, r25	; 0x01
    29da:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29dc:	de 01       	movw	r26, r28
    29de:	a5 5b       	subi	r26, 0xB5	; 181
    29e0:	bf 4f       	sbci	r27, 0xFF	; 255
    29e2:	fe 01       	movw	r30, r28
    29e4:	e5 5b       	subi	r30, 0xB5	; 181
    29e6:	ff 4f       	sbci	r31, 0xFF	; 255
    29e8:	80 81       	ld	r24, Z
    29ea:	91 81       	ldd	r25, Z+1	; 0x01
    29ec:	01 97       	sbiw	r24, 0x01	; 1
    29ee:	11 96       	adiw	r26, 0x01	; 1
    29f0:	9c 93       	st	X, r25
    29f2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29f4:	fe 01       	movw	r30, r28
    29f6:	e5 5b       	subi	r30, 0xB5	; 181
    29f8:	ff 4f       	sbci	r31, 0xFF	; 255
    29fa:	80 81       	ld	r24, Z
    29fc:	91 81       	ldd	r25, Z+1	; 0x01
    29fe:	00 97       	sbiw	r24, 0x00	; 0
    2a00:	d1 f6       	brne	.-76     	; 0x29b6 <lcd_init+0x594>
    2a02:	27 c0       	rjmp	.+78     	; 0x2a52 <lcd_init+0x630>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a04:	8e 01       	movw	r16, r28
    2a06:	05 5b       	subi	r16, 0xB5	; 181
    2a08:	1f 4f       	sbci	r17, 0xFF	; 255
    2a0a:	fe 01       	movw	r30, r28
    2a0c:	e3 5b       	subi	r30, 0xB3	; 179
    2a0e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a10:	60 81       	ld	r22, Z
    2a12:	71 81       	ldd	r23, Z+1	; 0x01
    2a14:	82 81       	ldd	r24, Z+2	; 0x02
    2a16:	93 81       	ldd	r25, Z+3	; 0x03
    2a18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a1c:	dc 01       	movw	r26, r24
    2a1e:	cb 01       	movw	r24, r22
    2a20:	f8 01       	movw	r30, r16
    2a22:	91 83       	std	Z+1, r25	; 0x01
    2a24:	80 83       	st	Z, r24
    2a26:	de 01       	movw	r26, r28
    2a28:	a9 5b       	subi	r26, 0xB9	; 185
    2a2a:	bf 4f       	sbci	r27, 0xFF	; 255
    2a2c:	fe 01       	movw	r30, r28
    2a2e:	e5 5b       	subi	r30, 0xB5	; 181
    2a30:	ff 4f       	sbci	r31, 0xFF	; 255
    2a32:	80 81       	ld	r24, Z
    2a34:	91 81       	ldd	r25, Z+1	; 0x01
    2a36:	8d 93       	st	X+, r24
    2a38:	9c 93       	st	X, r25
    2a3a:	fe 01       	movw	r30, r28
    2a3c:	e9 5b       	subi	r30, 0xB9	; 185
    2a3e:	ff 4f       	sbci	r31, 0xFF	; 255
    2a40:	80 81       	ld	r24, Z
    2a42:	91 81       	ldd	r25, Z+1	; 0x01
    2a44:	01 97       	sbiw	r24, 0x01	; 1
    2a46:	f1 f7       	brne	.-4      	; 0x2a44 <lcd_init+0x622>
    2a48:	fe 01       	movw	r30, r28
    2a4a:	e9 5b       	subi	r30, 0xB9	; 185
    2a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a4e:	91 83       	std	Z+1, r25	; 0x01
    2a50:	80 83       	st	Z, r24
    _delay_ms(2);	
    lcd_command(0x32);    
    2a52:	82 e3       	ldi	r24, 0x32	; 50
    2a54:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    2a58:	fe 01       	movw	r30, r28
    2a5a:	ed 5b       	subi	r30, 0xBD	; 189
    2a5c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a5e:	80 e0       	ldi	r24, 0x00	; 0
    2a60:	90 e0       	ldi	r25, 0x00	; 0
    2a62:	a0 e0       	ldi	r26, 0x00	; 0
    2a64:	b0 e4       	ldi	r27, 0x40	; 64
    2a66:	80 83       	st	Z, r24
    2a68:	91 83       	std	Z+1, r25	; 0x01
    2a6a:	a2 83       	std	Z+2, r26	; 0x02
    2a6c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a6e:	8e 01       	movw	r16, r28
    2a70:	01 5c       	subi	r16, 0xC1	; 193
    2a72:	1f 4f       	sbci	r17, 0xFF	; 255
    2a74:	fe 01       	movw	r30, r28
    2a76:	ed 5b       	subi	r30, 0xBD	; 189
    2a78:	ff 4f       	sbci	r31, 0xFF	; 255
    2a7a:	60 81       	ld	r22, Z
    2a7c:	71 81       	ldd	r23, Z+1	; 0x01
    2a7e:	82 81       	ldd	r24, Z+2	; 0x02
    2a80:	93 81       	ldd	r25, Z+3	; 0x03
    2a82:	20 e0       	ldi	r18, 0x00	; 0
    2a84:	30 e0       	ldi	r19, 0x00	; 0
    2a86:	4a ef       	ldi	r20, 0xFA	; 250
    2a88:	54 e4       	ldi	r21, 0x44	; 68
    2a8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a8e:	dc 01       	movw	r26, r24
    2a90:	cb 01       	movw	r24, r22
    2a92:	f8 01       	movw	r30, r16
    2a94:	80 83       	st	Z, r24
    2a96:	91 83       	std	Z+1, r25	; 0x01
    2a98:	a2 83       	std	Z+2, r26	; 0x02
    2a9a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2a9c:	fe 01       	movw	r30, r28
    2a9e:	ff 96       	adiw	r30, 0x3f	; 63
    2aa0:	60 81       	ld	r22, Z
    2aa2:	71 81       	ldd	r23, Z+1	; 0x01
    2aa4:	82 81       	ldd	r24, Z+2	; 0x02
    2aa6:	93 81       	ldd	r25, Z+3	; 0x03
    2aa8:	20 e0       	ldi	r18, 0x00	; 0
    2aaa:	30 e0       	ldi	r19, 0x00	; 0
    2aac:	40 e8       	ldi	r20, 0x80	; 128
    2aae:	5f e3       	ldi	r21, 0x3F	; 63
    2ab0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2ab4:	88 23       	and	r24, r24
    2ab6:	2c f4       	brge	.+10     	; 0x2ac2 <lcd_init+0x6a0>
		__ticks = 1;
    2ab8:	81 e0       	ldi	r24, 0x01	; 1
    2aba:	90 e0       	ldi	r25, 0x00	; 0
    2abc:	9e af       	std	Y+62, r25	; 0x3e
    2abe:	8d af       	std	Y+61, r24	; 0x3d
    2ac0:	46 c0       	rjmp	.+140    	; 0x2b4e <lcd_init+0x72c>
	else if (__tmp > 65535)
    2ac2:	fe 01       	movw	r30, r28
    2ac4:	ff 96       	adiw	r30, 0x3f	; 63
    2ac6:	60 81       	ld	r22, Z
    2ac8:	71 81       	ldd	r23, Z+1	; 0x01
    2aca:	82 81       	ldd	r24, Z+2	; 0x02
    2acc:	93 81       	ldd	r25, Z+3	; 0x03
    2ace:	20 e0       	ldi	r18, 0x00	; 0
    2ad0:	3f ef       	ldi	r19, 0xFF	; 255
    2ad2:	4f e7       	ldi	r20, 0x7F	; 127
    2ad4:	57 e4       	ldi	r21, 0x47	; 71
    2ad6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2ada:	18 16       	cp	r1, r24
    2adc:	64 f5       	brge	.+88     	; 0x2b36 <lcd_init+0x714>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ade:	fe 01       	movw	r30, r28
    2ae0:	ed 5b       	subi	r30, 0xBD	; 189
    2ae2:	ff 4f       	sbci	r31, 0xFF	; 255
    2ae4:	60 81       	ld	r22, Z
    2ae6:	71 81       	ldd	r23, Z+1	; 0x01
    2ae8:	82 81       	ldd	r24, Z+2	; 0x02
    2aea:	93 81       	ldd	r25, Z+3	; 0x03
    2aec:	20 e0       	ldi	r18, 0x00	; 0
    2aee:	30 e0       	ldi	r19, 0x00	; 0
    2af0:	40 e2       	ldi	r20, 0x20	; 32
    2af2:	51 e4       	ldi	r21, 0x41	; 65
    2af4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2af8:	dc 01       	movw	r26, r24
    2afa:	cb 01       	movw	r24, r22
    2afc:	bc 01       	movw	r22, r24
    2afe:	cd 01       	movw	r24, r26
    2b00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b04:	dc 01       	movw	r26, r24
    2b06:	cb 01       	movw	r24, r22
    2b08:	9e af       	std	Y+62, r25	; 0x3e
    2b0a:	8d af       	std	Y+61, r24	; 0x3d
    2b0c:	0f c0       	rjmp	.+30     	; 0x2b2c <lcd_init+0x70a>
    2b0e:	88 ec       	ldi	r24, 0xC8	; 200
    2b10:	90 e0       	ldi	r25, 0x00	; 0
    2b12:	9c af       	std	Y+60, r25	; 0x3c
    2b14:	8b af       	std	Y+59, r24	; 0x3b
    2b16:	8b ad       	ldd	r24, Y+59	; 0x3b
    2b18:	9c ad       	ldd	r25, Y+60	; 0x3c
    2b1a:	01 97       	sbiw	r24, 0x01	; 1
    2b1c:	f1 f7       	brne	.-4      	; 0x2b1a <lcd_init+0x6f8>
    2b1e:	9c af       	std	Y+60, r25	; 0x3c
    2b20:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b22:	8d ad       	ldd	r24, Y+61	; 0x3d
    2b24:	9e ad       	ldd	r25, Y+62	; 0x3e
    2b26:	01 97       	sbiw	r24, 0x01	; 1
    2b28:	9e af       	std	Y+62, r25	; 0x3e
    2b2a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b2c:	8d ad       	ldd	r24, Y+61	; 0x3d
    2b2e:	9e ad       	ldd	r25, Y+62	; 0x3e
    2b30:	00 97       	sbiw	r24, 0x00	; 0
    2b32:	69 f7       	brne	.-38     	; 0x2b0e <lcd_init+0x6ec>
    2b34:	16 c0       	rjmp	.+44     	; 0x2b62 <lcd_init+0x740>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b36:	fe 01       	movw	r30, r28
    2b38:	ff 96       	adiw	r30, 0x3f	; 63
    2b3a:	60 81       	ld	r22, Z
    2b3c:	71 81       	ldd	r23, Z+1	; 0x01
    2b3e:	82 81       	ldd	r24, Z+2	; 0x02
    2b40:	93 81       	ldd	r25, Z+3	; 0x03
    2b42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b46:	dc 01       	movw	r26, r24
    2b48:	cb 01       	movw	r24, r22
    2b4a:	9e af       	std	Y+62, r25	; 0x3e
    2b4c:	8d af       	std	Y+61, r24	; 0x3d
    2b4e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2b50:	9e ad       	ldd	r25, Y+62	; 0x3e
    2b52:	9a af       	std	Y+58, r25	; 0x3a
    2b54:	89 af       	std	Y+57, r24	; 0x39
    2b56:	89 ad       	ldd	r24, Y+57	; 0x39
    2b58:	9a ad       	ldd	r25, Y+58	; 0x3a
    2b5a:	01 97       	sbiw	r24, 0x01	; 1
    2b5c:	f1 f7       	brne	.-4      	; 0x2b5a <lcd_init+0x738>
    2b5e:	9a af       	std	Y+58, r25	; 0x3a
    2b60:	89 af       	std	Y+57, r24	; 0x39
	_delay_ms(2);
    lcd_command(TWO_LINES_5X7_DOT_MATRIX);
    2b62:	88 e2       	ldi	r24, 0x28	; 40
    2b64:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    2b68:	80 e0       	ldi	r24, 0x00	; 0
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	a0 e0       	ldi	r26, 0x00	; 0
    2b6e:	b0 e4       	ldi	r27, 0x40	; 64
    2b70:	8d ab       	std	Y+53, r24	; 0x35
    2b72:	9e ab       	std	Y+54, r25	; 0x36
    2b74:	af ab       	std	Y+55, r26	; 0x37
    2b76:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b78:	6d a9       	ldd	r22, Y+53	; 0x35
    2b7a:	7e a9       	ldd	r23, Y+54	; 0x36
    2b7c:	8f a9       	ldd	r24, Y+55	; 0x37
    2b7e:	98 ad       	ldd	r25, Y+56	; 0x38
    2b80:	20 e0       	ldi	r18, 0x00	; 0
    2b82:	30 e0       	ldi	r19, 0x00	; 0
    2b84:	4a ef       	ldi	r20, 0xFA	; 250
    2b86:	54 e4       	ldi	r21, 0x44	; 68
    2b88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b8c:	dc 01       	movw	r26, r24
    2b8e:	cb 01       	movw	r24, r22
    2b90:	89 ab       	std	Y+49, r24	; 0x31
    2b92:	9a ab       	std	Y+50, r25	; 0x32
    2b94:	ab ab       	std	Y+51, r26	; 0x33
    2b96:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2b98:	69 a9       	ldd	r22, Y+49	; 0x31
    2b9a:	7a a9       	ldd	r23, Y+50	; 0x32
    2b9c:	8b a9       	ldd	r24, Y+51	; 0x33
    2b9e:	9c a9       	ldd	r25, Y+52	; 0x34
    2ba0:	20 e0       	ldi	r18, 0x00	; 0
    2ba2:	30 e0       	ldi	r19, 0x00	; 0
    2ba4:	40 e8       	ldi	r20, 0x80	; 128
    2ba6:	5f e3       	ldi	r21, 0x3F	; 63
    2ba8:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2bac:	88 23       	and	r24, r24
    2bae:	2c f4       	brge	.+10     	; 0x2bba <lcd_init+0x798>
		__ticks = 1;
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	90 e0       	ldi	r25, 0x00	; 0
    2bb4:	98 ab       	std	Y+48, r25	; 0x30
    2bb6:	8f a7       	std	Y+47, r24	; 0x2f
    2bb8:	3f c0       	rjmp	.+126    	; 0x2c38 <lcd_init+0x816>
	else if (__tmp > 65535)
    2bba:	69 a9       	ldd	r22, Y+49	; 0x31
    2bbc:	7a a9       	ldd	r23, Y+50	; 0x32
    2bbe:	8b a9       	ldd	r24, Y+51	; 0x33
    2bc0:	9c a9       	ldd	r25, Y+52	; 0x34
    2bc2:	20 e0       	ldi	r18, 0x00	; 0
    2bc4:	3f ef       	ldi	r19, 0xFF	; 255
    2bc6:	4f e7       	ldi	r20, 0x7F	; 127
    2bc8:	57 e4       	ldi	r21, 0x47	; 71
    2bca:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2bce:	18 16       	cp	r1, r24
    2bd0:	4c f5       	brge	.+82     	; 0x2c24 <lcd_init+0x802>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bd2:	6d a9       	ldd	r22, Y+53	; 0x35
    2bd4:	7e a9       	ldd	r23, Y+54	; 0x36
    2bd6:	8f a9       	ldd	r24, Y+55	; 0x37
    2bd8:	98 ad       	ldd	r25, Y+56	; 0x38
    2bda:	20 e0       	ldi	r18, 0x00	; 0
    2bdc:	30 e0       	ldi	r19, 0x00	; 0
    2bde:	40 e2       	ldi	r20, 0x20	; 32
    2be0:	51 e4       	ldi	r21, 0x41	; 65
    2be2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2be6:	dc 01       	movw	r26, r24
    2be8:	cb 01       	movw	r24, r22
    2bea:	bc 01       	movw	r22, r24
    2bec:	cd 01       	movw	r24, r26
    2bee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bf2:	dc 01       	movw	r26, r24
    2bf4:	cb 01       	movw	r24, r22
    2bf6:	98 ab       	std	Y+48, r25	; 0x30
    2bf8:	8f a7       	std	Y+47, r24	; 0x2f
    2bfa:	0f c0       	rjmp	.+30     	; 0x2c1a <lcd_init+0x7f8>
    2bfc:	88 ec       	ldi	r24, 0xC8	; 200
    2bfe:	90 e0       	ldi	r25, 0x00	; 0
    2c00:	9e a7       	std	Y+46, r25	; 0x2e
    2c02:	8d a7       	std	Y+45, r24	; 0x2d
    2c04:	8d a5       	ldd	r24, Y+45	; 0x2d
    2c06:	9e a5       	ldd	r25, Y+46	; 0x2e
    2c08:	01 97       	sbiw	r24, 0x01	; 1
    2c0a:	f1 f7       	brne	.-4      	; 0x2c08 <lcd_init+0x7e6>
    2c0c:	9e a7       	std	Y+46, r25	; 0x2e
    2c0e:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c10:	8f a5       	ldd	r24, Y+47	; 0x2f
    2c12:	98 a9       	ldd	r25, Y+48	; 0x30
    2c14:	01 97       	sbiw	r24, 0x01	; 1
    2c16:	98 ab       	std	Y+48, r25	; 0x30
    2c18:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c1a:	8f a5       	ldd	r24, Y+47	; 0x2f
    2c1c:	98 a9       	ldd	r25, Y+48	; 0x30
    2c1e:	00 97       	sbiw	r24, 0x00	; 0
    2c20:	69 f7       	brne	.-38     	; 0x2bfc <lcd_init+0x7da>
    2c22:	14 c0       	rjmp	.+40     	; 0x2c4c <lcd_init+0x82a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c24:	69 a9       	ldd	r22, Y+49	; 0x31
    2c26:	7a a9       	ldd	r23, Y+50	; 0x32
    2c28:	8b a9       	ldd	r24, Y+51	; 0x33
    2c2a:	9c a9       	ldd	r25, Y+52	; 0x34
    2c2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c30:	dc 01       	movw	r26, r24
    2c32:	cb 01       	movw	r24, r22
    2c34:	98 ab       	std	Y+48, r25	; 0x30
    2c36:	8f a7       	std	Y+47, r24	; 0x2f
    2c38:	8f a5       	ldd	r24, Y+47	; 0x2f
    2c3a:	98 a9       	ldd	r25, Y+48	; 0x30
    2c3c:	9c a7       	std	Y+44, r25	; 0x2c
    2c3e:	8b a7       	std	Y+43, r24	; 0x2b
    2c40:	8b a5       	ldd	r24, Y+43	; 0x2b
    2c42:	9c a5       	ldd	r25, Y+44	; 0x2c
    2c44:	01 97       	sbiw	r24, 0x01	; 1
    2c46:	f1 f7       	brne	.-4      	; 0x2c44 <lcd_init+0x822>
    2c48:	9c a7       	std	Y+44, r25	; 0x2c
    2c4a:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(2);
    lcd_command(DISPLAY_ON_CURSOR_OFF);
    2c4c:	8c e0       	ldi	r24, 0x0C	; 12
    2c4e:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    2c52:	80 e0       	ldi	r24, 0x00	; 0
    2c54:	90 e0       	ldi	r25, 0x00	; 0
    2c56:	a0 e0       	ldi	r26, 0x00	; 0
    2c58:	b0 e4       	ldi	r27, 0x40	; 64
    2c5a:	8f a3       	std	Y+39, r24	; 0x27
    2c5c:	98 a7       	std	Y+40, r25	; 0x28
    2c5e:	a9 a7       	std	Y+41, r26	; 0x29
    2c60:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c62:	6f a1       	ldd	r22, Y+39	; 0x27
    2c64:	78 a5       	ldd	r23, Y+40	; 0x28
    2c66:	89 a5       	ldd	r24, Y+41	; 0x29
    2c68:	9a a5       	ldd	r25, Y+42	; 0x2a
    2c6a:	20 e0       	ldi	r18, 0x00	; 0
    2c6c:	30 e0       	ldi	r19, 0x00	; 0
    2c6e:	4a ef       	ldi	r20, 0xFA	; 250
    2c70:	54 e4       	ldi	r21, 0x44	; 68
    2c72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c76:	dc 01       	movw	r26, r24
    2c78:	cb 01       	movw	r24, r22
    2c7a:	8b a3       	std	Y+35, r24	; 0x23
    2c7c:	9c a3       	std	Y+36, r25	; 0x24
    2c7e:	ad a3       	std	Y+37, r26	; 0x25
    2c80:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2c82:	6b a1       	ldd	r22, Y+35	; 0x23
    2c84:	7c a1       	ldd	r23, Y+36	; 0x24
    2c86:	8d a1       	ldd	r24, Y+37	; 0x25
    2c88:	9e a1       	ldd	r25, Y+38	; 0x26
    2c8a:	20 e0       	ldi	r18, 0x00	; 0
    2c8c:	30 e0       	ldi	r19, 0x00	; 0
    2c8e:	40 e8       	ldi	r20, 0x80	; 128
    2c90:	5f e3       	ldi	r21, 0x3F	; 63
    2c92:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2c96:	88 23       	and	r24, r24
    2c98:	2c f4       	brge	.+10     	; 0x2ca4 <lcd_init+0x882>
		__ticks = 1;
    2c9a:	81 e0       	ldi	r24, 0x01	; 1
    2c9c:	90 e0       	ldi	r25, 0x00	; 0
    2c9e:	9a a3       	std	Y+34, r25	; 0x22
    2ca0:	89 a3       	std	Y+33, r24	; 0x21
    2ca2:	3f c0       	rjmp	.+126    	; 0x2d22 <lcd_init+0x900>
	else if (__tmp > 65535)
    2ca4:	6b a1       	ldd	r22, Y+35	; 0x23
    2ca6:	7c a1       	ldd	r23, Y+36	; 0x24
    2ca8:	8d a1       	ldd	r24, Y+37	; 0x25
    2caa:	9e a1       	ldd	r25, Y+38	; 0x26
    2cac:	20 e0       	ldi	r18, 0x00	; 0
    2cae:	3f ef       	ldi	r19, 0xFF	; 255
    2cb0:	4f e7       	ldi	r20, 0x7F	; 127
    2cb2:	57 e4       	ldi	r21, 0x47	; 71
    2cb4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2cb8:	18 16       	cp	r1, r24
    2cba:	4c f5       	brge	.+82     	; 0x2d0e <lcd_init+0x8ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2cbc:	6f a1       	ldd	r22, Y+39	; 0x27
    2cbe:	78 a5       	ldd	r23, Y+40	; 0x28
    2cc0:	89 a5       	ldd	r24, Y+41	; 0x29
    2cc2:	9a a5       	ldd	r25, Y+42	; 0x2a
    2cc4:	20 e0       	ldi	r18, 0x00	; 0
    2cc6:	30 e0       	ldi	r19, 0x00	; 0
    2cc8:	40 e2       	ldi	r20, 0x20	; 32
    2cca:	51 e4       	ldi	r21, 0x41	; 65
    2ccc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cd0:	dc 01       	movw	r26, r24
    2cd2:	cb 01       	movw	r24, r22
    2cd4:	bc 01       	movw	r22, r24
    2cd6:	cd 01       	movw	r24, r26
    2cd8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cdc:	dc 01       	movw	r26, r24
    2cde:	cb 01       	movw	r24, r22
    2ce0:	9a a3       	std	Y+34, r25	; 0x22
    2ce2:	89 a3       	std	Y+33, r24	; 0x21
    2ce4:	0f c0       	rjmp	.+30     	; 0x2d04 <lcd_init+0x8e2>
    2ce6:	88 ec       	ldi	r24, 0xC8	; 200
    2ce8:	90 e0       	ldi	r25, 0x00	; 0
    2cea:	98 a3       	std	Y+32, r25	; 0x20
    2cec:	8f 8f       	std	Y+31, r24	; 0x1f
    2cee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2cf0:	98 a1       	ldd	r25, Y+32	; 0x20
    2cf2:	01 97       	sbiw	r24, 0x01	; 1
    2cf4:	f1 f7       	brne	.-4      	; 0x2cf2 <lcd_init+0x8d0>
    2cf6:	98 a3       	std	Y+32, r25	; 0x20
    2cf8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cfa:	89 a1       	ldd	r24, Y+33	; 0x21
    2cfc:	9a a1       	ldd	r25, Y+34	; 0x22
    2cfe:	01 97       	sbiw	r24, 0x01	; 1
    2d00:	9a a3       	std	Y+34, r25	; 0x22
    2d02:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2d04:	89 a1       	ldd	r24, Y+33	; 0x21
    2d06:	9a a1       	ldd	r25, Y+34	; 0x22
    2d08:	00 97       	sbiw	r24, 0x00	; 0
    2d0a:	69 f7       	brne	.-38     	; 0x2ce6 <lcd_init+0x8c4>
    2d0c:	14 c0       	rjmp	.+40     	; 0x2d36 <lcd_init+0x914>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2d0e:	6b a1       	ldd	r22, Y+35	; 0x23
    2d10:	7c a1       	ldd	r23, Y+36	; 0x24
    2d12:	8d a1       	ldd	r24, Y+37	; 0x25
    2d14:	9e a1       	ldd	r25, Y+38	; 0x26
    2d16:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d1a:	dc 01       	movw	r26, r24
    2d1c:	cb 01       	movw	r24, r22
    2d1e:	9a a3       	std	Y+34, r25	; 0x22
    2d20:	89 a3       	std	Y+33, r24	; 0x21
    2d22:	89 a1       	ldd	r24, Y+33	; 0x21
    2d24:	9a a1       	ldd	r25, Y+34	; 0x22
    2d26:	9e 8f       	std	Y+30, r25	; 0x1e
    2d28:	8d 8f       	std	Y+29, r24	; 0x1d
    2d2a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2d2c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2d2e:	01 97       	sbiw	r24, 0x01	; 1
    2d30:	f1 f7       	brne	.-4      	; 0x2d2e <lcd_init+0x90c>
    2d32:	9e 8f       	std	Y+30, r25	; 0x1e
    2d34:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(2);	
    lcd_command(INCREMENT_CURSOR);
    2d36:	86 e0       	ldi	r24, 0x06	; 6
    2d38:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    2d3c:	80 e0       	ldi	r24, 0x00	; 0
    2d3e:	90 e0       	ldi	r25, 0x00	; 0
    2d40:	a0 e0       	ldi	r26, 0x00	; 0
    2d42:	b0 e4       	ldi	r27, 0x40	; 64
    2d44:	89 8f       	std	Y+25, r24	; 0x19
    2d46:	9a 8f       	std	Y+26, r25	; 0x1a
    2d48:	ab 8f       	std	Y+27, r26	; 0x1b
    2d4a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d4c:	69 8d       	ldd	r22, Y+25	; 0x19
    2d4e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2d50:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2d52:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2d54:	20 e0       	ldi	r18, 0x00	; 0
    2d56:	30 e0       	ldi	r19, 0x00	; 0
    2d58:	4a ef       	ldi	r20, 0xFA	; 250
    2d5a:	54 e4       	ldi	r21, 0x44	; 68
    2d5c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d60:	dc 01       	movw	r26, r24
    2d62:	cb 01       	movw	r24, r22
    2d64:	8d 8b       	std	Y+21, r24	; 0x15
    2d66:	9e 8b       	std	Y+22, r25	; 0x16
    2d68:	af 8b       	std	Y+23, r26	; 0x17
    2d6a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2d6c:	6d 89       	ldd	r22, Y+21	; 0x15
    2d6e:	7e 89       	ldd	r23, Y+22	; 0x16
    2d70:	8f 89       	ldd	r24, Y+23	; 0x17
    2d72:	98 8d       	ldd	r25, Y+24	; 0x18
    2d74:	20 e0       	ldi	r18, 0x00	; 0
    2d76:	30 e0       	ldi	r19, 0x00	; 0
    2d78:	40 e8       	ldi	r20, 0x80	; 128
    2d7a:	5f e3       	ldi	r21, 0x3F	; 63
    2d7c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2d80:	88 23       	and	r24, r24
    2d82:	2c f4       	brge	.+10     	; 0x2d8e <lcd_init+0x96c>
		__ticks = 1;
    2d84:	81 e0       	ldi	r24, 0x01	; 1
    2d86:	90 e0       	ldi	r25, 0x00	; 0
    2d88:	9c 8b       	std	Y+20, r25	; 0x14
    2d8a:	8b 8b       	std	Y+19, r24	; 0x13
    2d8c:	3f c0       	rjmp	.+126    	; 0x2e0c <lcd_init+0x9ea>
	else if (__tmp > 65535)
    2d8e:	6d 89       	ldd	r22, Y+21	; 0x15
    2d90:	7e 89       	ldd	r23, Y+22	; 0x16
    2d92:	8f 89       	ldd	r24, Y+23	; 0x17
    2d94:	98 8d       	ldd	r25, Y+24	; 0x18
    2d96:	20 e0       	ldi	r18, 0x00	; 0
    2d98:	3f ef       	ldi	r19, 0xFF	; 255
    2d9a:	4f e7       	ldi	r20, 0x7F	; 127
    2d9c:	57 e4       	ldi	r21, 0x47	; 71
    2d9e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2da2:	18 16       	cp	r1, r24
    2da4:	4c f5       	brge	.+82     	; 0x2df8 <lcd_init+0x9d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2da6:	69 8d       	ldd	r22, Y+25	; 0x19
    2da8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2daa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2dac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2dae:	20 e0       	ldi	r18, 0x00	; 0
    2db0:	30 e0       	ldi	r19, 0x00	; 0
    2db2:	40 e2       	ldi	r20, 0x20	; 32
    2db4:	51 e4       	ldi	r21, 0x41	; 65
    2db6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dba:	dc 01       	movw	r26, r24
    2dbc:	cb 01       	movw	r24, r22
    2dbe:	bc 01       	movw	r22, r24
    2dc0:	cd 01       	movw	r24, r26
    2dc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dc6:	dc 01       	movw	r26, r24
    2dc8:	cb 01       	movw	r24, r22
    2dca:	9c 8b       	std	Y+20, r25	; 0x14
    2dcc:	8b 8b       	std	Y+19, r24	; 0x13
    2dce:	0f c0       	rjmp	.+30     	; 0x2dee <lcd_init+0x9cc>
    2dd0:	88 ec       	ldi	r24, 0xC8	; 200
    2dd2:	90 e0       	ldi	r25, 0x00	; 0
    2dd4:	9a 8b       	std	Y+18, r25	; 0x12
    2dd6:	89 8b       	std	Y+17, r24	; 0x11
    2dd8:	89 89       	ldd	r24, Y+17	; 0x11
    2dda:	9a 89       	ldd	r25, Y+18	; 0x12
    2ddc:	01 97       	sbiw	r24, 0x01	; 1
    2dde:	f1 f7       	brne	.-4      	; 0x2ddc <lcd_init+0x9ba>
    2de0:	9a 8b       	std	Y+18, r25	; 0x12
    2de2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2de4:	8b 89       	ldd	r24, Y+19	; 0x13
    2de6:	9c 89       	ldd	r25, Y+20	; 0x14
    2de8:	01 97       	sbiw	r24, 0x01	; 1
    2dea:	9c 8b       	std	Y+20, r25	; 0x14
    2dec:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2dee:	8b 89       	ldd	r24, Y+19	; 0x13
    2df0:	9c 89       	ldd	r25, Y+20	; 0x14
    2df2:	00 97       	sbiw	r24, 0x00	; 0
    2df4:	69 f7       	brne	.-38     	; 0x2dd0 <lcd_init+0x9ae>
    2df6:	14 c0       	rjmp	.+40     	; 0x2e20 <lcd_init+0x9fe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2df8:	6d 89       	ldd	r22, Y+21	; 0x15
    2dfa:	7e 89       	ldd	r23, Y+22	; 0x16
    2dfc:	8f 89       	ldd	r24, Y+23	; 0x17
    2dfe:	98 8d       	ldd	r25, Y+24	; 0x18
    2e00:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e04:	dc 01       	movw	r26, r24
    2e06:	cb 01       	movw	r24, r22
    2e08:	9c 8b       	std	Y+20, r25	; 0x14
    2e0a:	8b 8b       	std	Y+19, r24	; 0x13
    2e0c:	8b 89       	ldd	r24, Y+19	; 0x13
    2e0e:	9c 89       	ldd	r25, Y+20	; 0x14
    2e10:	98 8b       	std	Y+16, r25	; 0x10
    2e12:	8f 87       	std	Y+15, r24	; 0x0f
    2e14:	8f 85       	ldd	r24, Y+15	; 0x0f
    2e16:	98 89       	ldd	r25, Y+16	; 0x10
    2e18:	01 97       	sbiw	r24, 0x01	; 1
    2e1a:	f1 f7       	brne	.-4      	; 0x2e18 <lcd_init+0x9f6>
    2e1c:	98 8b       	std	Y+16, r25	; 0x10
    2e1e:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);   	
    lcd_command(DISPLAY_CLEAR);
    2e20:	81 e0       	ldi	r24, 0x01	; 1
    2e22:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    2e26:	80 e0       	ldi	r24, 0x00	; 0
    2e28:	90 e0       	ldi	r25, 0x00	; 0
    2e2a:	a0 e0       	ldi	r26, 0x00	; 0
    2e2c:	b0 e4       	ldi	r27, 0x40	; 64
    2e2e:	8b 87       	std	Y+11, r24	; 0x0b
    2e30:	9c 87       	std	Y+12, r25	; 0x0c
    2e32:	ad 87       	std	Y+13, r26	; 0x0d
    2e34:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e36:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e38:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e3a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e3c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e3e:	20 e0       	ldi	r18, 0x00	; 0
    2e40:	30 e0       	ldi	r19, 0x00	; 0
    2e42:	4a ef       	ldi	r20, 0xFA	; 250
    2e44:	54 e4       	ldi	r21, 0x44	; 68
    2e46:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e4a:	dc 01       	movw	r26, r24
    2e4c:	cb 01       	movw	r24, r22
    2e4e:	8f 83       	std	Y+7, r24	; 0x07
    2e50:	98 87       	std	Y+8, r25	; 0x08
    2e52:	a9 87       	std	Y+9, r26	; 0x09
    2e54:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2e56:	6f 81       	ldd	r22, Y+7	; 0x07
    2e58:	78 85       	ldd	r23, Y+8	; 0x08
    2e5a:	89 85       	ldd	r24, Y+9	; 0x09
    2e5c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e5e:	20 e0       	ldi	r18, 0x00	; 0
    2e60:	30 e0       	ldi	r19, 0x00	; 0
    2e62:	40 e8       	ldi	r20, 0x80	; 128
    2e64:	5f e3       	ldi	r21, 0x3F	; 63
    2e66:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2e6a:	88 23       	and	r24, r24
    2e6c:	2c f4       	brge	.+10     	; 0x2e78 <lcd_init+0xa56>
		__ticks = 1;
    2e6e:	81 e0       	ldi	r24, 0x01	; 1
    2e70:	90 e0       	ldi	r25, 0x00	; 0
    2e72:	9e 83       	std	Y+6, r25	; 0x06
    2e74:	8d 83       	std	Y+5, r24	; 0x05
    2e76:	3f c0       	rjmp	.+126    	; 0x2ef6 <lcd_init+0xad4>
	else if (__tmp > 65535)
    2e78:	6f 81       	ldd	r22, Y+7	; 0x07
    2e7a:	78 85       	ldd	r23, Y+8	; 0x08
    2e7c:	89 85       	ldd	r24, Y+9	; 0x09
    2e7e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2e80:	20 e0       	ldi	r18, 0x00	; 0
    2e82:	3f ef       	ldi	r19, 0xFF	; 255
    2e84:	4f e7       	ldi	r20, 0x7F	; 127
    2e86:	57 e4       	ldi	r21, 0x47	; 71
    2e88:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2e8c:	18 16       	cp	r1, r24
    2e8e:	4c f5       	brge	.+82     	; 0x2ee2 <lcd_init+0xac0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2e90:	6b 85       	ldd	r22, Y+11	; 0x0b
    2e92:	7c 85       	ldd	r23, Y+12	; 0x0c
    2e94:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e96:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e98:	20 e0       	ldi	r18, 0x00	; 0
    2e9a:	30 e0       	ldi	r19, 0x00	; 0
    2e9c:	40 e2       	ldi	r20, 0x20	; 32
    2e9e:	51 e4       	ldi	r21, 0x41	; 65
    2ea0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ea4:	dc 01       	movw	r26, r24
    2ea6:	cb 01       	movw	r24, r22
    2ea8:	bc 01       	movw	r22, r24
    2eaa:	cd 01       	movw	r24, r26
    2eac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eb0:	dc 01       	movw	r26, r24
    2eb2:	cb 01       	movw	r24, r22
    2eb4:	9e 83       	std	Y+6, r25	; 0x06
    2eb6:	8d 83       	std	Y+5, r24	; 0x05
    2eb8:	0f c0       	rjmp	.+30     	; 0x2ed8 <lcd_init+0xab6>
    2eba:	88 ec       	ldi	r24, 0xC8	; 200
    2ebc:	90 e0       	ldi	r25, 0x00	; 0
    2ebe:	9c 83       	std	Y+4, r25	; 0x04
    2ec0:	8b 83       	std	Y+3, r24	; 0x03
    2ec2:	8b 81       	ldd	r24, Y+3	; 0x03
    2ec4:	9c 81       	ldd	r25, Y+4	; 0x04
    2ec6:	01 97       	sbiw	r24, 0x01	; 1
    2ec8:	f1 f7       	brne	.-4      	; 0x2ec6 <lcd_init+0xaa4>
    2eca:	9c 83       	std	Y+4, r25	; 0x04
    2ecc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ece:	8d 81       	ldd	r24, Y+5	; 0x05
    2ed0:	9e 81       	ldd	r25, Y+6	; 0x06
    2ed2:	01 97       	sbiw	r24, 0x01	; 1
    2ed4:	9e 83       	std	Y+6, r25	; 0x06
    2ed6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ed8:	8d 81       	ldd	r24, Y+5	; 0x05
    2eda:	9e 81       	ldd	r25, Y+6	; 0x06
    2edc:	00 97       	sbiw	r24, 0x00	; 0
    2ede:	69 f7       	brne	.-38     	; 0x2eba <lcd_init+0xa98>
    2ee0:	14 c0       	rjmp	.+40     	; 0x2f0a <lcd_init+0xae8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2ee2:	6f 81       	ldd	r22, Y+7	; 0x07
    2ee4:	78 85       	ldd	r23, Y+8	; 0x08
    2ee6:	89 85       	ldd	r24, Y+9	; 0x09
    2ee8:	9a 85       	ldd	r25, Y+10	; 0x0a
    2eea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2eee:	dc 01       	movw	r26, r24
    2ef0:	cb 01       	movw	r24, r22
    2ef2:	9e 83       	std	Y+6, r25	; 0x06
    2ef4:	8d 83       	std	Y+5, r24	; 0x05
    2ef6:	8d 81       	ldd	r24, Y+5	; 0x05
    2ef8:	9e 81       	ldd	r25, Y+6	; 0x06
    2efa:	9a 83       	std	Y+2, r25	; 0x02
    2efc:	89 83       	std	Y+1, r24	; 0x01
    2efe:	89 81       	ldd	r24, Y+1	; 0x01
    2f00:	9a 81       	ldd	r25, Y+2	; 0x02
    2f02:	01 97       	sbiw	r24, 0x01	; 1
    2f04:	f1 f7       	brne	.-4      	; 0x2f02 <lcd_init+0xae0>
    2f06:	9a 83       	std	Y+2, r25	; 0x02
    2f08:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
}
    2f0a:	c8 57       	subi	r28, 0x78	; 120
    2f0c:	df 4f       	sbci	r29, 0xFF	; 255
    2f0e:	0f b6       	in	r0, 0x3f	; 63
    2f10:	f8 94       	cli
    2f12:	de bf       	out	0x3e, r29	; 62
    2f14:	0f be       	out	0x3f, r0	; 63
    2f16:	cd bf       	out	0x3d, r28	; 61
    2f18:	cf 91       	pop	r28
    2f1a:	df 91       	pop	r29
    2f1c:	1f 91       	pop	r17
    2f1e:	0f 91       	pop	r16
    2f20:	08 95       	ret

00002f22 <lcd_command>:
void lcd_command(uint8_t cmd)
{
    2f22:	0f 93       	push	r16
    2f24:	1f 93       	push	r17
    2f26:	df 93       	push	r29
    2f28:	cf 93       	push	r28
    2f2a:	cd b7       	in	r28, 0x3d	; 61
    2f2c:	de b7       	in	r29, 0x3e	; 62
    2f2e:	c7 54       	subi	r28, 0x47	; 71
    2f30:	d0 40       	sbci	r29, 0x00	; 0
    2f32:	0f b6       	in	r0, 0x3f	; 63
    2f34:	f8 94       	cli
    2f36:	de bf       	out	0x3e, r29	; 62
    2f38:	0f be       	out	0x3f, r0	; 63
    2f3a:	cd bf       	out	0x3d, r28	; 61
    2f3c:	fe 01       	movw	r30, r28
    2f3e:	e9 5b       	subi	r30, 0xB9	; 185
    2f40:	ff 4f       	sbci	r31, 0xFF	; 255
    2f42:	80 83       	st	Z, r24
    DIO_VidSetPortValue(LCD_DATA_PORT, (cmd&0xf0));
    2f44:	fe 01       	movw	r30, r28
    2f46:	e9 5b       	subi	r30, 0xB9	; 185
    2f48:	ff 4f       	sbci	r31, 0xFF	; 255
    2f4a:	80 81       	ld	r24, Z
    2f4c:	98 2f       	mov	r25, r24
    2f4e:	90 7f       	andi	r25, 0xF0	; 240
    2f50:	82 e0       	ldi	r24, 0x02	; 2
    2f52:	69 2f       	mov	r22, r25
    2f54:	0e 94 d0 11 	call	0x23a0	; 0x23a0 <DIO_VidSetPortValue>
    DIO_voidSetPinValue(LS_PIN,LOW);
    2f58:	82 e0       	ldi	r24, 0x02	; 2
    2f5a:	60 e0       	ldi	r22, 0x00	; 0
    2f5c:	40 e0       	ldi	r20, 0x00	; 0
    2f5e:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(R_W_PIN,LOW);    
    2f62:	82 e0       	ldi	r24, 0x02	; 2
    2f64:	61 e0       	ldi	r22, 0x01	; 1
    2f66:	40 e0       	ldi	r20, 0x00	; 0
    2f68:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(EN_PIN,HIGH);    
    2f6c:	82 e0       	ldi	r24, 0x02	; 2
    2f6e:	62 e0       	ldi	r22, 0x02	; 2
    2f70:	41 e0       	ldi	r20, 0x01	; 1
    2f72:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    2f76:	fe 01       	movw	r30, r28
    2f78:	ed 5b       	subi	r30, 0xBD	; 189
    2f7a:	ff 4f       	sbci	r31, 0xFF	; 255
    2f7c:	80 e0       	ldi	r24, 0x00	; 0
    2f7e:	90 e0       	ldi	r25, 0x00	; 0
    2f80:	a0 e0       	ldi	r26, 0x00	; 0
    2f82:	b0 e4       	ldi	r27, 0x40	; 64
    2f84:	80 83       	st	Z, r24
    2f86:	91 83       	std	Z+1, r25	; 0x01
    2f88:	a2 83       	std	Z+2, r26	; 0x02
    2f8a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f8c:	8e 01       	movw	r16, r28
    2f8e:	01 5c       	subi	r16, 0xC1	; 193
    2f90:	1f 4f       	sbci	r17, 0xFF	; 255
    2f92:	fe 01       	movw	r30, r28
    2f94:	ed 5b       	subi	r30, 0xBD	; 189
    2f96:	ff 4f       	sbci	r31, 0xFF	; 255
    2f98:	60 81       	ld	r22, Z
    2f9a:	71 81       	ldd	r23, Z+1	; 0x01
    2f9c:	82 81       	ldd	r24, Z+2	; 0x02
    2f9e:	93 81       	ldd	r25, Z+3	; 0x03
    2fa0:	20 e0       	ldi	r18, 0x00	; 0
    2fa2:	30 e0       	ldi	r19, 0x00	; 0
    2fa4:	4a ef       	ldi	r20, 0xFA	; 250
    2fa6:	54 e4       	ldi	r21, 0x44	; 68
    2fa8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fac:	dc 01       	movw	r26, r24
    2fae:	cb 01       	movw	r24, r22
    2fb0:	f8 01       	movw	r30, r16
    2fb2:	80 83       	st	Z, r24
    2fb4:	91 83       	std	Z+1, r25	; 0x01
    2fb6:	a2 83       	std	Z+2, r26	; 0x02
    2fb8:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2fba:	fe 01       	movw	r30, r28
    2fbc:	ff 96       	adiw	r30, 0x3f	; 63
    2fbe:	60 81       	ld	r22, Z
    2fc0:	71 81       	ldd	r23, Z+1	; 0x01
    2fc2:	82 81       	ldd	r24, Z+2	; 0x02
    2fc4:	93 81       	ldd	r25, Z+3	; 0x03
    2fc6:	20 e0       	ldi	r18, 0x00	; 0
    2fc8:	30 e0       	ldi	r19, 0x00	; 0
    2fca:	40 e8       	ldi	r20, 0x80	; 128
    2fcc:	5f e3       	ldi	r21, 0x3F	; 63
    2fce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2fd2:	88 23       	and	r24, r24
    2fd4:	2c f4       	brge	.+10     	; 0x2fe0 <lcd_command+0xbe>
		__ticks = 1;
    2fd6:	81 e0       	ldi	r24, 0x01	; 1
    2fd8:	90 e0       	ldi	r25, 0x00	; 0
    2fda:	9e af       	std	Y+62, r25	; 0x3e
    2fdc:	8d af       	std	Y+61, r24	; 0x3d
    2fde:	46 c0       	rjmp	.+140    	; 0x306c <lcd_command+0x14a>
	else if (__tmp > 65535)
    2fe0:	fe 01       	movw	r30, r28
    2fe2:	ff 96       	adiw	r30, 0x3f	; 63
    2fe4:	60 81       	ld	r22, Z
    2fe6:	71 81       	ldd	r23, Z+1	; 0x01
    2fe8:	82 81       	ldd	r24, Z+2	; 0x02
    2fea:	93 81       	ldd	r25, Z+3	; 0x03
    2fec:	20 e0       	ldi	r18, 0x00	; 0
    2fee:	3f ef       	ldi	r19, 0xFF	; 255
    2ff0:	4f e7       	ldi	r20, 0x7F	; 127
    2ff2:	57 e4       	ldi	r21, 0x47	; 71
    2ff4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2ff8:	18 16       	cp	r1, r24
    2ffa:	64 f5       	brge	.+88     	; 0x3054 <lcd_command+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ffc:	fe 01       	movw	r30, r28
    2ffe:	ed 5b       	subi	r30, 0xBD	; 189
    3000:	ff 4f       	sbci	r31, 0xFF	; 255
    3002:	60 81       	ld	r22, Z
    3004:	71 81       	ldd	r23, Z+1	; 0x01
    3006:	82 81       	ldd	r24, Z+2	; 0x02
    3008:	93 81       	ldd	r25, Z+3	; 0x03
    300a:	20 e0       	ldi	r18, 0x00	; 0
    300c:	30 e0       	ldi	r19, 0x00	; 0
    300e:	40 e2       	ldi	r20, 0x20	; 32
    3010:	51 e4       	ldi	r21, 0x41	; 65
    3012:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3016:	dc 01       	movw	r26, r24
    3018:	cb 01       	movw	r24, r22
    301a:	bc 01       	movw	r22, r24
    301c:	cd 01       	movw	r24, r26
    301e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3022:	dc 01       	movw	r26, r24
    3024:	cb 01       	movw	r24, r22
    3026:	9e af       	std	Y+62, r25	; 0x3e
    3028:	8d af       	std	Y+61, r24	; 0x3d
    302a:	0f c0       	rjmp	.+30     	; 0x304a <lcd_command+0x128>
    302c:	88 ec       	ldi	r24, 0xC8	; 200
    302e:	90 e0       	ldi	r25, 0x00	; 0
    3030:	9c af       	std	Y+60, r25	; 0x3c
    3032:	8b af       	std	Y+59, r24	; 0x3b
    3034:	8b ad       	ldd	r24, Y+59	; 0x3b
    3036:	9c ad       	ldd	r25, Y+60	; 0x3c
    3038:	01 97       	sbiw	r24, 0x01	; 1
    303a:	f1 f7       	brne	.-4      	; 0x3038 <lcd_command+0x116>
    303c:	9c af       	std	Y+60, r25	; 0x3c
    303e:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3040:	8d ad       	ldd	r24, Y+61	; 0x3d
    3042:	9e ad       	ldd	r25, Y+62	; 0x3e
    3044:	01 97       	sbiw	r24, 0x01	; 1
    3046:	9e af       	std	Y+62, r25	; 0x3e
    3048:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    304a:	8d ad       	ldd	r24, Y+61	; 0x3d
    304c:	9e ad       	ldd	r25, Y+62	; 0x3e
    304e:	00 97       	sbiw	r24, 0x00	; 0
    3050:	69 f7       	brne	.-38     	; 0x302c <lcd_command+0x10a>
    3052:	16 c0       	rjmp	.+44     	; 0x3080 <lcd_command+0x15e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3054:	fe 01       	movw	r30, r28
    3056:	ff 96       	adiw	r30, 0x3f	; 63
    3058:	60 81       	ld	r22, Z
    305a:	71 81       	ldd	r23, Z+1	; 0x01
    305c:	82 81       	ldd	r24, Z+2	; 0x02
    305e:	93 81       	ldd	r25, Z+3	; 0x03
    3060:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3064:	dc 01       	movw	r26, r24
    3066:	cb 01       	movw	r24, r22
    3068:	9e af       	std	Y+62, r25	; 0x3e
    306a:	8d af       	std	Y+61, r24	; 0x3d
    306c:	8d ad       	ldd	r24, Y+61	; 0x3d
    306e:	9e ad       	ldd	r25, Y+62	; 0x3e
    3070:	9a af       	std	Y+58, r25	; 0x3a
    3072:	89 af       	std	Y+57, r24	; 0x39
    3074:	89 ad       	ldd	r24, Y+57	; 0x39
    3076:	9a ad       	ldd	r25, Y+58	; 0x3a
    3078:	01 97       	sbiw	r24, 0x01	; 1
    307a:	f1 f7       	brne	.-4      	; 0x3078 <lcd_command+0x156>
    307c:	9a af       	std	Y+58, r25	; 0x3a
    307e:	89 af       	std	Y+57, r24	; 0x39
    _delay_ms(2);    
    DIO_voidSetPinValue(EN_PIN,LOW);
    3080:	82 e0       	ldi	r24, 0x02	; 2
    3082:	62 e0       	ldi	r22, 0x02	; 2
    3084:	40 e0       	ldi	r20, 0x00	; 0
    3086:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    308a:	80 e0       	ldi	r24, 0x00	; 0
    308c:	90 e0       	ldi	r25, 0x00	; 0
    308e:	a0 e0       	ldi	r26, 0x00	; 0
    3090:	b0 e4       	ldi	r27, 0x40	; 64
    3092:	8d ab       	std	Y+53, r24	; 0x35
    3094:	9e ab       	std	Y+54, r25	; 0x36
    3096:	af ab       	std	Y+55, r26	; 0x37
    3098:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    309a:	6d a9       	ldd	r22, Y+53	; 0x35
    309c:	7e a9       	ldd	r23, Y+54	; 0x36
    309e:	8f a9       	ldd	r24, Y+55	; 0x37
    30a0:	98 ad       	ldd	r25, Y+56	; 0x38
    30a2:	20 e0       	ldi	r18, 0x00	; 0
    30a4:	30 e0       	ldi	r19, 0x00	; 0
    30a6:	4a ef       	ldi	r20, 0xFA	; 250
    30a8:	54 e4       	ldi	r21, 0x44	; 68
    30aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30ae:	dc 01       	movw	r26, r24
    30b0:	cb 01       	movw	r24, r22
    30b2:	89 ab       	std	Y+49, r24	; 0x31
    30b4:	9a ab       	std	Y+50, r25	; 0x32
    30b6:	ab ab       	std	Y+51, r26	; 0x33
    30b8:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    30ba:	69 a9       	ldd	r22, Y+49	; 0x31
    30bc:	7a a9       	ldd	r23, Y+50	; 0x32
    30be:	8b a9       	ldd	r24, Y+51	; 0x33
    30c0:	9c a9       	ldd	r25, Y+52	; 0x34
    30c2:	20 e0       	ldi	r18, 0x00	; 0
    30c4:	30 e0       	ldi	r19, 0x00	; 0
    30c6:	40 e8       	ldi	r20, 0x80	; 128
    30c8:	5f e3       	ldi	r21, 0x3F	; 63
    30ca:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    30ce:	88 23       	and	r24, r24
    30d0:	2c f4       	brge	.+10     	; 0x30dc <lcd_command+0x1ba>
		__ticks = 1;
    30d2:	81 e0       	ldi	r24, 0x01	; 1
    30d4:	90 e0       	ldi	r25, 0x00	; 0
    30d6:	98 ab       	std	Y+48, r25	; 0x30
    30d8:	8f a7       	std	Y+47, r24	; 0x2f
    30da:	3f c0       	rjmp	.+126    	; 0x315a <lcd_command+0x238>
	else if (__tmp > 65535)
    30dc:	69 a9       	ldd	r22, Y+49	; 0x31
    30de:	7a a9       	ldd	r23, Y+50	; 0x32
    30e0:	8b a9       	ldd	r24, Y+51	; 0x33
    30e2:	9c a9       	ldd	r25, Y+52	; 0x34
    30e4:	20 e0       	ldi	r18, 0x00	; 0
    30e6:	3f ef       	ldi	r19, 0xFF	; 255
    30e8:	4f e7       	ldi	r20, 0x7F	; 127
    30ea:	57 e4       	ldi	r21, 0x47	; 71
    30ec:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    30f0:	18 16       	cp	r1, r24
    30f2:	4c f5       	brge	.+82     	; 0x3146 <lcd_command+0x224>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30f4:	6d a9       	ldd	r22, Y+53	; 0x35
    30f6:	7e a9       	ldd	r23, Y+54	; 0x36
    30f8:	8f a9       	ldd	r24, Y+55	; 0x37
    30fa:	98 ad       	ldd	r25, Y+56	; 0x38
    30fc:	20 e0       	ldi	r18, 0x00	; 0
    30fe:	30 e0       	ldi	r19, 0x00	; 0
    3100:	40 e2       	ldi	r20, 0x20	; 32
    3102:	51 e4       	ldi	r21, 0x41	; 65
    3104:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3108:	dc 01       	movw	r26, r24
    310a:	cb 01       	movw	r24, r22
    310c:	bc 01       	movw	r22, r24
    310e:	cd 01       	movw	r24, r26
    3110:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3114:	dc 01       	movw	r26, r24
    3116:	cb 01       	movw	r24, r22
    3118:	98 ab       	std	Y+48, r25	; 0x30
    311a:	8f a7       	std	Y+47, r24	; 0x2f
    311c:	0f c0       	rjmp	.+30     	; 0x313c <lcd_command+0x21a>
    311e:	88 ec       	ldi	r24, 0xC8	; 200
    3120:	90 e0       	ldi	r25, 0x00	; 0
    3122:	9e a7       	std	Y+46, r25	; 0x2e
    3124:	8d a7       	std	Y+45, r24	; 0x2d
    3126:	8d a5       	ldd	r24, Y+45	; 0x2d
    3128:	9e a5       	ldd	r25, Y+46	; 0x2e
    312a:	01 97       	sbiw	r24, 0x01	; 1
    312c:	f1 f7       	brne	.-4      	; 0x312a <lcd_command+0x208>
    312e:	9e a7       	std	Y+46, r25	; 0x2e
    3130:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3132:	8f a5       	ldd	r24, Y+47	; 0x2f
    3134:	98 a9       	ldd	r25, Y+48	; 0x30
    3136:	01 97       	sbiw	r24, 0x01	; 1
    3138:	98 ab       	std	Y+48, r25	; 0x30
    313a:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    313c:	8f a5       	ldd	r24, Y+47	; 0x2f
    313e:	98 a9       	ldd	r25, Y+48	; 0x30
    3140:	00 97       	sbiw	r24, 0x00	; 0
    3142:	69 f7       	brne	.-38     	; 0x311e <lcd_command+0x1fc>
    3144:	14 c0       	rjmp	.+40     	; 0x316e <lcd_command+0x24c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3146:	69 a9       	ldd	r22, Y+49	; 0x31
    3148:	7a a9       	ldd	r23, Y+50	; 0x32
    314a:	8b a9       	ldd	r24, Y+51	; 0x33
    314c:	9c a9       	ldd	r25, Y+52	; 0x34
    314e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3152:	dc 01       	movw	r26, r24
    3154:	cb 01       	movw	r24, r22
    3156:	98 ab       	std	Y+48, r25	; 0x30
    3158:	8f a7       	std	Y+47, r24	; 0x2f
    315a:	8f a5       	ldd	r24, Y+47	; 0x2f
    315c:	98 a9       	ldd	r25, Y+48	; 0x30
    315e:	9c a7       	std	Y+44, r25	; 0x2c
    3160:	8b a7       	std	Y+43, r24	; 0x2b
    3162:	8b a5       	ldd	r24, Y+43	; 0x2b
    3164:	9c a5       	ldd	r25, Y+44	; 0x2c
    3166:	01 97       	sbiw	r24, 0x01	; 1
    3168:	f1 f7       	brne	.-4      	; 0x3166 <lcd_command+0x244>
    316a:	9c a7       	std	Y+44, r25	; 0x2c
    316c:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(2);     
    DIO_VidSetPortValue(LCD_DATA_PORT, (cmd<<4));
    316e:	fe 01       	movw	r30, r28
    3170:	e9 5b       	subi	r30, 0xB9	; 185
    3172:	ff 4f       	sbci	r31, 0xFF	; 255
    3174:	80 81       	ld	r24, Z
    3176:	98 2f       	mov	r25, r24
    3178:	92 95       	swap	r25
    317a:	90 7f       	andi	r25, 0xF0	; 240
    317c:	82 e0       	ldi	r24, 0x02	; 2
    317e:	69 2f       	mov	r22, r25
    3180:	0e 94 d0 11 	call	0x23a0	; 0x23a0 <DIO_VidSetPortValue>
    DIO_voidSetPinValue(EN_PIN,HIGH);  
    3184:	82 e0       	ldi	r24, 0x02	; 2
    3186:	62 e0       	ldi	r22, 0x02	; 2
    3188:	41 e0       	ldi	r20, 0x01	; 1
    318a:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    318e:	80 e0       	ldi	r24, 0x00	; 0
    3190:	90 e0       	ldi	r25, 0x00	; 0
    3192:	a0 e0       	ldi	r26, 0x00	; 0
    3194:	b0 e4       	ldi	r27, 0x40	; 64
    3196:	8f a3       	std	Y+39, r24	; 0x27
    3198:	98 a7       	std	Y+40, r25	; 0x28
    319a:	a9 a7       	std	Y+41, r26	; 0x29
    319c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    319e:	6f a1       	ldd	r22, Y+39	; 0x27
    31a0:	78 a5       	ldd	r23, Y+40	; 0x28
    31a2:	89 a5       	ldd	r24, Y+41	; 0x29
    31a4:	9a a5       	ldd	r25, Y+42	; 0x2a
    31a6:	20 e0       	ldi	r18, 0x00	; 0
    31a8:	30 e0       	ldi	r19, 0x00	; 0
    31aa:	4a ef       	ldi	r20, 0xFA	; 250
    31ac:	54 e4       	ldi	r21, 0x44	; 68
    31ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31b2:	dc 01       	movw	r26, r24
    31b4:	cb 01       	movw	r24, r22
    31b6:	8b a3       	std	Y+35, r24	; 0x23
    31b8:	9c a3       	std	Y+36, r25	; 0x24
    31ba:	ad a3       	std	Y+37, r26	; 0x25
    31bc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    31be:	6b a1       	ldd	r22, Y+35	; 0x23
    31c0:	7c a1       	ldd	r23, Y+36	; 0x24
    31c2:	8d a1       	ldd	r24, Y+37	; 0x25
    31c4:	9e a1       	ldd	r25, Y+38	; 0x26
    31c6:	20 e0       	ldi	r18, 0x00	; 0
    31c8:	30 e0       	ldi	r19, 0x00	; 0
    31ca:	40 e8       	ldi	r20, 0x80	; 128
    31cc:	5f e3       	ldi	r21, 0x3F	; 63
    31ce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    31d2:	88 23       	and	r24, r24
    31d4:	2c f4       	brge	.+10     	; 0x31e0 <lcd_command+0x2be>
		__ticks = 1;
    31d6:	81 e0       	ldi	r24, 0x01	; 1
    31d8:	90 e0       	ldi	r25, 0x00	; 0
    31da:	9a a3       	std	Y+34, r25	; 0x22
    31dc:	89 a3       	std	Y+33, r24	; 0x21
    31de:	3f c0       	rjmp	.+126    	; 0x325e <lcd_command+0x33c>
	else if (__tmp > 65535)
    31e0:	6b a1       	ldd	r22, Y+35	; 0x23
    31e2:	7c a1       	ldd	r23, Y+36	; 0x24
    31e4:	8d a1       	ldd	r24, Y+37	; 0x25
    31e6:	9e a1       	ldd	r25, Y+38	; 0x26
    31e8:	20 e0       	ldi	r18, 0x00	; 0
    31ea:	3f ef       	ldi	r19, 0xFF	; 255
    31ec:	4f e7       	ldi	r20, 0x7F	; 127
    31ee:	57 e4       	ldi	r21, 0x47	; 71
    31f0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    31f4:	18 16       	cp	r1, r24
    31f6:	4c f5       	brge	.+82     	; 0x324a <lcd_command+0x328>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    31f8:	6f a1       	ldd	r22, Y+39	; 0x27
    31fa:	78 a5       	ldd	r23, Y+40	; 0x28
    31fc:	89 a5       	ldd	r24, Y+41	; 0x29
    31fe:	9a a5       	ldd	r25, Y+42	; 0x2a
    3200:	20 e0       	ldi	r18, 0x00	; 0
    3202:	30 e0       	ldi	r19, 0x00	; 0
    3204:	40 e2       	ldi	r20, 0x20	; 32
    3206:	51 e4       	ldi	r21, 0x41	; 65
    3208:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    320c:	dc 01       	movw	r26, r24
    320e:	cb 01       	movw	r24, r22
    3210:	bc 01       	movw	r22, r24
    3212:	cd 01       	movw	r24, r26
    3214:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3218:	dc 01       	movw	r26, r24
    321a:	cb 01       	movw	r24, r22
    321c:	9a a3       	std	Y+34, r25	; 0x22
    321e:	89 a3       	std	Y+33, r24	; 0x21
    3220:	0f c0       	rjmp	.+30     	; 0x3240 <lcd_command+0x31e>
    3222:	88 ec       	ldi	r24, 0xC8	; 200
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	98 a3       	std	Y+32, r25	; 0x20
    3228:	8f 8f       	std	Y+31, r24	; 0x1f
    322a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    322c:	98 a1       	ldd	r25, Y+32	; 0x20
    322e:	01 97       	sbiw	r24, 0x01	; 1
    3230:	f1 f7       	brne	.-4      	; 0x322e <lcd_command+0x30c>
    3232:	98 a3       	std	Y+32, r25	; 0x20
    3234:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3236:	89 a1       	ldd	r24, Y+33	; 0x21
    3238:	9a a1       	ldd	r25, Y+34	; 0x22
    323a:	01 97       	sbiw	r24, 0x01	; 1
    323c:	9a a3       	std	Y+34, r25	; 0x22
    323e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3240:	89 a1       	ldd	r24, Y+33	; 0x21
    3242:	9a a1       	ldd	r25, Y+34	; 0x22
    3244:	00 97       	sbiw	r24, 0x00	; 0
    3246:	69 f7       	brne	.-38     	; 0x3222 <lcd_command+0x300>
    3248:	14 c0       	rjmp	.+40     	; 0x3272 <lcd_command+0x350>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    324a:	6b a1       	ldd	r22, Y+35	; 0x23
    324c:	7c a1       	ldd	r23, Y+36	; 0x24
    324e:	8d a1       	ldd	r24, Y+37	; 0x25
    3250:	9e a1       	ldd	r25, Y+38	; 0x26
    3252:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3256:	dc 01       	movw	r26, r24
    3258:	cb 01       	movw	r24, r22
    325a:	9a a3       	std	Y+34, r25	; 0x22
    325c:	89 a3       	std	Y+33, r24	; 0x21
    325e:	89 a1       	ldd	r24, Y+33	; 0x21
    3260:	9a a1       	ldd	r25, Y+34	; 0x22
    3262:	9e 8f       	std	Y+30, r25	; 0x1e
    3264:	8d 8f       	std	Y+29, r24	; 0x1d
    3266:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3268:	9e 8d       	ldd	r25, Y+30	; 0x1e
    326a:	01 97       	sbiw	r24, 0x01	; 1
    326c:	f1 f7       	brne	.-4      	; 0x326a <lcd_command+0x348>
    326e:	9e 8f       	std	Y+30, r25	; 0x1e
    3270:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(2);   
    DIO_voidSetPinValue(EN_PIN,LOW);
    3272:	82 e0       	ldi	r24, 0x02	; 2
    3274:	62 e0       	ldi	r22, 0x02	; 2
    3276:	40 e0       	ldi	r20, 0x00	; 0
    3278:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    327c:	80 e0       	ldi	r24, 0x00	; 0
    327e:	90 e0       	ldi	r25, 0x00	; 0
    3280:	a0 e0       	ldi	r26, 0x00	; 0
    3282:	b0 e4       	ldi	r27, 0x40	; 64
    3284:	89 8f       	std	Y+25, r24	; 0x19
    3286:	9a 8f       	std	Y+26, r25	; 0x1a
    3288:	ab 8f       	std	Y+27, r26	; 0x1b
    328a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    328c:	69 8d       	ldd	r22, Y+25	; 0x19
    328e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3290:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3292:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3294:	20 e0       	ldi	r18, 0x00	; 0
    3296:	30 e0       	ldi	r19, 0x00	; 0
    3298:	4a ef       	ldi	r20, 0xFA	; 250
    329a:	54 e4       	ldi	r21, 0x44	; 68
    329c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32a0:	dc 01       	movw	r26, r24
    32a2:	cb 01       	movw	r24, r22
    32a4:	8d 8b       	std	Y+21, r24	; 0x15
    32a6:	9e 8b       	std	Y+22, r25	; 0x16
    32a8:	af 8b       	std	Y+23, r26	; 0x17
    32aa:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    32ac:	6d 89       	ldd	r22, Y+21	; 0x15
    32ae:	7e 89       	ldd	r23, Y+22	; 0x16
    32b0:	8f 89       	ldd	r24, Y+23	; 0x17
    32b2:	98 8d       	ldd	r25, Y+24	; 0x18
    32b4:	20 e0       	ldi	r18, 0x00	; 0
    32b6:	30 e0       	ldi	r19, 0x00	; 0
    32b8:	40 e8       	ldi	r20, 0x80	; 128
    32ba:	5f e3       	ldi	r21, 0x3F	; 63
    32bc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    32c0:	88 23       	and	r24, r24
    32c2:	2c f4       	brge	.+10     	; 0x32ce <lcd_command+0x3ac>
		__ticks = 1;
    32c4:	81 e0       	ldi	r24, 0x01	; 1
    32c6:	90 e0       	ldi	r25, 0x00	; 0
    32c8:	9c 8b       	std	Y+20, r25	; 0x14
    32ca:	8b 8b       	std	Y+19, r24	; 0x13
    32cc:	3f c0       	rjmp	.+126    	; 0x334c <lcd_command+0x42a>
	else if (__tmp > 65535)
    32ce:	6d 89       	ldd	r22, Y+21	; 0x15
    32d0:	7e 89       	ldd	r23, Y+22	; 0x16
    32d2:	8f 89       	ldd	r24, Y+23	; 0x17
    32d4:	98 8d       	ldd	r25, Y+24	; 0x18
    32d6:	20 e0       	ldi	r18, 0x00	; 0
    32d8:	3f ef       	ldi	r19, 0xFF	; 255
    32da:	4f e7       	ldi	r20, 0x7F	; 127
    32dc:	57 e4       	ldi	r21, 0x47	; 71
    32de:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    32e2:	18 16       	cp	r1, r24
    32e4:	4c f5       	brge	.+82     	; 0x3338 <lcd_command+0x416>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32e6:	69 8d       	ldd	r22, Y+25	; 0x19
    32e8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    32ea:	8b 8d       	ldd	r24, Y+27	; 0x1b
    32ec:	9c 8d       	ldd	r25, Y+28	; 0x1c
    32ee:	20 e0       	ldi	r18, 0x00	; 0
    32f0:	30 e0       	ldi	r19, 0x00	; 0
    32f2:	40 e2       	ldi	r20, 0x20	; 32
    32f4:	51 e4       	ldi	r21, 0x41	; 65
    32f6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32fa:	dc 01       	movw	r26, r24
    32fc:	cb 01       	movw	r24, r22
    32fe:	bc 01       	movw	r22, r24
    3300:	cd 01       	movw	r24, r26
    3302:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3306:	dc 01       	movw	r26, r24
    3308:	cb 01       	movw	r24, r22
    330a:	9c 8b       	std	Y+20, r25	; 0x14
    330c:	8b 8b       	std	Y+19, r24	; 0x13
    330e:	0f c0       	rjmp	.+30     	; 0x332e <lcd_command+0x40c>
    3310:	88 ec       	ldi	r24, 0xC8	; 200
    3312:	90 e0       	ldi	r25, 0x00	; 0
    3314:	9a 8b       	std	Y+18, r25	; 0x12
    3316:	89 8b       	std	Y+17, r24	; 0x11
    3318:	89 89       	ldd	r24, Y+17	; 0x11
    331a:	9a 89       	ldd	r25, Y+18	; 0x12
    331c:	01 97       	sbiw	r24, 0x01	; 1
    331e:	f1 f7       	brne	.-4      	; 0x331c <lcd_command+0x3fa>
    3320:	9a 8b       	std	Y+18, r25	; 0x12
    3322:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3324:	8b 89       	ldd	r24, Y+19	; 0x13
    3326:	9c 89       	ldd	r25, Y+20	; 0x14
    3328:	01 97       	sbiw	r24, 0x01	; 1
    332a:	9c 8b       	std	Y+20, r25	; 0x14
    332c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    332e:	8b 89       	ldd	r24, Y+19	; 0x13
    3330:	9c 89       	ldd	r25, Y+20	; 0x14
    3332:	00 97       	sbiw	r24, 0x00	; 0
    3334:	69 f7       	brne	.-38     	; 0x3310 <lcd_command+0x3ee>
    3336:	14 c0       	rjmp	.+40     	; 0x3360 <lcd_command+0x43e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3338:	6d 89       	ldd	r22, Y+21	; 0x15
    333a:	7e 89       	ldd	r23, Y+22	; 0x16
    333c:	8f 89       	ldd	r24, Y+23	; 0x17
    333e:	98 8d       	ldd	r25, Y+24	; 0x18
    3340:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3344:	dc 01       	movw	r26, r24
    3346:	cb 01       	movw	r24, r22
    3348:	9c 8b       	std	Y+20, r25	; 0x14
    334a:	8b 8b       	std	Y+19, r24	; 0x13
    334c:	8b 89       	ldd	r24, Y+19	; 0x13
    334e:	9c 89       	ldd	r25, Y+20	; 0x14
    3350:	98 8b       	std	Y+16, r25	; 0x10
    3352:	8f 87       	std	Y+15, r24	; 0x0f
    3354:	8f 85       	ldd	r24, Y+15	; 0x0f
    3356:	98 89       	ldd	r25, Y+16	; 0x10
    3358:	01 97       	sbiw	r24, 0x01	; 1
    335a:	f1 f7       	brne	.-4      	; 0x3358 <lcd_command+0x436>
    335c:	98 8b       	std	Y+16, r25	; 0x10
    335e:	8f 87       	std	Y+15, r24	; 0x0f
    3360:	80 e0       	ldi	r24, 0x00	; 0
    3362:	90 e0       	ldi	r25, 0x00	; 0
    3364:	a0 ea       	ldi	r26, 0xA0	; 160
    3366:	b0 e4       	ldi	r27, 0x40	; 64
    3368:	8b 87       	std	Y+11, r24	; 0x0b
    336a:	9c 87       	std	Y+12, r25	; 0x0c
    336c:	ad 87       	std	Y+13, r26	; 0x0d
    336e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3370:	6b 85       	ldd	r22, Y+11	; 0x0b
    3372:	7c 85       	ldd	r23, Y+12	; 0x0c
    3374:	8d 85       	ldd	r24, Y+13	; 0x0d
    3376:	9e 85       	ldd	r25, Y+14	; 0x0e
    3378:	20 e0       	ldi	r18, 0x00	; 0
    337a:	30 e0       	ldi	r19, 0x00	; 0
    337c:	4a ef       	ldi	r20, 0xFA	; 250
    337e:	54 e4       	ldi	r21, 0x44	; 68
    3380:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3384:	dc 01       	movw	r26, r24
    3386:	cb 01       	movw	r24, r22
    3388:	8f 83       	std	Y+7, r24	; 0x07
    338a:	98 87       	std	Y+8, r25	; 0x08
    338c:	a9 87       	std	Y+9, r26	; 0x09
    338e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3390:	6f 81       	ldd	r22, Y+7	; 0x07
    3392:	78 85       	ldd	r23, Y+8	; 0x08
    3394:	89 85       	ldd	r24, Y+9	; 0x09
    3396:	9a 85       	ldd	r25, Y+10	; 0x0a
    3398:	20 e0       	ldi	r18, 0x00	; 0
    339a:	30 e0       	ldi	r19, 0x00	; 0
    339c:	40 e8       	ldi	r20, 0x80	; 128
    339e:	5f e3       	ldi	r21, 0x3F	; 63
    33a0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    33a4:	88 23       	and	r24, r24
    33a6:	2c f4       	brge	.+10     	; 0x33b2 <lcd_command+0x490>
		__ticks = 1;
    33a8:	81 e0       	ldi	r24, 0x01	; 1
    33aa:	90 e0       	ldi	r25, 0x00	; 0
    33ac:	9e 83       	std	Y+6, r25	; 0x06
    33ae:	8d 83       	std	Y+5, r24	; 0x05
    33b0:	3f c0       	rjmp	.+126    	; 0x3430 <lcd_command+0x50e>
	else if (__tmp > 65535)
    33b2:	6f 81       	ldd	r22, Y+7	; 0x07
    33b4:	78 85       	ldd	r23, Y+8	; 0x08
    33b6:	89 85       	ldd	r24, Y+9	; 0x09
    33b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    33ba:	20 e0       	ldi	r18, 0x00	; 0
    33bc:	3f ef       	ldi	r19, 0xFF	; 255
    33be:	4f e7       	ldi	r20, 0x7F	; 127
    33c0:	57 e4       	ldi	r21, 0x47	; 71
    33c2:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    33c6:	18 16       	cp	r1, r24
    33c8:	4c f5       	brge	.+82     	; 0x341c <lcd_command+0x4fa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33ca:	6b 85       	ldd	r22, Y+11	; 0x0b
    33cc:	7c 85       	ldd	r23, Y+12	; 0x0c
    33ce:	8d 85       	ldd	r24, Y+13	; 0x0d
    33d0:	9e 85       	ldd	r25, Y+14	; 0x0e
    33d2:	20 e0       	ldi	r18, 0x00	; 0
    33d4:	30 e0       	ldi	r19, 0x00	; 0
    33d6:	40 e2       	ldi	r20, 0x20	; 32
    33d8:	51 e4       	ldi	r21, 0x41	; 65
    33da:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33de:	dc 01       	movw	r26, r24
    33e0:	cb 01       	movw	r24, r22
    33e2:	bc 01       	movw	r22, r24
    33e4:	cd 01       	movw	r24, r26
    33e6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33ea:	dc 01       	movw	r26, r24
    33ec:	cb 01       	movw	r24, r22
    33ee:	9e 83       	std	Y+6, r25	; 0x06
    33f0:	8d 83       	std	Y+5, r24	; 0x05
    33f2:	0f c0       	rjmp	.+30     	; 0x3412 <lcd_command+0x4f0>
    33f4:	88 ec       	ldi	r24, 0xC8	; 200
    33f6:	90 e0       	ldi	r25, 0x00	; 0
    33f8:	9c 83       	std	Y+4, r25	; 0x04
    33fa:	8b 83       	std	Y+3, r24	; 0x03
    33fc:	8b 81       	ldd	r24, Y+3	; 0x03
    33fe:	9c 81       	ldd	r25, Y+4	; 0x04
    3400:	01 97       	sbiw	r24, 0x01	; 1
    3402:	f1 f7       	brne	.-4      	; 0x3400 <lcd_command+0x4de>
    3404:	9c 83       	std	Y+4, r25	; 0x04
    3406:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3408:	8d 81       	ldd	r24, Y+5	; 0x05
    340a:	9e 81       	ldd	r25, Y+6	; 0x06
    340c:	01 97       	sbiw	r24, 0x01	; 1
    340e:	9e 83       	std	Y+6, r25	; 0x06
    3410:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3412:	8d 81       	ldd	r24, Y+5	; 0x05
    3414:	9e 81       	ldd	r25, Y+6	; 0x06
    3416:	00 97       	sbiw	r24, 0x00	; 0
    3418:	69 f7       	brne	.-38     	; 0x33f4 <lcd_command+0x4d2>
    341a:	14 c0       	rjmp	.+40     	; 0x3444 <lcd_command+0x522>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    341c:	6f 81       	ldd	r22, Y+7	; 0x07
    341e:	78 85       	ldd	r23, Y+8	; 0x08
    3420:	89 85       	ldd	r24, Y+9	; 0x09
    3422:	9a 85       	ldd	r25, Y+10	; 0x0a
    3424:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3428:	dc 01       	movw	r26, r24
    342a:	cb 01       	movw	r24, r22
    342c:	9e 83       	std	Y+6, r25	; 0x06
    342e:	8d 83       	std	Y+5, r24	; 0x05
    3430:	8d 81       	ldd	r24, Y+5	; 0x05
    3432:	9e 81       	ldd	r25, Y+6	; 0x06
    3434:	9a 83       	std	Y+2, r25	; 0x02
    3436:	89 83       	std	Y+1, r24	; 0x01
    3438:	89 81       	ldd	r24, Y+1	; 0x01
    343a:	9a 81       	ldd	r25, Y+2	; 0x02
    343c:	01 97       	sbiw	r24, 0x01	; 1
    343e:	f1 f7       	brne	.-4      	; 0x343c <lcd_command+0x51a>
    3440:	9a 83       	std	Y+2, r25	; 0x02
    3442:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);  
	
    _delay_ms(5); 	 	        
}
    3444:	c9 5b       	subi	r28, 0xB9	; 185
    3446:	df 4f       	sbci	r29, 0xFF	; 255
    3448:	0f b6       	in	r0, 0x3f	; 63
    344a:	f8 94       	cli
    344c:	de bf       	out	0x3e, r29	; 62
    344e:	0f be       	out	0x3f, r0	; 63
    3450:	cd bf       	out	0x3d, r28	; 61
    3452:	cf 91       	pop	r28
    3454:	df 91       	pop	r29
    3456:	1f 91       	pop	r17
    3458:	0f 91       	pop	r16
    345a:	08 95       	ret

0000345c <lcd_sendChar>:
void lcd_sendChar(uint8_t data)
{
    345c:	df 93       	push	r29
    345e:	cf 93       	push	r28
    3460:	cd b7       	in	r28, 0x3d	; 61
    3462:	de b7       	in	r29, 0x3e	; 62
    3464:	e9 97       	sbiw	r28, 0x39	; 57
    3466:	0f b6       	in	r0, 0x3f	; 63
    3468:	f8 94       	cli
    346a:	de bf       	out	0x3e, r29	; 62
    346c:	0f be       	out	0x3f, r0	; 63
    346e:	cd bf       	out	0x3d, r28	; 61
    3470:	89 af       	std	Y+57, r24	; 0x39
    DIO_VidSetPortValue(LCD_DATA_PORT,(data&0xf0));
    3472:	89 ad       	ldd	r24, Y+57	; 0x39
    3474:	98 2f       	mov	r25, r24
    3476:	90 7f       	andi	r25, 0xF0	; 240
    3478:	82 e0       	ldi	r24, 0x02	; 2
    347a:	69 2f       	mov	r22, r25
    347c:	0e 94 d0 11 	call	0x23a0	; 0x23a0 <DIO_VidSetPortValue>
    DIO_voidSetPinValue(LS_PIN,HIGH);
    3480:	82 e0       	ldi	r24, 0x02	; 2
    3482:	60 e0       	ldi	r22, 0x00	; 0
    3484:	41 e0       	ldi	r20, 0x01	; 1
    3486:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(R_W_PIN,LOW);    
    348a:	82 e0       	ldi	r24, 0x02	; 2
    348c:	61 e0       	ldi	r22, 0x01	; 1
    348e:	40 e0       	ldi	r20, 0x00	; 0
    3490:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    DIO_voidSetPinValue(EN_PIN,HIGH);    
    3494:	82 e0       	ldi	r24, 0x02	; 2
    3496:	62 e0       	ldi	r22, 0x02	; 2
    3498:	41 e0       	ldi	r20, 0x01	; 1
    349a:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    349e:	80 e0       	ldi	r24, 0x00	; 0
    34a0:	90 e0       	ldi	r25, 0x00	; 0
    34a2:	a0 e0       	ldi	r26, 0x00	; 0
    34a4:	b0 e4       	ldi	r27, 0x40	; 64
    34a6:	8d ab       	std	Y+53, r24	; 0x35
    34a8:	9e ab       	std	Y+54, r25	; 0x36
    34aa:	af ab       	std	Y+55, r26	; 0x37
    34ac:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    34ae:	6d a9       	ldd	r22, Y+53	; 0x35
    34b0:	7e a9       	ldd	r23, Y+54	; 0x36
    34b2:	8f a9       	ldd	r24, Y+55	; 0x37
    34b4:	98 ad       	ldd	r25, Y+56	; 0x38
    34b6:	20 e0       	ldi	r18, 0x00	; 0
    34b8:	30 e0       	ldi	r19, 0x00	; 0
    34ba:	4a ef       	ldi	r20, 0xFA	; 250
    34bc:	54 e4       	ldi	r21, 0x44	; 68
    34be:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    34c2:	dc 01       	movw	r26, r24
    34c4:	cb 01       	movw	r24, r22
    34c6:	89 ab       	std	Y+49, r24	; 0x31
    34c8:	9a ab       	std	Y+50, r25	; 0x32
    34ca:	ab ab       	std	Y+51, r26	; 0x33
    34cc:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    34ce:	69 a9       	ldd	r22, Y+49	; 0x31
    34d0:	7a a9       	ldd	r23, Y+50	; 0x32
    34d2:	8b a9       	ldd	r24, Y+51	; 0x33
    34d4:	9c a9       	ldd	r25, Y+52	; 0x34
    34d6:	20 e0       	ldi	r18, 0x00	; 0
    34d8:	30 e0       	ldi	r19, 0x00	; 0
    34da:	40 e8       	ldi	r20, 0x80	; 128
    34dc:	5f e3       	ldi	r21, 0x3F	; 63
    34de:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    34e2:	88 23       	and	r24, r24
    34e4:	2c f4       	brge	.+10     	; 0x34f0 <lcd_sendChar+0x94>
		__ticks = 1;
    34e6:	81 e0       	ldi	r24, 0x01	; 1
    34e8:	90 e0       	ldi	r25, 0x00	; 0
    34ea:	98 ab       	std	Y+48, r25	; 0x30
    34ec:	8f a7       	std	Y+47, r24	; 0x2f
    34ee:	3f c0       	rjmp	.+126    	; 0x356e <lcd_sendChar+0x112>
	else if (__tmp > 65535)
    34f0:	69 a9       	ldd	r22, Y+49	; 0x31
    34f2:	7a a9       	ldd	r23, Y+50	; 0x32
    34f4:	8b a9       	ldd	r24, Y+51	; 0x33
    34f6:	9c a9       	ldd	r25, Y+52	; 0x34
    34f8:	20 e0       	ldi	r18, 0x00	; 0
    34fa:	3f ef       	ldi	r19, 0xFF	; 255
    34fc:	4f e7       	ldi	r20, 0x7F	; 127
    34fe:	57 e4       	ldi	r21, 0x47	; 71
    3500:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3504:	18 16       	cp	r1, r24
    3506:	4c f5       	brge	.+82     	; 0x355a <lcd_sendChar+0xfe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3508:	6d a9       	ldd	r22, Y+53	; 0x35
    350a:	7e a9       	ldd	r23, Y+54	; 0x36
    350c:	8f a9       	ldd	r24, Y+55	; 0x37
    350e:	98 ad       	ldd	r25, Y+56	; 0x38
    3510:	20 e0       	ldi	r18, 0x00	; 0
    3512:	30 e0       	ldi	r19, 0x00	; 0
    3514:	40 e2       	ldi	r20, 0x20	; 32
    3516:	51 e4       	ldi	r21, 0x41	; 65
    3518:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    351c:	dc 01       	movw	r26, r24
    351e:	cb 01       	movw	r24, r22
    3520:	bc 01       	movw	r22, r24
    3522:	cd 01       	movw	r24, r26
    3524:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3528:	dc 01       	movw	r26, r24
    352a:	cb 01       	movw	r24, r22
    352c:	98 ab       	std	Y+48, r25	; 0x30
    352e:	8f a7       	std	Y+47, r24	; 0x2f
    3530:	0f c0       	rjmp	.+30     	; 0x3550 <lcd_sendChar+0xf4>
    3532:	88 ec       	ldi	r24, 0xC8	; 200
    3534:	90 e0       	ldi	r25, 0x00	; 0
    3536:	9e a7       	std	Y+46, r25	; 0x2e
    3538:	8d a7       	std	Y+45, r24	; 0x2d
    353a:	8d a5       	ldd	r24, Y+45	; 0x2d
    353c:	9e a5       	ldd	r25, Y+46	; 0x2e
    353e:	01 97       	sbiw	r24, 0x01	; 1
    3540:	f1 f7       	brne	.-4      	; 0x353e <lcd_sendChar+0xe2>
    3542:	9e a7       	std	Y+46, r25	; 0x2e
    3544:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3546:	8f a5       	ldd	r24, Y+47	; 0x2f
    3548:	98 a9       	ldd	r25, Y+48	; 0x30
    354a:	01 97       	sbiw	r24, 0x01	; 1
    354c:	98 ab       	std	Y+48, r25	; 0x30
    354e:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3550:	8f a5       	ldd	r24, Y+47	; 0x2f
    3552:	98 a9       	ldd	r25, Y+48	; 0x30
    3554:	00 97       	sbiw	r24, 0x00	; 0
    3556:	69 f7       	brne	.-38     	; 0x3532 <lcd_sendChar+0xd6>
    3558:	14 c0       	rjmp	.+40     	; 0x3582 <lcd_sendChar+0x126>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    355a:	69 a9       	ldd	r22, Y+49	; 0x31
    355c:	7a a9       	ldd	r23, Y+50	; 0x32
    355e:	8b a9       	ldd	r24, Y+51	; 0x33
    3560:	9c a9       	ldd	r25, Y+52	; 0x34
    3562:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3566:	dc 01       	movw	r26, r24
    3568:	cb 01       	movw	r24, r22
    356a:	98 ab       	std	Y+48, r25	; 0x30
    356c:	8f a7       	std	Y+47, r24	; 0x2f
    356e:	8f a5       	ldd	r24, Y+47	; 0x2f
    3570:	98 a9       	ldd	r25, Y+48	; 0x30
    3572:	9c a7       	std	Y+44, r25	; 0x2c
    3574:	8b a7       	std	Y+43, r24	; 0x2b
    3576:	8b a5       	ldd	r24, Y+43	; 0x2b
    3578:	9c a5       	ldd	r25, Y+44	; 0x2c
    357a:	01 97       	sbiw	r24, 0x01	; 1
    357c:	f1 f7       	brne	.-4      	; 0x357a <lcd_sendChar+0x11e>
    357e:	9c a7       	std	Y+44, r25	; 0x2c
    3580:	8b a7       	std	Y+43, r24	; 0x2b
    _delay_ms(2);    
    DIO_voidSetPinValue(EN_PIN,LOW);
    3582:	82 e0       	ldi	r24, 0x02	; 2
    3584:	62 e0       	ldi	r22, 0x02	; 2
    3586:	40 e0       	ldi	r20, 0x00	; 0
    3588:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    358c:	80 e0       	ldi	r24, 0x00	; 0
    358e:	90 e0       	ldi	r25, 0x00	; 0
    3590:	a0 e0       	ldi	r26, 0x00	; 0
    3592:	b0 e4       	ldi	r27, 0x40	; 64
    3594:	8f a3       	std	Y+39, r24	; 0x27
    3596:	98 a7       	std	Y+40, r25	; 0x28
    3598:	a9 a7       	std	Y+41, r26	; 0x29
    359a:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    359c:	6f a1       	ldd	r22, Y+39	; 0x27
    359e:	78 a5       	ldd	r23, Y+40	; 0x28
    35a0:	89 a5       	ldd	r24, Y+41	; 0x29
    35a2:	9a a5       	ldd	r25, Y+42	; 0x2a
    35a4:	20 e0       	ldi	r18, 0x00	; 0
    35a6:	30 e0       	ldi	r19, 0x00	; 0
    35a8:	4a ef       	ldi	r20, 0xFA	; 250
    35aa:	54 e4       	ldi	r21, 0x44	; 68
    35ac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    35b0:	dc 01       	movw	r26, r24
    35b2:	cb 01       	movw	r24, r22
    35b4:	8b a3       	std	Y+35, r24	; 0x23
    35b6:	9c a3       	std	Y+36, r25	; 0x24
    35b8:	ad a3       	std	Y+37, r26	; 0x25
    35ba:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    35bc:	6b a1       	ldd	r22, Y+35	; 0x23
    35be:	7c a1       	ldd	r23, Y+36	; 0x24
    35c0:	8d a1       	ldd	r24, Y+37	; 0x25
    35c2:	9e a1       	ldd	r25, Y+38	; 0x26
    35c4:	20 e0       	ldi	r18, 0x00	; 0
    35c6:	30 e0       	ldi	r19, 0x00	; 0
    35c8:	40 e8       	ldi	r20, 0x80	; 128
    35ca:	5f e3       	ldi	r21, 0x3F	; 63
    35cc:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    35d0:	88 23       	and	r24, r24
    35d2:	2c f4       	brge	.+10     	; 0x35de <lcd_sendChar+0x182>
		__ticks = 1;
    35d4:	81 e0       	ldi	r24, 0x01	; 1
    35d6:	90 e0       	ldi	r25, 0x00	; 0
    35d8:	9a a3       	std	Y+34, r25	; 0x22
    35da:	89 a3       	std	Y+33, r24	; 0x21
    35dc:	3f c0       	rjmp	.+126    	; 0x365c <lcd_sendChar+0x200>
	else if (__tmp > 65535)
    35de:	6b a1       	ldd	r22, Y+35	; 0x23
    35e0:	7c a1       	ldd	r23, Y+36	; 0x24
    35e2:	8d a1       	ldd	r24, Y+37	; 0x25
    35e4:	9e a1       	ldd	r25, Y+38	; 0x26
    35e6:	20 e0       	ldi	r18, 0x00	; 0
    35e8:	3f ef       	ldi	r19, 0xFF	; 255
    35ea:	4f e7       	ldi	r20, 0x7F	; 127
    35ec:	57 e4       	ldi	r21, 0x47	; 71
    35ee:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    35f2:	18 16       	cp	r1, r24
    35f4:	4c f5       	brge	.+82     	; 0x3648 <lcd_sendChar+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    35f6:	6f a1       	ldd	r22, Y+39	; 0x27
    35f8:	78 a5       	ldd	r23, Y+40	; 0x28
    35fa:	89 a5       	ldd	r24, Y+41	; 0x29
    35fc:	9a a5       	ldd	r25, Y+42	; 0x2a
    35fe:	20 e0       	ldi	r18, 0x00	; 0
    3600:	30 e0       	ldi	r19, 0x00	; 0
    3602:	40 e2       	ldi	r20, 0x20	; 32
    3604:	51 e4       	ldi	r21, 0x41	; 65
    3606:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    360a:	dc 01       	movw	r26, r24
    360c:	cb 01       	movw	r24, r22
    360e:	bc 01       	movw	r22, r24
    3610:	cd 01       	movw	r24, r26
    3612:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3616:	dc 01       	movw	r26, r24
    3618:	cb 01       	movw	r24, r22
    361a:	9a a3       	std	Y+34, r25	; 0x22
    361c:	89 a3       	std	Y+33, r24	; 0x21
    361e:	0f c0       	rjmp	.+30     	; 0x363e <lcd_sendChar+0x1e2>
    3620:	88 ec       	ldi	r24, 0xC8	; 200
    3622:	90 e0       	ldi	r25, 0x00	; 0
    3624:	98 a3       	std	Y+32, r25	; 0x20
    3626:	8f 8f       	std	Y+31, r24	; 0x1f
    3628:	8f 8d       	ldd	r24, Y+31	; 0x1f
    362a:	98 a1       	ldd	r25, Y+32	; 0x20
    362c:	01 97       	sbiw	r24, 0x01	; 1
    362e:	f1 f7       	brne	.-4      	; 0x362c <lcd_sendChar+0x1d0>
    3630:	98 a3       	std	Y+32, r25	; 0x20
    3632:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3634:	89 a1       	ldd	r24, Y+33	; 0x21
    3636:	9a a1       	ldd	r25, Y+34	; 0x22
    3638:	01 97       	sbiw	r24, 0x01	; 1
    363a:	9a a3       	std	Y+34, r25	; 0x22
    363c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    363e:	89 a1       	ldd	r24, Y+33	; 0x21
    3640:	9a a1       	ldd	r25, Y+34	; 0x22
    3642:	00 97       	sbiw	r24, 0x00	; 0
    3644:	69 f7       	brne	.-38     	; 0x3620 <lcd_sendChar+0x1c4>
    3646:	14 c0       	rjmp	.+40     	; 0x3670 <lcd_sendChar+0x214>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3648:	6b a1       	ldd	r22, Y+35	; 0x23
    364a:	7c a1       	ldd	r23, Y+36	; 0x24
    364c:	8d a1       	ldd	r24, Y+37	; 0x25
    364e:	9e a1       	ldd	r25, Y+38	; 0x26
    3650:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3654:	dc 01       	movw	r26, r24
    3656:	cb 01       	movw	r24, r22
    3658:	9a a3       	std	Y+34, r25	; 0x22
    365a:	89 a3       	std	Y+33, r24	; 0x21
    365c:	89 a1       	ldd	r24, Y+33	; 0x21
    365e:	9a a1       	ldd	r25, Y+34	; 0x22
    3660:	9e 8f       	std	Y+30, r25	; 0x1e
    3662:	8d 8f       	std	Y+29, r24	; 0x1d
    3664:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3666:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3668:	01 97       	sbiw	r24, 0x01	; 1
    366a:	f1 f7       	brne	.-4      	; 0x3668 <lcd_sendChar+0x20c>
    366c:	9e 8f       	std	Y+30, r25	; 0x1e
    366e:	8d 8f       	std	Y+29, r24	; 0x1d
    _delay_ms(2);     
    DIO_VidSetPortValue(LCD_DATA_PORT, (data<<4));
    3670:	89 ad       	ldd	r24, Y+57	; 0x39
    3672:	98 2f       	mov	r25, r24
    3674:	92 95       	swap	r25
    3676:	90 7f       	andi	r25, 0xF0	; 240
    3678:	82 e0       	ldi	r24, 0x02	; 2
    367a:	69 2f       	mov	r22, r25
    367c:	0e 94 d0 11 	call	0x23a0	; 0x23a0 <DIO_VidSetPortValue>
    DIO_voidSetPinValue(LS_PIN,HIGH);    
    3680:	82 e0       	ldi	r24, 0x02	; 2
    3682:	60 e0       	ldi	r22, 0x00	; 0
    3684:	41 e0       	ldi	r20, 0x01	; 1
    3686:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
	DIO_voidSetPinValue(EN_PIN,HIGH);  
    368a:	82 e0       	ldi	r24, 0x02	; 2
    368c:	62 e0       	ldi	r22, 0x02	; 2
    368e:	41 e0       	ldi	r20, 0x01	; 1
    3690:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    3694:	80 e0       	ldi	r24, 0x00	; 0
    3696:	90 e0       	ldi	r25, 0x00	; 0
    3698:	a0 e0       	ldi	r26, 0x00	; 0
    369a:	b0 e4       	ldi	r27, 0x40	; 64
    369c:	89 8f       	std	Y+25, r24	; 0x19
    369e:	9a 8f       	std	Y+26, r25	; 0x1a
    36a0:	ab 8f       	std	Y+27, r26	; 0x1b
    36a2:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    36a4:	69 8d       	ldd	r22, Y+25	; 0x19
    36a6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    36a8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    36aa:	9c 8d       	ldd	r25, Y+28	; 0x1c
    36ac:	20 e0       	ldi	r18, 0x00	; 0
    36ae:	30 e0       	ldi	r19, 0x00	; 0
    36b0:	4a ef       	ldi	r20, 0xFA	; 250
    36b2:	54 e4       	ldi	r21, 0x44	; 68
    36b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36b8:	dc 01       	movw	r26, r24
    36ba:	cb 01       	movw	r24, r22
    36bc:	8d 8b       	std	Y+21, r24	; 0x15
    36be:	9e 8b       	std	Y+22, r25	; 0x16
    36c0:	af 8b       	std	Y+23, r26	; 0x17
    36c2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    36c4:	6d 89       	ldd	r22, Y+21	; 0x15
    36c6:	7e 89       	ldd	r23, Y+22	; 0x16
    36c8:	8f 89       	ldd	r24, Y+23	; 0x17
    36ca:	98 8d       	ldd	r25, Y+24	; 0x18
    36cc:	20 e0       	ldi	r18, 0x00	; 0
    36ce:	30 e0       	ldi	r19, 0x00	; 0
    36d0:	40 e8       	ldi	r20, 0x80	; 128
    36d2:	5f e3       	ldi	r21, 0x3F	; 63
    36d4:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    36d8:	88 23       	and	r24, r24
    36da:	2c f4       	brge	.+10     	; 0x36e6 <lcd_sendChar+0x28a>
		__ticks = 1;
    36dc:	81 e0       	ldi	r24, 0x01	; 1
    36de:	90 e0       	ldi	r25, 0x00	; 0
    36e0:	9c 8b       	std	Y+20, r25	; 0x14
    36e2:	8b 8b       	std	Y+19, r24	; 0x13
    36e4:	3f c0       	rjmp	.+126    	; 0x3764 <lcd_sendChar+0x308>
	else if (__tmp > 65535)
    36e6:	6d 89       	ldd	r22, Y+21	; 0x15
    36e8:	7e 89       	ldd	r23, Y+22	; 0x16
    36ea:	8f 89       	ldd	r24, Y+23	; 0x17
    36ec:	98 8d       	ldd	r25, Y+24	; 0x18
    36ee:	20 e0       	ldi	r18, 0x00	; 0
    36f0:	3f ef       	ldi	r19, 0xFF	; 255
    36f2:	4f e7       	ldi	r20, 0x7F	; 127
    36f4:	57 e4       	ldi	r21, 0x47	; 71
    36f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    36fa:	18 16       	cp	r1, r24
    36fc:	4c f5       	brge	.+82     	; 0x3750 <lcd_sendChar+0x2f4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36fe:	69 8d       	ldd	r22, Y+25	; 0x19
    3700:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3702:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3704:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3706:	20 e0       	ldi	r18, 0x00	; 0
    3708:	30 e0       	ldi	r19, 0x00	; 0
    370a:	40 e2       	ldi	r20, 0x20	; 32
    370c:	51 e4       	ldi	r21, 0x41	; 65
    370e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3712:	dc 01       	movw	r26, r24
    3714:	cb 01       	movw	r24, r22
    3716:	bc 01       	movw	r22, r24
    3718:	cd 01       	movw	r24, r26
    371a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    371e:	dc 01       	movw	r26, r24
    3720:	cb 01       	movw	r24, r22
    3722:	9c 8b       	std	Y+20, r25	; 0x14
    3724:	8b 8b       	std	Y+19, r24	; 0x13
    3726:	0f c0       	rjmp	.+30     	; 0x3746 <lcd_sendChar+0x2ea>
    3728:	88 ec       	ldi	r24, 0xC8	; 200
    372a:	90 e0       	ldi	r25, 0x00	; 0
    372c:	9a 8b       	std	Y+18, r25	; 0x12
    372e:	89 8b       	std	Y+17, r24	; 0x11
    3730:	89 89       	ldd	r24, Y+17	; 0x11
    3732:	9a 89       	ldd	r25, Y+18	; 0x12
    3734:	01 97       	sbiw	r24, 0x01	; 1
    3736:	f1 f7       	brne	.-4      	; 0x3734 <lcd_sendChar+0x2d8>
    3738:	9a 8b       	std	Y+18, r25	; 0x12
    373a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    373c:	8b 89       	ldd	r24, Y+19	; 0x13
    373e:	9c 89       	ldd	r25, Y+20	; 0x14
    3740:	01 97       	sbiw	r24, 0x01	; 1
    3742:	9c 8b       	std	Y+20, r25	; 0x14
    3744:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3746:	8b 89       	ldd	r24, Y+19	; 0x13
    3748:	9c 89       	ldd	r25, Y+20	; 0x14
    374a:	00 97       	sbiw	r24, 0x00	; 0
    374c:	69 f7       	brne	.-38     	; 0x3728 <lcd_sendChar+0x2cc>
    374e:	14 c0       	rjmp	.+40     	; 0x3778 <lcd_sendChar+0x31c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3750:	6d 89       	ldd	r22, Y+21	; 0x15
    3752:	7e 89       	ldd	r23, Y+22	; 0x16
    3754:	8f 89       	ldd	r24, Y+23	; 0x17
    3756:	98 8d       	ldd	r25, Y+24	; 0x18
    3758:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    375c:	dc 01       	movw	r26, r24
    375e:	cb 01       	movw	r24, r22
    3760:	9c 8b       	std	Y+20, r25	; 0x14
    3762:	8b 8b       	std	Y+19, r24	; 0x13
    3764:	8b 89       	ldd	r24, Y+19	; 0x13
    3766:	9c 89       	ldd	r25, Y+20	; 0x14
    3768:	98 8b       	std	Y+16, r25	; 0x10
    376a:	8f 87       	std	Y+15, r24	; 0x0f
    376c:	8f 85       	ldd	r24, Y+15	; 0x0f
    376e:	98 89       	ldd	r25, Y+16	; 0x10
    3770:	01 97       	sbiw	r24, 0x01	; 1
    3772:	f1 f7       	brne	.-4      	; 0x3770 <lcd_sendChar+0x314>
    3774:	98 8b       	std	Y+16, r25	; 0x10
    3776:	8f 87       	std	Y+15, r24	; 0x0f
    _delay_ms(2);   
    DIO_voidSetPinValue(EN_PIN,LOW);  
    3778:	82 e0       	ldi	r24, 0x02	; 2
    377a:	62 e0       	ldi	r22, 0x02	; 2
    377c:	40 e0       	ldi	r20, 0x00	; 0
    377e:	0e 94 60 0f 	call	0x1ec0	; 0x1ec0 <DIO_voidSetPinValue>
    3782:	80 e0       	ldi	r24, 0x00	; 0
    3784:	90 e0       	ldi	r25, 0x00	; 0
    3786:	a0 e0       	ldi	r26, 0x00	; 0
    3788:	b0 e4       	ldi	r27, 0x40	; 64
    378a:	8b 87       	std	Y+11, r24	; 0x0b
    378c:	9c 87       	std	Y+12, r25	; 0x0c
    378e:	ad 87       	std	Y+13, r26	; 0x0d
    3790:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3792:	6b 85       	ldd	r22, Y+11	; 0x0b
    3794:	7c 85       	ldd	r23, Y+12	; 0x0c
    3796:	8d 85       	ldd	r24, Y+13	; 0x0d
    3798:	9e 85       	ldd	r25, Y+14	; 0x0e
    379a:	20 e0       	ldi	r18, 0x00	; 0
    379c:	30 e0       	ldi	r19, 0x00	; 0
    379e:	4a ef       	ldi	r20, 0xFA	; 250
    37a0:	54 e4       	ldi	r21, 0x44	; 68
    37a2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    37a6:	dc 01       	movw	r26, r24
    37a8:	cb 01       	movw	r24, r22
    37aa:	8f 83       	std	Y+7, r24	; 0x07
    37ac:	98 87       	std	Y+8, r25	; 0x08
    37ae:	a9 87       	std	Y+9, r26	; 0x09
    37b0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    37b2:	6f 81       	ldd	r22, Y+7	; 0x07
    37b4:	78 85       	ldd	r23, Y+8	; 0x08
    37b6:	89 85       	ldd	r24, Y+9	; 0x09
    37b8:	9a 85       	ldd	r25, Y+10	; 0x0a
    37ba:	20 e0       	ldi	r18, 0x00	; 0
    37bc:	30 e0       	ldi	r19, 0x00	; 0
    37be:	40 e8       	ldi	r20, 0x80	; 128
    37c0:	5f e3       	ldi	r21, 0x3F	; 63
    37c2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    37c6:	88 23       	and	r24, r24
    37c8:	2c f4       	brge	.+10     	; 0x37d4 <lcd_sendChar+0x378>
		__ticks = 1;
    37ca:	81 e0       	ldi	r24, 0x01	; 1
    37cc:	90 e0       	ldi	r25, 0x00	; 0
    37ce:	9e 83       	std	Y+6, r25	; 0x06
    37d0:	8d 83       	std	Y+5, r24	; 0x05
    37d2:	3f c0       	rjmp	.+126    	; 0x3852 <lcd_sendChar+0x3f6>
	else if (__tmp > 65535)
    37d4:	6f 81       	ldd	r22, Y+7	; 0x07
    37d6:	78 85       	ldd	r23, Y+8	; 0x08
    37d8:	89 85       	ldd	r24, Y+9	; 0x09
    37da:	9a 85       	ldd	r25, Y+10	; 0x0a
    37dc:	20 e0       	ldi	r18, 0x00	; 0
    37de:	3f ef       	ldi	r19, 0xFF	; 255
    37e0:	4f e7       	ldi	r20, 0x7F	; 127
    37e2:	57 e4       	ldi	r21, 0x47	; 71
    37e4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    37e8:	18 16       	cp	r1, r24
    37ea:	4c f5       	brge	.+82     	; 0x383e <lcd_sendChar+0x3e2>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    37ec:	6b 85       	ldd	r22, Y+11	; 0x0b
    37ee:	7c 85       	ldd	r23, Y+12	; 0x0c
    37f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    37f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    37f4:	20 e0       	ldi	r18, 0x00	; 0
    37f6:	30 e0       	ldi	r19, 0x00	; 0
    37f8:	40 e2       	ldi	r20, 0x20	; 32
    37fa:	51 e4       	ldi	r21, 0x41	; 65
    37fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3800:	dc 01       	movw	r26, r24
    3802:	cb 01       	movw	r24, r22
    3804:	bc 01       	movw	r22, r24
    3806:	cd 01       	movw	r24, r26
    3808:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    380c:	dc 01       	movw	r26, r24
    380e:	cb 01       	movw	r24, r22
    3810:	9e 83       	std	Y+6, r25	; 0x06
    3812:	8d 83       	std	Y+5, r24	; 0x05
    3814:	0f c0       	rjmp	.+30     	; 0x3834 <lcd_sendChar+0x3d8>
    3816:	88 ec       	ldi	r24, 0xC8	; 200
    3818:	90 e0       	ldi	r25, 0x00	; 0
    381a:	9c 83       	std	Y+4, r25	; 0x04
    381c:	8b 83       	std	Y+3, r24	; 0x03
    381e:	8b 81       	ldd	r24, Y+3	; 0x03
    3820:	9c 81       	ldd	r25, Y+4	; 0x04
    3822:	01 97       	sbiw	r24, 0x01	; 1
    3824:	f1 f7       	brne	.-4      	; 0x3822 <lcd_sendChar+0x3c6>
    3826:	9c 83       	std	Y+4, r25	; 0x04
    3828:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    382a:	8d 81       	ldd	r24, Y+5	; 0x05
    382c:	9e 81       	ldd	r25, Y+6	; 0x06
    382e:	01 97       	sbiw	r24, 0x01	; 1
    3830:	9e 83       	std	Y+6, r25	; 0x06
    3832:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3834:	8d 81       	ldd	r24, Y+5	; 0x05
    3836:	9e 81       	ldd	r25, Y+6	; 0x06
    3838:	00 97       	sbiw	r24, 0x00	; 0
    383a:	69 f7       	brne	.-38     	; 0x3816 <lcd_sendChar+0x3ba>
    383c:	14 c0       	rjmp	.+40     	; 0x3866 <lcd_sendChar+0x40a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    383e:	6f 81       	ldd	r22, Y+7	; 0x07
    3840:	78 85       	ldd	r23, Y+8	; 0x08
    3842:	89 85       	ldd	r24, Y+9	; 0x09
    3844:	9a 85       	ldd	r25, Y+10	; 0x0a
    3846:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    384a:	dc 01       	movw	r26, r24
    384c:	cb 01       	movw	r24, r22
    384e:	9e 83       	std	Y+6, r25	; 0x06
    3850:	8d 83       	std	Y+5, r24	; 0x05
    3852:	8d 81       	ldd	r24, Y+5	; 0x05
    3854:	9e 81       	ldd	r25, Y+6	; 0x06
    3856:	9a 83       	std	Y+2, r25	; 0x02
    3858:	89 83       	std	Y+1, r24	; 0x01
    385a:	89 81       	ldd	r24, Y+1	; 0x01
    385c:	9a 81       	ldd	r25, Y+2	; 0x02
    385e:	01 97       	sbiw	r24, 0x01	; 1
    3860:	f1 f7       	brne	.-4      	; 0x385e <lcd_sendChar+0x402>
    3862:	9a 83       	std	Y+2, r25	; 0x02
    3864:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);   	

}
    3866:	e9 96       	adiw	r28, 0x39	; 57
    3868:	0f b6       	in	r0, 0x3f	; 63
    386a:	f8 94       	cli
    386c:	de bf       	out	0x3e, r29	; 62
    386e:	0f be       	out	0x3f, r0	; 63
    3870:	cd bf       	out	0x3d, r28	; 61
    3872:	cf 91       	pop	r28
    3874:	df 91       	pop	r29
    3876:	08 95       	ret

00003878 <lcd_sendString>:
void lcd_sendString(uint8_t * data)
{
    3878:	df 93       	push	r29
    387a:	cf 93       	push	r28
    387c:	00 d0       	rcall	.+0      	; 0x387e <lcd_sendString+0x6>
    387e:	0f 92       	push	r0
    3880:	cd b7       	in	r28, 0x3d	; 61
    3882:	de b7       	in	r29, 0x3e	; 62
    3884:	9b 83       	std	Y+3, r25	; 0x03
    3886:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t i=0;
    3888:	19 82       	std	Y+1, r1	; 0x01
    388a:	0e c0       	rjmp	.+28     	; 0x38a8 <lcd_sendString+0x30>

	while(data[i] != '\0')
	{

		lcd_sendChar(data[i]);
    388c:	89 81       	ldd	r24, Y+1	; 0x01
    388e:	28 2f       	mov	r18, r24
    3890:	30 e0       	ldi	r19, 0x00	; 0
    3892:	8a 81       	ldd	r24, Y+2	; 0x02
    3894:	9b 81       	ldd	r25, Y+3	; 0x03
    3896:	fc 01       	movw	r30, r24
    3898:	e2 0f       	add	r30, r18
    389a:	f3 1f       	adc	r31, r19
    389c:	80 81       	ld	r24, Z
    389e:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
		i++;
    38a2:	89 81       	ldd	r24, Y+1	; 0x01
    38a4:	8f 5f       	subi	r24, 0xFF	; 255
    38a6:	89 83       	std	Y+1, r24	; 0x01
}
void lcd_sendString(uint8_t * data)
{
	uint8_t i=0;

	while(data[i] != '\0')
    38a8:	89 81       	ldd	r24, Y+1	; 0x01
    38aa:	28 2f       	mov	r18, r24
    38ac:	30 e0       	ldi	r19, 0x00	; 0
    38ae:	8a 81       	ldd	r24, Y+2	; 0x02
    38b0:	9b 81       	ldd	r25, Y+3	; 0x03
    38b2:	fc 01       	movw	r30, r24
    38b4:	e2 0f       	add	r30, r18
    38b6:	f3 1f       	adc	r31, r19
    38b8:	80 81       	ld	r24, Z
    38ba:	88 23       	and	r24, r24
    38bc:	39 f7       	brne	.-50     	; 0x388c <lcd_sendString+0x14>
	{

		lcd_sendChar(data[i]);
		i++;
	}
}
    38be:	0f 90       	pop	r0
    38c0:	0f 90       	pop	r0
    38c2:	0f 90       	pop	r0
    38c4:	cf 91       	pop	r28
    38c6:	df 91       	pop	r29
    38c8:	08 95       	ret

000038ca <lcd_sendNum>:
void lcd_sendNum( uint16_t copy_u16number)
{
    38ca:	df 93       	push	r29
    38cc:	cf 93       	push	r28
    38ce:	cd b7       	in	r28, 0x3d	; 61
    38d0:	de b7       	in	r29, 0x3e	; 62
    38d2:	2a 97       	sbiw	r28, 0x0a	; 10
    38d4:	0f b6       	in	r0, 0x3f	; 63
    38d6:	f8 94       	cli
    38d8:	de bf       	out	0x3e, r29	; 62
    38da:	0f be       	out	0x3f, r0	; 63
    38dc:	cd bf       	out	0x3d, r28	; 61
    38de:	98 87       	std	Y+8, r25	; 0x08
    38e0:	8f 83       	std	Y+7, r24	; 0x07

	if (copy_u16number==0)
    38e2:	8f 81       	ldd	r24, Y+7	; 0x07
    38e4:	98 85       	ldd	r25, Y+8	; 0x08
    38e6:	00 97       	sbiw	r24, 0x00	; 0
    38e8:	19 f4       	brne	.+6      	; 0x38f0 <lcd_sendNum+0x26>
	{
		lcd_sendChar('0');
    38ea:	80 e3       	ldi	r24, 0x30	; 48
    38ec:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
	}
	sint8_t i=0;
    38f0:	19 82       	std	Y+1, r1	; 0x01
    38f2:	1f c0       	rjmp	.+62     	; 0x3932 <lcd_sendNum+0x68>
	uint8_t str_num[5];
	while(copy_u16number>0)
	{
		str_num[i]=copy_u16number%10;
    38f4:	89 81       	ldd	r24, Y+1	; 0x01
    38f6:	e8 2f       	mov	r30, r24
    38f8:	ff 27       	eor	r31, r31
    38fa:	e7 fd       	sbrc	r30, 7
    38fc:	f0 95       	com	r31
    38fe:	8f 81       	ldd	r24, Y+7	; 0x07
    3900:	98 85       	ldd	r25, Y+8	; 0x08
    3902:	2a e0       	ldi	r18, 0x0A	; 10
    3904:	30 e0       	ldi	r19, 0x00	; 0
    3906:	b9 01       	movw	r22, r18
    3908:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <__udivmodhi4>
    390c:	28 2f       	mov	r18, r24
    390e:	ce 01       	movw	r24, r28
    3910:	02 96       	adiw	r24, 0x02	; 2
    3912:	e8 0f       	add	r30, r24
    3914:	f9 1f       	adc	r31, r25
    3916:	20 83       	st	Z, r18
		copy_u16number/=10;
    3918:	8f 81       	ldd	r24, Y+7	; 0x07
    391a:	98 85       	ldd	r25, Y+8	; 0x08
    391c:	2a e0       	ldi	r18, 0x0A	; 10
    391e:	30 e0       	ldi	r19, 0x00	; 0
    3920:	b9 01       	movw	r22, r18
    3922:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <__udivmodhi4>
    3926:	cb 01       	movw	r24, r22
    3928:	98 87       	std	Y+8, r25	; 0x08
    392a:	8f 83       	std	Y+7, r24	; 0x07
		i++;
    392c:	89 81       	ldd	r24, Y+1	; 0x01
    392e:	8f 5f       	subi	r24, 0xFF	; 255
    3930:	89 83       	std	Y+1, r24	; 0x01
	{
		lcd_sendChar('0');
	}
	sint8_t i=0;
	uint8_t str_num[5];
	while(copy_u16number>0)
    3932:	8f 81       	ldd	r24, Y+7	; 0x07
    3934:	98 85       	ldd	r25, Y+8	; 0x08
    3936:	00 97       	sbiw	r24, 0x00	; 0
    3938:	e9 f6       	brne	.-70     	; 0x38f4 <lcd_sendNum+0x2a>
	{
		str_num[i]=copy_u16number%10;
		copy_u16number/=10;
		i++;
	}
	i--;
    393a:	89 81       	ldd	r24, Y+1	; 0x01
    393c:	81 50       	subi	r24, 0x01	; 1
    393e:	89 83       	std	Y+1, r24	; 0x01
    3940:	7e c0       	rjmp	.+252    	; 0x3a3e <lcd_sendNum+0x174>
	while(i>=0)
	{
		switch(str_num[i])
    3942:	89 81       	ldd	r24, Y+1	; 0x01
    3944:	28 2f       	mov	r18, r24
    3946:	33 27       	eor	r19, r19
    3948:	27 fd       	sbrc	r18, 7
    394a:	30 95       	com	r19
    394c:	ce 01       	movw	r24, r28
    394e:	02 96       	adiw	r24, 0x02	; 2
    3950:	fc 01       	movw	r30, r24
    3952:	e2 0f       	add	r30, r18
    3954:	f3 1f       	adc	r31, r19
    3956:	80 81       	ld	r24, Z
    3958:	28 2f       	mov	r18, r24
    395a:	30 e0       	ldi	r19, 0x00	; 0
    395c:	3a 87       	std	Y+10, r19	; 0x0a
    395e:	29 87       	std	Y+9, r18	; 0x09
    3960:	89 85       	ldd	r24, Y+9	; 0x09
    3962:	9a 85       	ldd	r25, Y+10	; 0x0a
    3964:	84 30       	cpi	r24, 0x04	; 4
    3966:	91 05       	cpc	r25, r1
    3968:	09 f4       	brne	.+2      	; 0x396c <lcd_sendNum+0xa2>
    396a:	4f c0       	rjmp	.+158    	; 0x3a0a <lcd_sendNum+0x140>
    396c:	29 85       	ldd	r18, Y+9	; 0x09
    396e:	3a 85       	ldd	r19, Y+10	; 0x0a
    3970:	25 30       	cpi	r18, 0x05	; 5
    3972:	31 05       	cpc	r19, r1
    3974:	d4 f4       	brge	.+52     	; 0x39aa <lcd_sendNum+0xe0>
    3976:	89 85       	ldd	r24, Y+9	; 0x09
    3978:	9a 85       	ldd	r25, Y+10	; 0x0a
    397a:	81 30       	cpi	r24, 0x01	; 1
    397c:	91 05       	cpc	r25, r1
    397e:	c9 f1       	breq	.+114    	; 0x39f2 <lcd_sendNum+0x128>
    3980:	29 85       	ldd	r18, Y+9	; 0x09
    3982:	3a 85       	ldd	r19, Y+10	; 0x0a
    3984:	22 30       	cpi	r18, 0x02	; 2
    3986:	31 05       	cpc	r19, r1
    3988:	2c f4       	brge	.+10     	; 0x3994 <lcd_sendNum+0xca>
    398a:	89 85       	ldd	r24, Y+9	; 0x09
    398c:	9a 85       	ldd	r25, Y+10	; 0x0a
    398e:	00 97       	sbiw	r24, 0x00	; 0
    3990:	61 f1       	breq	.+88     	; 0x39ea <lcd_sendNum+0x120>
    3992:	52 c0       	rjmp	.+164    	; 0x3a38 <lcd_sendNum+0x16e>
    3994:	29 85       	ldd	r18, Y+9	; 0x09
    3996:	3a 85       	ldd	r19, Y+10	; 0x0a
    3998:	22 30       	cpi	r18, 0x02	; 2
    399a:	31 05       	cpc	r19, r1
    399c:	71 f1       	breq	.+92     	; 0x39fa <lcd_sendNum+0x130>
    399e:	89 85       	ldd	r24, Y+9	; 0x09
    39a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    39a2:	83 30       	cpi	r24, 0x03	; 3
    39a4:	91 05       	cpc	r25, r1
    39a6:	69 f1       	breq	.+90     	; 0x3a02 <lcd_sendNum+0x138>
    39a8:	47 c0       	rjmp	.+142    	; 0x3a38 <lcd_sendNum+0x16e>
    39aa:	29 85       	ldd	r18, Y+9	; 0x09
    39ac:	3a 85       	ldd	r19, Y+10	; 0x0a
    39ae:	27 30       	cpi	r18, 0x07	; 7
    39b0:	31 05       	cpc	r19, r1
    39b2:	b9 f1       	breq	.+110    	; 0x3a22 <lcd_sendNum+0x158>
    39b4:	89 85       	ldd	r24, Y+9	; 0x09
    39b6:	9a 85       	ldd	r25, Y+10	; 0x0a
    39b8:	88 30       	cpi	r24, 0x08	; 8
    39ba:	91 05       	cpc	r25, r1
    39bc:	5c f4       	brge	.+22     	; 0x39d4 <lcd_sendNum+0x10a>
    39be:	29 85       	ldd	r18, Y+9	; 0x09
    39c0:	3a 85       	ldd	r19, Y+10	; 0x0a
    39c2:	25 30       	cpi	r18, 0x05	; 5
    39c4:	31 05       	cpc	r19, r1
    39c6:	29 f1       	breq	.+74     	; 0x3a12 <lcd_sendNum+0x148>
    39c8:	89 85       	ldd	r24, Y+9	; 0x09
    39ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    39cc:	86 30       	cpi	r24, 0x06	; 6
    39ce:	91 05       	cpc	r25, r1
    39d0:	21 f1       	breq	.+72     	; 0x3a1a <lcd_sendNum+0x150>
    39d2:	32 c0       	rjmp	.+100    	; 0x3a38 <lcd_sendNum+0x16e>
    39d4:	29 85       	ldd	r18, Y+9	; 0x09
    39d6:	3a 85       	ldd	r19, Y+10	; 0x0a
    39d8:	28 30       	cpi	r18, 0x08	; 8
    39da:	31 05       	cpc	r19, r1
    39dc:	31 f1       	breq	.+76     	; 0x3a2a <lcd_sendNum+0x160>
    39de:	89 85       	ldd	r24, Y+9	; 0x09
    39e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    39e2:	89 30       	cpi	r24, 0x09	; 9
    39e4:	91 05       	cpc	r25, r1
    39e6:	29 f1       	breq	.+74     	; 0x3a32 <lcd_sendNum+0x168>
    39e8:	27 c0       	rjmp	.+78     	; 0x3a38 <lcd_sendNum+0x16e>
		{
		case 0 : lcd_sendChar('0');break;
    39ea:	80 e3       	ldi	r24, 0x30	; 48
    39ec:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    39f0:	23 c0       	rjmp	.+70     	; 0x3a38 <lcd_sendNum+0x16e>
		case 1 : lcd_sendChar('1');break;
    39f2:	81 e3       	ldi	r24, 0x31	; 49
    39f4:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    39f8:	1f c0       	rjmp	.+62     	; 0x3a38 <lcd_sendNum+0x16e>
		case 2 : lcd_sendChar('2');break;
    39fa:	82 e3       	ldi	r24, 0x32	; 50
    39fc:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a00:	1b c0       	rjmp	.+54     	; 0x3a38 <lcd_sendNum+0x16e>
		case 3 : lcd_sendChar('3');break;
    3a02:	83 e3       	ldi	r24, 0x33	; 51
    3a04:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a08:	17 c0       	rjmp	.+46     	; 0x3a38 <lcd_sendNum+0x16e>
		case 4 : lcd_sendChar('4');break;
    3a0a:	84 e3       	ldi	r24, 0x34	; 52
    3a0c:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a10:	13 c0       	rjmp	.+38     	; 0x3a38 <lcd_sendNum+0x16e>
		case 5 : lcd_sendChar('5');break;
    3a12:	85 e3       	ldi	r24, 0x35	; 53
    3a14:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a18:	0f c0       	rjmp	.+30     	; 0x3a38 <lcd_sendNum+0x16e>
		case 6 : lcd_sendChar('6');break;
    3a1a:	86 e3       	ldi	r24, 0x36	; 54
    3a1c:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a20:	0b c0       	rjmp	.+22     	; 0x3a38 <lcd_sendNum+0x16e>
		case 7 : lcd_sendChar('7');break;
    3a22:	87 e3       	ldi	r24, 0x37	; 55
    3a24:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a28:	07 c0       	rjmp	.+14     	; 0x3a38 <lcd_sendNum+0x16e>
		case 8 : lcd_sendChar('8');break;
    3a2a:	88 e3       	ldi	r24, 0x38	; 56
    3a2c:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
    3a30:	03 c0       	rjmp	.+6      	; 0x3a38 <lcd_sendNum+0x16e>
		case 9 : lcd_sendChar('9');break;
    3a32:	89 e3       	ldi	r24, 0x39	; 57
    3a34:	0e 94 2e 1a 	call	0x345c	; 0x345c <lcd_sendChar>
		}

		i--;
    3a38:	89 81       	ldd	r24, Y+1	; 0x01
    3a3a:	81 50       	subi	r24, 0x01	; 1
    3a3c:	89 83       	std	Y+1, r24	; 0x01
		str_num[i]=copy_u16number%10;
		copy_u16number/=10;
		i++;
	}
	i--;
	while(i>=0)
    3a3e:	89 81       	ldd	r24, Y+1	; 0x01
    3a40:	88 23       	and	r24, r24
    3a42:	0c f0       	brlt	.+2      	; 0x3a46 <lcd_sendNum+0x17c>
    3a44:	7e cf       	rjmp	.-260    	; 0x3942 <lcd_sendNum+0x78>

		i--;
	}


}
    3a46:	2a 96       	adiw	r28, 0x0a	; 10
    3a48:	0f b6       	in	r0, 0x3f	; 63
    3a4a:	f8 94       	cli
    3a4c:	de bf       	out	0x3e, r29	; 62
    3a4e:	0f be       	out	0x3f, r0	; 63
    3a50:	cd bf       	out	0x3d, r28	; 61
    3a52:	cf 91       	pop	r28
    3a54:	df 91       	pop	r29
    3a56:	08 95       	ret

00003a58 <lcd_clear>:

void lcd_clear(void)
{
    3a58:	df 93       	push	r29
    3a5a:	cf 93       	push	r28
    3a5c:	cd b7       	in	r28, 0x3d	; 61
    3a5e:	de b7       	in	r29, 0x3e	; 62
    3a60:	2e 97       	sbiw	r28, 0x0e	; 14
    3a62:	0f b6       	in	r0, 0x3f	; 63
    3a64:	f8 94       	cli
    3a66:	de bf       	out	0x3e, r29	; 62
    3a68:	0f be       	out	0x3f, r0	; 63
    3a6a:	cd bf       	out	0x3d, r28	; 61
    lcd_command(DISPLAY_CLEAR);
    3a6c:	81 e0       	ldi	r24, 0x01	; 1
    3a6e:	0e 94 91 17 	call	0x2f22	; 0x2f22 <lcd_command>
    3a72:	80 e0       	ldi	r24, 0x00	; 0
    3a74:	90 e0       	ldi	r25, 0x00	; 0
    3a76:	a0 e0       	ldi	r26, 0x00	; 0
    3a78:	b0 e4       	ldi	r27, 0x40	; 64
    3a7a:	8b 87       	std	Y+11, r24	; 0x0b
    3a7c:	9c 87       	std	Y+12, r25	; 0x0c
    3a7e:	ad 87       	std	Y+13, r26	; 0x0d
    3a80:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3a82:	6b 85       	ldd	r22, Y+11	; 0x0b
    3a84:	7c 85       	ldd	r23, Y+12	; 0x0c
    3a86:	8d 85       	ldd	r24, Y+13	; 0x0d
    3a88:	9e 85       	ldd	r25, Y+14	; 0x0e
    3a8a:	20 e0       	ldi	r18, 0x00	; 0
    3a8c:	30 e0       	ldi	r19, 0x00	; 0
    3a8e:	4a ef       	ldi	r20, 0xFA	; 250
    3a90:	54 e4       	ldi	r21, 0x44	; 68
    3a92:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3a96:	dc 01       	movw	r26, r24
    3a98:	cb 01       	movw	r24, r22
    3a9a:	8f 83       	std	Y+7, r24	; 0x07
    3a9c:	98 87       	std	Y+8, r25	; 0x08
    3a9e:	a9 87       	std	Y+9, r26	; 0x09
    3aa0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3aa2:	6f 81       	ldd	r22, Y+7	; 0x07
    3aa4:	78 85       	ldd	r23, Y+8	; 0x08
    3aa6:	89 85       	ldd	r24, Y+9	; 0x09
    3aa8:	9a 85       	ldd	r25, Y+10	; 0x0a
    3aaa:	20 e0       	ldi	r18, 0x00	; 0
    3aac:	30 e0       	ldi	r19, 0x00	; 0
    3aae:	40 e8       	ldi	r20, 0x80	; 128
    3ab0:	5f e3       	ldi	r21, 0x3F	; 63
    3ab2:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3ab6:	88 23       	and	r24, r24
    3ab8:	2c f4       	brge	.+10     	; 0x3ac4 <lcd_clear+0x6c>
		__ticks = 1;
    3aba:	81 e0       	ldi	r24, 0x01	; 1
    3abc:	90 e0       	ldi	r25, 0x00	; 0
    3abe:	9e 83       	std	Y+6, r25	; 0x06
    3ac0:	8d 83       	std	Y+5, r24	; 0x05
    3ac2:	3f c0       	rjmp	.+126    	; 0x3b42 <lcd_clear+0xea>
	else if (__tmp > 65535)
    3ac4:	6f 81       	ldd	r22, Y+7	; 0x07
    3ac6:	78 85       	ldd	r23, Y+8	; 0x08
    3ac8:	89 85       	ldd	r24, Y+9	; 0x09
    3aca:	9a 85       	ldd	r25, Y+10	; 0x0a
    3acc:	20 e0       	ldi	r18, 0x00	; 0
    3ace:	3f ef       	ldi	r19, 0xFF	; 255
    3ad0:	4f e7       	ldi	r20, 0x7F	; 127
    3ad2:	57 e4       	ldi	r21, 0x47	; 71
    3ad4:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3ad8:	18 16       	cp	r1, r24
    3ada:	4c f5       	brge	.+82     	; 0x3b2e <lcd_clear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3adc:	6b 85       	ldd	r22, Y+11	; 0x0b
    3ade:	7c 85       	ldd	r23, Y+12	; 0x0c
    3ae0:	8d 85       	ldd	r24, Y+13	; 0x0d
    3ae2:	9e 85       	ldd	r25, Y+14	; 0x0e
    3ae4:	20 e0       	ldi	r18, 0x00	; 0
    3ae6:	30 e0       	ldi	r19, 0x00	; 0
    3ae8:	40 e2       	ldi	r20, 0x20	; 32
    3aea:	51 e4       	ldi	r21, 0x41	; 65
    3aec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3af0:	dc 01       	movw	r26, r24
    3af2:	cb 01       	movw	r24, r22
    3af4:	bc 01       	movw	r22, r24
    3af6:	cd 01       	movw	r24, r26
    3af8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3afc:	dc 01       	movw	r26, r24
    3afe:	cb 01       	movw	r24, r22
    3b00:	9e 83       	std	Y+6, r25	; 0x06
    3b02:	8d 83       	std	Y+5, r24	; 0x05
    3b04:	0f c0       	rjmp	.+30     	; 0x3b24 <lcd_clear+0xcc>
    3b06:	88 ec       	ldi	r24, 0xC8	; 200
    3b08:	90 e0       	ldi	r25, 0x00	; 0
    3b0a:	9c 83       	std	Y+4, r25	; 0x04
    3b0c:	8b 83       	std	Y+3, r24	; 0x03
    3b0e:	8b 81       	ldd	r24, Y+3	; 0x03
    3b10:	9c 81       	ldd	r25, Y+4	; 0x04
    3b12:	01 97       	sbiw	r24, 0x01	; 1
    3b14:	f1 f7       	brne	.-4      	; 0x3b12 <lcd_clear+0xba>
    3b16:	9c 83       	std	Y+4, r25	; 0x04
    3b18:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3b1a:	8d 81       	ldd	r24, Y+5	; 0x05
    3b1c:	9e 81       	ldd	r25, Y+6	; 0x06
    3b1e:	01 97       	sbiw	r24, 0x01	; 1
    3b20:	9e 83       	std	Y+6, r25	; 0x06
    3b22:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3b24:	8d 81       	ldd	r24, Y+5	; 0x05
    3b26:	9e 81       	ldd	r25, Y+6	; 0x06
    3b28:	00 97       	sbiw	r24, 0x00	; 0
    3b2a:	69 f7       	brne	.-38     	; 0x3b06 <lcd_clear+0xae>
    3b2c:	14 c0       	rjmp	.+40     	; 0x3b56 <lcd_clear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3b2e:	6f 81       	ldd	r22, Y+7	; 0x07
    3b30:	78 85       	ldd	r23, Y+8	; 0x08
    3b32:	89 85       	ldd	r24, Y+9	; 0x09
    3b34:	9a 85       	ldd	r25, Y+10	; 0x0a
    3b36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3b3a:	dc 01       	movw	r26, r24
    3b3c:	cb 01       	movw	r24, r22
    3b3e:	9e 83       	std	Y+6, r25	; 0x06
    3b40:	8d 83       	std	Y+5, r24	; 0x05
    3b42:	8d 81       	ldd	r24, Y+5	; 0x05
    3b44:	9e 81       	ldd	r25, Y+6	; 0x06
    3b46:	9a 83       	std	Y+2, r25	; 0x02
    3b48:	89 83       	std	Y+1, r24	; 0x01
    3b4a:	89 81       	ldd	r24, Y+1	; 0x01
    3b4c:	9a 81       	ldd	r25, Y+2	; 0x02
    3b4e:	01 97       	sbiw	r24, 0x01	; 1
    3b50:	f1 f7       	brne	.-4      	; 0x3b4e <lcd_clear+0xf6>
    3b52:	9a 83       	std	Y+2, r25	; 0x02
    3b54:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2);
}
    3b56:	2e 96       	adiw	r28, 0x0e	; 14
    3b58:	0f b6       	in	r0, 0x3f	; 63
    3b5a:	f8 94       	cli
    3b5c:	de bf       	out	0x3e, r29	; 62
    3b5e:	0f be       	out	0x3f, r0	; 63
    3b60:	cd bf       	out	0x3d, r28	; 61
    3b62:	cf 91       	pop	r28
    3b64:	df 91       	pop	r29
    3b66:	08 95       	ret

00003b68 <main>:
#include"DIO_interface.h"
#include"LCD16x2.h"
#include <avr/delay.h>

void main(void)
{
    3b68:	df 93       	push	r29
    3b6a:	cf 93       	push	r28
    3b6c:	cd b7       	in	r28, 0x3d	; 61
    3b6e:	de b7       	in	r29, 0x3e	; 62
    3b70:	cc 54       	subi	r28, 0x4C	; 76
    3b72:	d0 40       	sbci	r29, 0x00	; 0
    3b74:	0f b6       	in	r0, 0x3f	; 63
    3b76:	f8 94       	cli
    3b78:	de bf       	out	0x3e, r29	; 62
    3b7a:	0f be       	out	0x3f, r0	; 63
    3b7c:	cd bf       	out	0x3d, r28	; 61
    uint8_t buffer[50];
    uint16_t digital_value = 0;
    3b7e:	18 8a       	std	Y+16, r1	; 0x10
    3b80:	1f 86       	std	Y+15, r1	; 0x0f
    ST_ADC__config_t ch0 = {DISABLE,ACCC_PIN_SAMEVCC,ADJUST_RIGHT,ADC_C0,F_128};
    3b82:	ce 01       	movw	r24, r28
    3b84:	8d 5b       	subi	r24, 0xBD	; 189
    3b86:	9f 4f       	sbci	r25, 0xFF	; 255
    3b88:	2a 96       	adiw	r28, 0x0a	; 10
    3b8a:	9f af       	std	Y+63, r25	; 0x3f
    3b8c:	8e af       	std	Y+62, r24	; 0x3e
    3b8e:	2a 97       	sbiw	r28, 0x0a	; 10
    3b90:	8c e7       	ldi	r24, 0x7C	; 124
    3b92:	91 e0       	ldi	r25, 0x01	; 1
    3b94:	2c 96       	adiw	r28, 0x0c	; 12
    3b96:	9f af       	std	Y+63, r25	; 0x3f
    3b98:	8e af       	std	Y+62, r24	; 0x3e
    3b9a:	2c 97       	sbiw	r28, 0x0c	; 12
    3b9c:	95 e0       	ldi	r25, 0x05	; 5
    3b9e:	2d 96       	adiw	r28, 0x0d	; 13
    3ba0:	9f af       	std	Y+63, r25	; 0x3f
    3ba2:	2d 97       	sbiw	r28, 0x0d	; 13
    3ba4:	2c 96       	adiw	r28, 0x0c	; 12
    3ba6:	ee ad       	ldd	r30, Y+62	; 0x3e
    3ba8:	ff ad       	ldd	r31, Y+63	; 0x3f
    3baa:	2c 97       	sbiw	r28, 0x0c	; 12
    3bac:	00 80       	ld	r0, Z
    3bae:	2c 96       	adiw	r28, 0x0c	; 12
    3bb0:	8e ad       	ldd	r24, Y+62	; 0x3e
    3bb2:	9f ad       	ldd	r25, Y+63	; 0x3f
    3bb4:	2c 97       	sbiw	r28, 0x0c	; 12
    3bb6:	01 96       	adiw	r24, 0x01	; 1
    3bb8:	2c 96       	adiw	r28, 0x0c	; 12
    3bba:	9f af       	std	Y+63, r25	; 0x3f
    3bbc:	8e af       	std	Y+62, r24	; 0x3e
    3bbe:	2c 97       	sbiw	r28, 0x0c	; 12
    3bc0:	2a 96       	adiw	r28, 0x0a	; 10
    3bc2:	ee ad       	ldd	r30, Y+62	; 0x3e
    3bc4:	ff ad       	ldd	r31, Y+63	; 0x3f
    3bc6:	2a 97       	sbiw	r28, 0x0a	; 10
    3bc8:	00 82       	st	Z, r0
    3bca:	2a 96       	adiw	r28, 0x0a	; 10
    3bcc:	8e ad       	ldd	r24, Y+62	; 0x3e
    3bce:	9f ad       	ldd	r25, Y+63	; 0x3f
    3bd0:	2a 97       	sbiw	r28, 0x0a	; 10
    3bd2:	01 96       	adiw	r24, 0x01	; 1
    3bd4:	2a 96       	adiw	r28, 0x0a	; 10
    3bd6:	9f af       	std	Y+63, r25	; 0x3f
    3bd8:	8e af       	std	Y+62, r24	; 0x3e
    3bda:	2a 97       	sbiw	r28, 0x0a	; 10
    3bdc:	2d 96       	adiw	r28, 0x0d	; 13
    3bde:	9f ad       	ldd	r25, Y+63	; 0x3f
    3be0:	2d 97       	sbiw	r28, 0x0d	; 13
    3be2:	91 50       	subi	r25, 0x01	; 1
    3be4:	2d 96       	adiw	r28, 0x0d	; 13
    3be6:	9f af       	std	Y+63, r25	; 0x3f
    3be8:	2d 97       	sbiw	r28, 0x0d	; 13
    3bea:	2d 96       	adiw	r28, 0x0d	; 13
    3bec:	ef ad       	ldd	r30, Y+63	; 0x3f
    3bee:	2d 97       	sbiw	r28, 0x0d	; 13
    3bf0:	ee 23       	and	r30, r30
    3bf2:	c1 f6       	brne	.-80     	; 0x3ba4 <main+0x3c>
    lcd_init();
    3bf4:	0e 94 11 12 	call	0x2422	; 0x2422 <lcd_init>
    adc_Init(&ch0);
    3bf8:	ce 01       	movw	r24, r28
    3bfa:	8d 5b       	subi	r24, 0xBD	; 189
    3bfc:	9f 4f       	sbci	r25, 0xFF	; 255
    3bfe:	0e 94 87 06 	call	0xd0e	; 0xd0e <adc_Init>
    adc_Enable();
    3c02:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <adc_Enable>

    while(1)
    {
        digital_value = adc_Read(&ch0);
    3c06:	ce 01       	movw	r24, r28
    3c08:	8d 5b       	subi	r24, 0xBD	; 189
    3c0a:	9f 4f       	sbci	r25, 0xFF	; 255
    3c0c:	0e 94 dd 0d 	call	0x1bba	; 0x1bba <adc_Read>
    3c10:	98 8b       	std	Y+16, r25	; 0x10
    3c12:	8f 87       	std	Y+15, r24	; 0x0f
        digital_value *= 4.88;
    3c14:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c16:	98 89       	ldd	r25, Y+16	; 0x10
    3c18:	cc 01       	movw	r24, r24
    3c1a:	a0 e0       	ldi	r26, 0x00	; 0
    3c1c:	b0 e0       	ldi	r27, 0x00	; 0
    3c1e:	bc 01       	movw	r22, r24
    3c20:	cd 01       	movw	r24, r26
    3c22:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__floatunsisf>
    3c26:	dc 01       	movw	r26, r24
    3c28:	cb 01       	movw	r24, r22
    3c2a:	bc 01       	movw	r22, r24
    3c2c:	cd 01       	movw	r24, r26
    3c2e:	26 ef       	ldi	r18, 0xF6	; 246
    3c30:	38 e2       	ldi	r19, 0x28	; 40
    3c32:	4c e9       	ldi	r20, 0x9C	; 156
    3c34:	50 e4       	ldi	r21, 0x40	; 64
    3c36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3c3a:	dc 01       	movw	r26, r24
    3c3c:	cb 01       	movw	r24, r22
    3c3e:	bc 01       	movw	r22, r24
    3c40:	cd 01       	movw	r24, r26
    3c42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3c46:	dc 01       	movw	r26, r24
    3c48:	cb 01       	movw	r24, r22
    3c4a:	98 8b       	std	Y+16, r25	; 0x10
    3c4c:	8f 87       	std	Y+15, r24	; 0x0f
        digital_value/=10;
    3c4e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c50:	98 89       	ldd	r25, Y+16	; 0x10
    3c52:	2a e0       	ldi	r18, 0x0A	; 10
    3c54:	30 e0       	ldi	r19, 0x00	; 0
    3c56:	b9 01       	movw	r22, r18
    3c58:	0e 94 ca 1e 	call	0x3d94	; 0x3d94 <__udivmodhi4>
    3c5c:	cb 01       	movw	r24, r22
    3c5e:	98 8b       	std	Y+16, r25	; 0x10
    3c60:	8f 87       	std	Y+15, r24	; 0x0f

        sprintf(buffer,"%d",digital_value);
    3c62:	00 d0       	rcall	.+0      	; 0x3c64 <main+0xfc>
    3c64:	00 d0       	rcall	.+0      	; 0x3c66 <main+0xfe>
    3c66:	00 d0       	rcall	.+0      	; 0x3c68 <main+0x100>
    3c68:	ed b7       	in	r30, 0x3d	; 61
    3c6a:	fe b7       	in	r31, 0x3e	; 62
    3c6c:	31 96       	adiw	r30, 0x01	; 1
    3c6e:	ce 01       	movw	r24, r28
    3c70:	41 96       	adiw	r24, 0x11	; 17
    3c72:	91 83       	std	Z+1, r25	; 0x01
    3c74:	80 83       	st	Z, r24
    3c76:	80 e6       	ldi	r24, 0x60	; 96
    3c78:	90 e0       	ldi	r25, 0x00	; 0
    3c7a:	93 83       	std	Z+3, r25	; 0x03
    3c7c:	82 83       	std	Z+2, r24	; 0x02
    3c7e:	8f 85       	ldd	r24, Y+15	; 0x0f
    3c80:	98 89       	ldd	r25, Y+16	; 0x10
    3c82:	95 83       	std	Z+5, r25	; 0x05
    3c84:	84 83       	std	Z+4, r24	; 0x04
    3c86:	0e 94 15 1f 	call	0x3e2a	; 0x3e2a <sprintf>
    3c8a:	8d b7       	in	r24, 0x3d	; 61
    3c8c:	9e b7       	in	r25, 0x3e	; 62
    3c8e:	06 96       	adiw	r24, 0x06	; 6
    3c90:	0f b6       	in	r0, 0x3f	; 63
    3c92:	f8 94       	cli
    3c94:	9e bf       	out	0x3e, r25	; 62
    3c96:	0f be       	out	0x3f, r0	; 63
    3c98:	8d bf       	out	0x3d, r24	; 61
        lcd_sendString("Temp = ");
    3c9a:	83 e6       	ldi	r24, 0x63	; 99
    3c9c:	90 e0       	ldi	r25, 0x00	; 0
    3c9e:	0e 94 3c 1c 	call	0x3878	; 0x3878 <lcd_sendString>
        lcd_sendString(buffer);
    3ca2:	ce 01       	movw	r24, r28
    3ca4:	41 96       	adiw	r24, 0x11	; 17
    3ca6:	0e 94 3c 1c 	call	0x3878	; 0x3878 <lcd_sendString>
    3caa:	80 e0       	ldi	r24, 0x00	; 0
    3cac:	90 e0       	ldi	r25, 0x00	; 0
    3cae:	aa e7       	ldi	r26, 0x7A	; 122
    3cb0:	b4 e4       	ldi	r27, 0x44	; 68
    3cb2:	8b 87       	std	Y+11, r24	; 0x0b
    3cb4:	9c 87       	std	Y+12, r25	; 0x0c
    3cb6:	ad 87       	std	Y+13, r26	; 0x0d
    3cb8:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3cba:	6b 85       	ldd	r22, Y+11	; 0x0b
    3cbc:	7c 85       	ldd	r23, Y+12	; 0x0c
    3cbe:	8d 85       	ldd	r24, Y+13	; 0x0d
    3cc0:	9e 85       	ldd	r25, Y+14	; 0x0e
    3cc2:	20 e0       	ldi	r18, 0x00	; 0
    3cc4:	30 e0       	ldi	r19, 0x00	; 0
    3cc6:	4a ef       	ldi	r20, 0xFA	; 250
    3cc8:	54 e4       	ldi	r21, 0x44	; 68
    3cca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3cce:	dc 01       	movw	r26, r24
    3cd0:	cb 01       	movw	r24, r22
    3cd2:	8f 83       	std	Y+7, r24	; 0x07
    3cd4:	98 87       	std	Y+8, r25	; 0x08
    3cd6:	a9 87       	std	Y+9, r26	; 0x09
    3cd8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3cda:	6f 81       	ldd	r22, Y+7	; 0x07
    3cdc:	78 85       	ldd	r23, Y+8	; 0x08
    3cde:	89 85       	ldd	r24, Y+9	; 0x09
    3ce0:	9a 85       	ldd	r25, Y+10	; 0x0a
    3ce2:	20 e0       	ldi	r18, 0x00	; 0
    3ce4:	30 e0       	ldi	r19, 0x00	; 0
    3ce6:	40 e8       	ldi	r20, 0x80	; 128
    3ce8:	5f e3       	ldi	r21, 0x3F	; 63
    3cea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    3cee:	88 23       	and	r24, r24
    3cf0:	2c f4       	brge	.+10     	; 0x3cfc <main+0x194>
		__ticks = 1;
    3cf2:	81 e0       	ldi	r24, 0x01	; 1
    3cf4:	90 e0       	ldi	r25, 0x00	; 0
    3cf6:	9e 83       	std	Y+6, r25	; 0x06
    3cf8:	8d 83       	std	Y+5, r24	; 0x05
    3cfa:	3f c0       	rjmp	.+126    	; 0x3d7a <main+0x212>
	else if (__tmp > 65535)
    3cfc:	6f 81       	ldd	r22, Y+7	; 0x07
    3cfe:	78 85       	ldd	r23, Y+8	; 0x08
    3d00:	89 85       	ldd	r24, Y+9	; 0x09
    3d02:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d04:	20 e0       	ldi	r18, 0x00	; 0
    3d06:	3f ef       	ldi	r19, 0xFF	; 255
    3d08:	4f e7       	ldi	r20, 0x7F	; 127
    3d0a:	57 e4       	ldi	r21, 0x47	; 71
    3d0c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    3d10:	18 16       	cp	r1, r24
    3d12:	4c f5       	brge	.+82     	; 0x3d66 <main+0x1fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3d14:	6b 85       	ldd	r22, Y+11	; 0x0b
    3d16:	7c 85       	ldd	r23, Y+12	; 0x0c
    3d18:	8d 85       	ldd	r24, Y+13	; 0x0d
    3d1a:	9e 85       	ldd	r25, Y+14	; 0x0e
    3d1c:	20 e0       	ldi	r18, 0x00	; 0
    3d1e:	30 e0       	ldi	r19, 0x00	; 0
    3d20:	40 e2       	ldi	r20, 0x20	; 32
    3d22:	51 e4       	ldi	r21, 0x41	; 65
    3d24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3d28:	dc 01       	movw	r26, r24
    3d2a:	cb 01       	movw	r24, r22
    3d2c:	bc 01       	movw	r22, r24
    3d2e:	cd 01       	movw	r24, r26
    3d30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d34:	dc 01       	movw	r26, r24
    3d36:	cb 01       	movw	r24, r22
    3d38:	9e 83       	std	Y+6, r25	; 0x06
    3d3a:	8d 83       	std	Y+5, r24	; 0x05
    3d3c:	0f c0       	rjmp	.+30     	; 0x3d5c <main+0x1f4>
    3d3e:	88 ec       	ldi	r24, 0xC8	; 200
    3d40:	90 e0       	ldi	r25, 0x00	; 0
    3d42:	9c 83       	std	Y+4, r25	; 0x04
    3d44:	8b 83       	std	Y+3, r24	; 0x03
    3d46:	8b 81       	ldd	r24, Y+3	; 0x03
    3d48:	9c 81       	ldd	r25, Y+4	; 0x04
    3d4a:	01 97       	sbiw	r24, 0x01	; 1
    3d4c:	f1 f7       	brne	.-4      	; 0x3d4a <main+0x1e2>
    3d4e:	9c 83       	std	Y+4, r25	; 0x04
    3d50:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3d52:	8d 81       	ldd	r24, Y+5	; 0x05
    3d54:	9e 81       	ldd	r25, Y+6	; 0x06
    3d56:	01 97       	sbiw	r24, 0x01	; 1
    3d58:	9e 83       	std	Y+6, r25	; 0x06
    3d5a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3d5c:	8d 81       	ldd	r24, Y+5	; 0x05
    3d5e:	9e 81       	ldd	r25, Y+6	; 0x06
    3d60:	00 97       	sbiw	r24, 0x00	; 0
    3d62:	69 f7       	brne	.-38     	; 0x3d3e <main+0x1d6>
    3d64:	14 c0       	rjmp	.+40     	; 0x3d8e <main+0x226>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3d66:	6f 81       	ldd	r22, Y+7	; 0x07
    3d68:	78 85       	ldd	r23, Y+8	; 0x08
    3d6a:	89 85       	ldd	r24, Y+9	; 0x09
    3d6c:	9a 85       	ldd	r25, Y+10	; 0x0a
    3d6e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3d72:	dc 01       	movw	r26, r24
    3d74:	cb 01       	movw	r24, r22
    3d76:	9e 83       	std	Y+6, r25	; 0x06
    3d78:	8d 83       	std	Y+5, r24	; 0x05
    3d7a:	8d 81       	ldd	r24, Y+5	; 0x05
    3d7c:	9e 81       	ldd	r25, Y+6	; 0x06
    3d7e:	9a 83       	std	Y+2, r25	; 0x02
    3d80:	89 83       	std	Y+1, r24	; 0x01
    3d82:	89 81       	ldd	r24, Y+1	; 0x01
    3d84:	9a 81       	ldd	r25, Y+2	; 0x02
    3d86:	01 97       	sbiw	r24, 0x01	; 1
    3d88:	f1 f7       	brne	.-4      	; 0x3d86 <main+0x21e>
    3d8a:	9a 83       	std	Y+2, r25	; 0x02
    3d8c:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1000);
		lcd_clear();
    3d8e:	0e 94 2c 1d 	call	0x3a58	; 0x3a58 <lcd_clear>
    3d92:	39 cf       	rjmp	.-398    	; 0x3c06 <main+0x9e>

00003d94 <__udivmodhi4>:
    3d94:	aa 1b       	sub	r26, r26
    3d96:	bb 1b       	sub	r27, r27
    3d98:	51 e1       	ldi	r21, 0x11	; 17
    3d9a:	07 c0       	rjmp	.+14     	; 0x3daa <__udivmodhi4_ep>

00003d9c <__udivmodhi4_loop>:
    3d9c:	aa 1f       	adc	r26, r26
    3d9e:	bb 1f       	adc	r27, r27
    3da0:	a6 17       	cp	r26, r22
    3da2:	b7 07       	cpc	r27, r23
    3da4:	10 f0       	brcs	.+4      	; 0x3daa <__udivmodhi4_ep>
    3da6:	a6 1b       	sub	r26, r22
    3da8:	b7 0b       	sbc	r27, r23

00003daa <__udivmodhi4_ep>:
    3daa:	88 1f       	adc	r24, r24
    3dac:	99 1f       	adc	r25, r25
    3dae:	5a 95       	dec	r21
    3db0:	a9 f7       	brne	.-22     	; 0x3d9c <__udivmodhi4_loop>
    3db2:	80 95       	com	r24
    3db4:	90 95       	com	r25
    3db6:	bc 01       	movw	r22, r24
    3db8:	cd 01       	movw	r24, r26
    3dba:	08 95       	ret

00003dbc <__prologue_saves__>:
    3dbc:	2f 92       	push	r2
    3dbe:	3f 92       	push	r3
    3dc0:	4f 92       	push	r4
    3dc2:	5f 92       	push	r5
    3dc4:	6f 92       	push	r6
    3dc6:	7f 92       	push	r7
    3dc8:	8f 92       	push	r8
    3dca:	9f 92       	push	r9
    3dcc:	af 92       	push	r10
    3dce:	bf 92       	push	r11
    3dd0:	cf 92       	push	r12
    3dd2:	df 92       	push	r13
    3dd4:	ef 92       	push	r14
    3dd6:	ff 92       	push	r15
    3dd8:	0f 93       	push	r16
    3dda:	1f 93       	push	r17
    3ddc:	cf 93       	push	r28
    3dde:	df 93       	push	r29
    3de0:	cd b7       	in	r28, 0x3d	; 61
    3de2:	de b7       	in	r29, 0x3e	; 62
    3de4:	ca 1b       	sub	r28, r26
    3de6:	db 0b       	sbc	r29, r27
    3de8:	0f b6       	in	r0, 0x3f	; 63
    3dea:	f8 94       	cli
    3dec:	de bf       	out	0x3e, r29	; 62
    3dee:	0f be       	out	0x3f, r0	; 63
    3df0:	cd bf       	out	0x3d, r28	; 61
    3df2:	09 94       	ijmp

00003df4 <__epilogue_restores__>:
    3df4:	2a 88       	ldd	r2, Y+18	; 0x12
    3df6:	39 88       	ldd	r3, Y+17	; 0x11
    3df8:	48 88       	ldd	r4, Y+16	; 0x10
    3dfa:	5f 84       	ldd	r5, Y+15	; 0x0f
    3dfc:	6e 84       	ldd	r6, Y+14	; 0x0e
    3dfe:	7d 84       	ldd	r7, Y+13	; 0x0d
    3e00:	8c 84       	ldd	r8, Y+12	; 0x0c
    3e02:	9b 84       	ldd	r9, Y+11	; 0x0b
    3e04:	aa 84       	ldd	r10, Y+10	; 0x0a
    3e06:	b9 84       	ldd	r11, Y+9	; 0x09
    3e08:	c8 84       	ldd	r12, Y+8	; 0x08
    3e0a:	df 80       	ldd	r13, Y+7	; 0x07
    3e0c:	ee 80       	ldd	r14, Y+6	; 0x06
    3e0e:	fd 80       	ldd	r15, Y+5	; 0x05
    3e10:	0c 81       	ldd	r16, Y+4	; 0x04
    3e12:	1b 81       	ldd	r17, Y+3	; 0x03
    3e14:	aa 81       	ldd	r26, Y+2	; 0x02
    3e16:	b9 81       	ldd	r27, Y+1	; 0x01
    3e18:	ce 0f       	add	r28, r30
    3e1a:	d1 1d       	adc	r29, r1
    3e1c:	0f b6       	in	r0, 0x3f	; 63
    3e1e:	f8 94       	cli
    3e20:	de bf       	out	0x3e, r29	; 62
    3e22:	0f be       	out	0x3f, r0	; 63
    3e24:	cd bf       	out	0x3d, r28	; 61
    3e26:	ed 01       	movw	r28, r26
    3e28:	08 95       	ret

00003e2a <sprintf>:
    3e2a:	ae e0       	ldi	r26, 0x0E	; 14
    3e2c:	b0 e0       	ldi	r27, 0x00	; 0
    3e2e:	eb e1       	ldi	r30, 0x1B	; 27
    3e30:	ff e1       	ldi	r31, 0x1F	; 31
    3e32:	0c 94 ec 1e 	jmp	0x3dd8	; 0x3dd8 <__prologue_saves__+0x1c>
    3e36:	0d 89       	ldd	r16, Y+21	; 0x15
    3e38:	1e 89       	ldd	r17, Y+22	; 0x16
    3e3a:	86 e0       	ldi	r24, 0x06	; 6
    3e3c:	8c 83       	std	Y+4, r24	; 0x04
    3e3e:	1a 83       	std	Y+2, r17	; 0x02
    3e40:	09 83       	std	Y+1, r16	; 0x01
    3e42:	8f ef       	ldi	r24, 0xFF	; 255
    3e44:	9f e7       	ldi	r25, 0x7F	; 127
    3e46:	9e 83       	std	Y+6, r25	; 0x06
    3e48:	8d 83       	std	Y+5, r24	; 0x05
    3e4a:	9e 01       	movw	r18, r28
    3e4c:	27 5e       	subi	r18, 0xE7	; 231
    3e4e:	3f 4f       	sbci	r19, 0xFF	; 255
    3e50:	ce 01       	movw	r24, r28
    3e52:	01 96       	adiw	r24, 0x01	; 1
    3e54:	6f 89       	ldd	r22, Y+23	; 0x17
    3e56:	78 8d       	ldd	r23, Y+24	; 0x18
    3e58:	a9 01       	movw	r20, r18
    3e5a:	0e 94 39 1f 	call	0x3e72	; 0x3e72 <vfprintf>
    3e5e:	2f 81       	ldd	r18, Y+7	; 0x07
    3e60:	38 85       	ldd	r19, Y+8	; 0x08
    3e62:	02 0f       	add	r16, r18
    3e64:	13 1f       	adc	r17, r19
    3e66:	f8 01       	movw	r30, r16
    3e68:	10 82       	st	Z, r1
    3e6a:	2e 96       	adiw	r28, 0x0e	; 14
    3e6c:	e4 e0       	ldi	r30, 0x04	; 4
    3e6e:	0c 94 08 1f 	jmp	0x3e10	; 0x3e10 <__epilogue_restores__+0x1c>

00003e72 <vfprintf>:
    3e72:	ab e0       	ldi	r26, 0x0B	; 11
    3e74:	b0 e0       	ldi	r27, 0x00	; 0
    3e76:	ef e3       	ldi	r30, 0x3F	; 63
    3e78:	ff e1       	ldi	r31, 0x1F	; 31
    3e7a:	0c 94 de 1e 	jmp	0x3dbc	; 0x3dbc <__prologue_saves__>
    3e7e:	3c 01       	movw	r6, r24
    3e80:	2b 01       	movw	r4, r22
    3e82:	5a 01       	movw	r10, r20
    3e84:	fc 01       	movw	r30, r24
    3e86:	17 82       	std	Z+7, r1	; 0x07
    3e88:	16 82       	std	Z+6, r1	; 0x06
    3e8a:	83 81       	ldd	r24, Z+3	; 0x03
    3e8c:	81 fd       	sbrc	r24, 1
    3e8e:	03 c0       	rjmp	.+6      	; 0x3e96 <vfprintf+0x24>
    3e90:	6f ef       	ldi	r22, 0xFF	; 255
    3e92:	7f ef       	ldi	r23, 0xFF	; 255
    3e94:	c6 c1       	rjmp	.+908    	; 0x4222 <vfprintf+0x3b0>
    3e96:	9a e0       	ldi	r25, 0x0A	; 10
    3e98:	89 2e       	mov	r8, r25
    3e9a:	1e 01       	movw	r2, r28
    3e9c:	08 94       	sec
    3e9e:	21 1c       	adc	r2, r1
    3ea0:	31 1c       	adc	r3, r1
    3ea2:	f3 01       	movw	r30, r6
    3ea4:	23 81       	ldd	r18, Z+3	; 0x03
    3ea6:	f2 01       	movw	r30, r4
    3ea8:	23 fd       	sbrc	r18, 3
    3eaa:	85 91       	lpm	r24, Z+
    3eac:	23 ff       	sbrs	r18, 3
    3eae:	81 91       	ld	r24, Z+
    3eb0:	2f 01       	movw	r4, r30
    3eb2:	88 23       	and	r24, r24
    3eb4:	09 f4       	brne	.+2      	; 0x3eb8 <vfprintf+0x46>
    3eb6:	b2 c1       	rjmp	.+868    	; 0x421c <vfprintf+0x3aa>
    3eb8:	85 32       	cpi	r24, 0x25	; 37
    3eba:	39 f4       	brne	.+14     	; 0x3eca <vfprintf+0x58>
    3ebc:	23 fd       	sbrc	r18, 3
    3ebe:	85 91       	lpm	r24, Z+
    3ec0:	23 ff       	sbrs	r18, 3
    3ec2:	81 91       	ld	r24, Z+
    3ec4:	2f 01       	movw	r4, r30
    3ec6:	85 32       	cpi	r24, 0x25	; 37
    3ec8:	29 f4       	brne	.+10     	; 0x3ed4 <vfprintf+0x62>
    3eca:	90 e0       	ldi	r25, 0x00	; 0
    3ecc:	b3 01       	movw	r22, r6
    3ece:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    3ed2:	e7 cf       	rjmp	.-50     	; 0x3ea2 <vfprintf+0x30>
    3ed4:	98 2f       	mov	r25, r24
    3ed6:	ff 24       	eor	r15, r15
    3ed8:	ee 24       	eor	r14, r14
    3eda:	99 24       	eor	r9, r9
    3edc:	ff e1       	ldi	r31, 0x1F	; 31
    3ede:	ff 15       	cp	r31, r15
    3ee0:	d0 f0       	brcs	.+52     	; 0x3f16 <vfprintf+0xa4>
    3ee2:	9b 32       	cpi	r25, 0x2B	; 43
    3ee4:	69 f0       	breq	.+26     	; 0x3f00 <vfprintf+0x8e>
    3ee6:	9c 32       	cpi	r25, 0x2C	; 44
    3ee8:	28 f4       	brcc	.+10     	; 0x3ef4 <vfprintf+0x82>
    3eea:	90 32       	cpi	r25, 0x20	; 32
    3eec:	59 f0       	breq	.+22     	; 0x3f04 <vfprintf+0x92>
    3eee:	93 32       	cpi	r25, 0x23	; 35
    3ef0:	91 f4       	brne	.+36     	; 0x3f16 <vfprintf+0xa4>
    3ef2:	0e c0       	rjmp	.+28     	; 0x3f10 <vfprintf+0x9e>
    3ef4:	9d 32       	cpi	r25, 0x2D	; 45
    3ef6:	49 f0       	breq	.+18     	; 0x3f0a <vfprintf+0x98>
    3ef8:	90 33       	cpi	r25, 0x30	; 48
    3efa:	69 f4       	brne	.+26     	; 0x3f16 <vfprintf+0xa4>
    3efc:	41 e0       	ldi	r20, 0x01	; 1
    3efe:	24 c0       	rjmp	.+72     	; 0x3f48 <vfprintf+0xd6>
    3f00:	52 e0       	ldi	r21, 0x02	; 2
    3f02:	f5 2a       	or	r15, r21
    3f04:	84 e0       	ldi	r24, 0x04	; 4
    3f06:	f8 2a       	or	r15, r24
    3f08:	28 c0       	rjmp	.+80     	; 0x3f5a <vfprintf+0xe8>
    3f0a:	98 e0       	ldi	r25, 0x08	; 8
    3f0c:	f9 2a       	or	r15, r25
    3f0e:	25 c0       	rjmp	.+74     	; 0x3f5a <vfprintf+0xe8>
    3f10:	e0 e1       	ldi	r30, 0x10	; 16
    3f12:	fe 2a       	or	r15, r30
    3f14:	22 c0       	rjmp	.+68     	; 0x3f5a <vfprintf+0xe8>
    3f16:	f7 fc       	sbrc	r15, 7
    3f18:	29 c0       	rjmp	.+82     	; 0x3f6c <vfprintf+0xfa>
    3f1a:	89 2f       	mov	r24, r25
    3f1c:	80 53       	subi	r24, 0x30	; 48
    3f1e:	8a 30       	cpi	r24, 0x0A	; 10
    3f20:	70 f4       	brcc	.+28     	; 0x3f3e <vfprintf+0xcc>
    3f22:	f6 fe       	sbrs	r15, 6
    3f24:	05 c0       	rjmp	.+10     	; 0x3f30 <vfprintf+0xbe>
    3f26:	98 9c       	mul	r9, r8
    3f28:	90 2c       	mov	r9, r0
    3f2a:	11 24       	eor	r1, r1
    3f2c:	98 0e       	add	r9, r24
    3f2e:	15 c0       	rjmp	.+42     	; 0x3f5a <vfprintf+0xe8>
    3f30:	e8 9c       	mul	r14, r8
    3f32:	e0 2c       	mov	r14, r0
    3f34:	11 24       	eor	r1, r1
    3f36:	e8 0e       	add	r14, r24
    3f38:	f0 e2       	ldi	r31, 0x20	; 32
    3f3a:	ff 2a       	or	r15, r31
    3f3c:	0e c0       	rjmp	.+28     	; 0x3f5a <vfprintf+0xe8>
    3f3e:	9e 32       	cpi	r25, 0x2E	; 46
    3f40:	29 f4       	brne	.+10     	; 0x3f4c <vfprintf+0xda>
    3f42:	f6 fc       	sbrc	r15, 6
    3f44:	6b c1       	rjmp	.+726    	; 0x421c <vfprintf+0x3aa>
    3f46:	40 e4       	ldi	r20, 0x40	; 64
    3f48:	f4 2a       	or	r15, r20
    3f4a:	07 c0       	rjmp	.+14     	; 0x3f5a <vfprintf+0xe8>
    3f4c:	9c 36       	cpi	r25, 0x6C	; 108
    3f4e:	19 f4       	brne	.+6      	; 0x3f56 <vfprintf+0xe4>
    3f50:	50 e8       	ldi	r21, 0x80	; 128
    3f52:	f5 2a       	or	r15, r21
    3f54:	02 c0       	rjmp	.+4      	; 0x3f5a <vfprintf+0xe8>
    3f56:	98 36       	cpi	r25, 0x68	; 104
    3f58:	49 f4       	brne	.+18     	; 0x3f6c <vfprintf+0xfa>
    3f5a:	f2 01       	movw	r30, r4
    3f5c:	23 fd       	sbrc	r18, 3
    3f5e:	95 91       	lpm	r25, Z+
    3f60:	23 ff       	sbrs	r18, 3
    3f62:	91 91       	ld	r25, Z+
    3f64:	2f 01       	movw	r4, r30
    3f66:	99 23       	and	r25, r25
    3f68:	09 f0       	breq	.+2      	; 0x3f6c <vfprintf+0xfa>
    3f6a:	b8 cf       	rjmp	.-144    	; 0x3edc <vfprintf+0x6a>
    3f6c:	89 2f       	mov	r24, r25
    3f6e:	85 54       	subi	r24, 0x45	; 69
    3f70:	83 30       	cpi	r24, 0x03	; 3
    3f72:	18 f0       	brcs	.+6      	; 0x3f7a <vfprintf+0x108>
    3f74:	80 52       	subi	r24, 0x20	; 32
    3f76:	83 30       	cpi	r24, 0x03	; 3
    3f78:	38 f4       	brcc	.+14     	; 0x3f88 <vfprintf+0x116>
    3f7a:	44 e0       	ldi	r20, 0x04	; 4
    3f7c:	50 e0       	ldi	r21, 0x00	; 0
    3f7e:	a4 0e       	add	r10, r20
    3f80:	b5 1e       	adc	r11, r21
    3f82:	5f e3       	ldi	r21, 0x3F	; 63
    3f84:	59 83       	std	Y+1, r21	; 0x01
    3f86:	0f c0       	rjmp	.+30     	; 0x3fa6 <vfprintf+0x134>
    3f88:	93 36       	cpi	r25, 0x63	; 99
    3f8a:	31 f0       	breq	.+12     	; 0x3f98 <vfprintf+0x126>
    3f8c:	93 37       	cpi	r25, 0x73	; 115
    3f8e:	79 f0       	breq	.+30     	; 0x3fae <vfprintf+0x13c>
    3f90:	93 35       	cpi	r25, 0x53	; 83
    3f92:	09 f0       	breq	.+2      	; 0x3f96 <vfprintf+0x124>
    3f94:	56 c0       	rjmp	.+172    	; 0x4042 <vfprintf+0x1d0>
    3f96:	20 c0       	rjmp	.+64     	; 0x3fd8 <vfprintf+0x166>
    3f98:	f5 01       	movw	r30, r10
    3f9a:	80 81       	ld	r24, Z
    3f9c:	89 83       	std	Y+1, r24	; 0x01
    3f9e:	42 e0       	ldi	r20, 0x02	; 2
    3fa0:	50 e0       	ldi	r21, 0x00	; 0
    3fa2:	a4 0e       	add	r10, r20
    3fa4:	b5 1e       	adc	r11, r21
    3fa6:	61 01       	movw	r12, r2
    3fa8:	01 e0       	ldi	r16, 0x01	; 1
    3faa:	10 e0       	ldi	r17, 0x00	; 0
    3fac:	12 c0       	rjmp	.+36     	; 0x3fd2 <vfprintf+0x160>
    3fae:	f5 01       	movw	r30, r10
    3fb0:	c0 80       	ld	r12, Z
    3fb2:	d1 80       	ldd	r13, Z+1	; 0x01
    3fb4:	f6 fc       	sbrc	r15, 6
    3fb6:	03 c0       	rjmp	.+6      	; 0x3fbe <vfprintf+0x14c>
    3fb8:	6f ef       	ldi	r22, 0xFF	; 255
    3fba:	7f ef       	ldi	r23, 0xFF	; 255
    3fbc:	02 c0       	rjmp	.+4      	; 0x3fc2 <vfprintf+0x150>
    3fbe:	69 2d       	mov	r22, r9
    3fc0:	70 e0       	ldi	r23, 0x00	; 0
    3fc2:	42 e0       	ldi	r20, 0x02	; 2
    3fc4:	50 e0       	ldi	r21, 0x00	; 0
    3fc6:	a4 0e       	add	r10, r20
    3fc8:	b5 1e       	adc	r11, r21
    3fca:	c6 01       	movw	r24, r12
    3fcc:	0e 94 21 21 	call	0x4242	; 0x4242 <strnlen>
    3fd0:	8c 01       	movw	r16, r24
    3fd2:	5f e7       	ldi	r21, 0x7F	; 127
    3fd4:	f5 22       	and	r15, r21
    3fd6:	14 c0       	rjmp	.+40     	; 0x4000 <vfprintf+0x18e>
    3fd8:	f5 01       	movw	r30, r10
    3fda:	c0 80       	ld	r12, Z
    3fdc:	d1 80       	ldd	r13, Z+1	; 0x01
    3fde:	f6 fc       	sbrc	r15, 6
    3fe0:	03 c0       	rjmp	.+6      	; 0x3fe8 <vfprintf+0x176>
    3fe2:	6f ef       	ldi	r22, 0xFF	; 255
    3fe4:	7f ef       	ldi	r23, 0xFF	; 255
    3fe6:	02 c0       	rjmp	.+4      	; 0x3fec <vfprintf+0x17a>
    3fe8:	69 2d       	mov	r22, r9
    3fea:	70 e0       	ldi	r23, 0x00	; 0
    3fec:	42 e0       	ldi	r20, 0x02	; 2
    3fee:	50 e0       	ldi	r21, 0x00	; 0
    3ff0:	a4 0e       	add	r10, r20
    3ff2:	b5 1e       	adc	r11, r21
    3ff4:	c6 01       	movw	r24, r12
    3ff6:	0e 94 16 21 	call	0x422c	; 0x422c <strnlen_P>
    3ffa:	8c 01       	movw	r16, r24
    3ffc:	50 e8       	ldi	r21, 0x80	; 128
    3ffe:	f5 2a       	or	r15, r21
    4000:	f3 fe       	sbrs	r15, 3
    4002:	07 c0       	rjmp	.+14     	; 0x4012 <vfprintf+0x1a0>
    4004:	1a c0       	rjmp	.+52     	; 0x403a <vfprintf+0x1c8>
    4006:	80 e2       	ldi	r24, 0x20	; 32
    4008:	90 e0       	ldi	r25, 0x00	; 0
    400a:	b3 01       	movw	r22, r6
    400c:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    4010:	ea 94       	dec	r14
    4012:	8e 2d       	mov	r24, r14
    4014:	90 e0       	ldi	r25, 0x00	; 0
    4016:	08 17       	cp	r16, r24
    4018:	19 07       	cpc	r17, r25
    401a:	a8 f3       	brcs	.-22     	; 0x4006 <vfprintf+0x194>
    401c:	0e c0       	rjmp	.+28     	; 0x403a <vfprintf+0x1c8>
    401e:	f6 01       	movw	r30, r12
    4020:	f7 fc       	sbrc	r15, 7
    4022:	85 91       	lpm	r24, Z+
    4024:	f7 fe       	sbrs	r15, 7
    4026:	81 91       	ld	r24, Z+
    4028:	6f 01       	movw	r12, r30
    402a:	90 e0       	ldi	r25, 0x00	; 0
    402c:	b3 01       	movw	r22, r6
    402e:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    4032:	e1 10       	cpse	r14, r1
    4034:	ea 94       	dec	r14
    4036:	01 50       	subi	r16, 0x01	; 1
    4038:	10 40       	sbci	r17, 0x00	; 0
    403a:	01 15       	cp	r16, r1
    403c:	11 05       	cpc	r17, r1
    403e:	79 f7       	brne	.-34     	; 0x401e <vfprintf+0x1ac>
    4040:	ea c0       	rjmp	.+468    	; 0x4216 <vfprintf+0x3a4>
    4042:	94 36       	cpi	r25, 0x64	; 100
    4044:	11 f0       	breq	.+4      	; 0x404a <vfprintf+0x1d8>
    4046:	99 36       	cpi	r25, 0x69	; 105
    4048:	69 f5       	brne	.+90     	; 0x40a4 <vfprintf+0x232>
    404a:	f7 fe       	sbrs	r15, 7
    404c:	08 c0       	rjmp	.+16     	; 0x405e <vfprintf+0x1ec>
    404e:	f5 01       	movw	r30, r10
    4050:	20 81       	ld	r18, Z
    4052:	31 81       	ldd	r19, Z+1	; 0x01
    4054:	42 81       	ldd	r20, Z+2	; 0x02
    4056:	53 81       	ldd	r21, Z+3	; 0x03
    4058:	84 e0       	ldi	r24, 0x04	; 4
    405a:	90 e0       	ldi	r25, 0x00	; 0
    405c:	0a c0       	rjmp	.+20     	; 0x4072 <vfprintf+0x200>
    405e:	f5 01       	movw	r30, r10
    4060:	80 81       	ld	r24, Z
    4062:	91 81       	ldd	r25, Z+1	; 0x01
    4064:	9c 01       	movw	r18, r24
    4066:	44 27       	eor	r20, r20
    4068:	37 fd       	sbrc	r19, 7
    406a:	40 95       	com	r20
    406c:	54 2f       	mov	r21, r20
    406e:	82 e0       	ldi	r24, 0x02	; 2
    4070:	90 e0       	ldi	r25, 0x00	; 0
    4072:	a8 0e       	add	r10, r24
    4074:	b9 1e       	adc	r11, r25
    4076:	9f e6       	ldi	r25, 0x6F	; 111
    4078:	f9 22       	and	r15, r25
    407a:	57 ff       	sbrs	r21, 7
    407c:	09 c0       	rjmp	.+18     	; 0x4090 <vfprintf+0x21e>
    407e:	50 95       	com	r21
    4080:	40 95       	com	r20
    4082:	30 95       	com	r19
    4084:	21 95       	neg	r18
    4086:	3f 4f       	sbci	r19, 0xFF	; 255
    4088:	4f 4f       	sbci	r20, 0xFF	; 255
    408a:	5f 4f       	sbci	r21, 0xFF	; 255
    408c:	e0 e8       	ldi	r30, 0x80	; 128
    408e:	fe 2a       	or	r15, r30
    4090:	ca 01       	movw	r24, r20
    4092:	b9 01       	movw	r22, r18
    4094:	a1 01       	movw	r20, r2
    4096:	2a e0       	ldi	r18, 0x0A	; 10
    4098:	30 e0       	ldi	r19, 0x00	; 0
    409a:	0e 94 58 21 	call	0x42b0	; 0x42b0 <__ultoa_invert>
    409e:	d8 2e       	mov	r13, r24
    40a0:	d2 18       	sub	r13, r2
    40a2:	40 c0       	rjmp	.+128    	; 0x4124 <vfprintf+0x2b2>
    40a4:	95 37       	cpi	r25, 0x75	; 117
    40a6:	29 f4       	brne	.+10     	; 0x40b2 <vfprintf+0x240>
    40a8:	1f 2d       	mov	r17, r15
    40aa:	1f 7e       	andi	r17, 0xEF	; 239
    40ac:	2a e0       	ldi	r18, 0x0A	; 10
    40ae:	30 e0       	ldi	r19, 0x00	; 0
    40b0:	1d c0       	rjmp	.+58     	; 0x40ec <vfprintf+0x27a>
    40b2:	1f 2d       	mov	r17, r15
    40b4:	19 7f       	andi	r17, 0xF9	; 249
    40b6:	9f 36       	cpi	r25, 0x6F	; 111
    40b8:	61 f0       	breq	.+24     	; 0x40d2 <vfprintf+0x260>
    40ba:	90 37       	cpi	r25, 0x70	; 112
    40bc:	20 f4       	brcc	.+8      	; 0x40c6 <vfprintf+0x254>
    40be:	98 35       	cpi	r25, 0x58	; 88
    40c0:	09 f0       	breq	.+2      	; 0x40c4 <vfprintf+0x252>
    40c2:	ac c0       	rjmp	.+344    	; 0x421c <vfprintf+0x3aa>
    40c4:	0f c0       	rjmp	.+30     	; 0x40e4 <vfprintf+0x272>
    40c6:	90 37       	cpi	r25, 0x70	; 112
    40c8:	39 f0       	breq	.+14     	; 0x40d8 <vfprintf+0x266>
    40ca:	98 37       	cpi	r25, 0x78	; 120
    40cc:	09 f0       	breq	.+2      	; 0x40d0 <vfprintf+0x25e>
    40ce:	a6 c0       	rjmp	.+332    	; 0x421c <vfprintf+0x3aa>
    40d0:	04 c0       	rjmp	.+8      	; 0x40da <vfprintf+0x268>
    40d2:	28 e0       	ldi	r18, 0x08	; 8
    40d4:	30 e0       	ldi	r19, 0x00	; 0
    40d6:	0a c0       	rjmp	.+20     	; 0x40ec <vfprintf+0x27a>
    40d8:	10 61       	ori	r17, 0x10	; 16
    40da:	14 fd       	sbrc	r17, 4
    40dc:	14 60       	ori	r17, 0x04	; 4
    40de:	20 e1       	ldi	r18, 0x10	; 16
    40e0:	30 e0       	ldi	r19, 0x00	; 0
    40e2:	04 c0       	rjmp	.+8      	; 0x40ec <vfprintf+0x27a>
    40e4:	14 fd       	sbrc	r17, 4
    40e6:	16 60       	ori	r17, 0x06	; 6
    40e8:	20 e1       	ldi	r18, 0x10	; 16
    40ea:	32 e0       	ldi	r19, 0x02	; 2
    40ec:	17 ff       	sbrs	r17, 7
    40ee:	08 c0       	rjmp	.+16     	; 0x4100 <vfprintf+0x28e>
    40f0:	f5 01       	movw	r30, r10
    40f2:	60 81       	ld	r22, Z
    40f4:	71 81       	ldd	r23, Z+1	; 0x01
    40f6:	82 81       	ldd	r24, Z+2	; 0x02
    40f8:	93 81       	ldd	r25, Z+3	; 0x03
    40fa:	44 e0       	ldi	r20, 0x04	; 4
    40fc:	50 e0       	ldi	r21, 0x00	; 0
    40fe:	08 c0       	rjmp	.+16     	; 0x4110 <vfprintf+0x29e>
    4100:	f5 01       	movw	r30, r10
    4102:	80 81       	ld	r24, Z
    4104:	91 81       	ldd	r25, Z+1	; 0x01
    4106:	bc 01       	movw	r22, r24
    4108:	80 e0       	ldi	r24, 0x00	; 0
    410a:	90 e0       	ldi	r25, 0x00	; 0
    410c:	42 e0       	ldi	r20, 0x02	; 2
    410e:	50 e0       	ldi	r21, 0x00	; 0
    4110:	a4 0e       	add	r10, r20
    4112:	b5 1e       	adc	r11, r21
    4114:	a1 01       	movw	r20, r2
    4116:	0e 94 58 21 	call	0x42b0	; 0x42b0 <__ultoa_invert>
    411a:	d8 2e       	mov	r13, r24
    411c:	d2 18       	sub	r13, r2
    411e:	8f e7       	ldi	r24, 0x7F	; 127
    4120:	f8 2e       	mov	r15, r24
    4122:	f1 22       	and	r15, r17
    4124:	f6 fe       	sbrs	r15, 6
    4126:	0b c0       	rjmp	.+22     	; 0x413e <vfprintf+0x2cc>
    4128:	5e ef       	ldi	r21, 0xFE	; 254
    412a:	f5 22       	and	r15, r21
    412c:	d9 14       	cp	r13, r9
    412e:	38 f4       	brcc	.+14     	; 0x413e <vfprintf+0x2cc>
    4130:	f4 fe       	sbrs	r15, 4
    4132:	07 c0       	rjmp	.+14     	; 0x4142 <vfprintf+0x2d0>
    4134:	f2 fc       	sbrc	r15, 2
    4136:	05 c0       	rjmp	.+10     	; 0x4142 <vfprintf+0x2d0>
    4138:	8f ee       	ldi	r24, 0xEF	; 239
    413a:	f8 22       	and	r15, r24
    413c:	02 c0       	rjmp	.+4      	; 0x4142 <vfprintf+0x2d0>
    413e:	1d 2d       	mov	r17, r13
    4140:	01 c0       	rjmp	.+2      	; 0x4144 <vfprintf+0x2d2>
    4142:	19 2d       	mov	r17, r9
    4144:	f4 fe       	sbrs	r15, 4
    4146:	0d c0       	rjmp	.+26     	; 0x4162 <vfprintf+0x2f0>
    4148:	fe 01       	movw	r30, r28
    414a:	ed 0d       	add	r30, r13
    414c:	f1 1d       	adc	r31, r1
    414e:	80 81       	ld	r24, Z
    4150:	80 33       	cpi	r24, 0x30	; 48
    4152:	19 f4       	brne	.+6      	; 0x415a <vfprintf+0x2e8>
    4154:	99 ee       	ldi	r25, 0xE9	; 233
    4156:	f9 22       	and	r15, r25
    4158:	08 c0       	rjmp	.+16     	; 0x416a <vfprintf+0x2f8>
    415a:	1f 5f       	subi	r17, 0xFF	; 255
    415c:	f2 fe       	sbrs	r15, 2
    415e:	05 c0       	rjmp	.+10     	; 0x416a <vfprintf+0x2f8>
    4160:	03 c0       	rjmp	.+6      	; 0x4168 <vfprintf+0x2f6>
    4162:	8f 2d       	mov	r24, r15
    4164:	86 78       	andi	r24, 0x86	; 134
    4166:	09 f0       	breq	.+2      	; 0x416a <vfprintf+0x2f8>
    4168:	1f 5f       	subi	r17, 0xFF	; 255
    416a:	0f 2d       	mov	r16, r15
    416c:	f3 fc       	sbrc	r15, 3
    416e:	14 c0       	rjmp	.+40     	; 0x4198 <vfprintf+0x326>
    4170:	f0 fe       	sbrs	r15, 0
    4172:	0f c0       	rjmp	.+30     	; 0x4192 <vfprintf+0x320>
    4174:	1e 15       	cp	r17, r14
    4176:	10 f0       	brcs	.+4      	; 0x417c <vfprintf+0x30a>
    4178:	9d 2c       	mov	r9, r13
    417a:	0b c0       	rjmp	.+22     	; 0x4192 <vfprintf+0x320>
    417c:	9d 2c       	mov	r9, r13
    417e:	9e 0c       	add	r9, r14
    4180:	91 1a       	sub	r9, r17
    4182:	1e 2d       	mov	r17, r14
    4184:	06 c0       	rjmp	.+12     	; 0x4192 <vfprintf+0x320>
    4186:	80 e2       	ldi	r24, 0x20	; 32
    4188:	90 e0       	ldi	r25, 0x00	; 0
    418a:	b3 01       	movw	r22, r6
    418c:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    4190:	1f 5f       	subi	r17, 0xFF	; 255
    4192:	1e 15       	cp	r17, r14
    4194:	c0 f3       	brcs	.-16     	; 0x4186 <vfprintf+0x314>
    4196:	04 c0       	rjmp	.+8      	; 0x41a0 <vfprintf+0x32e>
    4198:	1e 15       	cp	r17, r14
    419a:	10 f4       	brcc	.+4      	; 0x41a0 <vfprintf+0x32e>
    419c:	e1 1a       	sub	r14, r17
    419e:	01 c0       	rjmp	.+2      	; 0x41a2 <vfprintf+0x330>
    41a0:	ee 24       	eor	r14, r14
    41a2:	04 ff       	sbrs	r16, 4
    41a4:	0f c0       	rjmp	.+30     	; 0x41c4 <vfprintf+0x352>
    41a6:	80 e3       	ldi	r24, 0x30	; 48
    41a8:	90 e0       	ldi	r25, 0x00	; 0
    41aa:	b3 01       	movw	r22, r6
    41ac:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    41b0:	02 ff       	sbrs	r16, 2
    41b2:	1d c0       	rjmp	.+58     	; 0x41ee <vfprintf+0x37c>
    41b4:	01 fd       	sbrc	r16, 1
    41b6:	03 c0       	rjmp	.+6      	; 0x41be <vfprintf+0x34c>
    41b8:	88 e7       	ldi	r24, 0x78	; 120
    41ba:	90 e0       	ldi	r25, 0x00	; 0
    41bc:	0e c0       	rjmp	.+28     	; 0x41da <vfprintf+0x368>
    41be:	88 e5       	ldi	r24, 0x58	; 88
    41c0:	90 e0       	ldi	r25, 0x00	; 0
    41c2:	0b c0       	rjmp	.+22     	; 0x41da <vfprintf+0x368>
    41c4:	80 2f       	mov	r24, r16
    41c6:	86 78       	andi	r24, 0x86	; 134
    41c8:	91 f0       	breq	.+36     	; 0x41ee <vfprintf+0x37c>
    41ca:	01 ff       	sbrs	r16, 1
    41cc:	02 c0       	rjmp	.+4      	; 0x41d2 <vfprintf+0x360>
    41ce:	8b e2       	ldi	r24, 0x2B	; 43
    41d0:	01 c0       	rjmp	.+2      	; 0x41d4 <vfprintf+0x362>
    41d2:	80 e2       	ldi	r24, 0x20	; 32
    41d4:	f7 fc       	sbrc	r15, 7
    41d6:	8d e2       	ldi	r24, 0x2D	; 45
    41d8:	90 e0       	ldi	r25, 0x00	; 0
    41da:	b3 01       	movw	r22, r6
    41dc:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    41e0:	06 c0       	rjmp	.+12     	; 0x41ee <vfprintf+0x37c>
    41e2:	80 e3       	ldi	r24, 0x30	; 48
    41e4:	90 e0       	ldi	r25, 0x00	; 0
    41e6:	b3 01       	movw	r22, r6
    41e8:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    41ec:	9a 94       	dec	r9
    41ee:	d9 14       	cp	r13, r9
    41f0:	c0 f3       	brcs	.-16     	; 0x41e2 <vfprintf+0x370>
    41f2:	da 94       	dec	r13
    41f4:	f1 01       	movw	r30, r2
    41f6:	ed 0d       	add	r30, r13
    41f8:	f1 1d       	adc	r31, r1
    41fa:	80 81       	ld	r24, Z
    41fc:	90 e0       	ldi	r25, 0x00	; 0
    41fe:	b3 01       	movw	r22, r6
    4200:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    4204:	dd 20       	and	r13, r13
    4206:	a9 f7       	brne	.-22     	; 0x41f2 <vfprintf+0x380>
    4208:	06 c0       	rjmp	.+12     	; 0x4216 <vfprintf+0x3a4>
    420a:	80 e2       	ldi	r24, 0x20	; 32
    420c:	90 e0       	ldi	r25, 0x00	; 0
    420e:	b3 01       	movw	r22, r6
    4210:	0e 94 2c 21 	call	0x4258	; 0x4258 <fputc>
    4214:	ea 94       	dec	r14
    4216:	ee 20       	and	r14, r14
    4218:	c1 f7       	brne	.-16     	; 0x420a <vfprintf+0x398>
    421a:	43 ce       	rjmp	.-890    	; 0x3ea2 <vfprintf+0x30>
    421c:	f3 01       	movw	r30, r6
    421e:	66 81       	ldd	r22, Z+6	; 0x06
    4220:	77 81       	ldd	r23, Z+7	; 0x07
    4222:	cb 01       	movw	r24, r22
    4224:	2b 96       	adiw	r28, 0x0b	; 11
    4226:	e2 e1       	ldi	r30, 0x12	; 18
    4228:	0c 94 fa 1e 	jmp	0x3df4	; 0x3df4 <__epilogue_restores__>

0000422c <strnlen_P>:
    422c:	fc 01       	movw	r30, r24
    422e:	05 90       	lpm	r0, Z+
    4230:	61 50       	subi	r22, 0x01	; 1
    4232:	70 40       	sbci	r23, 0x00	; 0
    4234:	01 10       	cpse	r0, r1
    4236:	d8 f7       	brcc	.-10     	; 0x422e <strnlen_P+0x2>
    4238:	80 95       	com	r24
    423a:	90 95       	com	r25
    423c:	8e 0f       	add	r24, r30
    423e:	9f 1f       	adc	r25, r31
    4240:	08 95       	ret

00004242 <strnlen>:
    4242:	fc 01       	movw	r30, r24
    4244:	61 50       	subi	r22, 0x01	; 1
    4246:	70 40       	sbci	r23, 0x00	; 0
    4248:	01 90       	ld	r0, Z+
    424a:	01 10       	cpse	r0, r1
    424c:	d8 f7       	brcc	.-10     	; 0x4244 <strnlen+0x2>
    424e:	80 95       	com	r24
    4250:	90 95       	com	r25
    4252:	8e 0f       	add	r24, r30
    4254:	9f 1f       	adc	r25, r31
    4256:	08 95       	ret

00004258 <fputc>:
    4258:	0f 93       	push	r16
    425a:	1f 93       	push	r17
    425c:	cf 93       	push	r28
    425e:	df 93       	push	r29
    4260:	8c 01       	movw	r16, r24
    4262:	eb 01       	movw	r28, r22
    4264:	8b 81       	ldd	r24, Y+3	; 0x03
    4266:	81 ff       	sbrs	r24, 1
    4268:	1b c0       	rjmp	.+54     	; 0x42a0 <fputc+0x48>
    426a:	82 ff       	sbrs	r24, 2
    426c:	0d c0       	rjmp	.+26     	; 0x4288 <fputc+0x30>
    426e:	2e 81       	ldd	r18, Y+6	; 0x06
    4270:	3f 81       	ldd	r19, Y+7	; 0x07
    4272:	8c 81       	ldd	r24, Y+4	; 0x04
    4274:	9d 81       	ldd	r25, Y+5	; 0x05
    4276:	28 17       	cp	r18, r24
    4278:	39 07       	cpc	r19, r25
    427a:	64 f4       	brge	.+24     	; 0x4294 <fputc+0x3c>
    427c:	e8 81       	ld	r30, Y
    427e:	f9 81       	ldd	r31, Y+1	; 0x01
    4280:	01 93       	st	Z+, r16
    4282:	f9 83       	std	Y+1, r31	; 0x01
    4284:	e8 83       	st	Y, r30
    4286:	06 c0       	rjmp	.+12     	; 0x4294 <fputc+0x3c>
    4288:	e8 85       	ldd	r30, Y+8	; 0x08
    428a:	f9 85       	ldd	r31, Y+9	; 0x09
    428c:	80 2f       	mov	r24, r16
    428e:	09 95       	icall
    4290:	89 2b       	or	r24, r25
    4292:	31 f4       	brne	.+12     	; 0x42a0 <fputc+0x48>
    4294:	8e 81       	ldd	r24, Y+6	; 0x06
    4296:	9f 81       	ldd	r25, Y+7	; 0x07
    4298:	01 96       	adiw	r24, 0x01	; 1
    429a:	9f 83       	std	Y+7, r25	; 0x07
    429c:	8e 83       	std	Y+6, r24	; 0x06
    429e:	02 c0       	rjmp	.+4      	; 0x42a4 <fputc+0x4c>
    42a0:	0f ef       	ldi	r16, 0xFF	; 255
    42a2:	1f ef       	ldi	r17, 0xFF	; 255
    42a4:	c8 01       	movw	r24, r16
    42a6:	df 91       	pop	r29
    42a8:	cf 91       	pop	r28
    42aa:	1f 91       	pop	r17
    42ac:	0f 91       	pop	r16
    42ae:	08 95       	ret

000042b0 <__ultoa_invert>:
    42b0:	fa 01       	movw	r30, r20
    42b2:	aa 27       	eor	r26, r26
    42b4:	28 30       	cpi	r18, 0x08	; 8
    42b6:	51 f1       	breq	.+84     	; 0x430c <__ultoa_invert+0x5c>
    42b8:	20 31       	cpi	r18, 0x10	; 16
    42ba:	81 f1       	breq	.+96     	; 0x431c <__ultoa_invert+0x6c>
    42bc:	e8 94       	clt
    42be:	6f 93       	push	r22
    42c0:	6e 7f       	andi	r22, 0xFE	; 254
    42c2:	6e 5f       	subi	r22, 0xFE	; 254
    42c4:	7f 4f       	sbci	r23, 0xFF	; 255
    42c6:	8f 4f       	sbci	r24, 0xFF	; 255
    42c8:	9f 4f       	sbci	r25, 0xFF	; 255
    42ca:	af 4f       	sbci	r26, 0xFF	; 255
    42cc:	b1 e0       	ldi	r27, 0x01	; 1
    42ce:	3e d0       	rcall	.+124    	; 0x434c <__ultoa_invert+0x9c>
    42d0:	b4 e0       	ldi	r27, 0x04	; 4
    42d2:	3c d0       	rcall	.+120    	; 0x434c <__ultoa_invert+0x9c>
    42d4:	67 0f       	add	r22, r23
    42d6:	78 1f       	adc	r23, r24
    42d8:	89 1f       	adc	r24, r25
    42da:	9a 1f       	adc	r25, r26
    42dc:	a1 1d       	adc	r26, r1
    42de:	68 0f       	add	r22, r24
    42e0:	79 1f       	adc	r23, r25
    42e2:	8a 1f       	adc	r24, r26
    42e4:	91 1d       	adc	r25, r1
    42e6:	a1 1d       	adc	r26, r1
    42e8:	6a 0f       	add	r22, r26
    42ea:	71 1d       	adc	r23, r1
    42ec:	81 1d       	adc	r24, r1
    42ee:	91 1d       	adc	r25, r1
    42f0:	a1 1d       	adc	r26, r1
    42f2:	20 d0       	rcall	.+64     	; 0x4334 <__ultoa_invert+0x84>
    42f4:	09 f4       	brne	.+2      	; 0x42f8 <__ultoa_invert+0x48>
    42f6:	68 94       	set
    42f8:	3f 91       	pop	r19
    42fa:	2a e0       	ldi	r18, 0x0A	; 10
    42fc:	26 9f       	mul	r18, r22
    42fe:	11 24       	eor	r1, r1
    4300:	30 19       	sub	r19, r0
    4302:	30 5d       	subi	r19, 0xD0	; 208
    4304:	31 93       	st	Z+, r19
    4306:	de f6       	brtc	.-74     	; 0x42be <__ultoa_invert+0xe>
    4308:	cf 01       	movw	r24, r30
    430a:	08 95       	ret
    430c:	46 2f       	mov	r20, r22
    430e:	47 70       	andi	r20, 0x07	; 7
    4310:	40 5d       	subi	r20, 0xD0	; 208
    4312:	41 93       	st	Z+, r20
    4314:	b3 e0       	ldi	r27, 0x03	; 3
    4316:	0f d0       	rcall	.+30     	; 0x4336 <__ultoa_invert+0x86>
    4318:	c9 f7       	brne	.-14     	; 0x430c <__ultoa_invert+0x5c>
    431a:	f6 cf       	rjmp	.-20     	; 0x4308 <__ultoa_invert+0x58>
    431c:	46 2f       	mov	r20, r22
    431e:	4f 70       	andi	r20, 0x0F	; 15
    4320:	40 5d       	subi	r20, 0xD0	; 208
    4322:	4a 33       	cpi	r20, 0x3A	; 58
    4324:	18 f0       	brcs	.+6      	; 0x432c <__ultoa_invert+0x7c>
    4326:	49 5d       	subi	r20, 0xD9	; 217
    4328:	31 fd       	sbrc	r19, 1
    432a:	40 52       	subi	r20, 0x20	; 32
    432c:	41 93       	st	Z+, r20
    432e:	02 d0       	rcall	.+4      	; 0x4334 <__ultoa_invert+0x84>
    4330:	a9 f7       	brne	.-22     	; 0x431c <__ultoa_invert+0x6c>
    4332:	ea cf       	rjmp	.-44     	; 0x4308 <__ultoa_invert+0x58>
    4334:	b4 e0       	ldi	r27, 0x04	; 4
    4336:	a6 95       	lsr	r26
    4338:	97 95       	ror	r25
    433a:	87 95       	ror	r24
    433c:	77 95       	ror	r23
    433e:	67 95       	ror	r22
    4340:	ba 95       	dec	r27
    4342:	c9 f7       	brne	.-14     	; 0x4336 <__ultoa_invert+0x86>
    4344:	00 97       	sbiw	r24, 0x00	; 0
    4346:	61 05       	cpc	r22, r1
    4348:	71 05       	cpc	r23, r1
    434a:	08 95       	ret
    434c:	9b 01       	movw	r18, r22
    434e:	ac 01       	movw	r20, r24
    4350:	0a 2e       	mov	r0, r26
    4352:	06 94       	lsr	r0
    4354:	57 95       	ror	r21
    4356:	47 95       	ror	r20
    4358:	37 95       	ror	r19
    435a:	27 95       	ror	r18
    435c:	ba 95       	dec	r27
    435e:	c9 f7       	brne	.-14     	; 0x4352 <__ultoa_invert+0xa2>
    4360:	62 0f       	add	r22, r18
    4362:	73 1f       	adc	r23, r19
    4364:	84 1f       	adc	r24, r20
    4366:	95 1f       	adc	r25, r21
    4368:	a0 1d       	adc	r26, r0
    436a:	08 95       	ret

0000436c <_exit>:
    436c:	f8 94       	cli

0000436e <__stop_program>:
    436e:	ff cf       	rjmp	.-2      	; 0x436e <__stop_program>
