# TCL File Generated by Component Editor 24.1
# Wed Jul 31 18:42:52 IST 2024
# DO NOT MODIFY


# 
# tod_sync_interface_adapter_0 "tod_sync_interface_adapter_0" v1.0
#  2024.07.31.18:42:52
# A conduit role remapper for TOD's Synchronizer interface. Note: Supports up to 10 Rx and Tx interfaces.
# 

# 
# request TCL package from ACDS 24.1
# 
package require -exact qsys 24.1


# 
# module tod_sync_interface_adapter_0
# 
set_module_property DESCRIPTION "A conduit role remapper for TOD's Synchronizer interface. Note: Supports up to 10 Rx and Tx interfaces."
set_module_property NAME tod_sync_interface_adapter_0
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property BSP_CPU false
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME tod_sync_interface_adapter_0
set_module_property DATASHEET_URL false
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false
set_module_property LOAD_ELABORATION_LIMIT 0
set_module_property PRE_COMP_MODULE_ENABLED false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL tod_sync_interface_adapter
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file tod_sync_interface_adapter.v VERILOG PATH tod_sync_interface_adapter.v TOP_LEVEL_FILE

add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL tod_sync_interface_adapter
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VERILOG ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file tod_sync_interface_adapter.v VERILOG PATH tod_sync_interface_adapter.v

add_fileset SIM_VHDL SIM_VHDL "" ""
set_fileset_property SIM_VHDL TOP_LEVEL tod_sync_interface_adapter
set_fileset_property SIM_VHDL ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property SIM_VHDL ENABLE_FILE_OVERWRITE_MODE true
add_fileset_file tod_sync_interface_adapter.v VERILOG PATH tod_sync_interface_adapter.v


# 
# documentation links
# 
add_documentation_link "Data Sheet" file:///mnt/media/Projects/Preethi/SR_FPGA/quartus_projects/ftile_1588_sr/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///mnt/media/Projects/Preethi/SR_FPGA/quartus_projects/ftile_1588_sr/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///mnt/media/Tools/Avinash/Phipps_peak_hhsi_mig/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false
add_documentation_link "Data Sheet" file:///home/avinash/azure/phipps_peak_sp_v1/IN-PhippsPeak_FPGA/hssi_1588_pp/custom_ip/tod_sync_interface_adapter/false


# 
# parameters
# 


# 
# display items
# 


# 
# connection point time_of_day_96b
# 
add_interface time_of_day_96b conduit end
set_interface_property time_of_day_96b associatedClock ""
set_interface_property time_of_day_96b associatedReset ""
set_interface_property time_of_day_96b ENABLED true
set_interface_property time_of_day_96b EXPORT_OF ""
set_interface_property time_of_day_96b PORT_NAME_MAP ""
set_interface_property time_of_day_96b CMSIS_SVD_VARIABLES ""
set_interface_property time_of_day_96b SVD_ADDRESS_GROUP ""
set_interface_property time_of_day_96b IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property time_of_day_96b SV_INTERFACE_TYPE ""
set_interface_property time_of_day_96b SV_INTERFACE_MODPORT_TYPE ""

add_interface_port time_of_day_96b time_of_day_96b data Input 96
add_interface_port time_of_day_96b valid valid Input 1


# 
# connection point tx0_tod_master_data
# 
add_interface tx0_tod_master_data conduit end
set_interface_property tx0_tod_master_data associatedClock ""
set_interface_property tx0_tod_master_data associatedReset ""
set_interface_property tx0_tod_master_data ENABLED true
set_interface_property tx0_tod_master_data EXPORT_OF ""
set_interface_property tx0_tod_master_data PORT_NAME_MAP ""
set_interface_property tx0_tod_master_data CMSIS_SVD_VARIABLES ""
set_interface_property tx0_tod_master_data SVD_ADDRESS_GROUP ""
set_interface_property tx0_tod_master_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx0_tod_master_data SV_INTERFACE_TYPE ""
set_interface_property tx0_tod_master_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx0_tod_master_data tx0_tod_master_data data Output 96
add_interface_port tx0_tod_master_data valid_0 valid Output 1


# 
# connection point tx1_tod_master_data
# 
add_interface tx1_tod_master_data conduit end
set_interface_property tx1_tod_master_data associatedClock ""
set_interface_property tx1_tod_master_data associatedReset ""
set_interface_property tx1_tod_master_data ENABLED true
set_interface_property tx1_tod_master_data EXPORT_OF ""
set_interface_property tx1_tod_master_data PORT_NAME_MAP ""
set_interface_property tx1_tod_master_data CMSIS_SVD_VARIABLES ""
set_interface_property tx1_tod_master_data SVD_ADDRESS_GROUP ""
set_interface_property tx1_tod_master_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx1_tod_master_data SV_INTERFACE_TYPE ""
set_interface_property tx1_tod_master_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx1_tod_master_data tx1_tod_master_data data Output 96


# 
# connection point tx2_tod_master_data
# 
add_interface tx2_tod_master_data avalon_streaming start
set_interface_property tx2_tod_master_data associatedClock ""
set_interface_property tx2_tod_master_data associatedReset "" 
set_interface_property tx2_tod_master_data dataBitsPerSymbol 8
set_interface_property tx2_tod_master_data errorDescriptor ""
set_interface_property tx2_tod_master_data firstSymbolInHighOrderBits true
set_interface_property tx2_tod_master_data maxChannel 0
set_interface_property tx2_tod_master_data readyAllowance 0
set_interface_property tx2_tod_master_data readyLatency 0
set_interface_property tx2_tod_master_data ENABLED true
set_interface_property tx2_tod_master_data EXPORT_OF ""
set_interface_property tx2_tod_master_data PORT_NAME_MAP ""
set_interface_property tx2_tod_master_data CMSIS_SVD_VARIABLES ""
set_interface_property tx2_tod_master_data SVD_ADDRESS_GROUP ""
set_interface_property tx2_tod_master_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx2_tod_master_data SV_INTERFACE_TYPE ""
set_interface_property tx2_tod_master_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx2_tod_master_data tx2_tod_master_data data Output 96


# 
# connection point tx3_tod_master_data
# 
add_interface tx3_tod_master_data conduit end
set_interface_property tx3_tod_master_data associatedClock ""
set_interface_property tx3_tod_master_data associatedReset ""
set_interface_property tx3_tod_master_data ENABLED true
set_interface_property tx3_tod_master_data EXPORT_OF ""
set_interface_property tx3_tod_master_data PORT_NAME_MAP ""
set_interface_property tx3_tod_master_data CMSIS_SVD_VARIABLES ""
set_interface_property tx3_tod_master_data SVD_ADDRESS_GROUP ""
set_interface_property tx3_tod_master_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property tx3_tod_master_data SV_INTERFACE_TYPE ""
set_interface_property tx3_tod_master_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port tx3_tod_master_data tx3_tod_master_data data Output 96


# 
# connection point rx0_tod_master_data
# 
add_interface rx0_tod_master_data avalon_streaming start
set_interface_property rx0_tod_master_data associatedClock ""
set_interface_property rx0_tod_master_data associatedReset ""
set_interface_property rx0_tod_master_data dataBitsPerSymbol 8
set_interface_property rx0_tod_master_data errorDescriptor ""
set_interface_property rx0_tod_master_data firstSymbolInHighOrderBits true
set_interface_property rx0_tod_master_data maxChannel 0
set_interface_property rx0_tod_master_data readyAllowance 0
set_interface_property rx0_tod_master_data readyLatency 0
set_interface_property rx0_tod_master_data ENABLED true
set_interface_property rx0_tod_master_data EXPORT_OF ""
set_interface_property rx0_tod_master_data PORT_NAME_MAP ""
set_interface_property rx0_tod_master_data CMSIS_SVD_VARIABLES ""
set_interface_property rx0_tod_master_data SVD_ADDRESS_GROUP ""
set_interface_property rx0_tod_master_data IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property rx0_tod_master_data SV_INTERFACE_TYPE ""
set_interface_property rx0_tod_master_data SV_INTERFACE_MODPORT_TYPE ""

add_interface_port rx0_tod_master_data rx0_tod_master_data data Output 96


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""
set_interface_property clock IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property clock SV_INTERFACE_TYPE ""
set_interface_property clock SV_INTERFACE_MODPORT_TYPE ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""
set_interface_property reset_sink IPXACT_REGISTER_MAP_VARIABLES ""
set_interface_property reset_sink SV_INTERFACE_TYPE ""
set_interface_property reset_sink SV_INTERFACE_MODPORT_TYPE ""

add_interface_port reset_sink rst_n reset_n Input 1

