// Seed: 1938604508
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  parameter id_3 = -1'b0;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout reg id_3;
  inout wire id_2;
  output wire id_1;
  always id_3 = #id_4 1'h0;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  always @(posedge -1);
endmodule
module module_2 #(
    parameter id_0 = 32'd60,
    parameter id_1 = 32'd49,
    parameter id_2 = 32'd37,
    parameter id_4 = 32'd5,
    parameter id_5 = 32'd59
) (
    input wand _id_0,
    input supply1 _id_1
    , id_8,
    output uwire _id_2,
    output tri1 id_3,
    output uwire _id_4,
    input wire _id_5,
    output uwire id_6
);
  struct packed {
    logic [id_0 : id_2  !=?  id_1] id_9;
    logic [id_5  -  -1 : 1] id_10;
  } [id_1  -  1 : -1] \id_11 [id_1 : id_4];
  assign \id_11 .id_10 = id_8;
  module_0 modCall_1 (
      \id_11 ,
      id_8
  );
endmodule
