-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Fri Apr 22 21:25:16 2022
-- Host        : DESKTOP-8KAKBPU running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/Users/Home/Documents/GitHub/PYNQ/boards/Pynq-Z2/base/base/base.srcs/sources_1/bd/base/ip/base_canny_edge_0_1/base_canny_edge_0_1_sim_netlist.vhdl
-- Design      : base_canny_edge_0_1
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Duplicate_canny is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_4_reg_167_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Duplicate_U0_src_data_stream_V_read : out STD_LOGIC;
    \t_V_reg_156_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[3]_i_2_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    src_bw_data_stream_0_empty_n : in STD_LOGIC;
    src1_data_stream_0_s_full_n : in STD_LOGIC;
    src2_data_stream_0_s_full_n : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_4_reg_167_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Duplicate_canny : entity is "Duplicate_canny";
end base_canny_edge_0_1_Duplicate_canny;

architecture STRUCTURE of base_canny_edge_0_1_Duplicate_canny is
  signal \^duplicate_u0_src_data_stream_v_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal exitcond7_fu_190_p2 : STD_LOGIC;
  signal \exitcond_reg_235[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_235_reg_n_0_[0]\ : STD_LOGIC;
  signal i_V_fu_195_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_230 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_V_reg_230[10]_i_2_n_0\ : STD_LOGIC;
  signal j_V_fu_210_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_4_reg_167 : STD_LOGIC;
  signal t_V_4_reg_1670 : STD_LOGIC;
  signal \t_V_4_reg_167[10]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_4_reg_167[10]_i_5_n_0\ : STD_LOGIC;
  signal t_V_4_reg_167_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^t_v_4_reg_167_reg[10]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal t_V_reg_156 : STD_LOGIC;
  signal \^t_v_reg_156_reg[10]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \t_V_reg_156_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_reg_156_reg_n_0_[8]\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair7";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_2__0\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \i_V_reg_230[1]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_V_reg_230[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \i_V_reg_230[3]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_V_reg_230[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \i_V_reg_230[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_V_reg_230[7]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \i_V_reg_230[8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \i_V_reg_230[9]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[4]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[6]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[7]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[8]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \t_V_4_reg_167[9]_i_1\ : label is "soft_lutpair3";
begin
  Duplicate_U0_src_data_stream_V_read <= \^duplicate_u0_src_data_stream_v_read\;
  Q(0) <= \^q\(0);
  \t_V_4_reg_167_reg[10]_0\(1 downto 0) <= \^t_v_4_reg_167_reg[10]_0\(1 downto 0);
  \t_V_reg_156_reg[10]_0\(1 downto 0) <= \^t_v_reg_156_reg[10]_0\(1 downto 0);
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => src1_data_stream_0_s_full_n,
      I1 => src_bw_data_stream_0_empty_n,
      I2 => src2_data_stream_0_s_full_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond_reg_235_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => E(0)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => src2_data_stream_0_s_full_n,
      I1 => src_bw_data_stream_0_empty_n,
      I2 => src1_data_stream_0_s_full_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond_reg_235_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => internal_full_n_reg(0)
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \^q\(0),
      I2 => exitcond7_fu_190_p2,
      I3 => ap_CS_fsm_state2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state5,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFFFFF44444444"
    )
        port map (
      I0 => exitcond7_fu_190_p2,
      I1 => ap_CS_fsm_state2,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[6]\,
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(6),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(8),
      I3 => \t_V_reg_156_reg_n_0_[8]\,
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(7),
      I5 => \t_V_reg_156_reg_n_0_[7]\,
      O => \ap_CS_fsm[2]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[3]\,
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(3),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(5),
      I3 => \t_V_reg_156_reg_n_0_[5]\,
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(4),
      I5 => \t_V_reg_156_reg_n_0_[4]\,
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[0]\,
      I1 => \ap_CS_fsm_reg[2]_i_2_0\(0),
      I2 => \ap_CS_fsm_reg[2]_i_2_0\(2),
      I3 => \t_V_reg_156_reg_n_0_[2]\,
      I4 => \ap_CS_fsm_reg[2]_i_2_0\(1),
      I5 => \t_V_reg_156_reg_n_0_[1]\,
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state3,
      I3 => ap_block_pp0_stage0_11001,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13330000"
    )
        port map (
      I0 => src_bw_data_stream_0_empty_n,
      I1 => \exitcond_reg_235_reg_n_0_[0]\,
      I2 => src1_data_stream_0_s_full_n,
      I3 => src2_data_stream_0_s_full_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_block_pp0_stage0_11001
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_4_reg_167_reg(6),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(6),
      I2 => \ap_CS_fsm_reg[3]_i_2_0\(8),
      I3 => t_V_4_reg_167_reg(8),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(7),
      I5 => t_V_4_reg_167_reg(7),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_4_reg_167_reg(3),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(3),
      I2 => \ap_CS_fsm_reg[3]_i_2_0\(5),
      I3 => t_V_4_reg_167_reg(5),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(4),
      I5 => t_V_4_reg_167_reg(4),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => t_V_4_reg_167_reg(0),
      I1 => \ap_CS_fsm_reg[3]_i_2_0\(0),
      I2 => \ap_CS_fsm_reg[3]_i_2_0\(2),
      I3 => t_V_4_reg_167_reg(2),
      I4 => \ap_CS_fsm_reg[3]_i_2_0\(1),
      I5 => t_V_4_reg_167_reg(1),
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond7_fu_190_p2,
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => S(0),
      S(2) => \ap_CS_fsm[2]_i_4_n_0\,
      S(1) => \ap_CS_fsm[2]_i_5_n_0\,
      S(0) => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ap_condition_pp0_exit_iter0_state3,
      CO(2) => \ap_CS_fsm_reg[3]_i_2_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_4_reg_167_reg[0]_0\(0),
      S(2) => \ap_CS_fsm[3]_i_5_n_0\,
      S(1) => \ap_CS_fsm[3]_i_6_n_0\,
      S(0) => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AE00AE00AE00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state2,
      I2 => exitcond7_fu_190_p2,
      I3 => ap_rst_n,
      I4 => \t_V_4_reg_167[10]_i_4_n_0\,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000A00000C0C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => ap_enable_reg_pp0_iter00,
      I4 => ap_condition_pp0_exit_iter0_state3,
      I5 => ap_block_pp0_stage0_11001,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
\ap_enable_reg_pp0_iter1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond7_fu_190_p2,
      O => ap_enable_reg_pp0_iter00
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\exitcond_reg_235[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => \t_V_4_reg_167[10]_i_4_n_0\,
      I2 => \exitcond_reg_235_reg_n_0_[0]\,
      O => \exitcond_reg_235[0]_i_1_n_0\
    );
\exitcond_reg_235_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_235[0]_i_1_n_0\,
      Q => \exitcond_reg_235_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_230[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[0]\,
      O => i_V_fu_195_p2(0)
    );
\i_V_reg_230[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[8]\,
      I1 => \t_V_reg_156_reg_n_0_[6]\,
      I2 => \i_V_reg_230[10]_i_2_n_0\,
      I3 => \t_V_reg_156_reg_n_0_[7]\,
      I4 => \^t_v_reg_156_reg[10]_0\(0),
      I5 => \^t_v_reg_156_reg[10]_0\(1),
      O => i_V_fu_195_p2(10)
    );
\i_V_reg_230[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[5]\,
      I1 => \t_V_reg_156_reg_n_0_[3]\,
      I2 => \t_V_reg_156_reg_n_0_[1]\,
      I3 => \t_V_reg_156_reg_n_0_[0]\,
      I4 => \t_V_reg_156_reg_n_0_[2]\,
      I5 => \t_V_reg_156_reg_n_0_[4]\,
      O => \i_V_reg_230[10]_i_2_n_0\
    );
\i_V_reg_230[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[0]\,
      I1 => \t_V_reg_156_reg_n_0_[1]\,
      O => i_V_fu_195_p2(1)
    );
\i_V_reg_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[0]\,
      I1 => \t_V_reg_156_reg_n_0_[1]\,
      I2 => \t_V_reg_156_reg_n_0_[2]\,
      O => i_V_fu_195_p2(2)
    );
\i_V_reg_230[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[1]\,
      I1 => \t_V_reg_156_reg_n_0_[0]\,
      I2 => \t_V_reg_156_reg_n_0_[2]\,
      I3 => \t_V_reg_156_reg_n_0_[3]\,
      O => i_V_fu_195_p2(3)
    );
\i_V_reg_230[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[2]\,
      I1 => \t_V_reg_156_reg_n_0_[0]\,
      I2 => \t_V_reg_156_reg_n_0_[1]\,
      I3 => \t_V_reg_156_reg_n_0_[3]\,
      I4 => \t_V_reg_156_reg_n_0_[4]\,
      O => i_V_fu_195_p2(4)
    );
\i_V_reg_230[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[3]\,
      I1 => \t_V_reg_156_reg_n_0_[1]\,
      I2 => \t_V_reg_156_reg_n_0_[0]\,
      I3 => \t_V_reg_156_reg_n_0_[2]\,
      I4 => \t_V_reg_156_reg_n_0_[4]\,
      I5 => \t_V_reg_156_reg_n_0_[5]\,
      O => i_V_fu_195_p2(5)
    );
\i_V_reg_230[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \i_V_reg_230[10]_i_2_n_0\,
      I1 => \t_V_reg_156_reg_n_0_[6]\,
      O => i_V_fu_195_p2(6)
    );
\i_V_reg_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \i_V_reg_230[10]_i_2_n_0\,
      I1 => \t_V_reg_156_reg_n_0_[6]\,
      I2 => \t_V_reg_156_reg_n_0_[7]\,
      O => i_V_fu_195_p2(7)
    );
\i_V_reg_230[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[6]\,
      I1 => \i_V_reg_230[10]_i_2_n_0\,
      I2 => \t_V_reg_156_reg_n_0_[7]\,
      I3 => \t_V_reg_156_reg_n_0_[8]\,
      O => i_V_fu_195_p2(8)
    );
\i_V_reg_230[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \t_V_reg_156_reg_n_0_[7]\,
      I1 => \i_V_reg_230[10]_i_2_n_0\,
      I2 => \t_V_reg_156_reg_n_0_[6]\,
      I3 => \t_V_reg_156_reg_n_0_[8]\,
      I4 => \^t_v_reg_156_reg[10]_0\(0),
      O => i_V_fu_195_p2(9)
    );
\i_V_reg_230_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(0),
      Q => i_V_reg_230(0),
      R => '0'
    );
\i_V_reg_230_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(10),
      Q => i_V_reg_230(10),
      R => '0'
    );
\i_V_reg_230_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(1),
      Q => i_V_reg_230(1),
      R => '0'
    );
\i_V_reg_230_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(2),
      Q => i_V_reg_230(2),
      R => '0'
    );
\i_V_reg_230_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(3),
      Q => i_V_reg_230(3),
      R => '0'
    );
\i_V_reg_230_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(4),
      Q => i_V_reg_230(4),
      R => '0'
    );
\i_V_reg_230_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(5),
      Q => i_V_reg_230(5),
      R => '0'
    );
\i_V_reg_230_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(6),
      Q => i_V_reg_230(6),
      R => '0'
    );
\i_V_reg_230_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(7),
      Q => i_V_reg_230(7),
      R => '0'
    );
\i_V_reg_230_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(8),
      Q => i_V_reg_230(8),
      R => '0'
    );
\i_V_reg_230_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_195_p2(9),
      Q => i_V_reg_230(9),
      R => '0'
    );
internal_full_n_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^duplicate_u0_src_data_stream_v_read\,
      I1 => src_bw_data_stream_0_empty_n,
      I2 => internal_full_n_reg_0,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_reg_235_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => src2_data_stream_0_s_full_n,
      I4 => src_bw_data_stream_0_empty_n,
      I5 => src1_data_stream_0_s_full_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_reg_235_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => src1_data_stream_0_s_full_n,
      I4 => src_bw_data_stream_0_empty_n,
      I5 => src2_data_stream_0_s_full_n,
      O => ap_enable_reg_pp0_iter1_reg_1
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => src_bw_data_stream_0_empty_n,
      I1 => src1_data_stream_0_s_full_n,
      I2 => src2_data_stream_0_s_full_n,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond_reg_235_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^duplicate_u0_src_data_stream_v_read\
    );
\t_V_4_reg_167[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => t_V_4_reg_167_reg(0),
      O => j_V_fu_210_p2(0)
    );
\t_V_4_reg_167[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00DF0000"
    )
        port map (
      I0 => \t_V_4_reg_167[10]_i_4_n_0\,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => exitcond7_fu_190_p2,
      I4 => ap_CS_fsm_state2,
      O => t_V_4_reg_167
    );
\t_V_4_reg_167[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \t_V_4_reg_167[10]_i_4_n_0\,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_enable_reg_pp0_iter0,
      O => t_V_4_reg_1670
    );
\t_V_4_reg_167[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_4_reg_167_reg(8),
      I1 => t_V_4_reg_167_reg(6),
      I2 => \t_V_4_reg_167[10]_i_5_n_0\,
      I3 => t_V_4_reg_167_reg(7),
      I4 => \^t_v_4_reg_167_reg[10]_0\(0),
      I5 => \^t_v_4_reg_167_reg[10]_0\(1),
      O => j_V_fu_210_p2(10)
    );
\t_V_4_reg_167[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA222AAAA2222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => src2_data_stream_0_s_full_n,
      I3 => src1_data_stream_0_s_full_n,
      I4 => \exitcond_reg_235_reg_n_0_[0]\,
      I5 => src_bw_data_stream_0_empty_n,
      O => \t_V_4_reg_167[10]_i_4_n_0\
    );
\t_V_4_reg_167[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => t_V_4_reg_167_reg(5),
      I1 => t_V_4_reg_167_reg(3),
      I2 => t_V_4_reg_167_reg(1),
      I3 => t_V_4_reg_167_reg(0),
      I4 => t_V_4_reg_167_reg(2),
      I5 => t_V_4_reg_167_reg(4),
      O => \t_V_4_reg_167[10]_i_5_n_0\
    );
\t_V_4_reg_167[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => t_V_4_reg_167_reg(0),
      I1 => t_V_4_reg_167_reg(1),
      O => j_V_fu_210_p2(1)
    );
\t_V_4_reg_167[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => t_V_4_reg_167_reg(0),
      I1 => t_V_4_reg_167_reg(1),
      I2 => t_V_4_reg_167_reg(2),
      O => j_V_fu_210_p2(2)
    );
\t_V_4_reg_167[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_4_reg_167_reg(1),
      I1 => t_V_4_reg_167_reg(0),
      I2 => t_V_4_reg_167_reg(2),
      I3 => t_V_4_reg_167_reg(3),
      O => j_V_fu_210_p2(3)
    );
\t_V_4_reg_167[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_4_reg_167_reg(2),
      I1 => t_V_4_reg_167_reg(0),
      I2 => t_V_4_reg_167_reg(1),
      I3 => t_V_4_reg_167_reg(3),
      I4 => t_V_4_reg_167_reg(4),
      O => j_V_fu_210_p2(4)
    );
\t_V_4_reg_167[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => t_V_4_reg_167_reg(3),
      I1 => t_V_4_reg_167_reg(1),
      I2 => t_V_4_reg_167_reg(0),
      I3 => t_V_4_reg_167_reg(2),
      I4 => t_V_4_reg_167_reg(4),
      I5 => t_V_4_reg_167_reg(5),
      O => j_V_fu_210_p2(5)
    );
\t_V_4_reg_167[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \t_V_4_reg_167[10]_i_5_n_0\,
      I1 => t_V_4_reg_167_reg(6),
      O => j_V_fu_210_p2(6)
    );
\t_V_4_reg_167[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \t_V_4_reg_167[10]_i_5_n_0\,
      I1 => t_V_4_reg_167_reg(6),
      I2 => t_V_4_reg_167_reg(7),
      O => j_V_fu_210_p2(7)
    );
\t_V_4_reg_167[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => t_V_4_reg_167_reg(6),
      I1 => \t_V_4_reg_167[10]_i_5_n_0\,
      I2 => t_V_4_reg_167_reg(7),
      I3 => t_V_4_reg_167_reg(8),
      O => j_V_fu_210_p2(8)
    );
\t_V_4_reg_167[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => t_V_4_reg_167_reg(7),
      I1 => \t_V_4_reg_167[10]_i_5_n_0\,
      I2 => t_V_4_reg_167_reg(6),
      I3 => t_V_4_reg_167_reg(8),
      I4 => \^t_v_4_reg_167_reg[10]_0\(0),
      O => j_V_fu_210_p2(9)
    );
\t_V_4_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(0),
      Q => t_V_4_reg_167_reg(0),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(10),
      Q => \^t_v_4_reg_167_reg[10]_0\(1),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(1),
      Q => t_V_4_reg_167_reg(1),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(2),
      Q => t_V_4_reg_167_reg(2),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(3),
      Q => t_V_4_reg_167_reg(3),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(4),
      Q => t_V_4_reg_167_reg(4),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(5),
      Q => t_V_4_reg_167_reg(5),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(6),
      Q => t_V_4_reg_167_reg(6),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(7),
      Q => t_V_4_reg_167_reg(7),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(8),
      Q => t_V_4_reg_167_reg(8),
      R => t_V_4_reg_167
    );
\t_V_4_reg_167_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_4_reg_1670,
      D => j_V_fu_210_p2(9),
      Q => \^t_v_4_reg_167_reg[10]_0\(0),
      R => t_V_4_reg_167
    );
\t_V_reg_156[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => Duplicate_U0_ap_start,
      I2 => ap_CS_fsm_state5,
      O => t_V_reg_156
    );
\t_V_reg_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(0),
      Q => \t_V_reg_156_reg_n_0_[0]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(10),
      Q => \^t_v_reg_156_reg[10]_0\(1),
      R => t_V_reg_156
    );
\t_V_reg_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(1),
      Q => \t_V_reg_156_reg_n_0_[1]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(2),
      Q => \t_V_reg_156_reg_n_0_[2]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(3),
      Q => \t_V_reg_156_reg_n_0_[3]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(4),
      Q => \t_V_reg_156_reg_n_0_[4]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(5),
      Q => \t_V_reg_156_reg_n_0_[5]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(6),
      Q => \t_V_reg_156_reg_n_0_[6]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(7),
      Q => \t_V_reg_156_reg_n_0_[7]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(8),
      Q => \t_V_reg_156_reg_n_0_[8]\,
      R => t_V_reg_156
    );
\t_V_reg_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state5,
      D => i_V_reg_230(9),
      Q => \^t_v_reg_156_reg[10]_0\(0),
      R => t_V_reg_156
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_reg_pp0_iter9_or_cond_i_reg_1580 : in STD_LOGIC;
    sobel_gx_data_stream_full_n : in STD_LOGIC;
    src1_data_stream_0_s_empty_n : in STD_LOGIC;
    or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond388_i_reg_1553 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram : entity is "Filter2D_k_buf_0_cud_ram";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram is
  signal \^ap_enable_reg_pp0_iter10_reg\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal k_buf_0_val_5_ce1 : STD_LOGIC;
  signal \ram_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_4_n_0 : STD_LOGIC;
  signal ram_reg_i_5_n_0 : STD_LOGIC;
  signal ram_reg_i_6_n_0 : STD_LOGIC;
  signal ram_reg_i_7_n_0 : STD_LOGIC;
  signal ram_reg_i_8_n_0 : STD_LOGIC;
  signal ram_reg_i_9_n_0 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp0_iter10_reg <= \^ap_enable_reg_pp0_iter10_reg\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_2__0_n_0\,
      DIADI(6) => \ram_reg_i_3__0_n_0\,
      DIADI(5) => \ram_reg_i_4__0_n_0\,
      DIADI(4) => ram_reg_i_5_n_0,
      DIADI(3) => ram_reg_i_6_n_0,
      DIADI(2) => ram_reg_i_7_n_0,
      DIADI(1) => ram_reg_i_8_n_0,
      DIADI(0) => ram_reg_i_9_n_0,
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_5_ce1,
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_5_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      I4 => \^ap_enable_reg_pp0_iter10_reg\,
      I5 => ap_enable_reg_pp0_iter4,
      O => k_buf_0_val_5_ce1
    );
ram_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter10_reg\,
      O => \^k_buf_0_val_3_ce0\
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(7),
      O => \ram_reg_i_2__0_n_0\
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      I2 => sobel_gx_data_stream_full_n,
      I3 => src1_data_stream_0_s_empty_n,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ram_reg_i_4_n_0,
      O => \^ap_enable_reg_pp0_iter10_reg\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(6),
      O => \ram_reg_i_3__0_n_0\
    );
ram_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ult_reg_1439,
      I2 => or_cond_i_i_reg_1584,
      I3 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      O => ram_reg_i_4_n_0
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(5),
      O => \ram_reg_i_4__0_n_0\
    );
ram_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(4),
      O => ram_reg_i_5_n_0
    );
ram_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(3),
      O => ram_reg_i_6_n_0
    );
ram_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(2),
      O => ram_reg_i_7_n_0
    );
ram_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(1),
      O => ram_reg_i_8_n_0
    );
ram_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(0),
      O => ram_reg_i_9_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_20 : entity is "Filter2D_k_buf_0_cud_ram";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_20;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_20 is
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal \ram_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__0_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_cud_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_2__1_n_0\,
      DIADI(6) => \ram_reg_i_3__1_n_0\,
      DIADI(5) => \ram_reg_i_4__1_n_0\,
      DIADI(4) => \ram_reg_i_5__0_n_0\,
      DIADI(3) => \ram_reg_i_6__0_n_0\,
      DIADI(2) => \ram_reg_i_7__0_n_0\,
      DIADI(1) => \ram_reg_i_8__0_n_0\,
      DIADI(0) => \ram_reg_i_9__0_n_0\,
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_4_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_4_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      I4 => ram_reg_2,
      I5 => ap_enable_reg_pp0_iter4,
      O => k_buf_0_val_4_ce1
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(7),
      O => \ram_reg_i_2__1_n_0\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(6),
      O => \ram_reg_i_3__1_n_0\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(5),
      O => \ram_reg_i_4__1_n_0\
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(4),
      O => \ram_reg_i_5__0_n_0\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(3),
      O => \ram_reg_i_6__0_n_0\
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(2),
      O => \ram_reg_i_7__0_n_0\
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(1),
      O => \ram_reg_i_8__0_n_0\
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(0),
      O => \ram_reg_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]\ : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_21 : entity is "Filter2D_k_buf_0_cud_ram";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_21;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_21 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_cud_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
\k_buf_0_val_3_load_reg_1630[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \k_buf_0_val_4_load_reg_1643_reg[0]\,
      I2 => \k_buf_0_val_4_load_reg_1643_reg[0]_0\,
      O => \^e\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_3_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_3_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => ult_reg_1439,
      I3 => \^e\(0),
      I4 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      O => k_buf_0_val_3_ce1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_26 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_reg_pp0_iter9_or_cond_i_reg_1580 : in STD_LOGIC;
    sobel_gy_data_stream_full_n : in STD_LOGIC;
    src2_data_stream_0_s_empty_n : in STD_LOGIC;
    or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond388_i_reg_1553 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_26 : entity is "Filter2D_k_buf_0_cud_ram";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_26;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_26 is
  signal \^ap_enable_reg_pp0_iter10_reg\ : STD_LOGIC;
  signal \^k_buf_0_val_3_ce0\ : STD_LOGIC;
  signal k_buf_0_val_5_ce1 : STD_LOGIC;
  signal \ram_reg_i_2__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__1_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_Filter2D_fu_96/k_buf_0_val_5_U/Filter2D_k_buf_0_cud_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  ap_enable_reg_pp0_iter10_reg <= \^ap_enable_reg_pp0_iter10_reg\;
  k_buf_0_val_3_ce0 <= \^k_buf_0_val_3_ce0\;
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_2__3_n_0\,
      DIADI(6) => \ram_reg_i_3__3_n_0\,
      DIADI(5) => \ram_reg_i_4__3_n_0\,
      DIADI(4) => \ram_reg_i_5__1_n_0\,
      DIADI(3) => \ram_reg_i_6__1_n_0\,
      DIADI(2) => \ram_reg_i_7__1_n_0\,
      DIADI(1) => \ram_reg_i_8__1_n_0\,
      DIADI(0) => \ram_reg_i_9__1_n_0\,
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_5_ce1,
      ENBWREN => \^k_buf_0_val_3_ce0\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_5_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      I4 => \^ap_enable_reg_pp0_iter10_reg\,
      I5 => ap_enable_reg_pp0_iter4,
      O => k_buf_0_val_5_ce1
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter10_reg\,
      O => \^k_buf_0_val_3_ce0\
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(7),
      O => \ram_reg_i_2__3_n_0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      I2 => sobel_gy_data_stream_full_n,
      I3 => src2_data_stream_0_s_empty_n,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \ram_reg_i_4__2_n_0\,
      O => \^ap_enable_reg_pp0_iter10_reg\
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(6),
      O => \ram_reg_i_3__3_n_0\
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ult_reg_1439,
      I2 => or_cond_i_i_reg_1584,
      I3 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      O => \ram_reg_i_4__2_n_0\
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(5),
      O => \ram_reg_i_4__3_n_0\
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(4),
      O => \ram_reg_i_5__1_n_0\
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(3),
      O => \ram_reg_i_6__1_n_0\
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(2),
      O => \ram_reg_i_7__1_n_0\
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(1),
      O => \ram_reg_i_8__1_n_0\
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(0),
      O => \ram_reg_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_27 : entity is "Filter2D_k_buf_0_cud_ram";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_27;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_27 is
  signal k_buf_0_val_4_ce1 : STD_LOGIC;
  signal \ram_reg_i_2__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__2_n_0\ : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_Filter2D_fu_96/k_buf_0_val_4_U/Filter2D_k_buf_0_cud_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_2__4_n_0\,
      DIADI(6) => \ram_reg_i_3__4_n_0\,
      DIADI(5) => \ram_reg_i_4__4_n_0\,
      DIADI(4) => \ram_reg_i_5__2_n_0\,
      DIADI(3) => \ram_reg_i_6__2_n_0\,
      DIADI(2) => \ram_reg_i_7__2_n_0\,
      DIADI(1) => \ram_reg_i_8__2_n_0\,
      DIADI(0) => \ram_reg_i_9__2_n_0\,
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_4_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_4_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E20000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      I4 => ram_reg_2,
      I5 => ap_enable_reg_pp0_iter4,
      O => k_buf_0_val_4_ce1
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(7),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(7),
      O => \ram_reg_i_2__4_n_0\
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(6),
      O => \ram_reg_i_3__4_n_0\
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(5),
      O => \ram_reg_i_4__4_n_0\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(4),
      O => \ram_reg_i_5__2_n_0\
    );
\ram_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(3),
      O => \ram_reg_i_6__2_n_0\
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(2),
      O => \ram_reg_i_7__2_n_0\
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(1),
      O => \ram_reg_i_8__2_n_0\
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg_3(0),
      I1 => ram_reg_1,
      I2 => ult_reg_1439,
      I3 => ram_reg_4(0),
      O => \ram_reg_i_9__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]\ : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_28 : entity is "Filter2D_k_buf_0_cud_ram";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_28;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_28 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal k_buf_0_val_3_ce1 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 15360;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "grp_Filter2D_fu_96/k_buf_0_val_3_U/Filter2D_k_buf_0_cud_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 7;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  E(0) <= \^e\(0);
\k_buf_0_val_3_load_reg_1630[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => \k_buf_0_val_4_load_reg_1643_reg[0]\,
      I2 => \k_buf_0_val_4_load_reg_1643_reg[0]_0\,
      O => \^e\(0)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => Q(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(13 downto 3) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_0(7 downto 0),
      DIBDI(15 downto 0) => B"0000000011111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => k_buf_0_val_3_ce1,
      ENBWREN => k_buf_0_val_3_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => k_buf_0_val_3_ce1,
      WEA(0) => '1',
      WEBWE(3 downto 0) => B"0000"
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => ult_reg_1439,
      I3 => \^e\(0),
      I4 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      O => k_buf_0_val_3_ce1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Loop_1_proc_canny is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_ready : out STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Loop_1_proc_U0_ap_idle : out STD_LOGIC;
    src_bw_data_stream_0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n : in STD_LOGIC;
    packets_cast_loc_cha_empty_n : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    in_stream_TVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Loop_1_proc_canny : entity is "Loop_1_proc_canny";
end base_canny_edge_0_1_Loop_1_proc_canny;

architecture STRUCTURE of base_canny_edge_0_1_Loop_1_proc_canny is
  signal \SRL_SIG[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_6_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_7_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_10_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_10_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_10_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_5_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_5_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[5]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_block_pp0_stage1_01001 : STD_LOGIC;
  signal ap_block_pp0_stage2_01001 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \^ap_ready\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_i_reg_165 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1_n_0\ : STD_LOGIC;
  signal \^in_stream_tready\ : STD_LOGIC;
  signal in_stream_data_V_0_load_A : STD_LOGIC;
  signal in_stream_data_V_0_load_B : STD_LOGIC;
  signal in_stream_data_V_0_payload_A : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_stream_data_V_0_payload_B : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_stream_data_V_0_sel : STD_LOGIC;
  signal in_stream_data_V_0_sel_rd_i_1_n_0 : STD_LOGIC;
  signal in_stream_data_V_0_sel_wr : STD_LOGIC;
  signal in_stream_data_V_0_sel_wr_i_1_n_0 : STD_LOGIC;
  signal in_stream_data_V_0_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \in_stream_data_V_0_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \in_stream_data_V_0_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \in_stream_data_V_0_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \in_stream_data_V_0_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4_n_0\ : STD_LOGIC;
  signal p_026_rec_i_reg_99 : STD_LOGIC;
  signal p_026_rec_i_reg_990 : STD_LOGIC;
  signal \p_026_rec_i_reg_99[18]_i_3_n_0\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[0]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[10]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[11]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[12]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[13]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[14]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[15]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[16]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[17]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[18]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[1]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[2]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[3]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[4]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[5]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[6]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[7]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[8]\ : STD_LOGIC;
  signal \p_026_rec_i_reg_99_reg_n_0_[9]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_16_in : STD_LOGIC;
  signal r_reg_1690 : STD_LOGIC;
  signal \r_reg_169[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_169[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_169[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_169[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_reg_169[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_169[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_169[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_169[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_169[16]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_169[16]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_169[16]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_169[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_169[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_169[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_169[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_169[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_169[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_reg_169[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_169[8]_i_5_n_0\ : STD_LOGIC;
  signal r_reg_169_reg : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \r_reg_169_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \r_reg_169_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_169_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_169_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_169_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_169_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_169_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_169_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_169_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \r_reg_169_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal src_bw_data_stream_0_V_din121_out : STD_LOGIC;
  signal tmp_77_reg_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_77_reg_1740 : STD_LOGIC;
  signal tmp_78_reg_179 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_78_reg_179[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_78_reg_179[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_79_reg_184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp_79_reg_184[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_79_reg_184[7]_i_1_n_0\ : STD_LOGIC;
  signal tmp_i_fu_114_p2 : STD_LOGIC;
  signal tmp_i_reg_165 : STD_LOGIC;
  signal \tmp_i_reg_165[0]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[5]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_r_reg_169_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_r_reg_169_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_9\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_19\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_35\ : label is "soft_lutpair13";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_10\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[5]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter1_i_2 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \in_stream_data_V_0_state[0]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \p_026_rec_i_reg_99[18]_i_3\ : label is "soft_lutpair16";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \r_reg_169_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_169_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_169_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_169_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \r_reg_169_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_77_reg_174[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[2]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[4]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[5]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[6]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_77_reg_174[7]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[0]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[1]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[4]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[5]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_78_reg_179[7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[6]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_79_reg_184[7]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \tmp_i_reg_165[0]_i_1\ : label is "soft_lutpair12";
begin
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  ap_ready <= \^ap_ready\;
  in_stream_TREADY <= \^in_stream_tready\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][0]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(0),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(0),
      O => D(0)
    );
\SRL_SIG[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(0),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(0),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(0),
      O => \SRL_SIG[0][0]_i_2_n_0\
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][1]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(1),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(1),
      O => D(1)
    );
\SRL_SIG[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(1),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(1),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(1),
      O => \SRL_SIG[0][1]_i_2_n_0\
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][2]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(2),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(2),
      O => D(2)
    );
\SRL_SIG[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(2),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(2),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(2),
      O => \SRL_SIG[0][2]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][3]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(3),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(3),
      O => D(3)
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(3),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(3),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(3),
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][4]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(4),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(4),
      O => D(4)
    );
\SRL_SIG[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(4),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(4),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(4),
      O => \SRL_SIG[0][4]_i_2_n_0\
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][5]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(5),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(5),
      O => D(5)
    );
\SRL_SIG[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(5),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(5),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(5),
      O => \SRL_SIG[0][5]_i_2_n_0\
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][6]_i_2_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(6),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(6),
      O => D(6)
    );
\SRL_SIG[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(6),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(6),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(6),
      O => \SRL_SIG[0][6]_i_2_n_0\
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[4]_0\,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_3_n_0\,
      I1 => \SRL_SIG[0][7]_i_4_n_0\,
      I2 => in_stream_data_V_0_payload_A(7),
      I3 => \SRL_SIG[0][7]_i_5_n_0\,
      I4 => in_stream_data_V_0_payload_B(7),
      O => D(7)
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \SRL_SIG[0][7]_i_6_n_0\,
      I1 => tmp_77_reg_174(7),
      I2 => \SRL_SIG[0][7]_i_7_n_0\,
      I3 => tmp_78_reg_179(7),
      I4 => src_bw_data_stream_0_V_din121_out,
      I5 => tmp_79_reg_184(7),
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => src_bw_data_stream_0_full_n,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \mOutPtr[1]_i_4_n_0\,
      I5 => in_stream_data_V_0_sel,
      O => \SRL_SIG[0][7]_i_4_n_0\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => src_bw_data_stream_0_full_n,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \mOutPtr[1]_i_4_n_0\,
      I5 => in_stream_data_V_0_sel,
      O => \SRL_SIG[0][7]_i_5_n_0\
    );
\SRL_SIG[0][7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => src_bw_data_stream_0_V_din121_out,
      I1 => \SRL_SIG[0][7]_i_9_n_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_i_reg_165,
      I4 => src_bw_data_stream_0_full_n,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \SRL_SIG[0][7]_i_6_n_0\
    );
\SRL_SIG[0][7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000088000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_i_reg_165,
      I2 => ap_reg_pp0_iter1_tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => src_bw_data_stream_0_full_n,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \SRL_SIG[0][7]_i_7_n_0\
    );
\SRL_SIG[0][7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => src_bw_data_stream_0_full_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_reg_pp0_iter1_tmp_i_reg_165,
      O => src_bw_data_stream_0_V_din121_out
    );
\SRL_SIG[0][7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => src_bw_data_stream_0_full_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_i_reg_165,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \SRL_SIG[0][7]_i_9_n_0\
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF00"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => Duplicate_U0_ap_start,
      I2 => packets_cast_loc_cha_empty_n,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F77777777777777"
    )
        port map (
      I0 => \p_026_rec_i_reg_99[18]_i_3_n_0\,
      I1 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I2 => src_bw_data_stream_0_full_n,
      I3 => tmp_i_reg_165,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => src_bw_data_stream_0_full_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => tmp_i_reg_165,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88FF88F888FF88FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_block_pp0_stage1_01001,
      I2 => tmp_i_fu_114_p2,
      I3 => \ap_CS_fsm[5]_i_3_n_0\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => src_bw_data_stream_0_full_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_reg_pp0_iter1_tmp_i_reg_165,
      O => ap_block_pp0_stage1_01001
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF454545"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_block_pp0_stage2_01001,
      I4 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I1 => src_bw_data_stream_0_full_n,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => tmp_i_reg_165,
      O => ap_block_pp0_stage2_01001
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0AACCCCCCCCCCCC"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I3 => src_bw_data_stream_0_full_n,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => tmp_i_reg_165,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00035500"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2_n_0\,
      I1 => \ap_CS_fsm[5]_i_3_n_0\,
      I2 => tmp_i_fu_114_p2,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_enable_reg_pp0_iter0,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(14),
      I1 => \ap_CS_fsm[5]_i_29_n_0\,
      I2 => r_reg_169_reg(15),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[15]\,
      I5 => \out\(15),
      O => \ap_CS_fsm[5]_i_11_n_0\
    );
\ap_CS_fsm[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(12),
      I1 => \ap_CS_fsm[5]_i_30_n_0\,
      I2 => r_reg_169_reg(13),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[13]\,
      I5 => \out\(13),
      O => \ap_CS_fsm[5]_i_12_n_0\
    );
\ap_CS_fsm[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(10),
      I1 => \ap_CS_fsm[5]_i_31_n_0\,
      I2 => r_reg_169_reg(11),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[11]\,
      I5 => \out\(11),
      O => \ap_CS_fsm[5]_i_13_n_0\
    );
\ap_CS_fsm[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(8),
      I1 => \ap_CS_fsm[5]_i_32_n_0\,
      I2 => r_reg_169_reg(9),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[9]\,
      I5 => \out\(9),
      O => \ap_CS_fsm[5]_i_14_n_0\
    );
\ap_CS_fsm[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[15]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(15),
      I3 => \out\(15),
      I4 => \ap_CS_fsm[5]_i_29_n_0\,
      I5 => \out\(14),
      O => \ap_CS_fsm[5]_i_15_n_0\
    );
\ap_CS_fsm[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[13]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(13),
      I3 => \out\(13),
      I4 => \ap_CS_fsm[5]_i_30_n_0\,
      I5 => \out\(12),
      O => \ap_CS_fsm[5]_i_16_n_0\
    );
\ap_CS_fsm[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[11]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(11),
      I3 => \out\(11),
      I4 => \ap_CS_fsm[5]_i_31_n_0\,
      I5 => \out\(10),
      O => \ap_CS_fsm[5]_i_17_n_0\
    );
\ap_CS_fsm[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[9]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(9),
      I3 => \out\(9),
      I4 => \ap_CS_fsm[5]_i_32_n_0\,
      I5 => \out\(8),
      O => \ap_CS_fsm[5]_i_18_n_0\
    );
\ap_CS_fsm[5]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_i_reg_165,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => p_16_in
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_i_reg_165,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => src_bw_data_stream_0_full_n,
      I3 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm[5]_i_2_n_0\
    );
\ap_CS_fsm[5]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[16]\,
      O => \ap_CS_fsm[5]_i_20_n_0\
    );
\ap_CS_fsm[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(6),
      I1 => \ap_CS_fsm[5]_i_33_n_0\,
      I2 => r_reg_169_reg(7),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[7]\,
      I5 => \out\(7),
      O => \ap_CS_fsm[5]_i_21_n_0\
    );
\ap_CS_fsm[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(4),
      I1 => \ap_CS_fsm[5]_i_34_n_0\,
      I2 => r_reg_169_reg(5),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[5]\,
      I5 => \out\(5),
      O => \ap_CS_fsm[5]_i_22_n_0\
    );
\ap_CS_fsm[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(2),
      I1 => \ap_CS_fsm[5]_i_35_n_0\,
      I2 => r_reg_169_reg(3),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[3]\,
      I5 => \out\(3),
      O => \ap_CS_fsm[5]_i_23_n_0\
    );
\ap_CS_fsm[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF08000888"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_36_n_0\,
      I1 => \out\(0),
      I2 => r_reg_169_reg(1),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[1]\,
      I5 => \out\(1),
      O => \ap_CS_fsm[5]_i_24_n_0\
    );
\ap_CS_fsm[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[7]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(7),
      I3 => \out\(7),
      I4 => \ap_CS_fsm[5]_i_33_n_0\,
      I5 => \out\(6),
      O => \ap_CS_fsm[5]_i_25_n_0\
    );
\ap_CS_fsm[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[5]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(5),
      I3 => \out\(5),
      I4 => \ap_CS_fsm[5]_i_34_n_0\,
      I5 => \out\(4),
      O => \ap_CS_fsm[5]_i_26_n_0\
    );
\ap_CS_fsm[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[3]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(3),
      I3 => \out\(3),
      I4 => \ap_CS_fsm[5]_i_35_n_0\,
      I5 => \out\(2),
      O => \ap_CS_fsm[5]_i_27_n_0\
    );
\ap_CS_fsm[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E21DE21D0000"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[1]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(1),
      I3 => \out\(1),
      I4 => \ap_CS_fsm[5]_i_36_n_0\,
      I5 => \out\(0),
      O => \ap_CS_fsm[5]_i_28_n_0\
    );
\ap_CS_fsm[5]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[14]\,
      O => \ap_CS_fsm[5]_i_29_n_0\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => tmp_i_reg_165,
      I2 => src_bw_data_stream_0_full_n,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[5]_i_3_n_0\
    );
\ap_CS_fsm[5]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[12]\,
      O => \ap_CS_fsm[5]_i_30_n_0\
    );
\ap_CS_fsm[5]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[10]\,
      O => \ap_CS_fsm[5]_i_31_n_0\
    );
\ap_CS_fsm[5]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[8]\,
      O => \ap_CS_fsm[5]_i_32_n_0\
    );
\ap_CS_fsm[5]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[6]\,
      O => \ap_CS_fsm[5]_i_33_n_0\
    );
\ap_CS_fsm[5]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[4]\,
      O => \ap_CS_fsm[5]_i_34_n_0\
    );
\ap_CS_fsm[5]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[2]\,
      O => \ap_CS_fsm[5]_i_35_n_0\
    );
\ap_CS_fsm[5]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40007FFF"
    )
        port map (
      I0 => r_reg_169_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[0]\,
      O => \ap_CS_fsm[5]_i_36_n_0\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00044404"
    )
        port map (
      I0 => \out\(19),
      I1 => \out\(18),
      I2 => \p_026_rec_i_reg_99_reg_n_0_[18]\,
      I3 => p_16_in,
      I4 => r_reg_169_reg(18),
      O => \ap_CS_fsm[5]_i_6_n_0\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => \out\(16),
      I1 => \ap_CS_fsm[5]_i_20_n_0\,
      I2 => r_reg_169_reg(17),
      I3 => p_16_in,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[17]\,
      I5 => \out\(17),
      O => \ap_CS_fsm[5]_i_7_n_0\
    );
\ap_CS_fsm[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B847"
    )
        port map (
      I0 => r_reg_169_reg(18),
      I1 => p_16_in,
      I2 => \p_026_rec_i_reg_99_reg_n_0_[18]\,
      I3 => \out\(18),
      I4 => \out\(19),
      O => \ap_CS_fsm[5]_i_8_n_0\
    );
\ap_CS_fsm[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => \p_026_rec_i_reg_99_reg_n_0_[17]\,
      I1 => p_16_in,
      I2 => r_reg_169_reg(17),
      I3 => \out\(17),
      I4 => \ap_CS_fsm[5]_i_20_n_0\,
      I5 => \out\(16),
      O => \ap_CS_fsm[5]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => \^ap_ready\,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[5]_i_10_n_0\,
      CO(2) => \ap_CS_fsm_reg[5]_i_10_n_1\,
      CO(1) => \ap_CS_fsm_reg[5]_i_10_n_2\,
      CO(0) => \ap_CS_fsm_reg[5]_i_10_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_21_n_0\,
      DI(2) => \ap_CS_fsm[5]_i_22_n_0\,
      DI(1) => \ap_CS_fsm[5]_i_23_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_24_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_25_n_0\,
      S(2) => \ap_CS_fsm[5]_i_26_n_0\,
      S(1) => \ap_CS_fsm[5]_i_27_n_0\,
      S(0) => \ap_CS_fsm[5]_i_28_n_0\
    );
\ap_CS_fsm_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_5_n_0\,
      CO(3 downto 2) => \NLW_ap_CS_fsm_reg[5]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_i_fu_114_p2,
      CO(0) => \ap_CS_fsm_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \ap_CS_fsm[5]_i_6_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_7_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ap_CS_fsm[5]_i_8_n_0\,
      S(0) => \ap_CS_fsm[5]_i_9_n_0\
    );
\ap_CS_fsm_reg[5]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[5]_i_10_n_0\,
      CO(3) => \ap_CS_fsm_reg[5]_i_5_n_0\,
      CO(2) => \ap_CS_fsm_reg[5]_i_5_n_1\,
      CO(1) => \ap_CS_fsm_reg[5]_i_5_n_2\,
      CO(0) => \ap_CS_fsm_reg[5]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[5]_i_11_n_0\,
      DI(2) => \ap_CS_fsm[5]_i_12_n_0\,
      DI(1) => \ap_CS_fsm[5]_i_13_n_0\,
      DI(0) => \ap_CS_fsm[5]_i_14_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[5]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[5]_i_15_n_0\,
      S(2) => \ap_CS_fsm[5]_i_16_n_0\,
      S(1) => \ap_CS_fsm[5]_i_17_n_0\,
      S(0) => \ap_CS_fsm[5]_i_18_n_0\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A8A8A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \p_026_rec_i_reg_99[18]_i_3_n_0\,
      I3 => tmp_i_fu_114_p2,
      I4 => \ap_CS_fsm[5]_i_3_n_0\,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808080AA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => tmp_i_fu_114_p2,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99[18]_i_3_n_0\,
      I5 => ap_enable_reg_pp0_iter1_i_2_n_0,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA2AFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => tmp_i_reg_165,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => src_bw_data_stream_0_full_n,
      I4 => \ap_CS_fsm[5]_i_2_n_0\,
      O => ap_enable_reg_pp0_iter1_i_2_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5F580A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => src_bw_data_stream_0_full_n,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_reg_pp0_iter1_tmp_i_reg_165,
      O => \ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_tmp_i_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_tmp_i_reg_165[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_tmp_i_reg_165,
      R => '0'
    );
\in_stream_data_V_0_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I1 => \^in_stream_tready\,
      I2 => in_stream_data_V_0_sel_wr,
      O => in_stream_data_V_0_load_A
    );
\in_stream_data_V_0_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(0),
      Q => in_stream_data_V_0_payload_A(0),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(10),
      Q => in_stream_data_V_0_payload_A(10),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(11),
      Q => in_stream_data_V_0_payload_A(11),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(12),
      Q => in_stream_data_V_0_payload_A(12),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(13),
      Q => in_stream_data_V_0_payload_A(13),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(14),
      Q => in_stream_data_V_0_payload_A(14),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(15),
      Q => in_stream_data_V_0_payload_A(15),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(16),
      Q => in_stream_data_V_0_payload_A(16),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(17),
      Q => in_stream_data_V_0_payload_A(17),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(18),
      Q => in_stream_data_V_0_payload_A(18),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(19),
      Q => in_stream_data_V_0_payload_A(19),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(1),
      Q => in_stream_data_V_0_payload_A(1),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(20),
      Q => in_stream_data_V_0_payload_A(20),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(21),
      Q => in_stream_data_V_0_payload_A(21),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(22),
      Q => in_stream_data_V_0_payload_A(22),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(23),
      Q => in_stream_data_V_0_payload_A(23),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(24),
      Q => in_stream_data_V_0_payload_A(24),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(25),
      Q => in_stream_data_V_0_payload_A(25),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(26),
      Q => in_stream_data_V_0_payload_A(26),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(27),
      Q => in_stream_data_V_0_payload_A(27),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(28),
      Q => in_stream_data_V_0_payload_A(28),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(29),
      Q => in_stream_data_V_0_payload_A(29),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(2),
      Q => in_stream_data_V_0_payload_A(2),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(30),
      Q => in_stream_data_V_0_payload_A(30),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(31),
      Q => in_stream_data_V_0_payload_A(31),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(3),
      Q => in_stream_data_V_0_payload_A(3),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(4),
      Q => in_stream_data_V_0_payload_A(4),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(5),
      Q => in_stream_data_V_0_payload_A(5),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(6),
      Q => in_stream_data_V_0_payload_A(6),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(7),
      Q => in_stream_data_V_0_payload_A(7),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(8),
      Q => in_stream_data_V_0_payload_A(8),
      R => '0'
    );
\in_stream_data_V_0_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_A,
      D => in_stream_TDATA(9),
      Q => in_stream_data_V_0_payload_A(9),
      R => '0'
    );
\in_stream_data_V_0_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I1 => \^in_stream_tready\,
      I2 => in_stream_data_V_0_sel_wr,
      O => in_stream_data_V_0_load_B
    );
\in_stream_data_V_0_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(0),
      Q => in_stream_data_V_0_payload_B(0),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(10),
      Q => in_stream_data_V_0_payload_B(10),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(11),
      Q => in_stream_data_V_0_payload_B(11),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(12),
      Q => in_stream_data_V_0_payload_B(12),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(13),
      Q => in_stream_data_V_0_payload_B(13),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(14),
      Q => in_stream_data_V_0_payload_B(14),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(15),
      Q => in_stream_data_V_0_payload_B(15),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(16),
      Q => in_stream_data_V_0_payload_B(16),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(17),
      Q => in_stream_data_V_0_payload_B(17),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(18),
      Q => in_stream_data_V_0_payload_B(18),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(19),
      Q => in_stream_data_V_0_payload_B(19),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(1),
      Q => in_stream_data_V_0_payload_B(1),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(20),
      Q => in_stream_data_V_0_payload_B(20),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(21),
      Q => in_stream_data_V_0_payload_B(21),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(22),
      Q => in_stream_data_V_0_payload_B(22),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(23),
      Q => in_stream_data_V_0_payload_B(23),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(24),
      Q => in_stream_data_V_0_payload_B(24),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(25),
      Q => in_stream_data_V_0_payload_B(25),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(26),
      Q => in_stream_data_V_0_payload_B(26),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(27),
      Q => in_stream_data_V_0_payload_B(27),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(28),
      Q => in_stream_data_V_0_payload_B(28),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(29),
      Q => in_stream_data_V_0_payload_B(29),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(2),
      Q => in_stream_data_V_0_payload_B(2),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(30),
      Q => in_stream_data_V_0_payload_B(30),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(31),
      Q => in_stream_data_V_0_payload_B(31),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(3),
      Q => in_stream_data_V_0_payload_B(3),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(4),
      Q => in_stream_data_V_0_payload_B(4),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(5),
      Q => in_stream_data_V_0_payload_B(5),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(6),
      Q => in_stream_data_V_0_payload_B(6),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(7),
      Q => in_stream_data_V_0_payload_B(7),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(8),
      Q => in_stream_data_V_0_payload_B(8),
      R => '0'
    );
\in_stream_data_V_0_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => in_stream_data_V_0_load_B,
      D => in_stream_TDATA(9),
      Q => in_stream_data_V_0_payload_B(9),
      R => '0'
    );
in_stream_data_V_0_sel_rd_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I2 => src_bw_data_stream_0_full_n,
      I3 => tmp_i_reg_165,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => in_stream_data_V_0_sel,
      O => in_stream_data_V_0_sel_rd_i_1_n_0
    );
in_stream_data_V_0_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_stream_data_V_0_sel_rd_i_1_n_0,
      Q => in_stream_data_V_0_sel,
      R => SS(0)
    );
in_stream_data_V_0_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in_stream_TVALID,
      I1 => \^in_stream_tready\,
      I2 => in_stream_data_V_0_sel_wr,
      O => in_stream_data_V_0_sel_wr_i_1_n_0
    );
in_stream_data_V_0_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_stream_data_V_0_sel_wr_i_1_n_0,
      Q => in_stream_data_V_0_sel_wr,
      R => SS(0)
    );
\in_stream_data_V_0_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2AA22"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \in_stream_data_V_0_state[0]_i_2_n_0\,
      I2 => in_stream_TVALID,
      I3 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I4 => \^in_stream_tready\,
      O => \in_stream_data_V_0_state[0]_i_1_n_0\
    );
\in_stream_data_V_0_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => tmp_i_reg_165,
      I2 => src_bw_data_stream_0_full_n,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      O => \in_stream_data_V_0_state[0]_i_2_n_0\
    );
\in_stream_data_V_0_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF40FFFFFF40FF"
    )
        port map (
      I0 => \in_stream_data_V_0_state[1]_i_2_n_0\,
      I1 => src_bw_data_stream_0_full_n,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I4 => \^in_stream_tready\,
      I5 => in_stream_TVALID,
      O => in_stream_data_V_0_state(1)
    );
\in_stream_data_V_0_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => tmp_i_reg_165,
      O => \in_stream_data_V_0_state[1]_i_2_n_0\
    );
\in_stream_data_V_0_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \in_stream_data_V_0_state[0]_i_1_n_0\,
      Q => \in_stream_data_V_0_state_reg_n_0_[0]\,
      R => '0'
    );
\in_stream_data_V_0_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => in_stream_data_V_0_state(1),
      Q => \^in_stream_tready\,
      R => SS(0)
    );
int_ap_idle_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => packets_cast_loc_cha_empty_n,
      I2 => Duplicate_U0_ap_start,
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => Loop_1_proc_U0_ap_idle
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEE0"
    )
        port map (
      I0 => \^ap_ready\,
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => int_ap_ready_reg(0),
      I3 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      O => ap_sync_ready
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50515151FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr[1]_i_4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => \in_stream_data_V_0_state[1]_i_2_n_0\,
      I3 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => src_bw_data_stream_0_full_n,
      O => \^ap_cs_fsm_reg[4]_0\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888000000000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_i_reg_165,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => tmp_i_reg_165,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => src_bw_data_stream_0_full_n,
      O => \mOutPtr[1]_i_4_n_0\
    );
\p_026_rec_i_reg_99[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_i_reg_165,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => src_bw_data_stream_0_full_n,
      I4 => \p_026_rec_i_reg_99[18]_i_3_n_0\,
      O => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => tmp_i_reg_165,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => src_bw_data_stream_0_full_n,
      O => p_026_rec_i_reg_990
    );
\p_026_rec_i_reg_99[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => packets_cast_loc_cha_empty_n,
      I2 => Duplicate_U0_ap_start,
      I3 => \ap_CS_fsm_reg[0]_0\,
      O => \p_026_rec_i_reg_99[18]_i_3_n_0\
    );
\p_026_rec_i_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(0),
      Q => \p_026_rec_i_reg_99_reg_n_0_[0]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(10),
      Q => \p_026_rec_i_reg_99_reg_n_0_[10]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(11),
      Q => \p_026_rec_i_reg_99_reg_n_0_[11]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(12),
      Q => \p_026_rec_i_reg_99_reg_n_0_[12]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(13),
      Q => \p_026_rec_i_reg_99_reg_n_0_[13]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(14),
      Q => \p_026_rec_i_reg_99_reg_n_0_[14]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(15),
      Q => \p_026_rec_i_reg_99_reg_n_0_[15]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(16),
      Q => \p_026_rec_i_reg_99_reg_n_0_[16]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(17),
      Q => \p_026_rec_i_reg_99_reg_n_0_[17]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(18),
      Q => \p_026_rec_i_reg_99_reg_n_0_[18]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(1),
      Q => \p_026_rec_i_reg_99_reg_n_0_[1]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(2),
      Q => \p_026_rec_i_reg_99_reg_n_0_[2]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(3),
      Q => \p_026_rec_i_reg_99_reg_n_0_[3]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(4),
      Q => \p_026_rec_i_reg_99_reg_n_0_[4]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(5),
      Q => \p_026_rec_i_reg_99_reg_n_0_[5]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(6),
      Q => \p_026_rec_i_reg_99_reg_n_0_[6]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(7),
      Q => \p_026_rec_i_reg_99_reg_n_0_[7]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(8),
      Q => \p_026_rec_i_reg_99_reg_n_0_[8]\,
      R => p_026_rec_i_reg_99
    );
\p_026_rec_i_reg_99_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_026_rec_i_reg_990,
      D => r_reg_169_reg(9),
      Q => \p_026_rec_i_reg_99_reg_n_0_[9]\,
      R => p_026_rec_i_reg_99
    );
\r_reg_169[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => src_bw_data_stream_0_full_n,
      I3 => tmp_i_reg_165,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => r_reg_1690
    );
\r_reg_169[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[3]\,
      O => \r_reg_169[0]_i_3_n_0\
    );
\r_reg_169[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[2]\,
      O => \r_reg_169[0]_i_4_n_0\
    );
\r_reg_169[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[1]\,
      O => \r_reg_169[0]_i_5_n_0\
    );
\r_reg_169[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40007FFF"
    )
        port map (
      I0 => r_reg_169_reg(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[0]\,
      O => \r_reg_169[0]_i_6_n_0\
    );
\r_reg_169[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[15]\,
      O => \r_reg_169[12]_i_2_n_0\
    );
\r_reg_169[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[14]\,
      O => \r_reg_169[12]_i_3_n_0\
    );
\r_reg_169[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[13]\,
      O => \r_reg_169[12]_i_4_n_0\
    );
\r_reg_169[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[12]\,
      O => \r_reg_169[12]_i_5_n_0\
    );
\r_reg_169[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[18]\,
      O => \r_reg_169[16]_i_2_n_0\
    );
\r_reg_169[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[17]\,
      O => \r_reg_169[16]_i_3_n_0\
    );
\r_reg_169[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[16]\,
      O => \r_reg_169[16]_i_4_n_0\
    );
\r_reg_169[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[7]\,
      O => \r_reg_169[4]_i_2_n_0\
    );
\r_reg_169[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[6]\,
      O => \r_reg_169[4]_i_3_n_0\
    );
\r_reg_169[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[5]\,
      O => \r_reg_169[4]_i_4_n_0\
    );
\r_reg_169[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[4]\,
      O => \r_reg_169[4]_i_5_n_0\
    );
\r_reg_169[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[11]\,
      O => \r_reg_169[8]_i_2_n_0\
    );
\r_reg_169[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[10]\,
      O => \r_reg_169[8]_i_3_n_0\
    );
\r_reg_169[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[9]\,
      O => \r_reg_169[8]_i_4_n_0\
    );
\r_reg_169[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_reg_169_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => tmp_i_reg_165,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \p_026_rec_i_reg_99_reg_n_0_[8]\,
      O => \r_reg_169[8]_i_5_n_0\
    );
\r_reg_169_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[0]_i_2_n_7\,
      Q => r_reg_169_reg(0),
      R => '0'
    );
\r_reg_169_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \r_reg_169_reg[0]_i_2_n_0\,
      CO(2) => \r_reg_169_reg[0]_i_2_n_1\,
      CO(1) => \r_reg_169_reg[0]_i_2_n_2\,
      CO(0) => \r_reg_169_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \r_reg_169_reg[0]_i_2_n_4\,
      O(2) => \r_reg_169_reg[0]_i_2_n_5\,
      O(1) => \r_reg_169_reg[0]_i_2_n_6\,
      O(0) => \r_reg_169_reg[0]_i_2_n_7\,
      S(3) => \r_reg_169[0]_i_3_n_0\,
      S(2) => \r_reg_169[0]_i_4_n_0\,
      S(1) => \r_reg_169[0]_i_5_n_0\,
      S(0) => \r_reg_169[0]_i_6_n_0\
    );
\r_reg_169_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[8]_i_1_n_5\,
      Q => r_reg_169_reg(10),
      R => '0'
    );
\r_reg_169_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[8]_i_1_n_4\,
      Q => r_reg_169_reg(11),
      R => '0'
    );
\r_reg_169_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[12]_i_1_n_7\,
      Q => r_reg_169_reg(12),
      R => '0'
    );
\r_reg_169_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_169_reg[8]_i_1_n_0\,
      CO(3) => \r_reg_169_reg[12]_i_1_n_0\,
      CO(2) => \r_reg_169_reg[12]_i_1_n_1\,
      CO(1) => \r_reg_169_reg[12]_i_1_n_2\,
      CO(0) => \r_reg_169_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_169_reg[12]_i_1_n_4\,
      O(2) => \r_reg_169_reg[12]_i_1_n_5\,
      O(1) => \r_reg_169_reg[12]_i_1_n_6\,
      O(0) => \r_reg_169_reg[12]_i_1_n_7\,
      S(3) => \r_reg_169[12]_i_2_n_0\,
      S(2) => \r_reg_169[12]_i_3_n_0\,
      S(1) => \r_reg_169[12]_i_4_n_0\,
      S(0) => \r_reg_169[12]_i_5_n_0\
    );
\r_reg_169_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[12]_i_1_n_6\,
      Q => r_reg_169_reg(13),
      R => '0'
    );
\r_reg_169_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[12]_i_1_n_5\,
      Q => r_reg_169_reg(14),
      R => '0'
    );
\r_reg_169_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[12]_i_1_n_4\,
      Q => r_reg_169_reg(15),
      R => '0'
    );
\r_reg_169_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[16]_i_1_n_7\,
      Q => r_reg_169_reg(16),
      R => '0'
    );
\r_reg_169_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_169_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_r_reg_169_reg[16]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \r_reg_169_reg[16]_i_1_n_2\,
      CO(0) => \r_reg_169_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_r_reg_169_reg[16]_i_1_O_UNCONNECTED\(3),
      O(2) => \r_reg_169_reg[16]_i_1_n_5\,
      O(1) => \r_reg_169_reg[16]_i_1_n_6\,
      O(0) => \r_reg_169_reg[16]_i_1_n_7\,
      S(3) => '0',
      S(2) => \r_reg_169[16]_i_2_n_0\,
      S(1) => \r_reg_169[16]_i_3_n_0\,
      S(0) => \r_reg_169[16]_i_4_n_0\
    );
\r_reg_169_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[16]_i_1_n_6\,
      Q => r_reg_169_reg(17),
      R => '0'
    );
\r_reg_169_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[16]_i_1_n_5\,
      Q => r_reg_169_reg(18),
      R => '0'
    );
\r_reg_169_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[0]_i_2_n_6\,
      Q => r_reg_169_reg(1),
      R => '0'
    );
\r_reg_169_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[0]_i_2_n_5\,
      Q => r_reg_169_reg(2),
      R => '0'
    );
\r_reg_169_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[0]_i_2_n_4\,
      Q => r_reg_169_reg(3),
      R => '0'
    );
\r_reg_169_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[4]_i_1_n_7\,
      Q => r_reg_169_reg(4),
      R => '0'
    );
\r_reg_169_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_169_reg[0]_i_2_n_0\,
      CO(3) => \r_reg_169_reg[4]_i_1_n_0\,
      CO(2) => \r_reg_169_reg[4]_i_1_n_1\,
      CO(1) => \r_reg_169_reg[4]_i_1_n_2\,
      CO(0) => \r_reg_169_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_169_reg[4]_i_1_n_4\,
      O(2) => \r_reg_169_reg[4]_i_1_n_5\,
      O(1) => \r_reg_169_reg[4]_i_1_n_6\,
      O(0) => \r_reg_169_reg[4]_i_1_n_7\,
      S(3) => \r_reg_169[4]_i_2_n_0\,
      S(2) => \r_reg_169[4]_i_3_n_0\,
      S(1) => \r_reg_169[4]_i_4_n_0\,
      S(0) => \r_reg_169[4]_i_5_n_0\
    );
\r_reg_169_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[4]_i_1_n_6\,
      Q => r_reg_169_reg(5),
      R => '0'
    );
\r_reg_169_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[4]_i_1_n_5\,
      Q => r_reg_169_reg(6),
      R => '0'
    );
\r_reg_169_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[4]_i_1_n_4\,
      Q => r_reg_169_reg(7),
      R => '0'
    );
\r_reg_169_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[8]_i_1_n_7\,
      Q => r_reg_169_reg(8),
      R => '0'
    );
\r_reg_169_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \r_reg_169_reg[4]_i_1_n_0\,
      CO(3) => \r_reg_169_reg[8]_i_1_n_0\,
      CO(2) => \r_reg_169_reg[8]_i_1_n_1\,
      CO(1) => \r_reg_169_reg[8]_i_1_n_2\,
      CO(0) => \r_reg_169_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \r_reg_169_reg[8]_i_1_n_4\,
      O(2) => \r_reg_169_reg[8]_i_1_n_5\,
      O(1) => \r_reg_169_reg[8]_i_1_n_6\,
      O(0) => \r_reg_169_reg[8]_i_1_n_7\,
      S(3) => \r_reg_169[8]_i_2_n_0\,
      S(2) => \r_reg_169[8]_i_3_n_0\,
      S(1) => \r_reg_169[8]_i_4_n_0\,
      S(0) => \r_reg_169[8]_i_5_n_0\
    );
\r_reg_169_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_reg_1690,
      D => \r_reg_169_reg[8]_i_1_n_6\,
      Q => r_reg_169_reg(9),
      R => '0'
    );
\tmp_77_reg_174[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(8),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(8),
      O => p_0_in(0)
    );
\tmp_77_reg_174[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(9),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(9),
      O => p_0_in(1)
    );
\tmp_77_reg_174[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(10),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(10),
      O => p_0_in(2)
    );
\tmp_77_reg_174[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(11),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(11),
      O => p_0_in(3)
    );
\tmp_77_reg_174[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(12),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(12),
      O => p_0_in(4)
    );
\tmp_77_reg_174[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(13),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(13),
      O => p_0_in(5)
    );
\tmp_77_reg_174[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(14),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(14),
      O => p_0_in(6)
    );
\tmp_77_reg_174[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80AA0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \in_stream_data_V_0_state_reg_n_0_[0]\,
      I2 => src_bw_data_stream_0_full_n,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => tmp_i_reg_165,
      O => tmp_77_reg_1740
    );
\tmp_77_reg_174[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(15),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(15),
      O => p_0_in(7)
    );
\tmp_77_reg_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(0),
      Q => tmp_77_reg_174(0),
      R => '0'
    );
\tmp_77_reg_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(1),
      Q => tmp_77_reg_174(1),
      R => '0'
    );
\tmp_77_reg_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(2),
      Q => tmp_77_reg_174(2),
      R => '0'
    );
\tmp_77_reg_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(3),
      Q => tmp_77_reg_174(3),
      R => '0'
    );
\tmp_77_reg_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(4),
      Q => tmp_77_reg_174(4),
      R => '0'
    );
\tmp_77_reg_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(5),
      Q => tmp_77_reg_174(5),
      R => '0'
    );
\tmp_77_reg_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(6),
      Q => tmp_77_reg_174(6),
      R => '0'
    );
\tmp_77_reg_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => p_0_in(7),
      Q => tmp_77_reg_174(7),
      R => '0'
    );
\tmp_78_reg_179[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(16),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(16),
      O => \tmp_78_reg_179[0]_i_1_n_0\
    );
\tmp_78_reg_179[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(17),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(17),
      O => \tmp_78_reg_179[1]_i_1_n_0\
    );
\tmp_78_reg_179[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(18),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(18),
      O => \tmp_78_reg_179[2]_i_1_n_0\
    );
\tmp_78_reg_179[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(19),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(19),
      O => \tmp_78_reg_179[3]_i_1_n_0\
    );
\tmp_78_reg_179[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(20),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(20),
      O => \tmp_78_reg_179[4]_i_1_n_0\
    );
\tmp_78_reg_179[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(21),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(21),
      O => \tmp_78_reg_179[5]_i_1_n_0\
    );
\tmp_78_reg_179[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(22),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(22),
      O => \tmp_78_reg_179[6]_i_1_n_0\
    );
\tmp_78_reg_179[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(23),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(23),
      O => \tmp_78_reg_179[7]_i_1_n_0\
    );
\tmp_78_reg_179_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[0]_i_1_n_0\,
      Q => tmp_78_reg_179(0),
      R => '0'
    );
\tmp_78_reg_179_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[1]_i_1_n_0\,
      Q => tmp_78_reg_179(1),
      R => '0'
    );
\tmp_78_reg_179_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[2]_i_1_n_0\,
      Q => tmp_78_reg_179(2),
      R => '0'
    );
\tmp_78_reg_179_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[3]_i_1_n_0\,
      Q => tmp_78_reg_179(3),
      R => '0'
    );
\tmp_78_reg_179_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[4]_i_1_n_0\,
      Q => tmp_78_reg_179(4),
      R => '0'
    );
\tmp_78_reg_179_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[5]_i_1_n_0\,
      Q => tmp_78_reg_179(5),
      R => '0'
    );
\tmp_78_reg_179_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[6]_i_1_n_0\,
      Q => tmp_78_reg_179(6),
      R => '0'
    );
\tmp_78_reg_179_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_78_reg_179[7]_i_1_n_0\,
      Q => tmp_78_reg_179(7),
      R => '0'
    );
\tmp_79_reg_184[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(24),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(24),
      O => \tmp_79_reg_184[0]_i_1_n_0\
    );
\tmp_79_reg_184[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(25),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(25),
      O => \tmp_79_reg_184[1]_i_1_n_0\
    );
\tmp_79_reg_184[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(26),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(26),
      O => \tmp_79_reg_184[2]_i_1_n_0\
    );
\tmp_79_reg_184[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(27),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(27),
      O => \tmp_79_reg_184[3]_i_1_n_0\
    );
\tmp_79_reg_184[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(28),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(28),
      O => \tmp_79_reg_184[4]_i_1_n_0\
    );
\tmp_79_reg_184[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(29),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(29),
      O => \tmp_79_reg_184[5]_i_1_n_0\
    );
\tmp_79_reg_184[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(30),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(30),
      O => \tmp_79_reg_184[6]_i_1_n_0\
    );
\tmp_79_reg_184[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in_stream_data_V_0_payload_B(31),
      I1 => in_stream_data_V_0_sel,
      I2 => in_stream_data_V_0_payload_A(31),
      O => \tmp_79_reg_184[7]_i_1_n_0\
    );
\tmp_79_reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[0]_i_1_n_0\,
      Q => tmp_79_reg_184(0),
      R => '0'
    );
\tmp_79_reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[1]_i_1_n_0\,
      Q => tmp_79_reg_184(1),
      R => '0'
    );
\tmp_79_reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[2]_i_1_n_0\,
      Q => tmp_79_reg_184(2),
      R => '0'
    );
\tmp_79_reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[3]_i_1_n_0\,
      Q => tmp_79_reg_184(3),
      R => '0'
    );
\tmp_79_reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[4]_i_1_n_0\,
      Q => tmp_79_reg_184(4),
      R => '0'
    );
\tmp_79_reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[5]_i_1_n_0\,
      Q => tmp_79_reg_184(5),
      R => '0'
    );
\tmp_79_reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[6]_i_1_n_0\,
      Q => tmp_79_reg_184(6),
      R => '0'
    );
\tmp_79_reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_77_reg_1740,
      D => \tmp_79_reg_184[7]_i_1_n_0\,
      Q => tmp_79_reg_184(7),
      R => '0'
    );
\tmp_i_reg_165[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF88BB88"
    )
        port map (
      I0 => tmp_i_fu_114_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => src_bw_data_stream_0_full_n,
      I3 => tmp_i_reg_165,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \tmp_i_reg_165[0]_i_1_n_0\
    );
\tmp_i_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_i_reg_165[0]_i_1_n_0\,
      Q => tmp_i_reg_165,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_canny_edge_CONTROL_BUS_s_axi is
  port (
    rows_V : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    cols_V : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_V_4_reg_167_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_V_reg_309_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_V_reg[9]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_V_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_rows_V_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_rows_V_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_V_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_cols_V_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[7]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_rows_V_reg[0]_0\ : out STD_LOGIC;
    \int_rows_V_reg[10]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[10]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_p2_i_i_reg_1574_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_V_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[11]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_10_2_t_fu_796_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_117_fu_787_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[7]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_rows_V_reg[10]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[10]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_V_reg_309_reg[9]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_V_reg[9]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[7]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[9]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_V_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[10]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_rows_V_reg[7]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_rows_V_reg[10]_7\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_V_reg[2]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_cols_V_reg[6]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_cols_V_reg[7]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_rows_V_reg[0]_2\ : out STD_LOGIC;
    \int_rows_V_reg[10]_8\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[10]_9\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_p2_i_i_reg_1574_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_cols_V_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[11]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[11]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[11]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    row_assign_10_2_t_fu_796_p2_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_117_fu_787_p2_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_V_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[0]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[7]_9\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \int_rows_V_reg[10]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[10]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_V_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_2_fu_281_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_4_fu_275_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_rows_V_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_cols_V_reg[3]_0\ : out STD_LOGIC;
    \int_cols_V_reg[3]_1\ : out STD_LOGIC;
    \int_threshold2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    tmp27_fu_634_p2 : out STD_LOGIC;
    \int_threshold1_reg[30]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[15]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[31]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[31]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_s_fu_285_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_rows_V_reg[31]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_4_fu_291_p2 : out STD_LOGIC_VECTOR ( 30 downto 0 );
    \int_cols_V_reg[31]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_rows_V_reg[7]_10\ : out STD_LOGIC;
    \int_rows_V_reg[4]_2\ : out STD_LOGIC;
    \int_rows_V_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_11\ : out STD_LOGIC;
    \int_rows_V_reg[6]_0\ : out STD_LOGIC;
    \int_rows_V_reg[4]_3\ : out STD_LOGIC;
    \int_rows_V_reg[3]_0\ : out STD_LOGIC;
    \int_rows_V_reg[2]_1\ : out STD_LOGIC;
    \int_rows_V_reg[2]_2\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    Duplicate_U0_ap_start : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \int_rows_V_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    \int_rows_V_reg[0]_6\ : out STD_LOGIC;
    \int_rows_V_reg[0]_7\ : out STD_LOGIC;
    \int_rows_V_reg[0]_8\ : out STD_LOGIC;
    \int_rows_V_reg[0]_9\ : out STD_LOGIC;
    \int_rows_V_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_rows_V_reg[7]_12\ : out STD_LOGIC;
    \int_rows_V_reg[8]_0\ : out STD_LOGIC;
    \int_rows_V_reg[6]_1\ : out STD_LOGIC;
    \int_rows_V_reg[1]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 9 downto 0 );
    exitcond388_i_fu_804_p2_carry : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_65_fu_880_p2_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_67_fu_893_p2_carry : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_0 : in STD_LOGIC;
    tmp_121_reg_1568 : in STD_LOGIC;
    \tmp_216_2_fu_678_p2_carry__0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \tmp_116_reg_1518_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_70_fu_599_p2_carry : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_108_fu_665_p3 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_1 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_2 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_3 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_4 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_5 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_6 : in STD_LOGIC;
    \tmp_67_fu_893_p2_carry__0\ : in STD_LOGIC;
    tmp_216_1_fu_641_p2_carry : in STD_LOGIC;
    \tmp_77_reg_1523_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_1_fu_641_p2_carry__0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_105_fu_628_p3 : in STD_LOGIC;
    \tmp_70_fu_599_p2_carry__0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_103_fu_586_p3 : in STD_LOGIC;
    \tmp_67_fu_893_p2_carry__0_0\ : in STD_LOGIC;
    \tmp_67_fu_893_p2_carry__0_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_80_reg_1528 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_116_reg_1518 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_10_1_t_reg_1543_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_61_reg_1457_reg[0]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    exitcond388_i_fu_804_p2_carry_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_65_fu_880_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_67_fu_893_p2_carry_7 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_8 : in STD_LOGIC;
    tmp_121_reg_1568_2 : in STD_LOGIC;
    \tmp_216_2_fu_678_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \tmp_116_reg_1518_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_70_fu_599_p2_carry_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_108_fu_665_p3_3 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_9 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_10 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_11 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_12 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_13 : in STD_LOGIC;
    tmp_67_fu_893_p2_carry_14 : in STD_LOGIC;
    \tmp_67_fu_893_p2_carry__0_2\ : in STD_LOGIC;
    tmp_216_1_fu_641_p2_carry_0 : in STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_1_fu_641_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_105_fu_628_p3_4 : in STD_LOGIC;
    \tmp_70_fu_599_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    tmp_103_fu_586_p3_5 : in STD_LOGIC;
    \tmp_67_fu_893_p2_carry__0_3\ : in STD_LOGIC;
    \tmp_67_fu_893_p2_carry__0_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_80_reg_1528_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_116_reg_1518_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \col_assign_3_t_reg_1611_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_10_1_t_reg_1543_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    t_V_3_reg_176_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_7_reg_826_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_7_reg_826_reg[0]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_7_reg_826_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_7_reg_826_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_7_reg_826_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_53_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_43_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_33_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_23_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_13_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_4_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_11_reg_877_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]_i_54_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_s_reg_841_reg[0]_i_44_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]_i_34_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]_i_24_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]_i_14_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]_i_5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_s_reg_841_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_30_reg_902[0]_i_63\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    j_V_reg_897_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_873_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_37_reg_939_reg[0]_i_11_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp27_reg_969_reg[0]_i_36_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp27_reg_969_reg[0]_i_26_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \slt5_reg_949_reg[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slt8_reg_964_reg[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slt7_reg_959_reg[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter1_or_cond6_reg_924 : in STD_LOGIC;
    \tmp_24_reg_873_reg[0]_i_12_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_24_reg_873_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_24_reg_873_reg[0]_i_2_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_24_reg_873_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slt4_reg_944_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt6_reg_954_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt8_reg_964_reg[0]_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slt8_reg_964_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slt5_reg_949_reg[0]_i_7_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \slt5_reg_949_reg[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp27_reg_969_reg[0]_i_3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp27_reg_969_reg[0]_i_36_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp27_reg_969_reg[0]_i_16_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_147_i_i3_reg_381_reg[0]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_147_i_i_mid1_reg_376_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_147_i_i_mid1_reg_376_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_packets_cast_loc_empty_n : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_AXI_LITE_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0 : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    AXI_LITE_clk : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_sync_ready : in STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Loop_2_proc_U0_ap_done : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_canny_edge_CONTROL_BUS_s_axi : entity is "canny_edge_CONTROL_BUS_s_axi";
end base_canny_edge_0_1_canny_edge_CONTROL_BUS_s_axi;

architecture STRUCTURE of base_canny_edge_0_1_canny_edge_CONTROL_BUS_s_axi is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^duplicate_u0_ap_start\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[0]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal ap_done_ext : STD_LOGIC;
  signal ap_done_get : STD_LOGIC;
  signal ap_rst_n_AXI_LITE_clk_inv : STD_LOGIC;
  signal ap_start_mask : STD_LOGIC;
  signal ap_start_mask_i_3_n_0 : STD_LOGIC;
  signal ap_start_set : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^cols_v\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal exitcond388_i_fu_804_p2_carry_i_10_n_0 : STD_LOGIC;
  signal \exitcond388_i_fu_804_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_i_5_n_0 : STD_LOGIC;
  signal \exitcond388_i_fu_804_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_i_6_n_0 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_i_7_n_0 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_i_8_n_0 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_i_9_n_0 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_i_11_n_0 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_i_5_n_0 : STD_LOGIC;
  signal \hysteresis_U0/slt1_fu_558_p2\ : STD_LOGIC;
  signal \hysteresis_U0/slt2_fu_569_p2\ : STD_LOGIC;
  signal \hysteresis_U0/slt3_fu_580_p2\ : STD_LOGIC;
  signal \hysteresis_U0/slt_fu_547_p2\ : STD_LOGIC;
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_start0 : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_cols_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols_V[31]_i_1_n_0\ : STD_LOGIC;
  signal int_gie : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal int_isr_reg02_out : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_rows_V0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows_V[31]_i_3_n_0\ : STD_LOGIC;
  signal \^int_rows_v_reg[4]_2\ : STD_LOGIC;
  signal \^int_rows_v_reg[7]_11\ : STD_LOGIC;
  signal int_threshold10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_threshold1[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_threshold1[31]_i_3_n_0\ : STD_LOGIC;
  signal \^int_threshold1_reg[30]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal int_threshold20 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_threshold2[31]_i_1_n_0\ : STD_LOGIC;
  signal \^int_threshold2_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal isr_mask : STD_LOGIC;
  signal isr_toggle : STD_LOGIC;
  signal \nonmax_suppression_U0/p_0_in__1\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \or_cond6_reg_924[0]_i_13_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_15_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_23_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_25_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_33_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_35_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_43_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_45_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_53_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_54_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_55_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_63_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_65_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_73_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_75_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_81_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_83_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_37_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_37_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_37_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_37_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_47_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_47_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_47_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_47_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_57_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_57_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_57_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_57_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_67_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_67_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_67_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_67_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_8_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_8_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^r_v_2_fu_281_p2\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^rows_v\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bus_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_bus_rvalid\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_10_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_11_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_3_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_4_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_5_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_6_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_8_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_9_n_0\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_10_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_11_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_13_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_14_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_15_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_16_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_21_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_22_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_23_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_24_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_3_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_4_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_5_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_6_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_8_n_0\ : STD_LOGIC;
  signal \slt5_reg_949[0]_i_9_n_0\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt5_reg_949_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_10_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_11_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_3_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_4_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_5_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_6_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_8_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_9_n_0\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_10_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_11_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_13_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_14_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_15_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_16_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_17_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_18_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_19_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_20_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_21_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_22_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_23_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_24_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_25_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_26_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_27_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_28_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_3_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_4_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_5_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_6_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_8_n_0\ : STD_LOGIC;
  signal \slt7_reg_959[0]_i_9_n_0\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt7_reg_959_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_10_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_11_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_13_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_14_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_15_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_16_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_21_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_22_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_23_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_24_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_3_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_4_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_5_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_6_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_8_n_0\ : STD_LOGIC;
  signal \slt8_reg_964[0]_i_9_n_0\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt8_reg_964_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_11_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_12_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_13_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_14_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_15_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_16_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_17_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_18_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_7_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_8_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_9_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_10_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_10_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal threshold1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal threshold2 : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal \tmp27_reg_969[0]_i_107_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_108_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_109_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_110_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_115_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_116_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_117_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_118_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_119_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_120_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_121_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_122_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_71_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_72_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_73_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_74_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_75_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_76_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_77_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_78_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_79_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_80_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_81_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_82_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_83_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_84_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_85_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_86_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_41_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_41_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_41_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_46_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_46_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_46_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_62_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_62_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_62_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_70_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_70_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_70_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_70_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_70_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_71_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_72_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_78_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_79_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_80_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877[0]_i_81_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_33_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_33_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_33_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_43_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_43_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_43_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_44_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_44_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_44_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_53_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_53_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_53_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_54_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_54_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_54_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_63_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_63_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_63_n_3\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_64_n_1\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_64_n_2\ : STD_LOGIC;
  signal \tmp_11_reg_877_reg[0]_i_64_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_24_reg_873_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_70_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_71_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_72_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_73_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_79_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_80_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_81_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_82_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_35_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_35_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_35_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_55_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_55_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_55_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_65_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_65_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_65_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_37_reg_939_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \^tmp_4_fu_275_p2\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \tmp_7_reg_826[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_7_reg_826_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_70_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_71_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_72_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_73_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_74_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_78_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_79_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_80_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_81_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841[0]_i_82_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_15_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_15_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_15_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_35_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_35_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_35_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_44_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_44_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_44_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_54_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_54_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_54_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_55_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_55_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_55_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_64_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_64_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_64_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_65_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_65_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_65_n_3\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_s_reg_841_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \NLW_ap_CS_fsm_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_slt4_reg_944_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt4_reg_944_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt5_reg_949_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt5_reg_949_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt5_reg_949_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt5_reg_949_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt6_reg_954_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt6_reg_954_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt7_reg_959_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt7_reg_959_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt7_reg_959_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt7_reg_959_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt8_reg_964_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt8_reg_964_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt8_reg_964_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt8_reg_964_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_3_reg_176_reg[0]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_3_reg_176_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_t_V_3_reg_176_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_3_reg_176_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_41_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_62_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_70_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_43_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_11_reg_877_reg[0]_i_63_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_873_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_873_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_873_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_24_reg_873_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_37_reg_939_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_939_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_939_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_37_reg_939_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_7_reg_826_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_7_reg_826_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_7_reg_826_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_7_reg_826_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_s_reg_841_reg[0]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair164";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \col_assign_3_t_reg_1611[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \col_assign_3_t_reg_1611[0]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \col_assign_3_t_reg_1611[1]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \col_assign_3_t_reg_1611[1]_i_2__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of exitcond388_i_fu_804_p2_carry_i_10 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \exitcond388_i_fu_804_p2_carry_i_5__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of exitcond388_i_fu_804_p2_carry_i_8 : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of exitcond389_i_fu_472_p2_carry_i_11 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of exitcond389_i_fu_472_p2_carry_i_5 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of exitcond389_i_fu_472_p2_carry_i_7 : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_cols_V[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols_V[10]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_cols_V[11]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_cols_V[12]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \int_cols_V[13]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_cols_V[14]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \int_cols_V[16]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_cols_V[17]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \int_cols_V[18]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_cols_V[19]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \int_cols_V[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \int_cols_V[20]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_cols_V[21]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \int_cols_V[22]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_cols_V[23]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \int_cols_V[24]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_cols_V[25]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \int_cols_V[26]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_cols_V[27]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \int_cols_V[28]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_cols_V[29]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \int_cols_V[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols_V[30]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_cols_V[31]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \int_cols_V[3]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \int_cols_V[4]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols_V[5]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \int_cols_V[6]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_cols_V[7]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \int_cols_V[8]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_cols_V[9]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_rows_V[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_rows_V[10]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_rows_V[11]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \int_rows_V[12]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_rows_V[13]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \int_rows_V[14]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_rows_V[15]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \int_rows_V[16]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rows_V[17]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \int_rows_V[18]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_rows_V[19]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \int_rows_V[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \int_rows_V[20]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rows_V[21]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \int_rows_V[22]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_rows_V[23]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \int_rows_V[24]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_rows_V[25]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \int_rows_V[26]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_rows_V[27]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \int_rows_V[28]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_rows_V[29]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \int_rows_V[2]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_rows_V[30]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_rows_V[31]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \int_rows_V[31]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_rows_V[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \int_rows_V[4]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_rows_V[5]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \int_rows_V[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_rows_V[7]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \int_rows_V[8]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_rows_V[9]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \int_threshold1[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_threshold1[10]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_threshold1[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \int_threshold1[12]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_threshold1[13]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \int_threshold1[14]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_threshold1[15]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \int_threshold1[16]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_threshold1[17]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \int_threshold1[18]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_threshold1[19]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \int_threshold1[1]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_threshold1[20]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_threshold1[21]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_threshold1[22]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_threshold1[23]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \int_threshold1[24]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_threshold1[25]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \int_threshold1[26]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_threshold1[27]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \int_threshold1[28]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_threshold1[29]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \int_threshold1[2]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_threshold1[30]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_threshold1[31]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \int_threshold1[31]_i_3\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_threshold1[3]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \int_threshold1[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_threshold1[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \int_threshold1[6]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_threshold1[7]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \int_threshold1[8]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_threshold1[9]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \int_threshold2[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_threshold2[10]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_threshold2[11]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \int_threshold2[12]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_threshold2[13]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \int_threshold2[14]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_threshold2[15]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \int_threshold2[16]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_threshold2[17]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \int_threshold2[18]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_threshold2[19]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \int_threshold2[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_threshold2[20]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_threshold2[21]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \int_threshold2[22]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_threshold2[23]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \int_threshold2[24]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_threshold2[25]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \int_threshold2[26]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_threshold2[27]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \int_threshold2[28]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_threshold2[29]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \int_threshold2[2]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_threshold2[30]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_threshold2[31]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \int_threshold2[3]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \int_threshold2[4]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_threshold2[5]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \int_threshold2[6]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_threshold2[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \int_threshold2[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \int_threshold2[9]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of isr_mask_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \row_assign_10_1_t_reg_1543[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \row_assign_10_1_t_reg_1543[0]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \row_assign_10_1_t_reg_1543[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \row_assign_10_1_t_reg_1543[1]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \row_assign_10_2_t_reg_1548[0]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \row_assign_10_2_t_reg_1548[0]_i_1__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \row_assign_10_2_t_reg_1548[1]_i_2\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \row_assign_10_2_t_reg_1548[1]_i_2__0\ : label is "soft_lutpair159";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \slt4_reg_944_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt4_reg_944_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt5_reg_949_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt5_reg_949_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt5_reg_949_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt5_reg_949_reg[0]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt6_reg_954_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt6_reg_954_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt7_reg_959_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt7_reg_959_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt7_reg_959_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt7_reg_959_reg[0]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt8_reg_964_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt8_reg_964_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt8_reg_964_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt8_reg_964_reg[0]_i_7\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_16\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_26\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_36\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_4\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_41\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_46\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_5\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_6\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_62\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_70\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_117_reg_1538[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \tmp_117_reg_1538[1]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \tmp_147_i_i3_reg_381[0]_i_10\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_147_i_i3_reg_381[0]_i_7\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \tmp_147_i_i_mid1_reg_376[0]_i_13\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \tmp_147_i_i_mid1_reg_376[0]_i_15\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \tmp_147_i_i_mid1_reg_376[0]_i_6\ : label is "soft_lutpair162";
  attribute COMPARATOR_THRESHOLD of \tmp_24_reg_873_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_24_reg_873_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_24_reg_873_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_24_reg_873_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_30_reg_902[0]_i_85\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \tmp_30_reg_902[0]_i_86\ : label is "soft_lutpair229";
  attribute COMPARATOR_THRESHOLD of \tmp_37_reg_939_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_37_reg_939_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_37_reg_939_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_37_reg_939_reg[0]_i_20\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_77_reg_1523[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \tmp_77_reg_1523[1]_i_2__0\ : label is "soft_lutpair230";
  attribute COMPARATOR_THRESHOLD of \tmp_7_reg_826_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_7_reg_826_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_7_reg_826_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_7_reg_826_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_80_reg_1528[1]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \tmp_80_reg_1528[1]_i_3__0\ : label is "soft_lutpair231";
begin
  CO(0) <= \^co\(0);
  Duplicate_U0_ap_start <= \^duplicate_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  cols_V(31 downto 0) <= \^cols_v\(31 downto 0);
  \int_rows_V_reg[4]_2\ <= \^int_rows_v_reg[4]_2\;
  \int_rows_V_reg[7]_11\ <= \^int_rows_v_reg[7]_11\;
  \int_threshold1_reg[30]_0\(0) <= \^int_threshold1_reg[30]_0\(0);
  \int_threshold2_reg[15]_0\(15 downto 0) <= \^int_threshold2_reg[15]_0\(15 downto 0);
  r_V_2_fu_281_p2(30 downto 0) <= \^r_v_2_fu_281_p2\(30 downto 0);
  rows_V(31 downto 0) <= \^rows_v\(31 downto 0);
  s_axi_CONTROL_BUS_BVALID <= \^s_axi_control_bus_bvalid\;
  s_axi_CONTROL_BUS_RVALID <= \^s_axi_control_bus_rvalid\;
  tmp_4_fu_275_p2(30 downto 0) <= \^tmp_4_fu_275_p2\(30 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_bus_rvalid\,
      I3 => s_axi_CONTROL_BUS_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_RREADY,
      I3 => \^s_axi_control_bus_rvalid\,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_bus_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_BREADY,
      I1 => \^s_axi_control_bus_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_CONTROL_BUS_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CONTROL_BUS_BREADY,
      I3 => \^s_axi_control_bus_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => AXI_LITE_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bus_bvalid\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(17),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(17),
      I2 => \^rows_v\(16),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(16),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(15),
      I5 => \^rows_v\(15),
      O => \ap_CS_fsm[0]_i_10_n_0\
    );
\ap_CS_fsm[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(14),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(14),
      I2 => \^rows_v\(13),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(13),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(12),
      I5 => \^rows_v\(12),
      O => \ap_CS_fsm[0]_i_11_n_0\
    );
\ap_CS_fsm[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(11),
      I2 => \^rows_v\(10),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(10),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(9),
      I5 => \^rows_v\(9),
      O => \ap_CS_fsm[0]_i_12_n_0\
    );
\ap_CS_fsm[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(8),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(8),
      I2 => \^rows_v\(7),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(7),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(6),
      I5 => \^rows_v\(6),
      O => \ap_CS_fsm[0]_i_13_n_0\
    );
\ap_CS_fsm[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(5),
      I2 => \^rows_v\(4),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(4),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(3),
      I5 => \^rows_v\(3),
      O => \ap_CS_fsm[0]_i_14_n_0\
    );
\ap_CS_fsm[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(2),
      I2 => \^rows_v\(1),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(1),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(0),
      I5 => \^rows_v\(0),
      O => \ap_CS_fsm[0]_i_15_n_0\
    );
\ap_CS_fsm[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(31),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(31),
      I2 => \^rows_v\(30),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(30),
      O => \ap_CS_fsm[0]_i_4_n_0\
    );
\ap_CS_fsm[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(29),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(29),
      I2 => \^rows_v\(28),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(28),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(27),
      I5 => \^rows_v\(27),
      O => \ap_CS_fsm[0]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(26),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(26),
      I2 => \^rows_v\(25),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(25),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(24),
      I5 => \^rows_v\(24),
      O => \ap_CS_fsm[0]_i_6_n_0\
    );
\ap_CS_fsm[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(23),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(23),
      I2 => \^rows_v\(22),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(22),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(21),
      I5 => \^rows_v\(21),
      O => \ap_CS_fsm[0]_i_8_n_0\
    );
\ap_CS_fsm[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^rows_v\(20),
      I1 => \ap_CS_fsm_reg[0]_i_2_0\(20),
      I2 => \^rows_v\(19),
      I3 => \ap_CS_fsm_reg[0]_i_2_0\(19),
      I4 => \ap_CS_fsm_reg[0]_i_2_0\(18),
      I5 => \^rows_v\(18),
      O => \ap_CS_fsm[0]_i_9_n_0\
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg[2]\(0),
      O => \ap_CS_fsm_reg[1]\
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_i_2\(0),
      I1 => \^rows_v\(9),
      I2 => \^rows_v\(11),
      I3 => \^rows_v\(10),
      I4 => \ap_CS_fsm_reg[2]_i_2\(1),
      O => S(0)
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"09000009"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2\(0),
      I1 => \^cols_v\(9),
      I2 => \^cols_v\(11),
      I3 => \^cols_v\(10),
      I4 => \ap_CS_fsm_reg[3]_i_2\(1),
      O => \t_V_4_reg_167_reg[9]\(0)
    );
\ap_CS_fsm_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[0]_i_3_n_0\,
      CO(3) => \NLW_ap_CS_fsm_reg[0]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \^co\(0),
      CO(1) => \ap_CS_fsm_reg[0]_i_2_n_2\,
      CO(0) => \ap_CS_fsm_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \ap_CS_fsm[0]_i_4_n_0\,
      S(1) => \ap_CS_fsm[0]_i_5_n_0\,
      S(0) => \ap_CS_fsm[0]_i_6_n_0\
    );
\ap_CS_fsm_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[0]_i_7_n_0\,
      CO(3) => \ap_CS_fsm_reg[0]_i_3_n_0\,
      CO(2) => \ap_CS_fsm_reg[0]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[0]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_8_n_0\,
      S(2) => \ap_CS_fsm[0]_i_9_n_0\,
      S(1) => \ap_CS_fsm[0]_i_10_n_0\,
      S(0) => \ap_CS_fsm[0]_i_11_n_0\
    );
\ap_CS_fsm_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[0]_i_7_n_0\,
      CO(2) => \ap_CS_fsm_reg[0]_i_7_n_1\,
      CO(1) => \ap_CS_fsm_reg[0]_i_7_n_2\,
      CO(0) => \ap_CS_fsm_reg[0]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[0]_i_12_n_0\,
      S(2) => \ap_CS_fsm[0]_i_13_n_0\,
      S(1) => \ap_CS_fsm[0]_i_14_n_0\,
      S(0) => \ap_CS_fsm[0]_i_15_n_0\
    );
ap_done_ext_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(0),
      I4 => s_axi_CONTROL_BUS_ARADDR(1),
      I5 => \rdata[0]_i_3_n_0\,
      O => ap_done_get
    );
ap_done_ext_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_get,
      Q => ap_done_ext,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
ap_start_mask_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n_AXI_LITE_clk,
      O => ap_rst_n_AXI_LITE_clk_inv
    );
ap_start_mask_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WSTRB(0),
      I1 => \waddr_reg_n_0_[2]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_WDATA(0),
      O => ap_start_set
    );
ap_start_mask_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[0]\,
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => \waddr_reg_n_0_[1]\,
      I5 => \waddr_reg_n_0_[4]\,
      O => ap_start_mask_i_3_n_0
    );
ap_start_mask_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_start_set,
      Q => ap_start_mask,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222022202220AAA0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^duplicate_u0_ap_start\,
      I2 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      I3 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg(0),
      I4 => ap_ready,
      I5 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0,
      O => ap_rst_n_0
    );
ap_sync_reg_Loop_1_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222A222A0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^duplicate_u0_ap_start\,
      I2 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      I3 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg(0),
      I4 => ap_ready,
      I5 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0,
      O => ap_rst_n_1
    );
\col_assign_3_t_reg_1611[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => ADDRBWRADDR(0),
      O => D(0)
    );
\col_assign_3_t_reg_1611[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => \col_assign_3_t_reg_1611_reg[1]\(0),
      O => \int_cols_V_reg[0]_0\(0)
    );
\col_assign_3_t_reg_1611[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => ADDRBWRADDR(0),
      I2 => ADDRBWRADDR(1),
      I3 => \^cols_v\(1),
      O => D(1)
    );
\col_assign_3_t_reg_1611[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => \col_assign_3_t_reg_1611_reg[1]\(0),
      I2 => \col_assign_3_t_reg_1611_reg[1]\(1),
      I3 => \^cols_v\(1),
      O => \int_cols_V_reg[0]_0\(1)
    );
exitcond388_i_fu_804_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42249009"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => exitcond388_i_fu_804_p2_carry(9),
      I2 => exitcond388_i_fu_804_p2_carry(10),
      I3 => \^cols_v\(10),
      I4 => \exitcond388_i_fu_804_p2_carry_i_5__0_n_0\,
      O => \int_cols_V_reg[9]_0\(3)
    );
exitcond388_i_fu_804_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => \^cols_v\(4),
      I2 => \^cols_v\(2),
      I3 => \^cols_v\(1),
      I4 => \^cols_v\(3),
      O => exitcond388_i_fu_804_p2_carry_i_10_n_0
    );
\exitcond388_i_fu_804_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"42249009"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => exitcond388_i_fu_804_p2_carry_0(9),
      I2 => exitcond388_i_fu_804_p2_carry_0(10),
      I3 => \^cols_v\(10),
      I4 => \exitcond388_i_fu_804_p2_carry_i_5__0_n_0\,
      O => \int_cols_V_reg[9]_2\(3)
    );
exitcond388_i_fu_804_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A95"
    )
        port map (
      I0 => \^cols_v\(8),
      I1 => \exitcond388_i_fu_804_p2_carry_i_6__0_n_0\,
      I2 => \^cols_v\(7),
      I3 => exitcond388_i_fu_804_p2_carry(8),
      I4 => exitcond388_i_fu_804_p2_carry_i_7_n_0,
      O => \int_cols_V_reg[9]_0\(2)
    );
\exitcond388_i_fu_804_p2_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006A95"
    )
        port map (
      I0 => \^cols_v\(8),
      I1 => \exitcond388_i_fu_804_p2_carry_i_6__0_n_0\,
      I2 => \^cols_v\(7),
      I3 => exitcond388_i_fu_804_p2_carry_0(8),
      I4 => exitcond388_i_fu_804_p2_carry_i_5_n_0,
      O => \int_cols_V_reg[9]_2\(2)
    );
exitcond388_i_fu_804_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2_carry_i_8_n_0,
      I1 => exitcond388_i_fu_804_p2_carry(5),
      I2 => exitcond388_i_fu_804_p2_carry_i_9_n_0,
      O => \int_cols_V_reg[9]_0\(1)
    );
\exitcond388_i_fu_804_p2_carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2_carry_i_8_n_0,
      I1 => exitcond388_i_fu_804_p2_carry_0(5),
      I2 => exitcond388_i_fu_804_p2_carry_i_6_n_0,
      O => \int_cols_V_reg[9]_2\(1)
    );
exitcond388_i_fu_804_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090090009000090"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => exitcond388_i_fu_804_p2_carry(0),
      I2 => exitcond388_i_fu_804_p2_carry(1),
      I3 => \^cols_v\(1),
      I4 => exitcond388_i_fu_804_p2_carry(2),
      I5 => \^cols_v\(2),
      O => \int_cols_V_reg[9]_0\(0)
    );
\exitcond388_i_fu_804_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090090009000090"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => exitcond388_i_fu_804_p2_carry_0(0),
      I2 => exitcond388_i_fu_804_p2_carry_0(1),
      I3 => \^cols_v\(1),
      I4 => exitcond388_i_fu_804_p2_carry_0(2),
      I5 => \^cols_v\(2),
      O => \int_cols_V_reg[9]_2\(0)
    );
exitcond388_i_fu_804_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E77BBDDE"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2_carry_0(6),
      I1 => \^cols_v\(7),
      I2 => exitcond388_i_fu_804_p2_carry_i_10_n_0,
      I3 => \^cols_v\(6),
      I4 => exitcond388_i_fu_804_p2_carry_0(7),
      O => exitcond388_i_fu_804_p2_carry_i_5_n_0
    );
\exitcond388_i_fu_804_p2_carry_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^cols_v\(8),
      I1 => \exitcond388_i_fu_804_p2_carry_i_6__0_n_0\,
      I2 => \^cols_v\(7),
      O => \exitcond388_i_fu_804_p2_carry_i_5__0_n_0\
    );
exitcond388_i_fu_804_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E77B7B7BBDDEDEDE"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2_carry_0(3),
      I1 => \^cols_v\(4),
      I2 => \^cols_v\(3),
      I3 => \^cols_v\(1),
      I4 => \^cols_v\(2),
      I5 => exitcond388_i_fu_804_p2_carry_0(4),
      O => exitcond388_i_fu_804_p2_carry_i_6_n_0
    );
\exitcond388_i_fu_804_p2_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^cols_v\(6),
      I1 => \^cols_v\(3),
      I2 => \^cols_v\(1),
      I3 => \^cols_v\(2),
      I4 => \^cols_v\(4),
      I5 => \^cols_v\(5),
      O => \exitcond388_i_fu_804_p2_carry_i_6__0_n_0\
    );
exitcond388_i_fu_804_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E77BBDDE"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2_carry(6),
      I1 => \^cols_v\(7),
      I2 => exitcond388_i_fu_804_p2_carry_i_10_n_0,
      I3 => \^cols_v\(6),
      I4 => exitcond388_i_fu_804_p2_carry(7),
      O => exitcond388_i_fu_804_p2_carry_i_7_n_0
    );
exitcond388_i_fu_804_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => \^cols_v\(4),
      I2 => \^cols_v\(2),
      I3 => \^cols_v\(1),
      I4 => \^cols_v\(3),
      O => exitcond388_i_fu_804_p2_carry_i_8_n_0
    );
exitcond388_i_fu_804_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E77B7B7BBDDEDEDE"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2_carry(3),
      I1 => \^cols_v\(4),
      I2 => \^cols_v\(3),
      I3 => \^cols_v\(1),
      I4 => \^cols_v\(2),
      I5 => exitcond388_i_fu_804_p2_carry(4),
      O => exitcond388_i_fu_804_p2_carry_i_9_n_0
    );
exitcond389_i_fu_472_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24429009"
    )
        port map (
      I0 => Q(8),
      I1 => \^rows_v\(9),
      I2 => Q(9),
      I3 => \^rows_v\(10),
      I4 => exitcond389_i_fu_472_p2_carry_i_5_n_0,
      O => \t_V_reg_309_reg[9]\(1)
    );
exitcond389_i_fu_472_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \^rows_v\(1),
      I2 => \^rows_v\(2),
      I3 => \^rows_v\(4),
      O => exitcond389_i_fu_472_p2_carry_i_11_n_0
    );
\exitcond389_i_fu_472_p2_carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"24429009"
    )
        port map (
      I0 => \tmp_61_reg_1457_reg[0]\(8),
      I1 => \^rows_v\(9),
      I2 => \tmp_61_reg_1457_reg[0]\(9),
      I3 => \^rows_v\(10),
      I4 => exitcond389_i_fu_472_p2_carry_i_5_n_0,
      O => \t_V_reg_309_reg[9]_0\(1)
    );
exitcond389_i_fu_472_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090090009000090"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^rows_v\(1),
      I4 => \^rows_v\(2),
      I5 => Q(2),
      O => \t_V_reg_309_reg[9]\(0)
    );
\exitcond389_i_fu_472_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090090009000090"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_61_reg_1457_reg[0]\(0),
      I2 => \tmp_61_reg_1457_reg[0]\(1),
      I3 => \^rows_v\(1),
      I4 => \^rows_v\(2),
      I5 => \tmp_61_reg_1457_reg[0]\(2),
      O => \t_V_reg_309_reg[9]_0\(0)
    );
exitcond389_i_fu_472_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^rows_v\(8),
      I1 => exitcond389_i_fu_472_p2_carry_i_11_n_0,
      I2 => \^rows_v\(5),
      I3 => \^rows_v\(6),
      I4 => \^rows_v\(7),
      O => exitcond389_i_fu_472_p2_carry_i_5_n_0
    );
exitcond389_i_fu_472_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5595"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \^rows_v\(6),
      I2 => \^rows_v\(5),
      I3 => exitcond389_i_fu_472_p2_carry_i_11_n_0,
      O => \int_rows_V_reg[7]_12\
    );
exitcond389_i_fu_472_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"65555555"
    )
        port map (
      I0 => \^rows_v\(8),
      I1 => exitcond389_i_fu_472_p2_carry_i_11_n_0,
      I2 => \^rows_v\(5),
      I3 => \^rows_v\(6),
      I4 => \^rows_v\(7),
      O => \int_rows_V_reg[8]_0\
    );
exitcond389_i_fu_472_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^rows_v\(6),
      I1 => \^rows_v\(3),
      I2 => \^rows_v\(1),
      I3 => \^rows_v\(2),
      I4 => \^rows_v\(4),
      I5 => \^rows_v\(5),
      O => \int_rows_V_reg[6]_1\
    );
exitcond389_i_fu_472_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => \^rows_v\(2),
      O => \int_rows_V_reg[1]_0\
    );
int_ap_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => Loop_2_proc_U0_ap_done,
      I1 => ap_done_get,
      I2 => ap_done_ext,
      I3 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start0,
      I3 => \^duplicate_u0_ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => ap_start_mask,
      O => int_ap_start0
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^duplicate_u0_ap_start\,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFF00200000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(0),
      O => int_cols_V0(0)
    );
\int_cols_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(10),
      O => int_cols_V0(10)
    );
\int_cols_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(11),
      O => int_cols_V0(11)
    );
\int_cols_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(12),
      O => int_cols_V0(12)
    );
\int_cols_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(13),
      O => int_cols_V0(13)
    );
\int_cols_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(14),
      O => int_cols_V0(14)
    );
\int_cols_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(15),
      O => int_cols_V0(15)
    );
\int_cols_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(16),
      O => int_cols_V0(16)
    );
\int_cols_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(17),
      O => int_cols_V0(17)
    );
\int_cols_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(18),
      O => int_cols_V0(18)
    );
\int_cols_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(19),
      O => int_cols_V0(19)
    );
\int_cols_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(1),
      O => int_cols_V0(1)
    );
\int_cols_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(20),
      O => int_cols_V0(20)
    );
\int_cols_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(21),
      O => int_cols_V0(21)
    );
\int_cols_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(22),
      O => int_cols_V0(22)
    );
\int_cols_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^cols_v\(23),
      O => int_cols_V0(23)
    );
\int_cols_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(24),
      O => int_cols_V0(24)
    );
\int_cols_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(25),
      O => int_cols_V0(25)
    );
\int_cols_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(26),
      O => int_cols_V0(26)
    );
\int_cols_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(27),
      O => int_cols_V0(27)
    );
\int_cols_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(28),
      O => int_cols_V0(28)
    );
\int_cols_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(29),
      O => int_cols_V0(29)
    );
\int_cols_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(2),
      O => int_cols_V0(2)
    );
\int_cols_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(30),
      O => int_cols_V0(30)
    );
\int_cols_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_rows_V[31]_i_3_n_0\,
      O => \int_cols_V[31]_i_1_n_0\
    );
\int_cols_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^cols_v\(31),
      O => int_cols_V0(31)
    );
\int_cols_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(3),
      O => int_cols_V0(3)
    );
\int_cols_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(4),
      O => int_cols_V0(4)
    );
\int_cols_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(5),
      O => int_cols_V0(5)
    );
\int_cols_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(6),
      O => int_cols_V0(6)
    );
\int_cols_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^cols_v\(7),
      O => int_cols_V0(7)
    );
\int_cols_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(8),
      O => int_cols_V0(8)
    );
\int_cols_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^cols_v\(9),
      O => int_cols_V0(9)
    );
\int_cols_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(0),
      Q => \^cols_v\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(10),
      Q => \^cols_v\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(11),
      Q => \^cols_v\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(12),
      Q => \^cols_v\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(13),
      Q => \^cols_v\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(14),
      Q => \^cols_v\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(15),
      Q => \^cols_v\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(16),
      Q => \^cols_v\(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(17),
      Q => \^cols_v\(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(18),
      Q => \^cols_v\(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(19),
      Q => \^cols_v\(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(1),
      Q => \^cols_v\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(20),
      Q => \^cols_v\(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(21),
      Q => \^cols_v\(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(22),
      Q => \^cols_v\(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(23),
      Q => \^cols_v\(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(24),
      Q => \^cols_v\(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(25),
      Q => \^cols_v\(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(26),
      Q => \^cols_v\(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(27),
      Q => \^cols_v\(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(28),
      Q => \^cols_v\(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(29),
      Q => \^cols_v\(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(2),
      Q => \^cols_v\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(30),
      Q => \^cols_v\(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(31),
      Q => \^cols_v\(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(3),
      Q => \^cols_v\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(4),
      Q => \^cols_v\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(5),
      Q => \^cols_v\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(6),
      Q => \^cols_v\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(7),
      Q => \^cols_v\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(8),
      Q => \^cols_v\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_cols_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols_V[31]_i_1_n_0\,
      D => int_cols_V0(9),
      Q => \^cols_v\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => int_gie,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => ap_start_mask_i_3_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => ap_start_mask_i_3_n_0,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => s_axi_CONTROL_BUS_WSTRB(0),
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => int_isr_reg02_out,
      I2 => Loop_2_proc_U0_ap_done,
      I3 => \int_ier_reg_n_0_[0]\,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WSTRB(0),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => ap_start_mask_i_3_n_0,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => isr_mask,
      O => int_isr_reg02_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => int_isr_reg02_out,
      I2 => ap_sync_ready,
      I3 => p_0_in,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(0),
      O => int_rows_V0(0)
    );
\int_rows_V[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(10),
      O => int_rows_V0(10)
    );
\int_rows_V[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(11),
      O => int_rows_V0(11)
    );
\int_rows_V[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(12),
      O => int_rows_V0(12)
    );
\int_rows_V[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(13),
      O => int_rows_V0(13)
    );
\int_rows_V[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(14),
      O => int_rows_V0(14)
    );
\int_rows_V[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(15),
      O => int_rows_V0(15)
    );
\int_rows_V[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(16),
      O => int_rows_V0(16)
    );
\int_rows_V[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(17),
      O => int_rows_V0(17)
    );
\int_rows_V[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(18),
      O => int_rows_V0(18)
    );
\int_rows_V[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(19),
      O => int_rows_V0(19)
    );
\int_rows_V[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(1),
      O => int_rows_V0(1)
    );
\int_rows_V[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(20),
      O => int_rows_V0(20)
    );
\int_rows_V[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(21),
      O => int_rows_V0(21)
    );
\int_rows_V[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(22),
      O => int_rows_V0(22)
    );
\int_rows_V[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => \^rows_v\(23),
      O => int_rows_V0(23)
    );
\int_rows_V[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(24),
      O => int_rows_V0(24)
    );
\int_rows_V[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(25),
      O => int_rows_V0(25)
    );
\int_rows_V[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(26),
      O => int_rows_V0(26)
    );
\int_rows_V[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(27),
      O => int_rows_V0(27)
    );
\int_rows_V[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(28),
      O => int_rows_V0(28)
    );
\int_rows_V[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(29),
      O => int_rows_V0(29)
    );
\int_rows_V[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(2),
      O => int_rows_V0(2)
    );
\int_rows_V[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(30),
      O => int_rows_V0(30)
    );
\int_rows_V[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_rows_V[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \p_0_in__0\
    );
\int_rows_V[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => \^rows_v\(31),
      O => int_rows_V0(31)
    );
\int_rows_V[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_CONTROL_BUS_WVALID,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_rows_V[31]_i_3_n_0\
    );
\int_rows_V[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(3),
      O => int_rows_V0(3)
    );
\int_rows_V[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(4),
      O => int_rows_V0(4)
    );
\int_rows_V[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(5),
      O => int_rows_V0(5)
    );
\int_rows_V[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(6),
      O => int_rows_V0(6)
    );
\int_rows_V[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^rows_v\(7),
      O => int_rows_V0(7)
    );
\int_rows_V[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(8),
      O => int_rows_V0(8)
    );
\int_rows_V[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^rows_v\(9),
      O => int_rows_V0(9)
    );
\int_rows_V_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(0),
      Q => \^rows_v\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(10),
      Q => \^rows_v\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(11),
      Q => \^rows_v\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(12),
      Q => \^rows_v\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(13),
      Q => \^rows_v\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(14),
      Q => \^rows_v\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(15),
      Q => \^rows_v\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(16),
      Q => \^rows_v\(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(17),
      Q => \^rows_v\(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(18),
      Q => \^rows_v\(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(19),
      Q => \^rows_v\(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(1),
      Q => \^rows_v\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(20),
      Q => \^rows_v\(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(21),
      Q => \^rows_v\(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(22),
      Q => \^rows_v\(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(23),
      Q => \^rows_v\(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(24),
      Q => \^rows_v\(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(25),
      Q => \^rows_v\(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(26),
      Q => \^rows_v\(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(27),
      Q => \^rows_v\(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(28),
      Q => \^rows_v\(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(29),
      Q => \^rows_v\(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(2),
      Q => \^rows_v\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(30),
      Q => \^rows_v\(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(31),
      Q => \^rows_v\(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(3),
      Q => \^rows_v\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(4),
      Q => \^rows_v\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(5),
      Q => \^rows_v\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(6),
      Q => \^rows_v\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(7),
      Q => \^rows_v\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(8),
      Q => \^rows_v\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_rows_V_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \p_0_in__0\,
      D => int_rows_V0(9),
      Q => \^rows_v\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(0),
      O => int_threshold10(0)
    );
\int_threshold1[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(10),
      O => int_threshold10(10)
    );
\int_threshold1[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(11),
      O => int_threshold10(11)
    );
\int_threshold1[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(12),
      O => int_threshold10(12)
    );
\int_threshold1[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(13),
      O => int_threshold10(13)
    );
\int_threshold1[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(14),
      O => int_threshold10(14)
    );
\int_threshold1[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(15),
      O => int_threshold10(15)
    );
\int_threshold1[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(16),
      O => int_threshold10(16)
    );
\int_threshold1[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(17),
      O => int_threshold10(17)
    );
\int_threshold1[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(18),
      O => int_threshold10(18)
    );
\int_threshold1[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(19),
      O => int_threshold10(19)
    );
\int_threshold1[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(1),
      O => int_threshold10(1)
    );
\int_threshold1[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(20),
      O => int_threshold10(20)
    );
\int_threshold1[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(21),
      O => int_threshold10(21)
    );
\int_threshold1[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(22),
      O => int_threshold10(22)
    );
\int_threshold1[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold1(23),
      O => int_threshold10(23)
    );
\int_threshold1[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(24),
      O => int_threshold10(24)
    );
\int_threshold1[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(25),
      O => int_threshold10(25)
    );
\int_threshold1[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(26),
      O => int_threshold10(26)
    );
\int_threshold1[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(27),
      O => int_threshold10(27)
    );
\int_threshold1[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(28),
      O => int_threshold10(28)
    );
\int_threshold1[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(29),
      O => int_threshold10(29)
    );
\int_threshold1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(2),
      O => int_threshold10(2)
    );
\int_threshold1[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(30),
      O => int_threshold10(30)
    );
\int_threshold1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \int_threshold1[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_threshold1[31]_i_1_n_0\
    );
\int_threshold1[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold1(31),
      O => int_threshold10(31)
    );
\int_threshold1[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => s_axi_CONTROL_BUS_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[1]\,
      O => \int_threshold1[31]_i_3_n_0\
    );
\int_threshold1[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(3),
      O => int_threshold10(3)
    );
\int_threshold1[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(4),
      O => int_threshold10(4)
    );
\int_threshold1[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(5),
      O => int_threshold10(5)
    );
\int_threshold1[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(6),
      O => int_threshold10(6)
    );
\int_threshold1[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => threshold1(7),
      O => int_threshold10(7)
    );
\int_threshold1[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(8),
      O => int_threshold10(8)
    );
\int_threshold1[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => threshold1(9),
      O => int_threshold10(9)
    );
\int_threshold1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(0),
      Q => threshold1(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(10),
      Q => threshold1(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(11),
      Q => threshold1(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(12),
      Q => threshold1(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(13),
      Q => threshold1(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(14),
      Q => threshold1(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(15),
      Q => threshold1(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(16),
      Q => threshold1(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(17),
      Q => threshold1(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(18),
      Q => threshold1(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(19),
      Q => threshold1(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(1),
      Q => threshold1(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(20),
      Q => threshold1(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(21),
      Q => threshold1(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(22),
      Q => threshold1(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(23),
      Q => threshold1(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(24),
      Q => threshold1(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(25),
      Q => threshold1(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(26),
      Q => threshold1(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(27),
      Q => threshold1(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(28),
      Q => threshold1(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(29),
      Q => threshold1(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(2),
      Q => threshold1(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(30),
      Q => threshold1(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(31),
      Q => threshold1(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(3),
      Q => threshold1(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(4),
      Q => threshold1(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(5),
      Q => threshold1(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(6),
      Q => threshold1(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(7),
      Q => threshold1(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(8),
      Q => threshold1(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold1_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold1[31]_i_1_n_0\,
      D => int_threshold10(9),
      Q => threshold1(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(0),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(0),
      O => int_threshold20(0)
    );
\int_threshold2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(10),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(10),
      O => int_threshold20(10)
    );
\int_threshold2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(11),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(11),
      O => int_threshold20(11)
    );
\int_threshold2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(12),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(12),
      O => int_threshold20(12)
    );
\int_threshold2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(13),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(13),
      O => int_threshold20(13)
    );
\int_threshold2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(14),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(14),
      O => int_threshold20(14)
    );
\int_threshold2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(15),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(15),
      O => int_threshold20(15)
    );
\int_threshold2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(16),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(16),
      O => int_threshold20(16)
    );
\int_threshold2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(17),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(17),
      O => int_threshold20(17)
    );
\int_threshold2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(18),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(18),
      O => int_threshold20(18)
    );
\int_threshold2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(19),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(19),
      O => int_threshold20(19)
    );
\int_threshold2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(1),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(1),
      O => int_threshold20(1)
    );
\int_threshold2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(20),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(20),
      O => int_threshold20(20)
    );
\int_threshold2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(21),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(21),
      O => int_threshold20(21)
    );
\int_threshold2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(22),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(22),
      O => int_threshold20(22)
    );
\int_threshold2[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(23),
      I1 => s_axi_CONTROL_BUS_WSTRB(2),
      I2 => threshold2(23),
      O => int_threshold20(23)
    );
\int_threshold2[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(24),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(24),
      O => int_threshold20(24)
    );
\int_threshold2[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(25),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(25),
      O => int_threshold20(25)
    );
\int_threshold2[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(26),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(26),
      O => int_threshold20(26)
    );
\int_threshold2[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(27),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(27),
      O => int_threshold20(27)
    );
\int_threshold2[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(28),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(28),
      O => int_threshold20(28)
    );
\int_threshold2[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(29),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(29),
      O => int_threshold20(29)
    );
\int_threshold2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(2),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(2),
      O => int_threshold20(2)
    );
\int_threshold2[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(30),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(30),
      O => int_threshold20(30)
    );
\int_threshold2[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_threshold1[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_threshold2[31]_i_1_n_0\
    );
\int_threshold2[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(31),
      I1 => s_axi_CONTROL_BUS_WSTRB(3),
      I2 => threshold2(31),
      O => int_threshold20(31)
    );
\int_threshold2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(3),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(3),
      O => int_threshold20(3)
    );
\int_threshold2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(4),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(4),
      O => int_threshold20(4)
    );
\int_threshold2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(5),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(5),
      O => int_threshold20(5)
    );
\int_threshold2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(6),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(6),
      O => int_threshold20(6)
    );
\int_threshold2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(7),
      I1 => s_axi_CONTROL_BUS_WSTRB(0),
      I2 => \^int_threshold2_reg[15]_0\(7),
      O => int_threshold20(7)
    );
\int_threshold2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(8),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(8),
      O => int_threshold20(8)
    );
\int_threshold2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_WDATA(9),
      I1 => s_axi_CONTROL_BUS_WSTRB(1),
      I2 => \^int_threshold2_reg[15]_0\(9),
      O => int_threshold20(9)
    );
\int_threshold2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(0),
      Q => \^int_threshold2_reg[15]_0\(0),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(10),
      Q => \^int_threshold2_reg[15]_0\(10),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(11),
      Q => \^int_threshold2_reg[15]_0\(11),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(12),
      Q => \^int_threshold2_reg[15]_0\(12),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(13),
      Q => \^int_threshold2_reg[15]_0\(13),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(14),
      Q => \^int_threshold2_reg[15]_0\(14),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(15),
      Q => \^int_threshold2_reg[15]_0\(15),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(16),
      Q => threshold2(16),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(17),
      Q => threshold2(17),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(18),
      Q => threshold2(18),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(19),
      Q => threshold2(19),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(1),
      Q => \^int_threshold2_reg[15]_0\(1),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(20),
      Q => threshold2(20),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(21),
      Q => threshold2(21),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(22),
      Q => threshold2(22),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(23),
      Q => threshold2(23),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(24),
      Q => threshold2(24),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(25),
      Q => threshold2(25),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(26),
      Q => threshold2(26),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(27),
      Q => threshold2(27),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(28),
      Q => threshold2(28),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(29),
      Q => threshold2(29),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(2),
      Q => \^int_threshold2_reg[15]_0\(2),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(30),
      Q => threshold2(30),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(31),
      Q => threshold2(31),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(3),
      Q => \^int_threshold2_reg[15]_0\(3),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(4),
      Q => \^int_threshold2_reg[15]_0\(4),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(5),
      Q => \^int_threshold2_reg[15]_0\(5),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(6),
      Q => \^int_threshold2_reg[15]_0\(6),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(7),
      Q => \^int_threshold2_reg[15]_0\(7),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(8),
      Q => \^int_threshold2_reg[15]_0\(8),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\int_threshold2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_threshold2[31]_i_1_n_0\,
      D => int_threshold20(9),
      Q => \^int_threshold2_reg[15]_0\(9),
      R => ap_rst_n_AXI_LITE_clk_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_0_[0]\,
      O => interrupt
    );
isr_mask_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => ap_start_mask_i_3_n_0,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => s_axi_CONTROL_BUS_WSTRB(0),
      O => isr_toggle
    );
isr_mask_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => isr_toggle,
      Q => isr_mask,
      R => ap_rst_n_AXI_LITE_clk_inv
    );
\mOutPtr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^duplicate_u0_ap_start\,
      I1 => \mOutPtr_reg[3]\(0),
      I2 => col_packets_cast_loc_empty_n,
      I3 => \mOutPtr_reg[3]_0\,
      O => mOutPtr110_out
    );
\or_cond6_reg_924[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(31),
      O => \or_cond6_reg_924[0]_i_13_n_0\
    );
\or_cond6_reg_924[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(30),
      O => \nonmax_suppression_U0/p_0_in__1\(30)
    );
\or_cond6_reg_924[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(29),
      O => \or_cond6_reg_924[0]_i_15_n_0\
    );
\or_cond6_reg_924[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(28),
      O => \nonmax_suppression_U0/p_0_in__1\(28)
    );
\or_cond6_reg_924[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(27),
      O => \or_cond6_reg_924[0]_i_23_n_0\
    );
\or_cond6_reg_924[0]_i_24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(26),
      O => \nonmax_suppression_U0/p_0_in__1\(26)
    );
\or_cond6_reg_924[0]_i_25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(25),
      O => \or_cond6_reg_924[0]_i_25_n_0\
    );
\or_cond6_reg_924[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(24),
      O => \nonmax_suppression_U0/p_0_in__1\(24)
    );
\or_cond6_reg_924[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(23),
      O => \or_cond6_reg_924[0]_i_33_n_0\
    );
\or_cond6_reg_924[0]_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(22),
      O => \nonmax_suppression_U0/p_0_in__1\(22)
    );
\or_cond6_reg_924[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(21),
      O => \or_cond6_reg_924[0]_i_35_n_0\
    );
\or_cond6_reg_924[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(20),
      O => \nonmax_suppression_U0/p_0_in__1\(20)
    );
\or_cond6_reg_924[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(19),
      O => \or_cond6_reg_924[0]_i_43_n_0\
    );
\or_cond6_reg_924[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(18),
      O => \nonmax_suppression_U0/p_0_in__1\(18)
    );
\or_cond6_reg_924[0]_i_45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(17),
      O => \or_cond6_reg_924[0]_i_45_n_0\
    );
\or_cond6_reg_924[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(16),
      O => \nonmax_suppression_U0/p_0_in__1\(16)
    );
\or_cond6_reg_924[0]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(15),
      O => \or_cond6_reg_924[0]_i_53_n_0\
    );
\or_cond6_reg_924[0]_i_54\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(14),
      O => \or_cond6_reg_924[0]_i_54_n_0\
    );
\or_cond6_reg_924[0]_i_55\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(13),
      O => \or_cond6_reg_924[0]_i_55_n_0\
    );
\or_cond6_reg_924[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(12),
      O => \nonmax_suppression_U0/p_0_in__1\(12)
    );
\or_cond6_reg_924[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(11),
      O => \or_cond6_reg_924[0]_i_63_n_0\
    );
\or_cond6_reg_924[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(10),
      O => \nonmax_suppression_U0/p_0_in__1\(10)
    );
\or_cond6_reg_924[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(9),
      O => \or_cond6_reg_924[0]_i_65_n_0\
    );
\or_cond6_reg_924[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(8),
      O => \nonmax_suppression_U0/p_0_in__1\(8)
    );
\or_cond6_reg_924[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(7),
      O => \or_cond6_reg_924[0]_i_73_n_0\
    );
\or_cond6_reg_924[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(6),
      O => \nonmax_suppression_U0/p_0_in__1\(6)
    );
\or_cond6_reg_924[0]_i_75\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(5),
      O => \or_cond6_reg_924[0]_i_75_n_0\
    );
\or_cond6_reg_924[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(4),
      O => \nonmax_suppression_U0/p_0_in__1\(4)
    );
\or_cond6_reg_924[0]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(3),
      O => \or_cond6_reg_924[0]_i_81_n_0\
    );
\or_cond6_reg_924[0]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(2),
      O => \nonmax_suppression_U0/p_0_in__1\(2)
    );
\or_cond6_reg_924[0]_i_83\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(1),
      O => \or_cond6_reg_924[0]_i_83_n_0\
    );
\or_cond6_reg_924_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_27_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_17_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_17_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_17_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(24 downto 21),
      O(3 downto 0) => r_V_4_fu_291_p2(23 downto 20),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(24),
      S(2) => \or_cond6_reg_924[0]_i_33_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(22),
      S(0) => \or_cond6_reg_924[0]_i_35_n_0\
    );
\or_cond6_reg_924_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_37_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_27_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_27_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_27_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(20 downto 17),
      O(3 downto 0) => r_V_4_fu_291_p2(19 downto 16),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(20),
      S(2) => \or_cond6_reg_924[0]_i_43_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(18),
      S(0) => \or_cond6_reg_924[0]_i_45_n_0\
    );
\or_cond6_reg_924_reg[0]_i_37\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_47_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_37_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_37_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_37_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_37_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(16 downto 13),
      O(3 downto 0) => r_V_4_fu_291_p2(15 downto 12),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(16),
      S(2) => \or_cond6_reg_924[0]_i_53_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_54_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_55_n_0\
    );
\or_cond6_reg_924_reg[0]_i_47\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_57_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_47_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_47_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_47_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_47_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(12 downto 9),
      O(3 downto 0) => r_V_4_fu_291_p2(11 downto 8),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(12),
      S(2) => \or_cond6_reg_924[0]_i_63_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(10),
      S(0) => \or_cond6_reg_924[0]_i_65_n_0\
    );
\or_cond6_reg_924_reg[0]_i_57\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_67_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_57_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_57_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_57_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_57_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(8 downto 5),
      O(3 downto 0) => r_V_4_fu_291_p2(7 downto 4),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(8),
      S(2) => \or_cond6_reg_924[0]_i_73_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(6),
      S(0) => \or_cond6_reg_924[0]_i_75_n_0\
    );
\or_cond6_reg_924_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_8_n_0\,
      CO(3) => \int_cols_V_reg[31]_2\(0),
      CO(2) => \NLW_or_cond6_reg_924_reg[0]_i_6_CO_UNCONNECTED\(2),
      CO(1) => \or_cond6_reg_924_reg[0]_i_6_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^cols_v\(31 downto 29),
      O(3) => \NLW_or_cond6_reg_924_reg[0]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => r_V_4_fu_291_p2(30 downto 28),
      S(3) => '1',
      S(2) => \or_cond6_reg_924[0]_i_13_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(30),
      S(0) => \or_cond6_reg_924[0]_i_15_n_0\
    );
\or_cond6_reg_924_reg[0]_i_67\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond6_reg_924_reg[0]_i_67_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_67_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_67_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_67_n_3\,
      CYINIT => \^cols_v\(0),
      DI(3 downto 0) => \^cols_v\(4 downto 1),
      O(3 downto 0) => r_V_4_fu_291_p2(3 downto 0),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(4),
      S(2) => \or_cond6_reg_924[0]_i_81_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(2),
      S(0) => \or_cond6_reg_924[0]_i_83_n_0\
    );
\or_cond6_reg_924_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_17_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_8_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_8_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_8_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(28 downto 25),
      O(3 downto 0) => r_V_4_fu_291_p2(27 downto 24),
      S(3) => \nonmax_suppression_U0/p_0_in__1\(28),
      S(2) => \or_cond6_reg_924[0]_i_23_n_0\,
      S(1) => \nonmax_suppression_U0/p_0_in__1\(26),
      S(0) => \or_cond6_reg_924[0]_i_25_n_0\
    );
\or_cond_reg_862[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(27),
      O => \int_cols_V_reg[31]_0\(14)
    );
\or_cond_reg_862[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(25),
      O => \int_cols_V_reg[31]_0\(13)
    );
\or_cond_reg_862[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(23),
      O => \int_cols_V_reg[31]_0\(12)
    );
\or_cond_reg_862[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(21),
      O => \int_cols_V_reg[31]_0\(11)
    );
\or_cond_reg_862[0]_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(19),
      O => \int_cols_V_reg[31]_0\(10)
    );
\or_cond_reg_862[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(17),
      O => \int_cols_V_reg[31]_0\(9)
    );
\or_cond_reg_862[0]_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(15),
      O => \int_cols_V_reg[31]_0\(8)
    );
\or_cond_reg_862[0]_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(14),
      O => \int_cols_V_reg[31]_0\(7)
    );
\or_cond_reg_862[0]_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(13),
      O => \int_cols_V_reg[31]_0\(6)
    );
\or_cond_reg_862[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(11),
      O => \int_cols_V_reg[31]_0\(5)
    );
\or_cond_reg_862[0]_i_44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(9),
      O => \int_cols_V_reg[31]_0\(4)
    );
\or_cond_reg_862[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(31),
      O => \int_cols_V_reg[31]_0\(16)
    );
\or_cond_reg_862[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(7),
      O => \int_cols_V_reg[31]_0\(3)
    );
\or_cond_reg_862[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(5),
      O => \int_cols_V_reg[31]_0\(2)
    );
\or_cond_reg_862[0]_i_56\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(3),
      O => \int_cols_V_reg[31]_0\(1)
    );
\or_cond_reg_862[0]_i_57\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(1),
      O => \int_cols_V_reg[31]_0\(0)
    );
\or_cond_reg_862[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(29),
      O => \int_cols_V_reg[31]_0\(15)
    );
\p_assign_2_fu_897_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(6),
      I1 => tmp_67_fu_893_p2_carry_6,
      O => \int_cols_V_reg[6]_0\(3)
    );
\p_assign_2_fu_897_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(6),
      I1 => tmp_67_fu_893_p2_carry_14,
      O => \int_cols_V_reg[6]_1\(3)
    );
\p_assign_2_fu_897_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => tmp_67_fu_893_p2_carry_5,
      O => \int_cols_V_reg[6]_0\(2)
    );
\p_assign_2_fu_897_p2_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => tmp_67_fu_893_p2_carry_13,
      O => \int_cols_V_reg[6]_1\(2)
    );
\p_assign_2_fu_897_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(4),
      I1 => tmp_67_fu_893_p2_carry_4,
      O => \int_cols_V_reg[6]_0\(1)
    );
\p_assign_2_fu_897_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(4),
      I1 => tmp_67_fu_893_p2_carry_12,
      O => \int_cols_V_reg[6]_1\(1)
    );
\p_assign_2_fu_897_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => tmp_67_fu_893_p2_carry_3,
      O => \int_cols_V_reg[6]_0\(0)
    );
\p_assign_2_fu_897_p2_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => tmp_67_fu_893_p2_carry_11,
      O => \int_cols_V_reg[6]_1\(0)
    );
\p_assign_2_fu_897_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => \tmp_67_fu_893_p2_carry__0\,
      O => \int_cols_V_reg[7]_1\(0)
    );
\p_assign_2_fu_897_p2_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => \tmp_67_fu_893_p2_carry__0_2\,
      O => \int_cols_V_reg[7]_4\(0)
    );
p_assign_2_fu_897_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(2),
      I1 => tmp_67_fu_893_p2_carry_2,
      O => \int_cols_V_reg[2]_0\(2)
    );
\p_assign_2_fu_897_p2_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(2),
      I1 => tmp_67_fu_893_p2_carry_10,
      O => \int_cols_V_reg[2]_1\(2)
    );
p_assign_2_fu_897_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => tmp_67_fu_893_p2_carry_1,
      O => \int_cols_V_reg[2]_0\(1)
    );
\p_assign_2_fu_897_p2_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => tmp_67_fu_893_p2_carry_9,
      O => \int_cols_V_reg[2]_1\(1)
    );
p_assign_2_fu_897_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => tmp_67_fu_893_p2_carry_1,
      O => \int_cols_V_reg[2]_0\(0)
    );
\p_assign_2_fu_897_p2_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => tmp_67_fu_893_p2_carry_9,
      O => \int_cols_V_reg[2]_1\(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8888888B888"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => \^duplicate_u0_ap_start\,
      I4 => s_axi_CONTROL_BUS_ARADDR(3),
      I5 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(4),
      I1 => s_axi_CONTROL_BUS_ARADDR(5),
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => threshold1(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => int_gie,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols_v\(0),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \^int_threshold2_reg[15]_0\(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(10),
      I1 => \^int_threshold2_reg[15]_0\(10),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(10),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(10),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(11),
      I1 => \^int_threshold2_reg[15]_0\(11),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(11),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(11),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(12),
      I1 => \^int_threshold2_reg[15]_0\(12),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(12),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(12),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(13),
      I1 => \^int_threshold2_reg[15]_0\(13),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(13),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(13),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(14),
      I1 => \^int_threshold2_reg[15]_0\(14),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(14),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(14),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(15),
      I1 => \^int_threshold2_reg[15]_0\(15),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(15),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(15),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(16),
      I1 => threshold2(16),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(16),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(16),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(17),
      I1 => threshold2(17),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(17),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(17),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(18),
      I1 => threshold2(18),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(18),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(18),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(19),
      I1 => threshold2(19),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(19),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(19),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARADDR(5),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => data0(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(3),
      I4 => p_0_in,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BBB8888888B888"
    )
        port map (
      I0 => \rdata[1]_i_4_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(3),
      I2 => \^rows_v\(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(5),
      I5 => threshold1(1),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => s_axi_CONTROL_BUS_ARADDR(4),
      I2 => \^int_threshold2_reg[15]_0\(1),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => p_1_in,
      O => \rdata[1]_i_4_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(20),
      I1 => threshold2(20),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(20),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(20),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(21),
      I1 => threshold2(21),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(21),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(21),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(22),
      I1 => threshold2(22),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(22),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(22),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(23),
      I1 => threshold2(23),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(23),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(23),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(24),
      I1 => threshold2(24),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(24),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(24),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(25),
      I1 => threshold2(25),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(25),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(25),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(26),
      I1 => threshold2(26),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(26),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(26),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(27),
      I1 => threshold2(27),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(27),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(27),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(28),
      I1 => threshold2(28),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(28),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(28),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(29),
      I1 => threshold2(29),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(29),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(29),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008888038800"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => data0(2),
      I5 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[2]_i_1_n_0\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(2),
      I1 => \^int_threshold2_reg[15]_0\(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(2),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(30),
      I1 => threshold2(30),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(30),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(30),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAA22A"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(5),
      I3 => s_axi_CONTROL_BUS_ARADDR(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(0),
      I5 => s_axi_CONTROL_BUS_ARADDR(1),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(31),
      I1 => threshold2(31),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(31),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(31),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008888038800"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => data0(3),
      I5 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[3]_i_1_n_0\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => \^int_threshold2_reg[15]_0\(3),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(3),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(4),
      I1 => \^int_threshold2_reg[15]_0\(4),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(4),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(4),
      O => \rdata[4]_i_1_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => \^int_threshold2_reg[15]_0\(5),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(5),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(5),
      O => \rdata[5]_i_1_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(6),
      I1 => \^int_threshold2_reg[15]_0\(6),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(6),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(6),
      O => \rdata[6]_i_1_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CONTROL_BUS_ARVALID,
      I2 => s_axi_CONTROL_BUS_ARADDR(0),
      I3 => s_axi_CONTROL_BUS_ARADDR(1),
      O => \rdata[7]_i_1_n_0\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088008888038800"
    )
        port map (
      I0 => \rdata[7]_i_3_n_0\,
      I1 => s_axi_CONTROL_BUS_ARADDR(2),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => s_axi_CONTROL_BUS_ARADDR(5),
      I4 => data0(7),
      I5 => s_axi_CONTROL_BUS_ARADDR(4),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => \^int_threshold2_reg[15]_0\(7),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(7),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(8),
      I1 => \^int_threshold2_reg[15]_0\(8),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(8),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(8),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => \^int_threshold2_reg[15]_0\(9),
      I2 => s_axi_CONTROL_BUS_ARADDR(3),
      I3 => \^rows_v\(9),
      I4 => s_axi_CONTROL_BUS_ARADDR(4),
      I5 => threshold1(9),
      O => \rdata[9]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(0),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata_reg[1]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(1),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_0\,
      I1 => \rdata[1]_i_3_n_0\,
      O => \rdata_reg[1]_i_1_n_0\,
      S => s_axi_CONTROL_BUS_ARADDR(2)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(2),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(3),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(4),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(5),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(6),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[7]_i_2_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(7),
      R => \rdata[7]_i_1_n_0\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_CONTROL_BUS_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\row_assign_10_1_t_reg_1543[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \row_assign_10_1_t_reg_1543_reg[1]\(0),
      O => \int_rows_V_reg[0]_1\(0)
    );
\row_assign_10_1_t_reg_1543[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \row_assign_10_1_t_reg_1543_reg[1]_0\(0),
      O => \int_rows_V_reg[0]_3\(0)
    );
\row_assign_10_1_t_reg_1543[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \row_assign_10_1_t_reg_1543_reg[1]\(0),
      I2 => \row_assign_10_1_t_reg_1543_reg[1]\(1),
      I3 => \^rows_v\(1),
      O => \int_rows_V_reg[0]_1\(1)
    );
\row_assign_10_1_t_reg_1543[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \row_assign_10_1_t_reg_1543_reg[1]_0\(0),
      I2 => \row_assign_10_1_t_reg_1543_reg[1]_0\(1),
      I3 => \^rows_v\(1),
      O => \int_rows_V_reg[0]_3\(1)
    );
\row_assign_10_2_t_reg_1548[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => tmp_80_reg_1528(0),
      O => \int_rows_V_reg[0]_7\
    );
\row_assign_10_2_t_reg_1548[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => tmp_80_reg_1528_6(0),
      O => \int_rows_V_reg[0]_9\
    );
\row_assign_10_2_t_reg_1548[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => tmp_80_reg_1528(0),
      I2 => tmp_80_reg_1528(1),
      I3 => \^rows_v\(1),
      O => row_assign_10_2_t_fu_796_p2(0)
    );
\row_assign_10_2_t_reg_1548[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => tmp_80_reg_1528_6(0),
      I2 => tmp_80_reg_1528_6(1),
      I3 => \^rows_v\(1),
      O => row_assign_10_2_t_fu_796_p2_0(0)
    );
\slt4_reg_944[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \slt4_reg_944[0]_i_10_n_0\
    );
\slt4_reg_944[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \slt4_reg_944[0]_i_11_n_0\
    );
\slt4_reg_944[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \slt4_reg_944[0]_i_3_n_0\
    );
\slt4_reg_944[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \slt4_reg_944[0]_i_4_n_0\
    );
\slt4_reg_944[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \slt4_reg_944[0]_i_5_n_0\
    );
\slt4_reg_944[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \slt4_reg_944[0]_i_6_n_0\
    );
\slt4_reg_944[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \slt4_reg_944[0]_i_8_n_0\
    );
\slt4_reg_944[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \slt4_reg_944[0]_i_9_n_0\
    );
\slt4_reg_944_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt4_reg_944_reg[0]_i_2_n_0\,
      CO(3) => \int_threshold2_reg[31]_0\(0),
      CO(2) => \slt4_reg_944_reg[0]_i_1_n_1\,
      CO(1) => \slt4_reg_944_reg[0]_i_1_n_2\,
      CO(0) => \slt4_reg_944_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_slt4_reg_944_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt4_reg_944[0]_i_3_n_0\,
      S(2) => \slt4_reg_944[0]_i_4_n_0\,
      S(1) => \slt4_reg_944[0]_i_5_n_0\,
      S(0) => \slt4_reg_944[0]_i_6_n_0\
    );
\slt4_reg_944_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt4_reg_944_reg[0]\(0),
      CO(3) => \slt4_reg_944_reg[0]_i_2_n_0\,
      CO(2) => \slt4_reg_944_reg[0]_i_2_n_1\,
      CO(1) => \slt4_reg_944_reg[0]_i_2_n_2\,
      CO(0) => \slt4_reg_944_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_slt4_reg_944_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt4_reg_944[0]_i_8_n_0\,
      S(2) => \slt4_reg_944[0]_i_9_n_0\,
      S(1) => \slt4_reg_944[0]_i_10_n_0\,
      S(0) => \slt4_reg_944[0]_i_11_n_0\
    );
\slt5_reg_949[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \slt5_reg_949[0]_i_10_n_0\
    );
\slt5_reg_949[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \slt5_reg_949[0]_i_11_n_0\
    );
\slt5_reg_949[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(14),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(15),
      I3 => \^int_threshold2_reg[15]_0\(14),
      O => \slt5_reg_949[0]_i_13_n_0\
    );
\slt5_reg_949[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(12),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(13),
      I3 => \^int_threshold2_reg[15]_0\(12),
      O => \slt5_reg_949[0]_i_14_n_0\
    );
\slt5_reg_949[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(10),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(11),
      I3 => \^int_threshold2_reg[15]_0\(10),
      O => \slt5_reg_949[0]_i_15_n_0\
    );
\slt5_reg_949[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(8),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(9),
      I3 => \^int_threshold2_reg[15]_0\(8),
      O => \slt5_reg_949[0]_i_16_n_0\
    );
\slt5_reg_949[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(6),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(7),
      I3 => \^int_threshold2_reg[15]_0\(6),
      O => \slt5_reg_949[0]_i_21_n_0\
    );
\slt5_reg_949[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(4),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(5),
      I3 => \^int_threshold2_reg[15]_0\(4),
      O => \slt5_reg_949[0]_i_22_n_0\
    );
\slt5_reg_949[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(2),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(3),
      I3 => \^int_threshold2_reg[15]_0\(2),
      O => \slt5_reg_949[0]_i_23_n_0\
    );
\slt5_reg_949[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \slt5_reg_949_reg[0]_i_7_0\(0),
      I2 => \slt5_reg_949_reg[0]_i_7_0\(1),
      I3 => \^int_threshold2_reg[15]_0\(0),
      O => \slt5_reg_949[0]_i_24_n_0\
    );
\slt5_reg_949[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \slt5_reg_949[0]_i_3_n_0\
    );
\slt5_reg_949[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \slt5_reg_949[0]_i_4_n_0\
    );
\slt5_reg_949[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \slt5_reg_949[0]_i_5_n_0\
    );
\slt5_reg_949[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \slt5_reg_949[0]_i_6_n_0\
    );
\slt5_reg_949[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \slt5_reg_949[0]_i_8_n_0\
    );
\slt5_reg_949[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \slt5_reg_949[0]_i_9_n_0\
    );
\slt5_reg_949_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt5_reg_949_reg[0]_i_2_n_0\,
      CO(3) => \int_threshold2_reg[31]_4\(0),
      CO(2) => \slt5_reg_949_reg[0]_i_1_n_1\,
      CO(1) => \slt5_reg_949_reg[0]_i_1_n_2\,
      CO(0) => \slt5_reg_949_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_slt5_reg_949_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt5_reg_949[0]_i_3_n_0\,
      S(2) => \slt5_reg_949[0]_i_4_n_0\,
      S(1) => \slt5_reg_949[0]_i_5_n_0\,
      S(0) => \slt5_reg_949[0]_i_6_n_0\
    );
\slt5_reg_949_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt5_reg_949_reg[0]_i_12_n_0\,
      CO(2) => \slt5_reg_949_reg[0]_i_12_n_1\,
      CO(1) => \slt5_reg_949_reg[0]_i_12_n_2\,
      CO(0) => \slt5_reg_949_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \slt5_reg_949[0]_i_21_n_0\,
      DI(2) => \slt5_reg_949[0]_i_22_n_0\,
      DI(1) => \slt5_reg_949[0]_i_23_n_0\,
      DI(0) => \slt5_reg_949[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_slt5_reg_949_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \slt5_reg_949_reg[0]_i_7_1\(3 downto 0)
    );
\slt5_reg_949_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt5_reg_949_reg[0]_i_7_n_0\,
      CO(3) => \slt5_reg_949_reg[0]_i_2_n_0\,
      CO(2) => \slt5_reg_949_reg[0]_i_2_n_1\,
      CO(1) => \slt5_reg_949_reg[0]_i_2_n_2\,
      CO(0) => \slt5_reg_949_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_slt5_reg_949_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt5_reg_949[0]_i_8_n_0\,
      S(2) => \slt5_reg_949[0]_i_9_n_0\,
      S(1) => \slt5_reg_949[0]_i_10_n_0\,
      S(0) => \slt5_reg_949[0]_i_11_n_0\
    );
\slt5_reg_949_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt5_reg_949_reg[0]_i_12_n_0\,
      CO(3) => \slt5_reg_949_reg[0]_i_7_n_0\,
      CO(2) => \slt5_reg_949_reg[0]_i_7_n_1\,
      CO(1) => \slt5_reg_949_reg[0]_i_7_n_2\,
      CO(0) => \slt5_reg_949_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \slt5_reg_949[0]_i_13_n_0\,
      DI(2) => \slt5_reg_949[0]_i_14_n_0\,
      DI(1) => \slt5_reg_949[0]_i_15_n_0\,
      DI(0) => \slt5_reg_949[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_slt5_reg_949_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \slt5_reg_949_reg[0]_i_2_0\(3 downto 0)
    );
\slt6_reg_954[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \slt6_reg_954[0]_i_10_n_0\
    );
\slt6_reg_954[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \slt6_reg_954[0]_i_11_n_0\
    );
\slt6_reg_954[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \slt6_reg_954[0]_i_3_n_0\
    );
\slt6_reg_954[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \slt6_reg_954[0]_i_4_n_0\
    );
\slt6_reg_954[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \slt6_reg_954[0]_i_5_n_0\
    );
\slt6_reg_954[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \slt6_reg_954[0]_i_6_n_0\
    );
\slt6_reg_954[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \slt6_reg_954[0]_i_8_n_0\
    );
\slt6_reg_954[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \slt6_reg_954[0]_i_9_n_0\
    );
\slt6_reg_954_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt6_reg_954_reg[0]_i_2_n_0\,
      CO(3) => \int_threshold2_reg[31]_1\(0),
      CO(2) => \slt6_reg_954_reg[0]_i_1_n_1\,
      CO(1) => \slt6_reg_954_reg[0]_i_1_n_2\,
      CO(0) => \slt6_reg_954_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_slt6_reg_954_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt6_reg_954[0]_i_3_n_0\,
      S(2) => \slt6_reg_954[0]_i_4_n_0\,
      S(1) => \slt6_reg_954[0]_i_5_n_0\,
      S(0) => \slt6_reg_954[0]_i_6_n_0\
    );
\slt6_reg_954_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt6_reg_954_reg[0]\(0),
      CO(3) => \slt6_reg_954_reg[0]_i_2_n_0\,
      CO(2) => \slt6_reg_954_reg[0]_i_2_n_1\,
      CO(1) => \slt6_reg_954_reg[0]_i_2_n_2\,
      CO(0) => \slt6_reg_954_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_slt6_reg_954_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt6_reg_954[0]_i_8_n_0\,
      S(2) => \slt6_reg_954[0]_i_9_n_0\,
      S(1) => \slt6_reg_954[0]_i_10_n_0\,
      S(0) => \slt6_reg_954[0]_i_11_n_0\
    );
\slt7_reg_959[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \slt7_reg_959[0]_i_10_n_0\
    );
\slt7_reg_959[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \slt7_reg_959[0]_i_11_n_0\
    );
\slt7_reg_959[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(14),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(15),
      I3 => \^int_threshold2_reg[15]_0\(14),
      O => \slt7_reg_959[0]_i_13_n_0\
    );
\slt7_reg_959[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(12),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(13),
      I3 => \^int_threshold2_reg[15]_0\(12),
      O => \slt7_reg_959[0]_i_14_n_0\
    );
\slt7_reg_959[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(10),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(11),
      I3 => \^int_threshold2_reg[15]_0\(10),
      O => \slt7_reg_959[0]_i_15_n_0\
    );
\slt7_reg_959[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(8),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(9),
      I3 => \^int_threshold2_reg[15]_0\(8),
      O => \slt7_reg_959[0]_i_16_n_0\
    );
\slt7_reg_959[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \^int_threshold2_reg[15]_0\(14),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(15),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(14),
      O => \slt7_reg_959[0]_i_17_n_0\
    );
\slt7_reg_959[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \^int_threshold2_reg[15]_0\(12),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(13),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(12),
      O => \slt7_reg_959[0]_i_18_n_0\
    );
\slt7_reg_959[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \^int_threshold2_reg[15]_0\(10),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(11),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(10),
      O => \slt7_reg_959[0]_i_19_n_0\
    );
\slt7_reg_959[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \^int_threshold2_reg[15]_0\(8),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(9),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(8),
      O => \slt7_reg_959[0]_i_20_n_0\
    );
\slt7_reg_959[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(6),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(7),
      I3 => \^int_threshold2_reg[15]_0\(6),
      O => \slt7_reg_959[0]_i_21_n_0\
    );
\slt7_reg_959[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(4),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(5),
      I3 => \^int_threshold2_reg[15]_0\(4),
      O => \slt7_reg_959[0]_i_22_n_0\
    );
\slt7_reg_959[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(2),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(3),
      I3 => \^int_threshold2_reg[15]_0\(2),
      O => \slt7_reg_959[0]_i_23_n_0\
    );
\slt7_reg_959[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \slt7_reg_959_reg[0]_i_7_0\(0),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(1),
      I3 => \^int_threshold2_reg[15]_0\(0),
      O => \slt7_reg_959[0]_i_24_n_0\
    );
\slt7_reg_959[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \^int_threshold2_reg[15]_0\(6),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(7),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(6),
      O => \slt7_reg_959[0]_i_25_n_0\
    );
\slt7_reg_959[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \^int_threshold2_reg[15]_0\(4),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(5),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(4),
      O => \slt7_reg_959[0]_i_26_n_0\
    );
\slt7_reg_959[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \^int_threshold2_reg[15]_0\(2),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(3),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(2),
      O => \slt7_reg_959[0]_i_27_n_0\
    );
\slt7_reg_959[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \^int_threshold2_reg[15]_0\(0),
      I2 => \slt7_reg_959_reg[0]_i_7_0\(1),
      I3 => \slt7_reg_959_reg[0]_i_7_0\(0),
      O => \slt7_reg_959[0]_i_28_n_0\
    );
\slt7_reg_959[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \slt7_reg_959[0]_i_3_n_0\
    );
\slt7_reg_959[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \slt7_reg_959[0]_i_4_n_0\
    );
\slt7_reg_959[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \slt7_reg_959[0]_i_5_n_0\
    );
\slt7_reg_959[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \slt7_reg_959[0]_i_6_n_0\
    );
\slt7_reg_959[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \slt7_reg_959[0]_i_8_n_0\
    );
\slt7_reg_959[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \slt7_reg_959[0]_i_9_n_0\
    );
\slt7_reg_959_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt7_reg_959_reg[0]_i_2_n_0\,
      CO(3) => \int_threshold2_reg[31]_2\(0),
      CO(2) => \slt7_reg_959_reg[0]_i_1_n_1\,
      CO(1) => \slt7_reg_959_reg[0]_i_1_n_2\,
      CO(0) => \slt7_reg_959_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_slt7_reg_959_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt7_reg_959[0]_i_3_n_0\,
      S(2) => \slt7_reg_959[0]_i_4_n_0\,
      S(1) => \slt7_reg_959[0]_i_5_n_0\,
      S(0) => \slt7_reg_959[0]_i_6_n_0\
    );
\slt7_reg_959_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt7_reg_959_reg[0]_i_12_n_0\,
      CO(2) => \slt7_reg_959_reg[0]_i_12_n_1\,
      CO(1) => \slt7_reg_959_reg[0]_i_12_n_2\,
      CO(0) => \slt7_reg_959_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \slt7_reg_959[0]_i_21_n_0\,
      DI(2) => \slt7_reg_959[0]_i_22_n_0\,
      DI(1) => \slt7_reg_959[0]_i_23_n_0\,
      DI(0) => \slt7_reg_959[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_slt7_reg_959_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt7_reg_959[0]_i_25_n_0\,
      S(2) => \slt7_reg_959[0]_i_26_n_0\,
      S(1) => \slt7_reg_959[0]_i_27_n_0\,
      S(0) => \slt7_reg_959[0]_i_28_n_0\
    );
\slt7_reg_959_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt7_reg_959_reg[0]_i_7_n_0\,
      CO(3) => \slt7_reg_959_reg[0]_i_2_n_0\,
      CO(2) => \slt7_reg_959_reg[0]_i_2_n_1\,
      CO(1) => \slt7_reg_959_reg[0]_i_2_n_2\,
      CO(0) => \slt7_reg_959_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_slt7_reg_959_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt7_reg_959[0]_i_8_n_0\,
      S(2) => \slt7_reg_959[0]_i_9_n_0\,
      S(1) => \slt7_reg_959[0]_i_10_n_0\,
      S(0) => \slt7_reg_959[0]_i_11_n_0\
    );
\slt7_reg_959_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt7_reg_959_reg[0]_i_12_n_0\,
      CO(3) => \slt7_reg_959_reg[0]_i_7_n_0\,
      CO(2) => \slt7_reg_959_reg[0]_i_7_n_1\,
      CO(1) => \slt7_reg_959_reg[0]_i_7_n_2\,
      CO(0) => \slt7_reg_959_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \slt7_reg_959[0]_i_13_n_0\,
      DI(2) => \slt7_reg_959[0]_i_14_n_0\,
      DI(1) => \slt7_reg_959[0]_i_15_n_0\,
      DI(0) => \slt7_reg_959[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_slt7_reg_959_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt7_reg_959[0]_i_17_n_0\,
      S(2) => \slt7_reg_959[0]_i_18_n_0\,
      S(1) => \slt7_reg_959[0]_i_19_n_0\,
      S(0) => \slt7_reg_959[0]_i_20_n_0\
    );
\slt8_reg_964[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \slt8_reg_964[0]_i_10_n_0\
    );
\slt8_reg_964[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \slt8_reg_964[0]_i_11_n_0\
    );
\slt8_reg_964[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(14),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(15),
      I3 => \^int_threshold2_reg[15]_0\(14),
      O => \slt8_reg_964[0]_i_13_n_0\
    );
\slt8_reg_964[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(12),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(13),
      I3 => \^int_threshold2_reg[15]_0\(12),
      O => \slt8_reg_964[0]_i_14_n_0\
    );
\slt8_reg_964[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(10),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(11),
      I3 => \^int_threshold2_reg[15]_0\(10),
      O => \slt8_reg_964[0]_i_15_n_0\
    );
\slt8_reg_964[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(8),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(9),
      I3 => \^int_threshold2_reg[15]_0\(8),
      O => \slt8_reg_964[0]_i_16_n_0\
    );
\slt8_reg_964[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(6),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(7),
      I3 => \^int_threshold2_reg[15]_0\(6),
      O => \slt8_reg_964[0]_i_21_n_0\
    );
\slt8_reg_964[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(4),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(5),
      I3 => \^int_threshold2_reg[15]_0\(4),
      O => \slt8_reg_964[0]_i_22_n_0\
    );
\slt8_reg_964[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(2),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(3),
      I3 => \^int_threshold2_reg[15]_0\(2),
      O => \slt8_reg_964[0]_i_23_n_0\
    );
\slt8_reg_964[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \slt8_reg_964_reg[0]_i_7_0\(0),
      I2 => \slt8_reg_964_reg[0]_i_7_0\(1),
      I3 => \^int_threshold2_reg[15]_0\(0),
      O => \slt8_reg_964[0]_i_24_n_0\
    );
\slt8_reg_964[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \slt8_reg_964[0]_i_3_n_0\
    );
\slt8_reg_964[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \slt8_reg_964[0]_i_4_n_0\
    );
\slt8_reg_964[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \slt8_reg_964[0]_i_5_n_0\
    );
\slt8_reg_964[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \slt8_reg_964[0]_i_6_n_0\
    );
\slt8_reg_964[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \slt8_reg_964[0]_i_8_n_0\
    );
\slt8_reg_964[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \slt8_reg_964[0]_i_9_n_0\
    );
\slt8_reg_964_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt8_reg_964_reg[0]_i_2_n_0\,
      CO(3) => \int_threshold2_reg[31]_3\(0),
      CO(2) => \slt8_reg_964_reg[0]_i_1_n_1\,
      CO(1) => \slt8_reg_964_reg[0]_i_1_n_2\,
      CO(0) => \slt8_reg_964_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_slt8_reg_964_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt8_reg_964[0]_i_3_n_0\,
      S(2) => \slt8_reg_964[0]_i_4_n_0\,
      S(1) => \slt8_reg_964[0]_i_5_n_0\,
      S(0) => \slt8_reg_964[0]_i_6_n_0\
    );
\slt8_reg_964_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt8_reg_964_reg[0]_i_12_n_0\,
      CO(2) => \slt8_reg_964_reg[0]_i_12_n_1\,
      CO(1) => \slt8_reg_964_reg[0]_i_12_n_2\,
      CO(0) => \slt8_reg_964_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \slt8_reg_964[0]_i_21_n_0\,
      DI(2) => \slt8_reg_964[0]_i_22_n_0\,
      DI(1) => \slt8_reg_964[0]_i_23_n_0\,
      DI(0) => \slt8_reg_964[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_slt8_reg_964_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \slt8_reg_964_reg[0]_i_7_1\(3 downto 0)
    );
\slt8_reg_964_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt8_reg_964_reg[0]_i_7_n_0\,
      CO(3) => \slt8_reg_964_reg[0]_i_2_n_0\,
      CO(2) => \slt8_reg_964_reg[0]_i_2_n_1\,
      CO(1) => \slt8_reg_964_reg[0]_i_2_n_2\,
      CO(0) => \slt8_reg_964_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_slt8_reg_964_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt8_reg_964[0]_i_8_n_0\,
      S(2) => \slt8_reg_964[0]_i_9_n_0\,
      S(1) => \slt8_reg_964[0]_i_10_n_0\,
      S(0) => \slt8_reg_964[0]_i_11_n_0\
    );
\slt8_reg_964_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt8_reg_964_reg[0]_i_12_n_0\,
      CO(3) => \slt8_reg_964_reg[0]_i_7_n_0\,
      CO(2) => \slt8_reg_964_reg[0]_i_7_n_1\,
      CO(1) => \slt8_reg_964_reg[0]_i_7_n_2\,
      CO(0) => \slt8_reg_964_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \slt8_reg_964[0]_i_13_n_0\,
      DI(2) => \slt8_reg_964[0]_i_14_n_0\,
      DI(1) => \slt8_reg_964[0]_i_15_n_0\,
      DI(0) => \slt8_reg_964[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_slt8_reg_964_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \slt8_reg_964_reg[0]_i_2_0\(3 downto 0)
    );
\t_V_3_reg_176[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(23),
      I1 => t_V_3_reg_176_reg(23),
      I2 => \^cols_v\(22),
      I3 => t_V_3_reg_176_reg(22),
      I4 => t_V_3_reg_176_reg(21),
      I5 => \^cols_v\(21),
      O => \t_V_3_reg_176[0]_i_11_n_0\
    );
\t_V_3_reg_176[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(20),
      I1 => t_V_3_reg_176_reg(20),
      I2 => \^cols_v\(19),
      I3 => t_V_3_reg_176_reg(19),
      I4 => t_V_3_reg_176_reg(18),
      I5 => \^cols_v\(18),
      O => \t_V_3_reg_176[0]_i_12_n_0\
    );
\t_V_3_reg_176[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(17),
      I1 => t_V_3_reg_176_reg(17),
      I2 => \^cols_v\(16),
      I3 => t_V_3_reg_176_reg(16),
      I4 => t_V_3_reg_176_reg(15),
      I5 => \^cols_v\(15),
      O => \t_V_3_reg_176[0]_i_13_n_0\
    );
\t_V_3_reg_176[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(14),
      I1 => t_V_3_reg_176_reg(14),
      I2 => \^cols_v\(13),
      I3 => t_V_3_reg_176_reg(13),
      I4 => t_V_3_reg_176_reg(12),
      I5 => \^cols_v\(12),
      O => \t_V_3_reg_176[0]_i_14_n_0\
    );
\t_V_3_reg_176[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(11),
      I1 => t_V_3_reg_176_reg(11),
      I2 => \^cols_v\(10),
      I3 => t_V_3_reg_176_reg(10),
      I4 => t_V_3_reg_176_reg(9),
      I5 => \^cols_v\(9),
      O => \t_V_3_reg_176[0]_i_15_n_0\
    );
\t_V_3_reg_176[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(8),
      I1 => t_V_3_reg_176_reg(8),
      I2 => \^cols_v\(7),
      I3 => t_V_3_reg_176_reg(7),
      I4 => t_V_3_reg_176_reg(6),
      I5 => \^cols_v\(6),
      O => \t_V_3_reg_176[0]_i_16_n_0\
    );
\t_V_3_reg_176[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => t_V_3_reg_176_reg(5),
      I2 => \^cols_v\(4),
      I3 => t_V_3_reg_176_reg(4),
      I4 => t_V_3_reg_176_reg(3),
      I5 => \^cols_v\(3),
      O => \t_V_3_reg_176[0]_i_17_n_0\
    );
\t_V_3_reg_176[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(2),
      I1 => t_V_3_reg_176_reg(2),
      I2 => \^cols_v\(1),
      I3 => t_V_3_reg_176_reg(1),
      I4 => t_V_3_reg_176_reg(0),
      I5 => \^cols_v\(0),
      O => \t_V_3_reg_176[0]_i_18_n_0\
    );
\t_V_3_reg_176[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cols_v\(31),
      I1 => t_V_3_reg_176_reg(31),
      I2 => \^cols_v\(30),
      I3 => t_V_3_reg_176_reg(30),
      O => \t_V_3_reg_176[0]_i_7_n_0\
    );
\t_V_3_reg_176[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(29),
      I1 => t_V_3_reg_176_reg(29),
      I2 => \^cols_v\(28),
      I3 => t_V_3_reg_176_reg(28),
      I4 => t_V_3_reg_176_reg(27),
      I5 => \^cols_v\(27),
      O => \t_V_3_reg_176[0]_i_8_n_0\
    );
\t_V_3_reg_176[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^cols_v\(26),
      I1 => t_V_3_reg_176_reg(26),
      I2 => \^cols_v\(25),
      I3 => t_V_3_reg_176_reg(25),
      I4 => t_V_3_reg_176_reg(24),
      I5 => \^cols_v\(24),
      O => \t_V_3_reg_176[0]_i_9_n_0\
    );
\t_V_3_reg_176_reg[0]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_3_reg_176_reg[0]_i_10_n_0\,
      CO(2) => \t_V_3_reg_176_reg[0]_i_10_n_1\,
      CO(1) => \t_V_3_reg_176_reg[0]_i_10_n_2\,
      CO(0) => \t_V_3_reg_176_reg[0]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_3_reg_176_reg[0]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_3_reg_176[0]_i_15_n_0\,
      S(2) => \t_V_3_reg_176[0]_i_16_n_0\,
      S(1) => \t_V_3_reg_176[0]_i_17_n_0\,
      S(0) => \t_V_3_reg_176[0]_i_18_n_0\
    );
\t_V_3_reg_176_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[0]_i_6_n_0\,
      CO(3) => \NLW_t_V_3_reg_176_reg[0]_i_4_CO_UNCONNECTED\(3),
      CO(2) => \int_cols_V_reg[31]_1\(0),
      CO(1) => \t_V_3_reg_176_reg[0]_i_4_n_2\,
      CO(0) => \t_V_3_reg_176_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_3_reg_176_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \t_V_3_reg_176[0]_i_7_n_0\,
      S(1) => \t_V_3_reg_176[0]_i_8_n_0\,
      S(0) => \t_V_3_reg_176[0]_i_9_n_0\
    );
\t_V_3_reg_176_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[0]_i_10_n_0\,
      CO(3) => \t_V_3_reg_176_reg[0]_i_6_n_0\,
      CO(2) => \t_V_3_reg_176_reg[0]_i_6_n_1\,
      CO(1) => \t_V_3_reg_176_reg[0]_i_6_n_2\,
      CO(0) => \t_V_3_reg_176_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_t_V_3_reg_176_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_3_reg_176[0]_i_11_n_0\,
      S(2) => \t_V_3_reg_176[0]_i_12_n_0\,
      S(1) => \t_V_3_reg_176[0]_i_13_n_0\,
      S(0) => \t_V_3_reg_176[0]_i_14_n_0\
    );
\tmp27_reg_969[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \hysteresis_U0/slt2_fu_569_p2\,
      I1 => \hysteresis_U0/slt1_fu_558_p2\,
      I2 => \hysteresis_U0/slt3_fu_580_p2\,
      I3 => \hysteresis_U0/slt_fu_547_p2\,
      I4 => ap_reg_pp0_iter1_or_cond6_reg_924,
      I5 => \^int_threshold1_reg[30]_0\(0),
      O => tmp27_fu_634_p2
    );
\tmp27_reg_969[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \tmp27_reg_969[0]_i_10_n_0\
    );
\tmp27_reg_969[0]_i_107\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(6),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(7),
      I3 => \^int_threshold2_reg[15]_0\(6),
      O => \tmp27_reg_969[0]_i_107_n_0\
    );
\tmp27_reg_969[0]_i_108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(4),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(5),
      I3 => \^int_threshold2_reg[15]_0\(4),
      O => \tmp27_reg_969[0]_i_108_n_0\
    );
\tmp27_reg_969[0]_i_109\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(2),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(3),
      I3 => \^int_threshold2_reg[15]_0\(2),
      O => \tmp27_reg_969[0]_i_109_n_0\
    );
\tmp27_reg_969[0]_i_110\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(0),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(1),
      I3 => \^int_threshold2_reg[15]_0\(0),
      O => \tmp27_reg_969[0]_i_110_n_0\
    );
\tmp27_reg_969[0]_i_115\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(6),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(7),
      I3 => \^int_threshold2_reg[15]_0\(6),
      O => \tmp27_reg_969[0]_i_115_n_0\
    );
\tmp27_reg_969[0]_i_116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(4),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(5),
      I3 => \^int_threshold2_reg[15]_0\(4),
      O => \tmp27_reg_969[0]_i_116_n_0\
    );
\tmp27_reg_969[0]_i_117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(2),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(3),
      I3 => \^int_threshold2_reg[15]_0\(2),
      O => \tmp27_reg_969[0]_i_117_n_0\
    );
\tmp27_reg_969[0]_i_118\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(0),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(1),
      I3 => \^int_threshold2_reg[15]_0\(0),
      O => \tmp27_reg_969[0]_i_118_n_0\
    );
\tmp27_reg_969[0]_i_119\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \^int_threshold2_reg[15]_0\(6),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(7),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(6),
      O => \tmp27_reg_969[0]_i_119_n_0\
    );
\tmp27_reg_969[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \tmp27_reg_969[0]_i_12_n_0\
    );
\tmp27_reg_969[0]_i_120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \^int_threshold2_reg[15]_0\(4),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(5),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(4),
      O => \tmp27_reg_969[0]_i_120_n_0\
    );
\tmp27_reg_969[0]_i_121\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \^int_threshold2_reg[15]_0\(2),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(3),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(2),
      O => \tmp27_reg_969[0]_i_121_n_0\
    );
\tmp27_reg_969[0]_i_122\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \^int_threshold2_reg[15]_0\(0),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(1),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(0),
      O => \tmp27_reg_969[0]_i_122_n_0\
    );
\tmp27_reg_969[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \tmp27_reg_969[0]_i_13_n_0\
    );
\tmp27_reg_969[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \tmp27_reg_969[0]_i_14_n_0\
    );
\tmp27_reg_969[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \tmp27_reg_969[0]_i_15_n_0\
    );
\tmp27_reg_969[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \tmp27_reg_969[0]_i_17_n_0\
    );
\tmp27_reg_969[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \tmp27_reg_969[0]_i_18_n_0\
    );
\tmp27_reg_969[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \tmp27_reg_969[0]_i_19_n_0\
    );
\tmp27_reg_969[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \tmp27_reg_969[0]_i_20_n_0\
    );
\tmp27_reg_969[0]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \tmp27_reg_969[0]_i_22_n_0\
    );
\tmp27_reg_969[0]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \tmp27_reg_969[0]_i_23_n_0\
    );
\tmp27_reg_969[0]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \tmp27_reg_969[0]_i_24_n_0\
    );
\tmp27_reg_969[0]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(24),
      I1 => threshold2(25),
      O => \tmp27_reg_969[0]_i_25_n_0\
    );
\tmp27_reg_969[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \tmp27_reg_969[0]_i_27_n_0\
    );
\tmp27_reg_969[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \tmp27_reg_969[0]_i_28_n_0\
    );
\tmp27_reg_969[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \tmp27_reg_969[0]_i_29_n_0\
    );
\tmp27_reg_969[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \tmp27_reg_969[0]_i_30_n_0\
    );
\tmp27_reg_969[0]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \tmp27_reg_969[0]_i_32_n_0\
    );
\tmp27_reg_969[0]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \tmp27_reg_969[0]_i_33_n_0\
    );
\tmp27_reg_969[0]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \tmp27_reg_969[0]_i_34_n_0\
    );
\tmp27_reg_969[0]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \tmp27_reg_969[0]_i_35_n_0\
    );
\tmp27_reg_969[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \tmp27_reg_969[0]_i_37_n_0\
    );
\tmp27_reg_969[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \tmp27_reg_969[0]_i_38_n_0\
    );
\tmp27_reg_969[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \tmp27_reg_969[0]_i_39_n_0\
    );
\tmp27_reg_969[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \tmp27_reg_969[0]_i_40_n_0\
    );
\tmp27_reg_969[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(22),
      I1 => threshold2(23),
      O => \tmp27_reg_969[0]_i_42_n_0\
    );
\tmp27_reg_969[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(20),
      I1 => threshold2(21),
      O => \tmp27_reg_969[0]_i_43_n_0\
    );
\tmp27_reg_969[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(18),
      I1 => threshold2(19),
      O => \tmp27_reg_969[0]_i_44_n_0\
    );
\tmp27_reg_969[0]_i_45\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(16),
      I1 => threshold2(17),
      O => \tmp27_reg_969[0]_i_45_n_0\
    );
\tmp27_reg_969[0]_i_47\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(12),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(13),
      I3 => \^int_threshold2_reg[15]_0\(12),
      O => \tmp27_reg_969[0]_i_47_n_0\
    );
\tmp27_reg_969[0]_i_48\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(10),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(11),
      I3 => \^int_threshold2_reg[15]_0\(10),
      O => \tmp27_reg_969[0]_i_48_n_0\
    );
\tmp27_reg_969[0]_i_49\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(8),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(9),
      I3 => \^int_threshold2_reg[15]_0\(8),
      O => \tmp27_reg_969[0]_i_49_n_0\
    );
\tmp27_reg_969[0]_i_50\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(14),
      I1 => \^int_threshold2_reg[15]_0\(15),
      O => \tmp27_reg_969[0]_i_50_n_0\
    );
\tmp27_reg_969[0]_i_51\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \^int_threshold2_reg[15]_0\(12),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(13),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(12),
      O => \tmp27_reg_969[0]_i_51_n_0\
    );
\tmp27_reg_969[0]_i_52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \^int_threshold2_reg[15]_0\(10),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(11),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(10),
      O => \tmp27_reg_969[0]_i_52_n_0\
    );
\tmp27_reg_969[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \^int_threshold2_reg[15]_0\(8),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(9),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(8),
      O => \tmp27_reg_969[0]_i_53_n_0\
    );
\tmp27_reg_969[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \^int_threshold2_reg[15]_0\(14),
      O => \int_threshold2_reg[15]_1\(0)
    );
\tmp27_reg_969[0]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(12),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(13),
      I3 => \^int_threshold2_reg[15]_0\(12),
      O => \tmp27_reg_969[0]_i_63_n_0\
    );
\tmp27_reg_969[0]_i_64\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(10),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(11),
      I3 => \^int_threshold2_reg[15]_0\(10),
      O => \tmp27_reg_969[0]_i_64_n_0\
    );
\tmp27_reg_969[0]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \tmp27_reg_969_reg[0]_i_36_0\(8),
      I2 => \tmp27_reg_969_reg[0]_i_36_0\(9),
      I3 => \^int_threshold2_reg[15]_0\(8),
      O => \tmp27_reg_969[0]_i_65_n_0\
    );
\tmp27_reg_969[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(14),
      I1 => \^int_threshold2_reg[15]_0\(15),
      O => \tmp27_reg_969[0]_i_66_n_0\
    );
\tmp27_reg_969[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(30),
      I1 => threshold2(31),
      O => \tmp27_reg_969[0]_i_7_n_0\
    );
\tmp27_reg_969[0]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(14),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(15),
      I3 => \^int_threshold2_reg[15]_0\(14),
      O => \tmp27_reg_969[0]_i_71_n_0\
    );
\tmp27_reg_969[0]_i_72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(12),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(13),
      I3 => \^int_threshold2_reg[15]_0\(12),
      O => \tmp27_reg_969[0]_i_72_n_0\
    );
\tmp27_reg_969[0]_i_73\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(10),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(11),
      I3 => \^int_threshold2_reg[15]_0\(10),
      O => \tmp27_reg_969[0]_i_73_n_0\
    );
\tmp27_reg_969[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(8),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(9),
      I3 => \^int_threshold2_reg[15]_0\(8),
      O => \tmp27_reg_969[0]_i_74_n_0\
    );
\tmp27_reg_969[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(15),
      I1 => \^int_threshold2_reg[15]_0\(14),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(15),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(14),
      O => \tmp27_reg_969[0]_i_75_n_0\
    );
\tmp27_reg_969[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(13),
      I1 => \^int_threshold2_reg[15]_0\(12),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(13),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(12),
      O => \tmp27_reg_969[0]_i_76_n_0\
    );
\tmp27_reg_969[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(11),
      I1 => \^int_threshold2_reg[15]_0\(10),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(11),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(10),
      O => \tmp27_reg_969[0]_i_77_n_0\
    );
\tmp27_reg_969[0]_i_78\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(9),
      I1 => \^int_threshold2_reg[15]_0\(8),
      I2 => \tmp_37_reg_939_reg[0]_i_11_0\(9),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(8),
      O => \tmp27_reg_969[0]_i_78_n_0\
    );
\tmp27_reg_969[0]_i_79\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(6),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(7),
      I3 => \^int_threshold2_reg[15]_0\(6),
      O => \tmp27_reg_969[0]_i_79_n_0\
    );
\tmp27_reg_969[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(28),
      I1 => threshold2(29),
      O => \tmp27_reg_969[0]_i_8_n_0\
    );
\tmp27_reg_969[0]_i_80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(4),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(5),
      I3 => \^int_threshold2_reg[15]_0\(4),
      O => \tmp27_reg_969[0]_i_80_n_0\
    );
\tmp27_reg_969[0]_i_81\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(2),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(3),
      I3 => \^int_threshold2_reg[15]_0\(2),
      O => \tmp27_reg_969[0]_i_81_n_0\
    );
\tmp27_reg_969[0]_i_82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"50D4"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \tmp27_reg_969_reg[0]_i_26_0\(0),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(1),
      I3 => \^int_threshold2_reg[15]_0\(0),
      O => \tmp27_reg_969[0]_i_82_n_0\
    );
\tmp27_reg_969[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(7),
      I1 => \^int_threshold2_reg[15]_0\(6),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(7),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(6),
      O => \tmp27_reg_969[0]_i_83_n_0\
    );
\tmp27_reg_969[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(5),
      I1 => \^int_threshold2_reg[15]_0\(4),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(5),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(4),
      O => \tmp27_reg_969[0]_i_84_n_0\
    );
\tmp27_reg_969[0]_i_85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(3),
      I1 => \^int_threshold2_reg[15]_0\(2),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(3),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(2),
      O => \tmp27_reg_969[0]_i_85_n_0\
    );
\tmp27_reg_969[0]_i_86\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^int_threshold2_reg[15]_0\(1),
      I1 => \^int_threshold2_reg[15]_0\(0),
      I2 => \tmp27_reg_969_reg[0]_i_26_0\(1),
      I3 => \tmp27_reg_969_reg[0]_i_26_0\(0),
      O => \tmp27_reg_969[0]_i_86_n_0\
    );
\tmp27_reg_969[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold2(26),
      I1 => threshold2(27),
      O => \tmp27_reg_969[0]_i_9_n_0\
    );
\tmp27_reg_969_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_3_0\(0),
      CO(3) => \tmp27_reg_969_reg[0]_i_11_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_11_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_11_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_32_n_0\,
      S(2) => \tmp27_reg_969[0]_i_33_n_0\,
      S(1) => \tmp27_reg_969[0]_i_34_n_0\,
      S(0) => \tmp27_reg_969[0]_i_35_n_0\
    );
\tmp27_reg_969_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_36_n_0\,
      CO(3) => \tmp27_reg_969_reg[0]_i_16_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_16_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_16_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_37_n_0\,
      S(2) => \tmp27_reg_969[0]_i_38_n_0\,
      S(1) => \tmp27_reg_969[0]_i_39_n_0\,
      S(0) => \tmp27_reg_969[0]_i_40_n_0\
    );
\tmp27_reg_969_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_6_n_0\,
      CO(3) => \hysteresis_U0/slt2_fu_569_p2\,
      CO(2) => \tmp27_reg_969_reg[0]_i_2_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_2_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_7_n_0\,
      S(2) => \tmp27_reg_969[0]_i_8_n_0\,
      S(1) => \tmp27_reg_969[0]_i_9_n_0\,
      S(0) => \tmp27_reg_969[0]_i_10_n_0\
    );
\tmp27_reg_969_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_41_n_0\,
      CO(3) => \tmp27_reg_969_reg[0]_i_21_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_21_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_21_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_42_n_0\,
      S(2) => \tmp27_reg_969[0]_i_43_n_0\,
      S(1) => \tmp27_reg_969[0]_i_44_n_0\,
      S(0) => \tmp27_reg_969[0]_i_45_n_0\
    );
\tmp27_reg_969_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_46_n_0\,
      CO(3) => \tmp27_reg_969_reg[0]_i_26_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_26_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_26_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_26_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp27_reg_969[0]_i_47_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_48_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_50_n_0\,
      S(2) => \tmp27_reg_969[0]_i_51_n_0\,
      S(1) => \tmp27_reg_969[0]_i_52_n_0\,
      S(0) => \tmp27_reg_969[0]_i_53_n_0\
    );
\tmp27_reg_969_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_11_n_0\,
      CO(3) => \hysteresis_U0/slt1_fu_558_p2\,
      CO(2) => \tmp27_reg_969_reg[0]_i_3_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_3_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_12_n_0\,
      S(2) => \tmp27_reg_969[0]_i_13_n_0\,
      S(1) => \tmp27_reg_969[0]_i_14_n_0\,
      S(0) => \tmp27_reg_969[0]_i_15_n_0\
    );
\tmp27_reg_969_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_62_n_0\,
      CO(3) => \tmp27_reg_969_reg[0]_i_36_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_36_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_36_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp27_reg_969[0]_i_63_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_64_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_65_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_66_n_0\,
      S(2 downto 0) => \tmp27_reg_969_reg[0]_i_16_0\(2 downto 0)
    );
\tmp27_reg_969_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_16_n_0\,
      CO(3) => \hysteresis_U0/slt3_fu_580_p2\,
      CO(2) => \tmp27_reg_969_reg[0]_i_4_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_4_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_17_n_0\,
      S(2) => \tmp27_reg_969[0]_i_18_n_0\,
      S(1) => \tmp27_reg_969[0]_i_19_n_0\,
      S(0) => \tmp27_reg_969[0]_i_20_n_0\
    );
\tmp27_reg_969_reg[0]_i_41\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_70_n_0\,
      CO(3) => \tmp27_reg_969_reg[0]_i_41_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_41_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_41_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_41_n_3\,
      CYINIT => '0',
      DI(3) => \tmp27_reg_969[0]_i_71_n_0\,
      DI(2) => \tmp27_reg_969[0]_i_72_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_73_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_74_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_41_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_75_n_0\,
      S(2) => \tmp27_reg_969[0]_i_76_n_0\,
      S(1) => \tmp27_reg_969[0]_i_77_n_0\,
      S(0) => \tmp27_reg_969[0]_i_78_n_0\
    );
\tmp27_reg_969_reg[0]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp27_reg_969_reg[0]_i_46_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_46_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_46_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_46_n_3\,
      CYINIT => '0',
      DI(3) => \tmp27_reg_969[0]_i_79_n_0\,
      DI(2) => \tmp27_reg_969[0]_i_80_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_81_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_82_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_83_n_0\,
      S(2) => \tmp27_reg_969[0]_i_84_n_0\,
      S(1) => \tmp27_reg_969[0]_i_85_n_0\,
      S(0) => \tmp27_reg_969[0]_i_86_n_0\
    );
\tmp27_reg_969_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_21_n_0\,
      CO(3) => \hysteresis_U0/slt_fu_547_p2\,
      CO(2) => \tmp27_reg_969_reg[0]_i_5_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_5_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => threshold2(31),
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_22_n_0\,
      S(2) => \tmp27_reg_969[0]_i_23_n_0\,
      S(1) => \tmp27_reg_969[0]_i_24_n_0\,
      S(0) => \tmp27_reg_969[0]_i_25_n_0\
    );
\tmp27_reg_969_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_26_n_0\,
      CO(3) => \tmp27_reg_969_reg[0]_i_6_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_6_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_6_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_27_n_0\,
      S(2) => \tmp27_reg_969[0]_i_28_n_0\,
      S(1) => \tmp27_reg_969[0]_i_29_n_0\,
      S(0) => \tmp27_reg_969[0]_i_30_n_0\
    );
\tmp27_reg_969_reg[0]_i_62\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp27_reg_969_reg[0]_i_62_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_62_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_62_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_62_n_3\,
      CYINIT => '0',
      DI(3) => \tmp27_reg_969[0]_i_107_n_0\,
      DI(2) => \tmp27_reg_969[0]_i_108_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_109_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_110_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_62_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp27_reg_969_reg[0]_i_36_1\(3 downto 0)
    );
\tmp27_reg_969_reg[0]_i_70\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp27_reg_969_reg[0]_i_70_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_70_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_70_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_70_n_3\,
      CYINIT => '0',
      DI(3) => \tmp27_reg_969[0]_i_115_n_0\,
      DI(2) => \tmp27_reg_969[0]_i_116_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_117_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_118_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_70_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_119_n_0\,
      S(2) => \tmp27_reg_969[0]_i_120_n_0\,
      S(1) => \tmp27_reg_969[0]_i_121_n_0\,
      S(0) => \tmp27_reg_969[0]_i_122_n_0\
    );
\tmp_117_reg_1538[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => tmp_80_reg_1528(0),
      I2 => tmp_116_reg_1518(0),
      I3 => \^rows_v\(1),
      O => tmp_117_fu_787_p2(0)
    );
\tmp_117_reg_1538[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => tmp_80_reg_1528_6(0),
      I2 => tmp_116_reg_1518_7(0),
      I3 => \^rows_v\(1),
      O => tmp_117_fu_787_p2_1(0)
    );
\tmp_11_reg_877[0]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(31),
      O => \tmp_11_reg_877[0]_i_10_n_0\
    );
\tmp_11_reg_877[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(30),
      O => \tmp_11_reg_877[0]_i_11_n_0\
    );
\tmp_11_reg_877[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(29),
      O => \tmp_11_reg_877[0]_i_12_n_0\
    );
\tmp_11_reg_877[0]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(28),
      O => \tmp_11_reg_877[0]_i_19_n_0\
    );
\tmp_11_reg_877[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(27),
      O => \tmp_11_reg_877[0]_i_20_n_0\
    );
\tmp_11_reg_877[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(26),
      O => \tmp_11_reg_877[0]_i_21_n_0\
    );
\tmp_11_reg_877[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(25),
      O => \tmp_11_reg_877[0]_i_22_n_0\
    );
\tmp_11_reg_877[0]_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(24),
      O => \tmp_11_reg_877[0]_i_29_n_0\
    );
\tmp_11_reg_877[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(23),
      O => \tmp_11_reg_877[0]_i_30_n_0\
    );
\tmp_11_reg_877[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(22),
      O => \tmp_11_reg_877[0]_i_31_n_0\
    );
\tmp_11_reg_877[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(21),
      O => \tmp_11_reg_877[0]_i_32_n_0\
    );
\tmp_11_reg_877[0]_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(20),
      O => \tmp_11_reg_877[0]_i_39_n_0\
    );
\tmp_11_reg_877[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(19),
      O => \tmp_11_reg_877[0]_i_40_n_0\
    );
\tmp_11_reg_877[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(18),
      O => \tmp_11_reg_877[0]_i_41_n_0\
    );
\tmp_11_reg_877[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(17),
      O => \tmp_11_reg_877[0]_i_42_n_0\
    );
\tmp_11_reg_877[0]_i_49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(16),
      O => \tmp_11_reg_877[0]_i_49_n_0\
    );
\tmp_11_reg_877[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(15),
      O => \tmp_11_reg_877[0]_i_50_n_0\
    );
\tmp_11_reg_877[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(14),
      O => \tmp_11_reg_877[0]_i_51_n_0\
    );
\tmp_11_reg_877[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(13),
      O => \tmp_11_reg_877[0]_i_52_n_0\
    );
\tmp_11_reg_877[0]_i_59\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(12),
      O => \tmp_11_reg_877[0]_i_59_n_0\
    );
\tmp_11_reg_877[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(11),
      O => \tmp_11_reg_877[0]_i_60_n_0\
    );
\tmp_11_reg_877[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(10),
      O => \tmp_11_reg_877[0]_i_61_n_0\
    );
\tmp_11_reg_877[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(9),
      O => \tmp_11_reg_877[0]_i_62_n_0\
    );
\tmp_11_reg_877[0]_i_69\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(8),
      O => \tmp_11_reg_877[0]_i_69_n_0\
    );
\tmp_11_reg_877[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(7),
      O => \tmp_11_reg_877[0]_i_70_n_0\
    );
\tmp_11_reg_877[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(6),
      O => \tmp_11_reg_877[0]_i_71_n_0\
    );
\tmp_11_reg_877[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(5),
      O => \tmp_11_reg_877[0]_i_72_n_0\
    );
\tmp_11_reg_877[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(0),
      O => \nonmax_suppression_U0/p_0_in__1\(0)
    );
\tmp_11_reg_877[0]_i_78\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(4),
      O => \tmp_11_reg_877[0]_i_78_n_0\
    );
\tmp_11_reg_877[0]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(3),
      O => \tmp_11_reg_877[0]_i_79_n_0\
    );
\tmp_11_reg_877[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(2),
      O => \tmp_11_reg_877[0]_i_80_n_0\
    );
\tmp_11_reg_877[0]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^cols_v\(1),
      O => \tmp_11_reg_877[0]_i_81_n_0\
    );
\tmp_11_reg_877_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_tmp_11_reg_877_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_11_reg_877_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_11_reg_877_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => O(0),
      O(0) => \NLW_tmp_11_reg_877_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_11_reg_877_reg[0]_i_3_n_0\
    );
\tmp_11_reg_877_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_23_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_13_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_13_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_13_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(22 downto 19),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_4_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_24_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_14_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_14_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_14_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(24 downto 21),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(23 downto 20),
      S(3) => \tmp_11_reg_877[0]_i_29_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_30_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_31_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_32_n_0\
    );
\tmp_11_reg_877_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_4_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_2_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_2_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_2_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(30 downto 27),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_33_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_23_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_23_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_23_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(18 downto 15),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_13_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_34_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_24_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_24_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_24_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(20 downto 17),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(19 downto 16),
      S(3) => \tmp_11_reg_877[0]_i_39_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_40_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_41_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_42_n_0\
    );
\tmp_11_reg_877_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_5_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_3_n_0\,
      CO(2) => \NLW_tmp_11_reg_877_reg[0]_i_3_CO_UNCONNECTED\(2),
      CO(1) => \tmp_11_reg_877_reg[0]_i_3_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^cols_v\(31 downto 29),
      O(3) => \NLW_tmp_11_reg_877_reg[0]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^r_v_2_fu_281_p2\(30 downto 28),
      S(3) => '1',
      S(2) => \tmp_11_reg_877[0]_i_10_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_11_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_12_n_0\
    );
\tmp_11_reg_877_reg[0]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_43_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_33_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_33_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_33_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(14 downto 11),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_23_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_44_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_34_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_34_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_34_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(16 downto 13),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(15 downto 12),
      S(3) => \tmp_11_reg_877[0]_i_49_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_50_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_51_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_52_n_0\
    );
\tmp_11_reg_877_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_13_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_4_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_4_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_4_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(26 downto 23),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_2_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_43\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_53_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_43_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_43_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_43_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_43_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(10 downto 7),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_43_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_33_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_54_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_44_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_44_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_44_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(12 downto 9),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(11 downto 8),
      S(3) => \tmp_11_reg_877[0]_i_59_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_60_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_61_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_62_n_0\
    );
\tmp_11_reg_877_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_14_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_5_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_5_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_5_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(28 downto 25),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(27 downto 24),
      S(3) => \tmp_11_reg_877[0]_i_19_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_20_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_21_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_22_n_0\
    );
\tmp_11_reg_877_reg[0]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_63_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_53_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_53_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_53_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_53_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^r_v_2_fu_281_p2\(6 downto 3),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_53_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_43_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_11_reg_877_reg[0]_i_64_n_0\,
      CO(3) => \tmp_11_reg_877_reg[0]_i_54_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_54_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_54_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_v\(8 downto 5),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(7 downto 4),
      S(3) => \tmp_11_reg_877[0]_i_69_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_70_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_71_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_72_n_0\
    );
\tmp_11_reg_877_reg[0]_i_63\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_11_reg_877_reg[0]_i_63_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_63_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_63_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_63_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^r_v_2_fu_281_p2\(2 downto 0),
      DI(0) => \nonmax_suppression_U0/p_0_in__1\(0),
      O(3 downto 0) => \NLW_tmp_11_reg_877_reg[0]_i_63_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_11_reg_877_reg[0]_i_53_0\(3 downto 0)
    );
\tmp_11_reg_877_reg[0]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_11_reg_877_reg[0]_i_64_n_0\,
      CO(2) => \tmp_11_reg_877_reg[0]_i_64_n_1\,
      CO(1) => \tmp_11_reg_877_reg[0]_i_64_n_2\,
      CO(0) => \tmp_11_reg_877_reg[0]_i_64_n_3\,
      CYINIT => \^cols_v\(0),
      DI(3 downto 0) => \^cols_v\(4 downto 1),
      O(3 downto 0) => \^r_v_2_fu_281_p2\(3 downto 0),
      S(3) => \tmp_11_reg_877[0]_i_78_n_0\,
      S(2) => \tmp_11_reg_877[0]_i_79_n_0\,
      S(1) => \tmp_11_reg_877[0]_i_80_n_0\,
      S(0) => \tmp_11_reg_877[0]_i_81_n_0\
    );
\tmp_147_i_i3_reg_381[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \^rows_v\(1),
      I2 => \^rows_v\(0),
      I3 => \^rows_v\(2),
      I4 => \^rows_v\(4),
      O => \int_rows_V_reg[3]_0\
    );
\tmp_147_i_i3_reg_381[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84422118"
    )
        port map (
      I0 => \tmp_147_i_i3_reg_381_reg[0]\(5),
      I1 => \tmp_147_i_i3_reg_381_reg[0]\(6),
      I2 => \^rows_v\(9),
      I3 => \^int_rows_v_reg[7]_11\,
      I4 => \^rows_v\(10),
      O => \int_rows_V_reg[9]_0\(0)
    );
\tmp_147_i_i3_reg_381[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8484844221212118"
    )
        port map (
      I0 => \tmp_147_i_i3_reg_381_reg[0]\(3),
      I1 => \tmp_147_i_i3_reg_381_reg[0]\(4),
      I2 => \^rows_v\(7),
      I3 => \^int_rows_v_reg[4]_2\,
      I4 => \^rows_v\(6),
      I5 => \^rows_v\(8),
      O => \int_rows_V_reg[7]_10\
    );
\tmp_147_i_i3_reg_381[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => \^rows_v\(0),
      I2 => \^rows_v\(1),
      I3 => \^rows_v\(3),
      O => \int_rows_V_reg[2]_2\
    );
\tmp_147_i_i3_reg_381[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => \^rows_v\(2),
      I2 => \^rows_v\(0),
      I3 => \^rows_v\(1),
      I4 => \^rows_v\(3),
      I5 => \^rows_v\(5),
      O => \int_rows_V_reg[4]_3\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_rows_v_reg[4]_2\,
      I1 => \^rows_v\(6),
      O => \int_rows_V_reg[6]_0\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => \^rows_v\(0),
      I2 => \^rows_v\(1),
      I3 => \^rows_v\(3),
      O => \int_rows_V_reg[2]_1\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA9555600000000"
    )
        port map (
      I0 => \tmp_147_i_i_mid1_reg_376_reg[0]\(0),
      I1 => \^rows_v\(2),
      I2 => \^rows_v\(0),
      I3 => \^rows_v\(1),
      I4 => \^rows_v\(3),
      I5 => \tmp_147_i_i_mid1_reg_376_reg[0]_0\,
      O => \int_rows_V_reg[2]_0\(1)
    );
\tmp_147_i_i_mid1_reg_376[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0408804001022010"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => \^rows_v\(0),
      I2 => \^rows_v\(1),
      I3 => \tmp_147_i_i3_reg_381_reg[0]\(2),
      I4 => \tmp_147_i_i3_reg_381_reg[0]\(1),
      I5 => \tmp_147_i_i3_reg_381_reg[0]\(0),
      O => \int_rows_V_reg[2]_0\(0)
    );
\tmp_147_i_i_mid1_reg_376[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \^int_rows_v_reg[4]_2\,
      I2 => \^rows_v\(6),
      I3 => \^rows_v\(8),
      O => \^int_rows_v_reg[7]_11\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => \^rows_v\(2),
      I2 => \^rows_v\(0),
      I3 => \^rows_v\(1),
      I4 => \^rows_v\(3),
      I5 => \^rows_v\(5),
      O => \^int_rows_v_reg[4]_2\
    );
\tmp_216_1_fu_641_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_216_1_fu_641_p2_carry__0\(8),
      I2 => tmp_105_fu_628_p3,
      I3 => \^rows_v\(11),
      O => \int_rows_V_reg[10]_2\(1)
    );
\tmp_216_1_fu_641_p2_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_216_1_fu_641_p2_carry__0_0\(8),
      I2 => tmp_105_fu_628_p3_4,
      I3 => \^rows_v\(11),
      O => \int_rows_V_reg[10]_8\(1)
    );
\tmp_216_1_fu_641_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_216_1_fu_641_p2_carry__0\(7),
      I2 => \^rows_v\(8),
      I3 => \tmp_216_1_fu_641_p2_carry__0\(6),
      O => \int_rows_V_reg[10]_2\(0)
    );
\tmp_216_1_fu_641_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_216_1_fu_641_p2_carry__0_0\(7),
      I2 => \^rows_v\(8),
      I3 => \tmp_216_1_fu_641_p2_carry__0_0\(6),
      O => \int_rows_V_reg[10]_8\(0)
    );
\tmp_216_1_fu_641_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => tmp_105_fu_628_p3,
      I2 => \tmp_216_1_fu_641_p2_carry__0\(8),
      I3 => \^rows_v\(10),
      O => \int_rows_V_reg[11]_0\(0)
    );
\tmp_216_1_fu_641_p2_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => tmp_105_fu_628_p3_4,
      I2 => \tmp_216_1_fu_641_p2_carry__0_0\(8),
      I3 => \^rows_v\(10),
      O => \int_rows_V_reg[11]_3\(0)
    );
tmp_216_1_fu_641_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_216_1_fu_641_p2_carry__0\(5),
      I2 => \^rows_v\(6),
      I3 => \tmp_216_1_fu_641_p2_carry__0\(4),
      O => \int_rows_V_reg[7]_3\(3)
    );
\tmp_216_1_fu_641_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_216_1_fu_641_p2_carry__0_0\(5),
      I2 => \^rows_v\(6),
      I3 => \tmp_216_1_fu_641_p2_carry__0_0\(4),
      O => \int_rows_V_reg[7]_8\(3)
    );
tmp_216_1_fu_641_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_216_1_fu_641_p2_carry__0\(3),
      I2 => \^rows_v\(4),
      I3 => \tmp_216_1_fu_641_p2_carry__0\(2),
      O => \int_rows_V_reg[7]_3\(2)
    );
\tmp_216_1_fu_641_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_216_1_fu_641_p2_carry__0_0\(3),
      I2 => \^rows_v\(4),
      I3 => \tmp_216_1_fu_641_p2_carry__0_0\(2),
      O => \int_rows_V_reg[7]_8\(2)
    );
tmp_216_1_fu_641_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_216_1_fu_641_p2_carry__0\(1),
      I2 => \^rows_v\(2),
      I3 => \tmp_216_1_fu_641_p2_carry__0\(0),
      O => \int_rows_V_reg[7]_3\(1)
    );
\tmp_216_1_fu_641_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_216_1_fu_641_p2_carry__0_0\(1),
      I2 => \^rows_v\(2),
      I3 => \tmp_216_1_fu_641_p2_carry__0_0\(0),
      O => \int_rows_V_reg[7]_8\(1)
    );
tmp_216_1_fu_641_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => tmp_216_1_fu_641_p2_carry,
      I2 => \^rows_v\(0),
      I3 => \tmp_77_reg_1523_reg[1]\(0),
      O => \int_rows_V_reg[7]_3\(0)
    );
\tmp_216_1_fu_641_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => tmp_216_1_fu_641_p2_carry_0,
      I2 => \^rows_v\(0),
      I3 => \tmp_77_reg_1523_reg[1]_0\(0),
      O => \int_rows_V_reg[7]_8\(0)
    );
\tmp_216_2_fu_678_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_216_2_fu_678_p2_carry__0\(9),
      I2 => tmp_108_fu_665_p3,
      I3 => \^rows_v\(11),
      O => \int_rows_V_reg[10]_1\(1)
    );
\tmp_216_2_fu_678_p2_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_216_2_fu_678_p2_carry__0_0\(9),
      I2 => tmp_108_fu_665_p3_3,
      I3 => \^rows_v\(11),
      O => \int_rows_V_reg[10]_7\(1)
    );
\tmp_216_2_fu_678_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_216_2_fu_678_p2_carry__0\(8),
      I2 => \^rows_v\(8),
      I3 => \tmp_216_2_fu_678_p2_carry__0\(7),
      O => \int_rows_V_reg[10]_1\(0)
    );
\tmp_216_2_fu_678_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_216_2_fu_678_p2_carry__0_0\(8),
      I2 => \^rows_v\(8),
      I3 => \tmp_216_2_fu_678_p2_carry__0_0\(7),
      O => \int_rows_V_reg[10]_7\(0)
    );
\tmp_216_2_fu_678_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => tmp_108_fu_665_p3,
      I2 => \tmp_216_2_fu_678_p2_carry__0\(9),
      I3 => \^rows_v\(10),
      O => \int_rows_V_reg[11]_2\(0)
    );
\tmp_216_2_fu_678_p2_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => tmp_108_fu_665_p3_3,
      I2 => \tmp_216_2_fu_678_p2_carry__0_0\(9),
      I3 => \^rows_v\(10),
      O => \int_rows_V_reg[11]_5\(0)
    );
tmp_216_2_fu_678_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_216_2_fu_678_p2_carry__0\(6),
      I2 => \^rows_v\(6),
      I3 => \tmp_216_2_fu_678_p2_carry__0\(5),
      O => \int_rows_V_reg[7]_1\(3)
    );
\tmp_216_2_fu_678_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_216_2_fu_678_p2_carry__0_0\(6),
      I2 => \^rows_v\(6),
      I3 => \tmp_216_2_fu_678_p2_carry__0_0\(5),
      O => \int_rows_V_reg[7]_6\(3)
    );
tmp_216_2_fu_678_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_216_2_fu_678_p2_carry__0\(4),
      I2 => \^rows_v\(4),
      I3 => \tmp_216_2_fu_678_p2_carry__0\(3),
      O => \int_rows_V_reg[7]_1\(2)
    );
\tmp_216_2_fu_678_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_216_2_fu_678_p2_carry__0_0\(4),
      I2 => \^rows_v\(4),
      I3 => \tmp_216_2_fu_678_p2_carry__0_0\(3),
      O => \int_rows_V_reg[7]_6\(2)
    );
tmp_216_2_fu_678_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_216_2_fu_678_p2_carry__0\(2),
      I2 => \^rows_v\(2),
      I3 => \tmp_216_2_fu_678_p2_carry__0\(1),
      O => \int_rows_V_reg[7]_1\(1)
    );
\tmp_216_2_fu_678_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_216_2_fu_678_p2_carry__0_0\(2),
      I2 => \^rows_v\(2),
      I3 => \tmp_216_2_fu_678_p2_carry__0_0\(1),
      O => \int_rows_V_reg[7]_6\(1)
    );
tmp_216_2_fu_678_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => \tmp_216_2_fu_678_p2_carry__0\(0),
      I2 => \^rows_v\(0),
      I3 => \tmp_116_reg_1518_reg[1]\(0),
      O => \int_rows_V_reg[7]_1\(0)
    );
\tmp_216_2_fu_678_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => \tmp_216_2_fu_678_p2_carry__0_0\(0),
      I2 => \^rows_v\(0),
      I3 => \tmp_116_reg_1518_reg[1]_0\(0),
      O => \int_rows_V_reg[7]_6\(0)
    );
\tmp_24_reg_873[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(23),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(23),
      I2 => \^rows_v\(22),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(22),
      O => \tmp_24_reg_873[0]_i_13_n_0\
    );
\tmp_24_reg_873[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(21),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(21),
      I2 => \^rows_v\(20),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(20),
      O => \tmp_24_reg_873[0]_i_14_n_0\
    );
\tmp_24_reg_873[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(19),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(19),
      I2 => \^rows_v\(18),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(18),
      O => \tmp_24_reg_873[0]_i_15_n_0\
    );
\tmp_24_reg_873[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(17),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(17),
      I2 => \^rows_v\(16),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(16),
      O => \tmp_24_reg_873[0]_i_16_n_0\
    );
\tmp_24_reg_873[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(15),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(15),
      I2 => \^rows_v\(14),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(14),
      O => \tmp_24_reg_873[0]_i_22_n_0\
    );
\tmp_24_reg_873[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(13),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(13),
      I2 => \^rows_v\(12),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(12),
      O => \tmp_24_reg_873[0]_i_23_n_0\
    );
\tmp_24_reg_873[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(11),
      I2 => \^rows_v\(10),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(10),
      O => \tmp_24_reg_873[0]_i_24_n_0\
    );
\tmp_24_reg_873[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(9),
      I2 => \^rows_v\(8),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(8),
      O => \tmp_24_reg_873[0]_i_25_n_0\
    );
\tmp_24_reg_873[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(7),
      I2 => \^rows_v\(6),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(6),
      O => \tmp_24_reg_873[0]_i_30_n_0\
    );
\tmp_24_reg_873[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(5),
      I2 => \^rows_v\(4),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(4),
      O => \tmp_24_reg_873[0]_i_31_n_0\
    );
\tmp_24_reg_873[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(3),
      I2 => \^rows_v\(2),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(2),
      O => \tmp_24_reg_873[0]_i_32_n_0\
    );
\tmp_24_reg_873[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(1),
      I2 => \^rows_v\(0),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(0),
      O => \tmp_24_reg_873[0]_i_33_n_0\
    );
\tmp_24_reg_873[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(31),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(31),
      I2 => \^rows_v\(30),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(30),
      O => \tmp_24_reg_873[0]_i_4_n_0\
    );
\tmp_24_reg_873[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(29),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(29),
      I2 => \^rows_v\(28),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(28),
      O => \tmp_24_reg_873[0]_i_5_n_0\
    );
\tmp_24_reg_873[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(27),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(27),
      I2 => \^rows_v\(26),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(26),
      O => \tmp_24_reg_873[0]_i_6_n_0\
    );
\tmp_24_reg_873[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(25),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(25),
      I2 => \^rows_v\(24),
      I3 => \tmp_24_reg_873_reg[0]_i_2_0\(24),
      O => \tmp_24_reg_873[0]_i_7_n_0\
    );
\tmp_24_reg_873_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_873_reg[0]_i_21_n_0\,
      CO(3) => \tmp_24_reg_873_reg[0]_i_12_n_0\,
      CO(2) => \tmp_24_reg_873_reg[0]_i_12_n_1\,
      CO(1) => \tmp_24_reg_873_reg[0]_i_12_n_2\,
      CO(0) => \tmp_24_reg_873_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_24_reg_873[0]_i_22_n_0\,
      DI(2) => \tmp_24_reg_873[0]_i_23_n_0\,
      DI(1) => \tmp_24_reg_873[0]_i_24_n_0\,
      DI(0) => \tmp_24_reg_873[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_tmp_24_reg_873_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_24_reg_873_reg[0]_i_3_0\(3 downto 0)
    );
\tmp_24_reg_873_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_873_reg[0]_i_3_n_0\,
      CO(3) => \int_rows_V_reg[31]_2\(0),
      CO(2) => \tmp_24_reg_873_reg[0]_i_2_n_1\,
      CO(1) => \tmp_24_reg_873_reg[0]_i_2_n_2\,
      CO(0) => \tmp_24_reg_873_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_24_reg_873[0]_i_4_n_0\,
      DI(2) => \tmp_24_reg_873[0]_i_5_n_0\,
      DI(1) => \tmp_24_reg_873[0]_i_6_n_0\,
      DI(0) => \tmp_24_reg_873[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_tmp_24_reg_873_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_24_reg_873_reg[0]\(3 downto 0)
    );
\tmp_24_reg_873_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_24_reg_873_reg[0]_i_21_n_0\,
      CO(2) => \tmp_24_reg_873_reg[0]_i_21_n_1\,
      CO(1) => \tmp_24_reg_873_reg[0]_i_21_n_2\,
      CO(0) => \tmp_24_reg_873_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_24_reg_873[0]_i_30_n_0\,
      DI(2) => \tmp_24_reg_873[0]_i_31_n_0\,
      DI(1) => \tmp_24_reg_873[0]_i_32_n_0\,
      DI(0) => \tmp_24_reg_873[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_24_reg_873_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_24_reg_873_reg[0]_i_12_0\(3 downto 0)
    );
\tmp_24_reg_873_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_24_reg_873_reg[0]_i_12_n_0\,
      CO(3) => \tmp_24_reg_873_reg[0]_i_3_n_0\,
      CO(2) => \tmp_24_reg_873_reg[0]_i_3_n_1\,
      CO(1) => \tmp_24_reg_873_reg[0]_i_3_n_2\,
      CO(0) => \tmp_24_reg_873_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_24_reg_873[0]_i_13_n_0\,
      DI(2) => \tmp_24_reg_873[0]_i_14_n_0\,
      DI(1) => \tmp_24_reg_873[0]_i_15_n_0\,
      DI(0) => \tmp_24_reg_873[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_tmp_24_reg_873_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_24_reg_873_reg[0]_i_2_1\(3 downto 0)
    );
\tmp_27_reg_888[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(31),
      O => \tmp_27_reg_888[0]_i_11_n_0\
    );
\tmp_27_reg_888[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(30),
      O => \tmp_27_reg_888[0]_i_12_n_0\
    );
\tmp_27_reg_888[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(29),
      O => \tmp_27_reg_888[0]_i_13_n_0\
    );
\tmp_27_reg_888[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(28),
      O => \tmp_27_reg_888[0]_i_20_n_0\
    );
\tmp_27_reg_888[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(27),
      O => \tmp_27_reg_888[0]_i_21_n_0\
    );
\tmp_27_reg_888[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(26),
      O => \tmp_27_reg_888[0]_i_22_n_0\
    );
\tmp_27_reg_888[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(25),
      O => \tmp_27_reg_888[0]_i_23_n_0\
    );
\tmp_27_reg_888[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(24),
      O => \tmp_27_reg_888[0]_i_30_n_0\
    );
\tmp_27_reg_888[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(23),
      O => \tmp_27_reg_888[0]_i_31_n_0\
    );
\tmp_27_reg_888[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(22),
      O => \tmp_27_reg_888[0]_i_32_n_0\
    );
\tmp_27_reg_888[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(21),
      O => \tmp_27_reg_888[0]_i_33_n_0\
    );
\tmp_27_reg_888[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(20),
      O => \tmp_27_reg_888[0]_i_40_n_0\
    );
\tmp_27_reg_888[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(19),
      O => \tmp_27_reg_888[0]_i_41_n_0\
    );
\tmp_27_reg_888[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(18),
      O => \tmp_27_reg_888[0]_i_42_n_0\
    );
\tmp_27_reg_888[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(17),
      O => \tmp_27_reg_888[0]_i_43_n_0\
    );
\tmp_27_reg_888[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(16),
      O => \tmp_27_reg_888[0]_i_50_n_0\
    );
\tmp_27_reg_888[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(15),
      O => \tmp_27_reg_888[0]_i_51_n_0\
    );
\tmp_27_reg_888[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(14),
      O => \tmp_27_reg_888[0]_i_52_n_0\
    );
\tmp_27_reg_888[0]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(13),
      O => \tmp_27_reg_888[0]_i_53_n_0\
    );
\tmp_27_reg_888[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(12),
      O => \tmp_27_reg_888[0]_i_60_n_0\
    );
\tmp_27_reg_888[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(11),
      O => \tmp_27_reg_888[0]_i_61_n_0\
    );
\tmp_27_reg_888[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(10),
      O => \tmp_27_reg_888[0]_i_62_n_0\
    );
\tmp_27_reg_888[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(9),
      O => \tmp_27_reg_888[0]_i_63_n_0\
    );
\tmp_27_reg_888[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(8),
      O => \tmp_27_reg_888[0]_i_70_n_0\
    );
\tmp_27_reg_888[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(7),
      O => \tmp_27_reg_888[0]_i_71_n_0\
    );
\tmp_27_reg_888[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(6),
      O => \tmp_27_reg_888[0]_i_72_n_0\
    );
\tmp_27_reg_888[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(5),
      O => \tmp_27_reg_888[0]_i_73_n_0\
    );
\tmp_27_reg_888[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_24_reg_873_reg[0]_i_2_0\(0),
      O => \int_rows_V_reg[0]_10\(0)
    );
\tmp_27_reg_888[0]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(4),
      O => \tmp_27_reg_888[0]_i_79_n_0\
    );
\tmp_27_reg_888[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(3),
      O => \tmp_27_reg_888[0]_i_80_n_0\
    );
\tmp_27_reg_888[0]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(2),
      O => \tmp_27_reg_888[0]_i_81_n_0\
    );
\tmp_27_reg_888[0]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(1),
      O => \tmp_27_reg_888[0]_i_82_n_0\
    );
\tmp_27_reg_888_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_25_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_15_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_15_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_15_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(24 downto 21),
      O(3 downto 0) => tmp_s_fu_285_p2(23 downto 20),
      S(3) => \tmp_27_reg_888[0]_i_30_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_31_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_32_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_33_n_0\
    );
\tmp_27_reg_888_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_35_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_25_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_25_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_25_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(20 downto 17),
      O(3 downto 0) => tmp_s_fu_285_p2(19 downto 16),
      S(3) => \tmp_27_reg_888[0]_i_40_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_41_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_42_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_43_n_0\
    );
\tmp_27_reg_888_reg[0]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_45_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_35_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_35_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_35_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(16 downto 13),
      O(3 downto 0) => tmp_s_fu_285_p2(15 downto 12),
      S(3) => \tmp_27_reg_888[0]_i_50_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_51_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_52_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_53_n_0\
    );
\tmp_27_reg_888_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_6_n_0\,
      CO(3) => \int_rows_V_reg[31]_3\(0),
      CO(2) => \NLW_tmp_27_reg_888_reg[0]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \tmp_27_reg_888_reg[0]_i_4_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^rows_v\(31 downto 29),
      O(3) => \NLW_tmp_27_reg_888_reg[0]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_s_fu_285_p2(30 downto 28),
      S(3) => '1',
      S(2) => \tmp_27_reg_888[0]_i_11_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_12_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_13_n_0\
    );
\tmp_27_reg_888_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_55_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_45_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_45_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_45_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(12 downto 9),
      O(3 downto 0) => tmp_s_fu_285_p2(11 downto 8),
      S(3) => \tmp_27_reg_888[0]_i_60_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_61_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_62_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_63_n_0\
    );
\tmp_27_reg_888_reg[0]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_65_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_55_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_55_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_55_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(8 downto 5),
      O(3 downto 0) => tmp_s_fu_285_p2(7 downto 4),
      S(3) => \tmp_27_reg_888[0]_i_70_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_71_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_72_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_73_n_0\
    );
\tmp_27_reg_888_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_15_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_6_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_6_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_6_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(28 downto 25),
      O(3 downto 0) => tmp_s_fu_285_p2(27 downto 24),
      S(3) => \tmp_27_reg_888[0]_i_20_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_21_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_22_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_23_n_0\
    );
\tmp_27_reg_888_reg[0]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_27_reg_888_reg[0]_i_65_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_65_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_65_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_65_n_3\,
      CYINIT => \^rows_v\(0),
      DI(3 downto 0) => \^rows_v\(4 downto 1),
      O(3 downto 0) => tmp_s_fu_285_p2(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_79_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_80_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_81_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_82_n_0\
    );
\tmp_30_reg_902[0]_i_85\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => j_V_reg_897_reg(0),
      O => \int_cols_V_reg[3]_1\
    );
\tmp_30_reg_902[0]_i_86\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => \tmp_30_reg_902[0]_i_63\(0),
      O => \int_cols_V_reg[3]_0\
    );
\tmp_37_reg_939[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(24),
      I1 => threshold1(25),
      O => \tmp_37_reg_939[0]_i_10_n_0\
    );
\tmp_37_reg_939[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(22),
      I1 => threshold1(23),
      O => \tmp_37_reg_939[0]_i_12_n_0\
    );
\tmp_37_reg_939[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(20),
      I1 => threshold1(21),
      O => \tmp_37_reg_939[0]_i_13_n_0\
    );
\tmp_37_reg_939[0]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(18),
      I1 => threshold1(19),
      O => \tmp_37_reg_939[0]_i_14_n_0\
    );
\tmp_37_reg_939[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(16),
      I1 => threshold1(17),
      O => \tmp_37_reg_939[0]_i_15_n_0\
    );
\tmp_37_reg_939[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(22),
      I1 => threshold1(23),
      O => \tmp_37_reg_939[0]_i_16_n_0\
    );
\tmp_37_reg_939[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(20),
      I1 => threshold1(21),
      O => \tmp_37_reg_939[0]_i_17_n_0\
    );
\tmp_37_reg_939[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(18),
      I1 => threshold1(19),
      O => \tmp_37_reg_939[0]_i_18_n_0\
    );
\tmp_37_reg_939[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(16),
      I1 => threshold1(17),
      O => \tmp_37_reg_939[0]_i_19_n_0\
    );
\tmp_37_reg_939[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(15),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(15),
      I2 => threshold1(14),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(14),
      O => \tmp_37_reg_939[0]_i_21_n_0\
    );
\tmp_37_reg_939[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(13),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(13),
      I2 => threshold1(12),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(12),
      O => \tmp_37_reg_939[0]_i_22_n_0\
    );
\tmp_37_reg_939[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(11),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(11),
      I2 => threshold1(10),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(10),
      O => \tmp_37_reg_939[0]_i_23_n_0\
    );
\tmp_37_reg_939[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(9),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(9),
      I2 => threshold1(8),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(8),
      O => \tmp_37_reg_939[0]_i_24_n_0\
    );
\tmp_37_reg_939[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(15),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(15),
      I2 => threshold1(14),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(14),
      O => \tmp_37_reg_939[0]_i_25_n_0\
    );
\tmp_37_reg_939[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(13),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(13),
      I2 => threshold1(12),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(12),
      O => \tmp_37_reg_939[0]_i_26_n_0\
    );
\tmp_37_reg_939[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(11),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(11),
      I2 => threshold1(10),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(10),
      O => \tmp_37_reg_939[0]_i_27_n_0\
    );
\tmp_37_reg_939[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(9),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(9),
      I2 => threshold1(8),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(8),
      O => \tmp_37_reg_939[0]_i_28_n_0\
    );
\tmp_37_reg_939[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(7),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(7),
      I2 => threshold1(6),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(6),
      O => \tmp_37_reg_939[0]_i_29_n_0\
    );
\tmp_37_reg_939[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => threshold1(30),
      I1 => threshold1(31),
      O => \tmp_37_reg_939[0]_i_3_n_0\
    );
\tmp_37_reg_939[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(5),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(5),
      I2 => threshold1(4),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(4),
      O => \tmp_37_reg_939[0]_i_30_n_0\
    );
\tmp_37_reg_939[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(3),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(3),
      I2 => threshold1(2),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(2),
      O => \tmp_37_reg_939[0]_i_31_n_0\
    );
\tmp_37_reg_939[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => threshold1(1),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(1),
      I2 => threshold1(0),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(0),
      O => \tmp_37_reg_939[0]_i_32_n_0\
    );
\tmp_37_reg_939[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(7),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(7),
      I2 => threshold1(6),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(6),
      O => \tmp_37_reg_939[0]_i_33_n_0\
    );
\tmp_37_reg_939[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(5),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(5),
      I2 => threshold1(4),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(4),
      O => \tmp_37_reg_939[0]_i_34_n_0\
    );
\tmp_37_reg_939[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(3),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(3),
      I2 => threshold1(2),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(2),
      O => \tmp_37_reg_939[0]_i_35_n_0\
    );
\tmp_37_reg_939[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => threshold1(1),
      I1 => \tmp_37_reg_939_reg[0]_i_11_0\(1),
      I2 => threshold1(0),
      I3 => \tmp_37_reg_939_reg[0]_i_11_0\(0),
      O => \tmp_37_reg_939[0]_i_36_n_0\
    );
\tmp_37_reg_939[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(28),
      I1 => threshold1(29),
      O => \tmp_37_reg_939[0]_i_4_n_0\
    );
\tmp_37_reg_939[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(26),
      I1 => threshold1(27),
      O => \tmp_37_reg_939[0]_i_5_n_0\
    );
\tmp_37_reg_939[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => threshold1(24),
      I1 => threshold1(25),
      O => \tmp_37_reg_939[0]_i_6_n_0\
    );
\tmp_37_reg_939[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(30),
      I1 => threshold1(31),
      O => \tmp_37_reg_939[0]_i_7_n_0\
    );
\tmp_37_reg_939[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(28),
      I1 => threshold1(29),
      O => \tmp_37_reg_939[0]_i_8_n_0\
    );
\tmp_37_reg_939[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => threshold1(26),
      I1 => threshold1(27),
      O => \tmp_37_reg_939[0]_i_9_n_0\
    );
\tmp_37_reg_939_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_939_reg[0]_i_2_n_0\,
      CO(3) => \^int_threshold1_reg[30]_0\(0),
      CO(2) => \tmp_37_reg_939_reg[0]_i_1_n_1\,
      CO(1) => \tmp_37_reg_939_reg[0]_i_1_n_2\,
      CO(0) => \tmp_37_reg_939_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_37_reg_939[0]_i_3_n_0\,
      DI(2) => \tmp_37_reg_939[0]_i_4_n_0\,
      DI(1) => \tmp_37_reg_939[0]_i_5_n_0\,
      DI(0) => \tmp_37_reg_939[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_37_reg_939_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_939[0]_i_7_n_0\,
      S(2) => \tmp_37_reg_939[0]_i_8_n_0\,
      S(1) => \tmp_37_reg_939[0]_i_9_n_0\,
      S(0) => \tmp_37_reg_939[0]_i_10_n_0\
    );
\tmp_37_reg_939_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_939_reg[0]_i_20_n_0\,
      CO(3) => \tmp_37_reg_939_reg[0]_i_11_n_0\,
      CO(2) => \tmp_37_reg_939_reg[0]_i_11_n_1\,
      CO(1) => \tmp_37_reg_939_reg[0]_i_11_n_2\,
      CO(0) => \tmp_37_reg_939_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_37_reg_939[0]_i_21_n_0\,
      DI(2) => \tmp_37_reg_939[0]_i_22_n_0\,
      DI(1) => \tmp_37_reg_939[0]_i_23_n_0\,
      DI(0) => \tmp_37_reg_939[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_tmp_37_reg_939_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_939[0]_i_25_n_0\,
      S(2) => \tmp_37_reg_939[0]_i_26_n_0\,
      S(1) => \tmp_37_reg_939[0]_i_27_n_0\,
      S(0) => \tmp_37_reg_939[0]_i_28_n_0\
    );
\tmp_37_reg_939_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_37_reg_939_reg[0]_i_11_n_0\,
      CO(3) => \tmp_37_reg_939_reg[0]_i_2_n_0\,
      CO(2) => \tmp_37_reg_939_reg[0]_i_2_n_1\,
      CO(1) => \tmp_37_reg_939_reg[0]_i_2_n_2\,
      CO(0) => \tmp_37_reg_939_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_37_reg_939[0]_i_12_n_0\,
      DI(2) => \tmp_37_reg_939[0]_i_13_n_0\,
      DI(1) => \tmp_37_reg_939[0]_i_14_n_0\,
      DI(0) => \tmp_37_reg_939[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_37_reg_939_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_939[0]_i_16_n_0\,
      S(2) => \tmp_37_reg_939[0]_i_17_n_0\,
      S(1) => \tmp_37_reg_939[0]_i_18_n_0\,
      S(0) => \tmp_37_reg_939[0]_i_19_n_0\
    );
\tmp_37_reg_939_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_37_reg_939_reg[0]_i_20_n_0\,
      CO(2) => \tmp_37_reg_939_reg[0]_i_20_n_1\,
      CO(1) => \tmp_37_reg_939_reg[0]_i_20_n_2\,
      CO(0) => \tmp_37_reg_939_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_37_reg_939[0]_i_29_n_0\,
      DI(2) => \tmp_37_reg_939[0]_i_30_n_0\,
      DI(1) => \tmp_37_reg_939[0]_i_31_n_0\,
      DI(0) => \tmp_37_reg_939[0]_i_32_n_0\,
      O(3 downto 0) => \NLW_tmp_37_reg_939_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_37_reg_939[0]_i_33_n_0\,
      S(2) => \tmp_37_reg_939[0]_i_34_n_0\,
      S(1) => \tmp_37_reg_939[0]_i_35_n_0\,
      S(0) => \tmp_37_reg_939[0]_i_36_n_0\
    );
\tmp_58_fu_483_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => Q(9),
      O => \int_rows_V_reg[10]_0\(0)
    );
\tmp_58_fu_483_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_61_reg_1457_reg[0]\(9),
      O => \int_rows_V_reg[10]_6\(0)
    );
\tmp_58_fu_483_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => Q(9),
      O => \int_rows_V_reg[10]_5\(0)
    );
\tmp_58_fu_483_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_61_reg_1457_reg[0]\(9),
      O => \int_rows_V_reg[10]_11\(0)
    );
tmp_58_fu_483_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^rows_v\(1),
      O => \int_rows_V_reg[0]_4\(0)
    );
\tmp_58_fu_483_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_61_reg_1457_reg[0]\(0),
      I2 => \tmp_61_reg_1457_reg[0]\(1),
      I3 => \^rows_v\(1),
      O => \int_rows_V_reg[0]_5\(0)
    );
tmp_58_fu_483_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => Q(7),
      I2 => \^rows_v\(6),
      I3 => Q(6),
      O => \int_rows_V_reg[7]_4\(2)
    );
\tmp_58_fu_483_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_61_reg_1457_reg[0]\(7),
      I2 => \^rows_v\(6),
      I3 => \tmp_61_reg_1457_reg[0]\(6),
      O => \int_rows_V_reg[7]_9\(2)
    );
tmp_58_fu_483_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => Q(4),
      I2 => \^rows_v\(5),
      I3 => Q(5),
      O => \int_rows_V_reg[7]_4\(1)
    );
\tmp_58_fu_483_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => \tmp_61_reg_1457_reg[0]\(4),
      I2 => \^rows_v\(5),
      I3 => \tmp_61_reg_1457_reg[0]\(5),
      O => \int_rows_V_reg[7]_9\(1)
    );
tmp_58_fu_483_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => Q(2),
      I2 => \^rows_v\(3),
      I3 => Q(3),
      O => \int_rows_V_reg[7]_4\(0)
    );
\tmp_58_fu_483_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => \tmp_61_reg_1457_reg[0]\(2),
      I2 => \^rows_v\(3),
      I3 => \tmp_61_reg_1457_reg[0]\(3),
      O => \int_rows_V_reg[7]_9\(0)
    );
\tmp_61_fu_521_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => Q(9),
      O => \int_rows_V_reg[10]_4\(0)
    );
\tmp_61_fu_521_p2_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_61_reg_1457_reg[0]\(9),
      O => \int_rows_V_reg[10]_10\(0)
    );
tmp_61_fu_521_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => Q(4),
      I2 => Q(5),
      I3 => \^rows_v\(5),
      O => \int_rows_V_reg[4]_0\(0)
    );
\tmp_61_fu_521_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => \tmp_61_reg_1457_reg[0]\(4),
      I2 => \tmp_61_reg_1457_reg[0]\(5),
      I3 => \^rows_v\(5),
      O => \int_rows_V_reg[4]_1\(0)
    );
tmp_61_fu_521_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => Q(7),
      I2 => \^rows_v\(6),
      I3 => Q(6),
      O => \int_rows_V_reg[7]_0\(2)
    );
\tmp_61_fu_521_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_61_reg_1457_reg[0]\(7),
      I2 => \^rows_v\(6),
      I3 => \tmp_61_reg_1457_reg[0]\(6),
      O => \int_rows_V_reg[7]_5\(2)
    );
tmp_61_fu_521_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => Q(4),
      I2 => \^rows_v\(5),
      I3 => Q(5),
      O => \int_rows_V_reg[7]_0\(1)
    );
\tmp_61_fu_521_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(4),
      I1 => \tmp_61_reg_1457_reg[0]\(4),
      I2 => \^rows_v\(5),
      I3 => \tmp_61_reg_1457_reg[0]\(5),
      O => \int_rows_V_reg[7]_5\(1)
    );
tmp_61_fu_521_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => Q(2),
      I2 => \^rows_v\(3),
      I3 => Q(3),
      O => \int_rows_V_reg[7]_0\(0)
    );
\tmp_61_fu_521_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(2),
      I1 => \tmp_61_reg_1457_reg[0]\(2),
      I2 => \^rows_v\(3),
      I3 => \tmp_61_reg_1457_reg[0]\(3),
      O => \int_rows_V_reg[7]_5\(0)
    );
\tmp_65_fu_880_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => \tmp_65_fu_880_p2_carry__0\(8),
      I2 => \^cols_v\(8),
      I3 => \tmp_65_fu_880_p2_carry__0\(7),
      O => \int_cols_V_reg[9]_1\(0)
    );
\tmp_65_fu_880_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(8),
      I2 => \^cols_v\(8),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(7),
      O => \int_cols_V_reg[9]_3\(0)
    );
\tmp_65_fu_880_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cols_v\(11),
      I1 => tmp_121_reg_1568,
      I2 => \tmp_65_fu_880_p2_carry__0\(9),
      I3 => \^cols_v\(10),
      O => \int_cols_V_reg[11]_0\(0)
    );
\tmp_65_fu_880_p2_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^cols_v\(11),
      I1 => tmp_121_reg_1568_2,
      I2 => \tmp_65_fu_880_p2_carry__0_0\(9),
      I3 => \^cols_v\(10),
      O => \int_cols_V_reg[11]_2\(0)
    );
tmp_65_fu_880_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => \tmp_65_fu_880_p2_carry__0\(6),
      I2 => \^cols_v\(6),
      I3 => \tmp_65_fu_880_p2_carry__0\(5),
      O => DI(3)
    );
\tmp_65_fu_880_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(6),
      I2 => \^cols_v\(6),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(5),
      O => \int_cols_V_reg[7]_2\(3)
    );
tmp_65_fu_880_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => \tmp_65_fu_880_p2_carry__0\(4),
      I2 => \^cols_v\(4),
      I3 => \tmp_65_fu_880_p2_carry__0\(3),
      O => DI(2)
    );
\tmp_65_fu_880_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(4),
      I2 => \^cols_v\(4),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(3),
      O => \int_cols_V_reg[7]_2\(2)
    );
tmp_65_fu_880_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => \tmp_65_fu_880_p2_carry__0\(2),
      I2 => \^cols_v\(2),
      I3 => \tmp_65_fu_880_p2_carry__0\(1),
      O => DI(1)
    );
\tmp_65_fu_880_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(2),
      I2 => \^cols_v\(2),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(1),
      O => \int_cols_V_reg[7]_2\(1)
    );
tmp_65_fu_880_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => \tmp_65_fu_880_p2_carry__0\(0),
      I2 => \^cols_v\(0),
      I3 => tmp_67_fu_893_p2_carry,
      O => DI(0)
    );
\tmp_65_fu_880_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(0),
      I2 => \^cols_v\(0),
      I3 => tmp_67_fu_893_p2_carry_7,
      O => \int_cols_V_reg[7]_2\(0)
    );
\tmp_67_fu_893_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tmp_67_fu_893_p2_carry__0_1\(0),
      I1 => \^cols_v\(10),
      I2 => \^cols_v\(11),
      O => \p_p2_i_i_reg_1574_reg[10]\(1)
    );
\tmp_67_fu_893_p2_carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \tmp_67_fu_893_p2_carry__0_4\(0),
      I1 => \^cols_v\(10),
      I2 => \^cols_v\(11),
      O => \p_p2_i_i_reg_1574_reg[10]_0\(1)
    );
\tmp_67_fu_893_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => \tmp_67_fu_893_p2_carry__0_0\,
      I2 => \^cols_v\(8),
      I3 => \tmp_67_fu_893_p2_carry__0\,
      O => \p_p2_i_i_reg_1574_reg[10]\(0)
    );
\tmp_67_fu_893_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(9),
      I1 => \tmp_67_fu_893_p2_carry__0_3\,
      I2 => \^cols_v\(8),
      I3 => \tmp_67_fu_893_p2_carry__0_2\,
      O => \p_p2_i_i_reg_1574_reg[10]_0\(0)
    );
\tmp_67_fu_893_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^cols_v\(11),
      I1 => \tmp_67_fu_893_p2_carry__0_1\(0),
      I2 => \^cols_v\(10),
      O => \int_cols_V_reg[11]_1\(0)
    );
\tmp_67_fu_893_p2_carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \^cols_v\(11),
      I1 => \tmp_67_fu_893_p2_carry__0_4\(0),
      I2 => \^cols_v\(10),
      O => \int_cols_V_reg[11]_3\(0)
    );
tmp_67_fu_893_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => tmp_67_fu_893_p2_carry_6,
      I2 => \^cols_v\(6),
      I3 => tmp_67_fu_893_p2_carry_5,
      O => \int_cols_V_reg[7]_0\(3)
    );
\tmp_67_fu_893_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(7),
      I1 => tmp_67_fu_893_p2_carry_14,
      I2 => \^cols_v\(6),
      I3 => tmp_67_fu_893_p2_carry_13,
      O => \int_cols_V_reg[7]_3\(3)
    );
tmp_67_fu_893_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => tmp_67_fu_893_p2_carry_4,
      I2 => \^cols_v\(4),
      I3 => tmp_67_fu_893_p2_carry_3,
      O => \int_cols_V_reg[7]_0\(2)
    );
\tmp_67_fu_893_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(5),
      I1 => tmp_67_fu_893_p2_carry_12,
      I2 => \^cols_v\(4),
      I3 => tmp_67_fu_893_p2_carry_11,
      O => \int_cols_V_reg[7]_3\(2)
    );
tmp_67_fu_893_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => tmp_67_fu_893_p2_carry_2,
      I2 => \^cols_v\(2),
      I3 => tmp_67_fu_893_p2_carry_1,
      O => \int_cols_V_reg[7]_0\(1)
    );
\tmp_67_fu_893_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(3),
      I1 => tmp_67_fu_893_p2_carry_10,
      I2 => \^cols_v\(2),
      I3 => tmp_67_fu_893_p2_carry_9,
      O => \int_cols_V_reg[7]_3\(1)
    );
tmp_67_fu_893_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => tmp_67_fu_893_p2_carry_0,
      I2 => \^cols_v\(0),
      I3 => tmp_67_fu_893_p2_carry,
      O => \int_cols_V_reg[7]_0\(0)
    );
\tmp_67_fu_893_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^cols_v\(1),
      I1 => tmp_67_fu_893_p2_carry_8,
      I2 => \^cols_v\(0),
      I3 => tmp_67_fu_893_p2_carry_7,
      O => \int_cols_V_reg[7]_3\(0)
    );
\tmp_70_fu_599_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_70_fu_599_p2_carry__0\(8),
      I2 => tmp_103_fu_586_p3,
      I3 => \^rows_v\(11),
      O => \int_rows_V_reg[10]_3\(1)
    );
\tmp_70_fu_599_p2_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20F2"
    )
        port map (
      I0 => \^rows_v\(10),
      I1 => \tmp_70_fu_599_p2_carry__0_0\(8),
      I2 => tmp_103_fu_586_p3_5,
      I3 => \^rows_v\(11),
      O => \int_rows_V_reg[10]_9\(1)
    );
\tmp_70_fu_599_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_70_fu_599_p2_carry__0\(7),
      I2 => \^rows_v\(8),
      I3 => \tmp_70_fu_599_p2_carry__0\(6),
      O => \int_rows_V_reg[10]_3\(0)
    );
\tmp_70_fu_599_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_70_fu_599_p2_carry__0_0\(7),
      I2 => \^rows_v\(8),
      I3 => \tmp_70_fu_599_p2_carry__0_0\(6),
      O => \int_rows_V_reg[10]_9\(0)
    );
\tmp_70_fu_599_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => tmp_103_fu_586_p3,
      I2 => \tmp_70_fu_599_p2_carry__0\(8),
      I3 => \^rows_v\(10),
      O => \int_rows_V_reg[11]_1\(0)
    );
\tmp_70_fu_599_p2_carry__0_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => tmp_103_fu_586_p3_5,
      I2 => \tmp_70_fu_599_p2_carry__0_0\(8),
      I3 => \^rows_v\(10),
      O => \int_rows_V_reg[11]_4\(0)
    );
tmp_70_fu_599_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_70_fu_599_p2_carry__0\(5),
      I2 => \^rows_v\(6),
      I3 => \tmp_70_fu_599_p2_carry__0\(4),
      O => \int_rows_V_reg[7]_2\(3)
    );
\tmp_70_fu_599_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_70_fu_599_p2_carry__0_0\(5),
      I2 => \^rows_v\(6),
      I3 => \tmp_70_fu_599_p2_carry__0_0\(4),
      O => \int_rows_V_reg[7]_7\(3)
    );
tmp_70_fu_599_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_70_fu_599_p2_carry__0\(3),
      I2 => \^rows_v\(4),
      I3 => \tmp_70_fu_599_p2_carry__0\(2),
      O => \int_rows_V_reg[7]_2\(2)
    );
\tmp_70_fu_599_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_70_fu_599_p2_carry__0_0\(3),
      I2 => \^rows_v\(4),
      I3 => \tmp_70_fu_599_p2_carry__0_0\(2),
      O => \int_rows_V_reg[7]_7\(2)
    );
tmp_70_fu_599_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_70_fu_599_p2_carry__0\(1),
      I2 => \^rows_v\(2),
      I3 => \tmp_70_fu_599_p2_carry__0\(0),
      O => \int_rows_V_reg[7]_2\(1)
    );
\tmp_70_fu_599_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_70_fu_599_p2_carry__0_0\(1),
      I2 => \^rows_v\(2),
      I3 => \tmp_70_fu_599_p2_carry__0_0\(0),
      O => \int_rows_V_reg[7]_7\(1)
    );
tmp_70_fu_599_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => tmp_70_fu_599_p2_carry(0),
      I2 => \^rows_v\(0),
      I3 => \tmp_116_reg_1518_reg[1]\(0),
      O => \int_rows_V_reg[7]_2\(0)
    );
\tmp_70_fu_599_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => tmp_70_fu_599_p2_carry_0(0),
      I2 => \^rows_v\(0),
      I3 => \tmp_116_reg_1518_reg[1]_0\(0),
      O => \int_rows_V_reg[7]_7\(0)
    );
\tmp_77_reg_1523[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_77_reg_1523_reg[1]\(0),
      O => \int_rows_V_reg[0]_0\
    );
\tmp_77_reg_1523[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_77_reg_1523_reg[1]_0\(0),
      O => \int_rows_V_reg[0]_2\
    );
\tmp_7_reg_826[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(23),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(23),
      I2 => \^rows_v\(22),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(22),
      O => \tmp_7_reg_826[0]_i_13_n_0\
    );
\tmp_7_reg_826[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(21),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(21),
      I2 => \^rows_v\(20),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(20),
      O => \tmp_7_reg_826[0]_i_14_n_0\
    );
\tmp_7_reg_826[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(19),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(19),
      I2 => \^rows_v\(18),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(18),
      O => \tmp_7_reg_826[0]_i_15_n_0\
    );
\tmp_7_reg_826[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(17),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(17),
      I2 => \^rows_v\(16),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(16),
      O => \tmp_7_reg_826[0]_i_16_n_0\
    );
\tmp_7_reg_826[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(15),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(15),
      I2 => \^rows_v\(14),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(14),
      O => \tmp_7_reg_826[0]_i_22_n_0\
    );
\tmp_7_reg_826[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(13),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(13),
      I2 => \^rows_v\(12),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(12),
      O => \tmp_7_reg_826[0]_i_23_n_0\
    );
\tmp_7_reg_826[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(11),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(11),
      I2 => \^rows_v\(10),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(10),
      O => \tmp_7_reg_826[0]_i_24_n_0\
    );
\tmp_7_reg_826[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(9),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(9),
      I2 => \^rows_v\(8),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(8),
      O => \tmp_7_reg_826[0]_i_25_n_0\
    );
\tmp_7_reg_826[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(7),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(7),
      I2 => \^rows_v\(6),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(6),
      O => \tmp_7_reg_826[0]_i_30_n_0\
    );
\tmp_7_reg_826[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(5),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(5),
      I2 => \^rows_v\(4),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(4),
      O => \tmp_7_reg_826[0]_i_31_n_0\
    );
\tmp_7_reg_826[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(3),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(3),
      I2 => \^rows_v\(2),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(2),
      O => \tmp_7_reg_826[0]_i_32_n_0\
    );
\tmp_7_reg_826[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(1),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(1),
      I2 => \^rows_v\(0),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(0),
      O => \tmp_7_reg_826[0]_i_33_n_0\
    );
\tmp_7_reg_826[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(31),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(31),
      I2 => \^rows_v\(30),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(30),
      O => \tmp_7_reg_826[0]_i_4_n_0\
    );
\tmp_7_reg_826[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(29),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(29),
      I2 => \^rows_v\(28),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(28),
      O => \tmp_7_reg_826[0]_i_5_n_0\
    );
\tmp_7_reg_826[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(27),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(27),
      I2 => \^rows_v\(26),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(26),
      O => \tmp_7_reg_826[0]_i_6_n_0\
    );
\tmp_7_reg_826[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^rows_v\(25),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(25),
      I2 => \^rows_v\(24),
      I3 => \tmp_7_reg_826_reg[0]_i_2_0\(24),
      O => \tmp_7_reg_826[0]_i_7_n_0\
    );
\tmp_7_reg_826_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_826_reg[0]_i_21_n_0\,
      CO(3) => \tmp_7_reg_826_reg[0]_i_12_n_0\,
      CO(2) => \tmp_7_reg_826_reg[0]_i_12_n_1\,
      CO(1) => \tmp_7_reg_826_reg[0]_i_12_n_2\,
      CO(0) => \tmp_7_reg_826_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_7_reg_826[0]_i_22_n_0\,
      DI(2) => \tmp_7_reg_826[0]_i_23_n_0\,
      DI(1) => \tmp_7_reg_826[0]_i_24_n_0\,
      DI(0) => \tmp_7_reg_826[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_tmp_7_reg_826_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_7_reg_826_reg[0]_i_3_0\(3 downto 0)
    );
\tmp_7_reg_826_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_826_reg[0]_i_3_n_0\,
      CO(3) => \int_rows_V_reg[31]_0\(0),
      CO(2) => \tmp_7_reg_826_reg[0]_i_2_n_1\,
      CO(1) => \tmp_7_reg_826_reg[0]_i_2_n_2\,
      CO(0) => \tmp_7_reg_826_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_7_reg_826[0]_i_4_n_0\,
      DI(2) => \tmp_7_reg_826[0]_i_5_n_0\,
      DI(1) => \tmp_7_reg_826[0]_i_6_n_0\,
      DI(0) => \tmp_7_reg_826[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_tmp_7_reg_826_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_7_reg_826_reg[0]\(3 downto 0)
    );
\tmp_7_reg_826_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_7_reg_826_reg[0]_i_21_n_0\,
      CO(2) => \tmp_7_reg_826_reg[0]_i_21_n_1\,
      CO(1) => \tmp_7_reg_826_reg[0]_i_21_n_2\,
      CO(0) => \tmp_7_reg_826_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_7_reg_826[0]_i_30_n_0\,
      DI(2) => \tmp_7_reg_826[0]_i_31_n_0\,
      DI(1) => \tmp_7_reg_826[0]_i_32_n_0\,
      DI(0) => \tmp_7_reg_826[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_tmp_7_reg_826_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_7_reg_826_reg[0]_i_12_0\(3 downto 0)
    );
\tmp_7_reg_826_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_7_reg_826_reg[0]_i_12_n_0\,
      CO(3) => \tmp_7_reg_826_reg[0]_i_3_n_0\,
      CO(2) => \tmp_7_reg_826_reg[0]_i_3_n_1\,
      CO(1) => \tmp_7_reg_826_reg[0]_i_3_n_2\,
      CO(0) => \tmp_7_reg_826_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_7_reg_826[0]_i_13_n_0\,
      DI(2) => \tmp_7_reg_826[0]_i_14_n_0\,
      DI(1) => \tmp_7_reg_826[0]_i_15_n_0\,
      DI(0) => \tmp_7_reg_826[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_tmp_7_reg_826_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_7_reg_826_reg[0]_i_2_1\(3 downto 0)
    );
\tmp_80_reg_1528[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_116_reg_1518_reg[1]\(0),
      O => \int_rows_V_reg[0]_6\
    );
\tmp_80_reg_1528[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_116_reg_1518_reg[1]_0\(0),
      O => \int_rows_V_reg[0]_8\
    );
\tmp_s_reg_841[0]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(31),
      O => \tmp_s_reg_841[0]_i_11_n_0\
    );
\tmp_s_reg_841[0]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(30),
      O => \tmp_s_reg_841[0]_i_12_n_0\
    );
\tmp_s_reg_841[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(29),
      O => \tmp_s_reg_841[0]_i_13_n_0\
    );
\tmp_s_reg_841[0]_i_20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(28),
      O => \tmp_s_reg_841[0]_i_20_n_0\
    );
\tmp_s_reg_841[0]_i_21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(27),
      O => \tmp_s_reg_841[0]_i_21_n_0\
    );
\tmp_s_reg_841[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(26),
      O => \tmp_s_reg_841[0]_i_22_n_0\
    );
\tmp_s_reg_841[0]_i_23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(25),
      O => \tmp_s_reg_841[0]_i_23_n_0\
    );
\tmp_s_reg_841[0]_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(24),
      O => \tmp_s_reg_841[0]_i_30_n_0\
    );
\tmp_s_reg_841[0]_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(23),
      O => \tmp_s_reg_841[0]_i_31_n_0\
    );
\tmp_s_reg_841[0]_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(22),
      O => \tmp_s_reg_841[0]_i_32_n_0\
    );
\tmp_s_reg_841[0]_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(21),
      O => \tmp_s_reg_841[0]_i_33_n_0\
    );
\tmp_s_reg_841[0]_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(20),
      O => \tmp_s_reg_841[0]_i_40_n_0\
    );
\tmp_s_reg_841[0]_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(19),
      O => \tmp_s_reg_841[0]_i_41_n_0\
    );
\tmp_s_reg_841[0]_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(18),
      O => \tmp_s_reg_841[0]_i_42_n_0\
    );
\tmp_s_reg_841[0]_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(17),
      O => \tmp_s_reg_841[0]_i_43_n_0\
    );
\tmp_s_reg_841[0]_i_50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(16),
      O => \tmp_s_reg_841[0]_i_50_n_0\
    );
\tmp_s_reg_841[0]_i_51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(15),
      O => \tmp_s_reg_841[0]_i_51_n_0\
    );
\tmp_s_reg_841[0]_i_52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(14),
      O => \tmp_s_reg_841[0]_i_52_n_0\
    );
\tmp_s_reg_841[0]_i_53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(13),
      O => \tmp_s_reg_841[0]_i_53_n_0\
    );
\tmp_s_reg_841[0]_i_60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(12),
      O => \tmp_s_reg_841[0]_i_60_n_0\
    );
\tmp_s_reg_841[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(11),
      O => \tmp_s_reg_841[0]_i_61_n_0\
    );
\tmp_s_reg_841[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(10),
      O => \tmp_s_reg_841[0]_i_62_n_0\
    );
\tmp_s_reg_841[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(9),
      O => \tmp_s_reg_841[0]_i_63_n_0\
    );
\tmp_s_reg_841[0]_i_70\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(8),
      O => \tmp_s_reg_841[0]_i_70_n_0\
    );
\tmp_s_reg_841[0]_i_71\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(7),
      O => \tmp_s_reg_841[0]_i_71_n_0\
    );
\tmp_s_reg_841[0]_i_72\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(6),
      O => \tmp_s_reg_841[0]_i_72_n_0\
    );
\tmp_s_reg_841[0]_i_73\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(5),
      O => \tmp_s_reg_841[0]_i_73_n_0\
    );
\tmp_s_reg_841[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(0),
      O => \tmp_s_reg_841[0]_i_74_n_0\
    );
\tmp_s_reg_841[0]_i_78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^rows_v\(0),
      I1 => \tmp_7_reg_826_reg[0]_i_2_0\(0),
      O => \tmp_s_reg_841[0]_i_78_n_0\
    );
\tmp_s_reg_841[0]_i_79\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(4),
      O => \tmp_s_reg_841[0]_i_79_n_0\
    );
\tmp_s_reg_841[0]_i_80\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(3),
      O => \tmp_s_reg_841[0]_i_80_n_0\
    );
\tmp_s_reg_841[0]_i_81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(2),
      O => \tmp_s_reg_841[0]_i_81_n_0\
    );
\tmp_s_reg_841[0]_i_82\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rows_v\(1),
      O => \tmp_s_reg_841[0]_i_82_n_0\
    );
\tmp_s_reg_841_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_24_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_14_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_14_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_14_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(22 downto 19),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]_i_5_0\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_25_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_15_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_15_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_15_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(24 downto 21),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(23 downto 20),
      S(3) => \tmp_s_reg_841[0]_i_30_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_31_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_32_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_33_n_0\
    );
\tmp_s_reg_841_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_3_n_0\,
      CO(3 downto 1) => \NLW_tmp_s_reg_841_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_s_reg_841_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_s_reg_841_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \int_rows_V_reg[31]_1\(0),
      O(0) => \NLW_tmp_s_reg_841_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_s_reg_841_reg[0]_i_4_n_0\
    );
\tmp_s_reg_841_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_34_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_24_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_24_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_24_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(18 downto 15),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]_i_14_0\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_35_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_25_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_25_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_25_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(20 downto 17),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(19 downto 16),
      S(3) => \tmp_s_reg_841[0]_i_40_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_41_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_42_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_43_n_0\
    );
\tmp_s_reg_841_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_5_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_3_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_3_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_3_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(30 downto 27),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_44_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_34_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_34_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_34_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(14 downto 11),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]_i_24_0\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_45_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_35_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_35_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_35_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(16 downto 13),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(15 downto 12),
      S(3) => \tmp_s_reg_841[0]_i_50_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_51_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_52_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_53_n_0\
    );
\tmp_s_reg_841_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_6_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_4_n_0\,
      CO(2) => \NLW_tmp_s_reg_841_reg[0]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \tmp_s_reg_841_reg[0]_i_4_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => \^rows_v\(31 downto 29),
      O(3) => \NLW_tmp_s_reg_841_reg[0]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => \^tmp_4_fu_275_p2\(30 downto 28),
      S(3) => '1',
      S(2) => \tmp_s_reg_841[0]_i_11_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_12_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_13_n_0\
    );
\tmp_s_reg_841_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_54_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_44_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_44_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_44_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(10 downto 7),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]_i_34_0\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_55_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_45_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_45_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_45_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_45_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(12 downto 9),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(11 downto 8),
      S(3) => \tmp_s_reg_841[0]_i_60_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_61_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_62_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_63_n_0\
    );
\tmp_s_reg_841_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_14_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_5_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_5_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_5_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(26 downto 23),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]_i_3_0\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_64_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_54_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_54_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_54_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^tmp_4_fu_275_p2\(6 downto 3),
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => \tmp_s_reg_841_reg[0]_i_44_0\(3 downto 0)
    );
\tmp_s_reg_841_reg[0]_i_55\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_65_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_55_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_55_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_55_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_55_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(8 downto 5),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(7 downto 4),
      S(3) => \tmp_s_reg_841[0]_i_70_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_71_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_72_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_73_n_0\
    );
\tmp_s_reg_841_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_s_reg_841_reg[0]_i_15_n_0\,
      CO(3) => \tmp_s_reg_841_reg[0]_i_6_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_6_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_6_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^rows_v\(28 downto 25),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(27 downto 24),
      S(3) => \tmp_s_reg_841[0]_i_20_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_21_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_22_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_23_n_0\
    );
\tmp_s_reg_841_reg[0]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_s_reg_841_reg[0]_i_64_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_64_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_64_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_64_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => \^tmp_4_fu_275_p2\(2 downto 0),
      DI(0) => \tmp_s_reg_841[0]_i_74_n_0\,
      O(3 downto 0) => \NLW_tmp_s_reg_841_reg[0]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \tmp_s_reg_841_reg[0]_i_54_0\(2 downto 0),
      S(0) => \tmp_s_reg_841[0]_i_78_n_0\
    );
\tmp_s_reg_841_reg[0]_i_65\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_s_reg_841_reg[0]_i_65_n_0\,
      CO(2) => \tmp_s_reg_841_reg[0]_i_65_n_1\,
      CO(1) => \tmp_s_reg_841_reg[0]_i_65_n_2\,
      CO(0) => \tmp_s_reg_841_reg[0]_i_65_n_3\,
      CYINIT => \^rows_v\(0),
      DI(3 downto 0) => \^rows_v\(4 downto 1),
      O(3 downto 0) => \^tmp_4_fu_275_p2\(3 downto 0),
      S(3) => \tmp_s_reg_841[0]_i_79_n_0\,
      S(2) => \tmp_s_reg_841[0]_i_80_n_0\,
      S(1) => \tmp_s_reg_841[0]_i_81_n_0\,
      S(0) => \tmp_s_reg_841[0]_i_82_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CONTROL_BUS_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => AXI_LITE_clk,
      CE => waddr,
      D => s_axi_CONTROL_BUS_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_canny_edge_mul_mubkb_DSP48_0 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    p_reg_reg_1 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_packets_cast_loc_full_n : in STD_LOGIC;
    p_reg_reg_2 : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_canny_edge_mul_mubkb_DSP48_0 : entity is "canny_edge_mul_mubkb_DSP48_0";
end base_canny_edge_0_1_canny_edge_mul_mubkb_DSP48_0;

architecture STRUCTURE of base_canny_edge_0_1_canny_edge_mul_mubkb_DSP48_0 is
  signal \^out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "true";
  signal p_reg_reg_i_1_n_0 : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
  \out\(19 downto 0) <= \^out\(19 downto 0);
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(0),
      I1 => Q(1),
      I2 => ap_return_preg(0),
      O => \in\(0)
    );
\SRL_SIG_reg[2][10]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(10),
      I1 => Q(1),
      I2 => ap_return_preg(10),
      O => \in\(10)
    );
\SRL_SIG_reg[2][11]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(11),
      I1 => Q(1),
      I2 => ap_return_preg(11),
      O => \in\(11)
    );
\SRL_SIG_reg[2][12]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(12),
      I1 => Q(1),
      I2 => ap_return_preg(12),
      O => \in\(12)
    );
\SRL_SIG_reg[2][13]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(13),
      I1 => Q(1),
      I2 => ap_return_preg(13),
      O => \in\(13)
    );
\SRL_SIG_reg[2][14]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(14),
      I1 => Q(1),
      I2 => ap_return_preg(14),
      O => \in\(14)
    );
\SRL_SIG_reg[2][15]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(15),
      I1 => Q(1),
      I2 => ap_return_preg(15),
      O => \in\(15)
    );
\SRL_SIG_reg[2][16]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(16),
      I1 => Q(1),
      I2 => ap_return_preg(16),
      O => \in\(16)
    );
\SRL_SIG_reg[2][17]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(17),
      I1 => Q(1),
      I2 => ap_return_preg(17),
      O => \in\(17)
    );
\SRL_SIG_reg[2][18]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(18),
      I1 => Q(1),
      I2 => ap_return_preg(18),
      O => \in\(18)
    );
\SRL_SIG_reg[2][19]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(19),
      I1 => Q(1),
      I2 => ap_return_preg(19),
      O => \in\(19)
    );
\SRL_SIG_reg[2][1]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(1),
      I1 => Q(1),
      I2 => ap_return_preg(1),
      O => \in\(1)
    );
\SRL_SIG_reg[2][2]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(2),
      I1 => Q(1),
      I2 => ap_return_preg(2),
      O => \in\(2)
    );
\SRL_SIG_reg[2][3]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(3),
      I1 => Q(1),
      I2 => ap_return_preg(3),
      O => \in\(3)
    );
\SRL_SIG_reg[2][4]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(4),
      I1 => Q(1),
      I2 => ap_return_preg(4),
      O => \in\(4)
    );
\SRL_SIG_reg[2][5]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(5),
      I1 => Q(1),
      I2 => ap_return_preg(5),
      O => \in\(5)
    );
\SRL_SIG_reg[2][6]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(6),
      I1 => Q(1),
      I2 => ap_return_preg(6),
      O => \in\(6)
    );
\SRL_SIG_reg[2][7]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(7),
      I1 => Q(1),
      I2 => ap_return_preg(7),
      O => \in\(7)
    );
\SRL_SIG_reg[2][8]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(8),
      I1 => Q(1),
      I2 => ap_return_preg(8),
      O => \in\(8)
    );
\SRL_SIG_reg[2][9]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^out\(9),
      I1 => Q(1),
      I2 => ap_return_preg(9),
      O => \in\(9)
    );
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => p_reg_reg_0(19),
      A(28) => p_reg_reg_0(19),
      A(27) => p_reg_reg_0(19),
      A(26) => p_reg_reg_0(19),
      A(25) => p_reg_reg_0(19),
      A(24) => p_reg_reg_0(19),
      A(23) => p_reg_reg_0(19),
      A(22) => p_reg_reg_0(19),
      A(21) => p_reg_reg_0(19),
      A(20) => p_reg_reg_0(19),
      A(19 downto 0) => p_reg_reg_0(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => p_reg_reg_1(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_reg_reg_i_1_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => p_reg_reg_i_1_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => p_reg_reg_i_1_n_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => \^out\(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
p_reg_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"555D5555"
    )
        port map (
      I0 => Q(0),
      I1 => col_packets_cast_loc_full_n,
      I2 => p_reg_reg_2,
      I3 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      I4 => Duplicate_U0_ap_start,
      O => p_reg_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_canny_edge_mul_muqcK_DSP48_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_canny_edge_mul_muqcK_DSP48_7 : entity is "canny_edge_mul_muqcK_DSP48_7";
end base_canny_edge_0_1_canny_edge_mul_muqcK_DSP48_7;

architecture STRUCTURE of base_canny_edge_0_1_canny_edge_mul_muqcK_DSP48_7 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 20 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
begin
p_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 11) => B"0000000000000000000",
      A(10 downto 0) => Q(10 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => p_reg_reg_0(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 20) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 20),
      P(19 downto 0) => D(19 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \element_gd_s_fu_134_reg[0]\ : in STD_LOGIC;
    \element_gd_s_fu_134_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][13]_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg : entity is "fifo_w16_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w16_d1_A_shiftReg;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\element_gd_s_fu_134[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(0)
    );
\element_gd_s_fu_134[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(10)
    );
\element_gd_s_fu_134[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(11)
    );
\element_gd_s_fu_134[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(12)
    );
\element_gd_s_fu_134[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(13)
    );
\element_gd_s_fu_134[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(1)
    );
\element_gd_s_fu_134[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(2)
    );
\element_gd_s_fu_134[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(3)
    );
\element_gd_s_fu_134[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(4)
    );
\element_gd_s_fu_134[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(5)
    );
\element_gd_s_fu_134[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(6)
    );
\element_gd_s_fu_134[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(7)
    );
\element_gd_s_fu_134[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(8)
    );
\element_gd_s_fu_134[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \element_gd_s_fu_134_reg[0]\,
      I3 => \element_gd_s_fu_134_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \element_gd_s_fu_136_reg[0]\ : in STD_LOGIC;
    \element_gd_s_fu_136_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_16 : entity is "fifo_w16_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_16;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_16 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\element_gd_s_fu_136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(0)
    );
\element_gd_s_fu_136[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(10)
    );
\element_gd_s_fu_136[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(11)
    );
\element_gd_s_fu_136[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(12)
    );
\element_gd_s_fu_136[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(13)
    );
\element_gd_s_fu_136[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(14)
    );
\element_gd_s_fu_136[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(15)
    );
\element_gd_s_fu_136[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(1)
    );
\element_gd_s_fu_136[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(2)
    );
\element_gd_s_fu_136[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(3)
    );
\element_gd_s_fu_136[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(4)
    );
\element_gd_s_fu_136[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(5)
    );
\element_gd_s_fu_136[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(6)
    );
\element_gd_s_fu_136[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(7)
    );
\element_gd_s_fu_136[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(8)
    );
\element_gd_s_fu_136[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \element_gd_s_fu_136_reg[0]\,
      I3 => \element_gd_s_fu_136_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_71_reg_651_reg[0]\ : in STD_LOGIC;
    \tmp_71_reg_651_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][13]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_8 : entity is "fifo_w16_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_8;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_8 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][13]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\tmp_71_reg_651[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(0)
    );
\tmp_71_reg_651[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(10)
    );
\tmp_71_reg_651[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(11)
    );
\tmp_71_reg_651[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(1)
    );
\tmp_71_reg_651[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(2)
    );
\tmp_71_reg_651[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(3)
    );
\tmp_71_reg_651[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(4)
    );
\tmp_71_reg_651[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(5)
    );
\tmp_71_reg_651[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(6)
    );
\tmp_71_reg_651[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(7)
    );
\tmp_71_reg_651[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(8)
    );
\tmp_71_reg_651[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \tmp_71_reg_651_reg[0]\,
      I3 => \tmp_71_reg_651_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_9 is
  port (
    \SRL_SIG_reg[1][14]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_70_reg_640_reg[0]\ : in STD_LOGIC;
    \tmp_70_reg_640_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_9 : entity is "fifo_w16_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_9;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_9 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\tmp_70_reg_640[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(0)
    );
\tmp_70_reg_640[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(10)
    );
\tmp_70_reg_640[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(11)
    );
\tmp_70_reg_640[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(1)
    );
\tmp_70_reg_640[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(2)
    );
\tmp_70_reg_640[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(3)
    );
\tmp_70_reg_640[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(4)
    );
\tmp_70_reg_640[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(5)
    );
\tmp_70_reg_640[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(6)
    );
\tmp_70_reg_640[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(7)
    );
\tmp_70_reg_640[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(8)
    );
\tmp_70_reg_640[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \tmp_70_reg_640_reg[0]\,
      I3 => \tmp_70_reg_640_reg[0]_0\,
      O => \SRL_SIG_reg[1][14]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w20_d2_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w20_d2_A_shiftReg : entity is "fifo_w20_d2_A_shiftReg";
end base_canny_edge_0_1_fifo_w20_d2_A_shiftReg;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w20_d2_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4\ : label is "soft_lutpair317";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\packets_cast_loc_cha_U/U_fifo_w20_d2_A_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg : entity is "fifo_w8_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w8_d1_A_shiftReg;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(0)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(1)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(2)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(6)
    );
\SRL_SIG[0][7]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => D(7)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_17 is
  port (
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out_stream_data_V_1_payload_A_reg[31]\ : in STD_LOGIC;
    \out_stream_data_V_1_payload_A_reg[31]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond7_reg_930 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_1\ : in STD_LOGIC;
    canny_edges_data_str_full_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_17 : entity is "fifo_w8_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_17;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_17 is
  signal \SRL_SIG[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \^srl_sig_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \SRL_SIG_reg[0]_0\(0) <= \^srl_sig_reg[0]_0\(0);
\SRL_SIG[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^srl_sig_reg[0]_0\(0),
      I1 => \SRL_SIG_reg[1][0]_0\,
      I2 => ap_reg_pp0_iter2_or_cond7_reg_930,
      I3 => \SRL_SIG_reg[1][0]_1\,
      I4 => canny_edges_data_str_full_n,
      I5 => \SRL_SIG_reg[1]_0\(0),
      O => \SRL_SIG[1][0]_i_1_n_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG_reg[0][7]_0\,
      Q => \^srl_sig_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SRL_SIG[1][0]_i_1_n_0\,
      Q => \SRL_SIG_reg[1]_0\(0),
      R => '0'
    );
\tmp_76_reg_416[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_0\(0),
      I1 => \^srl_sig_reg[0]_0\(0),
      I2 => \out_stream_data_V_1_payload_A_reg[31]\,
      I3 => \out_stream_data_V_1_payload_A_reg[31]_0\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_6 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_331_reg[0]\ : in STD_LOGIC;
    \reg_331_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_6 : entity is "fifo_w8_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_6;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_6 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\reg_331[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\reg_331[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\reg_331[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\reg_331[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\reg_331[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\reg_331[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\reg_331[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\reg_331[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_7 is
  port (
    \SRL_SIG_reg[1][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_331_reg[0]\ : in STD_LOGIC;
    \reg_331_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_7 : entity is "fifo_w8_d1_A_shiftReg";
end base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_7;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_7 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\reg_331[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(0)
    );
\reg_331[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(1)
    );
\reg_331[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(2)
    );
\reg_331[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(3)
    );
\reg_331[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(4)
    );
\reg_331[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(5)
    );
\reg_331[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(6)
    );
\reg_331[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \reg_331_reg[0]\,
      I3 => \reg_331_reg[0]_0\,
      O => \SRL_SIG_reg[1][7]_0\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w9_d7_A_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    cols_V : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w9_d7_A_shiftReg : entity is "fifo_w9_d7_A_shiftReg";
end base_canny_edge_0_1_fifo_w9_d7_A_shiftReg;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w9_d7_A_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[7][0]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][0]_srl8 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_4\ : label is "soft_lutpair233";
  attribute srl_bus_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][1]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][1]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][2]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][2]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][3]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][3]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][4]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][4]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][5]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][5]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][6]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][6]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][7]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][7]_srl8 ";
  attribute srl_bus_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7] ";
  attribute srl_name of \SRL_SIG_reg[7][8]_srl8\ : label is "inst/\col_packets_cast_loc_U/U_fifo_w9_d7_A_ram/SRL_SIG_reg[7][8]_srl8 ";
begin
\SRL_SIG_reg[7][0]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[7][0]_srl8_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[7][0]_srl8_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[7][1]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[7][2]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[7][3]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[7][4]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[7][5]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[7][6]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[7][7]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[7][8]_srl8\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => cols_V(8),
      Q => \out\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_gradient_decompositi is
  port (
    ap_reg_pp0_iter4_exitcond_reg_631 : out STD_LOGIC;
    t_V_3_reg_176_reg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gradient_decompositi_U0_gx_data_stream_V_read : out STD_LOGIC;
    \t_V_reg_165_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out_1 : out STD_LOGIC;
    \ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    sobel_gy_data_stream_empty_n : in STD_LOGIC;
    sobel_gx_data_stream_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC;
    grad_gd_data_stream_s_full_n : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    nonmax_suppression_U0_gd_data_stream_V_read : in STD_LOGIC;
    grad_gd_data_stream_s_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_70_reg_640_reg[13]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_gradient_decompositi : entity is "gradient_decompositi";
end base_canny_edge_0_1_gradient_decompositi;

architecture STRUCTURE of base_canny_edge_0_1_gradient_decompositi is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal abs_g_fu_477_p2 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal abs_g_reg_732 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal abs_g_reg_7320 : STD_LOGIC;
  signal \abs_g_reg_732[11]_i_2_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[11]_i_3_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[11]_i_4_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[11]_i_5_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[13]_i_2_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[13]_i_3_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[3]_i_2_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[3]_i_3_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[3]_i_4_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[3]_i_5_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[7]_i_2_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[7]_i_3_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[7]_i_4_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732[7]_i_5_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \abs_g_reg_732_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal abs_gx_reg_6620 : STD_LOGIC;
  signal \abs_gx_reg_662[14]_i_1_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_10_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_11_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_12_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_13_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_14_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_15_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_16_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_17_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_18_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_19_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_1_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_20_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_21_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_5_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_6_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_7_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_8_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662[15]_i_9_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \abs_gx_reg_662_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \abs_gy_reg_676[14]_i_1_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_10_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_11_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_12_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_13_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_14_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_15_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_16_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_17_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_18_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_19_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_20_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_21_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_22_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_2_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_6_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_7_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_8_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676[15]_i_9_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_5_n_1\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_5_n_2\ : STD_LOGIC;
  signal \abs_gy_reg_676_reg[15]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_2_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_2_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond_reg_631 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter2_exitcond_reg_631 : STD_LOGIC;
  signal ap_reg_pp0_iter3_exitcond_reg_631 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond4_reg_696 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond9_reg_690 : STD_LOGIC;
  signal ap_reg_pp0_iter3_sel_tmp_reg_702 : STD_LOGIC;
  signal \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_reg_pp0_iter4_exitcond_reg_631\ : STD_LOGIC;
  signal \dir_g_7_reg_737[0]_i_1_n_0\ : STD_LOGIC;
  signal \dir_g_7_reg_737[0]_i_2_n_0\ : STD_LOGIC;
  signal \dir_g_7_reg_737[1]_i_1_n_0\ : STD_LOGIC;
  signal \dir_g_7_reg_737[1]_i_2_n_0\ : STD_LOGIC;
  signal \dir_g_7_reg_737[1]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond_reg_631[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_reg_631_reg_n_0_[0]\ : STD_LOGIC;
  signal \^gradient_decompositi_u0_gx_data_stream_v_read\ : STD_LOGIC;
  signal i_V_fu_192_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_626 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_626_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_626_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_626_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_626_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_626_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal neg_i7_fu_230_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal neg_i_fu_209_p2 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal or_cond4_fu_349_p2 : STD_LOGIC;
  signal or_cond4_reg_696 : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696[0]_i_9_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_cond4_reg_696_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal or_cond9_fu_288_p2 : STD_LOGIC;
  signal or_cond9_reg_690 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_0_in7_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 17 downto 2 );
  signal p_shl3_cast_fu_396_p1 : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal p_shl_cast_fu_447_p1 : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal sel_tmp1_fu_557_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel_tmp_fu_355_p2 : STD_LOGIC;
  signal sel_tmp_reg_702 : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_10_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_11_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_12_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_5_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_6_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_7_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_8_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702[0]_i_9_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \sel_tmp_reg_702_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal t_V_3_reg_1760 : STD_LOGIC;
  signal \t_V_3_reg_176[0]_i_5_n_0\ : STD_LOGIC;
  signal \^t_v_3_reg_176_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \t_V_3_reg_176_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \t_V_3_reg_176_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal t_V_reg_165 : STD_LOGIC;
  signal \^t_v_reg_165_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_51_fu_361_p2 : STD_LOGIC;
  signal tmp_51_reg_708 : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_51_reg_708_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_53_fu_301_p2 : STD_LOGIC;
  signal tmp_54_reg_685 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp_54_reg_685[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[13]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[9]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685[9]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_54_reg_685_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal tmp_59_fu_411_p2 : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal tmp_60_fu_417_p2 : STD_LOGIC;
  signal tmp_60_reg_716 : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_52_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_17_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_17_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_17_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_31_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_31_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_31_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_40_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_40_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_40_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_45_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_45_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_45_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_45_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_54_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_54_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_54_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_6_n_1\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_6_n_2\ : STD_LOGIC;
  signal \tmp_60_reg_716_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal tmp_63_fu_338_p2 : STD_LOGIC;
  signal tmp_65_fu_455_p2 : STD_LOGIC_VECTOR ( 20 downto 2 );
  signal \tmp_67_reg_727[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_67_reg_727_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_70_reg_6400 : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[13]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_70_reg_640_reg_n_0_[9]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[0]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[10]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[13]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[1]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[2]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[3]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[4]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[5]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[6]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[7]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[8]\ : STD_LOGIC;
  signal \tmp_71_reg_651_reg_n_0_[9]\ : STD_LOGIC;
  signal tmp_reg_671 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \tmp_reg_671[10]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[12]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[13]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[1]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[1]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[1]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[1]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[1]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[5]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[5]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[5]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[5]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[9]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[9]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[9]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[9]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_reg_671[9]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_reg_671_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_671_reg[1]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg_671_reg[1]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_671_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg_671_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_671_reg[5]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg_671_reg[5]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_671_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_reg_671_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_reg_671_reg[9]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_reg_671_reg[9]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_reg_671_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal ult_fu_461_p2 : STD_LOGIC;
  signal ult_reg_722 : STD_LOGIC;
  signal \ult_reg_722[0]_i_10_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_11_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_13_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_14_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_15_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_17_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_18_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_19_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_20_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_21_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_22_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_23_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_24_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_26_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_27_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_28_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_29_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_31_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_32_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_33_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_34_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_35_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_36_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_37_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_38_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_40_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_41_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_42_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_43_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_45_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_46_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_47_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_48_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_49_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_50_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_51_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_52_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_54_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_55_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_56_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_57_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_58_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_59_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_60_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_63_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_64_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_65_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_6_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_7_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_8_n_0\ : STD_LOGIC;
  signal \ult_reg_722[0]_i_9_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_25_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_25_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_25_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_25_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_30_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_30_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_30_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_30_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_39_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_39_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_39_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_39_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_44_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_44_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_44_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_53_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_53_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_53_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_53_n_3\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \ult_reg_722_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \NLW_abs_g_reg_732_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_abs_g_reg_732_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abs_gx_reg_662_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_abs_gx_reg_662_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abs_gx_reg_662_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_abs_gx_reg_662_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_abs_gy_reg_676_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_abs_gy_reg_676_reg[15]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_abs_gy_reg_676_reg[15]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_abs_gy_reg_676_reg[15]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_626_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_626_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_or_cond4_reg_696_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond4_reg_696_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp_reg_702_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sel_tmp_reg_702_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_3_reg_176_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_51_reg_708_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_51_reg_708_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_tmp_60_reg_716_reg[0]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ult_reg_722_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_ult_reg_722_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ult_reg_722_reg[0]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ult_reg_722_reg[0]_i_53_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1\ : label is "soft_lutpair240";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \abs_g_reg_732_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \abs_g_reg_732_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \abs_g_reg_732_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \abs_g_reg_732_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \abs_gx_reg_662[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \abs_gx_reg_662[15]_i_1\ : label is "soft_lutpair242";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \abs_gx_reg_662_reg[15]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \abs_gx_reg_662_reg[15]_i_3\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \abs_gx_reg_662_reg[15]_i_4\ : label is 11;
  attribute SOFT_HLUTNM of \abs_gy_reg_676[14]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \abs_gy_reg_676[15]_i_2\ : label is "soft_lutpair241";
  attribute COMPARATOR_THRESHOLD of \abs_gy_reg_676_reg[15]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \abs_gy_reg_676_reg[15]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD of \abs_gy_reg_676_reg[15]_i_5\ : label is 11;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_3__0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2__0\ : label is "soft_lutpair238";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_626_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \or_cond4_reg_696[0]_i_1\ : label is "soft_lutpair239";
  attribute COMPARATOR_THRESHOLD of \or_cond4_reg_696_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \or_cond4_reg_696_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of \or_cond9_reg_690[0]_i_1\ : label is "soft_lutpair239";
  attribute COMPARATOR_THRESHOLD of \sel_tmp_reg_702_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \sel_tmp_reg_702_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \t_V_3_reg_176_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_51_reg_708_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_51_reg_708_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_54_reg_685[10]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[12]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[13]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[2]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[3]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[6]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[7]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[8]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \tmp_54_reg_685[9]_i_1\ : label is "soft_lutpair245";
  attribute ADDER_THRESHOLD of \tmp_54_reg_685_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_54_reg_685_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_54_reg_685_reg[9]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \tmp_reg_671[10]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \tmp_reg_671[12]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_reg_671[13]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \tmp_reg_671[1]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tmp_reg_671[2]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_reg_671[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \tmp_reg_671[4]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \tmp_reg_671[5]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp_reg_671[6]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tmp_reg_671[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \tmp_reg_671[8]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \tmp_reg_671[9]_i_1\ : label is "soft_lutpair246";
  attribute ADDER_THRESHOLD of \tmp_reg_671_reg[1]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_671_reg[5]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_671_reg[9]_i_2\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(15 downto 0) <= \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(15 downto 0);
  ap_reg_pp0_iter4_exitcond_reg_631 <= \^ap_reg_pp0_iter4_exitcond_reg_631\;
  gradient_decompositi_U0_gx_data_stream_V_read <= \^gradient_decompositi_u0_gx_data_stream_v_read\;
  t_V_3_reg_176_reg(31 downto 0) <= \^t_v_3_reg_176_reg\(31 downto 0);
  \t_V_reg_165_reg[31]_0\(31 downto 0) <= \^t_v_reg_165_reg[31]_0\(31 downto 0);
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grad_gd_data_stream_s_full_n,
      I1 => ap_enable_reg_pp0_iter5_reg_n_0,
      I2 => \^ap_reg_pp0_iter4_exitcond_reg_631\,
      I3 => \ap_CS_fsm[3]_i_2__0_n_0\,
      O => E(0)
    );
\abs_g_reg_732[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(11),
      I1 => tmp_reg_671(11),
      O => \abs_g_reg_732[11]_i_2_n_0\
    );
\abs_g_reg_732[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(10),
      I1 => tmp_reg_671(10),
      O => \abs_g_reg_732[11]_i_3_n_0\
    );
\abs_g_reg_732[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(9),
      I1 => tmp_reg_671(9),
      O => \abs_g_reg_732[11]_i_4_n_0\
    );
\abs_g_reg_732[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(8),
      I1 => tmp_reg_671(8),
      O => \abs_g_reg_732[11]_i_5_n_0\
    );
\abs_g_reg_732[13]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(13),
      I1 => tmp_reg_671(13),
      O => \abs_g_reg_732[13]_i_2_n_0\
    );
\abs_g_reg_732[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(12),
      I1 => tmp_reg_671(12),
      O => \abs_g_reg_732[13]_i_3_n_0\
    );
\abs_g_reg_732[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(3),
      I1 => tmp_reg_671(3),
      O => \abs_g_reg_732[3]_i_2_n_0\
    );
\abs_g_reg_732[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(2),
      I1 => tmp_reg_671(2),
      O => \abs_g_reg_732[3]_i_3_n_0\
    );
\abs_g_reg_732[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(1),
      I1 => tmp_reg_671(1),
      O => \abs_g_reg_732[3]_i_4_n_0\
    );
\abs_g_reg_732[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(0),
      I1 => tmp_reg_671(0),
      O => \abs_g_reg_732[3]_i_5_n_0\
    );
\abs_g_reg_732[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(7),
      I1 => tmp_reg_671(7),
      O => \abs_g_reg_732[7]_i_2_n_0\
    );
\abs_g_reg_732[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(6),
      I1 => tmp_reg_671(6),
      O => \abs_g_reg_732[7]_i_3_n_0\
    );
\abs_g_reg_732[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(5),
      I1 => tmp_reg_671(5),
      O => \abs_g_reg_732[7]_i_4_n_0\
    );
\abs_g_reg_732[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_54_reg_685(4),
      I1 => tmp_reg_671(4),
      O => \abs_g_reg_732[7]_i_5_n_0\
    );
\abs_g_reg_732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(0),
      Q => abs_g_reg_732(0),
      R => '0'
    );
\abs_g_reg_732_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(10),
      Q => abs_g_reg_732(10),
      R => '0'
    );
\abs_g_reg_732_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(11),
      Q => abs_g_reg_732(11),
      R => '0'
    );
\abs_g_reg_732_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_g_reg_732_reg[7]_i_1_n_0\,
      CO(3) => \abs_g_reg_732_reg[11]_i_1_n_0\,
      CO(2) => \abs_g_reg_732_reg[11]_i_1_n_1\,
      CO(1) => \abs_g_reg_732_reg[11]_i_1_n_2\,
      CO(0) => \abs_g_reg_732_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_54_reg_685(11 downto 8),
      O(3 downto 0) => abs_g_fu_477_p2(11 downto 8),
      S(3) => \abs_g_reg_732[11]_i_2_n_0\,
      S(2) => \abs_g_reg_732[11]_i_3_n_0\,
      S(1) => \abs_g_reg_732[11]_i_4_n_0\,
      S(0) => \abs_g_reg_732[11]_i_5_n_0\
    );
\abs_g_reg_732_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(12),
      Q => abs_g_reg_732(12),
      R => '0'
    );
\abs_g_reg_732_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(13),
      Q => abs_g_reg_732(13),
      R => '0'
    );
\abs_g_reg_732_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_g_reg_732_reg[11]_i_1_n_0\,
      CO(3 downto 1) => \NLW_abs_g_reg_732_reg[13]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \abs_g_reg_732_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_54_reg_685(12),
      O(3 downto 2) => \NLW_abs_g_reg_732_reg[13]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => abs_g_fu_477_p2(13 downto 12),
      S(3 downto 2) => B"00",
      S(1) => \abs_g_reg_732[13]_i_2_n_0\,
      S(0) => \abs_g_reg_732[13]_i_3_n_0\
    );
\abs_g_reg_732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(1),
      Q => abs_g_reg_732(1),
      R => '0'
    );
\abs_g_reg_732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(2),
      Q => abs_g_reg_732(2),
      R => '0'
    );
\abs_g_reg_732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(3),
      Q => abs_g_reg_732(3),
      R => '0'
    );
\abs_g_reg_732_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abs_g_reg_732_reg[3]_i_1_n_0\,
      CO(2) => \abs_g_reg_732_reg[3]_i_1_n_1\,
      CO(1) => \abs_g_reg_732_reg[3]_i_1_n_2\,
      CO(0) => \abs_g_reg_732_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_54_reg_685(3 downto 0),
      O(3 downto 0) => abs_g_fu_477_p2(3 downto 0),
      S(3) => \abs_g_reg_732[3]_i_2_n_0\,
      S(2) => \abs_g_reg_732[3]_i_3_n_0\,
      S(1) => \abs_g_reg_732[3]_i_4_n_0\,
      S(0) => \abs_g_reg_732[3]_i_5_n_0\
    );
\abs_g_reg_732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(4),
      Q => abs_g_reg_732(4),
      R => '0'
    );
\abs_g_reg_732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(5),
      Q => abs_g_reg_732(5),
      R => '0'
    );
\abs_g_reg_732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(6),
      Q => abs_g_reg_732(6),
      R => '0'
    );
\abs_g_reg_732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(7),
      Q => abs_g_reg_732(7),
      R => '0'
    );
\abs_g_reg_732_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_g_reg_732_reg[3]_i_1_n_0\,
      CO(3) => \abs_g_reg_732_reg[7]_i_1_n_0\,
      CO(2) => \abs_g_reg_732_reg[7]_i_1_n_1\,
      CO(1) => \abs_g_reg_732_reg[7]_i_1_n_2\,
      CO(0) => \abs_g_reg_732_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_54_reg_685(7 downto 4),
      O(3 downto 0) => abs_g_fu_477_p2(7 downto 4),
      S(3) => \abs_g_reg_732[7]_i_2_n_0\,
      S(2) => \abs_g_reg_732[7]_i_3_n_0\,
      S(1) => \abs_g_reg_732[7]_i_4_n_0\,
      S(0) => \abs_g_reg_732[7]_i_5_n_0\
    );
\abs_g_reg_732_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(8),
      Q => abs_g_reg_732(8),
      R => '0'
    );
\abs_g_reg_732_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => abs_g_fu_477_p2(9),
      Q => abs_g_reg_732(9),
      R => '0'
    );
\abs_gx_reg_662[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      I2 => neg_i_fu_209_p2(14),
      O => \abs_gx_reg_662[14]_i_1_n_0\
    );
\abs_gx_reg_662[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      I2 => neg_i_fu_209_p2(15),
      O => \abs_gx_reg_662[15]_i_1_n_0\
    );
\abs_gx_reg_662[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[8]\,
      I1 => \tmp_70_reg_640_reg_n_0_[9]\,
      O => \abs_gx_reg_662[15]_i_10_n_0\
    );
\abs_gx_reg_662[15]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_11_n_0\
    );
\abs_gx_reg_662[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_12_n_0\
    );
\abs_gx_reg_662[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_13_n_0\
    );
\abs_gx_reg_662[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[6]\,
      I1 => \tmp_70_reg_640_reg_n_0_[7]\,
      O => \abs_gx_reg_662[15]_i_14_n_0\
    );
\abs_gx_reg_662[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[4]\,
      I1 => \tmp_70_reg_640_reg_n_0_[5]\,
      O => \abs_gx_reg_662[15]_i_15_n_0\
    );
\abs_gx_reg_662[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[2]\,
      I1 => \tmp_70_reg_640_reg_n_0_[3]\,
      O => \abs_gx_reg_662[15]_i_16_n_0\
    );
\abs_gx_reg_662[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[0]\,
      I1 => \tmp_70_reg_640_reg_n_0_[1]\,
      O => \abs_gx_reg_662[15]_i_17_n_0\
    );
\abs_gx_reg_662[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[6]\,
      I1 => \tmp_70_reg_640_reg_n_0_[7]\,
      O => \abs_gx_reg_662[15]_i_18_n_0\
    );
\abs_gx_reg_662[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[4]\,
      I1 => \tmp_70_reg_640_reg_n_0_[5]\,
      O => \abs_gx_reg_662[15]_i_19_n_0\
    );
\abs_gx_reg_662[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[2]\,
      I1 => \tmp_70_reg_640_reg_n_0_[3]\,
      O => \abs_gx_reg_662[15]_i_20_n_0\
    );
\abs_gx_reg_662[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[0]\,
      I1 => \tmp_70_reg_640_reg_n_0_[1]\,
      O => \abs_gx_reg_662[15]_i_21_n_0\
    );
\abs_gx_reg_662[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[10]\,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_5_n_0\
    );
\abs_gx_reg_662[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[8]\,
      I1 => \tmp_70_reg_640_reg_n_0_[9]\,
      O => \abs_gx_reg_662[15]_i_6_n_0\
    );
\abs_gx_reg_662[15]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_7_n_0\
    );
\abs_gx_reg_662[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_8_n_0\
    );
\abs_gx_reg_662[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[10]\,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \abs_gx_reg_662[15]_i_9_n_0\
    );
\abs_gx_reg_662_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \abs_gx_reg_662[14]_i_1_n_0\,
      Q => p_shl3_cast_fu_396_p1(18),
      S => '0'
    );
\abs_gx_reg_662_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \abs_gx_reg_662[15]_i_1_n_0\,
      Q => p_shl3_cast_fu_396_p1(19),
      S => '0'
    );
\abs_gx_reg_662_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_gx_reg_662_reg[15]_i_4_n_0\,
      CO(3) => p_0_in7_in,
      CO(2) => \abs_gx_reg_662_reg[15]_i_2_n_1\,
      CO(1) => \abs_gx_reg_662_reg[15]_i_2_n_2\,
      CO(0) => \abs_gx_reg_662_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_70_reg_640_reg_n_0_[13]\,
      DI(1) => \abs_gx_reg_662[15]_i_5_n_0\,
      DI(0) => \abs_gx_reg_662[15]_i_6_n_0\,
      O(3 downto 0) => \NLW_abs_gx_reg_662_reg[15]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \abs_gx_reg_662[15]_i_7_n_0\,
      S(2) => \abs_gx_reg_662[15]_i_8_n_0\,
      S(1) => \abs_gx_reg_662[15]_i_9_n_0\,
      S(0) => \abs_gx_reg_662[15]_i_10_n_0\
    );
\abs_gx_reg_662_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_671_reg[9]_i_2_n_0\,
      CO(3 downto 2) => \NLW_abs_gx_reg_662_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abs_gx_reg_662_reg[15]_i_3_n_2\,
      CO(0) => \abs_gx_reg_662_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_abs_gx_reg_662_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_i_fu_209_p2(15 downto 13),
      S(3) => '0',
      S(2) => \abs_gx_reg_662[15]_i_11_n_0\,
      S(1) => \abs_gx_reg_662[15]_i_12_n_0\,
      S(0) => \abs_gx_reg_662[15]_i_13_n_0\
    );
\abs_gx_reg_662_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abs_gx_reg_662_reg[15]_i_4_n_0\,
      CO(2) => \abs_gx_reg_662_reg[15]_i_4_n_1\,
      CO(1) => \abs_gx_reg_662_reg[15]_i_4_n_2\,
      CO(0) => \abs_gx_reg_662_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \abs_gx_reg_662[15]_i_14_n_0\,
      DI(2) => \abs_gx_reg_662[15]_i_15_n_0\,
      DI(1) => \abs_gx_reg_662[15]_i_16_n_0\,
      DI(0) => \abs_gx_reg_662[15]_i_17_n_0\,
      O(3 downto 0) => \NLW_abs_gx_reg_662_reg[15]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \abs_gx_reg_662[15]_i_18_n_0\,
      S(2) => \abs_gx_reg_662[15]_i_19_n_0\,
      S(1) => \abs_gx_reg_662[15]_i_20_n_0\,
      S(0) => \abs_gx_reg_662[15]_i_21_n_0\
    );
\abs_gy_reg_676[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      I2 => neg_i7_fu_230_p2(14),
      O => \abs_gy_reg_676[14]_i_1_n_0\
    );
\abs_gy_reg_676[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555511100000000"
    )
        port map (
      I0 => ap_reg_pp0_iter1_exitcond_reg_631,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => sobel_gy_data_stream_empty_n,
      I3 => sobel_gx_data_stream_empty_n,
      I4 => \exitcond_reg_631_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_0,
      O => abs_gx_reg_6620
    );
\abs_gy_reg_676[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[10]\,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_10_n_0\
    );
\abs_gy_reg_676[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[8]\,
      I1 => \tmp_71_reg_651_reg_n_0_[9]\,
      O => \abs_gy_reg_676[15]_i_11_n_0\
    );
\abs_gy_reg_676[15]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_12_n_0\
    );
\abs_gy_reg_676[15]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_13_n_0\
    );
\abs_gy_reg_676[15]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_14_n_0\
    );
\abs_gy_reg_676[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[6]\,
      I1 => \tmp_71_reg_651_reg_n_0_[7]\,
      O => \abs_gy_reg_676[15]_i_15_n_0\
    );
\abs_gy_reg_676[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[4]\,
      I1 => \tmp_71_reg_651_reg_n_0_[5]\,
      O => \abs_gy_reg_676[15]_i_16_n_0\
    );
\abs_gy_reg_676[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[2]\,
      I1 => \tmp_71_reg_651_reg_n_0_[3]\,
      O => \abs_gy_reg_676[15]_i_17_n_0\
    );
\abs_gy_reg_676[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[0]\,
      I1 => \tmp_71_reg_651_reg_n_0_[1]\,
      O => \abs_gy_reg_676[15]_i_18_n_0\
    );
\abs_gy_reg_676[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[6]\,
      I1 => \tmp_71_reg_651_reg_n_0_[7]\,
      O => \abs_gy_reg_676[15]_i_19_n_0\
    );
\abs_gy_reg_676[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      I2 => neg_i7_fu_230_p2(15),
      O => \abs_gy_reg_676[15]_i_2_n_0\
    );
\abs_gy_reg_676[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[4]\,
      I1 => \tmp_71_reg_651_reg_n_0_[5]\,
      O => \abs_gy_reg_676[15]_i_20_n_0\
    );
\abs_gy_reg_676[15]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[2]\,
      I1 => \tmp_71_reg_651_reg_n_0_[3]\,
      O => \abs_gy_reg_676[15]_i_21_n_0\
    );
\abs_gy_reg_676[15]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[0]\,
      I1 => \tmp_71_reg_651_reg_n_0_[1]\,
      O => \abs_gy_reg_676[15]_i_22_n_0\
    );
\abs_gy_reg_676[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[10]\,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_6_n_0\
    );
\abs_gy_reg_676[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[8]\,
      I1 => \tmp_71_reg_651_reg_n_0_[9]\,
      O => \abs_gy_reg_676[15]_i_7_n_0\
    );
\abs_gy_reg_676[15]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_8_n_0\
    );
\abs_gy_reg_676[15]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \abs_gy_reg_676[15]_i_9_n_0\
    );
\abs_gy_reg_676_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \abs_gy_reg_676[14]_i_1_n_0\,
      Q => p_shl_cast_fu_447_p1(18),
      S => '0'
    );
\abs_gy_reg_676_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \abs_gy_reg_676[15]_i_2_n_0\,
      Q => p_shl_cast_fu_447_p1(19),
      S => '0'
    );
\abs_gy_reg_676_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \abs_gy_reg_676_reg[15]_i_5_n_0\,
      CO(3) => p_0_in8_in,
      CO(2) => \abs_gy_reg_676_reg[15]_i_3_n_1\,
      CO(1) => \abs_gy_reg_676_reg[15]_i_3_n_2\,
      CO(0) => \abs_gy_reg_676_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_71_reg_651_reg_n_0_[13]\,
      DI(1) => \abs_gy_reg_676[15]_i_6_n_0\,
      DI(0) => \abs_gy_reg_676[15]_i_7_n_0\,
      O(3 downto 0) => \NLW_abs_gy_reg_676_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \abs_gy_reg_676[15]_i_8_n_0\,
      S(2) => \abs_gy_reg_676[15]_i_9_n_0\,
      S(1) => \abs_gy_reg_676[15]_i_10_n_0\,
      S(0) => \abs_gy_reg_676[15]_i_11_n_0\
    );
\abs_gy_reg_676_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_54_reg_685_reg[9]_i_2_n_0\,
      CO(3 downto 2) => \NLW_abs_gy_reg_676_reg[15]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \abs_gy_reg_676_reg[15]_i_4_n_2\,
      CO(0) => \abs_gy_reg_676_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_abs_gy_reg_676_reg[15]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => neg_i7_fu_230_p2(15 downto 13),
      S(3) => '0',
      S(2) => \abs_gy_reg_676[15]_i_12_n_0\,
      S(1) => \abs_gy_reg_676[15]_i_13_n_0\,
      S(0) => \abs_gy_reg_676[15]_i_14_n_0\
    );
\abs_gy_reg_676_reg[15]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \abs_gy_reg_676_reg[15]_i_5_n_0\,
      CO(2) => \abs_gy_reg_676_reg[15]_i_5_n_1\,
      CO(1) => \abs_gy_reg_676_reg[15]_i_5_n_2\,
      CO(0) => \abs_gy_reg_676_reg[15]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \abs_gy_reg_676[15]_i_15_n_0\,
      DI(2) => \abs_gy_reg_676[15]_i_16_n_0\,
      DI(1) => \abs_gy_reg_676[15]_i_17_n_0\,
      DI(0) => \abs_gy_reg_676[15]_i_18_n_0\,
      O(3 downto 0) => \NLW_abs_gy_reg_676_reg[15]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \abs_gy_reg_676[15]_i_19_n_0\,
      S(2) => \abs_gy_reg_676[15]_i_20_n_0\,
      S(1) => \abs_gy_reg_676[15]_i_21_n_0\,
      S(0) => \abs_gy_reg_676[15]_i_22_n_0\
    );
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => CO(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^q\(0),
      I1 => Duplicate_U0_ap_start,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5555DF555555"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_0,
      I3 => \ap_CS_fsm[3]_i_3__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \ap_CS_fsm[2]_i_3__0_n_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0070FFFF"
    )
        port map (
      I0 => sobel_gy_data_stream_empty_n,
      I1 => sobel_gx_data_stream_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \exitcond_reg_631_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter2_i_2_n_0,
      O => \ap_CS_fsm[2]_i_3__0_n_0\
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F0F000F00000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => \ap_CS_fsm[3]_i_3__0_n_0\,
      I3 => ap_enable_reg_pp0_iter5_reg_n_0,
      I4 => \ap_CS_fsm_reg[3]_0\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD5"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => sobel_gy_data_stream_empty_n,
      I2 => sobel_gx_data_stream_empty_n,
      I3 => \exitcond_reg_631_reg_n_0_[0]\,
      O => \ap_CS_fsm[3]_i_2__0_n_0\
    );
\ap_CS_fsm[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm[3]_i_3__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A888A8000088A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^q\(1),
      I3 => CO(0),
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_i_2_n_0,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55757575FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I1 => \exitcond_reg_631_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => sobel_gx_data_stream_empty_n,
      I4 => sobel_gy_data_stream_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_0(0),
      O => ap_enable_reg_pp0_iter0_i_2_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A8000008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_enable_reg_pp0_iter1_reg_0(0),
      I5 => \ap_CS_fsm[2]_i_3__0_n_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A888AAAA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I1 => \exitcond_reg_631_reg_n_0_[0]\,
      I2 => sobel_gx_data_stream_empty_n,
      I3 => sobel_gy_data_stream_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^ap_reg_pp0_iter4_exitcond_reg_631\,
      I1 => grad_gd_data_stream_s_full_n,
      I2 => ap_enable_reg_pp0_iter5_reg_n_0,
      O => ap_enable_reg_pp0_iter2_i_2_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A000A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter5_reg_n_0,
      I3 => CO(0),
      I4 => \^q\(1),
      I5 => ap_block_pp0_stage0_subdone,
      O => ap_enable_reg_pp0_iter5_i_1_n_0
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_0,
      Q => ap_enable_reg_pp0_iter5_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \exitcond_reg_631_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I4 => ap_reg_pp0_iter1_exitcond_reg_631,
      O => \ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_exitcond_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond_reg_631[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_exitcond_reg_631,
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_exitcond_reg_631,
      Q => ap_reg_pp0_iter2_exitcond_reg_631,
      R => '0'
    );
\ap_reg_pp0_iter3_exitcond_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_exitcond_reg_631,
      Q => ap_reg_pp0_iter3_exitcond_reg_631,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond4_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_cond4_reg_696,
      Q => ap_reg_pp0_iter3_or_cond4_reg_696,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond9_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_cond9_reg_690,
      Q => ap_reg_pp0_iter3_or_cond9_reg_690,
      R => '0'
    );
\ap_reg_pp0_iter3_sel_tmp_reg_702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sel_tmp_reg_702,
      Q => ap_reg_pp0_iter3_sel_tmp_reg_702,
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(0),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(2),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(10),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(12),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(11),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(13),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(12),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(14),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(13),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(15),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(1),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(3),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(2),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(4),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(3),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(5),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(4),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(6),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(5),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(7),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(6),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(8),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(7),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(9),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(8),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(10),
      R => '0'
    );
\ap_reg_pp0_iter4_abs_g_reg_732_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => abs_g_reg_732(9),
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(11),
      R => '0'
    );
\ap_reg_pp0_iter4_exitcond_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_exitcond_reg_631,
      Q => \^ap_reg_pp0_iter4_exitcond_reg_631\,
      R => '0'
    );
\dir_g_7_reg_737[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAA0000FBFF0000"
    )
        port map (
      I0 => \dir_g_7_reg_737[1]_i_2_n_0\,
      I1 => tmp_60_reg_716,
      I2 => tmp_51_reg_708,
      I3 => ap_reg_pp0_iter3_or_cond4_reg_696,
      I4 => \dir_g_7_reg_737[0]_i_2_n_0\,
      I5 => \tmp_67_reg_727_reg_n_0_[0]\,
      O => \dir_g_7_reg_737[0]_i_1_n_0\
    );
\dir_g_7_reg_737[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sel_tmp1_fu_557_p3(0),
      I1 => ap_reg_pp0_iter3_exitcond_reg_631,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I4 => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(0),
      O => \dir_g_7_reg_737[0]_i_2_n_0\
    );
\dir_g_7_reg_737[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"330F33BB"
    )
        port map (
      I0 => ap_reg_pp0_iter3_or_cond4_reg_696,
      I1 => ult_reg_722,
      I2 => tmp_60_reg_716,
      I3 => tmp_51_reg_708,
      I4 => ap_reg_pp0_iter3_or_cond9_reg_690,
      O => sel_tmp1_fu_557_p3(0)
    );
\dir_g_7_reg_737[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFF0000"
    )
        port map (
      I0 => \dir_g_7_reg_737[1]_i_2_n_0\,
      I1 => ap_reg_pp0_iter3_or_cond4_reg_696,
      I2 => tmp_51_reg_708,
      I3 => \tmp_67_reg_727_reg_n_0_[0]\,
      I4 => \dir_g_7_reg_737[1]_i_3_n_0\,
      O => \dir_g_7_reg_737[1]_i_1_n_0\
    );
\dir_g_7_reg_737[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => ap_reg_pp0_iter3_exitcond_reg_631,
      I1 => ap_reg_pp0_iter3_sel_tmp_reg_702,
      I2 => tmp_51_reg_708,
      I3 => ap_reg_pp0_iter3_or_cond9_reg_690,
      I4 => \ap_CS_fsm[2]_i_3__0_n_0\,
      O => \dir_g_7_reg_737[1]_i_2_n_0\
    );
\dir_g_7_reg_737[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => sel_tmp1_fu_557_p3(1),
      I1 => ap_reg_pp0_iter3_exitcond_reg_631,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I4 => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(1),
      O => \dir_g_7_reg_737[1]_i_3_n_0\
    );
\dir_g_7_reg_737[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FF03AF030003AF"
    )
        port map (
      I0 => ap_reg_pp0_iter3_or_cond4_reg_696,
      I1 => ap_reg_pp0_iter3_sel_tmp_reg_702,
      I2 => ult_reg_722,
      I3 => tmp_51_reg_708,
      I4 => ap_reg_pp0_iter3_or_cond9_reg_690,
      I5 => tmp_60_reg_716,
      O => sel_tmp1_fu_557_p3(1)
    );
\dir_g_7_reg_737_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dir_g_7_reg_737[0]_i_1_n_0\,
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(0),
      R => '0'
    );
\dir_g_7_reg_737_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \dir_g_7_reg_737[1]_i_1_n_0\,
      Q => \^ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(1),
      R => '0'
    );
\exitcond_reg_631[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I4 => \exitcond_reg_631_reg_n_0_[0]\,
      O => \exitcond_reg_631[0]_i_1_n_0\
    );
\exitcond_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_reg_631[0]_i_1_n_0\,
      Q => \exitcond_reg_631_reg_n_0_[0]\,
      R => '0'
    );
\i_V_reg_626[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_reg_165_reg[31]_0\(0),
      O => i_V_fu_192_p2(0)
    );
\i_V_reg_626_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(0),
      Q => i_V_reg_626(0),
      R => '0'
    );
\i_V_reg_626_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(10),
      Q => i_V_reg_626(10),
      R => '0'
    );
\i_V_reg_626_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(11),
      Q => i_V_reg_626(11),
      R => '0'
    );
\i_V_reg_626_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(12),
      Q => i_V_reg_626(12),
      R => '0'
    );
\i_V_reg_626_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[8]_i_1_n_0\,
      CO(3) => \i_V_reg_626_reg[12]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[12]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[12]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(12 downto 9),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(12 downto 9)
    );
\i_V_reg_626_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(13),
      Q => i_V_reg_626(13),
      R => '0'
    );
\i_V_reg_626_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(14),
      Q => i_V_reg_626(14),
      R => '0'
    );
\i_V_reg_626_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(15),
      Q => i_V_reg_626(15),
      R => '0'
    );
\i_V_reg_626_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(16),
      Q => i_V_reg_626(16),
      R => '0'
    );
\i_V_reg_626_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[12]_i_1_n_0\,
      CO(3) => \i_V_reg_626_reg[16]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[16]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[16]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(16 downto 13),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(16 downto 13)
    );
\i_V_reg_626_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(17),
      Q => i_V_reg_626(17),
      R => '0'
    );
\i_V_reg_626_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(18),
      Q => i_V_reg_626(18),
      R => '0'
    );
\i_V_reg_626_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(19),
      Q => i_V_reg_626(19),
      R => '0'
    );
\i_V_reg_626_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(1),
      Q => i_V_reg_626(1),
      R => '0'
    );
\i_V_reg_626_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(20),
      Q => i_V_reg_626(20),
      R => '0'
    );
\i_V_reg_626_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[16]_i_1_n_0\,
      CO(3) => \i_V_reg_626_reg[20]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[20]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[20]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(20 downto 17),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(20 downto 17)
    );
\i_V_reg_626_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(21),
      Q => i_V_reg_626(21),
      R => '0'
    );
\i_V_reg_626_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(22),
      Q => i_V_reg_626(22),
      R => '0'
    );
\i_V_reg_626_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(23),
      Q => i_V_reg_626(23),
      R => '0'
    );
\i_V_reg_626_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(24),
      Q => i_V_reg_626(24),
      R => '0'
    );
\i_V_reg_626_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[20]_i_1_n_0\,
      CO(3) => \i_V_reg_626_reg[24]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[24]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[24]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(24 downto 21),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(24 downto 21)
    );
\i_V_reg_626_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(25),
      Q => i_V_reg_626(25),
      R => '0'
    );
\i_V_reg_626_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(26),
      Q => i_V_reg_626(26),
      R => '0'
    );
\i_V_reg_626_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(27),
      Q => i_V_reg_626(27),
      R => '0'
    );
\i_V_reg_626_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(28),
      Q => i_V_reg_626(28),
      R => '0'
    );
\i_V_reg_626_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[24]_i_1_n_0\,
      CO(3) => \i_V_reg_626_reg[28]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[28]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[28]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(28 downto 25),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(28 downto 25)
    );
\i_V_reg_626_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(29),
      Q => i_V_reg_626(29),
      R => '0'
    );
\i_V_reg_626_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(2),
      Q => i_V_reg_626(2),
      R => '0'
    );
\i_V_reg_626_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(30),
      Q => i_V_reg_626(30),
      R => '0'
    );
\i_V_reg_626_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(31),
      Q => i_V_reg_626(31),
      R => '0'
    );
\i_V_reg_626_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_626_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_626_reg[31]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_626_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_192_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^t_v_reg_165_reg[31]_0\(31 downto 29)
    );
\i_V_reg_626_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(3),
      Q => i_V_reg_626(3),
      R => '0'
    );
\i_V_reg_626_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(4),
      Q => i_V_reg_626(4),
      R => '0'
    );
\i_V_reg_626_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_626_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[4]_i_1_n_3\,
      CYINIT => \^t_v_reg_165_reg[31]_0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(4 downto 1),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(4 downto 1)
    );
\i_V_reg_626_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(5),
      Q => i_V_reg_626(5),
      R => '0'
    );
\i_V_reg_626_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(6),
      Q => i_V_reg_626(6),
      R => '0'
    );
\i_V_reg_626_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(7),
      Q => i_V_reg_626(7),
      R => '0'
    );
\i_V_reg_626_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(8),
      Q => i_V_reg_626(8),
      R => '0'
    );
\i_V_reg_626_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_626_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_626_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_626_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_626_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_626_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_192_p2(8 downto 5),
      S(3 downto 0) => \^t_v_reg_165_reg[31]_0\(8 downto 5)
    );
\i_V_reg_626_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_fu_192_p2(9),
      Q => i_V_reg_626(9),
      R => '0'
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => grad_gd_data_stream_s_empty_n,
      I1 => nonmax_suppression_U0_gd_data_stream_V_read,
      I2 => grad_gd_data_stream_s_full_n,
      I3 => ap_enable_reg_pp0_iter5_reg_n_0,
      I4 => \^ap_reg_pp0_iter4_exitcond_reg_631\,
      I5 => \ap_CS_fsm[3]_i_2__0_n_0\,
      O => internal_empty_n_reg
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gradient_decompositi_u0_gx_data_stream_v_read\,
      I1 => sobel_gx_data_stream_empty_n,
      I2 => internal_full_n_reg,
      O => mOutPtr110_out
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^gradient_decompositi_u0_gx_data_stream_v_read\,
      I1 => sobel_gy_data_stream_empty_n,
      I2 => internal_full_n_reg_0,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808888888888888"
    )
        port map (
      I0 => nonmax_suppression_U0_gd_data_stream_V_read,
      I1 => grad_gd_data_stream_s_empty_n,
      I2 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I3 => \^ap_reg_pp0_iter4_exitcond_reg_631\,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => grad_gd_data_stream_s_full_n,
      O => mOutPtr110_out_1
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I1 => \^ap_reg_pp0_iter4_exitcond_reg_631\,
      I2 => ap_enable_reg_pp0_iter5_reg_n_0,
      I3 => grad_gd_data_stream_s_full_n,
      O => \ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0\
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => sobel_gy_data_stream_empty_n,
      I1 => sobel_gx_data_stream_empty_n,
      I2 => \exitcond_reg_631_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_0,
      O => \^gradient_decompositi_u0_gx_data_stream_v_read\
    );
\or_cond4_reg_696[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => tmp_63_fu_338_p2,
      I2 => \tmp_70_reg_640_reg_n_0_[13]\,
      I3 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => or_cond4_fu_349_p2
    );
\or_cond4_reg_696[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[4]\,
      I1 => \tmp_70_reg_640_reg_n_0_[5]\,
      O => \or_cond4_reg_696[0]_i_10_n_0\
    );
\or_cond4_reg_696[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[2]\,
      I1 => \tmp_70_reg_640_reg_n_0_[3]\,
      O => \or_cond4_reg_696[0]_i_11_n_0\
    );
\or_cond4_reg_696[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[0]\,
      I1 => \tmp_70_reg_640_reg_n_0_[1]\,
      O => \or_cond4_reg_696[0]_i_12_n_0\
    );
\or_cond4_reg_696[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \or_cond4_reg_696[0]_i_4_n_0\
    );
\or_cond4_reg_696[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \or_cond4_reg_696[0]_i_5_n_0\
    );
\or_cond4_reg_696[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[10]\,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \or_cond4_reg_696[0]_i_6_n_0\
    );
\or_cond4_reg_696[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[8]\,
      I1 => \tmp_70_reg_640_reg_n_0_[9]\,
      O => \or_cond4_reg_696[0]_i_7_n_0\
    );
\or_cond4_reg_696[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[0]\,
      I1 => \tmp_70_reg_640_reg_n_0_[1]\,
      O => \or_cond4_reg_696[0]_i_8_n_0\
    );
\or_cond4_reg_696[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[6]\,
      I1 => \tmp_70_reg_640_reg_n_0_[7]\,
      O => \or_cond4_reg_696[0]_i_9_n_0\
    );
\or_cond4_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => or_cond4_fu_349_p2,
      Q => or_cond4_reg_696,
      R => '0'
    );
\or_cond4_reg_696_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond4_reg_696_reg[0]_i_3_n_0\,
      CO(3) => tmp_63_fu_338_p2,
      CO(2) => \or_cond4_reg_696_reg[0]_i_2_n_1\,
      CO(1) => \or_cond4_reg_696_reg[0]_i_2_n_2\,
      CO(0) => \or_cond4_reg_696_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_70_reg_640_reg_n_0_[13]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_or_cond4_reg_696_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond4_reg_696[0]_i_4_n_0\,
      S(2) => \or_cond4_reg_696[0]_i_5_n_0\,
      S(1) => \or_cond4_reg_696[0]_i_6_n_0\,
      S(0) => \or_cond4_reg_696[0]_i_7_n_0\
    );
\or_cond4_reg_696_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond4_reg_696_reg[0]_i_3_n_0\,
      CO(2) => \or_cond4_reg_696_reg[0]_i_3_n_1\,
      CO(1) => \or_cond4_reg_696_reg[0]_i_3_n_2\,
      CO(0) => \or_cond4_reg_696_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \or_cond4_reg_696[0]_i_8_n_0\,
      O(3 downto 0) => \NLW_or_cond4_reg_696_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond4_reg_696[0]_i_9_n_0\,
      S(2) => \or_cond4_reg_696[0]_i_10_n_0\,
      S(1) => \or_cond4_reg_696[0]_i_11_n_0\,
      S(0) => \or_cond4_reg_696[0]_i_12_n_0\
    );
\or_cond9_reg_690[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      I2 => p_0_in8_in,
      I3 => p_0_in7_in,
      O => or_cond9_fu_288_p2
    );
\or_cond9_reg_690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => or_cond9_fu_288_p2,
      Q => or_cond9_reg_690,
      R => '0'
    );
\sel_tmp_reg_702[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      I1 => p_0_in7_in,
      I2 => \tmp_70_reg_640_reg_n_0_[13]\,
      I3 => tmp_53_fu_301_p2,
      O => sel_tmp_fu_355_p2
    );
\sel_tmp_reg_702[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[4]\,
      I1 => \tmp_71_reg_651_reg_n_0_[5]\,
      O => \sel_tmp_reg_702[0]_i_10_n_0\
    );
\sel_tmp_reg_702[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[2]\,
      I1 => \tmp_71_reg_651_reg_n_0_[3]\,
      O => \sel_tmp_reg_702[0]_i_11_n_0\
    );
\sel_tmp_reg_702[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[0]\,
      I1 => \tmp_71_reg_651_reg_n_0_[1]\,
      O => \sel_tmp_reg_702[0]_i_12_n_0\
    );
\sel_tmp_reg_702[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => p_0_in(13)
    );
\sel_tmp_reg_702[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \sel_tmp_reg_702[0]_i_5_n_0\
    );
\sel_tmp_reg_702[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[10]\,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \sel_tmp_reg_702[0]_i_6_n_0\
    );
\sel_tmp_reg_702[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[8]\,
      I1 => \tmp_71_reg_651_reg_n_0_[9]\,
      O => \sel_tmp_reg_702[0]_i_7_n_0\
    );
\sel_tmp_reg_702[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[0]\,
      I1 => \tmp_71_reg_651_reg_n_0_[1]\,
      O => \sel_tmp_reg_702[0]_i_8_n_0\
    );
\sel_tmp_reg_702[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[6]\,
      I1 => \tmp_71_reg_651_reg_n_0_[7]\,
      O => \sel_tmp_reg_702[0]_i_9_n_0\
    );
\sel_tmp_reg_702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => sel_tmp_fu_355_p2,
      Q => sel_tmp_reg_702,
      R => '0'
    );
\sel_tmp_reg_702_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sel_tmp_reg_702_reg[0]_i_3_n_0\,
      CO(3) => tmp_53_fu_301_p2,
      CO(2) => \sel_tmp_reg_702_reg[0]_i_2_n_1\,
      CO(1) => \sel_tmp_reg_702_reg[0]_i_2_n_2\,
      CO(0) => \sel_tmp_reg_702_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_71_reg_651_reg_n_0_[13]\,
      DI(2 downto 0) => B"000",
      O(3 downto 0) => \NLW_sel_tmp_reg_702_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => p_0_in(13),
      S(2) => \sel_tmp_reg_702[0]_i_5_n_0\,
      S(1) => \sel_tmp_reg_702[0]_i_6_n_0\,
      S(0) => \sel_tmp_reg_702[0]_i_7_n_0\
    );
\sel_tmp_reg_702_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sel_tmp_reg_702_reg[0]_i_3_n_0\,
      CO(2) => \sel_tmp_reg_702_reg[0]_i_3_n_1\,
      CO(1) => \sel_tmp_reg_702_reg[0]_i_3_n_2\,
      CO(0) => \sel_tmp_reg_702_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sel_tmp_reg_702[0]_i_8_n_0\,
      O(3 downto 0) => \NLW_sel_tmp_reg_702_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \sel_tmp_reg_702[0]_i_9_n_0\,
      S(2) => \sel_tmp_reg_702[0]_i_10_n_0\,
      S(1) => \sel_tmp_reg_702[0]_i_11_n_0\,
      S(0) => \sel_tmp_reg_702[0]_i_12_n_0\
    );
\t_V_3_reg_176[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => CO(0),
      O => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_0(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter2_i_2_n_0,
      O => t_V_3_reg_1760
    );
\t_V_3_reg_176[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_3_reg_176_reg\(0),
      O => \t_V_3_reg_176[0]_i_5_n_0\
    );
\t_V_3_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[0]_i_3_n_7\,
      Q => \^t_v_3_reg_176_reg\(0),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_3_reg_176_reg[0]_i_3_n_0\,
      CO(2) => \t_V_3_reg_176_reg[0]_i_3_n_1\,
      CO(1) => \t_V_3_reg_176_reg[0]_i_3_n_2\,
      CO(0) => \t_V_3_reg_176_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \t_V_3_reg_176_reg[0]_i_3_n_4\,
      O(2) => \t_V_3_reg_176_reg[0]_i_3_n_5\,
      O(1) => \t_V_3_reg_176_reg[0]_i_3_n_6\,
      O(0) => \t_V_3_reg_176_reg[0]_i_3_n_7\,
      S(3 downto 1) => \^t_v_3_reg_176_reg\(3 downto 1),
      S(0) => \t_V_3_reg_176[0]_i_5_n_0\
    );
\t_V_3_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[8]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(10),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[8]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(11),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[12]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(12),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[8]_i_1_n_0\,
      CO(3) => \t_V_3_reg_176_reg[12]_i_1_n_0\,
      CO(2) => \t_V_3_reg_176_reg[12]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[12]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[12]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[12]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[12]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[12]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(15 downto 12)
    );
\t_V_3_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[12]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(13),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[12]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(14),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[12]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(15),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[16]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(16),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[12]_i_1_n_0\,
      CO(3) => \t_V_3_reg_176_reg[16]_i_1_n_0\,
      CO(2) => \t_V_3_reg_176_reg[16]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[16]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[16]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[16]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[16]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[16]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(19 downto 16)
    );
\t_V_3_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[16]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(17),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[16]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(18),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[16]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(19),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[0]_i_3_n_6\,
      Q => \^t_v_3_reg_176_reg\(1),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[20]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(20),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[16]_i_1_n_0\,
      CO(3) => \t_V_3_reg_176_reg[20]_i_1_n_0\,
      CO(2) => \t_V_3_reg_176_reg[20]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[20]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[20]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[20]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[20]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[20]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(23 downto 20)
    );
\t_V_3_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[20]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(21),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[20]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(22),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[20]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(23),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[24]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(24),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[20]_i_1_n_0\,
      CO(3) => \t_V_3_reg_176_reg[24]_i_1_n_0\,
      CO(2) => \t_V_3_reg_176_reg[24]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[24]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[24]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[24]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[24]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[24]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(27 downto 24)
    );
\t_V_3_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[24]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(25),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[24]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(26),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[24]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(27),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[28]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(28),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[24]_i_1_n_0\,
      CO(3) => \NLW_t_V_3_reg_176_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \t_V_3_reg_176_reg[28]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[28]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[28]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[28]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[28]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[28]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(31 downto 28)
    );
\t_V_3_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[28]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(29),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[0]_i_3_n_5\,
      Q => \^t_v_3_reg_176_reg\(2),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[28]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(30),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[28]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(31),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[0]_i_3_n_4\,
      Q => \^t_v_3_reg_176_reg\(3),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[4]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(4),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[0]_i_3_n_0\,
      CO(3) => \t_V_3_reg_176_reg[4]_i_1_n_0\,
      CO(2) => \t_V_3_reg_176_reg[4]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[4]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[4]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[4]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[4]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[4]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(7 downto 4)
    );
\t_V_3_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[4]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(5),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[4]_i_1_n_5\,
      Q => \^t_v_3_reg_176_reg\(6),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[4]_i_1_n_4\,
      Q => \^t_v_3_reg_176_reg\(7),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[8]_i_1_n_7\,
      Q => \^t_v_3_reg_176_reg\(8),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_3_reg_176_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_3_reg_176_reg[4]_i_1_n_0\,
      CO(3) => \t_V_3_reg_176_reg[8]_i_1_n_0\,
      CO(2) => \t_V_3_reg_176_reg[8]_i_1_n_1\,
      CO(1) => \t_V_3_reg_176_reg[8]_i_1_n_2\,
      CO(0) => \t_V_3_reg_176_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \t_V_3_reg_176_reg[8]_i_1_n_4\,
      O(2) => \t_V_3_reg_176_reg[8]_i_1_n_5\,
      O(1) => \t_V_3_reg_176_reg[8]_i_1_n_6\,
      O(0) => \t_V_3_reg_176_reg[8]_i_1_n_7\,
      S(3 downto 0) => \^t_v_3_reg_176_reg\(11 downto 8)
    );
\t_V_3_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_1760,
      D => \t_V_3_reg_176_reg[8]_i_1_n_6\,
      Q => \^t_v_3_reg_176_reg\(9),
      R => ap_enable_reg_pp0_iter00
    );
\t_V_reg_165[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \^q\(0),
      I2 => Duplicate_U0_ap_start,
      O => t_V_reg_165
    );
\t_V_reg_165_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(0),
      Q => \^t_v_reg_165_reg[31]_0\(0),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(10),
      Q => \^t_v_reg_165_reg[31]_0\(10),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(11),
      Q => \^t_v_reg_165_reg[31]_0\(11),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(12),
      Q => \^t_v_reg_165_reg[31]_0\(12),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(13),
      Q => \^t_v_reg_165_reg[31]_0\(13),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(14),
      Q => \^t_v_reg_165_reg[31]_0\(14),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(15),
      Q => \^t_v_reg_165_reg[31]_0\(15),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(16),
      Q => \^t_v_reg_165_reg[31]_0\(16),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(17),
      Q => \^t_v_reg_165_reg[31]_0\(17),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(18),
      Q => \^t_v_reg_165_reg[31]_0\(18),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(19),
      Q => \^t_v_reg_165_reg[31]_0\(19),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(1),
      Q => \^t_v_reg_165_reg[31]_0\(1),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(20),
      Q => \^t_v_reg_165_reg[31]_0\(20),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(21),
      Q => \^t_v_reg_165_reg[31]_0\(21),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(22),
      Q => \^t_v_reg_165_reg[31]_0\(22),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(23),
      Q => \^t_v_reg_165_reg[31]_0\(23),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(24),
      Q => \^t_v_reg_165_reg[31]_0\(24),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(25),
      Q => \^t_v_reg_165_reg[31]_0\(25),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(26),
      Q => \^t_v_reg_165_reg[31]_0\(26),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(27),
      Q => \^t_v_reg_165_reg[31]_0\(27),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(28),
      Q => \^t_v_reg_165_reg[31]_0\(28),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(29),
      Q => \^t_v_reg_165_reg[31]_0\(29),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(2),
      Q => \^t_v_reg_165_reg[31]_0\(2),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(30),
      Q => \^t_v_reg_165_reg[31]_0\(30),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(31),
      Q => \^t_v_reg_165_reg[31]_0\(31),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(3),
      Q => \^t_v_reg_165_reg[31]_0\(3),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(4),
      Q => \^t_v_reg_165_reg[31]_0\(4),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(5),
      Q => \^t_v_reg_165_reg[31]_0\(5),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(6),
      Q => \^t_v_reg_165_reg[31]_0\(6),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(7),
      Q => \^t_v_reg_165_reg[31]_0\(7),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(8),
      Q => \^t_v_reg_165_reg[31]_0\(8),
      R => t_V_reg_165
    );
\t_V_reg_165_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => i_V_reg_626(9),
      Q => \^t_v_reg_165_reg[31]_0\(9),
      R => t_V_reg_165
    );
\tmp_51_reg_708[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_671(8),
      I1 => tmp_54_reg_685(8),
      I2 => tmp_reg_671(9),
      I3 => tmp_54_reg_685(9),
      O => \tmp_51_reg_708[0]_i_10_n_0\
    );
\tmp_51_reg_708[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_671(6),
      I1 => tmp_54_reg_685(6),
      I2 => tmp_54_reg_685(7),
      I3 => tmp_reg_671(7),
      O => \tmp_51_reg_708[0]_i_11_n_0\
    );
\tmp_51_reg_708[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_671(4),
      I1 => tmp_54_reg_685(4),
      I2 => tmp_54_reg_685(5),
      I3 => tmp_reg_671(5),
      O => \tmp_51_reg_708[0]_i_12_n_0\
    );
\tmp_51_reg_708[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_671(2),
      I1 => tmp_54_reg_685(2),
      I2 => tmp_54_reg_685(3),
      I3 => tmp_reg_671(3),
      O => \tmp_51_reg_708[0]_i_13_n_0\
    );
\tmp_51_reg_708[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_671(0),
      I1 => tmp_54_reg_685(0),
      I2 => tmp_54_reg_685(1),
      I3 => tmp_reg_671(1),
      O => \tmp_51_reg_708[0]_i_14_n_0\
    );
\tmp_51_reg_708[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_671(6),
      I1 => tmp_54_reg_685(6),
      I2 => tmp_reg_671(7),
      I3 => tmp_54_reg_685(7),
      O => \tmp_51_reg_708[0]_i_15_n_0\
    );
\tmp_51_reg_708[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_671(4),
      I1 => tmp_54_reg_685(4),
      I2 => tmp_reg_671(5),
      I3 => tmp_54_reg_685(5),
      O => \tmp_51_reg_708[0]_i_16_n_0\
    );
\tmp_51_reg_708[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_671(2),
      I1 => tmp_54_reg_685(2),
      I2 => tmp_reg_671(3),
      I3 => tmp_54_reg_685(3),
      O => \tmp_51_reg_708[0]_i_17_n_0\
    );
\tmp_51_reg_708[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_671(0),
      I1 => tmp_54_reg_685(0),
      I2 => tmp_reg_671(1),
      I3 => tmp_54_reg_685(1),
      O => \tmp_51_reg_708[0]_i_18_n_0\
    );
\tmp_51_reg_708[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => p_shl3_cast_fu_396_p1(19),
      I1 => p_shl_cast_fu_447_p1(19),
      I2 => p_shl3_cast_fu_396_p1(18),
      I3 => p_shl_cast_fu_447_p1(18),
      O => \tmp_51_reg_708[0]_i_3_n_0\
    );
\tmp_51_reg_708[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => tmp_reg_671(13),
      I1 => tmp_54_reg_685(13),
      I2 => tmp_reg_671(12),
      I3 => tmp_54_reg_685(12),
      O => \tmp_51_reg_708[0]_i_4_n_0\
    );
\tmp_51_reg_708[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_671(10),
      I1 => tmp_54_reg_685(10),
      I2 => tmp_54_reg_685(11),
      I3 => tmp_reg_671(11),
      O => \tmp_51_reg_708[0]_i_5_n_0\
    );
\tmp_51_reg_708[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => tmp_reg_671(8),
      I1 => tmp_54_reg_685(8),
      I2 => tmp_54_reg_685(9),
      I3 => tmp_reg_671(9),
      O => \tmp_51_reg_708[0]_i_6_n_0\
    );
\tmp_51_reg_708[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_shl_cast_fu_447_p1(19),
      I1 => p_shl3_cast_fu_396_p1(19),
      I2 => p_shl_cast_fu_447_p1(18),
      I3 => p_shl3_cast_fu_396_p1(18),
      O => \tmp_51_reg_708[0]_i_7_n_0\
    );
\tmp_51_reg_708[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_54_reg_685(12),
      I1 => tmp_reg_671(12),
      I2 => tmp_54_reg_685(13),
      I3 => tmp_reg_671(13),
      O => \tmp_51_reg_708[0]_i_8_n_0\
    );
\tmp_51_reg_708[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => tmp_reg_671(10),
      I1 => tmp_54_reg_685(10),
      I2 => tmp_reg_671(11),
      I3 => tmp_54_reg_685(11),
      O => \tmp_51_reg_708[0]_i_9_n_0\
    );
\tmp_51_reg_708_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => tmp_51_fu_361_p2,
      Q => tmp_51_reg_708,
      R => '0'
    );
\tmp_51_reg_708_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_51_reg_708_reg[0]_i_2_n_0\,
      CO(3) => tmp_51_fu_361_p2,
      CO(2) => \tmp_51_reg_708_reg[0]_i_1_n_1\,
      CO(1) => \tmp_51_reg_708_reg[0]_i_1_n_2\,
      CO(0) => \tmp_51_reg_708_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_51_reg_708[0]_i_3_n_0\,
      DI(2) => \tmp_51_reg_708[0]_i_4_n_0\,
      DI(1) => \tmp_51_reg_708[0]_i_5_n_0\,
      DI(0) => \tmp_51_reg_708[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_51_reg_708_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_51_reg_708[0]_i_7_n_0\,
      S(2) => \tmp_51_reg_708[0]_i_8_n_0\,
      S(1) => \tmp_51_reg_708[0]_i_9_n_0\,
      S(0) => \tmp_51_reg_708[0]_i_10_n_0\
    );
\tmp_51_reg_708_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_51_reg_708_reg[0]_i_2_n_0\,
      CO(2) => \tmp_51_reg_708_reg[0]_i_2_n_1\,
      CO(1) => \tmp_51_reg_708_reg[0]_i_2_n_2\,
      CO(0) => \tmp_51_reg_708_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_51_reg_708[0]_i_11_n_0\,
      DI(2) => \tmp_51_reg_708[0]_i_12_n_0\,
      DI(1) => \tmp_51_reg_708[0]_i_13_n_0\,
      DI(0) => \tmp_51_reg_708[0]_i_14_n_0\,
      O(3 downto 0) => \NLW_tmp_51_reg_708_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_51_reg_708[0]_i_15_n_0\,
      S(2) => \tmp_51_reg_708[0]_i_16_n_0\,
      S(1) => \tmp_51_reg_708[0]_i_17_n_0\,
      S(0) => \tmp_51_reg_708[0]_i_18_n_0\
    );
\tmp_54_reg_685[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[10]\,
      I1 => neg_i7_fu_230_p2(10),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[10]_i_1_n_0\
    );
\tmp_54_reg_685[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      I2 => neg_i7_fu_230_p2(11),
      O => \tmp_54_reg_685[11]_i_1_n_0\
    );
\tmp_54_reg_685[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      I2 => neg_i7_fu_230_p2(12),
      O => \tmp_54_reg_685[12]_i_1_n_0\
    );
\tmp_54_reg_685[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in8_in,
      I1 => \tmp_71_reg_651_reg_n_0_[13]\,
      I2 => neg_i7_fu_230_p2(13),
      O => \tmp_54_reg_685[13]_i_1_n_0\
    );
\tmp_54_reg_685[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[1]\,
      I1 => neg_i7_fu_230_p2(1),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[1]_i_1_n_0\
    );
\tmp_54_reg_685[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[0]\,
      O => p_0_in(0)
    );
\tmp_54_reg_685[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[4]\,
      O => p_0_in(4)
    );
\tmp_54_reg_685[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[3]\,
      O => p_0_in(3)
    );
\tmp_54_reg_685[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[2]\,
      O => p_0_in(2)
    );
\tmp_54_reg_685[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[1]\,
      O => p_0_in(1)
    );
\tmp_54_reg_685[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[2]\,
      I1 => neg_i7_fu_230_p2(2),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[2]_i_1_n_0\
    );
\tmp_54_reg_685[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[3]\,
      I1 => neg_i7_fu_230_p2(3),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[3]_i_1_n_0\
    );
\tmp_54_reg_685[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[4]\,
      I1 => neg_i7_fu_230_p2(4),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[4]_i_1_n_0\
    );
\tmp_54_reg_685[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[5]\,
      I1 => neg_i7_fu_230_p2(5),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[5]_i_1_n_0\
    );
\tmp_54_reg_685[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[8]\,
      O => p_0_in(8)
    );
\tmp_54_reg_685[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[7]\,
      O => p_0_in(7)
    );
\tmp_54_reg_685[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[6]\,
      O => p_0_in(6)
    );
\tmp_54_reg_685[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[5]\,
      O => p_0_in(5)
    );
\tmp_54_reg_685[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[6]\,
      I1 => neg_i7_fu_230_p2(6),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[6]_i_1_n_0\
    );
\tmp_54_reg_685[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[7]\,
      I1 => neg_i7_fu_230_p2(7),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[7]_i_1_n_0\
    );
\tmp_54_reg_685[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[8]\,
      I1 => neg_i7_fu_230_p2(8),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[8]_i_1_n_0\
    );
\tmp_54_reg_685[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[9]\,
      I1 => neg_i7_fu_230_p2(9),
      I2 => p_0_in8_in,
      O => \tmp_54_reg_685[9]_i_1_n_0\
    );
\tmp_54_reg_685[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \tmp_54_reg_685[9]_i_3_n_0\
    );
\tmp_54_reg_685[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[13]\,
      O => \tmp_54_reg_685[9]_i_4_n_0\
    );
\tmp_54_reg_685[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[10]\,
      O => p_0_in(10)
    );
\tmp_54_reg_685[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_71_reg_651_reg_n_0_[9]\,
      O => p_0_in(9)
    );
\tmp_54_reg_685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_71_reg_651_reg_n_0_[0]\,
      Q => tmp_54_reg_685(0),
      R => '0'
    );
\tmp_54_reg_685_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[10]_i_1_n_0\,
      Q => tmp_54_reg_685(10),
      R => '0'
    );
\tmp_54_reg_685_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[11]_i_1_n_0\,
      Q => tmp_54_reg_685(11),
      S => '0'
    );
\tmp_54_reg_685_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[12]_i_1_n_0\,
      Q => tmp_54_reg_685(12),
      S => '0'
    );
\tmp_54_reg_685_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[13]_i_1_n_0\,
      Q => tmp_54_reg_685(13),
      S => '0'
    );
\tmp_54_reg_685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[1]_i_1_n_0\,
      Q => tmp_54_reg_685(1),
      R => '0'
    );
\tmp_54_reg_685_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_54_reg_685_reg[1]_i_2_n_0\,
      CO(2) => \tmp_54_reg_685_reg[1]_i_2_n_1\,
      CO(1) => \tmp_54_reg_685_reg[1]_i_2_n_2\,
      CO(0) => \tmp_54_reg_685_reg[1]_i_2_n_3\,
      CYINIT => p_0_in(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_i7_fu_230_p2(4 downto 1),
      S(3 downto 0) => p_0_in(4 downto 1)
    );
\tmp_54_reg_685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[2]_i_1_n_0\,
      Q => tmp_54_reg_685(2),
      R => '0'
    );
\tmp_54_reg_685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[3]_i_1_n_0\,
      Q => tmp_54_reg_685(3),
      R => '0'
    );
\tmp_54_reg_685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[4]_i_1_n_0\,
      Q => tmp_54_reg_685(4),
      R => '0'
    );
\tmp_54_reg_685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[5]_i_1_n_0\,
      Q => tmp_54_reg_685(5),
      R => '0'
    );
\tmp_54_reg_685_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_54_reg_685_reg[1]_i_2_n_0\,
      CO(3) => \tmp_54_reg_685_reg[5]_i_2_n_0\,
      CO(2) => \tmp_54_reg_685_reg[5]_i_2_n_1\,
      CO(1) => \tmp_54_reg_685_reg[5]_i_2_n_2\,
      CO(0) => \tmp_54_reg_685_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_i7_fu_230_p2(8 downto 5),
      S(3 downto 0) => p_0_in(8 downto 5)
    );
\tmp_54_reg_685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[6]_i_1_n_0\,
      Q => tmp_54_reg_685(6),
      R => '0'
    );
\tmp_54_reg_685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[7]_i_1_n_0\,
      Q => tmp_54_reg_685(7),
      R => '0'
    );
\tmp_54_reg_685_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[8]_i_1_n_0\,
      Q => tmp_54_reg_685(8),
      R => '0'
    );
\tmp_54_reg_685_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_54_reg_685[9]_i_1_n_0\,
      Q => tmp_54_reg_685(9),
      R => '0'
    );
\tmp_54_reg_685_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_54_reg_685_reg[5]_i_2_n_0\,
      CO(3) => \tmp_54_reg_685_reg[9]_i_2_n_0\,
      CO(2) => \tmp_54_reg_685_reg[9]_i_2_n_1\,
      CO(1) => \tmp_54_reg_685_reg[9]_i_2_n_2\,
      CO(0) => \tmp_54_reg_685_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_i7_fu_230_p2(12 downto 9),
      S(3) => \tmp_54_reg_685[9]_i_3_n_0\,
      S(2) => \tmp_54_reg_685[9]_i_4_n_0\,
      S(1 downto 0) => p_0_in(10 downto 9)
    );
\tmp_60_reg_716[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555511100000000"
    )
        port map (
      I0 => ap_reg_pp0_iter2_exitcond_reg_631,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => sobel_gy_data_stream_empty_n,
      I3 => sobel_gx_data_stream_empty_n,
      I4 => \exitcond_reg_631_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_0,
      O => abs_g_reg_7320
    );
\tmp_60_reg_716[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => p_shl_cast_fu_447_p1(19),
      I1 => tmp_59_fu_411_p2(17),
      I2 => tmp_59_fu_411_p2(18),
      O => \tmp_60_reg_716[0]_i_10_n_0\
    );
\tmp_60_reg_716[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_shl_cast_fu_447_p1(18),
      I1 => tmp_59_fu_411_p2(16),
      I2 => tmp_59_fu_411_p2(17),
      I3 => p_shl_cast_fu_447_p1(19),
      O => \tmp_60_reg_716[0]_i_11_n_0\
    );
\tmp_60_reg_716[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(15),
      I1 => p_shl_cast_fu_447_p1(19),
      I2 => tmp_54_reg_685(13),
      I3 => tmp_59_fu_411_p2(16),
      I4 => p_shl_cast_fu_447_p1(18),
      O => \tmp_60_reg_716[0]_i_12_n_0\
    );
\tmp_60_reg_716[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_396_p1(19),
      O => p_1_out(17)
    );
\tmp_60_reg_716[0]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl3_cast_fu_396_p1(18),
      O => p_1_out(16)
    );
\tmp_60_reg_716[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(13),
      I1 => p_shl3_cast_fu_396_p1(19),
      O => \tmp_60_reg_716[0]_i_16_n_0\
    );
\tmp_60_reg_716[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(12),
      I1 => p_shl_cast_fu_447_p1(18),
      I2 => tmp_59_fu_411_p2(14),
      O => \tmp_60_reg_716[0]_i_18_n_0\
    );
\tmp_60_reg_716[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(11),
      I1 => tmp_54_reg_685(13),
      I2 => tmp_59_fu_411_p2(13),
      O => \tmp_60_reg_716[0]_i_19_n_0\
    );
\tmp_60_reg_716[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(10),
      I1 => tmp_54_reg_685(12),
      I2 => tmp_59_fu_411_p2(12),
      O => \tmp_60_reg_716[0]_i_20_n_0\
    );
\tmp_60_reg_716[0]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(9),
      I1 => tmp_54_reg_685(11),
      I2 => tmp_59_fu_411_p2(11),
      O => \tmp_60_reg_716[0]_i_21_n_0\
    );
\tmp_60_reg_716[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(14),
      I1 => p_shl_cast_fu_447_p1(18),
      I2 => tmp_54_reg_685(12),
      I3 => tmp_54_reg_685(13),
      I4 => p_shl_cast_fu_447_p1(19),
      I5 => tmp_59_fu_411_p2(15),
      O => \tmp_60_reg_716[0]_i_22_n_0\
    );
\tmp_60_reg_716[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(13),
      I1 => tmp_54_reg_685(13),
      I2 => tmp_54_reg_685(11),
      I3 => tmp_54_reg_685(12),
      I4 => p_shl_cast_fu_447_p1(18),
      I5 => tmp_59_fu_411_p2(14),
      O => \tmp_60_reg_716[0]_i_23_n_0\
    );
\tmp_60_reg_716[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(12),
      I1 => tmp_54_reg_685(12),
      I2 => tmp_54_reg_685(10),
      I3 => tmp_54_reg_685(11),
      I4 => tmp_54_reg_685(13),
      I5 => tmp_59_fu_411_p2(13),
      O => \tmp_60_reg_716[0]_i_24_n_0\
    );
\tmp_60_reg_716[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(11),
      I1 => tmp_54_reg_685(11),
      I2 => tmp_54_reg_685(9),
      I3 => tmp_54_reg_685(10),
      I4 => tmp_54_reg_685(12),
      I5 => tmp_59_fu_411_p2(12),
      O => \tmp_60_reg_716[0]_i_25_n_0\
    );
\tmp_60_reg_716[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(12),
      I1 => p_shl3_cast_fu_396_p1(18),
      O => \tmp_60_reg_716[0]_i_27_n_0\
    );
\tmp_60_reg_716[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(11),
      I1 => tmp_reg_671(13),
      O => \tmp_60_reg_716[0]_i_28_n_0\
    );
\tmp_60_reg_716[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(10),
      I1 => tmp_reg_671(12),
      O => \tmp_60_reg_716[0]_i_29_n_0\
    );
\tmp_60_reg_716[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(9),
      I1 => tmp_reg_671(11),
      O => \tmp_60_reg_716[0]_i_30_n_0\
    );
\tmp_60_reg_716[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(8),
      I1 => tmp_54_reg_685(10),
      I2 => tmp_59_fu_411_p2(10),
      O => \tmp_60_reg_716[0]_i_32_n_0\
    );
\tmp_60_reg_716[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(7),
      I1 => tmp_54_reg_685(9),
      I2 => tmp_59_fu_411_p2(9),
      O => \tmp_60_reg_716[0]_i_33_n_0\
    );
\tmp_60_reg_716[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(6),
      I1 => tmp_54_reg_685(8),
      I2 => tmp_59_fu_411_p2(8),
      O => \tmp_60_reg_716[0]_i_34_n_0\
    );
\tmp_60_reg_716[0]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(5),
      I1 => tmp_54_reg_685(7),
      I2 => tmp_59_fu_411_p2(7),
      O => \tmp_60_reg_716[0]_i_35_n_0\
    );
\tmp_60_reg_716[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(10),
      I1 => tmp_54_reg_685(10),
      I2 => tmp_54_reg_685(8),
      I3 => tmp_54_reg_685(9),
      I4 => tmp_54_reg_685(11),
      I5 => tmp_59_fu_411_p2(11),
      O => \tmp_60_reg_716[0]_i_36_n_0\
    );
\tmp_60_reg_716[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(9),
      I1 => tmp_54_reg_685(9),
      I2 => tmp_54_reg_685(7),
      I3 => tmp_54_reg_685(8),
      I4 => tmp_54_reg_685(10),
      I5 => tmp_59_fu_411_p2(10),
      O => \tmp_60_reg_716[0]_i_37_n_0\
    );
\tmp_60_reg_716[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(8),
      I1 => tmp_54_reg_685(8),
      I2 => tmp_54_reg_685(6),
      I3 => tmp_54_reg_685(7),
      I4 => tmp_54_reg_685(9),
      I5 => tmp_59_fu_411_p2(9),
      O => \tmp_60_reg_716[0]_i_38_n_0\
    );
\tmp_60_reg_716[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(7),
      I1 => tmp_54_reg_685(7),
      I2 => tmp_54_reg_685(5),
      I3 => tmp_54_reg_685(6),
      I4 => tmp_54_reg_685(8),
      I5 => tmp_59_fu_411_p2(8),
      O => \tmp_60_reg_716[0]_i_39_n_0\
    );
\tmp_60_reg_716[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_60_reg_716_reg[0]_i_5_n_0\,
      O => tmp_59_fu_411_p2(20)
    );
\tmp_60_reg_716[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(8),
      I1 => tmp_reg_671(10),
      O => \tmp_60_reg_716[0]_i_41_n_0\
    );
\tmp_60_reg_716[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(7),
      I1 => tmp_reg_671(9),
      O => \tmp_60_reg_716[0]_i_42_n_0\
    );
\tmp_60_reg_716[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(6),
      I1 => tmp_reg_671(8),
      O => \tmp_60_reg_716[0]_i_43_n_0\
    );
\tmp_60_reg_716[0]_i_44\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(5),
      I1 => tmp_reg_671(7),
      O => \tmp_60_reg_716[0]_i_44_n_0\
    );
\tmp_60_reg_716[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(4),
      I1 => tmp_54_reg_685(6),
      I2 => tmp_59_fu_411_p2(6),
      O => \tmp_60_reg_716[0]_i_46_n_0\
    );
\tmp_60_reg_716[0]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(3),
      I1 => tmp_54_reg_685(5),
      I2 => tmp_59_fu_411_p2(5),
      O => \tmp_60_reg_716[0]_i_47_n_0\
    );
\tmp_60_reg_716[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(2),
      I1 => tmp_54_reg_685(4),
      I2 => tmp_59_fu_411_p2(4),
      O => \tmp_60_reg_716[0]_i_48_n_0\
    );
\tmp_60_reg_716[0]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(1),
      I1 => tmp_54_reg_685(3),
      I2 => tmp_59_fu_411_p2(3),
      O => \tmp_60_reg_716[0]_i_49_n_0\
    );
\tmp_60_reg_716[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(6),
      I1 => tmp_54_reg_685(6),
      I2 => tmp_54_reg_685(4),
      I3 => tmp_54_reg_685(5),
      I4 => tmp_54_reg_685(7),
      I5 => tmp_59_fu_411_p2(7),
      O => \tmp_60_reg_716[0]_i_50_n_0\
    );
\tmp_60_reg_716[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(5),
      I1 => tmp_54_reg_685(5),
      I2 => tmp_54_reg_685(3),
      I3 => tmp_54_reg_685(4),
      I4 => tmp_54_reg_685(6),
      I5 => tmp_59_fu_411_p2(6),
      O => \tmp_60_reg_716[0]_i_51_n_0\
    );
\tmp_60_reg_716[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(4),
      I1 => tmp_54_reg_685(4),
      I2 => tmp_54_reg_685(2),
      I3 => tmp_54_reg_685(3),
      I4 => tmp_54_reg_685(5),
      I5 => tmp_59_fu_411_p2(5),
      O => \tmp_60_reg_716[0]_i_52_n_0\
    );
\tmp_60_reg_716[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D42B2BD42BD4D42B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(3),
      I1 => tmp_54_reg_685(3),
      I2 => tmp_54_reg_685(1),
      I3 => tmp_54_reg_685(2),
      I4 => tmp_54_reg_685(4),
      I5 => tmp_59_fu_411_p2(4),
      O => \tmp_60_reg_716[0]_i_53_n_0\
    );
\tmp_60_reg_716[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(4),
      I1 => tmp_reg_671(6),
      O => \tmp_60_reg_716[0]_i_55_n_0\
    );
\tmp_60_reg_716[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(3),
      I1 => tmp_reg_671(5),
      O => \tmp_60_reg_716[0]_i_56_n_0\
    );
\tmp_60_reg_716[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(2),
      I1 => tmp_reg_671(4),
      O => \tmp_60_reg_716[0]_i_57_n_0\
    );
\tmp_60_reg_716[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(1),
      I1 => tmp_reg_671(3),
      O => \tmp_60_reg_716[0]_i_58_n_0\
    );
\tmp_60_reg_716[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_54_reg_685(2),
      I1 => tmp_54_reg_685(0),
      O => \tmp_60_reg_716[0]_i_59_n_0\
    );
\tmp_60_reg_716[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => tmp_54_reg_685(0),
      I1 => tmp_54_reg_685(2),
      I2 => tmp_54_reg_685(1),
      I3 => tmp_54_reg_685(3),
      I4 => tmp_59_fu_411_p2(3),
      O => \tmp_60_reg_716[0]_i_60_n_0\
    );
\tmp_60_reg_716[0]_i_61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_54_reg_685(2),
      I1 => tmp_54_reg_685(0),
      I2 => tmp_59_fu_411_p2(2),
      O => \tmp_60_reg_716[0]_i_61_n_0\
    );
\tmp_60_reg_716[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_54_reg_685(1),
      O => \tmp_60_reg_716[0]_i_62_n_0\
    );
\tmp_60_reg_716[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_54_reg_685(0),
      O => \tmp_60_reg_716[0]_i_63_n_0\
    );
\tmp_60_reg_716[0]_i_64\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_671(0),
      O => \tmp_60_reg_716[0]_i_64_n_0\
    );
\tmp_60_reg_716[0]_i_65\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_reg_671(0),
      I1 => tmp_reg_671(2),
      O => \tmp_60_reg_716[0]_i_65_n_0\
    );
\tmp_60_reg_716[0]_i_66\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_671(1),
      O => \tmp_60_reg_716[0]_i_66_n_0\
    );
\tmp_60_reg_716[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_59_fu_411_p2(16),
      I1 => p_shl_cast_fu_447_p1(18),
      O => \tmp_60_reg_716[0]_i_7_n_0\
    );
\tmp_60_reg_716[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => tmp_54_reg_685(13),
      I1 => p_shl_cast_fu_447_p1(19),
      I2 => tmp_59_fu_411_p2(15),
      O => \tmp_60_reg_716[0]_i_8_n_0\
    );
\tmp_60_reg_716[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_59_fu_411_p2(19),
      O => \tmp_60_reg_716[0]_i_9_n_0\
    );
\tmp_60_reg_716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => tmp_60_fu_417_p2,
      Q => tmp_60_reg_716,
      R => '0'
    );
\tmp_60_reg_716_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_26_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_13_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_13_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_13_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_reg_671(12 downto 9),
      O(3 downto 0) => tmp_59_fu_411_p2(16 downto 13),
      S(3) => \tmp_60_reg_716[0]_i_27_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_28_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_29_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_30_n_0\
    );
\tmp_60_reg_716_reg[0]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_31_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_17_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_17_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_17_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_17_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_60_reg_716[0]_i_32_n_0\,
      DI(2) => \tmp_60_reg_716[0]_i_33_n_0\,
      DI(1) => \tmp_60_reg_716[0]_i_34_n_0\,
      DI(0) => \tmp_60_reg_716[0]_i_35_n_0\,
      O(3 downto 0) => \NLW_tmp_60_reg_716_reg[0]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_60_reg_716[0]_i_36_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_37_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_38_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_39_n_0\
    );
\tmp_60_reg_716_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_3_n_0\,
      CO(3 downto 1) => \NLW_tmp_60_reg_716_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_60_reg_716_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_59_fu_411_p2(20),
      O(3 downto 2) => \NLW_tmp_60_reg_716_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_60_fu_417_p2,
      O(0) => \NLW_tmp_60_reg_716_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_60_reg_716_reg[0]_i_5_n_0\
    );
\tmp_60_reg_716_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_40_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_26_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_26_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_26_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_reg_671(8 downto 5),
      O(3 downto 0) => tmp_59_fu_411_p2(12 downto 9),
      S(3) => \tmp_60_reg_716[0]_i_41_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_42_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_43_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_44_n_0\
    );
\tmp_60_reg_716_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_6_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_3_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_3_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_3_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => tmp_59_fu_411_p2(19 downto 18),
      DI(1) => \tmp_60_reg_716[0]_i_7_n_0\,
      DI(0) => \tmp_60_reg_716[0]_i_8_n_0\,
      O(3 downto 0) => \NLW_tmp_60_reg_716_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_60_reg_716[0]_i_9_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_10_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_11_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_12_n_0\
    );
\tmp_60_reg_716_reg[0]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_45_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_31_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_31_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_31_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_60_reg_716[0]_i_46_n_0\,
      DI(2) => \tmp_60_reg_716[0]_i_47_n_0\,
      DI(1) => \tmp_60_reg_716[0]_i_48_n_0\,
      DI(0) => \tmp_60_reg_716[0]_i_49_n_0\,
      O(3 downto 0) => \NLW_tmp_60_reg_716_reg[0]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_60_reg_716[0]_i_50_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_51_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_52_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_53_n_0\
    );
\tmp_60_reg_716_reg[0]_i_40\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_54_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_40_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_40_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_40_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_40_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_reg_671(4 downto 1),
      O(3 downto 0) => tmp_59_fu_411_p2(8 downto 5),
      S(3) => \tmp_60_reg_716[0]_i_55_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_56_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_57_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_58_n_0\
    );
\tmp_60_reg_716_reg[0]_i_45\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_60_reg_716_reg[0]_i_45_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_45_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_45_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_45_n_3\,
      CYINIT => '1',
      DI(3) => \tmp_60_reg_716[0]_i_59_n_0\,
      DI(2) => tmp_59_fu_411_p2(2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_tmp_60_reg_716_reg[0]_i_45_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_60_reg_716[0]_i_60_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_61_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_62_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_63_n_0\
    );
\tmp_60_reg_716_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_13_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_5_n_0\,
      CO(2) => \NLW_tmp_60_reg_716_reg[0]_i_5_CO_UNCONNECTED\(2),
      CO(1) => \tmp_60_reg_716_reg[0]_i_5_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => p_shl3_cast_fu_396_p1(19 downto 18),
      DI(0) => tmp_reg_671(13),
      O(3) => \NLW_tmp_60_reg_716_reg[0]_i_5_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_59_fu_411_p2(19 downto 17),
      S(3) => '1',
      S(2 downto 1) => p_1_out(17 downto 16),
      S(0) => \tmp_60_reg_716[0]_i_16_n_0\
    );
\tmp_60_reg_716_reg[0]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_60_reg_716_reg[0]_i_54_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_54_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_54_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => tmp_reg_671(0),
      DI(2) => '0',
      DI(1) => \tmp_60_reg_716[0]_i_64_n_0\,
      DI(0) => '0',
      O(3 downto 1) => tmp_59_fu_411_p2(4 downto 2),
      O(0) => \NLW_tmp_60_reg_716_reg[0]_i_54_O_UNCONNECTED\(0),
      S(3) => \tmp_60_reg_716[0]_i_65_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_66_n_0\,
      S(1) => tmp_reg_671(0),
      S(0) => '0'
    );
\tmp_60_reg_716_reg[0]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_60_reg_716_reg[0]_i_17_n_0\,
      CO(3) => \tmp_60_reg_716_reg[0]_i_6_n_0\,
      CO(2) => \tmp_60_reg_716_reg[0]_i_6_n_1\,
      CO(1) => \tmp_60_reg_716_reg[0]_i_6_n_2\,
      CO(0) => \tmp_60_reg_716_reg[0]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_60_reg_716[0]_i_18_n_0\,
      DI(2) => \tmp_60_reg_716[0]_i_19_n_0\,
      DI(1) => \tmp_60_reg_716[0]_i_20_n_0\,
      DI(0) => \tmp_60_reg_716[0]_i_21_n_0\,
      O(3 downto 0) => \NLW_tmp_60_reg_716_reg[0]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_60_reg_716[0]_i_22_n_0\,
      S(2) => \tmp_60_reg_716[0]_i_23_n_0\,
      S(1) => \tmp_60_reg_716[0]_i_24_n_0\,
      S(0) => \tmp_60_reg_716[0]_i_25_n_0\
    );
\tmp_67_reg_727[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \tmp_67_reg_727[0]_i_2_n_0\,
      I1 => \tmp_67_reg_727[0]_i_3_n_0\,
      I2 => abs_g_reg_7320,
      I3 => \tmp_67_reg_727_reg_n_0_[0]\,
      O => \tmp_67_reg_727[0]_i_1_n_0\
    );
\tmp_67_reg_727[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_i_2_n_0,
      I1 => tmp_54_reg_685(0),
      I2 => tmp_54_reg_685(1),
      I3 => tmp_54_reg_685(2),
      I4 => \ap_CS_fsm[3]_i_2__0_n_0\,
      I5 => \tmp_67_reg_727[0]_i_4_n_0\,
      O => \tmp_67_reg_727[0]_i_2_n_0\
    );
\tmp_67_reg_727[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \tmp_67_reg_727[0]_i_5_n_0\,
      I1 => \tmp_67_reg_727[0]_i_6_n_0\,
      I2 => \tmp_67_reg_727[0]_i_7_n_0\,
      I3 => \tmp_67_reg_727[0]_i_8_n_0\,
      O => \tmp_67_reg_727[0]_i_3_n_0\
    );
\tmp_67_reg_727[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_54_reg_685(5),
      I1 => tmp_54_reg_685(6),
      I2 => tmp_54_reg_685(3),
      I3 => tmp_54_reg_685(4),
      I4 => tmp_54_reg_685(8),
      I5 => tmp_54_reg_685(7),
      O => \tmp_67_reg_727[0]_i_4_n_0\
    );
\tmp_67_reg_727[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_reg_671(13),
      I1 => p_shl3_cast_fu_396_p1(18),
      I2 => tmp_reg_671(11),
      I3 => tmp_reg_671(12),
      I4 => ap_reg_pp0_iter2_exitcond_reg_631,
      I5 => p_shl3_cast_fu_396_p1(19),
      O => \tmp_67_reg_727[0]_i_5_n_0\
    );
\tmp_67_reg_727[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_reg_671(7),
      I1 => tmp_reg_671(8),
      I2 => tmp_reg_671(5),
      I3 => tmp_reg_671(6),
      I4 => tmp_reg_671(10),
      I5 => tmp_reg_671(9),
      O => \tmp_67_reg_727[0]_i_6_n_0\
    );
\tmp_67_reg_727[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_54_reg_685(11),
      I1 => tmp_54_reg_685(12),
      I2 => tmp_54_reg_685(9),
      I3 => tmp_54_reg_685(10),
      I4 => p_shl_cast_fu_447_p1(18),
      I5 => tmp_54_reg_685(13),
      O => \tmp_67_reg_727[0]_i_7_n_0\
    );
\tmp_67_reg_727[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_reg_671(1),
      I1 => tmp_reg_671(2),
      I2 => p_shl_cast_fu_447_p1(19),
      I3 => tmp_reg_671(0),
      I4 => tmp_reg_671(4),
      I5 => tmp_reg_671(3),
      O => \tmp_67_reg_727[0]_i_8_n_0\
    );
\tmp_67_reg_727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_67_reg_727[0]_i_1_n_0\,
      Q => \tmp_67_reg_727_reg_n_0_[0]\,
      R => '0'
    );
\tmp_70_reg_640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(0),
      Q => \tmp_70_reg_640_reg_n_0_[0]\,
      R => '0'
    );
\tmp_70_reg_640_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(10),
      Q => \tmp_70_reg_640_reg_n_0_[10]\,
      R => '0'
    );
\tmp_70_reg_640_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(11),
      Q => \tmp_70_reg_640_reg_n_0_[13]\,
      R => '0'
    );
\tmp_70_reg_640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(1),
      Q => \tmp_70_reg_640_reg_n_0_[1]\,
      R => '0'
    );
\tmp_70_reg_640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(2),
      Q => \tmp_70_reg_640_reg_n_0_[2]\,
      R => '0'
    );
\tmp_70_reg_640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(3),
      Q => \tmp_70_reg_640_reg_n_0_[3]\,
      R => '0'
    );
\tmp_70_reg_640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(4),
      Q => \tmp_70_reg_640_reg_n_0_[4]\,
      R => '0'
    );
\tmp_70_reg_640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(5),
      Q => \tmp_70_reg_640_reg_n_0_[5]\,
      R => '0'
    );
\tmp_70_reg_640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(6),
      Q => \tmp_70_reg_640_reg_n_0_[6]\,
      R => '0'
    );
\tmp_70_reg_640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(7),
      Q => \tmp_70_reg_640_reg_n_0_[7]\,
      R => '0'
    );
\tmp_70_reg_640_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(8),
      Q => \tmp_70_reg_640_reg_n_0_[8]\,
      R => '0'
    );
\tmp_70_reg_640_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => \tmp_70_reg_640_reg[13]_0\(9),
      Q => \tmp_70_reg_640_reg_n_0_[9]\,
      R => '0'
    );
\tmp_71_reg_651[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008F0000000000"
    )
        port map (
      I0 => sobel_gx_data_stream_empty_n,
      I1 => sobel_gy_data_stream_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \exitcond_reg_631_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter2_i_2_n_0,
      O => tmp_70_reg_6400
    );
\tmp_71_reg_651_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(0),
      Q => \tmp_71_reg_651_reg_n_0_[0]\,
      R => '0'
    );
\tmp_71_reg_651_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(10),
      Q => \tmp_71_reg_651_reg_n_0_[10]\,
      R => '0'
    );
\tmp_71_reg_651_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(11),
      Q => \tmp_71_reg_651_reg_n_0_[13]\,
      R => '0'
    );
\tmp_71_reg_651_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(1),
      Q => \tmp_71_reg_651_reg_n_0_[1]\,
      R => '0'
    );
\tmp_71_reg_651_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(2),
      Q => \tmp_71_reg_651_reg_n_0_[2]\,
      R => '0'
    );
\tmp_71_reg_651_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(3),
      Q => \tmp_71_reg_651_reg_n_0_[3]\,
      R => '0'
    );
\tmp_71_reg_651_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(4),
      Q => \tmp_71_reg_651_reg_n_0_[4]\,
      R => '0'
    );
\tmp_71_reg_651_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(5),
      Q => \tmp_71_reg_651_reg_n_0_[5]\,
      R => '0'
    );
\tmp_71_reg_651_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(6),
      Q => \tmp_71_reg_651_reg_n_0_[6]\,
      R => '0'
    );
\tmp_71_reg_651_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(7),
      Q => \tmp_71_reg_651_reg_n_0_[7]\,
      R => '0'
    );
\tmp_71_reg_651_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(8),
      Q => \tmp_71_reg_651_reg_n_0_[8]\,
      R => '0'
    );
\tmp_71_reg_651_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_70_reg_6400,
      D => D(9),
      Q => \tmp_71_reg_651_reg_n_0_[9]\,
      R => '0'
    );
\tmp_reg_671[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[10]\,
      I1 => neg_i_fu_209_p2(10),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[10]_i_1_n_0\
    );
\tmp_reg_671[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      I2 => neg_i_fu_209_p2(11),
      O => \tmp_reg_671[11]_i_1_n_0\
    );
\tmp_reg_671[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      I2 => neg_i_fu_209_p2(12),
      O => \tmp_reg_671[12]_i_1_n_0\
    );
\tmp_reg_671[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => \tmp_70_reg_640_reg_n_0_[13]\,
      I2 => neg_i_fu_209_p2(13),
      O => \tmp_reg_671[13]_i_1_n_0\
    );
\tmp_reg_671[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[1]\,
      I1 => neg_i_fu_209_p2(1),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[1]_i_1_n_0\
    );
\tmp_reg_671[1]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[0]\,
      O => \tmp_reg_671[1]_i_3_n_0\
    );
\tmp_reg_671[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[4]\,
      O => \tmp_reg_671[1]_i_4_n_0\
    );
\tmp_reg_671[1]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[3]\,
      O => \tmp_reg_671[1]_i_5_n_0\
    );
\tmp_reg_671[1]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[2]\,
      O => \tmp_reg_671[1]_i_6_n_0\
    );
\tmp_reg_671[1]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[1]\,
      O => \tmp_reg_671[1]_i_7_n_0\
    );
\tmp_reg_671[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[2]\,
      I1 => neg_i_fu_209_p2(2),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[2]_i_1_n_0\
    );
\tmp_reg_671[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[3]\,
      I1 => neg_i_fu_209_p2(3),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[3]_i_1_n_0\
    );
\tmp_reg_671[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[4]\,
      I1 => neg_i_fu_209_p2(4),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[4]_i_1_n_0\
    );
\tmp_reg_671[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[5]\,
      I1 => neg_i_fu_209_p2(5),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[5]_i_1_n_0\
    );
\tmp_reg_671[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[8]\,
      O => \tmp_reg_671[5]_i_3_n_0\
    );
\tmp_reg_671[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[7]\,
      O => \tmp_reg_671[5]_i_4_n_0\
    );
\tmp_reg_671[5]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[6]\,
      O => \tmp_reg_671[5]_i_5_n_0\
    );
\tmp_reg_671[5]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[5]\,
      O => \tmp_reg_671[5]_i_6_n_0\
    );
\tmp_reg_671[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[6]\,
      I1 => neg_i_fu_209_p2(6),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[6]_i_1_n_0\
    );
\tmp_reg_671[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[7]\,
      I1 => neg_i_fu_209_p2(7),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[7]_i_1_n_0\
    );
\tmp_reg_671[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[8]\,
      I1 => neg_i_fu_209_p2(8),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[8]_i_1_n_0\
    );
\tmp_reg_671[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[9]\,
      I1 => neg_i_fu_209_p2(9),
      I2 => p_0_in7_in,
      O => \tmp_reg_671[9]_i_1_n_0\
    );
\tmp_reg_671[9]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \tmp_reg_671[9]_i_3_n_0\
    );
\tmp_reg_671[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[13]\,
      O => \tmp_reg_671[9]_i_4_n_0\
    );
\tmp_reg_671[9]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[10]\,
      O => \tmp_reg_671[9]_i_5_n_0\
    );
\tmp_reg_671[9]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tmp_70_reg_640_reg_n_0_[9]\,
      O => \tmp_reg_671[9]_i_6_n_0\
    );
\tmp_reg_671_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_70_reg_640_reg_n_0_[0]\,
      Q => tmp_reg_671(0),
      R => '0'
    );
\tmp_reg_671_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[10]_i_1_n_0\,
      Q => tmp_reg_671(10),
      R => '0'
    );
\tmp_reg_671_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[11]_i_1_n_0\,
      Q => tmp_reg_671(11),
      S => '0'
    );
\tmp_reg_671_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[12]_i_1_n_0\,
      Q => tmp_reg_671(12),
      S => '0'
    );
\tmp_reg_671_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[13]_i_1_n_0\,
      Q => tmp_reg_671(13),
      S => '0'
    );
\tmp_reg_671_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[1]_i_1_n_0\,
      Q => tmp_reg_671(1),
      R => '0'
    );
\tmp_reg_671_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_reg_671_reg[1]_i_2_n_0\,
      CO(2) => \tmp_reg_671_reg[1]_i_2_n_1\,
      CO(1) => \tmp_reg_671_reg[1]_i_2_n_2\,
      CO(0) => \tmp_reg_671_reg[1]_i_2_n_3\,
      CYINIT => \tmp_reg_671[1]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_i_fu_209_p2(4 downto 1),
      S(3) => \tmp_reg_671[1]_i_4_n_0\,
      S(2) => \tmp_reg_671[1]_i_5_n_0\,
      S(1) => \tmp_reg_671[1]_i_6_n_0\,
      S(0) => \tmp_reg_671[1]_i_7_n_0\
    );
\tmp_reg_671_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[2]_i_1_n_0\,
      Q => tmp_reg_671(2),
      R => '0'
    );
\tmp_reg_671_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[3]_i_1_n_0\,
      Q => tmp_reg_671(3),
      R => '0'
    );
\tmp_reg_671_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[4]_i_1_n_0\,
      Q => tmp_reg_671(4),
      R => '0'
    );
\tmp_reg_671_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[5]_i_1_n_0\,
      Q => tmp_reg_671(5),
      R => '0'
    );
\tmp_reg_671_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_671_reg[1]_i_2_n_0\,
      CO(3) => \tmp_reg_671_reg[5]_i_2_n_0\,
      CO(2) => \tmp_reg_671_reg[5]_i_2_n_1\,
      CO(1) => \tmp_reg_671_reg[5]_i_2_n_2\,
      CO(0) => \tmp_reg_671_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_i_fu_209_p2(8 downto 5),
      S(3) => \tmp_reg_671[5]_i_3_n_0\,
      S(2) => \tmp_reg_671[5]_i_4_n_0\,
      S(1) => \tmp_reg_671[5]_i_5_n_0\,
      S(0) => \tmp_reg_671[5]_i_6_n_0\
    );
\tmp_reg_671_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[6]_i_1_n_0\,
      Q => tmp_reg_671(6),
      R => '0'
    );
\tmp_reg_671_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[7]_i_1_n_0\,
      Q => tmp_reg_671(7),
      R => '0'
    );
\tmp_reg_671_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[8]_i_1_n_0\,
      Q => tmp_reg_671(8),
      R => '0'
    );
\tmp_reg_671_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_gx_reg_6620,
      D => \tmp_reg_671[9]_i_1_n_0\,
      Q => tmp_reg_671(9),
      R => '0'
    );
\tmp_reg_671_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_reg_671_reg[5]_i_2_n_0\,
      CO(3) => \tmp_reg_671_reg[9]_i_2_n_0\,
      CO(2) => \tmp_reg_671_reg[9]_i_2_n_1\,
      CO(1) => \tmp_reg_671_reg[9]_i_2_n_2\,
      CO(0) => \tmp_reg_671_reg[9]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => neg_i_fu_209_p2(12 downto 9),
      S(3) => \tmp_reg_671[9]_i_3_n_0\,
      S(2) => \tmp_reg_671[9]_i_4_n_0\,
      S(1) => \tmp_reg_671[9]_i_5_n_0\,
      S(0) => \tmp_reg_671[9]_i_6_n_0\
    );
\ult_reg_722[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => p_shl3_cast_fu_396_p1(18),
      I1 => tmp_65_fu_455_p2(16),
      I2 => p_shl3_cast_fu_396_p1(19),
      I3 => tmp_65_fu_455_p2(17),
      O => \ult_reg_722[0]_i_10_n_0\
    );
\ult_reg_722[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp_reg_671(13),
      I1 => p_shl3_cast_fu_396_p1(19),
      I2 => tmp_65_fu_455_p2(15),
      I3 => p_shl3_cast_fu_396_p1(18),
      I4 => tmp_65_fu_455_p2(16),
      O => \ult_reg_722[0]_i_11_n_0\
    );
\ult_reg_722[0]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_447_p1(19),
      O => \ult_reg_722[0]_i_13_n_0\
    );
\ult_reg_722[0]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_shl_cast_fu_447_p1(18),
      O => \ult_reg_722[0]_i_14_n_0\
    );
\ult_reg_722[0]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(13),
      I1 => p_shl_cast_fu_447_p1(19),
      O => \ult_reg_722[0]_i_15_n_0\
    );
\ult_reg_722[0]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(14),
      I1 => p_shl3_cast_fu_396_p1(18),
      I2 => tmp_reg_671(12),
      O => \ult_reg_722[0]_i_17_n_0\
    );
\ult_reg_722[0]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(13),
      I1 => tmp_reg_671(13),
      I2 => tmp_reg_671(11),
      O => \ult_reg_722[0]_i_18_n_0\
    );
\ult_reg_722[0]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(12),
      I1 => tmp_reg_671(12),
      I2 => tmp_reg_671(10),
      O => \ult_reg_722[0]_i_19_n_0\
    );
\ult_reg_722[0]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(11),
      I1 => tmp_reg_671(11),
      I2 => tmp_reg_671(9),
      O => \ult_reg_722[0]_i_20_n_0\
    );
\ult_reg_722[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(12),
      I1 => p_shl3_cast_fu_396_p1(18),
      I2 => tmp_65_fu_455_p2(14),
      I3 => tmp_65_fu_455_p2(15),
      I4 => tmp_reg_671(13),
      I5 => p_shl3_cast_fu_396_p1(19),
      O => \ult_reg_722[0]_i_21_n_0\
    );
\ult_reg_722[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(11),
      I1 => tmp_reg_671(13),
      I2 => tmp_65_fu_455_p2(13),
      I3 => tmp_65_fu_455_p2(14),
      I4 => tmp_reg_671(12),
      I5 => p_shl3_cast_fu_396_p1(18),
      O => \ult_reg_722[0]_i_22_n_0\
    );
\ult_reg_722[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(10),
      I1 => tmp_reg_671(12),
      I2 => tmp_65_fu_455_p2(12),
      I3 => tmp_65_fu_455_p2(13),
      I4 => tmp_reg_671(11),
      I5 => tmp_reg_671(13),
      O => \ult_reg_722[0]_i_23_n_0\
    );
\ult_reg_722[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(9),
      I1 => tmp_reg_671(11),
      I2 => tmp_65_fu_455_p2(11),
      I3 => tmp_65_fu_455_p2(12),
      I4 => tmp_reg_671(10),
      I5 => tmp_reg_671(12),
      O => \ult_reg_722[0]_i_24_n_0\
    );
\ult_reg_722[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(12),
      I1 => p_shl_cast_fu_447_p1(18),
      O => \ult_reg_722[0]_i_26_n_0\
    );
\ult_reg_722[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(11),
      I1 => tmp_54_reg_685(13),
      O => \ult_reg_722[0]_i_27_n_0\
    );
\ult_reg_722[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(10),
      I1 => tmp_54_reg_685(12),
      O => \ult_reg_722[0]_i_28_n_0\
    );
\ult_reg_722[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(9),
      I1 => tmp_54_reg_685(11),
      O => \ult_reg_722[0]_i_29_n_0\
    );
\ult_reg_722[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ult_reg_722_reg[0]_i_4_n_0\,
      O => tmp_65_fu_455_p2(20)
    );
\ult_reg_722[0]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(10),
      I1 => tmp_reg_671(10),
      I2 => tmp_reg_671(8),
      O => \ult_reg_722[0]_i_31_n_0\
    );
\ult_reg_722[0]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(9),
      I1 => tmp_reg_671(9),
      I2 => tmp_reg_671(7),
      O => \ult_reg_722[0]_i_32_n_0\
    );
\ult_reg_722[0]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(8),
      I1 => tmp_reg_671(8),
      I2 => tmp_reg_671(6),
      O => \ult_reg_722[0]_i_33_n_0\
    );
\ult_reg_722[0]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(7),
      I1 => tmp_reg_671(7),
      I2 => tmp_reg_671(5),
      O => \ult_reg_722[0]_i_34_n_0\
    );
\ult_reg_722[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(8),
      I1 => tmp_reg_671(10),
      I2 => tmp_65_fu_455_p2(10),
      I3 => tmp_65_fu_455_p2(11),
      I4 => tmp_reg_671(9),
      I5 => tmp_reg_671(11),
      O => \ult_reg_722[0]_i_35_n_0\
    );
\ult_reg_722[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(7),
      I1 => tmp_reg_671(9),
      I2 => tmp_65_fu_455_p2(9),
      I3 => tmp_65_fu_455_p2(10),
      I4 => tmp_reg_671(8),
      I5 => tmp_reg_671(10),
      O => \ult_reg_722[0]_i_36_n_0\
    );
\ult_reg_722[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(6),
      I1 => tmp_reg_671(8),
      I2 => tmp_65_fu_455_p2(8),
      I3 => tmp_65_fu_455_p2(9),
      I4 => tmp_reg_671(7),
      I5 => tmp_reg_671(9),
      O => \ult_reg_722[0]_i_37_n_0\
    );
\ult_reg_722[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(5),
      I1 => tmp_reg_671(7),
      I2 => tmp_65_fu_455_p2(7),
      I3 => tmp_65_fu_455_p2(8),
      I4 => tmp_reg_671(6),
      I5 => tmp_reg_671(8),
      O => \ult_reg_722[0]_i_38_n_0\
    );
\ult_reg_722[0]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(8),
      I1 => tmp_54_reg_685(10),
      O => \ult_reg_722[0]_i_40_n_0\
    );
\ult_reg_722[0]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(7),
      I1 => tmp_54_reg_685(9),
      O => \ult_reg_722[0]_i_41_n_0\
    );
\ult_reg_722[0]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(6),
      I1 => tmp_54_reg_685(8),
      O => \ult_reg_722[0]_i_42_n_0\
    );
\ult_reg_722[0]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(5),
      I1 => tmp_54_reg_685(7),
      O => \ult_reg_722[0]_i_43_n_0\
    );
\ult_reg_722[0]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(6),
      I1 => tmp_reg_671(6),
      I2 => tmp_reg_671(4),
      O => \ult_reg_722[0]_i_45_n_0\
    );
\ult_reg_722[0]_i_46\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(5),
      I1 => tmp_reg_671(5),
      I2 => tmp_reg_671(3),
      O => \ult_reg_722[0]_i_46_n_0\
    );
\ult_reg_722[0]_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(4),
      I1 => tmp_reg_671(4),
      I2 => tmp_reg_671(2),
      O => \ult_reg_722[0]_i_47_n_0\
    );
\ult_reg_722[0]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(3),
      I1 => tmp_reg_671(3),
      I2 => tmp_reg_671(1),
      O => \ult_reg_722[0]_i_48_n_0\
    );
\ult_reg_722[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(4),
      I1 => tmp_reg_671(6),
      I2 => tmp_65_fu_455_p2(6),
      I3 => tmp_65_fu_455_p2(7),
      I4 => tmp_reg_671(5),
      I5 => tmp_reg_671(7),
      O => \ult_reg_722[0]_i_49_n_0\
    );
\ult_reg_722[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(3),
      I1 => tmp_reg_671(5),
      I2 => tmp_65_fu_455_p2(5),
      I3 => tmp_65_fu_455_p2(6),
      I4 => tmp_reg_671(4),
      I5 => tmp_reg_671(6),
      O => \ult_reg_722[0]_i_50_n_0\
    );
\ult_reg_722[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(2),
      I1 => tmp_reg_671(4),
      I2 => tmp_65_fu_455_p2(4),
      I3 => tmp_65_fu_455_p2(5),
      I4 => tmp_reg_671(3),
      I5 => tmp_reg_671(5),
      O => \ult_reg_722[0]_i_51_n_0\
    );
\ult_reg_722[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E71718E718E8E71"
    )
        port map (
      I0 => tmp_reg_671(1),
      I1 => tmp_reg_671(3),
      I2 => tmp_65_fu_455_p2(3),
      I3 => tmp_65_fu_455_p2(4),
      I4 => tmp_reg_671(2),
      I5 => tmp_reg_671(4),
      O => \ult_reg_722[0]_i_52_n_0\
    );
\ult_reg_722[0]_i_54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(4),
      I1 => tmp_54_reg_685(6),
      O => \ult_reg_722[0]_i_54_n_0\
    );
\ult_reg_722[0]_i_55\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(3),
      I1 => tmp_54_reg_685(5),
      O => \ult_reg_722[0]_i_55_n_0\
    );
\ult_reg_722[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(2),
      I1 => tmp_54_reg_685(4),
      O => \ult_reg_722[0]_i_56_n_0\
    );
\ult_reg_722[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(1),
      I1 => tmp_54_reg_685(3),
      O => \ult_reg_722[0]_i_57_n_0\
    );
\ult_reg_722[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => tmp_reg_671(2),
      I1 => tmp_reg_671(0),
      O => \ult_reg_722[0]_i_58_n_0\
    );
\ult_reg_722[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87787887"
    )
        port map (
      I0 => tmp_reg_671(0),
      I1 => tmp_reg_671(2),
      I2 => tmp_65_fu_455_p2(3),
      I3 => tmp_reg_671(1),
      I4 => tmp_reg_671(3),
      O => \ult_reg_722[0]_i_59_n_0\
    );
\ult_reg_722[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(16),
      I1 => p_shl3_cast_fu_396_p1(18),
      O => \ult_reg_722[0]_i_6_n_0\
    );
\ult_reg_722[0]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_reg_671(2),
      I1 => tmp_reg_671(0),
      I2 => tmp_65_fu_455_p2(2),
      O => \ult_reg_722[0]_i_60_n_0\
    );
\ult_reg_722[0]_i_61\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_671(1),
      O => p_1_out(3)
    );
\ult_reg_722[0]_i_62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_reg_671(0),
      O => p_1_out(2)
    );
\ult_reg_722[0]_i_63\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_54_reg_685(0),
      O => \ult_reg_722[0]_i_63_n_0\
    );
\ult_reg_722[0]_i_64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_54_reg_685(0),
      I1 => tmp_54_reg_685(2),
      O => \ult_reg_722[0]_i_64_n_0\
    );
\ult_reg_722[0]_i_65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_54_reg_685(1),
      O => \ult_reg_722[0]_i_65_n_0\
    );
\ult_reg_722[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => tmp_65_fu_455_p2(15),
      I1 => p_shl3_cast_fu_396_p1(19),
      I2 => tmp_reg_671(13),
      O => \ult_reg_722[0]_i_7_n_0\
    );
\ult_reg_722[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_65_fu_455_p2(19),
      O => \ult_reg_722[0]_i_8_n_0\
    );
\ult_reg_722[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => p_shl3_cast_fu_396_p1(19),
      I1 => tmp_65_fu_455_p2(17),
      I2 => tmp_65_fu_455_p2(18),
      O => \ult_reg_722[0]_i_9_n_0\
    );
\ult_reg_722_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => abs_g_reg_7320,
      D => ult_fu_461_p2,
      Q => ult_reg_722,
      R => '0'
    );
\ult_reg_722_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_2_n_0\,
      CO(3 downto 1) => \NLW_ult_reg_722_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ult_reg_722_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => tmp_65_fu_455_p2(20),
      O(3 downto 2) => \NLW_ult_reg_722_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1) => ult_fu_461_p2,
      O(0) => \NLW_ult_reg_722_reg[0]_i_1_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \ult_reg_722_reg[0]_i_4_n_0\
    );
\ult_reg_722_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_25_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_12_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_12_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_12_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_54_reg_685(12 downto 9),
      O(3 downto 0) => tmp_65_fu_455_p2(16 downto 13),
      S(3) => \ult_reg_722[0]_i_26_n_0\,
      S(2) => \ult_reg_722[0]_i_27_n_0\,
      S(1) => \ult_reg_722[0]_i_28_n_0\,
      S(0) => \ult_reg_722[0]_i_29_n_0\
    );
\ult_reg_722_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_30_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_16_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_16_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_16_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3) => \ult_reg_722[0]_i_31_n_0\,
      DI(2) => \ult_reg_722[0]_i_32_n_0\,
      DI(1) => \ult_reg_722[0]_i_33_n_0\,
      DI(0) => \ult_reg_722[0]_i_34_n_0\,
      O(3 downto 0) => \NLW_ult_reg_722_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \ult_reg_722[0]_i_35_n_0\,
      S(2) => \ult_reg_722[0]_i_36_n_0\,
      S(1) => \ult_reg_722[0]_i_37_n_0\,
      S(0) => \ult_reg_722[0]_i_38_n_0\
    );
\ult_reg_722_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_5_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_2_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_2_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_2_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => tmp_65_fu_455_p2(19 downto 18),
      DI(1) => \ult_reg_722[0]_i_6_n_0\,
      DI(0) => \ult_reg_722[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_ult_reg_722_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \ult_reg_722[0]_i_8_n_0\,
      S(2) => \ult_reg_722[0]_i_9_n_0\,
      S(1) => \ult_reg_722[0]_i_10_n_0\,
      S(0) => \ult_reg_722[0]_i_11_n_0\
    );
\ult_reg_722_reg[0]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_39_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_25_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_25_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_25_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_54_reg_685(8 downto 5),
      O(3 downto 0) => tmp_65_fu_455_p2(12 downto 9),
      S(3) => \ult_reg_722[0]_i_40_n_0\,
      S(2) => \ult_reg_722[0]_i_41_n_0\,
      S(1) => \ult_reg_722[0]_i_42_n_0\,
      S(0) => \ult_reg_722[0]_i_43_n_0\
    );
\ult_reg_722_reg[0]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_44_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_30_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_30_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_30_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \ult_reg_722[0]_i_45_n_0\,
      DI(2) => \ult_reg_722[0]_i_46_n_0\,
      DI(1) => \ult_reg_722[0]_i_47_n_0\,
      DI(0) => \ult_reg_722[0]_i_48_n_0\,
      O(3 downto 0) => \NLW_ult_reg_722_reg[0]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \ult_reg_722[0]_i_49_n_0\,
      S(2) => \ult_reg_722[0]_i_50_n_0\,
      S(1) => \ult_reg_722[0]_i_51_n_0\,
      S(0) => \ult_reg_722[0]_i_52_n_0\
    );
\ult_reg_722_reg[0]_i_39\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_53_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_39_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_39_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_39_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_39_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_54_reg_685(4 downto 1),
      O(3 downto 0) => tmp_65_fu_455_p2(8 downto 5),
      S(3) => \ult_reg_722[0]_i_54_n_0\,
      S(2) => \ult_reg_722[0]_i_55_n_0\,
      S(1) => \ult_reg_722[0]_i_56_n_0\,
      S(0) => \ult_reg_722[0]_i_57_n_0\
    );
\ult_reg_722_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_12_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_4_n_0\,
      CO(2) => \NLW_ult_reg_722_reg[0]_i_4_CO_UNCONNECTED\(2),
      CO(1) => \ult_reg_722_reg[0]_i_4_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => p_shl_cast_fu_447_p1(19 downto 18),
      DI(0) => tmp_54_reg_685(13),
      O(3) => \NLW_ult_reg_722_reg[0]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => tmp_65_fu_455_p2(19 downto 17),
      S(3) => '1',
      S(2) => \ult_reg_722[0]_i_13_n_0\,
      S(1) => \ult_reg_722[0]_i_14_n_0\,
      S(0) => \ult_reg_722[0]_i_15_n_0\
    );
\ult_reg_722_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ult_reg_722_reg[0]_i_44_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_44_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_44_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_44_n_3\,
      CYINIT => '1',
      DI(3) => \ult_reg_722[0]_i_58_n_0\,
      DI(2) => tmp_65_fu_455_p2(2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_ult_reg_722_reg[0]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \ult_reg_722[0]_i_59_n_0\,
      S(2) => \ult_reg_722[0]_i_60_n_0\,
      S(1 downto 0) => p_1_out(3 downto 2)
    );
\ult_reg_722_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \ult_reg_722_reg[0]_i_16_n_0\,
      CO(3) => \ult_reg_722_reg[0]_i_5_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_5_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_5_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3) => \ult_reg_722[0]_i_17_n_0\,
      DI(2) => \ult_reg_722[0]_i_18_n_0\,
      DI(1) => \ult_reg_722[0]_i_19_n_0\,
      DI(0) => \ult_reg_722[0]_i_20_n_0\,
      O(3 downto 0) => \NLW_ult_reg_722_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \ult_reg_722[0]_i_21_n_0\,
      S(2) => \ult_reg_722[0]_i_22_n_0\,
      S(1) => \ult_reg_722[0]_i_23_n_0\,
      S(0) => \ult_reg_722[0]_i_24_n_0\
    );
\ult_reg_722_reg[0]_i_53\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ult_reg_722_reg[0]_i_53_n_0\,
      CO(2) => \ult_reg_722_reg[0]_i_53_n_1\,
      CO(1) => \ult_reg_722_reg[0]_i_53_n_2\,
      CO(0) => \ult_reg_722_reg[0]_i_53_n_3\,
      CYINIT => '0',
      DI(3) => tmp_54_reg_685(0),
      DI(2) => '0',
      DI(1) => \ult_reg_722[0]_i_63_n_0\,
      DI(0) => '0',
      O(3 downto 1) => tmp_65_fu_455_p2(4 downto 2),
      O(0) => \NLW_ult_reg_722_reg[0]_i_53_O_UNCONNECTED\(0),
      S(3) => \ult_reg_722[0]_i_64_n_0\,
      S(2) => \ult_reg_722[0]_i_65_n_0\,
      S(1) => tmp_54_reg_685(0),
      S(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_ram is
  port (
    linebuff_val_0_ce0 : out STD_LOGIC;
    tmp0_reg_8860 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_tmp_3_reg_855 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    tmp_3_reg_855 : in STD_LOGIC;
    or_cond_reg_862 : in STD_LOGIC;
    grad_gd_data_stream_s_empty_n : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond4_reg_882 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    suppressed_data_stre_full_n : in STD_LOGIC;
    j_V_reg_850_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_2_reg_846 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_18_reg_901_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_18_reg_901[0]_i_6_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_18_reg_901[0]_i_6_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_18_reg_901[0]_i_6_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \win_val_2_1_fu_156_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_ram : entity is "nonmax_suppressiomb6_ram";
end base_canny_edge_0_1_nonmax_suppressiomb6_ram;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_ram is
  signal \^d\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC;
  signal \^linebuff_val_0_ce0\ : STD_LOGIC;
  signal linebuff_val_1_we1 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ram_reg_n_66 : STD_LOGIC;
  signal ram_reg_n_67 : STD_LOGIC;
  signal \^tmp0_reg_8860\ : STD_LOGIC;
  signal tmp1_s_fu_128 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \tmp_18_reg_901[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_901_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_18_reg_901_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_18_reg_901_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_18_reg_901_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_18_reg_901_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_tmp_18_reg_901_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_18_reg_901_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_18_reg_901_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuff_val_1_U/nonmax_suppressiomb6_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \tmp_18_reg_901_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_18_reg_901_reg[0]_i_2\ : label is 11;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[10]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[11]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[12]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[13]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[14]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[15]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[4]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[5]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[6]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[7]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[8]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_156[9]_i_1\ : label is "soft_lutpair303";
begin
  D(13 downto 0) <= \^d\(13 downto 0);
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp0_iter1_reg <= \^ap_enable_reg_pp0_iter1_reg\;
  linebuff_val_0_ce0 <= \^linebuff_val_0_ce0\;
  p_0_in(10 downto 0) <= \^p_0_in\(10 downto 0);
  tmp0_reg_8860 <= \^tmp0_reg_8860\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \^p_0_in\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => DOBDO(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 2) => tmp1_s_fu_128(15 downto 2),
      DOBDO(1) => ram_reg_n_66,
      DOBDO(0) => ram_reg_n_67,
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => linebuff_val_1_we1,
      ENBWREN => \^linebuff_val_0_ce0\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^tmp0_reg_8860\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(4),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(4),
      O => \^p_0_in\(4)
    );
ram_reg_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(3),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(3),
      O => \^p_0_in\(3)
    );
ram_reg_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(2),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(2),
      O => \^p_0_in\(2)
    );
ram_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(1),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(1),
      O => \^p_0_in\(1)
    );
ram_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(0),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(0),
      O => \^p_0_in\(0)
    );
ram_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      O => \^wea\(0)
    );
ram_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => ram_reg_1,
      I1 => or_cond_reg_862,
      I2 => grad_gd_data_stream_s_empty_n,
      I3 => ap_reg_pp0_iter3_or_cond4_reg_882,
      I4 => ram_reg_2,
      I5 => suppressed_data_stre_full_n,
      O => \^ap_enable_reg_pp0_iter1_reg\
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I1 => \^ap_enable_reg_pp0_iter1_reg\,
      I2 => ap_enable_reg_pp0_iter2,
      O => linebuff_val_1_we1
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg_0(0),
      I2 => \^ap_enable_reg_pp0_iter1_reg\,
      O => \^linebuff_val_0_ce0\
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1,
      I2 => tmp_3_reg_855,
      I3 => \^ap_enable_reg_pp0_iter1_reg\,
      O => \^tmp0_reg_8860\
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(10),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(10),
      O => \^p_0_in\(10)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(9),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(9),
      O => \^p_0_in\(9)
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(8),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(8),
      O => \^p_0_in\(8)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(7),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(7),
      O => \^p_0_in\(7)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(6),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(6),
      O => \^p_0_in\(6)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(5),
      I1 => tmp_2_reg_846,
      I2 => ram_reg_1,
      I3 => ram_reg_0(0),
      I4 => ram_reg_3(5),
      O => \^p_0_in\(5)
    );
\tmp_18_reg_901[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(7),
      I1 => \tmp_18_reg_901[0]_i_25_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(6),
      I3 => \tmp_18_reg_901[0]_i_26_n_0\,
      O => \tmp_18_reg_901[0]_i_10_n_0\
    );
\tmp_18_reg_901[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(5),
      I1 => \tmp_18_reg_901[0]_i_27_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(4),
      I3 => \tmp_18_reg_901[0]_i_28_n_0\,
      O => \tmp_18_reg_901[0]_i_11_n_0\
    );
\tmp_18_reg_901[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(3),
      I1 => \tmp_18_reg_901[0]_i_29_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(2),
      I3 => \tmp_18_reg_901[0]_i_30_n_0\,
      O => \tmp_18_reg_901[0]_i_12_n_0\
    );
\tmp_18_reg_901[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_23_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(9),
      I2 => \tmp_18_reg_901[0]_i_24_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(8),
      O => \tmp_18_reg_901[0]_i_13_n_0\
    );
\tmp_18_reg_901[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_25_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(7),
      I2 => \tmp_18_reg_901[0]_i_26_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(6),
      O => \tmp_18_reg_901[0]_i_14_n_0\
    );
\tmp_18_reg_901[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_27_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(5),
      I2 => \tmp_18_reg_901[0]_i_28_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(4),
      O => \tmp_18_reg_901[0]_i_15_n_0\
    );
\tmp_18_reg_901[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_29_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(3),
      I2 => \tmp_18_reg_901[0]_i_30_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(2),
      O => \tmp_18_reg_901[0]_i_16_n_0\
    );
\tmp_18_reg_901[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(13),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(13),
      I4 => \tmp_18_reg_901[0]_i_6_1\(13),
      I5 => \tmp_18_reg_901[0]_i_6_2\(13),
      O => \tmp_18_reg_901[0]_i_17_n_0\
    );
\tmp_18_reg_901[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(12),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(12),
      I4 => \tmp_18_reg_901[0]_i_6_1\(12),
      I5 => \tmp_18_reg_901[0]_i_6_2\(12),
      O => \tmp_18_reg_901[0]_i_18_n_0\
    );
\tmp_18_reg_901[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(11),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(11),
      I4 => \tmp_18_reg_901[0]_i_6_1\(11),
      I5 => \tmp_18_reg_901[0]_i_6_2\(11),
      O => \tmp_18_reg_901[0]_i_19_n_0\
    );
\tmp_18_reg_901[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(10),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(10),
      I4 => \tmp_18_reg_901[0]_i_6_1\(10),
      I5 => \tmp_18_reg_901[0]_i_6_2\(10),
      O => \tmp_18_reg_901[0]_i_20_n_0\
    );
\tmp_18_reg_901[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(9),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(9),
      I4 => \tmp_18_reg_901[0]_i_6_1\(9),
      I5 => \tmp_18_reg_901[0]_i_6_2\(9),
      O => \tmp_18_reg_901[0]_i_21_n_0\
    );
\tmp_18_reg_901[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(8),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(8),
      I4 => \tmp_18_reg_901[0]_i_6_1\(8),
      I5 => \tmp_18_reg_901[0]_i_6_2\(8),
      O => \tmp_18_reg_901[0]_i_22_n_0\
    );
\tmp_18_reg_901[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(7),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(7),
      I4 => \tmp_18_reg_901[0]_i_6_1\(7),
      I5 => \tmp_18_reg_901[0]_i_6_2\(7),
      O => \tmp_18_reg_901[0]_i_23_n_0\
    );
\tmp_18_reg_901[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(6),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(6),
      I4 => \tmp_18_reg_901[0]_i_6_1\(6),
      I5 => \tmp_18_reg_901[0]_i_6_2\(6),
      O => \tmp_18_reg_901[0]_i_24_n_0\
    );
\tmp_18_reg_901[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(5),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(5),
      I4 => \tmp_18_reg_901[0]_i_6_1\(5),
      I5 => \tmp_18_reg_901[0]_i_6_2\(5),
      O => \tmp_18_reg_901[0]_i_25_n_0\
    );
\tmp_18_reg_901[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(4),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(4),
      I4 => \tmp_18_reg_901[0]_i_6_1\(4),
      I5 => \tmp_18_reg_901[0]_i_6_2\(4),
      O => \tmp_18_reg_901[0]_i_26_n_0\
    );
\tmp_18_reg_901[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(3),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(3),
      I4 => \tmp_18_reg_901[0]_i_6_1\(3),
      I5 => \tmp_18_reg_901[0]_i_6_2\(3),
      O => \tmp_18_reg_901[0]_i_27_n_0\
    );
\tmp_18_reg_901[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(2),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(2),
      I4 => \tmp_18_reg_901[0]_i_6_1\(2),
      I5 => \tmp_18_reg_901[0]_i_6_2\(2),
      O => \tmp_18_reg_901[0]_i_28_n_0\
    );
\tmp_18_reg_901[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(1),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(1),
      I4 => \tmp_18_reg_901[0]_i_6_1\(1),
      I5 => \tmp_18_reg_901[0]_i_6_2\(1),
      O => \tmp_18_reg_901[0]_i_29_n_0\
    );
\tmp_18_reg_901[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(15),
      I1 => \tmp_18_reg_901[0]_i_17_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(14),
      I3 => \tmp_18_reg_901[0]_i_18_n_0\,
      O => \tmp_18_reg_901[0]_i_3_n_0\
    );
\tmp_18_reg_901[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => \^d\(0),
      I1 => \tmp_18_reg_901_reg[0]\(1),
      I2 => \tmp_18_reg_901_reg[0]\(0),
      I3 => \tmp_18_reg_901[0]_i_6_0\(0),
      I4 => \tmp_18_reg_901[0]_i_6_1\(0),
      I5 => \tmp_18_reg_901[0]_i_6_2\(0),
      O => \tmp_18_reg_901[0]_i_30_n_0\
    );
\tmp_18_reg_901[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(13),
      I1 => \tmp_18_reg_901[0]_i_19_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(12),
      I3 => \tmp_18_reg_901[0]_i_20_n_0\,
      O => \tmp_18_reg_901[0]_i_4_n_0\
    );
\tmp_18_reg_901[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(11),
      I1 => \tmp_18_reg_901[0]_i_21_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(10),
      I3 => \tmp_18_reg_901[0]_i_22_n_0\,
      O => \tmp_18_reg_901[0]_i_5_n_0\
    );
\tmp_18_reg_901[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_17_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(15),
      I2 => \tmp_18_reg_901[0]_i_18_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(14),
      O => \tmp_18_reg_901[0]_i_6_n_0\
    );
\tmp_18_reg_901[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_19_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(13),
      I2 => \tmp_18_reg_901[0]_i_20_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(12),
      O => \tmp_18_reg_901[0]_i_7_n_0\
    );
\tmp_18_reg_901[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_18_reg_901[0]_i_21_n_0\,
      I1 => \tmp_18_reg_901_reg[0]\(11),
      I2 => \tmp_18_reg_901[0]_i_22_n_0\,
      I3 => \tmp_18_reg_901_reg[0]\(10),
      O => \tmp_18_reg_901[0]_i_8_n_0\
    );
\tmp_18_reg_901[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \tmp_18_reg_901_reg[0]\(9),
      I1 => \tmp_18_reg_901[0]_i_23_n_0\,
      I2 => \tmp_18_reg_901_reg[0]\(8),
      I3 => \tmp_18_reg_901[0]_i_24_n_0\,
      O => \tmp_18_reg_901[0]_i_9_n_0\
    );
\tmp_18_reg_901_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_18_reg_901_reg[0]_i_2_n_0\,
      CO(3) => \NLW_tmp_18_reg_901_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => CO(0),
      CO(1) => \tmp_18_reg_901_reg[0]_i_1_n_2\,
      CO(0) => \tmp_18_reg_901_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_18_reg_901[0]_i_3_n_0\,
      DI(1) => \tmp_18_reg_901[0]_i_4_n_0\,
      DI(0) => \tmp_18_reg_901[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_tmp_18_reg_901_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \tmp_18_reg_901[0]_i_6_n_0\,
      S(1) => \tmp_18_reg_901[0]_i_7_n_0\,
      S(0) => \tmp_18_reg_901[0]_i_8_n_0\
    );
\tmp_18_reg_901_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_18_reg_901_reg[0]_i_2_n_0\,
      CO(2) => \tmp_18_reg_901_reg[0]_i_2_n_1\,
      CO(1) => \tmp_18_reg_901_reg[0]_i_2_n_2\,
      CO(0) => \tmp_18_reg_901_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_18_reg_901[0]_i_9_n_0\,
      DI(2) => \tmp_18_reg_901[0]_i_10_n_0\,
      DI(1) => \tmp_18_reg_901[0]_i_11_n_0\,
      DI(0) => \tmp_18_reg_901[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_tmp_18_reg_901_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_18_reg_901[0]_i_13_n_0\,
      S(2) => \tmp_18_reg_901[0]_i_14_n_0\,
      S(1) => \tmp_18_reg_901[0]_i_15_n_0\,
      S(0) => \tmp_18_reg_901[0]_i_16_n_0\
    );
\win_val_2_1_fu_156[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(10),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(8),
      O => \^d\(8)
    );
\win_val_2_1_fu_156[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(11),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(9),
      O => \^d\(9)
    );
\win_val_2_1_fu_156[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(12),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(10),
      O => \^d\(10)
    );
\win_val_2_1_fu_156[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(13),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(11),
      O => \^d\(11)
    );
\win_val_2_1_fu_156[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(14),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(12),
      O => \^d\(12)
    );
\win_val_2_1_fu_156[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(15),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(13),
      O => \^d\(13)
    );
\win_val_2_1_fu_156[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(2),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(0),
      O => \^d\(0)
    );
\win_val_2_1_fu_156[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(3),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(1),
      O => \^d\(1)
    );
\win_val_2_1_fu_156[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(4),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(2),
      O => \^d\(2)
    );
\win_val_2_1_fu_156[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(5),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(3),
      O => \^d\(3)
    );
\win_val_2_1_fu_156[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(6),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(4),
      O => \^d\(4)
    );
\win_val_2_1_fu_156[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(7),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(5),
      O => \^d\(5)
    );
\win_val_2_1_fu_156[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(8),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(6),
      O => \^d\(6)
    );
\win_val_2_1_fu_156[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_128(9),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_2_1_fu_156_reg[15]\(7),
      O => \^d\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_ram_11 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuff_val_0_ce0 : in STD_LOGIC;
    tmp0_reg_8860 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_or_cond_reg_862 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_3_reg_855 : in STD_LOGIC;
    \win_val_1_1_fu_148_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_ram_11 : entity is "nonmax_suppressiomb6_ram";
end base_canny_edge_0_1_nonmax_suppressiomb6_ram_11;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_ram_11 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuff_val_0_we1 : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuff_val_0_U/nonmax_suppressiomb6_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[0]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[10]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[11]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[12]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[13]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[14]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[15]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[1]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[4]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[5]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[7]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[8]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_148[9]_i_1\ : label is "soft_lutpair295";
begin
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => p_0_in(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => ram_reg_0(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => linebuff_val_0_we1,
      ENBWREN => linebuff_val_0_ce0,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp0_reg_8860,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_reg_862,
      I1 => ram_reg_1,
      I2 => ap_enable_reg_pp0_iter2,
      O => linebuff_val_0_we1
    );
\win_val_1_1_fu_148[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(0),
      O => D(0)
    );
\win_val_1_1_fu_148[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(10),
      O => D(10)
    );
\win_val_1_1_fu_148[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(11),
      O => D(11)
    );
\win_val_1_1_fu_148[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(12),
      O => D(12)
    );
\win_val_1_1_fu_148[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(13),
      O => D(13)
    );
\win_val_1_1_fu_148[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(14),
      O => D(14)
    );
\win_val_1_1_fu_148[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(15),
      O => D(15)
    );
\win_val_1_1_fu_148[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(1),
      O => D(1)
    );
\win_val_1_1_fu_148[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(2),
      O => D(2)
    );
\win_val_1_1_fu_148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(3),
      O => D(3)
    );
\win_val_1_1_fu_148[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(4),
      O => D(4)
    );
\win_val_1_1_fu_148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(5),
      O => D(5)
    );
\win_val_1_1_fu_148[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(6),
      O => D(6)
    );
\win_val_1_1_fu_148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(7),
      O => D(7)
    );
\win_val_1_1_fu_148[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(8),
      O => D(8)
    );
\win_val_1_1_fu_148[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => \win_val_1_1_fu_148_reg[15]\(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_ram_14 is
  port (
    linebuff_val_0_ce0 : out STD_LOGIC;
    tmp0_reg_9340 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond_reg_909_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\ : out STD_LOGIC;
    ram_reg_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_threshold2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter1_tmp_30_reg_902 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    canny_edges_data_str_full_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_30_reg_902 : in STD_LOGIC;
    suppressed_data_stre_empty_n : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    j_V_reg_897_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_28_reg_893 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt6_reg_954_reg[0]_i_12_0\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \win_val_2_1_fu_154_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slt6_reg_954_reg[0]_i_12_1\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_12_2\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_12_3\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_1\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_2\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_3\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_4\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_ram_14 : entity is "nonmax_suppressiomb6_ram";
end base_canny_edge_0_1_nonmax_suppressiomb6_ram_14;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_ram_14 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\ : STD_LOGIC;
  signal \^linebuff_val_0_ce0\ : STD_LOGIC;
  signal linebuff_val_1_we1 : STD_LOGIC;
  signal \^or_cond_reg_909_reg[0]\ : STD_LOGIC;
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slt6_reg_954[0]_i_13_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_14_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_15_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_16_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_17_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_18_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_19_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_20_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_21_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_22_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_23_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_24_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_25_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_26_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_27_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_28_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_29_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_30_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_31_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_32_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_33_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_34_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_35_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_37_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_38_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_40_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_42_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_44_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_45_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_46_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_47_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_48_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_49_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_50_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_51_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_52_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_54_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_56_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_58_n_0\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt6_reg_954_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \^tmp0_reg_9340\ : STD_LOGIC;
  signal tmp1_s_fu_126 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_slt6_reg_954_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt6_reg_954_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuff_val_1_U/nonmax_suppressiomb6_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_29\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_31\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_33\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_35\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_45\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_47\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_49\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \slt6_reg_954[0]_i_51\ : label is "soft_lutpair269";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \slt6_reg_954_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt6_reg_954_reg[0]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[10]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[11]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[12]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[13]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[14]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[15]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[1]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[6]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[7]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[8]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \win_val_2_1_fu_154[9]_i_1\ : label is "soft_lutpair277";
begin
  ADDRBWRADDR(10 downto 0) <= \^addrbwraddr\(10 downto 0);
  WEA(0) <= \^wea\(0);
  \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\ <= \^ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\;
  linebuff_val_0_ce0 <= \^linebuff_val_0_ce0\;
  \or_cond_reg_909_reg[0]\ <= \^or_cond_reg_909_reg[0]\;
  ram_reg_0(15 downto 0) <= \^ram_reg_0\(15 downto 0);
  tmp0_reg_9340 <= \^tmp0_reg_9340\;
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => \^addrbwraddr\(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 16) => B"0000000000000000",
      DIADI(15 downto 0) => DOBDO(15 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => tmp1_s_fu_126(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => linebuff_val_1_we1,
      ENBWREN => \^linebuff_val_0_ce0\,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \^tmp0_reg_9340\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(4),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(3),
      O => \^addrbwraddr\(4)
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(3),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => D(0),
      O => \^addrbwraddr\(3)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(2),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(2),
      O => \^addrbwraddr\(2)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(1),
      O => \^addrbwraddr\(1)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_897_reg(0),
      I1 => tmp_28_reg_893,
      I2 => ram_reg_3,
      I3 => ram_reg_4(0),
      I4 => ram_reg_6(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8AA0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ram_reg_1,
      I2 => canny_edges_data_str_full_n,
      I3 => ram_reg_2,
      I4 => \^or_cond_reg_909_reg[0]\,
      O => \^wea\(0)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ram_reg_5,
      I1 => suppressed_data_stre_empty_n,
      I2 => ram_reg_3,
      O => \^or_cond_reg_909_reg[0]\
    );
ram_reg_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ram_reg_1,
      I1 => canny_edges_data_str_full_n,
      I2 => ram_reg_2,
      O => \^ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I1 => \^or_cond_reg_909_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ram_reg_1,
      I4 => canny_edges_data_str_full_n,
      I5 => ram_reg_2,
      O => linebuff_val_1_we1
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^or_cond_reg_909_reg[0]\,
      I2 => ram_reg_4(0),
      I3 => ram_reg_1,
      I4 => canny_edges_data_str_full_n,
      I5 => ram_reg_2,
      O => \^linebuff_val_0_ce0\
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000080008000"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_4(0),
      I2 => tmp_30_reg_902,
      I3 => \^ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\,
      I4 => suppressed_data_stre_empty_n,
      I5 => ram_reg_5,
      O => \^tmp0_reg_9340\
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(10),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(9),
      O => \^addrbwraddr\(10)
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(9),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(8),
      O => \^addrbwraddr\(9)
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(8),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(7),
      O => \^addrbwraddr\(8)
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(7),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(6),
      O => \^addrbwraddr\(7)
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(6),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(5),
      O => \^addrbwraddr\(6)
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => ram_reg_6(5),
      I1 => ram_reg_4(0),
      I2 => ram_reg_3,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(4),
      O => \^addrbwraddr\(5)
    );
\slt6_reg_954[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22FF2232"
    )
        port map (
      I0 => \^ram_reg_0\(15),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(15),
      I2 => \^ram_reg_0\(14),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(14),
      I4 => \slt6_reg_954[0]_i_29_n_0\,
      O => \slt6_reg_954[0]_i_13_n_0\
    );
\slt6_reg_954[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_30_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(13),
      I3 => tmp1_s_fu_126(12),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(12),
      I5 => \slt6_reg_954[0]_i_31_n_0\,
      O => \slt6_reg_954[0]_i_14_n_0\
    );
\slt6_reg_954[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_32_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(11),
      I3 => tmp1_s_fu_126(10),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(10),
      I5 => \slt6_reg_954[0]_i_33_n_0\,
      O => \slt6_reg_954[0]_i_15_n_0\
    );
\slt6_reg_954[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_34_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(9),
      I3 => tmp1_s_fu_126(8),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(8),
      I5 => \slt6_reg_954[0]_i_35_n_0\,
      O => \slt6_reg_954[0]_i_16_n_0\
    );
\slt6_reg_954[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(14),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(15),
      I2 => \slt6_reg_954[0]_i_29_n_0\,
      I3 => \slt6_reg_954_reg[0]_i_7_4\,
      I4 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I5 => \slt6_reg_954[0]_i_37_n_0\,
      O => \slt6_reg_954[0]_i_17_n_0\
    );
\slt6_reg_954[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_38_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_7_3\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(12),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(13),
      I5 => \slt6_reg_954[0]_i_31_n_0\,
      O => \slt6_reg_954[0]_i_18_n_0\
    );
\slt6_reg_954[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_40_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_7_2\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(10),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(11),
      I5 => \slt6_reg_954[0]_i_33_n_0\,
      O => \slt6_reg_954[0]_i_19_n_0\
    );
\slt6_reg_954[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_42_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_7_1\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(8),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(9),
      I5 => \slt6_reg_954[0]_i_35_n_0\,
      O => \slt6_reg_954[0]_i_20_n_0\
    );
\slt6_reg_954[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_44_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(7),
      I3 => tmp1_s_fu_126(6),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(6),
      I5 => \slt6_reg_954[0]_i_45_n_0\,
      O => \slt6_reg_954[0]_i_21_n_0\
    );
\slt6_reg_954[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_46_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(5),
      I3 => tmp1_s_fu_126(4),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(4),
      I5 => \slt6_reg_954[0]_i_47_n_0\,
      O => \slt6_reg_954[0]_i_22_n_0\
    );
\slt6_reg_954[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_48_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(3),
      I3 => tmp1_s_fu_126(2),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(2),
      I5 => \slt6_reg_954[0]_i_49_n_0\,
      O => \slt6_reg_954[0]_i_23_n_0\
    );
\slt6_reg_954[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_50_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt6_reg_954_reg[0]_i_7_0\(1),
      I3 => tmp1_s_fu_126(0),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(0),
      I5 => \slt6_reg_954[0]_i_51_n_0\,
      O => \slt6_reg_954[0]_i_24_n_0\
    );
\slt6_reg_954[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_52_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_12_3\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(6),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(7),
      I5 => \slt6_reg_954[0]_i_45_n_0\,
      O => \slt6_reg_954[0]_i_25_n_0\
    );
\slt6_reg_954[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_54_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_12_2\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(4),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(5),
      I5 => \slt6_reg_954[0]_i_47_n_0\,
      O => \slt6_reg_954[0]_i_26_n_0\
    );
\slt6_reg_954[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_56_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_12_1\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(2),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(3),
      I5 => \slt6_reg_954[0]_i_49_n_0\,
      O => \slt6_reg_954[0]_i_27_n_0\
    );
\slt6_reg_954[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt6_reg_954[0]_i_58_n_0\,
      I1 => \slt6_reg_954_reg[0]_i_12_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt6_reg_954_reg[0]_i_7_0\(0),
      I4 => \slt6_reg_954_reg[0]_i_7_0\(1),
      I5 => \slt6_reg_954[0]_i_51_n_0\,
      O => \slt6_reg_954[0]_i_28_n_0\
    );
\slt6_reg_954[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(14),
      I1 => tmp1_s_fu_126(15),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(14),
      I4 => \win_val_2_1_fu_154_reg[15]\(15),
      O => \slt6_reg_954[0]_i_29_n_0\
    );
\slt6_reg_954[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(13),
      I1 => \win_val_2_1_fu_154_reg[15]\(13),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(12),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(13),
      I4 => \win_val_2_1_fu_154_reg[15]\(12),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_30_n_0\
    );
\slt6_reg_954[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(12),
      I1 => tmp1_s_fu_126(13),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(12),
      I4 => \win_val_2_1_fu_154_reg[15]\(13),
      O => \slt6_reg_954[0]_i_31_n_0\
    );
\slt6_reg_954[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(11),
      I1 => \win_val_2_1_fu_154_reg[15]\(11),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(10),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(11),
      I4 => \win_val_2_1_fu_154_reg[15]\(10),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_32_n_0\
    );
\slt6_reg_954[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(10),
      I1 => tmp1_s_fu_126(11),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(10),
      I4 => \win_val_2_1_fu_154_reg[15]\(11),
      O => \slt6_reg_954[0]_i_33_n_0\
    );
\slt6_reg_954[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(9),
      I1 => \win_val_2_1_fu_154_reg[15]\(9),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(8),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(9),
      I4 => \win_val_2_1_fu_154_reg[15]\(8),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_34_n_0\
    );
\slt6_reg_954[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(8),
      I1 => tmp1_s_fu_126(9),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(8),
      I4 => \win_val_2_1_fu_154_reg[15]\(9),
      O => \slt6_reg_954[0]_i_35_n_0\
    );
\slt6_reg_954[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02410000"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(14),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(15),
      I2 => tmp1_s_fu_126(15),
      I3 => tmp1_s_fu_126(14),
      I4 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_37_n_0\
    );
\slt6_reg_954[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(13),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(12),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(12),
      I4 => tmp1_s_fu_126(13),
      O => \slt6_reg_954[0]_i_38_n_0\
    );
\slt6_reg_954[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(11),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(10),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(10),
      I4 => tmp1_s_fu_126(11),
      O => \slt6_reg_954[0]_i_40_n_0\
    );
\slt6_reg_954[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(9),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(8),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(8),
      I4 => tmp1_s_fu_126(9),
      O => \slt6_reg_954[0]_i_42_n_0\
    );
\slt6_reg_954[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(7),
      I1 => \win_val_2_1_fu_154_reg[15]\(7),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(6),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(7),
      I4 => \win_val_2_1_fu_154_reg[15]\(6),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_44_n_0\
    );
\slt6_reg_954[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(6),
      I1 => tmp1_s_fu_126(7),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(6),
      I4 => \win_val_2_1_fu_154_reg[15]\(7),
      O => \slt6_reg_954[0]_i_45_n_0\
    );
\slt6_reg_954[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(5),
      I1 => \win_val_2_1_fu_154_reg[15]\(5),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(4),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(5),
      I4 => \win_val_2_1_fu_154_reg[15]\(4),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_46_n_0\
    );
\slt6_reg_954[0]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(4),
      I1 => tmp1_s_fu_126(5),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(4),
      I4 => \win_val_2_1_fu_154_reg[15]\(5),
      O => \slt6_reg_954[0]_i_47_n_0\
    );
\slt6_reg_954[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(3),
      I1 => \win_val_2_1_fu_154_reg[15]\(3),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(2),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(3),
      I4 => \win_val_2_1_fu_154_reg[15]\(2),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_48_n_0\
    );
\slt6_reg_954[0]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(2),
      I1 => tmp1_s_fu_126(3),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(2),
      I4 => \win_val_2_1_fu_154_reg[15]\(3),
      O => \slt6_reg_954[0]_i_49_n_0\
    );
\slt6_reg_954[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => tmp1_s_fu_126(1),
      I1 => \win_val_2_1_fu_154_reg[15]\(1),
      I2 => \slt6_reg_954_reg[0]_i_7_0\(0),
      I3 => \slt6_reg_954_reg[0]_i_7_0\(1),
      I4 => \win_val_2_1_fu_154_reg[15]\(0),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt6_reg_954[0]_i_50_n_0\
    );
\slt6_reg_954[0]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => tmp1_s_fu_126(0),
      I1 => tmp1_s_fu_126(1),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_2_1_fu_154_reg[15]\(0),
      I4 => \win_val_2_1_fu_154_reg[15]\(1),
      O => \slt6_reg_954[0]_i_51_n_0\
    );
\slt6_reg_954[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(7),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(6),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(6),
      I4 => tmp1_s_fu_126(7),
      O => \slt6_reg_954[0]_i_52_n_0\
    );
\slt6_reg_954[0]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(5),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(4),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(4),
      I4 => tmp1_s_fu_126(5),
      O => \slt6_reg_954[0]_i_54_n_0\
    );
\slt6_reg_954[0]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(3),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(2),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(2),
      I4 => tmp1_s_fu_126(3),
      O => \slt6_reg_954[0]_i_56_n_0\
    );
\slt6_reg_954[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt6_reg_954_reg[0]_i_7_0\(1),
      I1 => \slt6_reg_954_reg[0]_i_7_0\(0),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => tmp1_s_fu_126(0),
      I4 => tmp1_s_fu_126(1),
      O => \slt6_reg_954[0]_i_58_n_0\
    );
\slt6_reg_954_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt6_reg_954_reg[0]_i_12_n_0\,
      CO(2) => \slt6_reg_954_reg[0]_i_12_n_1\,
      CO(1) => \slt6_reg_954_reg[0]_i_12_n_2\,
      CO(0) => \slt6_reg_954_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \slt6_reg_954[0]_i_21_n_0\,
      DI(2) => \slt6_reg_954[0]_i_22_n_0\,
      DI(1) => \slt6_reg_954[0]_i_23_n_0\,
      DI(0) => \slt6_reg_954[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_slt6_reg_954_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt6_reg_954[0]_i_25_n_0\,
      S(2) => \slt6_reg_954[0]_i_26_n_0\,
      S(1) => \slt6_reg_954[0]_i_27_n_0\,
      S(0) => \slt6_reg_954[0]_i_28_n_0\
    );
\slt6_reg_954_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt6_reg_954_reg[0]_i_12_n_0\,
      CO(3) => \int_threshold2_reg[15]\(0),
      CO(2) => \slt6_reg_954_reg[0]_i_7_n_1\,
      CO(1) => \slt6_reg_954_reg[0]_i_7_n_2\,
      CO(0) => \slt6_reg_954_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \slt6_reg_954[0]_i_13_n_0\,
      DI(2) => \slt6_reg_954[0]_i_14_n_0\,
      DI(1) => \slt6_reg_954[0]_i_15_n_0\,
      DI(0) => \slt6_reg_954[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_slt6_reg_954_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt6_reg_954[0]_i_17_n_0\,
      S(2) => \slt6_reg_954[0]_i_18_n_0\,
      S(1) => \slt6_reg_954[0]_i_19_n_0\,
      S(0) => \slt6_reg_954[0]_i_20_n_0\
    );
\win_val_2_1_fu_154[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(0),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(0),
      O => \^ram_reg_0\(0)
    );
\win_val_2_1_fu_154[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(10),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(10),
      O => \^ram_reg_0\(10)
    );
\win_val_2_1_fu_154[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(11),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(11),
      O => \^ram_reg_0\(11)
    );
\win_val_2_1_fu_154[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(12),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(12),
      O => \^ram_reg_0\(12)
    );
\win_val_2_1_fu_154[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(13),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(13),
      O => \^ram_reg_0\(13)
    );
\win_val_2_1_fu_154[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(14),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(14),
      O => \^ram_reg_0\(14)
    );
\win_val_2_1_fu_154[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(15),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(15),
      O => \^ram_reg_0\(15)
    );
\win_val_2_1_fu_154[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(1),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(1),
      O => \^ram_reg_0\(1)
    );
\win_val_2_1_fu_154[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(2),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(2),
      O => \^ram_reg_0\(2)
    );
\win_val_2_1_fu_154[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(3),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(3),
      O => \^ram_reg_0\(3)
    );
\win_val_2_1_fu_154[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(4),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(4),
      O => \^ram_reg_0\(4)
    );
\win_val_2_1_fu_154[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(5),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(5),
      O => \^ram_reg_0\(5)
    );
\win_val_2_1_fu_154[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(6),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(6),
      O => \^ram_reg_0\(6)
    );
\win_val_2_1_fu_154[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(7),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(7),
      O => \^ram_reg_0\(7)
    );
\win_val_2_1_fu_154[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(8),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(8),
      O => \^ram_reg_0\(8)
    );
\win_val_2_1_fu_154[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => tmp1_s_fu_126(9),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_2_1_fu_154_reg[15]\(9),
      O => \^ram_reg_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_ram_15 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_threshold2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    linebuff_val_0_ce0 : in STD_LOGIC;
    tmp0_reg_9340 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_or_cond_reg_909 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    canny_edges_data_str_full_n : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    \slt4_reg_944[0]_i_17_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter1_tmp_30_reg_902 : in STD_LOGIC;
    \win_val_1_1_fu_146_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slt4_reg_944_reg[0]_i_12_0\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_12_1\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_12_2\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_12_3\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_0\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_1\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_2\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_ram_15 : entity is "nonmax_suppressiomb6_ram";
end base_canny_edge_0_1_nonmax_suppressiomb6_ram_15;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_ram_15 is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuff_val_0_we1 : STD_LOGIC;
  signal \slt4_reg_944[0]_i_13_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_14_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_15_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_16_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_17_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_18_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_19_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_20_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_21_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_22_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_23_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_24_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_25_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_26_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_27_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_28_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_29_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_30_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_31_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_32_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_33_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_34_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_35_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_37_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_38_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_40_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_42_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_44_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_45_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_46_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_47_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_48_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_49_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_50_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_51_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_52_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_54_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_56_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_58_n_0\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \slt4_reg_944_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_slt4_reg_944_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_slt4_reg_944_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "linebuff_val_0_U/nonmax_suppressiomb6_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ram_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ram_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ram_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ram_reg : label is 15;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 15;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_29\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_31\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_33\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_35\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_45\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_47\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_49\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \slt4_reg_944[0]_i_51\ : label is "soft_lutpair257";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \slt4_reg_944_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \slt4_reg_944_reg[0]_i_7\ : label is 11;
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[10]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[11]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[12]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[13]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[14]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[15]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[2]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[3]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[4]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[5]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[7]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[8]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \win_val_1_1_fu_146[9]_i_1\ : label is "soft_lutpair265";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  DOBDO(15 downto 0) <= \^dobdo\(15 downto 0);
ram_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_ram_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_ram_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 14) => B"000000000000000000",
      DIADI(13 downto 0) => ram_reg_0(13 downto 0),
      DIBDI(31 downto 0) => B"00000000000000001111111111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_ram_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 16) => NLW_ram_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => \^dobdo\(15 downto 0),
      DOPADOP(3 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => linebuff_val_0_we1,
      ENBWREN => linebuff_val_0_ce0,
      INJECTDBITERR => NLW_ram_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_ram_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_ram_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => tmp0_reg_9340,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => ap_reg_pp0_iter1_or_cond_reg_909,
      I1 => ram_reg_1,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ram_reg_2,
      I4 => canny_edges_data_str_full_n,
      I5 => ram_reg_3,
      O => linebuff_val_0_we1
    );
\slt4_reg_944[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22FF2232"
    )
        port map (
      I0 => \^d\(15),
      I1 => \slt4_reg_944[0]_i_17_0\(15),
      I2 => \^d\(14),
      I3 => \slt4_reg_944[0]_i_17_0\(14),
      I4 => \slt4_reg_944[0]_i_29_n_0\,
      O => \slt4_reg_944[0]_i_13_n_0\
    );
\slt4_reg_944[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_30_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(13),
      I3 => \^dobdo\(12),
      I4 => \slt4_reg_944[0]_i_17_0\(12),
      I5 => \slt4_reg_944[0]_i_31_n_0\,
      O => \slt4_reg_944[0]_i_14_n_0\
    );
\slt4_reg_944[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_32_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(11),
      I3 => \^dobdo\(10),
      I4 => \slt4_reg_944[0]_i_17_0\(10),
      I5 => \slt4_reg_944[0]_i_33_n_0\,
      O => \slt4_reg_944[0]_i_15_n_0\
    );
\slt4_reg_944[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_34_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(9),
      I3 => \^dobdo\(8),
      I4 => \slt4_reg_944[0]_i_17_0\(8),
      I5 => \slt4_reg_944[0]_i_35_n_0\,
      O => \slt4_reg_944[0]_i_16_n_0\
    );
\slt4_reg_944[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8080FF80"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(14),
      I1 => \slt4_reg_944[0]_i_17_0\(15),
      I2 => \slt4_reg_944[0]_i_29_n_0\,
      I3 => \slt4_reg_944_reg[0]_i_7_3\,
      I4 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I5 => \slt4_reg_944[0]_i_37_n_0\,
      O => \slt4_reg_944[0]_i_17_n_0\
    );
\slt4_reg_944[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_38_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_7_2\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(12),
      I4 => \slt4_reg_944[0]_i_17_0\(13),
      I5 => \slt4_reg_944[0]_i_31_n_0\,
      O => \slt4_reg_944[0]_i_18_n_0\
    );
\slt4_reg_944[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_40_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_7_1\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(10),
      I4 => \slt4_reg_944[0]_i_17_0\(11),
      I5 => \slt4_reg_944[0]_i_33_n_0\,
      O => \slt4_reg_944[0]_i_19_n_0\
    );
\slt4_reg_944[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_42_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_7_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(8),
      I4 => \slt4_reg_944[0]_i_17_0\(9),
      I5 => \slt4_reg_944[0]_i_35_n_0\,
      O => \slt4_reg_944[0]_i_20_n_0\
    );
\slt4_reg_944[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_44_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(7),
      I3 => \^dobdo\(6),
      I4 => \slt4_reg_944[0]_i_17_0\(6),
      I5 => \slt4_reg_944[0]_i_45_n_0\,
      O => \slt4_reg_944[0]_i_21_n_0\
    );
\slt4_reg_944[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_46_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(5),
      I3 => \^dobdo\(4),
      I4 => \slt4_reg_944[0]_i_17_0\(4),
      I5 => \slt4_reg_944[0]_i_47_n_0\,
      O => \slt4_reg_944[0]_i_22_n_0\
    );
\slt4_reg_944[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_48_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(3),
      I3 => \^dobdo\(2),
      I4 => \slt4_reg_944[0]_i_17_0\(2),
      I5 => \slt4_reg_944[0]_i_49_n_0\,
      O => \slt4_reg_944[0]_i_23_n_0\
    );
\slt4_reg_944[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_50_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17_0\(1),
      I3 => \^dobdo\(0),
      I4 => \slt4_reg_944[0]_i_17_0\(0),
      I5 => \slt4_reg_944[0]_i_51_n_0\,
      O => \slt4_reg_944[0]_i_24_n_0\
    );
\slt4_reg_944[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_52_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_12_3\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(6),
      I4 => \slt4_reg_944[0]_i_17_0\(7),
      I5 => \slt4_reg_944[0]_i_45_n_0\,
      O => \slt4_reg_944[0]_i_25_n_0\
    );
\slt4_reg_944[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_54_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_12_2\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(4),
      I4 => \slt4_reg_944[0]_i_17_0\(5),
      I5 => \slt4_reg_944[0]_i_47_n_0\,
      O => \slt4_reg_944[0]_i_26_n_0\
    );
\slt4_reg_944[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_56_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_12_1\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(2),
      I4 => \slt4_reg_944[0]_i_17_0\(3),
      I5 => \slt4_reg_944[0]_i_49_n_0\,
      O => \slt4_reg_944[0]_i_27_n_0\
    );
\slt4_reg_944[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_58_n_0\,
      I1 => \slt4_reg_944_reg[0]_i_12_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17_0\(0),
      I4 => \slt4_reg_944[0]_i_17_0\(1),
      I5 => \slt4_reg_944[0]_i_51_n_0\,
      O => \slt4_reg_944[0]_i_28_n_0\
    );
\slt4_reg_944[0]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => \^dobdo\(15),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(14),
      I4 => \win_val_1_1_fu_146_reg[15]\(15),
      O => \slt4_reg_944[0]_i_29_n_0\
    );
\slt4_reg_944[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => \win_val_1_1_fu_146_reg[15]\(13),
      I2 => \slt4_reg_944[0]_i_17_0\(12),
      I3 => \slt4_reg_944[0]_i_17_0\(13),
      I4 => \win_val_1_1_fu_146_reg[15]\(12),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_30_n_0\
    );
\slt4_reg_944[0]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => \^dobdo\(13),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(12),
      I4 => \win_val_1_1_fu_146_reg[15]\(13),
      O => \slt4_reg_944[0]_i_31_n_0\
    );
\slt4_reg_944[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => \win_val_1_1_fu_146_reg[15]\(11),
      I2 => \slt4_reg_944[0]_i_17_0\(10),
      I3 => \slt4_reg_944[0]_i_17_0\(11),
      I4 => \win_val_1_1_fu_146_reg[15]\(10),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_32_n_0\
    );
\slt4_reg_944[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => \^dobdo\(11),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(10),
      I4 => \win_val_1_1_fu_146_reg[15]\(11),
      O => \slt4_reg_944[0]_i_33_n_0\
    );
\slt4_reg_944[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => \win_val_1_1_fu_146_reg[15]\(9),
      I2 => \slt4_reg_944[0]_i_17_0\(8),
      I3 => \slt4_reg_944[0]_i_17_0\(9),
      I4 => \win_val_1_1_fu_146_reg[15]\(8),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_34_n_0\
    );
\slt4_reg_944[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \^dobdo\(9),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(8),
      I4 => \win_val_1_1_fu_146_reg[15]\(9),
      O => \slt4_reg_944[0]_i_35_n_0\
    );
\slt4_reg_944[0]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02410000"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(14),
      I1 => \slt4_reg_944[0]_i_17_0\(15),
      I2 => \^dobdo\(15),
      I3 => \^dobdo\(14),
      I4 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_37_n_0\
    );
\slt4_reg_944[0]_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(13),
      I1 => \slt4_reg_944[0]_i_17_0\(12),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(12),
      I4 => \^dobdo\(13),
      O => \slt4_reg_944[0]_i_38_n_0\
    );
\slt4_reg_944[0]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(11),
      I1 => \slt4_reg_944[0]_i_17_0\(10),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(10),
      I4 => \^dobdo\(11),
      O => \slt4_reg_944[0]_i_40_n_0\
    );
\slt4_reg_944[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(9),
      I1 => \slt4_reg_944[0]_i_17_0\(8),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(8),
      I4 => \^dobdo\(9),
      O => \slt4_reg_944[0]_i_42_n_0\
    );
\slt4_reg_944[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \win_val_1_1_fu_146_reg[15]\(7),
      I2 => \slt4_reg_944[0]_i_17_0\(6),
      I3 => \slt4_reg_944[0]_i_17_0\(7),
      I4 => \win_val_1_1_fu_146_reg[15]\(6),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_44_n_0\
    );
\slt4_reg_944[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(7),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(6),
      I4 => \win_val_1_1_fu_146_reg[15]\(7),
      O => \slt4_reg_944[0]_i_45_n_0\
    );
\slt4_reg_944[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \win_val_1_1_fu_146_reg[15]\(5),
      I2 => \slt4_reg_944[0]_i_17_0\(4),
      I3 => \slt4_reg_944[0]_i_17_0\(5),
      I4 => \win_val_1_1_fu_146_reg[15]\(4),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_46_n_0\
    );
\slt4_reg_944[0]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => \^dobdo\(5),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(4),
      I4 => \win_val_1_1_fu_146_reg[15]\(5),
      O => \slt4_reg_944[0]_i_47_n_0\
    );
\slt4_reg_944[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => \win_val_1_1_fu_146_reg[15]\(3),
      I2 => \slt4_reg_944[0]_i_17_0\(2),
      I3 => \slt4_reg_944[0]_i_17_0\(3),
      I4 => \win_val_1_1_fu_146_reg[15]\(2),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_48_n_0\
    );
\slt4_reg_944[0]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => \^dobdo\(3),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(2),
      I4 => \win_val_1_1_fu_146_reg[15]\(3),
      O => \slt4_reg_944[0]_i_49_n_0\
    );
\slt4_reg_944[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \win_val_1_1_fu_146_reg[15]\(1),
      I2 => \slt4_reg_944[0]_i_17_0\(0),
      I3 => \slt4_reg_944[0]_i_17_0\(1),
      I4 => \win_val_1_1_fu_146_reg[15]\(0),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \slt4_reg_944[0]_i_50_n_0\
    );
\slt4_reg_944[0]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^dobdo\(1),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \win_val_1_1_fu_146_reg[15]\(0),
      I4 => \win_val_1_1_fu_146_reg[15]\(1),
      O => \slt4_reg_944[0]_i_51_n_0\
    );
\slt4_reg_944[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(7),
      I1 => \slt4_reg_944[0]_i_17_0\(6),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(6),
      I4 => \^dobdo\(7),
      O => \slt4_reg_944[0]_i_52_n_0\
    );
\slt4_reg_944[0]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(5),
      I1 => \slt4_reg_944[0]_i_17_0\(4),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(4),
      I4 => \^dobdo\(5),
      O => \slt4_reg_944[0]_i_54_n_0\
    );
\slt4_reg_944[0]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(3),
      I1 => \slt4_reg_944[0]_i_17_0\(2),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(2),
      I4 => \^dobdo\(3),
      O => \slt4_reg_944[0]_i_56_n_0\
    );
\slt4_reg_944[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17_0\(1),
      I1 => \slt4_reg_944[0]_i_17_0\(0),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^dobdo\(0),
      I4 => \^dobdo\(1),
      O => \slt4_reg_944[0]_i_58_n_0\
    );
\slt4_reg_944_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \slt4_reg_944_reg[0]_i_12_n_0\,
      CO(2) => \slt4_reg_944_reg[0]_i_12_n_1\,
      CO(1) => \slt4_reg_944_reg[0]_i_12_n_2\,
      CO(0) => \slt4_reg_944_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \slt4_reg_944[0]_i_21_n_0\,
      DI(2) => \slt4_reg_944[0]_i_22_n_0\,
      DI(1) => \slt4_reg_944[0]_i_23_n_0\,
      DI(0) => \slt4_reg_944[0]_i_24_n_0\,
      O(3 downto 0) => \NLW_slt4_reg_944_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt4_reg_944[0]_i_25_n_0\,
      S(2) => \slt4_reg_944[0]_i_26_n_0\,
      S(1) => \slt4_reg_944[0]_i_27_n_0\,
      S(0) => \slt4_reg_944[0]_i_28_n_0\
    );
\slt4_reg_944_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \slt4_reg_944_reg[0]_i_12_n_0\,
      CO(3) => \int_threshold2_reg[15]\(0),
      CO(2) => \slt4_reg_944_reg[0]_i_7_n_1\,
      CO(1) => \slt4_reg_944_reg[0]_i_7_n_2\,
      CO(0) => \slt4_reg_944_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \slt4_reg_944[0]_i_13_n_0\,
      DI(2) => \slt4_reg_944[0]_i_14_n_0\,
      DI(1) => \slt4_reg_944[0]_i_15_n_0\,
      DI(0) => \slt4_reg_944[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_slt4_reg_944_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \slt4_reg_944[0]_i_17_n_0\,
      S(2) => \slt4_reg_944[0]_i_18_n_0\,
      S(1) => \slt4_reg_944[0]_i_19_n_0\,
      S(0) => \slt4_reg_944[0]_i_20_n_0\
    );
\win_val_1_1_fu_146[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(0),
      O => \^d\(0)
    );
\win_val_1_1_fu_146[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(10),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(10),
      O => \^d\(10)
    );
\win_val_1_1_fu_146[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(11),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(11),
      O => \^d\(11)
    );
\win_val_1_1_fu_146[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(12),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(12),
      O => \^d\(12)
    );
\win_val_1_1_fu_146[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(13),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(13),
      O => \^d\(13)
    );
\win_val_1_1_fu_146[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(14),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(14),
      O => \^d\(14)
    );
\win_val_1_1_fu_146[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(15),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(15),
      O => \^d\(15)
    );
\win_val_1_1_fu_146[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(1),
      O => \^d\(1)
    );
\win_val_1_1_fu_146[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(2),
      O => \^d\(2)
    );
\win_val_1_1_fu_146[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(3),
      O => \^d\(3)
    );
\win_val_1_1_fu_146[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(4),
      O => \^d\(4)
    );
\win_val_1_1_fu_146[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(5),
      O => \^d\(5)
    );
\win_val_1_1_fu_146[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(6),
      O => \^d\(6)
    );
\win_val_1_1_fu_146[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(7),
      O => \^d\(7)
    );
\win_val_1_1_fu_146[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(8),
      O => \^d\(8)
    );
\win_val_1_1_fu_146[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(9),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \win_val_1_1_fu_146_reg[15]\(9),
      O => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]\ : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud : entity is "Filter2D_k_buf_0_cud";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud is
begin
Filter2D_k_buf_0_cud_ram_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_21
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter2_or_cond_i_i_reg_1584 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      \k_buf_0_val_4_load_reg_1643_reg[0]\ => \k_buf_0_val_4_load_reg_1643_reg[0]\,
      \k_buf_0_val_4_load_reg_1643_reg[0]_0\ => \k_buf_0_val_4_load_reg_1643_reg[0]_0\,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ult_reg_1439 => ult_reg_1439
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_18 : entity is "Filter2D_k_buf_0_cud";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_18;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_18 is
begin
Filter2D_k_buf_0_cud_ram_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_20
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      ult_reg_1439 => ult_reg_1439
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_19 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_reg_pp0_iter9_or_cond_i_reg_1580 : in STD_LOGIC;
    sobel_gx_data_stream_full_n : in STD_LOGIC;
    src1_data_stream_0_s_empty_n : in STD_LOGIC;
    or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond388_i_reg_1553 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_19 : entity is "Filter2D_k_buf_0_cud";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_19;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_19 is
begin
Filter2D_k_buf_0_cud_ram_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => ap_enable_reg_pp0_iter10_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter1_exitcond388_i_reg_1553 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      ap_reg_pp0_iter9_or_cond_i_reg_1580 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_reg_1584 => or_cond_i_i_reg_1584,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      sobel_gx_data_stream_full_n => sobel_gx_data_stream_full_n,
      src1_data_stream_0_s_empty_n => src1_data_stream_0_s_empty_n,
      ult_reg_1439 => ult_reg_1439
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]\ : in STD_LOGIC;
    \k_buf_0_val_4_load_reg_1643_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_23 : entity is "Filter2D_k_buf_0_cud";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_23;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_23 is
begin
Filter2D_k_buf_0_cud_ram_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_28
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter2_or_cond_i_i_reg_1584 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      \k_buf_0_val_4_load_reg_1643_reg[0]\ => \k_buf_0_val_4_load_reg_1643_reg[0]\,
      \k_buf_0_val_4_load_reg_1643_reg[0]_0\ => \k_buf_0_val_4_load_reg_1643_reg[0]_0\,
      ram_reg_0(7 downto 0) => ram_reg(7 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ult_reg_1439 => ult_reg_1439
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    k_buf_0_val_3_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_24 : entity is "Filter2D_k_buf_0_cud";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_24;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_24 is
begin
Filter2D_k_buf_0_cud_ram_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_27
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      ult_reg_1439 => ult_reg_1439
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_k_buf_0_cud_25 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    k_buf_0_val_3_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter10_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ult_reg_1439 : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ap_reg_pp0_iter9_or_cond_i_reg_1580 : in STD_LOGIC;
    sobel_gy_data_stream_full_n : in STD_LOGIC;
    src2_data_stream_0_s_empty_n : in STD_LOGIC;
    or_cond_i_i_reg_1584 : in STD_LOGIC;
    ap_reg_pp0_iter1_exitcond388_i_reg_1553 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_k_buf_0_cud_25 : entity is "Filter2D_k_buf_0_cud";
end base_canny_edge_0_1_Filter2D_k_buf_0_cud_25;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_k_buf_0_cud_25 is
begin
Filter2D_k_buf_0_cud_ram_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_ram_26
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => ap_enable_reg_pp0_iter10_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter1_exitcond388_i_reg_1553 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      ap_reg_pp0_iter9_or_cond_i_reg_1580 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_reg_1584 => or_cond_i_i_reg_1584,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(7 downto 0) => ram_reg_2(7 downto 0),
      ram_reg_4(7 downto 0) => ram_reg_3(7 downto 0),
      sobel_gy_data_stream_full_n => sobel_gy_data_stream_full_n,
      src2_data_stream_0_s_empty_n => src2_data_stream_0_s_empty_n,
      ult_reg_1439 => ult_reg_1439
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_canny_edge_mul_mubkb is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \in\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    col_packets_cast_loc_full_n : in STD_LOGIC;
    p_reg_reg_1 : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 19 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_canny_edge_mul_mubkb : entity is "canny_edge_mul_mubkb";
end base_canny_edge_0_1_canny_edge_mul_mubkb;

architecture STRUCTURE of base_canny_edge_0_1_canny_edge_mul_mubkb is
begin
canny_edge_mul_mubkb_DSP48_0_U: entity work.base_canny_edge_0_1_canny_edge_mul_mubkb_DSP48_0
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(19 downto 0) => ap_return_preg(19 downto 0),
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      col_packets_cast_loc_full_n => col_packets_cast_loc_full_n,
      \in\(19 downto 0) => \in\(19 downto 0),
      \out\(19 downto 0) => \out\(19 downto 0),
      p_reg_reg_0(19 downto 0) => p_reg_reg(19 downto 0),
      p_reg_reg_1(8 downto 0) => p_reg_reg_0(8 downto 0),
      p_reg_reg_2 => p_reg_reg_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_canny_edge_mul_muqcK is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_canny_edge_mul_muqcK : entity is "canny_edge_mul_muqcK";
end base_canny_edge_0_1_canny_edge_mul_muqcK;

architecture STRUCTURE of base_canny_edge_0_1_canny_edge_mul_muqcK is
begin
canny_edge_mul_muqcK_DSP48_7_U: entity work.base_canny_edge_0_1_canny_edge_mul_muqcK_DSP48_7
     port map (
      D(19 downto 0) => D(19 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      p_reg_reg_0(8 downto 0) => p_reg_reg(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A is
  port (
    grad_gd_data_stream_s_full_n : out STD_LOGIC;
    grad_gd_data_stream_s_empty_n : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_reg_pp0_iter4_exitcond_reg_631 : in STD_LOGIC;
    internal_full_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    nonmax_suppression_U0_gd_data_stream_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A : entity is "fifo_w16_d1_A";
end base_canny_edge_0_1_fifo_w16_d1_A;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A is
  signal \^grad_gd_data_stream_s_empty_n\ : STD_LOGIC;
  signal \^grad_gd_data_stream_s_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__5\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__4\ : label is "soft_lutpair237";
begin
  grad_gd_data_stream_s_empty_n <= \^grad_gd_data_stream_s_empty_n\;
  grad_gd_data_stream_s_full_n <= \^grad_gd_data_stream_s_full_n\;
U_fifo_w16_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_16
     port map (
      D(15 downto 0) => D(15 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      ap_clk => ap_clk,
      \element_gd_s_fu_136_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \element_gd_s_fu_136_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[3]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^grad_gd_data_stream_s_full_n\,
      I1 => ap_reg_pp0_iter4_exitcond_reg_631,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^grad_gd_data_stream_s_empty_n\,
      I3 => nonmax_suppression_U0_gd_data_stream_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^grad_gd_data_stream_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_1,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^grad_gd_data_stream_s_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_0\,
      Q => \^grad_gd_data_stream_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^grad_gd_data_stream_s_empty_n\,
      I1 => nonmax_suppression_U0_gd_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__5_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => nonmax_suppression_U0_gd_data_stream_V_read,
      I3 => \^grad_gd_data_stream_s_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_0 is
  port (
    sobel_gx_data_stream_full_n : out STD_LOGIC;
    sobel_gx_data_stream_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][14]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    gradient_decompositi_U0_gx_data_stream_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_0 : entity is "fifo_w16_d1_A";
end base_canny_edge_0_1_fifo_w16_d1_A_0;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_0 is
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^sobel_gx_data_stream_empty_n\ : STD_LOGIC;
  signal \^sobel_gx_data_stream_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__2\ : label is "soft_lutpair319";
begin
  sobel_gx_data_stream_empty_n <= \^sobel_gx_data_stream_empty_n\;
  sobel_gx_data_stream_full_n <= \^sobel_gx_data_stream_full_n\;
U_fifo_w16_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_9
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][14]_0\(11 downto 0) => \SRL_SIG_reg[1][14]\(11 downto 0),
      ap_clk => ap_clk,
      \tmp_70_reg_640_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \tmp_70_reg_640_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^sobel_gx_data_stream_empty_n\,
      I3 => gradient_decompositi_U0_gx_data_stream_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^sobel_gx_data_stream_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__4_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^sobel_gx_data_stream_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^sobel_gx_data_stream_empty_n\,
      I1 => gradient_decompositi_U0_gx_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^sobel_gx_data_stream_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^sobel_gx_data_stream_empty_n\,
      I1 => gradient_decompositi_U0_gx_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => gradient_decompositi_U0_gx_data_stream_V_read,
      I3 => \^sobel_gx_data_stream_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_1 is
  port (
    sobel_gy_data_stream_full_n : out STD_LOGIC;
    sobel_gy_data_stream_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    gradient_decompositi_U0_gx_data_stream_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][13]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_1 : entity is "fifo_w16_d1_A";
end base_canny_edge_0_1_fifo_w16_d1_A_1;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_1 is
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^sobel_gy_data_stream_empty_n\ : STD_LOGIC;
  signal \^sobel_gy_data_stream_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair320";
begin
  sobel_gy_data_stream_empty_n <= \^sobel_gy_data_stream_empty_n\;
  sobel_gy_data_stream_full_n <= \^sobel_gy_data_stream_full_n\;
U_fifo_w16_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w16_d1_A_shiftReg_8
     port map (
      D(11 downto 0) => D(11 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][13]_0\(11 downto 0) => \SRL_SIG_reg[0][13]\(11 downto 0),
      ap_clk => ap_clk,
      \tmp_71_reg_651_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \tmp_71_reg_651_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^sobel_gy_data_stream_empty_n\,
      I3 => gradient_decompositi_U0_gx_data_stream_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^sobel_gy_data_stream_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^sobel_gy_data_stream_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^sobel_gy_data_stream_empty_n\,
      I1 => gradient_decompositi_U0_gx_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^sobel_gy_data_stream_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^sobel_gy_data_stream_empty_n\,
      I1 => gradient_decompositi_U0_gx_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => gradient_decompositi_U0_gx_data_stream_V_read,
      I3 => \^sobel_gy_data_stream_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w16_d1_A_5 is
  port (
    suppressed_data_stre_full_n : out STD_LOGIC;
    suppressed_data_stre_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    or_cond_reg_909 : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    hysteresis_U0_src_data_stream_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][13]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w16_d1_A_5 : entity is "fifo_w16_d1_A";
end base_canny_edge_0_1_fifo_w16_d1_A_5;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w16_d1_A_5 is
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^suppressed_data_stre_empty_n\ : STD_LOGIC;
  signal \^suppressed_data_stre_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__5\ : label is "soft_lutpair322";
begin
  suppressed_data_stre_empty_n <= \^suppressed_data_stre_empty_n\;
  suppressed_data_stre_full_n <= \^suppressed_data_stre_full_n\;
U_fifo_w16_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w16_d1_A_shiftReg
     port map (
      D(13 downto 0) => D(13 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][13]_0\(13 downto 0) => \SRL_SIG_reg[0][13]\(13 downto 0),
      ap_clk => ap_clk,
      \element_gd_s_fu_134_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \element_gd_s_fu_134_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^suppressed_data_stre_empty_n\,
      I1 => or_cond_reg_909,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^suppressed_data_stre_empty_n\,
      I3 => hysteresis_U0_src_data_stream_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^suppressed_data_stre_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^suppressed_data_stre_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__6_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^suppressed_data_stre_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^suppressed_data_stre_empty_n\,
      I1 => hysteresis_U0_src_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => hysteresis_U0_src_data_stream_V_read,
      I3 => \^suppressed_data_stre_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w20_d2_A is
  port (
    Block_Mat_exit29635_U0_ap_continue : out STD_LOGIC;
    packets_cast_loc_cha_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_ready : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w20_d2_A : entity is "fifo_w20_d2_A";
end base_canny_edge_0_1_fifo_w20_d2_A;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w20_d2_A is
  signal \^block_mat_exit29635_u0_ap_continue\ : STD_LOGIC;
  signal internal_empty_n4_out : STD_LOGIC;
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^packets_cast_loc_cha_empty_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair318";
begin
  Block_Mat_exit29635_U0_ap_continue <= \^block_mat_exit29635_u0_ap_continue\;
  packets_cast_loc_cha_empty_n <= \^packets_cast_loc_cha_empty_n\;
U_fifo_w20_d2_A_ram: entity work.base_canny_edge_0_1_fifo_w20_d2_A_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(19 downto 0) => \in\(19 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(19 downto 0) => \out\(19 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA00AAAAAA00AA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => \internal_empty_n_i_2__0_n_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^packets_cast_loc_cha_empty_n\,
      I5 => ap_ready,
      O => \internal_empty_n_i_1__8_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^packets_cast_loc_cha_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFAAAAAAAA"
    )
        port map (
      I0 => internal_full_n_reg_0,
      I1 => internal_empty_n4_out,
      I2 => mOutPtr(0),
      I3 => mOutPtr(1),
      I4 => mOutPtr(2),
      I5 => \^block_mat_exit29635_u0_ap_continue\,
      O => \internal_full_n_i_1__8_n_0\
    );
\internal_full_n_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70707000"
    )
        port map (
      I0 => ap_ready,
      I1 => \^packets_cast_loc_cha_empty_n\,
      I2 => \^block_mat_exit29635_u0_ap_continue\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => ap_done_reg,
      O => internal_empty_n4_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^block_mat_exit29635_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8787877778787888"
    )
        port map (
      I0 => ap_ready,
      I1 => \^packets_cast_loc_cha_empty_n\,
      I2 => \^block_mat_exit29635_u0_ap_continue\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => ap_done_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \^packets_cast_loc_cha_empty_n\,
      I3 => ap_ready,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^packets_cast_loc_cha_empty_n\,
      I4 => ap_ready,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    canny_edges_data_str_full_n : out STD_LOGIC;
    canny_edges_data_str_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    mOutPtr0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_reg_pp0_iter2_or_cond7_reg_930 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A : entity is "fifo_w8_d1_A";
end base_canny_edge_0_1_fifo_w8_d1_A;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A is
  signal \^canny_edges_data_str_empty_n\ : STD_LOGIC;
  signal \^canny_edges_data_str_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
begin
  canny_edges_data_str_empty_n <= \^canny_edges_data_str_empty_n\;
  canny_edges_data_str_full_n <= \^canny_edges_data_str_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
U_fifo_w8_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_17
     port map (
      D(0) => D(0),
      \SRL_SIG_reg[0][7]_0\ => \SRL_SIG_reg[0][7]\,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(0),
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      \SRL_SIG_reg[1][0]_1\ => \SRL_SIG_reg[1][0]_0\,
      ap_clk => ap_clk,
      ap_reg_pp0_iter2_or_cond7_reg_930 => ap_reg_pp0_iter2_or_cond7_reg_930,
      canny_edges_data_str_full_n => \^canny_edges_data_str_full_n\,
      \out_stream_data_V_1_payload_A_reg[31]\ => \^moutptr_reg[0]_0\,
      \out_stream_data_V_1_payload_A_reg[31]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^canny_edges_data_str_empty_n\,
      I1 => mOutPtr0,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^canny_edges_data_str_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => mOutPtr0,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^canny_edges_data_str_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^canny_edges_data_str_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => mOutPtr0,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_2 is
  port (
    src1_data_stream_0_s_full_n : out STD_LOGIC;
    src1_data_stream_0_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_2 : entity is "fifo_w8_d1_A";
end base_canny_edge_0_1_fifo_w8_d1_A_2;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_2 is
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src1_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^src1_data_stream_0_s_full_n\ : STD_LOGIC;
begin
  src1_data_stream_0_s_empty_n <= \^src1_data_stream_0_s_empty_n\;
  src1_data_stream_0_s_full_n <= \^src1_data_stream_0_s_full_n\;
U_fifo_w8_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_7
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      \reg_331_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \reg_331_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^src1_data_stream_0_s_empty_n\,
      I1 => \internal_full_n_i_2__3_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^src1_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__3_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^src1_data_stream_0_s_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => \^src1_data_stream_0_s_empty_n\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \^src1_data_stream_0_s_full_n\,
      I4 => Duplicate_U0_src_data_stream_V_read,
      O => \internal_full_n_i_2__3_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^src1_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7F7F7F7080808"
    )
        port map (
      I0 => \^src1_data_stream_0_s_empty_n\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \^src1_data_stream_0_s_full_n\,
      I4 => Duplicate_U0_src_data_stream_V_read,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => \^src1_data_stream_0_s_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_3 is
  port (
    src2_data_stream_0_s_full_n : out STD_LOGIC;
    src2_data_stream_0_s_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_3 : entity is "fifo_w8_d1_A";
end base_canny_edge_0_1_fifo_w8_d1_A_3;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_3 is
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src2_data_stream_0_s_empty_n\ : STD_LOGIC;
  signal \^src2_data_stream_0_s_full_n\ : STD_LOGIC;
begin
  src2_data_stream_0_s_empty_n <= \^src2_data_stream_0_s_empty_n\;
  src2_data_stream_0_s_full_n <= \^src2_data_stream_0_s_full_n\;
U_fifo_w8_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w8_d1_A_shiftReg_6
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[1][7]_0\(7 downto 0) => \SRL_SIG_reg[1][7]\(7 downto 0),
      ap_clk => ap_clk,
      \reg_331_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \reg_331_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^src2_data_stream_0_s_empty_n\,
      I1 => \internal_full_n_i_2__2_n_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^src2_data_stream_0_s_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__2_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^src2_data_stream_0_s_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7000000"
    )
        port map (
      I0 => \^src2_data_stream_0_s_empty_n\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \^src2_data_stream_0_s_full_n\,
      I4 => Duplicate_U0_src_data_stream_V_read,
      O => \internal_full_n_i_2__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^src2_data_stream_0_s_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08F7F7F7F7080808"
    )
        port map (
      I0 => \^src2_data_stream_0_s_empty_n\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \^src2_data_stream_0_s_full_n\,
      I4 => Duplicate_U0_src_data_stream_V_read,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DBDDDDDD24222222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => \mOutPtr_reg[0]_1\,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => \^src2_data_stream_0_s_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w8_d1_A_4 is
  port (
    src_bw_data_stream_0_full_n : out STD_LOGIC;
    src_bw_data_stream_0_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w8_d1_A_4 : entity is "fifo_w8_d1_A";
end base_canny_edge_0_1_fifo_w8_d1_A_4;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w8_d1_A_4 is
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^src_bw_data_stream_0_empty_n\ : STD_LOGIC;
  signal \^src_bw_data_stream_0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair321";
begin
  src_bw_data_stream_0_empty_n <= \^src_bw_data_stream_0_empty_n\;
  src_bw_data_stream_0_full_n <= \^src_bw_data_stream_0_full_n\;
U_fifo_w8_d1_A_ram: entity work.base_canny_edge_0_1_fifo_w8_d1_A_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^src_bw_data_stream_0_empty_n\,
      I3 => Duplicate_U0_src_data_stream_V_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^src_bw_data_stream_0_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__1_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^src_bw_data_stream_0_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^src_bw_data_stream_0_empty_n\,
      I1 => Duplicate_U0_src_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      O => \internal_full_n_i_2__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^src_bw_data_stream_0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7887"
    )
        port map (
      I0 => \^src_bw_data_stream_0_empty_n\,
      I1 => Duplicate_U0_src_data_stream_V_read,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BDDD4222"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => Duplicate_U0_src_data_stream_V_read,
      I3 => \^src_bw_data_stream_0_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_fifo_w9_d7_A is
  port (
    col_packets_cast_loc_full_n : out STD_LOGIC;
    col_packets_cast_loc_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    cols_V : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_fifo_w9_d7_A : entity is "fifo_w9_d7_A";
end base_canny_edge_0_1_fifo_w9_d7_A;

architecture STRUCTURE of base_canny_edge_0_1_fifo_w9_d7_A is
  signal \^col_packets_cast_loc_empty_n\ : STD_LOGIC;
  signal \^col_packets_cast_loc_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[3]_i_2_n_0\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_2\ : label is "soft_lutpair234";
begin
  col_packets_cast_loc_empty_n <= \^col_packets_cast_loc_empty_n\;
  col_packets_cast_loc_full_n <= \^col_packets_cast_loc_full_n\;
U_fifo_w9_d7_A_ram: entity work.base_canny_edge_0_1_fifo_w9_d7_A_shiftReg
     port map (
      Q(3 downto 0) => mOutPtr_reg(3 downto 0),
      ap_clk => ap_clk,
      cols_V(8 downto 0) => cols_V(8 downto 0),
      \out\(8 downto 0) => \out\(8 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^col_packets_cast_loc_empty_n\,
      I1 => Duplicate_U0_ap_start,
      I2 => internal_empty_n_reg_1(0),
      O => internal_empty_n_reg_0(0)
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2A2A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^col_packets_cast_loc_empty_n\,
      I3 => internal_empty_n_reg_1(0),
      I4 => Duplicate_U0_ap_start,
      I5 => internal_empty_n,
      O => internal_empty_n_i_1_n_0
    );
internal_empty_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(2),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(1),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^col_packets_cast_loc_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => internal_full_n,
      I1 => \^col_packets_cast_loc_full_n\,
      I2 => ap_rst_n,
      I3 => E(0),
      I4 => \^col_packets_cast_loc_empty_n\,
      I5 => internal_full_n_reg_0,
      O => internal_full_n_i_1_n_0
    );
internal_full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(2),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^col_packets_cast_loc_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr_reg(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr_reg(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr_reg(2),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr_reg[3]_0\(0),
      D => \mOutPtr[3]_i_2_n_0\,
      Q => mOutPtr_reg(3),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuff_val_0_ce0 : in STD_LOGIC;
    tmp0_reg_8860 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    p_0_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_or_cond_reg_862 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_reg_pp0_iter1_tmp_3_reg_855 : in STD_LOGIC;
    \win_val_1_1_fu_148_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6 : entity is "nonmax_suppressiomb6";
end base_canny_edge_0_1_nonmax_suppressiomb6;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6 is
begin
nonmax_suppressiomb6_ram_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_ram_11
     port map (
      D(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_or_cond_reg_862 => ap_reg_pp0_iter1_or_cond_reg_862,
      ap_reg_pp0_iter1_tmp_3_reg_855 => ap_reg_pp0_iter1_tmp_3_reg_855,
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      p_0_in(10 downto 0) => p_0_in(10 downto 0),
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1 => ram_reg_0,
      tmp0_reg_8860 => tmp0_reg_8860,
      \win_val_1_1_fu_148_reg[15]\(15 downto 0) => \win_val_1_1_fu_148_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_10 is
  port (
    linebuff_val_0_ce0 : out STD_LOGIC;
    tmp0_reg_8860 : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_tmp_3_reg_855 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    tmp_3_reg_855 : in STD_LOGIC;
    or_cond_reg_862 : in STD_LOGIC;
    grad_gd_data_stream_s_empty_n : in STD_LOGIC;
    ap_reg_pp0_iter3_or_cond4_reg_882 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    suppressed_data_stre_full_n : in STD_LOGIC;
    j_V_reg_850_reg : in STD_LOGIC_VECTOR ( 10 downto 0 );
    tmp_2_reg_846 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \tmp_18_reg_901_reg[0]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp_18_reg_901[0]_i_6\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_18_reg_901[0]_i_6_0\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \tmp_18_reg_901[0]_i_6_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \win_val_2_1_fu_156_reg[15]\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_10 : entity is "nonmax_suppressiomb6";
end base_canny_edge_0_1_nonmax_suppressiomb6_10;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_10 is
begin
nonmax_suppressiomb6_ram_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_ram
     port map (
      CO(0) => CO(0),
      D(13 downto 0) => D(13 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => ap_enable_reg_pp0_iter1_reg,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_tmp_3_reg_855 => ap_reg_pp0_iter1_tmp_3_reg_855,
      ap_reg_pp0_iter3_or_cond4_reg_882 => ap_reg_pp0_iter3_or_cond4_reg_882,
      grad_gd_data_stream_s_empty_n => grad_gd_data_stream_s_empty_n,
      j_V_reg_850_reg(10 downto 0) => j_V_reg_850_reg(10 downto 0),
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      or_cond_reg_862 => or_cond_reg_862,
      p_0_in(10 downto 0) => p_0_in(10 downto 0),
      ram_reg_0(0) => ram_reg(0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3(10 downto 0) => ram_reg_2(10 downto 0),
      suppressed_data_stre_full_n => suppressed_data_stre_full_n,
      tmp0_reg_8860 => tmp0_reg_8860,
      \tmp_18_reg_901[0]_i_6_0\(13 downto 0) => \tmp_18_reg_901[0]_i_6\(13 downto 0),
      \tmp_18_reg_901[0]_i_6_1\(13 downto 0) => \tmp_18_reg_901[0]_i_6_0\(13 downto 0),
      \tmp_18_reg_901[0]_i_6_2\(13 downto 0) => \tmp_18_reg_901[0]_i_6_1\(13 downto 0),
      \tmp_18_reg_901_reg[0]\(15 downto 0) => \tmp_18_reg_901_reg[0]\(15 downto 0),
      tmp_2_reg_846 => tmp_2_reg_846,
      tmp_3_reg_855 => tmp_3_reg_855,
      \win_val_2_1_fu_156_reg[15]\(13 downto 0) => \win_val_2_1_fu_156_reg[15]\(13 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_12 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_threshold2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    linebuff_val_0_ce0 : in STD_LOGIC;
    tmp0_reg_9340 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 13 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_pp0_iter1_or_cond_reg_909 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    canny_edges_data_str_full_n : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    \slt4_reg_944[0]_i_17\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter1_tmp_30_reg_902 : in STD_LOGIC;
    \win_val_1_1_fu_146_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slt4_reg_944_reg[0]_i_12\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_12_0\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_12_1\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_12_2\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_0\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_1\ : in STD_LOGIC;
    \slt4_reg_944_reg[0]_i_7_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_12 : entity is "nonmax_suppressiomb6";
end base_canny_edge_0_1_nonmax_suppressiomb6_12;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_12 is
begin
nonmax_suppressiomb6_ram_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_ram_15
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(15 downto 0) => D(15 downto 0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_or_cond_reg_909 => ap_reg_pp0_iter1_or_cond_reg_909,
      ap_reg_pp0_iter1_tmp_30_reg_902 => ap_reg_pp0_iter1_tmp_30_reg_902,
      canny_edges_data_str_full_n => canny_edges_data_str_full_n,
      \int_threshold2_reg[15]\(0) => \int_threshold2_reg[15]\(0),
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      ram_reg_0(13 downto 0) => ram_reg(13 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      \slt4_reg_944[0]_i_17_0\(15 downto 0) => \slt4_reg_944[0]_i_17\(15 downto 0),
      \slt4_reg_944_reg[0]_i_12_0\ => \slt4_reg_944_reg[0]_i_12\,
      \slt4_reg_944_reg[0]_i_12_1\ => \slt4_reg_944_reg[0]_i_12_0\,
      \slt4_reg_944_reg[0]_i_12_2\ => \slt4_reg_944_reg[0]_i_12_1\,
      \slt4_reg_944_reg[0]_i_12_3\ => \slt4_reg_944_reg[0]_i_12_2\,
      \slt4_reg_944_reg[0]_i_7_0\ => \slt4_reg_944_reg[0]_i_7\,
      \slt4_reg_944_reg[0]_i_7_1\ => \slt4_reg_944_reg[0]_i_7_0\,
      \slt4_reg_944_reg[0]_i_7_2\ => \slt4_reg_944_reg[0]_i_7_1\,
      \slt4_reg_944_reg[0]_i_7_3\ => \slt4_reg_944_reg[0]_i_7_2\,
      tmp0_reg_9340 => tmp0_reg_9340,
      \win_val_1_1_fu_146_reg[15]\(15 downto 0) => \win_val_1_1_fu_146_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppressiomb6_13 is
  port (
    linebuff_val_0_ce0 : out STD_LOGIC;
    tmp0_reg_9340 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \or_cond_reg_909_reg[0]\ : out STD_LOGIC;
    \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_threshold2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_reg_pp0_iter1_tmp_30_reg_902 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    canny_edges_data_str_full_n : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_30_reg_902 : in STD_LOGIC;
    suppressed_data_stre_empty_n : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    j_V_reg_897_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_28_reg_893 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt6_reg_954_reg[0]_i_12\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \win_val_2_1_fu_154_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \slt6_reg_954_reg[0]_i_12_0\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_12_1\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_12_2\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_0\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_1\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_2\ : in STD_LOGIC;
    \slt6_reg_954_reg[0]_i_7_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppressiomb6_13 : entity is "nonmax_suppressiomb6";
end base_canny_edge_0_1_nonmax_suppressiomb6_13;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppressiomb6_13 is
begin
nonmax_suppressiomb6_ram_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_ram_14
     port map (
      ADDRBWRADDR(10 downto 0) => ADDRBWRADDR(10 downto 0),
      D(0) => D(0),
      DOBDO(15 downto 0) => DOBDO(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_tmp_30_reg_902 => ap_reg_pp0_iter1_tmp_30_reg_902,
      \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\ => \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\,
      canny_edges_data_str_full_n => canny_edges_data_str_full_n,
      \int_threshold2_reg[15]\(0) => \int_threshold2_reg[15]\(0),
      j_V_reg_897_reg(9 downto 0) => j_V_reg_897_reg(9 downto 0),
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      \or_cond_reg_909_reg[0]\ => \or_cond_reg_909_reg[0]\,
      ram_reg_0(15 downto 0) => ram_reg(15 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4(0) => ram_reg_3(0),
      ram_reg_5 => ram_reg_4,
      ram_reg_6(10 downto 0) => ram_reg_5(10 downto 0),
      \slt6_reg_954_reg[0]_i_12_0\ => \slt6_reg_954_reg[0]_i_12\,
      \slt6_reg_954_reg[0]_i_12_1\ => \slt6_reg_954_reg[0]_i_12_0\,
      \slt6_reg_954_reg[0]_i_12_2\ => \slt6_reg_954_reg[0]_i_12_1\,
      \slt6_reg_954_reg[0]_i_12_3\ => \slt6_reg_954_reg[0]_i_12_2\,
      \slt6_reg_954_reg[0]_i_7_0\(15 downto 0) => \slt6_reg_954_reg[0]_i_7\(15 downto 0),
      \slt6_reg_954_reg[0]_i_7_1\ => \slt6_reg_954_reg[0]_i_7_0\,
      \slt6_reg_954_reg[0]_i_7_2\ => \slt6_reg_954_reg[0]_i_7_1\,
      \slt6_reg_954_reg[0]_i_7_3\ => \slt6_reg_954_reg[0]_i_7_2\,
      \slt6_reg_954_reg[0]_i_7_4\ => \slt6_reg_954_reg[0]_i_7_3\,
      suppressed_data_stre_empty_n => suppressed_data_stre_empty_n,
      tmp0_reg_9340 => tmp0_reg_9340,
      tmp_28_reg_893 => tmp_28_reg_893,
      tmp_30_reg_902 => tmp_30_reg_902,
      \win_val_2_1_fu_154_reg[15]\(15 downto 0) => \win_val_2_1_fu_154_reg[15]\(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Block_Mat_exit29635_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg : out STD_LOGIC;
    shiftReg_ce_0 : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Duplicate_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    col_packets_cast_loc_empty_n : in STD_LOGIC;
    col_packets_cast_loc_full_n : in STD_LOGIC;
    ap_sync_reg_Block_Mat_exit29635_U0_ap_ready : in STD_LOGIC;
    Block_Mat_exit29635_U0_ap_continue : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    packets_cast_loc_cha_empty_n : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_reg_reg : in STD_LOGIC_VECTOR ( 19 downto 0 );
    p_reg_reg_0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Block_Mat_exit29635_s : entity is "Block_Mat_exit29635_s";
end base_canny_edge_0_1_Block_Mat_exit29635_s;

architecture STRUCTURE of base_canny_edge_0_1_Block_Mat_exit29635_s is
  signal Block_Mat_exit29635_U0_col_packets_cast_out_out_write : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal grp_fu_96_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^int_ap_start_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[7][0]_srl8_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair2";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_3\ : label is "soft_lutpair0";
begin
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  int_ap_start_reg <= \^int_ap_start_reg\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => Block_Mat_exit29635_U0_ap_continue,
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => \^ap_done_reg\,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[7][0]_srl8_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => col_packets_cast_loc_full_n,
      I1 => \^ap_cs_fsm_reg[2]_0\(0),
      I2 => \^ap_done_reg\,
      I3 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      I4 => Duplicate_U0_ap_start,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[1]\,
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => Block_Mat_exit29635_U0_col_packets_cast_out_out_write,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Block_Mat_exit29635_U0_col_packets_cast_out_out_write,
      I1 => \ap_CS_fsm_reg_n_0_[1]\,
      I2 => \^ap_cs_fsm_reg[2]_0\(1),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\(0),
      I1 => col_packets_cast_loc_full_n,
      I2 => \^ap_done_reg\,
      I3 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      I4 => Duplicate_U0_ap_start,
      O => Block_Mat_exit29635_U0_col_packets_cast_out_out_write
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => \^ap_rst_n_inv\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => ap_rst_n,
      I3 => Block_Mat_exit29635_U0_ap_continue,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(0),
      Q => ap_return_preg(0),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(10),
      Q => ap_return_preg(10),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(11),
      Q => ap_return_preg(11),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(12),
      Q => ap_return_preg(12),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(13),
      Q => ap_return_preg(13),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(14),
      Q => ap_return_preg(14),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(15),
      Q => ap_return_preg(15),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(16),
      Q => ap_return_preg(16),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(17),
      Q => ap_return_preg(17),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(18),
      Q => ap_return_preg(18),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(19),
      Q => ap_return_preg(19),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(1),
      Q => ap_return_preg(1),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(2),
      Q => ap_return_preg(2),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(3),
      Q => ap_return_preg(3),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(4),
      Q => ap_return_preg(4),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(5),
      Q => ap_return_preg(5),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(6),
      Q => ap_return_preg(6),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(7),
      Q => ap_return_preg(7),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(8),
      Q => ap_return_preg(8),
      R => \^ap_rst_n_inv\
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^ap_cs_fsm_reg[2]_0\(1),
      D => grp_fu_96_p2(9),
      Q => ap_return_preg(9),
      R => \^ap_rst_n_inv\
    );
canny_edge_mul_mubkb_U1: entity work.base_canny_edge_0_1_canny_edge_mul_mubkb
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Q(1 downto 0) => \^ap_cs_fsm_reg[2]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_return_preg(19 downto 0) => ap_return_preg(19 downto 0),
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      col_packets_cast_loc_full_n => col_packets_cast_loc_full_n,
      \in\(19 downto 0) => \in\(19 downto 0),
      \out\(19 downto 0) => grp_fu_96_p2(19 downto 0),
      p_reg_reg(19 downto 0) => p_reg_reg(19 downto 0),
      p_reg_reg_0(8 downto 0) => p_reg_reg_0(8 downto 0),
      p_reg_reg_1 => \^ap_done_reg\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57FF555555555555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_done_reg\,
      I2 => \^ap_cs_fsm_reg[2]_0\(1),
      I3 => Block_Mat_exit29635_U0_ap_continue,
      I4 => packets_cast_loc_cha_empty_n,
      I5 => internal_full_n_reg(0),
      O => ap_rst_n_0
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => \^ap_cs_fsm_reg[2]_0\(1),
      I2 => Block_Mat_exit29635_U0_ap_continue,
      O => ap_done_reg_reg_0
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^int_ap_start_reg\,
      I1 => Duplicate_U0_ap_start,
      I2 => Q(0),
      I3 => col_packets_cast_loc_empty_n,
      O => E(0)
    );
\mOutPtr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      I2 => \^ap_done_reg\,
      I3 => \^ap_cs_fsm_reg[2]_0\(0),
      I4 => col_packets_cast_loc_full_n,
      O => \^int_ap_start_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_canny is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_121_reg_1568_reg[0]_0\ : out STD_LOGIC;
    tmp_80_reg_1528 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_116_reg_1518 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_68_reg_1464_reg[11]_0\ : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[0]_0\ : out STD_LOGIC;
    \p_assign_6_2_reg_1500_reg[0]_0\ : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[1]_0\ : out STD_LOGIC;
    \p_assign_6_2_reg_1500_reg[11]_0\ : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_assign_6_1_reg_1482_reg[11]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_assign_7_1_reg_1495_reg[1]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_p2_i_i_reg_1574_reg[2]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[3]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[4]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[5]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[6]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[7]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[8]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[9]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_V_3_reg_320_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_assign_6_2_reg_1500_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_assign_6_1_reg_1482_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_68_reg_1464_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0\ : out STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_dst_data_stream_V_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    row_assign_10_2_t_fu_796_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_117_fu_787_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond388_i_reg_1553_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \brmerge_reg_1598_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brmerge_reg_1598_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_58_reg_1435_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg_1588_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg_1588_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_61_reg_1457_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_67_fu_893_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_reg_1588_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_1_fu_641_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_77_reg_1523_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_77_reg_1523_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_fu_599_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_116_reg_1518_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_116_reg_1518_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_2_fu_678_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_80_reg_1528_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_80_reg_1528_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_assign_10_2_t_reg_1548_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_grp_Filter2D_fu_96_ap_start : in STD_LOGIC;
    sobel_gx_data_stream_full_n : in STD_LOGIC;
    src1_data_stream_0_s_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Duplicate_U0_ap_start : in STD_LOGIC;
    \tmp_226_2_fu_693_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    exitcond389_i_fu_472_p2_carry_0 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_1 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_2 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_3 : in STD_LOGIC;
    \tmp_65_fu_880_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_116_reg_1518_reg[1]_2\ : in STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_3\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    src1_data_stream_0_s_full_n : in STD_LOGIC;
    \col_assign_3_t_reg_1611_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_10_1_t_reg_1543_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_331_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_canny : entity is "Filter2D_canny";
end base_canny_edge_0_1_Filter2D_canny;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_canny is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ImagLoc_x_reg_15620 : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[0]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[10]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[10]_i_2_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[1]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[2]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[3]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[4]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[5]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[6]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[7]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[7]_i_2_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[8]_i_1_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[8]_i_2_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[9]_i_1_n_0\ : STD_LOGIC;
  signal \^imagloc_x_reg_1562_reg[0]_0\ : STD_LOGIC;
  signal \^imagloc_x_reg_1562_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_6_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_7_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][13]_i_2_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][13]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][13]_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond388_i_reg_1553 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_reg_1580 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter2_brmerge_reg_1598 : STD_LOGIC;
  signal \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond_i_i_reg_1584 : STD_LOGIC;
  signal ap_reg_pp0_iter3_exitcond388_i_reg_1553 : STD_LOGIC;
  signal ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : STD_LOGIC;
  signal ap_reg_pp0_iter3_reg_331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter4_exitcond388_i_reg_1553 : STD_LOGIC;
  signal \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter5_exitcond388_i_reg_1553 : STD_LOGIC;
  signal ap_reg_pp0_iter5_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter6_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter7_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter8_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter9_or_cond_i_reg_1580 : STD_LOGIC;
  signal brmerge_fu_939_p2 : STD_LOGIC;
  signal brmerge_reg_1598 : STD_LOGIC;
  signal brmerge_reg_15980 : STD_LOGIC;
  signal ce1111_out : STD_LOGIC;
  signal col_assign_3_t_reg_1611 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_assign_3_t_reg_16110 : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_987_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_1635 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_16350 : STD_LOGIC;
  signal col_buf_0_val_1_0_fu_1005_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_reg_1648 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_1023_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_reg_1656 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_fu_804_p2 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_n_1 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_n_2 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_n_3 : STD_LOGIC;
  signal exitcond388_i_reg_1553 : STD_LOGIC;
  signal \exitcond388_i_reg_1553[0]_i_1_n_0\ : STD_LOGIC;
  signal exitcond389_i_fu_472_p2 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_i_10_n_0 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_i_2_n_0 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_i_3_n_0 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_n_1 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_n_2 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_n_3 : STD_LOGIC;
  signal grp_Filter2D_fu_96_p_src_data_stream_V_read : STD_LOGIC;
  signal grp_fu_1216_ce : STD_LOGIC;
  signal i_V_fu_477_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_1430 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_V_reg_1430[10]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[5]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[6]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[6]_i_2_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[7]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[8]_i_1_n_0\ : STD_LOGIC;
  signal icmp_fu_503_p2 : STD_LOGIC;
  signal \icmp_reg_1444[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_reg_1444_reg_n_0_[0]\ : STD_LOGIC;
  signal j_V_fu_809_p2 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_3_load_reg_1630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_3_load_reg_16300 : STD_LOGIC;
  signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_4_load_reg_1643 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_5_U_n_9 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_1624 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_cond_i_fu_867_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_1584 : STD_LOGIC;
  signal or_cond_i_reg_1580 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in14_out : STD_LOGIC;
  signal p_Val2_4_0_1_reg_17010 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_106 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_107 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_108 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_109 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_110 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_111 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_112 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_113 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_114 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_115 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_116 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_117 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_118 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_119 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_120 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_121 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_122 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_123 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_124 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_125 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_126 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_127 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_128 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_129 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_130 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_131 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_132 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_133 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_134 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_135 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_136 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_137 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_138 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_139 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_140 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_141 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_142 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_143 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_144 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_145 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_146 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_147 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_148 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_149 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_150 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_151 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_152 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_153 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_17160 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_100 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_101 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_102 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_103 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_104 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_105 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_95 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_96 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_97 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_98 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_99 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_17310 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_106 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_107 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_108 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_109 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_110 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_111 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_112 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_113 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_114 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_115 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_116 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_117 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_118 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_119 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_120 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_121 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_122 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_123 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_124 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_125 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_126 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_127 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_128 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_129 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_130 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_131 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_132 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_133 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_134 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_135 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_136 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_137 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_138 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_139 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_140 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_141 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_142 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_143 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_144 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_145 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_146 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_147 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_148 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_149 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_150 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_151 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_152 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_153 : STD_LOGIC;
  signal p_assign_2_fu_897_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \p_assign_2_fu_897_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__1_n_3\ : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_i_1_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_i_5_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_i_6_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_i_7_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_i_8_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_1 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_2 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_3 : STD_LOGIC;
  signal p_assign_6_1_fu_546_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^p_assign_6_1_reg_1482_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_assign_6_1_reg_1482_reg[10]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_assign_6_1_reg_1482_reg[11]_0\ : STD_LOGIC;
  signal \^p_assign_6_1_reg_1482_reg[1]_0\ : STD_LOGIC;
  signal p_assign_6_2_fu_566_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \p_assign_6_2_reg_1500[10]_i_2_n_0\ : STD_LOGIC;
  signal \^p_assign_6_2_reg_1500_reg[0]_0\ : STD_LOGIC;
  signal \^p_assign_6_2_reg_1500_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^p_assign_6_2_reg_1500_reg[11]_0\ : STD_LOGIC;
  signal p_assign_7_1_fu_560_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal p_assign_7_1_reg_1495 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \p_assign_7_1_reg_1495[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[8]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[9]_i_1_n_0\ : STD_LOGIC;
  signal \^p_assign_7_1_reg_1495_reg[1]_0\ : STD_LOGIC;
  signal p_assign_7_2_fu_580_p2 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal p_assign_7_2_reg_1513 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \p_assign_7_2_reg_1513[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_2_reg_1513[11]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_2_reg_1513[9]_i_1_n_0\ : STD_LOGIC;
  signal p_assign_7_fu_540_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_assign_7_reg_1477 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \p_assign_7_reg_1477[10]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[3]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[4]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[5]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[6]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[8]_i_1_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[9]_i_1_n_0\ : STD_LOGIC;
  signal p_p2_i_i_fu_859_p3 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_p2_i_i_reg_1574[9]_i_1_n_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_p2_i_i_reg_1574_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_p2_i_i_reg_1574_reg[2]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[3]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[4]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[5]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[6]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[7]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[8]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[9]_0\ : STD_LOGIC;
  signal reg_331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rev_reg_1533 : STD_LOGIC;
  signal \rev_reg_1533[0]_i_1_n_0\ : STD_LOGIC;
  signal right_border_buf_0_1_fu_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_10_1_t_reg_1543 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_10_1_t_reg_15430 : STD_LOGIC;
  signal row_assign_10_2_t_reg_1548 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_kernel_win_0_va_16_reg_1686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_1_fu_1500 : STD_LOGIC;
  signal src_kernel_win_0_va_2_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_6_fu_1074_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_fu_1088_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_reg_1670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_1102_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_reg_16960 : STD_LOGIC;
  signal src_kernel_win_0_va_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_V_3_reg_320 : STD_LOGIC;
  signal t_V_3_reg_3200 : STD_LOGIC;
  signal \t_V_3_reg_320[10]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[1]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[2]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[3]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[4]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[5]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[6]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[7]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[8]_i_1_n_0\ : STD_LOGIC;
  signal \^t_v_3_reg_320_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_309 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal t_V_reg_309_0 : STD_LOGIC;
  signal tmp23_reg_17410 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_100 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_101 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_102 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_103 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_104 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_105 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_94 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_95 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_96 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_97 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_98 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_99 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_100 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_101 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_102 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_103 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_104 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_105 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_95 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_96 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_97 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_98 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_99 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_100 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_101 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_102 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_103 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_104 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_105 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_96 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_97 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_98 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_99 : STD_LOGIC;
  signal tmp_116_fu_721_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_116_reg_15180 : STD_LOGIC;
  signal tmp_117_reg_1538 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tmp_121_reg_1568[0]_i_3_n_0\ : STD_LOGIC;
  signal \^tmp_121_reg_1568_reg[0]_0\ : STD_LOGIC;
  signal tmp_123_fu_935_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \tmp_190_1_reg_1453[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_190_1_reg_1453[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_190_1_reg_1453_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_216_1_fu_641_p2 : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_0 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_1 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_2 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_3 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2 : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_0 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_1 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_2 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_12_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_13_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_1 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_2 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_12_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_13_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_1 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_2 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_3 : STD_LOGIC;
  signal tmp_58_fu_483_p2 : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_0 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_1 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_2 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_60_reg_1449[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_1449_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_61_fu_521_p2 : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_0 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_1 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_2 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_3 : STD_LOGIC;
  signal tmp_61_reg_1457 : STD_LOGIC;
  signal tmp_65_fu_880_p2 : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_0 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_1 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_2 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_3 : STD_LOGIC;
  signal tmp_67_fu_893_p2 : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_0 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_1 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_2 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_3 : STD_LOGIC;
  signal tmp_68_fu_526_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \tmp_68_reg_1464[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_68_reg_1464[7]_i_1_n_0\ : STD_LOGIC;
  signal \^tmp_68_reg_1464_reg[10]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^tmp_68_reg_1464_reg[11]_0\ : STD_LOGIC;
  signal tmp_70_fu_599_p2 : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_0 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_1 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_2 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_n_3\ : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_10_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_11_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_12_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_13_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_14_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_1_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_2_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_3_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_4_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_5_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_6_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_7_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_8_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_i_9_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_1 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_2 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_3 : STD_LOGIC;
  signal tmp_77_fu_745_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_80_fu_769_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ult_reg_1439 : STD_LOGIC;
  signal x_reg_1588 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp23_reg_1741_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp24_reg_1746_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp25_reg_1736_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[0]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[2]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[8]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1\ : label is "soft_lutpair98";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__0\ : label is "soft_lutpair137";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1\ : label is "soft_lutpair122";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3\ : label is "inst/\Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3\ : label is "inst/\Sobel_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \brmerge_reg_1598[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \exitcond388_i_reg_1553[0]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i_V_reg_1430[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \i_V_reg_1430[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \i_V_reg_1430[3]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i_V_reg_1430[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \i_V_reg_1430[6]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \i_V_reg_1430[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \i_V_reg_1430[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \icmp_reg_1444[0]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_1584[0]_i_2\ : label is "soft_lutpair145";
  attribute ADDER_THRESHOLD of p_assign_2_fu_897_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_assign_2_fu_897_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_assign_2_fu_897_p2_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[2]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[10]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[10]_i_2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[11]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[7]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[8]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[11]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[1]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[8]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[9]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[2]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[8]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[9]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \p_p2_i_i_reg_1574[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[1]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[7]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[8]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[9]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \tmp_121_reg_1568[0]_i_3\ : label is "soft_lutpair126";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of tmp_216_1_fu_641_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_216_1_fu_641_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_216_2_fu_678_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_216_2_fu_678_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_226_1_fu_656_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_226_1_fu_656_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry__0_i_5\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry__0_i_6\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of tmp_226_1_fu_656_p2_carry_i_10 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of tmp_226_1_fu_656_p2_carry_i_11 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of tmp_226_1_fu_656_p2_carry_i_12 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of tmp_226_1_fu_656_p2_carry_i_13 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of tmp_226_1_fu_656_p2_carry_i_14 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of tmp_226_1_fu_656_p2_carry_i_9 : label is "soft_lutpair117";
  attribute COMPARATOR_THRESHOLD of tmp_226_2_fu_693_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_226_2_fu_693_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry__0_i_5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry__0_i_6\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of tmp_226_2_fu_693_p2_carry_i_10 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of tmp_226_2_fu_693_p2_carry_i_11 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of tmp_226_2_fu_693_p2_carry_i_12 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of tmp_226_2_fu_693_p2_carry_i_13 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of tmp_226_2_fu_693_p2_carry_i_14 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of tmp_226_2_fu_693_p2_carry_i_9 : label is "soft_lutpair116";
  attribute COMPARATOR_THRESHOLD of tmp_58_fu_483_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_58_fu_483_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_61_fu_521_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_61_fu_521_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_65_fu_880_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_65_fu_880_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_67_fu_893_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_67_fu_893_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[10]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[2]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[3]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[8]_i_1\ : label is "soft_lutpair100";
  attribute COMPARATOR_THRESHOLD of tmp_70_fu_599_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_70_fu_599_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_72_fu_618_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_72_fu_618_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry__0_i_5\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry__0_i_6\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of tmp_72_fu_618_p2_carry_i_10 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of tmp_72_fu_618_p2_carry_i_11 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of tmp_72_fu_618_p2_carry_i_12 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of tmp_72_fu_618_p2_carry_i_13 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of tmp_72_fu_618_p2_carry_i_14 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of tmp_72_fu_618_p2_carry_i_9 : label is "soft_lutpair118";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \ImagLoc_x_reg_1562_reg[0]_0\ <= \^imagloc_x_reg_1562_reg[0]_0\;
  \ImagLoc_x_reg_1562_reg[10]_0\(9 downto 0) <= \^imagloc_x_reg_1562_reg[10]_0\(9 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  \p_assign_6_1_reg_1482_reg[0]_0\(0) <= \^p_assign_6_1_reg_1482_reg[0]_0\(0);
  \p_assign_6_1_reg_1482_reg[10]_0\(8 downto 0) <= \^p_assign_6_1_reg_1482_reg[10]_0\(8 downto 0);
  \p_assign_6_1_reg_1482_reg[11]_0\ <= \^p_assign_6_1_reg_1482_reg[11]_0\;
  \p_assign_6_1_reg_1482_reg[1]_0\ <= \^p_assign_6_1_reg_1482_reg[1]_0\;
  \p_assign_6_2_reg_1500_reg[0]_0\ <= \^p_assign_6_2_reg_1500_reg[0]_0\;
  \p_assign_6_2_reg_1500_reg[10]_0\(9 downto 0) <= \^p_assign_6_2_reg_1500_reg[10]_0\(9 downto 0);
  \p_assign_6_2_reg_1500_reg[11]_0\ <= \^p_assign_6_2_reg_1500_reg[11]_0\;
  \p_assign_7_1_reg_1495_reg[1]_0\ <= \^p_assign_7_1_reg_1495_reg[1]_0\;
  \p_p2_i_i_reg_1574_reg[10]_0\(0) <= \^p_p2_i_i_reg_1574_reg[10]_0\(0);
  \p_p2_i_i_reg_1574_reg[1]_0\(0) <= \^p_p2_i_i_reg_1574_reg[1]_0\(0);
  \p_p2_i_i_reg_1574_reg[2]_0\ <= \^p_p2_i_i_reg_1574_reg[2]_0\;
  \p_p2_i_i_reg_1574_reg[3]_0\ <= \^p_p2_i_i_reg_1574_reg[3]_0\;
  \p_p2_i_i_reg_1574_reg[4]_0\ <= \^p_p2_i_i_reg_1574_reg[4]_0\;
  \p_p2_i_i_reg_1574_reg[5]_0\ <= \^p_p2_i_i_reg_1574_reg[5]_0\;
  \p_p2_i_i_reg_1574_reg[6]_0\ <= \^p_p2_i_i_reg_1574_reg[6]_0\;
  \p_p2_i_i_reg_1574_reg[7]_0\ <= \^p_p2_i_i_reg_1574_reg[7]_0\;
  \p_p2_i_i_reg_1574_reg[8]_0\ <= \^p_p2_i_i_reg_1574_reg[8]_0\;
  \p_p2_i_i_reg_1574_reg[9]_0\ <= \^p_p2_i_i_reg_1574_reg[9]_0\;
  \t_V_3_reg_320_reg[10]_0\(10 downto 0) <= \^t_v_3_reg_320_reg[10]_0\(10 downto 0);
  \tmp_121_reg_1568_reg[0]_0\ <= \^tmp_121_reg_1568_reg[0]_0\;
  \tmp_68_reg_1464_reg[10]_0\(8 downto 0) <= \^tmp_68_reg_1464_reg[10]_0\(8 downto 0);
  \tmp_68_reg_1464_reg[11]_0\ <= \^tmp_68_reg_1464_reg[11]_0\;
\ImagLoc_x_reg_1562[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[0]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(10),
      I1 => \^t_v_3_reg_320_reg[10]_0\(9),
      I2 => \ImagLoc_x_reg_1562[10]_i_2_n_0\,
      O => \ImagLoc_x_reg_1562[10]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \^t_v_3_reg_320_reg[10]_0\(5),
      I2 => \ImagLoc_x_reg_1562[8]_i_2_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(6),
      I4 => \^t_v_3_reg_320_reg[10]_0\(0),
      I5 => \^t_v_3_reg_320_reg[10]_0\(8),
      O => \ImagLoc_x_reg_1562[10]_i_2_n_0\
    );
\ImagLoc_x_reg_1562[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(1),
      I1 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[1]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(2),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[2]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(3),
      I1 => \^t_v_3_reg_320_reg[10]_0\(0),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(2),
      O => \ImagLoc_x_reg_1562[3]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(4),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(0),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      O => \ImagLoc_x_reg_1562[4]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(5),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(4),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      I5 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[5]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(6),
      I1 => \ImagLoc_x_reg_1562[7]_i_2_n_0\,
      O => \ImagLoc_x_reg_1562[6]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \ImagLoc_x_reg_1562[7]_i_2_n_0\,
      I2 => \^t_v_3_reg_320_reg[10]_0\(6),
      O => \ImagLoc_x_reg_1562[7]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(5),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(4),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      I5 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[7]_i_2_n_0\
    );
\ImagLoc_x_reg_1562[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(8),
      I1 => \^t_v_3_reg_320_reg[10]_0\(7),
      I2 => \^t_v_3_reg_320_reg[10]_0\(5),
      I3 => \ImagLoc_x_reg_1562[8]_i_2_n_0\,
      I4 => \^t_v_3_reg_320_reg[10]_0\(6),
      I5 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[8]_i_1_n_0\
    );
\ImagLoc_x_reg_1562[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(2),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      I2 => \^t_v_3_reg_320_reg[10]_0\(4),
      I3 => \^t_v_3_reg_320_reg[10]_0\(3),
      O => \ImagLoc_x_reg_1562[8]_i_2_n_0\
    );
\ImagLoc_x_reg_1562[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(9),
      I1 => \ImagLoc_x_reg_1562[10]_i_2_n_0\,
      O => \ImagLoc_x_reg_1562[9]_i_1_n_0\
    );
\ImagLoc_x_reg_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[0]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[0]_0\,
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[10]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(9),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[1]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(0),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[2]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(1),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[3]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(2),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[4]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(3),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[5]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(4),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[6]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(5),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[7]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(6),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[8]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(7),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[9]_i_1_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(8),
      R => '0'
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sobel_gx_data_stream_full_n,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => ap_enable_reg_pp0_iter10_reg_n_0,
      I4 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      O => E(0)
    );
\SRL_SIG[0][13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp23_reg_1741_reg_n_95,
      O => \SRL_SIG[0][13]_i_3_n_0\
    );
\SRL_SIG[0][13]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp23_reg_1741_reg_n_95,
      I1 => tmp23_reg_1741_reg_n_94,
      O => \SRL_SIG[0][13]_i_4_n_0\
    );
\SRL_SIG[0][13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp23_reg_1741_reg_n_95,
      I1 => tmp24_reg_1746_reg_n_95,
      O => \SRL_SIG[0][13]_i_5_n_0\
    );
\SRL_SIG[0][13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_96,
      I1 => tmp23_reg_1741_reg_n_96,
      O => \SRL_SIG[0][13]_i_6_n_0\
    );
\SRL_SIG[0][13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_97,
      I1 => tmp23_reg_1741_reg_n_97,
      O => \SRL_SIG[0][13]_i_7_n_0\
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_102,
      I1 => tmp23_reg_1741_reg_n_102,
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_103,
      I1 => tmp23_reg_1741_reg_n_103,
      O => \SRL_SIG[0][3]_i_3_n_0\
    );
\SRL_SIG[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_104,
      I1 => tmp23_reg_1741_reg_n_104,
      O => \SRL_SIG[0][3]_i_4_n_0\
    );
\SRL_SIG[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_105,
      I1 => tmp23_reg_1741_reg_n_105,
      O => \SRL_SIG[0][3]_i_5_n_0\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_98,
      I1 => tmp23_reg_1741_reg_n_98,
      O => \SRL_SIG[0][7]_i_2_n_0\
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_99,
      I1 => tmp23_reg_1741_reg_n_99,
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_100,
      I1 => tmp23_reg_1741_reg_n_100,
      O => \SRL_SIG[0][7]_i_4_n_0\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_101,
      I1 => tmp23_reg_1741_reg_n_101,
      O => \SRL_SIG[0][7]_i_5_n_0\
    );
\SRL_SIG_reg[0][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][7]_i_1_n_0\,
      CO(3) => \NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \SRL_SIG_reg[0][13]_i_2_n_1\,
      CO(1) => \SRL_SIG_reg[0][13]_i_2_n_2\,
      CO(0) => \SRL_SIG_reg[0][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SRL_SIG[0][13]_i_3_n_0\,
      DI(1) => tmp24_reg_1746_reg_n_96,
      DI(0) => tmp24_reg_1746_reg_n_97,
      O(3 downto 0) => p_dst_data_stream_V_din(11 downto 8),
      S(3) => \SRL_SIG[0][13]_i_4_n_0\,
      S(2) => \SRL_SIG[0][13]_i_5_n_0\,
      S(1) => \SRL_SIG[0][13]_i_6_n_0\,
      S(0) => \SRL_SIG[0][13]_i_7_n_0\
    );
\SRL_SIG_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_1_n_0\,
      CO(2) => \SRL_SIG_reg[0][3]_i_1_n_1\,
      CO(1) => \SRL_SIG_reg[0][3]_i_1_n_2\,
      CO(0) => \SRL_SIG_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp24_reg_1746_reg_n_102,
      DI(2) => tmp24_reg_1746_reg_n_103,
      DI(1) => tmp24_reg_1746_reg_n_104,
      DI(0) => tmp24_reg_1746_reg_n_105,
      O(3 downto 0) => p_dst_data_stream_V_din(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_2_n_0\,
      S(2) => \SRL_SIG[0][3]_i_3_n_0\,
      S(1) => \SRL_SIG[0][3]_i_4_n_0\,
      S(0) => \SRL_SIG[0][3]_i_5_n_0\
    );
\SRL_SIG_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_1_n_0\,
      CO(3) => \SRL_SIG_reg[0][7]_i_1_n_0\,
      CO(2) => \SRL_SIG_reg[0][7]_i_1_n_1\,
      CO(1) => \SRL_SIG_reg[0][7]_i_1_n_2\,
      CO(0) => \SRL_SIG_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp24_reg_1746_reg_n_98,
      DI(2) => tmp24_reg_1746_reg_n_99,
      DI(1) => tmp24_reg_1746_reg_n_100,
      DI(0) => tmp24_reg_1746_reg_n_101,
      O(3 downto 0) => p_dst_data_stream_V_din(7 downto 4),
      S(3) => \SRL_SIG[0][7]_i_2_n_0\,
      S(2) => \SRL_SIG[0][7]_i_3_n_0\,
      S(1) => \SRL_SIG[0][7]_i_4_n_0\,
      S(0) => \SRL_SIG[0][7]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04AE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_1\(0),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \ap_CS_fsm[1]_i_2__1_n_0\,
      I3 => Duplicate_U0_ap_start,
      O => int_ap_start_reg(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I2 => ap_CS_fsm_state2,
      I3 => exitcond389_i_fu_472_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACF"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \ap_CS_fsm[1]_i_2__1_n_0\,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => \ap_CS_fsm_reg[1]_1\(0),
      O => int_ap_start_reg(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => exitcond389_i_fu_472_p2,
      I1 => ap_CS_fsm_state2,
      I2 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2__1_n_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond389_i_fu_472_p2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[5]_i_2__0_n_0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010555500100010"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => ap_enable_reg_pp0_iter10_reg_n_0,
      O => \ap_CS_fsm[5]_i_2__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter10_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_enable_reg_pp0_iter10_reg_n_0,
      I2 => k_buf_0_val_5_U_n_9,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter10_i_1_n_0
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10_i_1_n_0,
      Q => ap_enable_reg_pp0_iter10_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter2,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_reg_grp_Filter2D_fu_96_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => exitcond389_i_fu_472_p2,
      I1 => ap_CS_fsm_state2,
      I2 => Duplicate_U0_ap_start,
      I3 => \ap_CS_fsm_reg[1]_1\(0),
      I4 => ap_reg_grp_Filter2D_fu_96_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => exitcond388_i_reg_1553,
      I3 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      O => \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => or_cond_i_reg_1580,
      I3 => ap_reg_pp0_iter1_or_cond_i_reg_1580,
      O => \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter2_brmerge_reg_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => brmerge_reg_1598,
      Q => ap_reg_pp0_iter2_brmerge_reg_1598,
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      Q => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_i_reg_1584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_cond_i_i_reg_1584,
      Q => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      R => '0'
    );
\ap_reg_pp0_iter3_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      Q => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(0),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(0),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(10),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(10),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(1),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(1),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(2),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(2),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(3),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(3),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(4),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(4),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(5),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(5),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(6),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(6),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(7),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(7),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(8),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(8),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(9),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(9),
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond_i_i_reg_1584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      Q => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(0),
      Q => ap_reg_pp0_iter3_reg_331(0),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(1),
      Q => ap_reg_pp0_iter3_reg_331(1),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(2),
      Q => ap_reg_pp0_iter3_reg_331(2),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(3),
      Q => ap_reg_pp0_iter3_reg_331(3),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(4),
      Q => ap_reg_pp0_iter3_reg_331(4),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(5),
      Q => ap_reg_pp0_iter3_reg_331(5),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(6),
      Q => ap_reg_pp0_iter3_reg_331(6),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(7),
      Q => ap_reg_pp0_iter3_reg_331(7),
      R => '0'
    );
\ap_reg_pp0_iter4_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      Q => ap_reg_pp0_iter4_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_or_cond_i_reg_1580,
      Q => \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0\
    );
\ap_reg_pp0_iter5_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_exitcond388_i_reg_1553,
      Q => ap_reg_pp0_iter5_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter5_or_cond_i_reg_1580_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0\,
      Q => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(7),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(7),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(7),
      R => '0'
    );
\ap_reg_pp0_iter6_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter6_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(0),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(0),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(1),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(1),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(2),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(2),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(3),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(3),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(4),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(4),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(5),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(5),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(6),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(6),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(7),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(7),
      R => '0'
    );
\ap_reg_pp0_iter7_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter7_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter8_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter7_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter8_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter8_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      R => '0'
    );
\brmerge_reg_1598[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_65_fu_880_p2,
      I1 => rev_reg_1533,
      O => brmerge_fu_939_p2
    );
\brmerge_reg_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => brmerge_fu_939_p2,
      Q => brmerge_reg_1598,
      R => '0'
    );
\col_assign_3_t_reg_1611[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      I1 => k_buf_0_val_5_U_n_9,
      O => col_assign_3_t_reg_16110
    );
\col_assign_3_t_reg_1611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \col_assign_3_t_reg_1611_reg[1]_0\(0),
      Q => col_assign_3_t_reg_1611(0),
      R => '0'
    );
\col_assign_3_t_reg_1611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \col_assign_3_t_reg_1611_reg[1]_0\(1),
      Q => col_assign_3_t_reg_1611(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(0),
      Q => col_buf_0_val_0_0_reg_1635(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(1),
      Q => col_buf_0_val_0_0_reg_1635(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(2),
      Q => col_buf_0_val_0_0_reg_1635(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(3),
      Q => col_buf_0_val_0_0_reg_1635(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(4),
      Q => col_buf_0_val_0_0_reg_1635(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(5),
      Q => col_buf_0_val_0_0_reg_1635(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(6),
      Q => col_buf_0_val_0_0_reg_1635(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(7),
      Q => col_buf_0_val_0_0_reg_1635(7),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      O => col_buf_0_val_0_0_reg_16350
    );
\col_buf_0_val_1_0_reg_1648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(0),
      Q => col_buf_0_val_1_0_reg_1648(0),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(1),
      Q => col_buf_0_val_1_0_reg_1648(1),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(2),
      Q => col_buf_0_val_1_0_reg_1648(2),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(3),
      Q => col_buf_0_val_1_0_reg_1648(3),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(4),
      Q => col_buf_0_val_1_0_reg_1648(4),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(5),
      Q => col_buf_0_val_1_0_reg_1648(5),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(6),
      Q => col_buf_0_val_1_0_reg_1648(6),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(7),
      Q => col_buf_0_val_1_0_reg_1648(7),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(0),
      Q => col_buf_0_val_2_0_reg_1656(0),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(1),
      Q => col_buf_0_val_2_0_reg_1656(1),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(2),
      Q => col_buf_0_val_2_0_reg_1656(2),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(3),
      Q => col_buf_0_val_2_0_reg_1656(3),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(4),
      Q => col_buf_0_val_2_0_reg_1656(4),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(5),
      Q => col_buf_0_val_2_0_reg_1656(5),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(6),
      Q => col_buf_0_val_2_0_reg_1656(6),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(7),
      Q => col_buf_0_val_2_0_reg_1656(7),
      R => '0'
    );
exitcond388_i_fu_804_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond388_i_fu_804_p2,
      CO(2) => exitcond388_i_fu_804_p2_carry_n_1,
      CO(1) => exitcond388_i_fu_804_p2_carry_n_2,
      CO(0) => exitcond388_i_fu_804_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \exitcond388_i_reg_1553_reg[0]_0\(3 downto 0)
    );
\exitcond388_i_reg_1553[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => exitcond388_i_fu_804_p2,
      I3 => exitcond388_i_reg_1553,
      O => \exitcond388_i_reg_1553[0]_i_1_n_0\
    );
\exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond388_i_reg_1553[0]_i_1_n_0\,
      Q => exitcond388_i_reg_1553,
      R => '0'
    );
exitcond389_i_fu_472_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond389_i_fu_472_p2,
      CO(2) => exitcond389_i_fu_472_p2_carry_n_1,
      CO(1) => exitcond389_i_fu_472_p2_carry_n_2,
      CO(0) => exitcond389_i_fu_472_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => S(1),
      S(2) => exitcond389_i_fu_472_p2_carry_i_2_n_0,
      S(1) => exitcond389_i_fu_472_p2_carry_i_3_n_0,
      S(0) => S(0)
    );
exitcond389_i_fu_472_p2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      O => exitcond389_i_fu_472_p2_carry_i_10_n_0
    );
exitcond389_i_fu_472_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \^q\(7),
      I1 => exitcond389_i_fu_472_p2_carry_1,
      I2 => t_V_reg_309(8),
      I3 => exitcond389_i_fu_472_p2_carry_2,
      I4 => exitcond389_i_fu_472_p2_carry_3,
      I5 => \^q\(6),
      O => exitcond389_i_fu_472_p2_carry_i_2_n_0
    );
exitcond389_i_fu_472_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8148000020120400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I2 => exitcond389_i_fu_472_p2_carry_0,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I4 => exitcond389_i_fu_472_p2_carry_i_10_n_0,
      I5 => \^q\(4),
      O => exitcond389_i_fu_472_p2_carry_i_3_n_0
    );
\i_V_reg_1430[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_V_fu_477_p2(0)
    );
\i_V_reg_1430[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => t_V_reg_309(8),
      I3 => \^q\(7),
      I4 => \i_V_reg_1430[10]_i_2_n_0\,
      I5 => \^q\(6),
      O => i_V_fu_477_p2(10)
    );
\i_V_reg_1430[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \i_V_reg_1430[10]_i_2_n_0\
    );
\i_V_reg_1430[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => i_V_fu_477_p2(1)
    );
\i_V_reg_1430[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \i_V_reg_1430[2]_i_1_n_0\
    );
\i_V_reg_1430[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => i_V_fu_477_p2(3)
    );
\i_V_reg_1430[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \i_V_reg_1430[4]_i_1_n_0\
    );
\i_V_reg_1430[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \i_V_reg_1430[5]_i_1_n_0\
    );
\i_V_reg_1430[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \i_V_reg_1430[6]_i_2_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \i_V_reg_1430[6]_i_1_n_0\
    );
\i_V_reg_1430[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i_V_reg_1430[6]_i_2_n_0\
    );
\i_V_reg_1430[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \i_V_reg_1430[10]_i_2_n_0\,
      O => \i_V_reg_1430[7]_i_1_n_0\
    );
\i_V_reg_1430[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \^q\(7),
      I2 => \i_V_reg_1430[10]_i_2_n_0\,
      I3 => \^q\(6),
      O => \i_V_reg_1430[8]_i_1_n_0\
    );
\i_V_reg_1430[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \i_V_reg_1430[10]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => t_V_reg_309(8),
      O => i_V_fu_477_p2(9)
    );
\i_V_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(0),
      Q => i_V_reg_1430(0),
      R => '0'
    );
\i_V_reg_1430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(10),
      Q => i_V_reg_1430(10),
      R => '0'
    );
\i_V_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(1),
      Q => i_V_reg_1430(1),
      R => '0'
    );
\i_V_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[2]_i_1_n_0\,
      Q => i_V_reg_1430(2),
      R => '0'
    );
\i_V_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(3),
      Q => i_V_reg_1430(3),
      R => '0'
    );
\i_V_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[4]_i_1_n_0\,
      Q => i_V_reg_1430(4),
      R => '0'
    );
\i_V_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[5]_i_1_n_0\,
      Q => i_V_reg_1430(5),
      R => '0'
    );
\i_V_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[6]_i_1_n_0\,
      Q => i_V_reg_1430(6),
      R => '0'
    );
\i_V_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[7]_i_1_n_0\,
      Q => i_V_reg_1430(7),
      R => '0'
    );
\i_V_reg_1430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[8]_i_1_n_0\,
      Q => i_V_reg_1430(8),
      R => '0'
    );
\i_V_reg_1430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(9),
      Q => i_V_reg_1430(9),
      R => '0'
    );
\icmp_reg_1444[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      I5 => \^q\(1),
      O => icmp_fu_503_p2
    );
\icmp_reg_1444[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \icmp_reg_1444[0]_i_2_n_0\
    );
\icmp_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => icmp_fu_503_p2,
      Q => \icmp_reg_1444_reg_n_0_[0]\,
      R => '0'
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => src1_data_stream_0_s_empty_n,
      I3 => Duplicate_U0_src_data_stream_V_read,
      I4 => src1_data_stream_0_s_full_n,
      O => mOutPtr110_out
    );
k_buf_0_val_3_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1588(10 downto 2),
      ADDRBWRADDR(1 downto 0) => \^d\(1 downto 0),
      D(7 downto 0) => k_buf_0_val_3_q0(7 downto 0),
      E(0) => k_buf_0_val_3_load_reg_16300,
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1624(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter2_or_cond_i_i_reg_1584 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      \k_buf_0_val_4_load_reg_1643_reg[0]\ => k_buf_0_val_5_U_n_9,
      \k_buf_0_val_4_load_reg_1643_reg[0]_0\ => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      ram_reg(7 downto 0) => reg_331(7 downto 0),
      ram_reg_0 => \tmp_60_reg_1449_reg_n_0_[0]\,
      ram_reg_1 => \icmp_reg_1444_reg_n_0_[0]\,
      ult_reg_1439 => ult_reg_1439
    );
\k_buf_0_val_3_addr_reg_1605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \^d\(0),
      Q => k_buf_0_val_5_addr_reg_1624(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(10),
      Q => k_buf_0_val_5_addr_reg_1624(10),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \^d\(1),
      Q => k_buf_0_val_5_addr_reg_1624(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(2),
      Q => k_buf_0_val_5_addr_reg_1624(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(3),
      Q => k_buf_0_val_5_addr_reg_1624(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(4),
      Q => k_buf_0_val_5_addr_reg_1624(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(5),
      Q => k_buf_0_val_5_addr_reg_1624(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(6),
      Q => k_buf_0_val_5_addr_reg_1624(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(7),
      Q => k_buf_0_val_5_addr_reg_1624(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(8),
      Q => k_buf_0_val_5_addr_reg_1624(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(9),
      Q => k_buf_0_val_5_addr_reg_1624(9),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(0),
      Q => k_buf_0_val_3_load_reg_1630(0),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(1),
      Q => k_buf_0_val_3_load_reg_1630(1),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(2),
      Q => k_buf_0_val_3_load_reg_1630(2),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(3),
      Q => k_buf_0_val_3_load_reg_1630(3),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(4),
      Q => k_buf_0_val_3_load_reg_1630(4),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(5),
      Q => k_buf_0_val_3_load_reg_1630(5),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(6),
      Q => k_buf_0_val_3_load_reg_1630(6),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(7),
      Q => k_buf_0_val_3_load_reg_1630(7),
      R => '0'
    );
k_buf_0_val_4_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_18
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1588(10 downto 2),
      ADDRBWRADDR(1 downto 0) => \^d\(1 downto 0),
      D(7 downto 0) => k_buf_0_val_4_q0(7 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg => \tmp_190_1_reg_1453_reg_n_0_[0]\,
      ram_reg_0 => \icmp_reg_1444_reg_n_0_[0]\,
      ram_reg_1 => k_buf_0_val_5_U_n_9,
      ram_reg_2(7 downto 0) => k_buf_0_val_3_load_reg_1630(7 downto 0),
      ram_reg_3(7 downto 0) => ap_reg_pp0_iter3_reg_331(7 downto 0),
      ult_reg_1439 => ult_reg_1439
    );
\k_buf_0_val_4_load_reg_1643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(0),
      Q => k_buf_0_val_4_load_reg_1643(0),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(1),
      Q => k_buf_0_val_4_load_reg_1643(1),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(2),
      Q => k_buf_0_val_4_load_reg_1643(2),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(3),
      Q => k_buf_0_val_4_load_reg_1643(3),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(4),
      Q => k_buf_0_val_4_load_reg_1643(4),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(5),
      Q => k_buf_0_val_4_load_reg_1643(5),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(6),
      Q => k_buf_0_val_4_load_reg_1643(6),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(7),
      Q => k_buf_0_val_4_load_reg_1643(7),
      R => '0'
    );
k_buf_0_val_5_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_19
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1588(10 downto 2),
      ADDRBWRADDR(1 downto 0) => \^d\(1 downto 0),
      DOBDO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => k_buf_0_val_5_U_n_9,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter1_exitcond388_i_reg_1553 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      ap_reg_pp0_iter9_or_cond_i_reg_1580 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_reg_1584 => or_cond_i_i_reg_1584,
      ram_reg => \tmp_60_reg_1449_reg_n_0_[0]\,
      ram_reg_0 => \icmp_reg_1444_reg_n_0_[0]\,
      ram_reg_1 => ap_enable_reg_pp0_iter10_reg_n_0,
      ram_reg_2(7 downto 0) => k_buf_0_val_4_load_reg_1643(7 downto 0),
      ram_reg_3(7 downto 0) => ap_reg_pp0_iter3_reg_331(7 downto 0),
      sobel_gx_data_stream_full_n => sobel_gx_data_stream_full_n,
      src1_data_stream_0_s_empty_n => src1_data_stream_0_s_empty_n,
      ult_reg_1439 => ult_reg_1439
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      I1 => ap_enable_reg_pp0_iter10_reg_n_0,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => k_buf_0_val_5_U_n_9,
      I4 => sobel_gx_data_stream_full_n,
      O => \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFDFFFDFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      I3 => or_cond_i_i_reg_1584,
      I4 => ult_reg_1439,
      I5 => \icmp_reg_1444_reg_n_0_[0]\,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\or_cond_i_i_reg_1584[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond388_i_reg_1553,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_0_val_5_U_n_9,
      O => brmerge_reg_15980
    );
\or_cond_i_i_reg_1584[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_65_fu_880_p2,
      I1 => \^tmp_121_reg_1568_reg[0]_0\,
      O => p_0_in14_out
    );
\or_cond_i_i_reg_1584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => p_0_in14_out,
      Q => or_cond_i_i_reg_1584,
      R => '0'
    );
\or_cond_i_reg_1580[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \icmp_reg_1444_reg_n_0_[0]\,
      I1 => \^t_v_3_reg_320_reg[10]_0\(8),
      I2 => \^t_v_3_reg_320_reg[10]_0\(10),
      I3 => \^t_v_3_reg_320_reg[10]_0\(9),
      I4 => \tmp_121_reg_1568[0]_i_3_n_0\,
      O => or_cond_i_fu_867_p2
    );
\or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => or_cond_i_fu_867_p2,
      Q => or_cond_i_reg_1580,
      R => '0'
    );
p_Val2_4_0_1_reg_1701_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_8_fu_1102_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7 downto 0) => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(7 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_fsm1,
      CEB2 => grp_fu_1216_ce,
      CEC => src_kernel_win_0_va_1_fu_1500,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_0_1_reg_17010,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => p_Val2_4_0_1_reg_1701_reg_n_106,
      PCOUT(46) => p_Val2_4_0_1_reg_1701_reg_n_107,
      PCOUT(45) => p_Val2_4_0_1_reg_1701_reg_n_108,
      PCOUT(44) => p_Val2_4_0_1_reg_1701_reg_n_109,
      PCOUT(43) => p_Val2_4_0_1_reg_1701_reg_n_110,
      PCOUT(42) => p_Val2_4_0_1_reg_1701_reg_n_111,
      PCOUT(41) => p_Val2_4_0_1_reg_1701_reg_n_112,
      PCOUT(40) => p_Val2_4_0_1_reg_1701_reg_n_113,
      PCOUT(39) => p_Val2_4_0_1_reg_1701_reg_n_114,
      PCOUT(38) => p_Val2_4_0_1_reg_1701_reg_n_115,
      PCOUT(37) => p_Val2_4_0_1_reg_1701_reg_n_116,
      PCOUT(36) => p_Val2_4_0_1_reg_1701_reg_n_117,
      PCOUT(35) => p_Val2_4_0_1_reg_1701_reg_n_118,
      PCOUT(34) => p_Val2_4_0_1_reg_1701_reg_n_119,
      PCOUT(33) => p_Val2_4_0_1_reg_1701_reg_n_120,
      PCOUT(32) => p_Val2_4_0_1_reg_1701_reg_n_121,
      PCOUT(31) => p_Val2_4_0_1_reg_1701_reg_n_122,
      PCOUT(30) => p_Val2_4_0_1_reg_1701_reg_n_123,
      PCOUT(29) => p_Val2_4_0_1_reg_1701_reg_n_124,
      PCOUT(28) => p_Val2_4_0_1_reg_1701_reg_n_125,
      PCOUT(27) => p_Val2_4_0_1_reg_1701_reg_n_126,
      PCOUT(26) => p_Val2_4_0_1_reg_1701_reg_n_127,
      PCOUT(25) => p_Val2_4_0_1_reg_1701_reg_n_128,
      PCOUT(24) => p_Val2_4_0_1_reg_1701_reg_n_129,
      PCOUT(23) => p_Val2_4_0_1_reg_1701_reg_n_130,
      PCOUT(22) => p_Val2_4_0_1_reg_1701_reg_n_131,
      PCOUT(21) => p_Val2_4_0_1_reg_1701_reg_n_132,
      PCOUT(20) => p_Val2_4_0_1_reg_1701_reg_n_133,
      PCOUT(19) => p_Val2_4_0_1_reg_1701_reg_n_134,
      PCOUT(18) => p_Val2_4_0_1_reg_1701_reg_n_135,
      PCOUT(17) => p_Val2_4_0_1_reg_1701_reg_n_136,
      PCOUT(16) => p_Val2_4_0_1_reg_1701_reg_n_137,
      PCOUT(15) => p_Val2_4_0_1_reg_1701_reg_n_138,
      PCOUT(14) => p_Val2_4_0_1_reg_1701_reg_n_139,
      PCOUT(13) => p_Val2_4_0_1_reg_1701_reg_n_140,
      PCOUT(12) => p_Val2_4_0_1_reg_1701_reg_n_141,
      PCOUT(11) => p_Val2_4_0_1_reg_1701_reg_n_142,
      PCOUT(10) => p_Val2_4_0_1_reg_1701_reg_n_143,
      PCOUT(9) => p_Val2_4_0_1_reg_1701_reg_n_144,
      PCOUT(8) => p_Val2_4_0_1_reg_1701_reg_n_145,
      PCOUT(7) => p_Val2_4_0_1_reg_1701_reg_n_146,
      PCOUT(6) => p_Val2_4_0_1_reg_1701_reg_n_147,
      PCOUT(5) => p_Val2_4_0_1_reg_1701_reg_n_148,
      PCOUT(4) => p_Val2_4_0_1_reg_1701_reg_n_149,
      PCOUT(3) => p_Val2_4_0_1_reg_1701_reg_n_150,
      PCOUT(2) => p_Val2_4_0_1_reg_1701_reg_n_151,
      PCOUT(1) => p_Val2_4_0_1_reg_1701_reg_n_152,
      PCOUT(0) => p_Val2_4_0_1_reg_1701_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_4_0_1_reg_1701_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      O => grp_fu_1216_ce
    );
p_Val2_4_0_1_reg_1701_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_96_ap_start,
      O => ap_NS_fsm1
    );
p_Val2_4_0_1_reg_1701_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter5_exitcond388_i_reg_1553,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => k_buf_0_val_5_U_n_9,
      O => src_kernel_win_0_va_1_fu_1500
    );
p_Val2_4_0_1_reg_1701_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => k_buf_0_val_5_U_n_9,
      O => p_Val2_4_0_1_reg_17010
    );
p_Val2_4_0_2_reg_1716_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_8_fu_1102_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_0_2_reg_17160,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED(47 downto 11),
      P(10) => p_Val2_4_0_2_reg_1716_reg_n_95,
      P(9) => p_Val2_4_0_2_reg_1716_reg_n_96,
      P(8) => p_Val2_4_0_2_reg_1716_reg_n_97,
      P(7) => p_Val2_4_0_2_reg_1716_reg_n_98,
      P(6) => p_Val2_4_0_2_reg_1716_reg_n_99,
      P(5) => p_Val2_4_0_2_reg_1716_reg_n_100,
      P(4) => p_Val2_4_0_2_reg_1716_reg_n_101,
      P(3) => p_Val2_4_0_2_reg_1716_reg_n_102,
      P(2) => p_Val2_4_0_2_reg_1716_reg_n_103,
      P(1) => p_Val2_4_0_2_reg_1716_reg_n_104,
      P(0) => p_Val2_4_0_2_reg_1716_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => p_Val2_4_0_1_reg_1701_reg_n_106,
      PCIN(46) => p_Val2_4_0_1_reg_1701_reg_n_107,
      PCIN(45) => p_Val2_4_0_1_reg_1701_reg_n_108,
      PCIN(44) => p_Val2_4_0_1_reg_1701_reg_n_109,
      PCIN(43) => p_Val2_4_0_1_reg_1701_reg_n_110,
      PCIN(42) => p_Val2_4_0_1_reg_1701_reg_n_111,
      PCIN(41) => p_Val2_4_0_1_reg_1701_reg_n_112,
      PCIN(40) => p_Val2_4_0_1_reg_1701_reg_n_113,
      PCIN(39) => p_Val2_4_0_1_reg_1701_reg_n_114,
      PCIN(38) => p_Val2_4_0_1_reg_1701_reg_n_115,
      PCIN(37) => p_Val2_4_0_1_reg_1701_reg_n_116,
      PCIN(36) => p_Val2_4_0_1_reg_1701_reg_n_117,
      PCIN(35) => p_Val2_4_0_1_reg_1701_reg_n_118,
      PCIN(34) => p_Val2_4_0_1_reg_1701_reg_n_119,
      PCIN(33) => p_Val2_4_0_1_reg_1701_reg_n_120,
      PCIN(32) => p_Val2_4_0_1_reg_1701_reg_n_121,
      PCIN(31) => p_Val2_4_0_1_reg_1701_reg_n_122,
      PCIN(30) => p_Val2_4_0_1_reg_1701_reg_n_123,
      PCIN(29) => p_Val2_4_0_1_reg_1701_reg_n_124,
      PCIN(28) => p_Val2_4_0_1_reg_1701_reg_n_125,
      PCIN(27) => p_Val2_4_0_1_reg_1701_reg_n_126,
      PCIN(26) => p_Val2_4_0_1_reg_1701_reg_n_127,
      PCIN(25) => p_Val2_4_0_1_reg_1701_reg_n_128,
      PCIN(24) => p_Val2_4_0_1_reg_1701_reg_n_129,
      PCIN(23) => p_Val2_4_0_1_reg_1701_reg_n_130,
      PCIN(22) => p_Val2_4_0_1_reg_1701_reg_n_131,
      PCIN(21) => p_Val2_4_0_1_reg_1701_reg_n_132,
      PCIN(20) => p_Val2_4_0_1_reg_1701_reg_n_133,
      PCIN(19) => p_Val2_4_0_1_reg_1701_reg_n_134,
      PCIN(18) => p_Val2_4_0_1_reg_1701_reg_n_135,
      PCIN(17) => p_Val2_4_0_1_reg_1701_reg_n_136,
      PCIN(16) => p_Val2_4_0_1_reg_1701_reg_n_137,
      PCIN(15) => p_Val2_4_0_1_reg_1701_reg_n_138,
      PCIN(14) => p_Val2_4_0_1_reg_1701_reg_n_139,
      PCIN(13) => p_Val2_4_0_1_reg_1701_reg_n_140,
      PCIN(12) => p_Val2_4_0_1_reg_1701_reg_n_141,
      PCIN(11) => p_Val2_4_0_1_reg_1701_reg_n_142,
      PCIN(10) => p_Val2_4_0_1_reg_1701_reg_n_143,
      PCIN(9) => p_Val2_4_0_1_reg_1701_reg_n_144,
      PCIN(8) => p_Val2_4_0_1_reg_1701_reg_n_145,
      PCIN(7) => p_Val2_4_0_1_reg_1701_reg_n_146,
      PCIN(6) => p_Val2_4_0_1_reg_1701_reg_n_147,
      PCIN(5) => p_Val2_4_0_1_reg_1701_reg_n_148,
      PCIN(4) => p_Val2_4_0_1_reg_1701_reg_n_149,
      PCIN(3) => p_Val2_4_0_1_reg_1701_reg_n_150,
      PCIN(2) => p_Val2_4_0_1_reg_1701_reg_n_151,
      PCIN(1) => p_Val2_4_0_1_reg_1701_reg_n_152,
      PCIN(0) => p_Val2_4_0_1_reg_1701_reg_n_153,
      PCOUT(47 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_4_0_2_reg_1716_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => ap_reg_pp0_iter6_or_cond_i_reg_1580,
      O => p_Val2_4_0_2_reg_17160
    );
p_Val2_4_1_1_reg_1731_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_2_fu_154(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(46) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(45) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(44) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(43) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(42) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(41) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(40) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(39) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(38) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(37) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(36) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(35) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(34) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(33) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(32) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(31) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(30) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(29) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(28) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(27) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(26) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(25) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(24) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(23) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(22) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(21) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(20) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(19) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(18) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(17) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(16) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(15) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(14) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(13) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(12) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(11) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(10) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(9) => p_Val2_4_0_2_reg_1716_reg_n_96,
      C(8) => p_Val2_4_0_2_reg_1716_reg_n_97,
      C(7) => p_Val2_4_0_2_reg_1716_reg_n_98,
      C(6) => p_Val2_4_0_2_reg_1716_reg_n_99,
      C(5) => p_Val2_4_0_2_reg_1716_reg_n_100,
      C(4) => p_Val2_4_0_2_reg_1716_reg_n_101,
      C(3) => p_Val2_4_0_2_reg_1716_reg_n_102,
      C(2) => p_Val2_4_0_2_reg_1716_reg_n_103,
      C(1) => p_Val2_4_0_2_reg_1716_reg_n_104,
      C(0) => p_Val2_4_0_2_reg_1716_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_1500,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_1_1_reg_17310,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => p_Val2_4_1_1_reg_1731_reg_n_106,
      PCOUT(46) => p_Val2_4_1_1_reg_1731_reg_n_107,
      PCOUT(45) => p_Val2_4_1_1_reg_1731_reg_n_108,
      PCOUT(44) => p_Val2_4_1_1_reg_1731_reg_n_109,
      PCOUT(43) => p_Val2_4_1_1_reg_1731_reg_n_110,
      PCOUT(42) => p_Val2_4_1_1_reg_1731_reg_n_111,
      PCOUT(41) => p_Val2_4_1_1_reg_1731_reg_n_112,
      PCOUT(40) => p_Val2_4_1_1_reg_1731_reg_n_113,
      PCOUT(39) => p_Val2_4_1_1_reg_1731_reg_n_114,
      PCOUT(38) => p_Val2_4_1_1_reg_1731_reg_n_115,
      PCOUT(37) => p_Val2_4_1_1_reg_1731_reg_n_116,
      PCOUT(36) => p_Val2_4_1_1_reg_1731_reg_n_117,
      PCOUT(35) => p_Val2_4_1_1_reg_1731_reg_n_118,
      PCOUT(34) => p_Val2_4_1_1_reg_1731_reg_n_119,
      PCOUT(33) => p_Val2_4_1_1_reg_1731_reg_n_120,
      PCOUT(32) => p_Val2_4_1_1_reg_1731_reg_n_121,
      PCOUT(31) => p_Val2_4_1_1_reg_1731_reg_n_122,
      PCOUT(30) => p_Val2_4_1_1_reg_1731_reg_n_123,
      PCOUT(29) => p_Val2_4_1_1_reg_1731_reg_n_124,
      PCOUT(28) => p_Val2_4_1_1_reg_1731_reg_n_125,
      PCOUT(27) => p_Val2_4_1_1_reg_1731_reg_n_126,
      PCOUT(26) => p_Val2_4_1_1_reg_1731_reg_n_127,
      PCOUT(25) => p_Val2_4_1_1_reg_1731_reg_n_128,
      PCOUT(24) => p_Val2_4_1_1_reg_1731_reg_n_129,
      PCOUT(23) => p_Val2_4_1_1_reg_1731_reg_n_130,
      PCOUT(22) => p_Val2_4_1_1_reg_1731_reg_n_131,
      PCOUT(21) => p_Val2_4_1_1_reg_1731_reg_n_132,
      PCOUT(20) => p_Val2_4_1_1_reg_1731_reg_n_133,
      PCOUT(19) => p_Val2_4_1_1_reg_1731_reg_n_134,
      PCOUT(18) => p_Val2_4_1_1_reg_1731_reg_n_135,
      PCOUT(17) => p_Val2_4_1_1_reg_1731_reg_n_136,
      PCOUT(16) => p_Val2_4_1_1_reg_1731_reg_n_137,
      PCOUT(15) => p_Val2_4_1_1_reg_1731_reg_n_138,
      PCOUT(14) => p_Val2_4_1_1_reg_1731_reg_n_139,
      PCOUT(13) => p_Val2_4_1_1_reg_1731_reg_n_140,
      PCOUT(12) => p_Val2_4_1_1_reg_1731_reg_n_141,
      PCOUT(11) => p_Val2_4_1_1_reg_1731_reg_n_142,
      PCOUT(10) => p_Val2_4_1_1_reg_1731_reg_n_143,
      PCOUT(9) => p_Val2_4_1_1_reg_1731_reg_n_144,
      PCOUT(8) => p_Val2_4_1_1_reg_1731_reg_n_145,
      PCOUT(7) => p_Val2_4_1_1_reg_1731_reg_n_146,
      PCOUT(6) => p_Val2_4_1_1_reg_1731_reg_n_147,
      PCOUT(5) => p_Val2_4_1_1_reg_1731_reg_n_148,
      PCOUT(4) => p_Val2_4_1_1_reg_1731_reg_n_149,
      PCOUT(3) => p_Val2_4_1_1_reg_1731_reg_n_150,
      PCOUT(2) => p_Val2_4_1_1_reg_1731_reg_n_151,
      PCOUT(1) => p_Val2_4_1_1_reg_1731_reg_n_152,
      PCOUT(0) => p_Val2_4_1_1_reg_1731_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED
    );
p_Val2_4_1_1_reg_1731_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => ap_reg_pp0_iter7_or_cond_i_reg_1580,
      O => p_Val2_4_1_1_reg_17310
    );
p_assign_2_fu_897_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_assign_2_fu_897_p2_carry_n_0,
      CO(2) => p_assign_2_fu_897_p2_carry_n_1,
      CO(1) => p_assign_2_fu_897_p2_carry_n_2,
      CO(0) => p_assign_2_fu_897_p2_carry_n_3,
      CYINIT => p_assign_2_fu_897_p2_carry_i_1_n_0,
      DI(3 downto 1) => \x_reg_1588_reg[4]_0\(2 downto 0),
      DI(0) => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      O(3 downto 0) => p_assign_2_fu_897_p2(4 downto 1),
      S(3) => p_assign_2_fu_897_p2_carry_i_5_n_0,
      S(2) => p_assign_2_fu_897_p2_carry_i_6_n_0,
      S(1) => p_assign_2_fu_897_p2_carry_i_7_n_0,
      S(0) => p_assign_2_fu_897_p2_carry_i_8_n_0
    );
\p_assign_2_fu_897_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_assign_2_fu_897_p2_carry_n_0,
      CO(3) => \p_assign_2_fu_897_p2_carry__0_n_0\,
      CO(2) => \p_assign_2_fu_897_p2_carry__0_n_1\,
      CO(1) => \p_assign_2_fu_897_p2_carry__0_n_2\,
      CO(0) => \p_assign_2_fu_897_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \x_reg_1588_reg[8]_0\(3 downto 0),
      O(3 downto 0) => p_assign_2_fu_897_p2(8 downto 5),
      S(3) => \p_assign_2_fu_897_p2_carry__0_i_5_n_0\,
      S(2) => \p_assign_2_fu_897_p2_carry__0_i_6_n_0\,
      S(1) => \p_assign_2_fu_897_p2_carry__0_i_7_n_0\,
      S(0) => \p_assign_2_fu_897_p2_carry__0_i_8_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(6),
      I2 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(7),
      O => \p_assign_2_fu_897_p2_carry__0_i_5_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(5),
      I2 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(6),
      O => \p_assign_2_fu_897_p2_carry__0_i_6_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(4),
      I2 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(5),
      O => \p_assign_2_fu_897_p2_carry__0_i_7_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(3),
      I2 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(4),
      O => \p_assign_2_fu_897_p2_carry__0_i_8_n_0\
    );
\p_assign_2_fu_897_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_assign_2_fu_897_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_assign_2_fu_897_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \x_reg_1588_reg[10]_0\(0),
      O(3 downto 2) => \NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_assign_2_fu_897_p2(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \p_assign_2_fu_897_p2_carry__1_i_2_n_0\,
      S(0) => \p_assign_2_fu_897_p2_carry__1_i_3_n_0\
    );
\p_assign_2_fu_897_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(8),
      I2 => \^p_p2_i_i_reg_1574_reg[10]_0\(0),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(9),
      O => \p_assign_2_fu_897_p2_carry__1_i_2_n_0\
    );
\p_assign_2_fu_897_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(7),
      I2 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(8),
      O => \p_assign_2_fu_897_p2_carry__1_i_3_n_0\
    );
p_assign_2_fu_897_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[0]_0\,
      O => p_assign_2_fu_897_p2_carry_i_1_n_0
    );
p_assign_2_fu_897_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(2),
      I2 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(3),
      O => p_assign_2_fu_897_p2_carry_i_5_n_0
    );
p_assign_2_fu_897_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(1),
      I2 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(2),
      O => p_assign_2_fu_897_p2_carry_i_6_n_0
    );
p_assign_2_fu_897_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(1),
      I2 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      O => p_assign_2_fu_897_p2_carry_i_7_n_0
    );
p_assign_2_fu_897_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(0),
      O => p_assign_2_fu_897_p2_carry_i_8_n_0
    );
\p_assign_6_1_reg_1482[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \icmp_reg_1444[0]_i_2_n_0\,
      I1 => \^q\(8),
      I2 => t_V_reg_309(8),
      I3 => \^q\(7),
      I4 => \^q\(1),
      I5 => \^q\(9),
      O => p_assign_6_1_fu_546_p2(10)
    );
\p_assign_6_1_reg_1482[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(7),
      I2 => t_V_reg_309(8),
      I3 => \^q\(8),
      I4 => \icmp_reg_1444[0]_i_2_n_0\,
      I5 => \^q\(9),
      O => p_assign_6_1_fu_546_p2(11)
    );
\p_assign_6_1_reg_1482[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => p_assign_6_1_fu_546_p2(1)
    );
\p_assign_6_1_reg_1482[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => p_assign_6_1_fu_546_p2(2)
    );
\p_assign_6_1_reg_1482[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => p_assign_6_1_fu_546_p2(3)
    );
\p_assign_6_1_reg_1482[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => p_assign_6_1_fu_546_p2(4)
    );
\p_assign_6_1_reg_1482[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => p_assign_6_1_fu_546_p2(5)
    );
\p_assign_6_1_reg_1482[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => p_assign_6_1_fu_546_p2(6)
    );
\p_assign_6_1_reg_1482[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(7),
      O => p_assign_6_1_fu_546_p2(7)
    );
\p_assign_6_1_reg_1482[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => t_V_reg_309(8),
      O => p_assign_6_1_fu_546_p2(8)
    );
\p_assign_6_1_reg_1482[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => t_V_reg_309(8),
      I4 => \^q\(8),
      O => p_assign_6_1_fu_546_p2(9)
    );
\p_assign_6_1_reg_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \^q\(0),
      Q => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(10),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(8),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(11),
      Q => \^p_assign_6_1_reg_1482_reg[11]_0\,
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(1),
      Q => \^p_assign_6_1_reg_1482_reg[1]_0\,
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(2),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(3),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(4),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(5),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(6),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(7),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(8),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(9),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      R => '0'
    );
\p_assign_6_2_reg_1500[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \p_assign_6_2_reg_1500[10]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(9),
      O => p_assign_6_2_fu_566_p2(10)
    );
\p_assign_6_2_reg_1500[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(7),
      I1 => t_V_reg_309(8),
      I2 => \^q\(8),
      I3 => \icmp_reg_1444[0]_i_2_n_0\,
      O => \p_assign_6_2_reg_1500[10]_i_2_n_0\
    );
\p_assign_6_2_reg_1500[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \p_assign_6_2_reg_1500[10]_i_2_n_0\,
      I3 => \^q\(9),
      O => p_assign_6_2_fu_566_p2(11)
    );
\p_assign_6_2_reg_1500[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_assign_6_2_fu_566_p2(2)
    );
\p_assign_6_2_reg_1500[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_assign_6_2_fu_566_p2(3)
    );
\p_assign_6_2_reg_1500[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80007"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => p_assign_6_2_fu_566_p2(4)
    );
\p_assign_6_2_reg_1500[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE00000111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_assign_6_2_fu_566_p2(5)
    );
\p_assign_6_2_reg_1500[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000004"
    )
        port map (
      I0 => \^q\(4),
      I1 => \i_V_reg_1430[6]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => p_assign_6_2_fu_566_p2(6)
    );
\p_assign_6_2_reg_1500[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \icmp_reg_1444[0]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(7),
      O => p_assign_6_2_fu_566_p2(7)
    );
\p_assign_6_2_reg_1500[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0015"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2_n_0\,
      I4 => t_V_reg_309(8),
      O => p_assign_6_2_fu_566_p2(8)
    );
\p_assign_6_2_reg_1500[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFE00010101"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => t_V_reg_309(8),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(8),
      O => p_assign_6_2_fu_566_p2(9)
    );
\p_assign_6_2_reg_1500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => i_V_fu_477_p2(0),
      Q => \^p_assign_6_2_reg_1500_reg[0]_0\,
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(10),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(9),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(11),
      Q => \^p_assign_6_2_reg_1500_reg[11]_0\,
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => i_V_fu_477_p2(1),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(2),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(3),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(4),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(5),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(6),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(7),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(8),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(9),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      R => '0'
    );
\p_assign_7_1_reg_1495[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \p_assign_6_2_reg_1500[10]_i_2_n_0\,
      O => \p_assign_7_1_reg_1495[10]_i_1_n_0\
    );
\p_assign_7_1_reg_1495[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^q\(9),
      I1 => \p_assign_6_2_reg_1500[10]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_assign_7_1_fu_560_p2(11)
    );
\p_assign_7_1_reg_1495[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => p_assign_7_1_fu_560_p2(1)
    );
\p_assign_7_1_reg_1495[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_assign_7_1_reg_1495[3]_i_1_n_0\
    );
\p_assign_7_1_reg_1495[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55565656"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \p_assign_7_1_reg_1495[4]_i_1_n_0\
    );
\p_assign_7_1_reg_1495[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555666"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \p_assign_7_1_reg_1495[5]_i_1_n_0\
    );
\p_assign_7_1_reg_1495[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555565555"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \i_V_reg_1430[6]_i_2_n_0\,
      I5 => \^q\(4),
      O => \p_assign_7_1_reg_1495[6]_i_1_n_0\
    );
\p_assign_7_1_reg_1495[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2_n_0\,
      O => p_assign_7_1_fu_560_p2(7)
    );
\p_assign_7_1_reg_1495[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555666"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(7),
      O => \p_assign_7_1_reg_1495[8]_i_1_n_0\
    );
\p_assign_7_1_reg_1495[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555556A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => t_V_reg_309(8),
      I4 => \icmp_reg_1444[0]_i_2_n_0\,
      I5 => \^q\(7),
      O => \p_assign_7_1_reg_1495[9]_i_1_n_0\
    );
\p_assign_7_1_reg_1495_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[10]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(10),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_1_fu_560_p2(11),
      Q => p_assign_7_1_reg_1495(11),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_1_fu_560_p2(1),
      Q => \^p_assign_7_1_reg_1495_reg[1]_0\,
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_V_reg_1430[2]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(2),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[3]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(3),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[4]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(4),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[5]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(5),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[6]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(6),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_1_fu_560_p2(7),
      Q => p_assign_7_1_reg_1495(7),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[8]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(8),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[9]_i_1_n_0\,
      Q => p_assign_7_1_reg_1495(9),
      R => '0'
    );
\p_assign_7_2_reg_1513[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      O => \p_assign_7_2_reg_1513[10]_i_1_n_0\
    );
\p_assign_7_2_reg_1513[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      O => \p_assign_7_2_reg_1513[11]_i_1_n_0\
    );
\p_assign_7_2_reg_1513[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => p_assign_7_2_fu_580_p2(3)
    );
\p_assign_7_2_reg_1513[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => p_assign_7_2_fu_580_p2(4)
    );
\p_assign_7_2_reg_1513[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => p_assign_7_2_fu_580_p2(5)
    );
\p_assign_7_2_reg_1513[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => p_assign_7_2_fu_580_p2(6)
    );
\p_assign_7_2_reg_1513[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => p_assign_7_2_fu_580_p2(7)
    );
\p_assign_7_2_reg_1513[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(7),
      O => p_assign_7_2_fu_580_p2(8)
    );
\p_assign_7_2_reg_1513[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \icmp_reg_1444[0]_i_2_n_0\,
      I3 => t_V_reg_309(8),
      O => \p_assign_7_2_reg_1513[9]_i_1_n_0\
    );
\p_assign_7_2_reg_1513_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_2_reg_1513[10]_i_1_n_0\,
      Q => p_assign_7_2_reg_1513(10),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_2_reg_1513[11]_i_1_n_0\,
      Q => p_assign_7_2_reg_1513(11),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \^q\(2),
      Q => p_assign_7_2_reg_1513(2),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(3),
      Q => p_assign_7_2_reg_1513(3),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(4),
      Q => p_assign_7_2_reg_1513(4),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(5),
      Q => p_assign_7_2_reg_1513(5),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(6),
      Q => p_assign_7_2_reg_1513(6),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(7),
      Q => p_assign_7_2_reg_1513(7),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(8),
      Q => p_assign_7_2_reg_1513(8),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_2_reg_1513[9]_i_1_n_0\,
      Q => p_assign_7_2_reg_1513(9),
      R => '0'
    );
\p_assign_7_reg_1477[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => \^q\(7),
      I3 => t_V_reg_309(8),
      I4 => \^q\(8),
      I5 => \icmp_reg_1444[0]_i_2_n_0\,
      O => \p_assign_7_reg_1477[10]_i_1_n_0\
    );
\p_assign_7_reg_1477[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => p_assign_7_fu_540_p2(2)
    );
\p_assign_7_reg_1477[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \p_assign_7_reg_1477[3]_i_1_n_0\
    );
\p_assign_7_reg_1477[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_assign_7_reg_1477[4]_i_1_n_0\
    );
\p_assign_7_reg_1477[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \p_assign_7_reg_1477[5]_i_1_n_0\
    );
\p_assign_7_reg_1477[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \p_assign_7_reg_1477[6]_i_1_n_0\
    );
\p_assign_7_reg_1477[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(1),
      O => \p_assign_7_reg_1477[7]_i_1_n_0\
    );
\p_assign_7_reg_1477[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \^q\(7),
      I2 => \icmp_reg_1444[0]_i_2_n_0\,
      I3 => \^q\(1),
      O => \p_assign_7_reg_1477[8]_i_1_n_0\
    );
\p_assign_7_reg_1477[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(8),
      I1 => t_V_reg_309(8),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2_n_0\,
      I4 => \^q\(7),
      O => \p_assign_7_reg_1477[9]_i_1_n_0\
    );
\p_assign_7_reg_1477_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[10]_i_1_n_0\,
      Q => p_assign_7_reg_1477(10),
      R => '0'
    );
\p_assign_7_reg_1477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \^q\(1),
      Q => p_assign_7_reg_1477(1),
      R => '0'
    );
\p_assign_7_reg_1477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_fu_540_p2(2),
      Q => p_assign_7_reg_1477(2),
      R => '0'
    );
\p_assign_7_reg_1477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[3]_i_1_n_0\,
      Q => p_assign_7_reg_1477(3),
      R => '0'
    );
\p_assign_7_reg_1477_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[4]_i_1_n_0\,
      Q => p_assign_7_reg_1477(4),
      R => '0'
    );
\p_assign_7_reg_1477_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[5]_i_1_n_0\,
      Q => p_assign_7_reg_1477(5),
      R => '0'
    );
\p_assign_7_reg_1477_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[6]_i_1_n_0\,
      Q => p_assign_7_reg_1477(6),
      R => '0'
    );
\p_assign_7_reg_1477_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[7]_i_1_n_0\,
      Q => p_assign_7_reg_1477(7),
      R => '0'
    );
\p_assign_7_reg_1477_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[8]_i_1_n_0\,
      Q => p_assign_7_reg_1477(8),
      R => '0'
    );
\p_assign_7_reg_1477_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[9]_i_1_n_0\,
      Q => p_assign_7_reg_1477(9),
      R => '0'
    );
\p_p2_i_i_reg_1574[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(10),
      I1 => \^t_v_3_reg_320_reg[10]_0\(9),
      I2 => \ImagLoc_x_reg_1562[10]_i_2_n_0\,
      O => p_p2_i_i_fu_859_p3(10)
    );
\p_p2_i_i_reg_1574[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_0_in,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond388_i_fu_804_p2,
      O => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => p_p2_i_i_fu_859_p3(10),
      Q => \^p_p2_i_i_reg_1574_reg[10]_0\(0),
      R => '0'
    );
\p_p2_i_i_reg_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[1]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[2]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[2]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[3]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[3]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[4]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[4]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[5]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[5]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[6]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[6]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[7]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[7]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[8]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[8]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\p_p2_i_i_reg_1574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[9]_i_1_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[9]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1_n_0\
    );
\reg_331[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000000000"
    )
        port map (
      I0 => \icmp_reg_1444_reg_n_0_[0]\,
      I1 => ult_reg_1439,
      I2 => or_cond_i_i_reg_1584,
      I3 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      I4 => k_buf_0_val_5_U_n_9,
      I5 => ap_enable_reg_pp0_iter2,
      O => grp_Filter2D_fu_96_p_src_data_stream_V_read
    );
\reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(0),
      Q => reg_331(0),
      R => '0'
    );
\reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(1),
      Q => reg_331(1),
      R => '0'
    );
\reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(2),
      Q => reg_331(2),
      R => '0'
    );
\reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(3),
      Q => reg_331(3),
      R => '0'
    );
\reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(4),
      Q => reg_331(4),
      R => '0'
    );
\reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(5),
      Q => reg_331(5),
      R => '0'
    );
\reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(6),
      Q => reg_331(6),
      R => '0'
    );
\reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(7),
      Q => reg_331(7),
      R => '0'
    );
\rev_reg_1533[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => ult_reg_1439,
      I1 => ap_CS_fsm_state4,
      I2 => rev_reg_1533,
      O => \rev_reg_1533[0]_i_1_n_0\
    );
\rev_reg_1533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rev_reg_1533[0]_i_1_n_0\,
      Q => rev_reg_1533,
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(0),
      Q => right_border_buf_0_1_fu_174(0),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(1),
      Q => right_border_buf_0_1_fu_174(1),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(2),
      Q => right_border_buf_0_1_fu_174(2),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(3),
      Q => right_border_buf_0_1_fu_174(3),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(4),
      Q => right_border_buf_0_1_fu_174(4),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(5),
      Q => right_border_buf_0_1_fu_174(5),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(6),
      Q => right_border_buf_0_1_fu_174(6),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(7),
      Q => right_border_buf_0_1_fu_174(7),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(0),
      Q => right_border_buf_0_2_fu_178(0),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(1),
      Q => right_border_buf_0_2_fu_178(1),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(2),
      Q => right_border_buf_0_2_fu_178(2),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(3),
      Q => right_border_buf_0_2_fu_178(3),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(4),
      Q => right_border_buf_0_2_fu_178(4),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(5),
      Q => right_border_buf_0_2_fu_178(5),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(6),
      Q => right_border_buf_0_2_fu_178(6),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(7),
      Q => right_border_buf_0_2_fu_178(7),
      R => '0'
    );
\right_border_buf_0_3_fu_182[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(0),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(0),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(0),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(0)
    );
\right_border_buf_0_3_fu_182[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(1),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(1),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(1),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(1)
    );
\right_border_buf_0_3_fu_182[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(2),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(2),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(2),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(2)
    );
\right_border_buf_0_3_fu_182[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(3),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(3),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(3),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(3)
    );
\right_border_buf_0_3_fu_182[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(4),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(4),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(4),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(4)
    );
\right_border_buf_0_3_fu_182[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(5),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(5),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(5),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(5)
    );
\right_border_buf_0_3_fu_182[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(6),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(6),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(6),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(6)
    );
\right_border_buf_0_3_fu_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ult_reg_1439,
      I1 => \icmp_reg_1444_reg_n_0_[0]\,
      I2 => k_buf_0_val_3_load_reg_16300,
      I3 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      O => ce1111_out
    );
\right_border_buf_0_3_fu_182[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(7),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(7),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(7),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(7)
    );
\right_border_buf_0_3_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(0),
      Q => right_border_buf_0_3_fu_182(0),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(1),
      Q => right_border_buf_0_3_fu_182(1),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(2),
      Q => right_border_buf_0_3_fu_182(2),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(3),
      Q => right_border_buf_0_3_fu_182(3),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(4),
      Q => right_border_buf_0_3_fu_182(4),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(5),
      Q => right_border_buf_0_3_fu_182(5),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(6),
      Q => right_border_buf_0_3_fu_182(6),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(7),
      Q => right_border_buf_0_3_fu_182(7),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(0),
      Q => right_border_buf_0_4_fu_186(0),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(1),
      Q => right_border_buf_0_4_fu_186(1),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(2),
      Q => right_border_buf_0_4_fu_186(2),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(3),
      Q => right_border_buf_0_4_fu_186(3),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(4),
      Q => right_border_buf_0_4_fu_186(4),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(5),
      Q => right_border_buf_0_4_fu_186(5),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(6),
      Q => right_border_buf_0_4_fu_186(6),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(7),
      Q => right_border_buf_0_4_fu_186(7),
      R => '0'
    );
\right_border_buf_0_5_fu_190[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(0),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(0),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(0),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(0)
    );
\right_border_buf_0_5_fu_190[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(1),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(1),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(1),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(1)
    );
\right_border_buf_0_5_fu_190[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(2),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(2),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(2),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(2)
    );
\right_border_buf_0_5_fu_190[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(3),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(3),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(3),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(3)
    );
\right_border_buf_0_5_fu_190[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(4),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(4),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(4),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(4)
    );
\right_border_buf_0_5_fu_190[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(5),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(5),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(5),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(5)
    );
\right_border_buf_0_5_fu_190[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(6),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(6),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(6),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(6)
    );
\right_border_buf_0_5_fu_190[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(7),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(7),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(7),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(7)
    );
\right_border_buf_0_5_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(0),
      Q => right_border_buf_0_5_fu_190(0),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(1),
      Q => right_border_buf_0_5_fu_190(1),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(2),
      Q => right_border_buf_0_5_fu_190(2),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(3),
      Q => right_border_buf_0_5_fu_190(3),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(4),
      Q => right_border_buf_0_5_fu_190(4),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(5),
      Q => right_border_buf_0_5_fu_190(5),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(6),
      Q => right_border_buf_0_5_fu_190(6),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(7),
      Q => right_border_buf_0_5_fu_190(7),
      R => '0'
    );
\right_border_buf_0_s_fu_170[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(0),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(0),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(0),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(0)
    );
\right_border_buf_0_s_fu_170[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(1),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(1),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(1),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(1)
    );
\right_border_buf_0_s_fu_170[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(2),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(2),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(2),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(2)
    );
\right_border_buf_0_s_fu_170[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(3),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(3),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(3),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(3)
    );
\right_border_buf_0_s_fu_170[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(4),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(4),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(4),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(4)
    );
\right_border_buf_0_s_fu_170[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(5),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(5),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(5),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(5)
    );
\right_border_buf_0_s_fu_170[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(6),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(6),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(6),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(6)
    );
\right_border_buf_0_s_fu_170[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(7),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(7),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(7),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(7)
    );
\right_border_buf_0_s_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(0),
      Q => right_border_buf_0_s_fu_170(0),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(1),
      Q => right_border_buf_0_s_fu_170(1),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(2),
      Q => right_border_buf_0_s_fu_170(2),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(3),
      Q => right_border_buf_0_s_fu_170(3),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(4),
      Q => right_border_buf_0_s_fu_170(4),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(5),
      Q => right_border_buf_0_s_fu_170(5),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(6),
      Q => right_border_buf_0_s_fu_170(6),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(7),
      Q => right_border_buf_0_s_fu_170(7),
      R => '0'
    );
\row_assign_10_1_t_reg_1543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => \row_assign_10_1_t_reg_1543_reg[1]_0\(0),
      Q => row_assign_10_1_t_reg_1543(0),
      R => '0'
    );
\row_assign_10_1_t_reg_1543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => \row_assign_10_1_t_reg_1543_reg[1]_0\(1),
      Q => row_assign_10_1_t_reg_1543(1),
      R => '0'
    );
\row_assign_10_2_t_reg_1548[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => tmp_61_reg_1457,
      O => row_assign_10_1_t_reg_15430
    );
\row_assign_10_2_t_reg_1548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => \row_assign_10_2_t_reg_1548_reg[0]_0\,
      Q => row_assign_10_2_t_reg_1548(0),
      R => '0'
    );
\row_assign_10_2_t_reg_1548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => row_assign_10_2_t_fu_796_p2(0),
      Q => row_assign_10_2_t_reg_1548(1),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      I1 => k_buf_0_val_5_U_n_9,
      O => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\
    );
\src_kernel_win_0_va_16_reg_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(0),
      Q => src_kernel_win_0_va_16_reg_1686(0),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(1),
      Q => src_kernel_win_0_va_16_reg_1686(1),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(2),
      Q => src_kernel_win_0_va_16_reg_1686(2),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(3),
      Q => src_kernel_win_0_va_16_reg_1686(3),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(4),
      Q => src_kernel_win_0_va_16_reg_1686(4),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(5),
      Q => src_kernel_win_0_va_16_reg_1686(5),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(6),
      Q => src_kernel_win_0_va_16_reg_1686(6),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1_n_0\,
      D => src_kernel_win_0_va_4_fu_162(7),
      Q => src_kernel_win_0_va_16_reg_1686(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(0),
      Q => src_kernel_win_0_va_2_fu_154(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(1),
      Q => src_kernel_win_0_va_2_fu_154(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(2),
      Q => src_kernel_win_0_va_2_fu_154(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(3),
      Q => src_kernel_win_0_va_2_fu_154(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(4),
      Q => src_kernel_win_0_va_2_fu_154(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(5),
      Q => src_kernel_win_0_va_2_fu_154(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(6),
      Q => src_kernel_win_0_va_2_fu_154(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(7),
      Q => src_kernel_win_0_va_2_fu_154(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(0),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(0),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(0),
      O => src_kernel_win_0_va_8_fu_1102_p3(0)
    );
\src_kernel_win_0_va_4_fu_162[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(1),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(1),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(1),
      O => src_kernel_win_0_va_8_fu_1102_p3(1)
    );
\src_kernel_win_0_va_4_fu_162[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(2),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(2),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(2),
      O => src_kernel_win_0_va_8_fu_1102_p3(2)
    );
\src_kernel_win_0_va_4_fu_162[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(3),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(3),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(3),
      O => src_kernel_win_0_va_8_fu_1102_p3(3)
    );
\src_kernel_win_0_va_4_fu_162[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(4),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(4),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(4),
      O => src_kernel_win_0_va_8_fu_1102_p3(4)
    );
\src_kernel_win_0_va_4_fu_162[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(5),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(5),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(5),
      O => src_kernel_win_0_va_8_fu_1102_p3(5)
    );
\src_kernel_win_0_va_4_fu_162[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(6),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(6),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(6),
      O => src_kernel_win_0_va_8_fu_1102_p3(6)
    );
\src_kernel_win_0_va_4_fu_162[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => k_buf_0_val_5_U_n_9,
      O => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\
    );
\src_kernel_win_0_va_4_fu_162[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(7),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(7),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(7),
      O => src_kernel_win_0_va_8_fu_1102_p3(7)
    );
\src_kernel_win_0_va_4_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(0),
      Q => src_kernel_win_0_va_4_fu_162(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(1),
      Q => src_kernel_win_0_va_4_fu_162(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(2),
      Q => src_kernel_win_0_va_4_fu_162(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(3),
      Q => src_kernel_win_0_va_4_fu_162(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(4),
      Q => src_kernel_win_0_va_4_fu_162(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(5),
      Q => src_kernel_win_0_va_4_fu_162(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(6),
      Q => src_kernel_win_0_va_4_fu_162(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(7),
      Q => src_kernel_win_0_va_4_fu_162(7),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(0),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(0),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(0),
      O => src_kernel_win_0_va_6_fu_1074_p3(0)
    );
\src_kernel_win_0_va_6_reg_1664[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(1),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(1),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(1),
      O => src_kernel_win_0_va_6_fu_1074_p3(1)
    );
\src_kernel_win_0_va_6_reg_1664[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(2),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(2),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(2),
      O => src_kernel_win_0_va_6_fu_1074_p3(2)
    );
\src_kernel_win_0_va_6_reg_1664[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(3),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(3),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(3),
      O => src_kernel_win_0_va_6_fu_1074_p3(3)
    );
\src_kernel_win_0_va_6_reg_1664[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(4),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(4),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(4),
      O => src_kernel_win_0_va_6_fu_1074_p3(4)
    );
\src_kernel_win_0_va_6_reg_1664[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(5),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(5),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(5),
      O => src_kernel_win_0_va_6_fu_1074_p3(5)
    );
\src_kernel_win_0_va_6_reg_1664[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(6),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(6),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(6),
      O => src_kernel_win_0_va_6_fu_1074_p3(6)
    );
\src_kernel_win_0_va_6_reg_1664[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(7),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(7),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(7),
      O => src_kernel_win_0_va_6_fu_1074_p3(7)
    );
\src_kernel_win_0_va_6_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(0),
      Q => src_kernel_win_0_va_6_reg_1664(0),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(1),
      Q => src_kernel_win_0_va_6_reg_1664(1),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(2),
      Q => src_kernel_win_0_va_6_reg_1664(2),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(3),
      Q => src_kernel_win_0_va_6_reg_1664(3),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(4),
      Q => src_kernel_win_0_va_6_reg_1664(4),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(5),
      Q => src_kernel_win_0_va_6_reg_1664(5),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(6),
      Q => src_kernel_win_0_va_6_reg_1664(6),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(7),
      Q => src_kernel_win_0_va_6_reg_1664(7),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(0),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(0),
      O => src_kernel_win_0_va_7_fu_1088_p3(0)
    );
\src_kernel_win_0_va_7_reg_1670[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(1),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(1),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(1),
      O => src_kernel_win_0_va_7_fu_1088_p3(1)
    );
\src_kernel_win_0_va_7_reg_1670[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(2),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(2),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(2),
      O => src_kernel_win_0_va_7_fu_1088_p3(2)
    );
\src_kernel_win_0_va_7_reg_1670[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(3),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(3),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(3),
      O => src_kernel_win_0_va_7_fu_1088_p3(3)
    );
\src_kernel_win_0_va_7_reg_1670[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(4),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(4),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(4),
      O => src_kernel_win_0_va_7_fu_1088_p3(4)
    );
\src_kernel_win_0_va_7_reg_1670[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(5),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(5),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(5),
      O => src_kernel_win_0_va_7_fu_1088_p3(5)
    );
\src_kernel_win_0_va_7_reg_1670[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(6),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(6),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(6),
      O => src_kernel_win_0_va_7_fu_1088_p3(6)
    );
\src_kernel_win_0_va_7_reg_1670[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(7),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(7),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(7),
      O => src_kernel_win_0_va_7_fu_1088_p3(7)
    );
\src_kernel_win_0_va_7_reg_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(0),
      Q => src_kernel_win_0_va_7_reg_1670(0),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(1),
      Q => src_kernel_win_0_va_7_reg_1670(1),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(2),
      Q => src_kernel_win_0_va_7_reg_1670(2),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(3),
      Q => src_kernel_win_0_va_7_reg_1670(3),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(4),
      Q => src_kernel_win_0_va_7_reg_1670(4),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(5),
      Q => src_kernel_win_0_va_7_reg_1670(5),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(6),
      Q => src_kernel_win_0_va_7_reg_1670(6),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(7),
      Q => src_kernel_win_0_va_7_reg_1670(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(0),
      Q => src_kernel_win_0_va_fu_146(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(1),
      Q => src_kernel_win_0_va_fu_146(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(2),
      Q => src_kernel_win_0_va_fu_146(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(3),
      Q => src_kernel_win_0_va_fu_146(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(4),
      Q => src_kernel_win_0_va_fu_146(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(5),
      Q => src_kernel_win_0_va_fu_146(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(6),
      Q => src_kernel_win_0_va_fu_146(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(7),
      Q => src_kernel_win_0_va_fu_146(7),
      R => '0'
    );
\t_V_3_reg_320[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond388_i_fu_804_p2,
      I4 => ap_CS_fsm_state4,
      O => t_V_3_reg_320
    );
\t_V_3_reg_320[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond388_i_fu_804_p2,
      O => t_V_3_reg_3200
    );
\t_V_3_reg_320[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(10),
      I1 => \^t_v_3_reg_320_reg[10]_0\(8),
      I2 => \^t_v_3_reg_320_reg[10]_0\(7),
      I3 => \t_V_3_reg_320[10]_i_4_n_0\,
      I4 => \^t_v_3_reg_320_reg[10]_0\(6),
      I5 => \^t_v_3_reg_320_reg[10]_0\(9),
      O => j_V_fu_809_p2(10)
    );
\t_V_3_reg_320[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(4),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      I3 => \^t_v_3_reg_320_reg[10]_0\(1),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      I5 => \^t_v_3_reg_320_reg[10]_0\(5),
      O => \t_V_3_reg_320[10]_i_4_n_0\
    );
\t_V_3_reg_320[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(0),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      O => \t_V_3_reg_320[1]_i_1_n_0\
    );
\t_V_3_reg_320[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(2),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \t_V_3_reg_320[2]_i_1_n_0\
    );
\t_V_3_reg_320[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(3),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      I3 => \^t_v_3_reg_320_reg[10]_0\(1),
      O => \t_V_3_reg_320[3]_i_1_n_0\
    );
\t_V_3_reg_320[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(4),
      I1 => \^t_v_3_reg_320_reg[10]_0\(3),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(0),
      I4 => \^t_v_3_reg_320_reg[10]_0\(2),
      O => \t_V_3_reg_320[4]_i_1_n_0\
    );
\t_V_3_reg_320[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(5),
      I1 => \^t_v_3_reg_320_reg[10]_0\(4),
      I2 => \^t_v_3_reg_320_reg[10]_0\(2),
      I3 => \^t_v_3_reg_320_reg[10]_0\(0),
      I4 => \^t_v_3_reg_320_reg[10]_0\(1),
      I5 => \^t_v_3_reg_320_reg[10]_0\(3),
      O => \t_V_3_reg_320[5]_i_1_n_0\
    );
\t_V_3_reg_320[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(6),
      I1 => \t_V_3_reg_320[10]_i_4_n_0\,
      O => \t_V_3_reg_320[6]_i_1_n_0\
    );
\t_V_3_reg_320[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \^t_v_3_reg_320_reg[10]_0\(6),
      I2 => \t_V_3_reg_320[10]_i_4_n_0\,
      O => \t_V_3_reg_320[7]_i_1_n_0\
    );
\t_V_3_reg_320[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(8),
      I1 => \^t_v_3_reg_320_reg[10]_0\(7),
      I2 => \t_V_3_reg_320[10]_i_4_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(6),
      O => \t_V_3_reg_320[8]_i_1_n_0\
    );
\t_V_3_reg_320[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(9),
      I1 => \^t_v_3_reg_320_reg[10]_0\(6),
      I2 => \t_V_3_reg_320[10]_i_4_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(7),
      I4 => \^t_v_3_reg_320_reg[10]_0\(8),
      O => j_V_fu_809_p2(9)
    );
\t_V_3_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \ImagLoc_x_reg_1562[0]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(0),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => j_V_fu_809_p2(10),
      Q => \^t_v_3_reg_320_reg[10]_0\(10),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[1]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(1),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[2]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(2),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[3]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(3),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[4]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(4),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[5]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(5),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[6]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(6),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[7]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(7),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[8]_i_1_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(8),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => j_V_fu_809_p2(9),
      Q => \^t_v_3_reg_320_reg[10]_0\(9),
      R => t_V_3_reg_320
    );
\t_V_reg_309[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state16,
      O => t_V_reg_309_0
    );
\t_V_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(0),
      Q => \^q\(0),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(10),
      Q => \^q\(9),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(1),
      Q => \^q\(1),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(2),
      Q => \^q\(2),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(3),
      Q => \^q\(3),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(4),
      Q => \^q\(4),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(5),
      Q => \^q\(5),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(6),
      Q => \^q\(6),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(7),
      Q => \^q\(7),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(8),
      Q => t_V_reg_309(8),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(9),
      Q => \^q\(8),
      R => t_V_reg_309_0
    );
tmp23_reg_1741_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => tmp23_reg_17410,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_tmp23_reg_1741_reg_P_UNCONNECTED(47 downto 12),
      P(11) => tmp23_reg_1741_reg_n_94,
      P(10) => tmp23_reg_1741_reg_n_95,
      P(9) => tmp23_reg_1741_reg_n_96,
      P(8) => tmp23_reg_1741_reg_n_97,
      P(7) => tmp23_reg_1741_reg_n_98,
      P(6) => tmp23_reg_1741_reg_n_99,
      P(5) => tmp23_reg_1741_reg_n_100,
      P(4) => tmp23_reg_1741_reg_n_101,
      P(3) => tmp23_reg_1741_reg_n_102,
      P(2) => tmp23_reg_1741_reg_n_103,
      P(1) => tmp23_reg_1741_reg_n_104,
      P(0) => tmp23_reg_1741_reg_n_105,
      PATTERNBDETECT => NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => p_Val2_4_1_1_reg_1731_reg_n_106,
      PCIN(46) => p_Val2_4_1_1_reg_1731_reg_n_107,
      PCIN(45) => p_Val2_4_1_1_reg_1731_reg_n_108,
      PCIN(44) => p_Val2_4_1_1_reg_1731_reg_n_109,
      PCIN(43) => p_Val2_4_1_1_reg_1731_reg_n_110,
      PCIN(42) => p_Val2_4_1_1_reg_1731_reg_n_111,
      PCIN(41) => p_Val2_4_1_1_reg_1731_reg_n_112,
      PCIN(40) => p_Val2_4_1_1_reg_1731_reg_n_113,
      PCIN(39) => p_Val2_4_1_1_reg_1731_reg_n_114,
      PCIN(38) => p_Val2_4_1_1_reg_1731_reg_n_115,
      PCIN(37) => p_Val2_4_1_1_reg_1731_reg_n_116,
      PCIN(36) => p_Val2_4_1_1_reg_1731_reg_n_117,
      PCIN(35) => p_Val2_4_1_1_reg_1731_reg_n_118,
      PCIN(34) => p_Val2_4_1_1_reg_1731_reg_n_119,
      PCIN(33) => p_Val2_4_1_1_reg_1731_reg_n_120,
      PCIN(32) => p_Val2_4_1_1_reg_1731_reg_n_121,
      PCIN(31) => p_Val2_4_1_1_reg_1731_reg_n_122,
      PCIN(30) => p_Val2_4_1_1_reg_1731_reg_n_123,
      PCIN(29) => p_Val2_4_1_1_reg_1731_reg_n_124,
      PCIN(28) => p_Val2_4_1_1_reg_1731_reg_n_125,
      PCIN(27) => p_Val2_4_1_1_reg_1731_reg_n_126,
      PCIN(26) => p_Val2_4_1_1_reg_1731_reg_n_127,
      PCIN(25) => p_Val2_4_1_1_reg_1731_reg_n_128,
      PCIN(24) => p_Val2_4_1_1_reg_1731_reg_n_129,
      PCIN(23) => p_Val2_4_1_1_reg_1731_reg_n_130,
      PCIN(22) => p_Val2_4_1_1_reg_1731_reg_n_131,
      PCIN(21) => p_Val2_4_1_1_reg_1731_reg_n_132,
      PCIN(20) => p_Val2_4_1_1_reg_1731_reg_n_133,
      PCIN(19) => p_Val2_4_1_1_reg_1731_reg_n_134,
      PCIN(18) => p_Val2_4_1_1_reg_1731_reg_n_135,
      PCIN(17) => p_Val2_4_1_1_reg_1731_reg_n_136,
      PCIN(16) => p_Val2_4_1_1_reg_1731_reg_n_137,
      PCIN(15) => p_Val2_4_1_1_reg_1731_reg_n_138,
      PCIN(14) => p_Val2_4_1_1_reg_1731_reg_n_139,
      PCIN(13) => p_Val2_4_1_1_reg_1731_reg_n_140,
      PCIN(12) => p_Val2_4_1_1_reg_1731_reg_n_141,
      PCIN(11) => p_Val2_4_1_1_reg_1731_reg_n_142,
      PCIN(10) => p_Val2_4_1_1_reg_1731_reg_n_143,
      PCIN(9) => p_Val2_4_1_1_reg_1731_reg_n_144,
      PCIN(8) => p_Val2_4_1_1_reg_1731_reg_n_145,
      PCIN(7) => p_Val2_4_1_1_reg_1731_reg_n_146,
      PCIN(6) => p_Val2_4_1_1_reg_1731_reg_n_147,
      PCIN(5) => p_Val2_4_1_1_reg_1731_reg_n_148,
      PCIN(4) => p_Val2_4_1_1_reg_1731_reg_n_149,
      PCIN(3) => p_Val2_4_1_1_reg_1731_reg_n_150,
      PCIN(2) => p_Val2_4_1_1_reg_1731_reg_n_151,
      PCIN(1) => p_Val2_4_1_1_reg_1731_reg_n_152,
      PCIN(0) => p_Val2_4_1_1_reg_1731_reg_n_153,
      PCOUT(47 downto 0) => NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED
    );
tmp23_reg_1741_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_reg_pp0_iter8_or_cond_i_reg_1580,
      I2 => ap_enable_reg_pp0_iter9,
      O => tmp23_reg_17410
    );
tmp24_reg_1746_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_fu_146(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => tmp25_reg_1736_reg_n_96,
      C(46) => tmp25_reg_1736_reg_n_96,
      C(45) => tmp25_reg_1736_reg_n_96,
      C(44) => tmp25_reg_1736_reg_n_96,
      C(43) => tmp25_reg_1736_reg_n_96,
      C(42) => tmp25_reg_1736_reg_n_96,
      C(41) => tmp25_reg_1736_reg_n_96,
      C(40) => tmp25_reg_1736_reg_n_96,
      C(39) => tmp25_reg_1736_reg_n_96,
      C(38) => tmp25_reg_1736_reg_n_96,
      C(37) => tmp25_reg_1736_reg_n_96,
      C(36) => tmp25_reg_1736_reg_n_96,
      C(35) => tmp25_reg_1736_reg_n_96,
      C(34) => tmp25_reg_1736_reg_n_96,
      C(33) => tmp25_reg_1736_reg_n_96,
      C(32) => tmp25_reg_1736_reg_n_96,
      C(31) => tmp25_reg_1736_reg_n_96,
      C(30) => tmp25_reg_1736_reg_n_96,
      C(29) => tmp25_reg_1736_reg_n_96,
      C(28) => tmp25_reg_1736_reg_n_96,
      C(27) => tmp25_reg_1736_reg_n_96,
      C(26) => tmp25_reg_1736_reg_n_96,
      C(25) => tmp25_reg_1736_reg_n_96,
      C(24) => tmp25_reg_1736_reg_n_96,
      C(23) => tmp25_reg_1736_reg_n_96,
      C(22) => tmp25_reg_1736_reg_n_96,
      C(21) => tmp25_reg_1736_reg_n_96,
      C(20) => tmp25_reg_1736_reg_n_96,
      C(19) => tmp25_reg_1736_reg_n_96,
      C(18) => tmp25_reg_1736_reg_n_96,
      C(17) => tmp25_reg_1736_reg_n_96,
      C(16) => tmp25_reg_1736_reg_n_96,
      C(15) => tmp25_reg_1736_reg_n_96,
      C(14) => tmp25_reg_1736_reg_n_96,
      C(13) => tmp25_reg_1736_reg_n_96,
      C(12) => tmp25_reg_1736_reg_n_96,
      C(11) => tmp25_reg_1736_reg_n_96,
      C(10) => tmp25_reg_1736_reg_n_96,
      C(9) => tmp25_reg_1736_reg_n_96,
      C(8) => tmp25_reg_1736_reg_n_97,
      C(7) => tmp25_reg_1736_reg_n_98,
      C(6) => tmp25_reg_1736_reg_n_99,
      C(5) => tmp25_reg_1736_reg_n_100,
      C(4) => tmp25_reg_1736_reg_n_101,
      C(3) => tmp25_reg_1736_reg_n_102,
      C(2) => tmp25_reg_1736_reg_n_103,
      C(1) => tmp25_reg_1736_reg_n_104,
      C(0) => tmp25_reg_1736_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_9_reg_16960,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_1216_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => tmp23_reg_17410,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_tmp24_reg_1746_reg_P_UNCONNECTED(47 downto 11),
      P(10) => tmp24_reg_1746_reg_n_95,
      P(9) => tmp24_reg_1746_reg_n_96,
      P(8) => tmp24_reg_1746_reg_n_97,
      P(7) => tmp24_reg_1746_reg_n_98,
      P(6) => tmp24_reg_1746_reg_n_99,
      P(5) => tmp24_reg_1746_reg_n_100,
      P(4) => tmp24_reg_1746_reg_n_101,
      P(3) => tmp24_reg_1746_reg_n_102,
      P(2) => tmp24_reg_1746_reg_n_103,
      P(1) => tmp24_reg_1746_reg_n_104,
      P(0) => tmp24_reg_1746_reg_n_105,
      PATTERNBDETECT => NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED
    );
tmp24_reg_1746_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      I1 => k_buf_0_val_5_U_n_9,
      O => src_kernel_win_0_va_9_reg_16960
    );
tmp25_reg_1736_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_fu_146(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7 downto 0) => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(7 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_1500,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_1_1_reg_17310,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_tmp25_reg_1736_reg_P_UNCONNECTED(47 downto 10),
      P(9) => tmp25_reg_1736_reg_n_96,
      P(8) => tmp25_reg_1736_reg_n_97,
      P(7) => tmp25_reg_1736_reg_n_98,
      P(6) => tmp25_reg_1736_reg_n_99,
      P(5) => tmp25_reg_1736_reg_n_100,
      P(4) => tmp25_reg_1736_reg_n_101,
      P(3) => tmp25_reg_1736_reg_n_102,
      P(2) => tmp25_reg_1736_reg_n_103,
      P(1) => tmp25_reg_1736_reg_n_104,
      P(0) => tmp25_reg_1736_reg_n_105,
      PATTERNBDETECT => NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_116_reg_1518[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3021EDFC30FC30"
    )
        port map (
      I0 => tmp_70_fu_599_p2,
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I3 => p_assign_7_reg_1477(1),
      I4 => \tmp_72_fu_618_p2_carry__0_n_2\,
      I5 => \tmp_116_reg_1518_reg[1]_2\,
      O => tmp_116_fu_721_p3(1)
    );
\tmp_116_reg_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => tmp_116_fu_721_p3(1),
      Q => tmp_116_reg_1518(0),
      R => '0'
    );
\tmp_117_reg_1538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => tmp_117_fu_787_p2(0),
      Q => tmp_117_reg_1538(1),
      R => '0'
    );
\tmp_121_reg_1568[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond388_i_fu_804_p2,
      O => ImagLoc_x_reg_15620
    );
\tmp_121_reg_1568[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(1),
      I1 => \^t_v_3_reg_320_reg[10]_0\(0),
      I2 => \^t_v_3_reg_320_reg[10]_0\(8),
      I3 => \^t_v_3_reg_320_reg[10]_0\(10),
      I4 => \^t_v_3_reg_320_reg[10]_0\(9),
      I5 => \tmp_121_reg_1568[0]_i_3_n_0\,
      O => p_0_in
    );
\tmp_121_reg_1568[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \^t_v_3_reg_320_reg[10]_0\(5),
      I2 => \ImagLoc_x_reg_1562[8]_i_2_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(6),
      O => \tmp_121_reg_1568[0]_i_3_n_0\
    );
\tmp_121_reg_1568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => p_0_in,
      Q => \^tmp_121_reg_1568_reg[0]_0\,
      R => '0'
    );
\tmp_123_reg_1593[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(0),
      I5 => p_assign_2_fu_897_p2(1),
      O => tmp_123_fu_935_p1(1)
    );
\tmp_123_reg_1593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => \^imagloc_x_reg_1562_reg[0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\tmp_123_reg_1593_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(1),
      Q => \^d\(1),
      R => '0'
    );
\tmp_190_1_reg_1453[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \tmp_190_1_reg_1453_reg_n_0_[0]\,
      I1 => \tmp_190_1_reg_1453[0]_i_2_n_0\,
      I2 => \^q\(9),
      I3 => ap_CS_fsm_state2,
      I4 => exitcond389_i_fu_472_p2,
      O => \tmp_190_1_reg_1453[0]_i_1_n_0\
    );
\tmp_190_1_reg_1453[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => t_V_reg_309(8),
      I2 => \^q\(8),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \icmp_reg_1444[0]_i_2_n_0\,
      O => \tmp_190_1_reg_1453[0]_i_2_n_0\
    );
\tmp_190_1_reg_1453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_190_1_reg_1453[0]_i_1_n_0\,
      Q => \tmp_190_1_reg_1453_reg_n_0_[0]\,
      R => '0'
    );
tmp_216_1_fu_641_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_216_1_fu_641_p2_carry_n_0,
      CO(2) => tmp_216_1_fu_641_p2_carry_n_1,
      CO(1) => tmp_216_1_fu_641_p2_carry_n_2,
      CO(0) => tmp_216_1_fu_641_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_216_1_fu_641_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_216_1_fu_641_p2_carry_i_5_n_0,
      S(2) => tmp_216_1_fu_641_p2_carry_i_6_n_0,
      S(1) => tmp_216_1_fu_641_p2_carry_i_7_n_0,
      S(0) => tmp_216_1_fu_641_p2_carry_i_8_n_0
    );
\tmp_216_1_fu_641_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_216_1_fu_641_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_216_1_fu_641_p2,
      CO(0) => \tmp_216_1_fu_641_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_77_reg_1523_reg[1]_1\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_77_reg_1523_reg[1]_2\(0),
      S(0) => \tmp_216_1_fu_641_p2_carry__0_i_4_n_0\
    );
\tmp_216_1_fu_641_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_216_1_fu_641_p2_carry__0_i_4_n_0\
    );
tmp_216_1_fu_641_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_216_1_fu_641_p2_carry_i_5_n_0
    );
tmp_216_1_fu_641_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => tmp_216_1_fu_641_p2_carry_i_6_n_0
    );
tmp_216_1_fu_641_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_216_1_fu_641_p2_carry_i_7_n_0
    );
tmp_216_1_fu_641_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => tmp_216_1_fu_641_p2_carry_i_8_n_0
    );
tmp_216_2_fu_678_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_216_2_fu_678_p2_carry_n_0,
      CO(2) => tmp_216_2_fu_678_p2_carry_n_1,
      CO(1) => tmp_216_2_fu_678_p2_carry_n_2,
      CO(0) => tmp_216_2_fu_678_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_216_2_fu_678_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_216_2_fu_678_p2_carry_i_5_n_0,
      S(2) => tmp_216_2_fu_678_p2_carry_i_6_n_0,
      S(1) => tmp_216_2_fu_678_p2_carry_i_7_n_0,
      S(0) => tmp_216_2_fu_678_p2_carry_i_8_n_0
    );
\tmp_216_2_fu_678_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_216_2_fu_678_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_216_2_fu_678_p2,
      CO(0) => \tmp_216_2_fu_678_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_80_reg_1528_reg[1]_0\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_80_reg_1528_reg[1]_1\(0),
      S(0) => \tmp_216_2_fu_678_p2_carry__0_i_4_n_0\
    );
\tmp_216_2_fu_678_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_216_2_fu_678_p2_carry__0_i_4_n_0\
    );
tmp_216_2_fu_678_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_216_2_fu_678_p2_carry_i_5_n_0
    );
tmp_216_2_fu_678_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => tmp_216_2_fu_678_p2_carry_i_6_n_0
    );
tmp_216_2_fu_678_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_216_2_fu_678_p2_carry_i_7_n_0
    );
tmp_216_2_fu_678_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => tmp_216_2_fu_678_p2_carry_i_8_n_0
    );
tmp_226_1_fu_656_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_226_1_fu_656_p2_carry_n_0,
      CO(2) => tmp_226_1_fu_656_p2_carry_n_1,
      CO(1) => tmp_226_1_fu_656_p2_carry_n_2,
      CO(0) => tmp_226_1_fu_656_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_226_1_fu_656_p2_carry_i_1_n_0,
      DI(2) => tmp_226_1_fu_656_p2_carry_i_2_n_0,
      DI(1) => tmp_226_1_fu_656_p2_carry_i_3_n_0,
      DI(0) => tmp_226_1_fu_656_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_226_1_fu_656_p2_carry_i_5_n_0,
      S(2) => tmp_226_1_fu_656_p2_carry_i_6_n_0,
      S(1) => tmp_226_1_fu_656_p2_carry_i_7_n_0,
      S(0) => tmp_226_1_fu_656_p2_carry_i_8_n_0
    );
\tmp_226_1_fu_656_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_226_1_fu_656_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_226_1_fu_656_p2_carry__0_n_2\,
      CO(0) => \tmp_226_1_fu_656_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_226_1_fu_656_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_226_1_fu_656_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_226_1_fu_656_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_226_1_fu_656_p2_carry__0_i_4_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I1 => p_assign_7_1_reg_1495(11),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      I4 => \^p_assign_6_1_reg_1482_reg[10]_0\(8),
      I5 => p_assign_7_1_reg_1495(10),
      O => \tmp_226_1_fu_656_p2_carry__0_i_1_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \tmp_226_1_fu_656_p2_carry__0_i_5_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(8),
      O => \tmp_226_1_fu_656_p2_carry__0_i_2_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(11),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I2 => p_assign_7_1_reg_1495(10),
      I3 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I4 => \^p_assign_6_1_reg_1482_reg[10]_0\(8),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_226_1_fu_656_p2_carry__0_i_3_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_1_fu_656_p2_carry__0_i_6_n_0\,
      I1 => p_assign_7_1_reg_1495(8),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_226_1_fu_656_p2_carry__0_i_4_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(9),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      O => \tmp_226_1_fu_656_p2_carry__0_i_5_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(9),
      O => \tmp_226_1_fu_656_p2_carry__0_i_6_n_0\
    );
tmp_226_1_fu_656_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => tmp_226_1_fu_656_p2_carry_i_9_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(6),
      O => tmp_226_1_fu_656_p2_carry_i_1_n_0
    );
tmp_226_1_fu_656_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(5),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      O => tmp_226_1_fu_656_p2_carry_i_10_n_0
    );
tmp_226_1_fu_656_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(3),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      O => tmp_226_1_fu_656_p2_carry_i_11_n_0
    );
tmp_226_1_fu_656_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(7),
      O => tmp_226_1_fu_656_p2_carry_i_12_n_0
    );
tmp_226_1_fu_656_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(5),
      O => tmp_226_1_fu_656_p2_carry_i_13_n_0
    );
tmp_226_1_fu_656_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(3),
      O => tmp_226_1_fu_656_p2_carry_i_14_n_0
    );
tmp_226_1_fu_656_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => tmp_226_1_fu_656_p2_carry_i_10_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(4),
      O => tmp_226_1_fu_656_p2_carry_i_2_n_0
    );
tmp_226_1_fu_656_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => tmp_226_1_fu_656_p2_carry_i_11_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(2),
      O => tmp_226_1_fu_656_p2_carry_i_3_n_0
    );
tmp_226_1_fu_656_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I1 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I5 => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      O => tmp_226_1_fu_656_p2_carry_i_4_n_0
    );
tmp_226_1_fu_656_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_226_1_fu_656_p2_carry_i_12_n_0,
      I1 => p_assign_7_1_reg_1495(6),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_226_1_fu_656_p2_carry_i_5_n_0
    );
tmp_226_1_fu_656_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_226_1_fu_656_p2_carry_i_13_n_0,
      I1 => p_assign_7_1_reg_1495(4),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => tmp_226_1_fu_656_p2_carry_i_6_n_0
    );
tmp_226_1_fu_656_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_226_1_fu_656_p2_carry_i_14_n_0,
      I1 => p_assign_7_1_reg_1495(2),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_226_1_fu_656_p2_carry_i_7_n_0
    );
tmp_226_1_fu_656_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I4 => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      O => tmp_226_1_fu_656_p2_carry_i_8_n_0
    );
tmp_226_1_fu_656_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(7),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      O => tmp_226_1_fu_656_p2_carry_i_9_n_0
    );
tmp_226_2_fu_693_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_226_2_fu_693_p2_carry_n_0,
      CO(2) => tmp_226_2_fu_693_p2_carry_n_1,
      CO(1) => tmp_226_2_fu_693_p2_carry_n_2,
      CO(0) => tmp_226_2_fu_693_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_226_2_fu_693_p2_carry_i_1_n_0,
      DI(2) => tmp_226_2_fu_693_p2_carry_i_2_n_0,
      DI(1) => tmp_226_2_fu_693_p2_carry_i_3_n_0,
      DI(0) => tmp_226_2_fu_693_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_226_2_fu_693_p2_carry_i_5_n_0,
      S(2) => tmp_226_2_fu_693_p2_carry_i_6_n_0,
      S(1) => tmp_226_2_fu_693_p2_carry_i_7_n_0,
      S(0) => tmp_226_2_fu_693_p2_carry_i_8_n_0
    );
\tmp_226_2_fu_693_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_226_2_fu_693_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_226_2_fu_693_p2_carry__0_n_2\,
      CO(0) => \tmp_226_2_fu_693_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_226_2_fu_693_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_226_2_fu_693_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_226_2_fu_693_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_226_2_fu_693_p2_carry__0_i_4_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I1 => p_assign_7_2_reg_1513(11),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      I4 => \^p_assign_6_2_reg_1500_reg[10]_0\(9),
      I5 => p_assign_7_2_reg_1513(10),
      O => \tmp_226_2_fu_693_p2_carry__0_i_1_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \tmp_226_2_fu_693_p2_carry__0_i_5_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(8),
      O => \tmp_226_2_fu_693_p2_carry__0_i_2_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(11),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I2 => p_assign_7_2_reg_1513(10),
      I3 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I4 => \^p_assign_6_2_reg_1500_reg[10]_0\(9),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_226_2_fu_693_p2_carry__0_i_3_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_i_6_n_0\,
      I1 => p_assign_7_2_reg_1513(8),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_226_2_fu_693_p2_carry__0_i_4_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(9),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      O => \tmp_226_2_fu_693_p2_carry__0_i_5_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(9),
      O => \tmp_226_2_fu_693_p2_carry__0_i_6_n_0\
    );
tmp_226_2_fu_693_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => tmp_226_2_fu_693_p2_carry_i_9_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(6),
      O => tmp_226_2_fu_693_p2_carry_i_1_n_0
    );
tmp_226_2_fu_693_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(5),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      O => tmp_226_2_fu_693_p2_carry_i_10_n_0
    );
tmp_226_2_fu_693_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(3),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      O => tmp_226_2_fu_693_p2_carry_i_11_n_0
    );
tmp_226_2_fu_693_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(7),
      O => tmp_226_2_fu_693_p2_carry_i_12_n_0
    );
tmp_226_2_fu_693_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(5),
      O => tmp_226_2_fu_693_p2_carry_i_13_n_0
    );
tmp_226_2_fu_693_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(3),
      O => tmp_226_2_fu_693_p2_carry_i_14_n_0
    );
tmp_226_2_fu_693_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => tmp_226_2_fu_693_p2_carry_i_10_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(4),
      O => tmp_226_2_fu_693_p2_carry_i_2_n_0
    );
tmp_226_2_fu_693_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => tmp_226_2_fu_693_p2_carry_i_11_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(2),
      O => tmp_226_2_fu_693_p2_carry_i_3_n_0
    );
tmp_226_2_fu_693_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I5 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      O => tmp_226_2_fu_693_p2_carry_i_4_n_0
    );
tmp_226_2_fu_693_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_226_2_fu_693_p2_carry_i_12_n_0,
      I1 => p_assign_7_2_reg_1513(6),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_226_2_fu_693_p2_carry_i_5_n_0
    );
tmp_226_2_fu_693_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_226_2_fu_693_p2_carry_i_13_n_0,
      I1 => p_assign_7_2_reg_1513(4),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => tmp_226_2_fu_693_p2_carry_i_6_n_0
    );
tmp_226_2_fu_693_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_226_2_fu_693_p2_carry_i_14_n_0,
      I1 => p_assign_7_2_reg_1513(2),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_226_2_fu_693_p2_carry_i_7_n_0
    );
tmp_226_2_fu_693_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I4 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      O => tmp_226_2_fu_693_p2_carry_i_8_n_0
    );
tmp_226_2_fu_693_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(7),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      O => tmp_226_2_fu_693_p2_carry_i_9_n_0
    );
tmp_58_fu_483_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_58_fu_483_p2_carry_n_0,
      CO(2) => tmp_58_fu_483_p2_carry_n_1,
      CO(1) => tmp_58_fu_483_p2_carry_n_2,
      CO(0) => tmp_58_fu_483_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_58_fu_483_p2_carry_i_1_n_0,
      DI(2) => tmp_58_fu_483_p2_carry_i_2_n_0,
      DI(1) => tmp_58_fu_483_p2_carry_i_3_n_0,
      DI(0) => \tmp_58_reg_1435_reg[0]_0\(0),
      O(3 downto 0) => NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \tmp_58_reg_1435_reg[0]_1\(2 downto 0),
      S(0) => tmp_58_fu_483_p2_carry_i_8_n_0
    );
\tmp_58_fu_483_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_58_fu_483_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_58_fu_483_p2,
      CO(0) => \tmp_58_fu_483_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_58_reg_1435_reg[0]_2\(0),
      DI(0) => \tmp_58_fu_483_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_58_reg_1435_reg[0]_3\(0),
      S(0) => \tmp_58_fu_483_p2_carry__0_i_4_n_0\
    );
\tmp_58_fu_483_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I3 => \^q\(8),
      O => \tmp_58_fu_483_p2_carry__0_i_2_n_0\
    );
\tmp_58_fu_483_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I3 => \^q\(8),
      O => \tmp_58_fu_483_p2_carry__0_i_4_n_0\
    );
tmp_58_fu_483_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^q\(6),
      O => tmp_58_fu_483_p2_carry_i_1_n_0
    );
tmp_58_fu_483_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^q\(4),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I3 => \^q\(5),
      O => tmp_58_fu_483_p2_carry_i_2_n_0
    );
tmp_58_fu_483_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^q\(2),
      O => tmp_58_fu_483_p2_carry_i_3_n_0
    );
tmp_58_fu_483_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I3 => \^q\(0),
      O => tmp_58_fu_483_p2_carry_i_8_n_0
    );
\tmp_58_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_58_fu_483_p2,
      Q => ult_reg_1439,
      R => '0'
    );
\tmp_60_reg_1449[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0ACA0A0A"
    )
        port map (
      I0 => \tmp_60_reg_1449_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => ap_NS_fsm(2),
      I3 => \^q\(1),
      I4 => \p_assign_6_2_reg_1500[10]_i_2_n_0\,
      I5 => \^q\(9),
      O => \tmp_60_reg_1449[0]_i_1_n_0\
    );
\tmp_60_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_60_reg_1449[0]_i_1_n_0\,
      Q => \tmp_60_reg_1449_reg_n_0_[0]\,
      R => '0'
    );
tmp_61_fu_521_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_61_fu_521_p2_carry_n_0,
      CO(2) => tmp_61_fu_521_p2_carry_n_1,
      CO(1) => tmp_61_fu_521_p2_carry_n_2,
      CO(0) => tmp_61_fu_521_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_61_fu_521_p2_carry_i_1_n_0,
      DI(2) => \tmp_61_reg_1457_reg[0]_0\(0),
      DI(1) => tmp_61_fu_521_p2_carry_i_3_n_0,
      DI(0) => tmp_61_fu_521_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \tmp_61_reg_1457_reg[0]_1\(2 downto 0),
      S(0) => tmp_61_fu_521_p2_carry_i_8_n_0
    );
\tmp_61_fu_521_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_61_fu_521_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_61_fu_521_p2,
      CO(0) => \tmp_61_fu_521_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_61_fu_521_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_61_fu_521_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_61_reg_1457_reg[0]_2\(0),
      S(0) => \tmp_61_fu_521_p2_carry__0_i_4_n_0\
    );
\tmp_61_fu_521_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_61_fu_521_p2_carry__0_i_1_n_0\
    );
\tmp_61_fu_521_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => t_V_reg_309(8),
      O => \tmp_61_fu_521_p2_carry__0_i_2_n_0\
    );
\tmp_61_fu_521_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I3 => \^q\(8),
      O => \tmp_61_fu_521_p2_carry__0_i_4_n_0\
    );
tmp_61_fu_521_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^q\(6),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_61_fu_521_p2_carry_i_1_n_0
    );
tmp_61_fu_521_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^q\(2),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_61_fu_521_p2_carry_i_3_n_0
    );
tmp_61_fu_521_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I3 => \^q\(0),
      O => tmp_61_fu_521_p2_carry_i_4_n_0
    );
tmp_61_fu_521_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I3 => \^q\(0),
      O => tmp_61_fu_521_p2_carry_i_8_n_0
    );
\tmp_61_reg_1457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_61_fu_521_p2,
      Q => tmp_61_reg_1457,
      R => '0'
    );
tmp_65_fu_880_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_65_fu_880_p2_carry_n_0,
      CO(2) => tmp_65_fu_880_p2_carry_n_1,
      CO(1) => tmp_65_fu_880_p2_carry_n_2,
      CO(0) => tmp_65_fu_880_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_65_fu_880_p2_carry_i_5_n_0,
      S(2) => tmp_65_fu_880_p2_carry_i_6_n_0,
      S(1) => tmp_65_fu_880_p2_carry_i_7_n_0,
      S(0) => tmp_65_fu_880_p2_carry_i_8_n_0
    );
\tmp_65_fu_880_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_65_fu_880_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_65_fu_880_p2,
      CO(0) => \tmp_65_fu_880_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_65_fu_880_p2_carry__0_i_1_n_0\,
      DI(0) => \brmerge_reg_1598_reg[0]_0\(0),
      O(3 downto 0) => \NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \brmerge_reg_1598_reg[0]_1\(0),
      S(0) => \tmp_65_fu_880_p2_carry__0_i_4_n_0\
    );
\tmp_65_fu_880_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^tmp_121_reg_1568_reg[0]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(11),
      I2 => \tmp_65_fu_880_p2_carry__0_0\(10),
      I3 => \^imagloc_x_reg_1562_reg[10]_0\(9),
      O => \tmp_65_fu_880_p2_carry__0_i_1_n_0\
    );
\tmp_65_fu_880_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(8),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(9),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(7),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(8),
      O => \tmp_65_fu_880_p2_carry__0_i_4_n_0\
    );
tmp_65_fu_880_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(6),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(7),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(5),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(6),
      O => tmp_65_fu_880_p2_carry_i_5_n_0
    );
tmp_65_fu_880_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(4),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(5),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(3),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(4),
      O => tmp_65_fu_880_p2_carry_i_6_n_0
    );
tmp_65_fu_880_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(2),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(3),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(1),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(2),
      O => tmp_65_fu_880_p2_carry_i_7_n_0
    );
tmp_65_fu_880_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(0),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(1),
      I2 => \^imagloc_x_reg_1562_reg[0]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(0),
      O => tmp_65_fu_880_p2_carry_i_8_n_0
    );
tmp_67_fu_893_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_67_fu_893_p2_carry_n_0,
      CO(2) => tmp_67_fu_893_p2_carry_n_1,
      CO(1) => tmp_67_fu_893_p2_carry_n_2,
      CO(0) => tmp_67_fu_893_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_67_fu_893_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_67_fu_893_p2_carry_i_5_n_0,
      S(2) => tmp_67_fu_893_p2_carry_i_6_n_0,
      S(1) => tmp_67_fu_893_p2_carry_i_7_n_0,
      S(0) => tmp_67_fu_893_p2_carry_i_8_n_0
    );
\tmp_67_fu_893_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_67_fu_893_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_67_fu_893_p2,
      CO(0) => \tmp_67_fu_893_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \x_reg_1588_reg[10]_1\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \x_reg_1588_reg[10]_2\(0),
      S(0) => \tmp_67_fu_893_p2_carry__0_i_4_n_0\
    );
\tmp_67_fu_893_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(9),
      I2 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(8),
      O => \tmp_67_fu_893_p2_carry__0_i_4_n_0\
    );
tmp_67_fu_893_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(7),
      I2 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(6),
      O => tmp_67_fu_893_p2_carry_i_5_n_0
    );
tmp_67_fu_893_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(5),
      I2 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(4),
      O => tmp_67_fu_893_p2_carry_i_6_n_0
    );
tmp_67_fu_893_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(3),
      I2 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(2),
      O => tmp_67_fu_893_p2_carry_i_7_n_0
    );
tmp_67_fu_893_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[0]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(0),
      I2 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(1),
      O => tmp_67_fu_893_p2_carry_i_8_n_0
    );
\tmp_68_reg_1464[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA9A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \tmp_68_reg_1464[10]_i_2_n_0\,
      I3 => \^q\(8),
      I4 => t_V_reg_309(8),
      I5 => \^q\(7),
      O => tmp_68_fu_526_p2(10)
    );
\tmp_68_reg_1464[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tmp_68_reg_1464[10]_i_2_n_0\
    );
\tmp_68_reg_1464[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \icmp_reg_1444[0]_i_2_n_0\,
      I1 => \tmp_68_reg_1464[10]_i_2_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => tmp_68_fu_526_p2(11)
    );
\tmp_68_reg_1464[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => tmp_68_fu_526_p2(2)
    );
\tmp_68_reg_1464[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => tmp_68_fu_526_p2(3)
    );
\tmp_68_reg_1464[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => tmp_68_fu_526_p2(4)
    );
\tmp_68_reg_1464[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => tmp_68_fu_526_p2(5)
    );
\tmp_68_reg_1464[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \tmp_68_reg_1464[10]_i_2_n_0\,
      O => tmp_68_fu_526_p2(6)
    );
\tmp_68_reg_1464[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2_n_0\,
      O => \tmp_68_reg_1464[7]_i_1_n_0\
    );
\tmp_68_reg_1464[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \icmp_reg_1444[0]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(7),
      O => tmp_68_fu_526_p2(8)
    );
\tmp_68_reg_1464[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(8),
      I1 => t_V_reg_309(8),
      I2 => \icmp_reg_1444[0]_i_2_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => tmp_68_fu_526_p2(9)
    );
\tmp_68_reg_1464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(10),
      Q => \^tmp_68_reg_1464_reg[10]_0\(8),
      R => '0'
    );
\tmp_68_reg_1464_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(11),
      Q => \^tmp_68_reg_1464_reg[11]_0\,
      R => '0'
    );
\tmp_68_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(2),
      Q => \^tmp_68_reg_1464_reg[10]_0\(0),
      R => '0'
    );
\tmp_68_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(3),
      Q => \^tmp_68_reg_1464_reg[10]_0\(1),
      R => '0'
    );
\tmp_68_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(4),
      Q => \^tmp_68_reg_1464_reg[10]_0\(2),
      R => '0'
    );
\tmp_68_reg_1464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(5),
      Q => \^tmp_68_reg_1464_reg[10]_0\(3),
      R => '0'
    );
\tmp_68_reg_1464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(6),
      Q => \^tmp_68_reg_1464_reg[10]_0\(4),
      R => '0'
    );
\tmp_68_reg_1464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \tmp_68_reg_1464[7]_i_1_n_0\,
      Q => \^tmp_68_reg_1464_reg[10]_0\(5),
      R => '0'
    );
\tmp_68_reg_1464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(8),
      Q => \^tmp_68_reg_1464_reg[10]_0\(6),
      R => '0'
    );
\tmp_68_reg_1464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(9),
      Q => \^tmp_68_reg_1464_reg[10]_0\(7),
      R => '0'
    );
tmp_70_fu_599_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_70_fu_599_p2_carry_n_0,
      CO(2) => tmp_70_fu_599_p2_carry_n_1,
      CO(1) => tmp_70_fu_599_p2_carry_n_2,
      CO(0) => tmp_70_fu_599_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_70_fu_599_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_70_fu_599_p2_carry_i_5_n_0,
      S(2) => tmp_70_fu_599_p2_carry_i_6_n_0,
      S(1) => tmp_70_fu_599_p2_carry_i_7_n_0,
      S(0) => tmp_70_fu_599_p2_carry_i_8_n_0
    );
\tmp_70_fu_599_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_70_fu_599_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_70_fu_599_p2,
      CO(0) => \tmp_70_fu_599_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_116_reg_1518_reg[1]_0\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_116_reg_1518_reg[1]_1\(0),
      S(0) => \tmp_70_fu_599_p2_carry__0_i_4_n_0\
    );
\tmp_70_fu_599_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(6),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_70_fu_599_p2_carry__0_i_4_n_0\
    );
tmp_70_fu_599_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(5),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(4),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_70_fu_599_p2_carry_i_5_n_0
    );
tmp_70_fu_599_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(2),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => tmp_70_fu_599_p2_carry_i_6_n_0
    );
tmp_70_fu_599_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_70_fu_599_p2_carry_i_7_n_0
    );
tmp_70_fu_599_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => tmp_70_fu_599_p2_carry_i_8_n_0
    );
tmp_72_fu_618_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_72_fu_618_p2_carry_n_0,
      CO(2) => tmp_72_fu_618_p2_carry_n_1,
      CO(1) => tmp_72_fu_618_p2_carry_n_2,
      CO(0) => tmp_72_fu_618_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => tmp_72_fu_618_p2_carry_i_1_n_0,
      DI(2) => tmp_72_fu_618_p2_carry_i_2_n_0,
      DI(1) => tmp_72_fu_618_p2_carry_i_3_n_0,
      DI(0) => tmp_72_fu_618_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => tmp_72_fu_618_p2_carry_i_5_n_0,
      S(2) => tmp_72_fu_618_p2_carry_i_6_n_0,
      S(1) => tmp_72_fu_618_p2_carry_i_7_n_0,
      S(0) => tmp_72_fu_618_p2_carry_i_8_n_0
    );
\tmp_72_fu_618_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_72_fu_618_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_72_fu_618_p2_carry__0_n_2\,
      CO(0) => \tmp_72_fu_618_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_72_fu_618_p2_carry__0_i_1_n_0\,
      DI(0) => \tmp_72_fu_618_p2_carry__0_i_2_n_0\,
      O(3 downto 0) => \NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_72_fu_618_p2_carry__0_i_3_n_0\,
      S(0) => \tmp_72_fu_618_p2_carry__0_i_4_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I1 => \icmp_reg_1444_reg_n_0_[0]\,
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      I4 => \^tmp_68_reg_1464_reg[10]_0\(8),
      I5 => p_assign_7_reg_1477(10),
      O => \tmp_72_fu_618_p2_carry__0_i_1_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \tmp_72_fu_618_p2_carry__0_i_5_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(6),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(8),
      O => \tmp_72_fu_618_p2_carry__0_i_2_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => \icmp_reg_1444_reg_n_0_[0]\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I2 => p_assign_7_reg_1477(10),
      I3 => \^tmp_68_reg_1464_reg[11]_0\,
      I4 => \^tmp_68_reg_1464_reg[10]_0\(8),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_72_fu_618_p2_carry__0_i_3_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_72_fu_618_p2_carry__0_i_6_n_0\,
      I1 => p_assign_7_reg_1477(8),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(6),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_72_fu_618_p2_carry__0_i_4_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(9),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(7),
      O => \tmp_72_fu_618_p2_carry__0_i_5_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(7),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(9),
      O => \tmp_72_fu_618_p2_carry__0_i_6_n_0\
    );
tmp_72_fu_618_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => tmp_72_fu_618_p2_carry_i_9_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(4),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(6),
      O => tmp_72_fu_618_p2_carry_i_1_n_0
    );
tmp_72_fu_618_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(5),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(3),
      O => tmp_72_fu_618_p2_carry_i_10_n_0
    );
tmp_72_fu_618_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(3),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(1),
      O => tmp_72_fu_618_p2_carry_i_11_n_0
    );
tmp_72_fu_618_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(5),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(7),
      O => tmp_72_fu_618_p2_carry_i_12_n_0
    );
tmp_72_fu_618_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(3),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(5),
      O => tmp_72_fu_618_p2_carry_i_13_n_0
    );
tmp_72_fu_618_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(1),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(3),
      O => tmp_72_fu_618_p2_carry_i_14_n_0
    );
tmp_72_fu_618_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => tmp_72_fu_618_p2_carry_i_10_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(2),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(4),
      O => tmp_72_fu_618_p2_carry_i_2_n_0
    );
tmp_72_fu_618_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => tmp_72_fu_618_p2_carry_i_11_n_0,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(0),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(2),
      O => tmp_72_fu_618_p2_carry_i_3_n_0
    );
tmp_72_fu_618_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I1 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(1),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I5 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      O => tmp_72_fu_618_p2_carry_i_4_n_0
    );
tmp_72_fu_618_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_72_fu_618_p2_carry_i_12_n_0,
      I1 => p_assign_7_reg_1477(6),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(4),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => tmp_72_fu_618_p2_carry_i_5_n_0
    );
tmp_72_fu_618_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_72_fu_618_p2_carry_i_13_n_0,
      I1 => p_assign_7_reg_1477(4),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(2),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => tmp_72_fu_618_p2_carry_i_6_n_0
    );
tmp_72_fu_618_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => tmp_72_fu_618_p2_carry_i_14_n_0,
      I1 => p_assign_7_reg_1477(2),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(0),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => tmp_72_fu_618_p2_carry_i_7_n_0
    );
tmp_72_fu_618_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => p_assign_7_reg_1477(1),
      I3 => \^tmp_68_reg_1464_reg[11]_0\,
      I4 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => tmp_72_fu_618_p2_carry_i_8_n_0
    );
tmp_72_fu_618_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(7),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(5),
      O => tmp_72_fu_618_p2_carry_i_9_n_0
    );
\tmp_77_reg_1523[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC30FC30FC3021ED"
    )
        port map (
      I0 => tmp_216_1_fu_641_p2,
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I3 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I4 => \tmp_77_reg_1523_reg[1]_3\,
      I5 => \tmp_226_1_fu_656_p2_carry__0_n_2\,
      O => tmp_77_fu_745_p3(1)
    );
\tmp_77_reg_1523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      Q => \tmp_77_reg_1523_reg[1]_0\(0),
      R => '0'
    );
\tmp_77_reg_1523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => tmp_77_fu_745_p3(1),
      Q => \tmp_77_reg_1523_reg[1]_0\(1),
      R => '0'
    );
\tmp_80_reg_1528[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_61_reg_1457,
      I1 => ap_CS_fsm_state3,
      O => tmp_116_reg_15180
    );
\tmp_80_reg_1528[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3021EDFC30FC30"
    )
        port map (
      I0 => tmp_216_2_fu_678_p2,
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I3 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I4 => \tmp_226_2_fu_693_p2_carry__0_n_2\,
      I5 => \tmp_116_reg_1518_reg[1]_2\,
      O => tmp_80_fu_769_p3(1)
    );
\tmp_80_reg_1528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => \^p_assign_6_2_reg_1500_reg[0]_0\,
      Q => tmp_80_reg_1528(0),
      R => '0'
    );
\tmp_80_reg_1528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => tmp_80_fu_769_p3(1),
      Q => tmp_80_reg_1528(1),
      R => '0'
    );
\x_reg_1588[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[10]_0\(0),
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(9),
      I5 => p_assign_2_fu_897_p2(10),
      O => tmp_123_fu_935_p1(10)
    );
\x_reg_1588[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(1),
      I5 => p_assign_2_fu_897_p2(2),
      O => tmp_123_fu_935_p1(2)
    );
\x_reg_1588[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(2),
      I5 => p_assign_2_fu_897_p2(3),
      O => tmp_123_fu_935_p1(3)
    );
\x_reg_1588[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(3),
      I5 => p_assign_2_fu_897_p2(4),
      O => tmp_123_fu_935_p1(4)
    );
\x_reg_1588[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(4),
      I5 => p_assign_2_fu_897_p2(5),
      O => tmp_123_fu_935_p1(5)
    );
\x_reg_1588[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(5),
      I5 => p_assign_2_fu_897_p2(6),
      O => tmp_123_fu_935_p1(6)
    );
\x_reg_1588[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(6),
      I5 => p_assign_2_fu_897_p2(7),
      O => tmp_123_fu_935_p1(7)
    );
\x_reg_1588[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(7),
      I5 => p_assign_2_fu_897_p2(8),
      O => tmp_123_fu_935_p1(8)
    );
\x_reg_1588[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(8),
      I5 => p_assign_2_fu_897_p2(9),
      O => tmp_123_fu_935_p1(9)
    );
\x_reg_1588_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(10),
      Q => x_reg_1588(10),
      R => '0'
    );
\x_reg_1588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(2),
      Q => x_reg_1588(2),
      R => '0'
    );
\x_reg_1588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(3),
      Q => x_reg_1588(3),
      R => '0'
    );
\x_reg_1588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(4),
      Q => x_reg_1588(4),
      R => '0'
    );
\x_reg_1588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(5),
      Q => x_reg_1588(5),
      R => '0'
    );
\x_reg_1588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(6),
      Q => x_reg_1588(6),
      R => '0'
    );
\x_reg_1588_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(7),
      Q => x_reg_1588(7),
      R => '0'
    );
\x_reg_1588_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(8),
      Q => x_reg_1588(8),
      R => '0'
    );
\x_reg_1588_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(9),
      Q => x_reg_1588(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Filter2D_canny_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_121_reg_1568_reg[0]_0\ : out STD_LOGIC;
    tmp_80_reg_1528 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_116_reg_1518 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_68_reg_1464_reg[11]_0\ : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[0]_0\ : out STD_LOGIC;
    \p_assign_6_2_reg_1500_reg[0]_0\ : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[1]_0\ : out STD_LOGIC;
    \p_assign_6_2_reg_1500_reg[11]_0\ : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_assign_6_1_reg_1482_reg[11]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_assign_7_1_reg_1495_reg[1]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_p2_i_i_reg_1574_reg[2]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[3]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[4]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[5]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[6]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[7]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[8]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[9]_0\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_start_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_V_3_reg_320_reg[10]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_assign_6_2_reg_1500_reg[10]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_assign_6_1_reg_1482_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_68_reg_1464_reg[10]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0\ : out STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_dst_data_stream_V_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    row_assign_10_2_t_fu_796_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_117_fu_787_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond388_i_reg_1553_reg[0]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \brmerge_reg_1598_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brmerge_reg_1598_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_58_reg_1435_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg_1588_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg_1588_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_61_reg_1457_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_67_fu_893_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_reg_1588_reg[10]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_1_fu_641_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_77_reg_1523_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_77_reg_1523_reg[1]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_fu_599_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_116_reg_1518_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_116_reg_1518_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_2_fu_678_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_80_reg_1528_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_80_reg_1528_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_assign_10_2_t_reg_1548_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_reg_grp_Filter2D_fu_96_ap_start : in STD_LOGIC;
    sobel_gy_data_stream_full_n : in STD_LOGIC;
    src2_data_stream_0_s_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Duplicate_U0_ap_start : in STD_LOGIC;
    \tmp_226_2_fu_693_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    exitcond389_i_fu_472_p2_carry_0 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_1 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_2 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_3 : in STD_LOGIC;
    \tmp_65_fu_880_p2_carry__0_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_116_reg_1518_reg[1]_2\ : in STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_3\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    src2_data_stream_0_s_full_n : in STD_LOGIC;
    \col_assign_3_t_reg_1611_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_10_1_t_reg_1543_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_331_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Filter2D_canny_22 : entity is "Filter2D_canny";
end base_canny_edge_0_1_Filter2D_canny_22;

architecture STRUCTURE of base_canny_edge_0_1_Filter2D_canny_22 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ImagLoc_x_reg_15620 : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \ImagLoc_x_reg_1562[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^imagloc_x_reg_1562_reg[0]_0\ : STD_LOGIC;
  signal \^imagloc_x_reg_1562_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \SRL_SIG[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_4__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_5__0_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_6_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][13]_i_7_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][3]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_4_n_0\ : STD_LOGIC;
  signal \SRL_SIG[0][7]_i_5_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][13]_i_2_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][13]_i_2_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][13]_i_2_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][3]_i_1_n_3\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_1\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_2\ : STD_LOGIC;
  signal \SRL_SIG_reg[0][7]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter10_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_reg_pp0_iter1_exitcond388_i_reg_1553 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_i_reg_1580 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter2_brmerge_reg_1598 : STD_LOGIC;
  signal \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond_i_i_reg_1584 : STD_LOGIC;
  signal ap_reg_pp0_iter3_exitcond388_i_reg_1553 : STD_LOGIC;
  signal ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter3_or_cond_i_i_reg_1584 : STD_LOGIC;
  signal ap_reg_pp0_iter3_reg_331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter4_exitcond388_i_reg_1553 : STD_LOGIC;
  signal \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter5_exitcond388_i_reg_1553 : STD_LOGIC;
  signal ap_reg_pp0_iter5_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter6_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_reg_pp0_iter7_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter8_or_cond_i_reg_1580 : STD_LOGIC;
  signal ap_reg_pp0_iter9_or_cond_i_reg_1580 : STD_LOGIC;
  signal brmerge_fu_939_p2 : STD_LOGIC;
  signal brmerge_reg_1598 : STD_LOGIC;
  signal brmerge_reg_15980 : STD_LOGIC;
  signal ce1111_out : STD_LOGIC;
  signal col_assign_3_t_reg_1611 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_assign_3_t_reg_16110 : STD_LOGIC;
  signal col_buf_0_val_0_0_fu_987_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_1635 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_0_0_reg_16350 : STD_LOGIC;
  signal col_buf_0_val_1_0_fu_1005_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_1_0_reg_1648 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_fu_1023_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal col_buf_0_val_2_0_reg_1656 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal exitcond388_i_fu_804_p2 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_n_1 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_n_2 : STD_LOGIC;
  signal exitcond388_i_fu_804_p2_carry_n_3 : STD_LOGIC;
  signal exitcond388_i_reg_1553 : STD_LOGIC;
  signal \exitcond388_i_reg_1553[0]_i_1__0_n_0\ : STD_LOGIC;
  signal exitcond389_i_fu_472_p2 : STD_LOGIC;
  signal \exitcond389_i_fu_472_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \exitcond389_i_fu_472_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \exitcond389_i_fu_472_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_n_1 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_n_2 : STD_LOGIC;
  signal exitcond389_i_fu_472_p2_carry_n_3 : STD_LOGIC;
  signal grp_Filter2D_fu_96_p_src_data_stream_V_read : STD_LOGIC;
  signal grp_fu_1216_ce : STD_LOGIC;
  signal i_V_fu_477_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal i_V_reg_1430 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \i_V_reg_1430[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \i_V_reg_1430[8]_i_1__0_n_0\ : STD_LOGIC;
  signal icmp_fu_503_p2 : STD_LOGIC;
  signal \icmp_reg_1444[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \icmp_reg_1444_reg_n_0_[0]\ : STD_LOGIC;
  signal j_V_fu_809_p2 : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal k_buf_0_val_3_ce0 : STD_LOGIC;
  signal k_buf_0_val_3_load_reg_1630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_3_load_reg_16300 : STD_LOGIC;
  signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_4_load_reg_1643 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal k_buf_0_val_5_U_n_9 : STD_LOGIC;
  signal k_buf_0_val_5_addr_reg_1624 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_cond_i_fu_867_p2 : STD_LOGIC;
  signal or_cond_i_i_reg_1584 : STD_LOGIC;
  signal or_cond_i_reg_1580 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in14_out : STD_LOGIC;
  signal p_Val2_4_0_1_reg_17010 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_106 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_107 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_108 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_109 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_110 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_111 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_112 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_113 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_114 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_115 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_116 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_117 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_118 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_119 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_120 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_121 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_122 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_123 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_124 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_125 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_126 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_127 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_128 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_129 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_130 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_131 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_132 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_133 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_134 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_135 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_136 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_137 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_138 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_139 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_140 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_141 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_142 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_143 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_144 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_145 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_146 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_147 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_148 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_149 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_150 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_151 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_152 : STD_LOGIC;
  signal p_Val2_4_0_1_reg_1701_reg_n_153 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_17160 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_100 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_101 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_102 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_103 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_104 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_105 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_95 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_96 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_97 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_98 : STD_LOGIC;
  signal p_Val2_4_0_2_reg_1716_reg_n_99 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_17310 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_106 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_107 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_108 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_109 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_110 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_111 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_112 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_113 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_114 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_115 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_116 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_117 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_118 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_119 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_120 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_121 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_122 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_123 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_124 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_125 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_126 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_127 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_128 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_129 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_130 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_131 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_132 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_133 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_134 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_135 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_136 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_137 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_138 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_139 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_140 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_141 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_142 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_143 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_144 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_145 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_146 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_147 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_148 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_149 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_150 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_151 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_152 : STD_LOGIC;
  signal p_Val2_4_1_1_reg_1731_reg_n_153 : STD_LOGIC;
  signal p_assign_2_fu_897_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \p_assign_2_fu_897_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_1\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_2\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__0_n_3\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry__1_n_3\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \p_assign_2_fu_897_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_0 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_1 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_2 : STD_LOGIC;
  signal p_assign_2_fu_897_p2_carry_n_3 : STD_LOGIC;
  signal p_assign_6_1_fu_546_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \^p_assign_6_1_reg_1482_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_assign_6_1_reg_1482_reg[10]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^p_assign_6_1_reg_1482_reg[11]_0\ : STD_LOGIC;
  signal \^p_assign_6_1_reg_1482_reg[1]_0\ : STD_LOGIC;
  signal p_assign_6_2_fu_566_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \p_assign_6_2_reg_1500[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \^p_assign_6_2_reg_1500_reg[0]_0\ : STD_LOGIC;
  signal \^p_assign_6_2_reg_1500_reg[10]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^p_assign_6_2_reg_1500_reg[11]_0\ : STD_LOGIC;
  signal p_assign_7_1_fu_560_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal p_assign_7_1_reg_1495 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \p_assign_7_1_reg_1495[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_1_reg_1495[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^p_assign_7_1_reg_1495_reg[1]_0\ : STD_LOGIC;
  signal p_assign_7_2_fu_580_p2 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal p_assign_7_2_reg_1513 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \p_assign_7_2_reg_1513[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_2_reg_1513[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_2_reg_1513[9]_i_1__0_n_0\ : STD_LOGIC;
  signal p_assign_7_fu_540_p2 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal p_assign_7_reg_1477 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \p_assign_7_reg_1477[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \p_assign_7_reg_1477[9]_i_1__0_n_0\ : STD_LOGIC;
  signal p_p2_i_i_fu_859_p3 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \p_p2_i_i_reg_1574[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[10]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_p2_i_i_reg_1574_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_p2_i_i_reg_1574_reg[2]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[3]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[4]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[5]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[6]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[7]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[8]_0\ : STD_LOGIC;
  signal \^p_p2_i_i_reg_1574_reg[9]_0\ : STD_LOGIC;
  signal reg_331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rev_reg_1533 : STD_LOGIC;
  signal \rev_reg_1533[0]_i_1__0_n_0\ : STD_LOGIC;
  signal right_border_buf_0_1_fu_174 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_2_fu_178 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_3_fu_182 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_4_fu_186 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_5_fu_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_border_buf_0_s_fu_170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal row_assign_10_1_t_reg_1543 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal row_assign_10_1_t_reg_15430 : STD_LOGIC;
  signal row_assign_10_2_t_reg_1548 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_kernel_win_0_va_16_reg_1686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_1_fu_1500 : STD_LOGIC;
  signal src_kernel_win_0_va_2_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_4_fu_162 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\ : STD_LOGIC;
  signal src_kernel_win_0_va_6_fu_1074_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_6_reg_1664 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_fu_1088_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_7_reg_1670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_8_fu_1102_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_kernel_win_0_va_9_reg_16960 : STD_LOGIC;
  signal src_kernel_win_0_va_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal t_V_3_reg_320 : STD_LOGIC;
  signal t_V_3_reg_3200 : STD_LOGIC;
  signal \t_V_3_reg_320[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \t_V_3_reg_320[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^t_v_3_reg_320_reg[10]_0\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_309 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal t_V_reg_309_0 : STD_LOGIC;
  signal tmp23_reg_17410 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_100 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_101 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_102 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_103 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_104 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_105 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_94 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_95 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_96 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_97 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_98 : STD_LOGIC;
  signal tmp23_reg_1741_reg_n_99 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_100 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_101 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_102 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_103 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_104 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_105 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_95 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_96 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_97 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_98 : STD_LOGIC;
  signal tmp24_reg_1746_reg_n_99 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_100 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_101 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_102 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_103 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_104 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_105 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_96 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_97 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_98 : STD_LOGIC;
  signal tmp25_reg_1736_reg_n_99 : STD_LOGIC;
  signal tmp_116_fu_721_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_116_reg_15180 : STD_LOGIC;
  signal tmp_117_reg_1538 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tmp_121_reg_1568[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \^tmp_121_reg_1568_reg[0]_0\ : STD_LOGIC;
  signal tmp_123_fu_935_p1 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \tmp_190_1_reg_1453[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_190_1_reg_1453[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_190_1_reg_1453_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_216_1_fu_641_p2 : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_216_1_fu_641_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_0 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_1 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_2 : STD_LOGIC;
  signal tmp_216_1_fu_641_p2_carry_n_3 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2 : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_216_2_fu_678_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_0 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_1 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_2 : STD_LOGIC;
  signal tmp_216_2_fu_678_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_226_1_fu_656_p2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_0 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_1 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_2 : STD_LOGIC;
  signal tmp_226_1_fu_656_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_226_2_fu_693_p2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_0 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_1 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_2 : STD_LOGIC;
  signal tmp_226_2_fu_693_p2_carry_n_3 : STD_LOGIC;
  signal tmp_58_fu_483_p2 : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_58_fu_483_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_0 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_1 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_2 : STD_LOGIC;
  signal tmp_58_fu_483_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_60_reg_1449[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_60_reg_1449_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_61_fu_521_p2 : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_61_fu_521_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_0 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_1 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_2 : STD_LOGIC;
  signal tmp_61_fu_521_p2_carry_n_3 : STD_LOGIC;
  signal tmp_61_reg_1457 : STD_LOGIC;
  signal tmp_65_fu_880_p2 : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_65_fu_880_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_0 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_1 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_2 : STD_LOGIC;
  signal tmp_65_fu_880_p2_carry_n_3 : STD_LOGIC;
  signal tmp_67_fu_893_p2 : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_67_fu_893_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_0 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_1 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_2 : STD_LOGIC;
  signal tmp_67_fu_893_p2_carry_n_3 : STD_LOGIC;
  signal tmp_68_fu_526_p2 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \tmp_68_reg_1464[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_68_reg_1464[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \^tmp_68_reg_1464_reg[10]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^tmp_68_reg_1464_reg[11]_0\ : STD_LOGIC;
  signal tmp_70_fu_599_p2 : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_70_fu_599_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_0 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_1 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_2 : STD_LOGIC;
  signal tmp_70_fu_599_p2_carry_n_3 : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_n_2\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry__0_n_3\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_10__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_8__0_n_0\ : STD_LOGIC;
  signal \tmp_72_fu_618_p2_carry_i_9__0_n_0\ : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_0 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_1 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_2 : STD_LOGIC;
  signal tmp_72_fu_618_p2_carry_n_3 : STD_LOGIC;
  signal tmp_77_fu_745_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_80_fu_769_p3 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ult_reg_1439 : STD_LOGIC;
  signal x_reg_1588 : STD_LOGIC_VECTOR ( 10 downto 2 );
  signal \NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp23_reg_1741_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp24_reg_1746_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 11 );
  signal NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp25_reg_1736_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 10 );
  signal NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[0]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[10]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[3]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[4]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[6]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[7]_i_1__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ImagLoc_x_reg_1562[8]_i_2__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__0\ : label is "soft_lutpair46";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][13]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \SRL_SIG_reg[0][7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__5\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair85";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0\ : label is "soft_lutpair70";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3\ : label is "inst/\Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg ";
  attribute srl_name : string;
  attribute srl_name of \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3\ : label is "inst/\Sobel_1_U0/grp_Filter2D_fu_96/ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3 ";
  attribute SOFT_HLUTNM of \brmerge_reg_1598[0]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \exitcond388_i_reg_1553[0]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \i_V_reg_1430[1]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i_V_reg_1430[2]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \i_V_reg_1430[3]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_V_reg_1430[4]_i_1__0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \i_V_reg_1430[6]_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \i_V_reg_1430[8]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \i_V_reg_1430[9]_i_1__0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \icmp_reg_1444[0]_i_2__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \or_cond_i_i_reg_1584[0]_i_2__0\ : label is "soft_lutpair93";
  attribute ADDER_THRESHOLD of p_assign_2_fu_897_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \p_assign_2_fu_897_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \p_assign_2_fu_897_p2_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[2]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[3]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[4]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[5]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[8]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_assign_6_1_reg_1482[9]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[10]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[10]_i_2__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[11]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[2]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[3]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[4]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[7]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_assign_6_2_reg_1500[8]_i_1__0\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[10]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[11]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[1]_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[4]_i_1__0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[7]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \p_assign_7_1_reg_1495[8]_i_1__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[10]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[11]_i_1__0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[3]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[4]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[5]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[6]_i_1__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \p_assign_7_2_reg_1513[9]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[2]_i_1__0\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[3]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[4]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[5]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[8]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \p_assign_7_reg_1477[9]_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \p_p2_i_i_reg_1574[10]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[1]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[2]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[3]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[4]_i_1__0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[7]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[8]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \t_V_3_reg_320[9]_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \tmp_121_reg_1568[0]_i_3__0\ : label is "soft_lutpair74";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of tmp_216_1_fu_641_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_216_1_fu_641_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_216_2_fu_678_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_216_2_fu_678_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_226_1_fu_656_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_226_1_fu_656_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry__0_i_5__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry__0_i_6__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry_i_10__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry_i_11__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry_i_12__0\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry_i_13__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry_i_14__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \tmp_226_1_fu_656_p2_carry_i_9__0\ : label is "soft_lutpair65";
  attribute COMPARATOR_THRESHOLD of tmp_226_2_fu_693_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_226_2_fu_693_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry__0_i_5__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry__0_i_6__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry_i_10__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry_i_11__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry_i_12__0\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry_i_13__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry_i_14__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_226_2_fu_693_p2_carry_i_9__0\ : label is "soft_lutpair64";
  attribute COMPARATOR_THRESHOLD of tmp_58_fu_483_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_58_fu_483_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_61_fu_521_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_61_fu_521_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_65_fu_880_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_65_fu_880_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_67_fu_893_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_67_fu_893_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[10]_i_2__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[2]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[3]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[4]_i_1__0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[7]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \tmp_68_reg_1464[8]_i_1__0\ : label is "soft_lutpair48";
  attribute COMPARATOR_THRESHOLD of tmp_70_fu_599_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_70_fu_599_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of tmp_72_fu_618_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_72_fu_618_p2_carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry__0_i_5__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry__0_i_6__0\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry_i_10__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry_i_11__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry_i_12__0\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry_i_13__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry_i_14__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_72_fu_618_p2_carry_i_9__0\ : label is "soft_lutpair66";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \ImagLoc_x_reg_1562_reg[0]_0\ <= \^imagloc_x_reg_1562_reg[0]_0\;
  \ImagLoc_x_reg_1562_reg[10]_0\(9 downto 0) <= \^imagloc_x_reg_1562_reg[10]_0\(9 downto 0);
  Q(9 downto 0) <= \^q\(9 downto 0);
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  \p_assign_6_1_reg_1482_reg[0]_0\(0) <= \^p_assign_6_1_reg_1482_reg[0]_0\(0);
  \p_assign_6_1_reg_1482_reg[10]_0\(8 downto 0) <= \^p_assign_6_1_reg_1482_reg[10]_0\(8 downto 0);
  \p_assign_6_1_reg_1482_reg[11]_0\ <= \^p_assign_6_1_reg_1482_reg[11]_0\;
  \p_assign_6_1_reg_1482_reg[1]_0\ <= \^p_assign_6_1_reg_1482_reg[1]_0\;
  \p_assign_6_2_reg_1500_reg[0]_0\ <= \^p_assign_6_2_reg_1500_reg[0]_0\;
  \p_assign_6_2_reg_1500_reg[10]_0\(9 downto 0) <= \^p_assign_6_2_reg_1500_reg[10]_0\(9 downto 0);
  \p_assign_6_2_reg_1500_reg[11]_0\ <= \^p_assign_6_2_reg_1500_reg[11]_0\;
  \p_assign_7_1_reg_1495_reg[1]_0\ <= \^p_assign_7_1_reg_1495_reg[1]_0\;
  \p_p2_i_i_reg_1574_reg[10]_0\(0) <= \^p_p2_i_i_reg_1574_reg[10]_0\(0);
  \p_p2_i_i_reg_1574_reg[1]_0\(0) <= \^p_p2_i_i_reg_1574_reg[1]_0\(0);
  \p_p2_i_i_reg_1574_reg[2]_0\ <= \^p_p2_i_i_reg_1574_reg[2]_0\;
  \p_p2_i_i_reg_1574_reg[3]_0\ <= \^p_p2_i_i_reg_1574_reg[3]_0\;
  \p_p2_i_i_reg_1574_reg[4]_0\ <= \^p_p2_i_i_reg_1574_reg[4]_0\;
  \p_p2_i_i_reg_1574_reg[5]_0\ <= \^p_p2_i_i_reg_1574_reg[5]_0\;
  \p_p2_i_i_reg_1574_reg[6]_0\ <= \^p_p2_i_i_reg_1574_reg[6]_0\;
  \p_p2_i_i_reg_1574_reg[7]_0\ <= \^p_p2_i_i_reg_1574_reg[7]_0\;
  \p_p2_i_i_reg_1574_reg[8]_0\ <= \^p_p2_i_i_reg_1574_reg[8]_0\;
  \p_p2_i_i_reg_1574_reg[9]_0\ <= \^p_p2_i_i_reg_1574_reg[9]_0\;
  \t_V_3_reg_320_reg[10]_0\(10 downto 0) <= \^t_v_3_reg_320_reg[10]_0\(10 downto 0);
  \tmp_121_reg_1568_reg[0]_0\ <= \^tmp_121_reg_1568_reg[0]_0\;
  \tmp_68_reg_1464_reg[10]_0\(8 downto 0) <= \^tmp_68_reg_1464_reg[10]_0\(8 downto 0);
  \tmp_68_reg_1464_reg[11]_0\ <= \^tmp_68_reg_1464_reg[11]_0\;
\ImagLoc_x_reg_1562[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[0]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(10),
      I1 => \^t_v_3_reg_320_reg[10]_0\(9),
      I2 => \ImagLoc_x_reg_1562[10]_i_2__0_n_0\,
      O => \ImagLoc_x_reg_1562[10]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \^t_v_3_reg_320_reg[10]_0\(5),
      I2 => \ImagLoc_x_reg_1562[8]_i_2__0_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(6),
      I4 => \^t_v_3_reg_320_reg[10]_0\(0),
      I5 => \^t_v_3_reg_320_reg[10]_0\(8),
      O => \ImagLoc_x_reg_1562[10]_i_2__0_n_0\
    );
\ImagLoc_x_reg_1562[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(1),
      I1 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[1]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(2),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[2]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(3),
      I1 => \^t_v_3_reg_320_reg[10]_0\(0),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(2),
      O => \ImagLoc_x_reg_1562[3]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(4),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(0),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      O => \ImagLoc_x_reg_1562[4]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(5),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(4),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      I5 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[5]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(6),
      I1 => \ImagLoc_x_reg_1562[7]_i_2__0_n_0\,
      O => \ImagLoc_x_reg_1562[6]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \ImagLoc_x_reg_1562[7]_i_2__0_n_0\,
      I2 => \^t_v_3_reg_320_reg[10]_0\(6),
      O => \ImagLoc_x_reg_1562[7]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(5),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(4),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      I5 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[7]_i_2__0_n_0\
    );
\ImagLoc_x_reg_1562[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(8),
      I1 => \^t_v_3_reg_320_reg[10]_0\(7),
      I2 => \^t_v_3_reg_320_reg[10]_0\(5),
      I3 => \ImagLoc_x_reg_1562[8]_i_2__0_n_0\,
      I4 => \^t_v_3_reg_320_reg[10]_0\(6),
      I5 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \ImagLoc_x_reg_1562[8]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562[8]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(2),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      I2 => \^t_v_3_reg_320_reg[10]_0\(4),
      I3 => \^t_v_3_reg_320_reg[10]_0\(3),
      O => \ImagLoc_x_reg_1562[8]_i_2__0_n_0\
    );
\ImagLoc_x_reg_1562[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(9),
      I1 => \ImagLoc_x_reg_1562[10]_i_2__0_n_0\,
      O => \ImagLoc_x_reg_1562[9]_i_1__0_n_0\
    );
\ImagLoc_x_reg_1562_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[0]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[0]_0\,
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[10]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(9),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[1]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(0),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[2]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(1),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[3]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(2),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[4]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(3),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[5]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(4),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[6]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(5),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[7]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(6),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[8]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(7),
      R => '0'
    );
\ImagLoc_x_reg_1562_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[9]_i_1__0_n_0\,
      Q => \^imagloc_x_reg_1562_reg[10]_0\(8),
      R => '0'
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => sobel_gy_data_stream_full_n,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => ap_enable_reg_pp0_iter10_reg_n_0,
      I4 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      O => E(0)
    );
\SRL_SIG[0][13]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp23_reg_1741_reg_n_95,
      O => \SRL_SIG[0][13]_i_3_n_0\
    );
\SRL_SIG[0][13]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp23_reg_1741_reg_n_95,
      I1 => tmp23_reg_1741_reg_n_94,
      O => \SRL_SIG[0][13]_i_4__0_n_0\
    );
\SRL_SIG[0][13]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp23_reg_1741_reg_n_95,
      I1 => tmp24_reg_1746_reg_n_95,
      O => \SRL_SIG[0][13]_i_5__0_n_0\
    );
\SRL_SIG[0][13]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_96,
      I1 => tmp23_reg_1741_reg_n_96,
      O => \SRL_SIG[0][13]_i_6_n_0\
    );
\SRL_SIG[0][13]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_97,
      I1 => tmp23_reg_1741_reg_n_97,
      O => \SRL_SIG[0][13]_i_7_n_0\
    );
\SRL_SIG[0][3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_102,
      I1 => tmp23_reg_1741_reg_n_102,
      O => \SRL_SIG[0][3]_i_2_n_0\
    );
\SRL_SIG[0][3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_103,
      I1 => tmp23_reg_1741_reg_n_103,
      O => \SRL_SIG[0][3]_i_3_n_0\
    );
\SRL_SIG[0][3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_104,
      I1 => tmp23_reg_1741_reg_n_104,
      O => \SRL_SIG[0][3]_i_4_n_0\
    );
\SRL_SIG[0][3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_105,
      I1 => tmp23_reg_1741_reg_n_105,
      O => \SRL_SIG[0][3]_i_5_n_0\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_98,
      I1 => tmp23_reg_1741_reg_n_98,
      O => \SRL_SIG[0][7]_i_2_n_0\
    );
\SRL_SIG[0][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_99,
      I1 => tmp23_reg_1741_reg_n_99,
      O => \SRL_SIG[0][7]_i_3_n_0\
    );
\SRL_SIG[0][7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_100,
      I1 => tmp23_reg_1741_reg_n_100,
      O => \SRL_SIG[0][7]_i_4_n_0\
    );
\SRL_SIG[0][7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp24_reg_1746_reg_n_101,
      I1 => tmp23_reg_1741_reg_n_101,
      O => \SRL_SIG[0][7]_i_5_n_0\
    );
\SRL_SIG_reg[0][13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][7]_i_1_n_0\,
      CO(3) => \NLW_SRL_SIG_reg[0][13]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \SRL_SIG_reg[0][13]_i_2_n_1\,
      CO(1) => \SRL_SIG_reg[0][13]_i_2_n_2\,
      CO(0) => \SRL_SIG_reg[0][13]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \SRL_SIG[0][13]_i_3_n_0\,
      DI(1) => tmp24_reg_1746_reg_n_96,
      DI(0) => tmp24_reg_1746_reg_n_97,
      O(3 downto 0) => p_dst_data_stream_V_din(11 downto 8),
      S(3) => \SRL_SIG[0][13]_i_4__0_n_0\,
      S(2) => \SRL_SIG[0][13]_i_5__0_n_0\,
      S(1) => \SRL_SIG[0][13]_i_6_n_0\,
      S(0) => \SRL_SIG[0][13]_i_7_n_0\
    );
\SRL_SIG_reg[0][3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \SRL_SIG_reg[0][3]_i_1_n_0\,
      CO(2) => \SRL_SIG_reg[0][3]_i_1_n_1\,
      CO(1) => \SRL_SIG_reg[0][3]_i_1_n_2\,
      CO(0) => \SRL_SIG_reg[0][3]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp24_reg_1746_reg_n_102,
      DI(2) => tmp24_reg_1746_reg_n_103,
      DI(1) => tmp24_reg_1746_reg_n_104,
      DI(0) => tmp24_reg_1746_reg_n_105,
      O(3 downto 0) => p_dst_data_stream_V_din(3 downto 0),
      S(3) => \SRL_SIG[0][3]_i_2_n_0\,
      S(2) => \SRL_SIG[0][3]_i_3_n_0\,
      S(1) => \SRL_SIG[0][3]_i_4_n_0\,
      S(0) => \SRL_SIG[0][3]_i_5_n_0\
    );
\SRL_SIG_reg[0][7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \SRL_SIG_reg[0][3]_i_1_n_0\,
      CO(3) => \SRL_SIG_reg[0][7]_i_1_n_0\,
      CO(2) => \SRL_SIG_reg[0][7]_i_1_n_1\,
      CO(1) => \SRL_SIG_reg[0][7]_i_1_n_2\,
      CO(0) => \SRL_SIG_reg[0][7]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => tmp24_reg_1746_reg_n_98,
      DI(2) => tmp24_reg_1746_reg_n_99,
      DI(1) => tmp24_reg_1746_reg_n_100,
      DI(0) => tmp24_reg_1746_reg_n_101,
      O(3 downto 0) => p_dst_data_stream_V_din(7 downto 4),
      S(3) => \SRL_SIG[0][7]_i_2_n_0\,
      S(2) => \SRL_SIG[0][7]_i_3_n_0\,
      S(1) => \SRL_SIG[0][7]_i_4_n_0\,
      S(0) => \SRL_SIG[0][7]_i_5_n_0\
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04AE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]_1\(0),
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => \ap_CS_fsm[1]_i_2__2_n_0\,
      I3 => Duplicate_U0_ap_start,
      O => int_ap_start_reg(0)
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I2 => ap_CS_fsm_state2,
      I3 => exitcond389_i_fu_472_p2,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACF"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \ap_CS_fsm[1]_i_2__2_n_0\,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => \ap_CS_fsm_reg[1]_1\(0),
      O => int_ap_start_reg(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7077"
    )
        port map (
      I0 => exitcond389_i_fu_472_p2,
      I1 => ap_CS_fsm_state2,
      I2 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_CS_fsm[1]_i_2__2_n_0\
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => exitcond389_i_fu_472_p2,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \ap_CS_fsm[5]_i_2__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[5]_i_2__1_n_0\,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010555500100010"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => ap_enable_reg_pp0_iter10_reg_n_0,
      O => \ap_CS_fsm[5]_i_2__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => exitcond388_i_fu_804_p2,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter10_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_enable_reg_pp0_iter10_reg_n_0,
      I2 => k_buf_0_val_5_U_n_9,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter10_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter10_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter10_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter4_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_enable_reg_pp0_iter4_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
\ap_reg_grp_Filter2D_fu_96_ap_start_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F000"
    )
        port map (
      I0 => exitcond389_i_fu_472_p2,
      I1 => ap_CS_fsm_state2,
      I2 => Duplicate_U0_ap_start,
      I3 => \ap_CS_fsm_reg[1]_1\(0),
      I4 => ap_reg_grp_Filter2D_fu_96_ap_start,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => exitcond388_i_reg_1553,
      I3 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      O => \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0_n_0\
    );
\ap_reg_pp0_iter1_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond388_i_reg_1553[0]_i_1__0_n_0\,
      Q => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => or_cond_i_reg_1580,
      I3 => ap_reg_pp0_iter1_or_cond_i_reg_1580,
      O => \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0_n_0\
    );
\ap_reg_pp0_iter1_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_or_cond_i_reg_1580[0]_i_1__0_n_0\,
      Q => ap_reg_pp0_iter1_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter2_brmerge_reg_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => brmerge_reg_1598,
      Q => ap_reg_pp0_iter2_brmerge_reg_1598,
      R => '0'
    );
\ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      Q => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond_i_i_reg_1584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => or_cond_i_i_reg_1584,
      Q => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      R => '0'
    );
\ap_reg_pp0_iter3_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      Q => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(0),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(0),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(10),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(10),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(1),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(1),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(2),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(2),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(3),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(3),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(4),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(4),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(5),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(5),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(6),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(6),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(7),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(7),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(8),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(8),
      R => '0'
    );
\ap_reg_pp0_iter3_k_buf_0_val_4_addr_reg_1618_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => k_buf_0_val_5_addr_reg_1624(9),
      Q => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(9),
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond_i_i_reg_1584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      Q => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(0),
      Q => ap_reg_pp0_iter3_reg_331(0),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(1),
      Q => ap_reg_pp0_iter3_reg_331(1),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(2),
      Q => ap_reg_pp0_iter3_reg_331(2),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(3),
      Q => ap_reg_pp0_iter3_reg_331(3),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(4),
      Q => ap_reg_pp0_iter3_reg_331(4),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(5),
      Q => ap_reg_pp0_iter3_reg_331(5),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(6),
      Q => ap_reg_pp0_iter3_reg_331(6),
      R => '0'
    );
\ap_reg_pp0_iter3_reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => reg_331(7),
      Q => ap_reg_pp0_iter3_reg_331(7),
      R => '0'
    );
\ap_reg_pp0_iter4_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      Q => ap_reg_pp0_iter4_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => ap_reg_pp0_iter1_or_cond_i_reg_1580,
      Q => \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0\
    );
\ap_reg_pp0_iter5_exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter4_exitcond388_i_reg_1553,
      Q => ap_reg_pp0_iter5_exitcond388_i_reg_1553,
      R => '0'
    );
\ap_reg_pp0_iter5_or_cond_i_reg_1580_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \ap_reg_pp0_iter4_or_cond_i_reg_1580_reg[0]_srl3_n_0\,
      Q => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_16_reg_1686(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(7),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_reg_1664(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(7),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(0),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(0),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(1),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(1),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(2),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(2),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(3),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(3),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(4),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(4),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(5),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(5),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(6),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(6),
      R => '0'
    );
\ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_reg_1670(7),
      Q => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(7),
      R => '0'
    );
\ap_reg_pp0_iter6_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter6_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(0),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(0),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(1),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(1),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(2),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(2),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(3),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(3),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(4),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(4),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(5),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(5),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(6),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(6),
      R => '0'
    );
\ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(7),
      Q => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(7),
      R => '0'
    );
\ap_reg_pp0_iter7_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter6_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter7_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter8_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter7_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter8_or_cond_i_reg_1580,
      R => '0'
    );
\ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter8_or_cond_i_reg_1580,
      Q => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      R => '0'
    );
\brmerge_reg_1598[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => tmp_65_fu_880_p2,
      I1 => rev_reg_1533,
      O => brmerge_fu_939_p2
    );
\brmerge_reg_1598_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => brmerge_fu_939_p2,
      Q => brmerge_reg_1598,
      R => '0'
    );
\col_assign_3_t_reg_1611[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      I1 => k_buf_0_val_5_U_n_9,
      O => col_assign_3_t_reg_16110
    );
\col_assign_3_t_reg_1611_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \col_assign_3_t_reg_1611_reg[1]_0\(0),
      Q => col_assign_3_t_reg_1611(0),
      R => '0'
    );
\col_assign_3_t_reg_1611_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \col_assign_3_t_reg_1611_reg[1]_0\(1),
      Q => col_assign_3_t_reg_1611(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(0),
      Q => col_buf_0_val_0_0_reg_1635(0),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(1),
      Q => col_buf_0_val_0_0_reg_1635(1),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(2),
      Q => col_buf_0_val_0_0_reg_1635(2),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(3),
      Q => col_buf_0_val_0_0_reg_1635(3),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(4),
      Q => col_buf_0_val_0_0_reg_1635(4),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(5),
      Q => col_buf_0_val_0_0_reg_1635(5),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(6),
      Q => col_buf_0_val_0_0_reg_1635(6),
      R => '0'
    );
\col_buf_0_val_0_0_reg_1635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_0_0_fu_987_p3(7),
      Q => col_buf_0_val_0_0_reg_1635(7),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      O => col_buf_0_val_0_0_reg_16350
    );
\col_buf_0_val_1_0_reg_1648_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(0),
      Q => col_buf_0_val_1_0_reg_1648(0),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(1),
      Q => col_buf_0_val_1_0_reg_1648(1),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(2),
      Q => col_buf_0_val_1_0_reg_1648(2),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(3),
      Q => col_buf_0_val_1_0_reg_1648(3),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(4),
      Q => col_buf_0_val_1_0_reg_1648(4),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(5),
      Q => col_buf_0_val_1_0_reg_1648(5),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(6),
      Q => col_buf_0_val_1_0_reg_1648(6),
      R => '0'
    );
\col_buf_0_val_1_0_reg_1648_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_1_0_fu_1005_p3(7),
      Q => col_buf_0_val_1_0_reg_1648(7),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(0),
      Q => col_buf_0_val_2_0_reg_1656(0),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(1),
      Q => col_buf_0_val_2_0_reg_1656(1),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(2),
      Q => col_buf_0_val_2_0_reg_1656(2),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(3),
      Q => col_buf_0_val_2_0_reg_1656(3),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(4),
      Q => col_buf_0_val_2_0_reg_1656(4),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(5),
      Q => col_buf_0_val_2_0_reg_1656(5),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(6),
      Q => col_buf_0_val_2_0_reg_1656(6),
      R => '0'
    );
\col_buf_0_val_2_0_reg_1656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_buf_0_val_0_0_reg_16350,
      D => col_buf_0_val_2_0_fu_1023_p3(7),
      Q => col_buf_0_val_2_0_reg_1656(7),
      R => '0'
    );
exitcond388_i_fu_804_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond388_i_fu_804_p2,
      CO(2) => exitcond388_i_fu_804_p2_carry_n_1,
      CO(1) => exitcond388_i_fu_804_p2_carry_n_2,
      CO(0) => exitcond388_i_fu_804_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond388_i_fu_804_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => \exitcond388_i_reg_1553_reg[0]_0\(3 downto 0)
    );
\exitcond388_i_reg_1553[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => exitcond388_i_fu_804_p2,
      I3 => exitcond388_i_reg_1553,
      O => \exitcond388_i_reg_1553[0]_i_1__0_n_0\
    );
\exitcond388_i_reg_1553_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond388_i_reg_1553[0]_i_1__0_n_0\,
      Q => exitcond388_i_reg_1553,
      R => '0'
    );
exitcond389_i_fu_472_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => exitcond389_i_fu_472_p2,
      CO(2) => exitcond389_i_fu_472_p2_carry_n_1,
      CO(1) => exitcond389_i_fu_472_p2_carry_n_2,
      CO(0) => exitcond389_i_fu_472_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_exitcond389_i_fu_472_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => S(1),
      S(2) => \exitcond389_i_fu_472_p2_carry_i_2__0_n_0\,
      S(1) => \exitcond389_i_fu_472_p2_carry_i_3__0_n_0\,
      S(0) => S(0)
    );
\exitcond389_i_fu_472_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => \^q\(7),
      I1 => exitcond389_i_fu_472_p2_carry_1,
      I2 => t_V_reg_309(8),
      I3 => exitcond389_i_fu_472_p2_carry_2,
      I4 => exitcond389_i_fu_472_p2_carry_3,
      I5 => \^q\(6),
      O => \exitcond389_i_fu_472_p2_carry_i_2__0_n_0\
    );
\exitcond389_i_fu_472_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8148000020120400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I2 => exitcond389_i_fu_472_p2_carry_0,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I4 => \exitcond389_i_fu_472_p2_carry_i_5__0_n_0\,
      I5 => \^q\(4),
      O => \exitcond389_i_fu_472_p2_carry_i_3__0_n_0\
    );
\exitcond389_i_fu_472_p2_carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      O => \exitcond389_i_fu_472_p2_carry_i_5__0_n_0\
    );
\i_V_reg_1430[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_V_fu_477_p2(0)
    );
\i_V_reg_1430[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(8),
      I2 => t_V_reg_309(8),
      I3 => \^q\(7),
      I4 => \i_V_reg_1430[10]_i_2__0_n_0\,
      I5 => \^q\(6),
      O => i_V_fu_477_p2(10)
    );
\i_V_reg_1430[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(5),
      O => \i_V_reg_1430[10]_i_2__0_n_0\
    );
\i_V_reg_1430[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => i_V_fu_477_p2(1)
    );
\i_V_reg_1430[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \i_V_reg_1430[2]_i_1__0_n_0\
    );
\i_V_reg_1430[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => i_V_fu_477_p2(3)
    );
\i_V_reg_1430[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      O => \i_V_reg_1430[4]_i_1__0_n_0\
    );
\i_V_reg_1430[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \i_V_reg_1430[5]_i_1__0_n_0\
    );
\i_V_reg_1430[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \i_V_reg_1430[6]_i_2__0_n_0\,
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \i_V_reg_1430[6]_i_1__0_n_0\
    );
\i_V_reg_1430[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \i_V_reg_1430[6]_i_2__0_n_0\
    );
\i_V_reg_1430[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \i_V_reg_1430[10]_i_2__0_n_0\,
      O => \i_V_reg_1430[7]_i_1__0_n_0\
    );
\i_V_reg_1430[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \^q\(7),
      I2 => \i_V_reg_1430[10]_i_2__0_n_0\,
      I3 => \^q\(6),
      O => \i_V_reg_1430[8]_i_1__0_n_0\
    );
\i_V_reg_1430[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \i_V_reg_1430[10]_i_2__0_n_0\,
      I3 => \^q\(7),
      I4 => t_V_reg_309(8),
      O => i_V_fu_477_p2(9)
    );
\i_V_reg_1430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(0),
      Q => i_V_reg_1430(0),
      R => '0'
    );
\i_V_reg_1430_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(10),
      Q => i_V_reg_1430(10),
      R => '0'
    );
\i_V_reg_1430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(1),
      Q => i_V_reg_1430(1),
      R => '0'
    );
\i_V_reg_1430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[2]_i_1__0_n_0\,
      Q => i_V_reg_1430(2),
      R => '0'
    );
\i_V_reg_1430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(3),
      Q => i_V_reg_1430(3),
      R => '0'
    );
\i_V_reg_1430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[4]_i_1__0_n_0\,
      Q => i_V_reg_1430(4),
      R => '0'
    );
\i_V_reg_1430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[5]_i_1__0_n_0\,
      Q => i_V_reg_1430(5),
      R => '0'
    );
\i_V_reg_1430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[6]_i_1__0_n_0\,
      Q => i_V_reg_1430(6),
      R => '0'
    );
\i_V_reg_1430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[7]_i_1__0_n_0\,
      Q => i_V_reg_1430(7),
      R => '0'
    );
\i_V_reg_1430_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \i_V_reg_1430[8]_i_1__0_n_0\,
      Q => i_V_reg_1430(8),
      R => '0'
    );
\i_V_reg_1430_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_477_p2(9),
      Q => i_V_reg_1430(9),
      R => '0'
    );
\icmp_reg_1444[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      I5 => \^q\(1),
      O => icmp_fu_503_p2
    );
\icmp_reg_1444[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => \icmp_reg_1444[0]_i_2__0_n_0\
    );
\icmp_reg_1444_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => icmp_fu_503_p2,
      Q => \icmp_reg_1444_reg_n_0_[0]\,
      R => '0'
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00404040"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => \ap_CS_fsm_reg[1]_1\(1),
      I2 => src2_data_stream_0_s_empty_n,
      I3 => Duplicate_U0_src_data_stream_V_read,
      I4 => src2_data_stream_0_s_full_n,
      O => mOutPtr110_out
    );
k_buf_0_val_3_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_23
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1588(10 downto 2),
      ADDRBWRADDR(1 downto 0) => \^d\(1 downto 0),
      D(7 downto 0) => k_buf_0_val_3_q0(7 downto 0),
      E(0) => k_buf_0_val_3_load_reg_16300,
      Q(10 downto 0) => k_buf_0_val_5_addr_reg_1624(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_reg_pp0_iter2_or_cond_i_i_reg_1584 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      \k_buf_0_val_4_load_reg_1643_reg[0]\ => k_buf_0_val_5_U_n_9,
      \k_buf_0_val_4_load_reg_1643_reg[0]_0\ => \ap_reg_pp0_iter2_exitcond388_i_reg_1553_reg_n_0_[0]\,
      ram_reg(7 downto 0) => reg_331(7 downto 0),
      ram_reg_0 => \tmp_60_reg_1449_reg_n_0_[0]\,
      ram_reg_1 => \icmp_reg_1444_reg_n_0_[0]\,
      ult_reg_1439 => ult_reg_1439
    );
\k_buf_0_val_3_addr_reg_1605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \^d\(0),
      Q => k_buf_0_val_5_addr_reg_1624(0),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(10),
      Q => k_buf_0_val_5_addr_reg_1624(10),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => \^d\(1),
      Q => k_buf_0_val_5_addr_reg_1624(1),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(2),
      Q => k_buf_0_val_5_addr_reg_1624(2),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(3),
      Q => k_buf_0_val_5_addr_reg_1624(3),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(4),
      Q => k_buf_0_val_5_addr_reg_1624(4),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(5),
      Q => k_buf_0_val_5_addr_reg_1624(5),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(6),
      Q => k_buf_0_val_5_addr_reg_1624(6),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(7),
      Q => k_buf_0_val_5_addr_reg_1624(7),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(8),
      Q => k_buf_0_val_5_addr_reg_1624(8),
      R => '0'
    );
\k_buf_0_val_3_addr_reg_1605_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => col_assign_3_t_reg_16110,
      D => x_reg_1588(9),
      Q => k_buf_0_val_5_addr_reg_1624(9),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(0),
      Q => k_buf_0_val_3_load_reg_1630(0),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(1),
      Q => k_buf_0_val_3_load_reg_1630(1),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(2),
      Q => k_buf_0_val_3_load_reg_1630(2),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(3),
      Q => k_buf_0_val_3_load_reg_1630(3),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(4),
      Q => k_buf_0_val_3_load_reg_1630(4),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(5),
      Q => k_buf_0_val_3_load_reg_1630(5),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(6),
      Q => k_buf_0_val_3_load_reg_1630(6),
      R => '0'
    );
\k_buf_0_val_3_load_reg_1630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_3_q0(7),
      Q => k_buf_0_val_3_load_reg_1630(7),
      R => '0'
    );
k_buf_0_val_4_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_24
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1588(10 downto 2),
      ADDRBWRADDR(1 downto 0) => \^d\(1 downto 0),
      D(7 downto 0) => k_buf_0_val_4_q0(7 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      ram_reg => \tmp_190_1_reg_1453_reg_n_0_[0]\,
      ram_reg_0 => \icmp_reg_1444_reg_n_0_[0]\,
      ram_reg_1 => k_buf_0_val_5_U_n_9,
      ram_reg_2(7 downto 0) => k_buf_0_val_3_load_reg_1630(7 downto 0),
      ram_reg_3(7 downto 0) => ap_reg_pp0_iter3_reg_331(7 downto 0),
      ult_reg_1439 => ult_reg_1439
    );
\k_buf_0_val_4_load_reg_1643_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(0),
      Q => k_buf_0_val_4_load_reg_1643(0),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(1),
      Q => k_buf_0_val_4_load_reg_1643(1),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(2),
      Q => k_buf_0_val_4_load_reg_1643(2),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(3),
      Q => k_buf_0_val_4_load_reg_1643(3),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(4),
      Q => k_buf_0_val_4_load_reg_1643(4),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(5),
      Q => k_buf_0_val_4_load_reg_1643(5),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(6),
      Q => k_buf_0_val_4_load_reg_1643(6),
      R => '0'
    );
\k_buf_0_val_4_load_reg_1643_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => k_buf_0_val_3_load_reg_16300,
      D => k_buf_0_val_4_q0(7),
      Q => k_buf_0_val_4_load_reg_1643(7),
      R => '0'
    );
k_buf_0_val_5_U: entity work.base_canny_edge_0_1_Filter2D_k_buf_0_cud_25
     port map (
      ADDRBWRADDR(10 downto 2) => x_reg_1588(10 downto 2),
      ADDRBWRADDR(1 downto 0) => \^d\(1 downto 0),
      DOBDO(7 downto 0) => k_buf_0_val_5_q0(7 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter3_k_buf_0_val_5_addr_reg_1624(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter10_reg => k_buf_0_val_5_U_n_9,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_reg_pp0_iter1_exitcond388_i_reg_1553 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      ap_reg_pp0_iter3_or_cond_i_i_reg_1584 => ap_reg_pp0_iter3_or_cond_i_i_reg_1584,
      ap_reg_pp0_iter9_or_cond_i_reg_1580 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      k_buf_0_val_3_ce0 => k_buf_0_val_3_ce0,
      or_cond_i_i_reg_1584 => or_cond_i_i_reg_1584,
      ram_reg => \tmp_60_reg_1449_reg_n_0_[0]\,
      ram_reg_0 => \icmp_reg_1444_reg_n_0_[0]\,
      ram_reg_1 => ap_enable_reg_pp0_iter10_reg_n_0,
      ram_reg_2(7 downto 0) => k_buf_0_val_4_load_reg_1643(7 downto 0),
      ram_reg_3(7 downto 0) => ap_reg_pp0_iter3_reg_331(7 downto 0),
      sobel_gy_data_stream_full_n => sobel_gy_data_stream_full_n,
      src2_data_stream_0_s_empty_n => src2_data_stream_0_s_empty_n,
      ult_reg_1439 => ult_reg_1439
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => ap_reg_pp0_iter9_or_cond_i_reg_1580,
      I1 => ap_enable_reg_pp0_iter10_reg_n_0,
      I2 => \ap_CS_fsm_reg[1]_1\(1),
      I3 => k_buf_0_val_5_U_n_9,
      I4 => sobel_gy_data_stream_full_n,
      O => \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0\
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFDFFFDFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      I3 => or_cond_i_i_reg_1584,
      I4 => ult_reg_1439,
      I5 => \icmp_reg_1444_reg_n_0_[0]\,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\or_cond_i_i_reg_1584[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => exitcond388_i_reg_1553,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => k_buf_0_val_5_U_n_9,
      O => brmerge_reg_15980
    );
\or_cond_i_i_reg_1584[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_65_fu_880_p2,
      I1 => \^tmp_121_reg_1568_reg[0]_0\,
      O => p_0_in14_out
    );
\or_cond_i_i_reg_1584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => p_0_in14_out,
      Q => or_cond_i_i_reg_1584,
      R => '0'
    );
\or_cond_i_reg_1580[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \icmp_reg_1444_reg_n_0_[0]\,
      I1 => \^t_v_3_reg_320_reg[10]_0\(8),
      I2 => \^t_v_3_reg_320_reg[10]_0\(10),
      I3 => \^t_v_3_reg_320_reg[10]_0\(9),
      I4 => \tmp_121_reg_1568[0]_i_3__0_n_0\,
      O => or_cond_i_fu_867_p2
    );
\or_cond_i_reg_1580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => or_cond_i_fu_867_p2,
      Q => or_cond_i_reg_1580,
      R => '0'
    );
p_Val2_4_0_1_reg_1701_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_8_fu_1102_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0001",
      B(17 downto 0) => B"111111111111111110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7 downto 0) => ap_reg_pp0_iter5_src_kernel_win_0_va_16_reg_1686(7 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_4_0_1_reg_1701_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '1',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => src_kernel_win_0_va_1_fu_1500,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_0_1_reg_17010,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_4_0_1_reg_1701_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_4_0_1_reg_1701_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_Val2_4_0_1_reg_1701_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_4_0_1_reg_1701_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => p_Val2_4_0_1_reg_1701_reg_n_106,
      PCOUT(46) => p_Val2_4_0_1_reg_1701_reg_n_107,
      PCOUT(45) => p_Val2_4_0_1_reg_1701_reg_n_108,
      PCOUT(44) => p_Val2_4_0_1_reg_1701_reg_n_109,
      PCOUT(43) => p_Val2_4_0_1_reg_1701_reg_n_110,
      PCOUT(42) => p_Val2_4_0_1_reg_1701_reg_n_111,
      PCOUT(41) => p_Val2_4_0_1_reg_1701_reg_n_112,
      PCOUT(40) => p_Val2_4_0_1_reg_1701_reg_n_113,
      PCOUT(39) => p_Val2_4_0_1_reg_1701_reg_n_114,
      PCOUT(38) => p_Val2_4_0_1_reg_1701_reg_n_115,
      PCOUT(37) => p_Val2_4_0_1_reg_1701_reg_n_116,
      PCOUT(36) => p_Val2_4_0_1_reg_1701_reg_n_117,
      PCOUT(35) => p_Val2_4_0_1_reg_1701_reg_n_118,
      PCOUT(34) => p_Val2_4_0_1_reg_1701_reg_n_119,
      PCOUT(33) => p_Val2_4_0_1_reg_1701_reg_n_120,
      PCOUT(32) => p_Val2_4_0_1_reg_1701_reg_n_121,
      PCOUT(31) => p_Val2_4_0_1_reg_1701_reg_n_122,
      PCOUT(30) => p_Val2_4_0_1_reg_1701_reg_n_123,
      PCOUT(29) => p_Val2_4_0_1_reg_1701_reg_n_124,
      PCOUT(28) => p_Val2_4_0_1_reg_1701_reg_n_125,
      PCOUT(27) => p_Val2_4_0_1_reg_1701_reg_n_126,
      PCOUT(26) => p_Val2_4_0_1_reg_1701_reg_n_127,
      PCOUT(25) => p_Val2_4_0_1_reg_1701_reg_n_128,
      PCOUT(24) => p_Val2_4_0_1_reg_1701_reg_n_129,
      PCOUT(23) => p_Val2_4_0_1_reg_1701_reg_n_130,
      PCOUT(22) => p_Val2_4_0_1_reg_1701_reg_n_131,
      PCOUT(21) => p_Val2_4_0_1_reg_1701_reg_n_132,
      PCOUT(20) => p_Val2_4_0_1_reg_1701_reg_n_133,
      PCOUT(19) => p_Val2_4_0_1_reg_1701_reg_n_134,
      PCOUT(18) => p_Val2_4_0_1_reg_1701_reg_n_135,
      PCOUT(17) => p_Val2_4_0_1_reg_1701_reg_n_136,
      PCOUT(16) => p_Val2_4_0_1_reg_1701_reg_n_137,
      PCOUT(15) => p_Val2_4_0_1_reg_1701_reg_n_138,
      PCOUT(14) => p_Val2_4_0_1_reg_1701_reg_n_139,
      PCOUT(13) => p_Val2_4_0_1_reg_1701_reg_n_140,
      PCOUT(12) => p_Val2_4_0_1_reg_1701_reg_n_141,
      PCOUT(11) => p_Val2_4_0_1_reg_1701_reg_n_142,
      PCOUT(10) => p_Val2_4_0_1_reg_1701_reg_n_143,
      PCOUT(9) => p_Val2_4_0_1_reg_1701_reg_n_144,
      PCOUT(8) => p_Val2_4_0_1_reg_1701_reg_n_145,
      PCOUT(7) => p_Val2_4_0_1_reg_1701_reg_n_146,
      PCOUT(6) => p_Val2_4_0_1_reg_1701_reg_n_147,
      PCOUT(5) => p_Val2_4_0_1_reg_1701_reg_n_148,
      PCOUT(4) => p_Val2_4_0_1_reg_1701_reg_n_149,
      PCOUT(3) => p_Val2_4_0_1_reg_1701_reg_n_150,
      PCOUT(2) => p_Val2_4_0_1_reg_1701_reg_n_151,
      PCOUT(1) => p_Val2_4_0_1_reg_1701_reg_n_152,
      PCOUT(0) => p_Val2_4_0_1_reg_1701_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_4_0_1_reg_1701_reg_UNDERFLOW_UNCONNECTED
    );
\p_Val2_4_0_1_reg_1701_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => k_buf_0_val_5_U_n_9,
      O => grp_fu_1216_ce
    );
\p_Val2_4_0_1_reg_1701_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter5_exitcond388_i_reg_1553,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => k_buf_0_val_5_U_n_9,
      O => src_kernel_win_0_va_1_fu_1500
    );
\p_Val2_4_0_1_reg_1701_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => k_buf_0_val_5_U_n_9,
      O => p_Val2_4_0_1_reg_17010
    );
p_Val2_4_0_2_reg_1716_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_8_fu_1102_p3(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"111111111111111111",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_4_0_2_reg_1716_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_0_2_reg_17160,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_4_0_2_reg_1716_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_p_Val2_4_0_2_reg_1716_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_p_Val2_4_0_2_reg_1716_reg_P_UNCONNECTED(47 downto 11),
      P(10) => p_Val2_4_0_2_reg_1716_reg_n_95,
      P(9) => p_Val2_4_0_2_reg_1716_reg_n_96,
      P(8) => p_Val2_4_0_2_reg_1716_reg_n_97,
      P(7) => p_Val2_4_0_2_reg_1716_reg_n_98,
      P(6) => p_Val2_4_0_2_reg_1716_reg_n_99,
      P(5) => p_Val2_4_0_2_reg_1716_reg_n_100,
      P(4) => p_Val2_4_0_2_reg_1716_reg_n_101,
      P(3) => p_Val2_4_0_2_reg_1716_reg_n_102,
      P(2) => p_Val2_4_0_2_reg_1716_reg_n_103,
      P(1) => p_Val2_4_0_2_reg_1716_reg_n_104,
      P(0) => p_Val2_4_0_2_reg_1716_reg_n_105,
      PATTERNBDETECT => NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_4_0_2_reg_1716_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => p_Val2_4_0_1_reg_1701_reg_n_106,
      PCIN(46) => p_Val2_4_0_1_reg_1701_reg_n_107,
      PCIN(45) => p_Val2_4_0_1_reg_1701_reg_n_108,
      PCIN(44) => p_Val2_4_0_1_reg_1701_reg_n_109,
      PCIN(43) => p_Val2_4_0_1_reg_1701_reg_n_110,
      PCIN(42) => p_Val2_4_0_1_reg_1701_reg_n_111,
      PCIN(41) => p_Val2_4_0_1_reg_1701_reg_n_112,
      PCIN(40) => p_Val2_4_0_1_reg_1701_reg_n_113,
      PCIN(39) => p_Val2_4_0_1_reg_1701_reg_n_114,
      PCIN(38) => p_Val2_4_0_1_reg_1701_reg_n_115,
      PCIN(37) => p_Val2_4_0_1_reg_1701_reg_n_116,
      PCIN(36) => p_Val2_4_0_1_reg_1701_reg_n_117,
      PCIN(35) => p_Val2_4_0_1_reg_1701_reg_n_118,
      PCIN(34) => p_Val2_4_0_1_reg_1701_reg_n_119,
      PCIN(33) => p_Val2_4_0_1_reg_1701_reg_n_120,
      PCIN(32) => p_Val2_4_0_1_reg_1701_reg_n_121,
      PCIN(31) => p_Val2_4_0_1_reg_1701_reg_n_122,
      PCIN(30) => p_Val2_4_0_1_reg_1701_reg_n_123,
      PCIN(29) => p_Val2_4_0_1_reg_1701_reg_n_124,
      PCIN(28) => p_Val2_4_0_1_reg_1701_reg_n_125,
      PCIN(27) => p_Val2_4_0_1_reg_1701_reg_n_126,
      PCIN(26) => p_Val2_4_0_1_reg_1701_reg_n_127,
      PCIN(25) => p_Val2_4_0_1_reg_1701_reg_n_128,
      PCIN(24) => p_Val2_4_0_1_reg_1701_reg_n_129,
      PCIN(23) => p_Val2_4_0_1_reg_1701_reg_n_130,
      PCIN(22) => p_Val2_4_0_1_reg_1701_reg_n_131,
      PCIN(21) => p_Val2_4_0_1_reg_1701_reg_n_132,
      PCIN(20) => p_Val2_4_0_1_reg_1701_reg_n_133,
      PCIN(19) => p_Val2_4_0_1_reg_1701_reg_n_134,
      PCIN(18) => p_Val2_4_0_1_reg_1701_reg_n_135,
      PCIN(17) => p_Val2_4_0_1_reg_1701_reg_n_136,
      PCIN(16) => p_Val2_4_0_1_reg_1701_reg_n_137,
      PCIN(15) => p_Val2_4_0_1_reg_1701_reg_n_138,
      PCIN(14) => p_Val2_4_0_1_reg_1701_reg_n_139,
      PCIN(13) => p_Val2_4_0_1_reg_1701_reg_n_140,
      PCIN(12) => p_Val2_4_0_1_reg_1701_reg_n_141,
      PCIN(11) => p_Val2_4_0_1_reg_1701_reg_n_142,
      PCIN(10) => p_Val2_4_0_1_reg_1701_reg_n_143,
      PCIN(9) => p_Val2_4_0_1_reg_1701_reg_n_144,
      PCIN(8) => p_Val2_4_0_1_reg_1701_reg_n_145,
      PCIN(7) => p_Val2_4_0_1_reg_1701_reg_n_146,
      PCIN(6) => p_Val2_4_0_1_reg_1701_reg_n_147,
      PCIN(5) => p_Val2_4_0_1_reg_1701_reg_n_148,
      PCIN(4) => p_Val2_4_0_1_reg_1701_reg_n_149,
      PCIN(3) => p_Val2_4_0_1_reg_1701_reg_n_150,
      PCIN(2) => p_Val2_4_0_1_reg_1701_reg_n_151,
      PCIN(1) => p_Val2_4_0_1_reg_1701_reg_n_152,
      PCIN(0) => p_Val2_4_0_1_reg_1701_reg_n_153,
      PCOUT(47 downto 0) => NLW_p_Val2_4_0_2_reg_1716_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_4_0_2_reg_1716_reg_UNDERFLOW_UNCONNECTED
    );
\p_Val2_4_0_2_reg_1716_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_enable_reg_pp0_iter7,
      I2 => ap_reg_pp0_iter6_or_cond_i_reg_1580,
      O => p_Val2_4_0_2_reg_17160
    );
p_Val2_4_1_1_reg_1731_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_2_fu_154(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(46) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(45) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(44) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(43) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(42) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(41) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(40) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(39) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(38) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(37) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(36) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(35) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(34) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(33) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(32) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(31) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(30) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(29) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(28) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(27) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(26) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(25) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(24) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(23) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(22) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(21) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(20) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(19) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(18) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(17) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(16) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(15) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(14) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(13) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(12) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(11) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(10) => p_Val2_4_0_2_reg_1716_reg_n_95,
      C(9) => p_Val2_4_0_2_reg_1716_reg_n_96,
      C(8) => p_Val2_4_0_2_reg_1716_reg_n_97,
      C(7) => p_Val2_4_0_2_reg_1716_reg_n_98,
      C(6) => p_Val2_4_0_2_reg_1716_reg_n_99,
      C(5) => p_Val2_4_0_2_reg_1716_reg_n_100,
      C(4) => p_Val2_4_0_2_reg_1716_reg_n_101,
      C(3) => p_Val2_4_0_2_reg_1716_reg_n_102,
      C(2) => p_Val2_4_0_2_reg_1716_reg_n_103,
      C(1) => p_Val2_4_0_2_reg_1716_reg_n_104,
      C(0) => p_Val2_4_0_2_reg_1716_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_Val2_4_1_1_reg_1731_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_1500,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => ap_NS_fsm1,
      CEB2 => grp_fu_1216_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_1_1_reg_17310,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_Val2_4_1_1_reg_1731_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_p_Val2_4_1_1_reg_1731_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_Val2_4_1_1_reg_1731_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_Val2_4_1_1_reg_1731_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => p_Val2_4_1_1_reg_1731_reg_n_106,
      PCOUT(46) => p_Val2_4_1_1_reg_1731_reg_n_107,
      PCOUT(45) => p_Val2_4_1_1_reg_1731_reg_n_108,
      PCOUT(44) => p_Val2_4_1_1_reg_1731_reg_n_109,
      PCOUT(43) => p_Val2_4_1_1_reg_1731_reg_n_110,
      PCOUT(42) => p_Val2_4_1_1_reg_1731_reg_n_111,
      PCOUT(41) => p_Val2_4_1_1_reg_1731_reg_n_112,
      PCOUT(40) => p_Val2_4_1_1_reg_1731_reg_n_113,
      PCOUT(39) => p_Val2_4_1_1_reg_1731_reg_n_114,
      PCOUT(38) => p_Val2_4_1_1_reg_1731_reg_n_115,
      PCOUT(37) => p_Val2_4_1_1_reg_1731_reg_n_116,
      PCOUT(36) => p_Val2_4_1_1_reg_1731_reg_n_117,
      PCOUT(35) => p_Val2_4_1_1_reg_1731_reg_n_118,
      PCOUT(34) => p_Val2_4_1_1_reg_1731_reg_n_119,
      PCOUT(33) => p_Val2_4_1_1_reg_1731_reg_n_120,
      PCOUT(32) => p_Val2_4_1_1_reg_1731_reg_n_121,
      PCOUT(31) => p_Val2_4_1_1_reg_1731_reg_n_122,
      PCOUT(30) => p_Val2_4_1_1_reg_1731_reg_n_123,
      PCOUT(29) => p_Val2_4_1_1_reg_1731_reg_n_124,
      PCOUT(28) => p_Val2_4_1_1_reg_1731_reg_n_125,
      PCOUT(27) => p_Val2_4_1_1_reg_1731_reg_n_126,
      PCOUT(26) => p_Val2_4_1_1_reg_1731_reg_n_127,
      PCOUT(25) => p_Val2_4_1_1_reg_1731_reg_n_128,
      PCOUT(24) => p_Val2_4_1_1_reg_1731_reg_n_129,
      PCOUT(23) => p_Val2_4_1_1_reg_1731_reg_n_130,
      PCOUT(22) => p_Val2_4_1_1_reg_1731_reg_n_131,
      PCOUT(21) => p_Val2_4_1_1_reg_1731_reg_n_132,
      PCOUT(20) => p_Val2_4_1_1_reg_1731_reg_n_133,
      PCOUT(19) => p_Val2_4_1_1_reg_1731_reg_n_134,
      PCOUT(18) => p_Val2_4_1_1_reg_1731_reg_n_135,
      PCOUT(17) => p_Val2_4_1_1_reg_1731_reg_n_136,
      PCOUT(16) => p_Val2_4_1_1_reg_1731_reg_n_137,
      PCOUT(15) => p_Val2_4_1_1_reg_1731_reg_n_138,
      PCOUT(14) => p_Val2_4_1_1_reg_1731_reg_n_139,
      PCOUT(13) => p_Val2_4_1_1_reg_1731_reg_n_140,
      PCOUT(12) => p_Val2_4_1_1_reg_1731_reg_n_141,
      PCOUT(11) => p_Val2_4_1_1_reg_1731_reg_n_142,
      PCOUT(10) => p_Val2_4_1_1_reg_1731_reg_n_143,
      PCOUT(9) => p_Val2_4_1_1_reg_1731_reg_n_144,
      PCOUT(8) => p_Val2_4_1_1_reg_1731_reg_n_145,
      PCOUT(7) => p_Val2_4_1_1_reg_1731_reg_n_146,
      PCOUT(6) => p_Val2_4_1_1_reg_1731_reg_n_147,
      PCOUT(5) => p_Val2_4_1_1_reg_1731_reg_n_148,
      PCOUT(4) => p_Val2_4_1_1_reg_1731_reg_n_149,
      PCOUT(3) => p_Val2_4_1_1_reg_1731_reg_n_150,
      PCOUT(2) => p_Val2_4_1_1_reg_1731_reg_n_151,
      PCOUT(1) => p_Val2_4_1_1_reg_1731_reg_n_152,
      PCOUT(0) => p_Val2_4_1_1_reg_1731_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_Val2_4_1_1_reg_1731_reg_UNDERFLOW_UNCONNECTED
    );
\p_Val2_4_1_1_reg_1731_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_reg_grp_Filter2D_fu_96_ap_start,
      O => ap_NS_fsm1
    );
p_Val2_4_1_1_reg_1731_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_enable_reg_pp0_iter8,
      I2 => ap_reg_pp0_iter7_or_cond_i_reg_1580,
      O => p_Val2_4_1_1_reg_17310
    );
p_assign_2_fu_897_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_assign_2_fu_897_p2_carry_n_0,
      CO(2) => p_assign_2_fu_897_p2_carry_n_1,
      CO(1) => p_assign_2_fu_897_p2_carry_n_2,
      CO(0) => p_assign_2_fu_897_p2_carry_n_3,
      CYINIT => \p_assign_2_fu_897_p2_carry_i_1__0_n_0\,
      DI(3 downto 1) => \x_reg_1588_reg[4]_0\(2 downto 0),
      DI(0) => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      O(3 downto 0) => p_assign_2_fu_897_p2(4 downto 1),
      S(3) => \p_assign_2_fu_897_p2_carry_i_5__0_n_0\,
      S(2) => \p_assign_2_fu_897_p2_carry_i_6__0_n_0\,
      S(1) => \p_assign_2_fu_897_p2_carry_i_7__0_n_0\,
      S(0) => \p_assign_2_fu_897_p2_carry_i_8__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_assign_2_fu_897_p2_carry_n_0,
      CO(3) => \p_assign_2_fu_897_p2_carry__0_n_0\,
      CO(2) => \p_assign_2_fu_897_p2_carry__0_n_1\,
      CO(1) => \p_assign_2_fu_897_p2_carry__0_n_2\,
      CO(0) => \p_assign_2_fu_897_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \x_reg_1588_reg[8]_0\(3 downto 0),
      O(3 downto 0) => p_assign_2_fu_897_p2(8 downto 5),
      S(3) => \p_assign_2_fu_897_p2_carry__0_i_5__0_n_0\,
      S(2) => \p_assign_2_fu_897_p2_carry__0_i_6__0_n_0\,
      S(1) => \p_assign_2_fu_897_p2_carry__0_i_7__0_n_0\,
      S(0) => \p_assign_2_fu_897_p2_carry__0_i_8__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(6),
      I2 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(7),
      O => \p_assign_2_fu_897_p2_carry__0_i_5__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(5),
      I2 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(6),
      O => \p_assign_2_fu_897_p2_carry__0_i_6__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(4),
      I2 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(5),
      O => \p_assign_2_fu_897_p2_carry__0_i_7__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__0_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(3),
      I2 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(4),
      O => \p_assign_2_fu_897_p2_carry__0_i_8__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_assign_2_fu_897_p2_carry__0_n_0\,
      CO(3 downto 1) => \NLW_p_assign_2_fu_897_p2_carry__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \p_assign_2_fu_897_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \x_reg_1588_reg[10]_0\(0),
      O(3 downto 2) => \NLW_p_assign_2_fu_897_p2_carry__1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_assign_2_fu_897_p2(10 downto 9),
      S(3 downto 2) => B"00",
      S(1) => \p_assign_2_fu_897_p2_carry__1_i_2__0_n_0\,
      S(0) => \p_assign_2_fu_897_p2_carry__1_i_3__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__1_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(8),
      I2 => \^p_p2_i_i_reg_1574_reg[10]_0\(0),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(9),
      O => \p_assign_2_fu_897_p2_carry__1_i_2__0_n_0\
    );
\p_assign_2_fu_897_p2_carry__1_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(7),
      I2 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(8),
      O => \p_assign_2_fu_897_p2_carry__1_i_3__0_n_0\
    );
\p_assign_2_fu_897_p2_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[0]_0\,
      O => \p_assign_2_fu_897_p2_carry_i_1__0_n_0\
    );
\p_assign_2_fu_897_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(2),
      I2 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(3),
      O => \p_assign_2_fu_897_p2_carry_i_5__0_n_0\
    );
\p_assign_2_fu_897_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(1),
      I2 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(2),
      O => \p_assign_2_fu_897_p2_carry_i_6__0_n_0\
    );
\p_assign_2_fu_897_p2_carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(1),
      I2 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      O => \p_assign_2_fu_897_p2_carry_i_7__0_n_0\
    );
\p_assign_2_fu_897_p2_carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(0),
      O => \p_assign_2_fu_897_p2_carry_i_8__0_n_0\
    );
\p_assign_6_1_reg_1482[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I1 => \^q\(8),
      I2 => t_V_reg_309(8),
      I3 => \^q\(7),
      I4 => \^q\(1),
      I5 => \^q\(9),
      O => p_assign_6_1_fu_546_p2(10)
    );
\p_assign_6_1_reg_1482[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(7),
      I2 => t_V_reg_309(8),
      I3 => \^q\(8),
      I4 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I5 => \^q\(9),
      O => p_assign_6_1_fu_546_p2(11)
    );
\p_assign_6_1_reg_1482[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => p_assign_6_1_fu_546_p2(1)
    );
\p_assign_6_1_reg_1482[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => p_assign_6_1_fu_546_p2(2)
    );
\p_assign_6_1_reg_1482[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => p_assign_6_1_fu_546_p2(3)
    );
\p_assign_6_1_reg_1482[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => p_assign_6_1_fu_546_p2(4)
    );
\p_assign_6_1_reg_1482[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => p_assign_6_1_fu_546_p2(5)
    );
\p_assign_6_1_reg_1482[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => p_assign_6_1_fu_546_p2(6)
    );
\p_assign_6_1_reg_1482[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(7),
      O => p_assign_6_1_fu_546_p2(7)
    );
\p_assign_6_1_reg_1482[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(7),
      I3 => t_V_reg_309(8),
      O => p_assign_6_1_fu_546_p2(8)
    );
\p_assign_6_1_reg_1482[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(1),
      I3 => t_V_reg_309(8),
      I4 => \^q\(8),
      O => p_assign_6_1_fu_546_p2(9)
    );
\p_assign_6_1_reg_1482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \^q\(0),
      Q => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(10),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(8),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(11),
      Q => \^p_assign_6_1_reg_1482_reg[11]_0\,
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(1),
      Q => \^p_assign_6_1_reg_1482_reg[1]_0\,
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(2),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(3),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(4),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(5),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(6),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(7),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(8),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      R => '0'
    );
\p_assign_6_1_reg_1482_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_1_fu_546_p2(9),
      Q => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      R => '0'
    );
\p_assign_6_2_reg_1500[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => \p_assign_6_2_reg_1500[10]_i_2__0_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(9),
      O => p_assign_6_2_fu_566_p2(10)
    );
\p_assign_6_2_reg_1500[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(7),
      I1 => t_V_reg_309(8),
      I2 => \^q\(8),
      I3 => \icmp_reg_1444[0]_i_2__0_n_0\,
      O => \p_assign_6_2_reg_1500[10]_i_2__0_n_0\
    );
\p_assign_6_2_reg_1500[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \p_assign_6_2_reg_1500[10]_i_2__0_n_0\,
      I3 => \^q\(9),
      O => p_assign_6_2_fu_566_p2(11)
    );
\p_assign_6_2_reg_1500[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_assign_6_2_fu_566_p2(2)
    );
\p_assign_6_2_reg_1500[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F807"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_assign_6_2_fu_566_p2(3)
    );
\p_assign_6_2_reg_1500[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF80007"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => p_assign_6_2_fu_566_p2(4)
    );
\p_assign_6_2_reg_1500[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEE00000111"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_assign_6_2_fu_566_p2(5)
    );
\p_assign_6_2_reg_1500[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000004"
    )
        port map (
      I0 => \^q\(4),
      I1 => \i_V_reg_1430[6]_i_2__0_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => p_assign_6_2_fu_566_p2(6)
    );
\p_assign_6_2_reg_1500[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA15"
    )
        port map (
      I0 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(7),
      O => p_assign_6_2_fu_566_p2(7)
    );
\p_assign_6_2_reg_1500[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEA0015"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I4 => t_V_reg_309(8),
      O => p_assign_6_2_fu_566_p2(8)
    );
\p_assign_6_2_reg_1500[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFE00010101"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => t_V_reg_309(8),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(8),
      O => p_assign_6_2_fu_566_p2(9)
    );
\p_assign_6_2_reg_1500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => i_V_fu_477_p2(0),
      Q => \^p_assign_6_2_reg_1500_reg[0]_0\,
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(10),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(9),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(11),
      Q => \^p_assign_6_2_reg_1500_reg[11]_0\,
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => i_V_fu_477_p2(1),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(2),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(3),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(4),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(5),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(6),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(7),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(8),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      R => '0'
    );
\p_assign_6_2_reg_1500_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_6_2_fu_566_p2(9),
      Q => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      R => '0'
    );
\p_assign_7_1_reg_1495[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A55"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \p_assign_6_2_reg_1500[10]_i_2__0_n_0\,
      O => \p_assign_7_1_reg_1495[10]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => \^q\(9),
      I1 => \p_assign_6_2_reg_1500[10]_i_2__0_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => p_assign_7_1_fu_560_p2(11)
    );
\p_assign_7_1_reg_1495[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => p_assign_7_1_fu_560_p2(1)
    );
\p_assign_7_1_reg_1495[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5666"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => \p_assign_7_1_reg_1495[3]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55565656"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \p_assign_7_1_reg_1495[4]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555666"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \p_assign_7_1_reg_1495[5]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555565555"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \i_V_reg_1430[6]_i_2__0_n_0\,
      I5 => \^q\(4),
      O => \p_assign_7_1_reg_1495[6]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"556A"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2__0_n_0\,
      O => p_assign_7_1_fu_560_p2(7)
    );
\p_assign_7_1_reg_1495[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555666"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(7),
      O => \p_assign_7_1_reg_1495[8]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555555555556A"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => t_V_reg_309(8),
      I4 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I5 => \^q\(7),
      O => \p_assign_7_1_reg_1495[9]_i_1__0_n_0\
    );
\p_assign_7_1_reg_1495_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[10]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(10),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_1_fu_560_p2(11),
      Q => p_assign_7_1_reg_1495(11),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_1_fu_560_p2(1),
      Q => \^p_assign_7_1_reg_1495_reg[1]_0\,
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \i_V_reg_1430[2]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(2),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[3]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(3),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[4]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(4),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[5]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(5),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[6]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(6),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_1_fu_560_p2(7),
      Q => p_assign_7_1_reg_1495(7),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[8]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(8),
      R => '0'
    );
\p_assign_7_1_reg_1495_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_1_reg_1495[9]_i_1__0_n_0\,
      Q => p_assign_7_1_reg_1495(9),
      R => '0'
    );
\p_assign_7_2_reg_1513[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      O => \p_assign_7_2_reg_1513[10]_i_1__0_n_0\
    );
\p_assign_7_2_reg_1513[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      O => \p_assign_7_2_reg_1513[11]_i_1__0_n_0\
    );
\p_assign_7_2_reg_1513[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => p_assign_7_2_fu_580_p2(3)
    );
\p_assign_7_2_reg_1513[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      O => p_assign_7_2_fu_580_p2(4)
    );
\p_assign_7_2_reg_1513[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(4),
      O => p_assign_7_2_fu_580_p2(5)
    );
\p_assign_7_2_reg_1513[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(5),
      O => p_assign_7_2_fu_580_p2(6)
    );
\p_assign_7_2_reg_1513[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => p_assign_7_2_fu_580_p2(7)
    );
\p_assign_7_2_reg_1513[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(7),
      O => p_assign_7_2_fu_580_p2(8)
    );
\p_assign_7_2_reg_1513[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I3 => t_V_reg_309(8),
      O => \p_assign_7_2_reg_1513[9]_i_1__0_n_0\
    );
\p_assign_7_2_reg_1513_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_2_reg_1513[10]_i_1__0_n_0\,
      Q => p_assign_7_2_reg_1513(10),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_2_reg_1513[11]_i_1__0_n_0\,
      Q => p_assign_7_2_reg_1513(11),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \^q\(2),
      Q => p_assign_7_2_reg_1513(2),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(3),
      Q => p_assign_7_2_reg_1513(3),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(4),
      Q => p_assign_7_2_reg_1513(4),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(5),
      Q => p_assign_7_2_reg_1513(5),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(6),
      Q => p_assign_7_2_reg_1513(6),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(7),
      Q => p_assign_7_2_reg_1513(7),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_2_fu_580_p2(8),
      Q => p_assign_7_2_reg_1513(8),
      R => '0'
    );
\p_assign_7_2_reg_1513_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_2_reg_1513[9]_i_1__0_n_0\,
      Q => p_assign_7_2_reg_1513(9),
      R => '0'
    );
\p_assign_7_reg_1477[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(1),
      I2 => \^q\(7),
      I3 => t_V_reg_309(8),
      I4 => \^q\(8),
      I5 => \icmp_reg_1444[0]_i_2__0_n_0\,
      O => \p_assign_7_reg_1477[10]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => p_assign_7_fu_540_p2(2)
    );
\p_assign_7_reg_1477[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \p_assign_7_reg_1477[3]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => \p_assign_7_reg_1477[4]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \p_assign_7_reg_1477[5]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(1),
      O => \p_assign_7_reg_1477[6]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => \^q\(7),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(1),
      O => \p_assign_7_reg_1477[7]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \^q\(7),
      I2 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I3 => \^q\(1),
      O => \p_assign_7_reg_1477[8]_i_1__0_n_0\
    );
\p_assign_7_reg_1477[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^q\(8),
      I1 => t_V_reg_309(8),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I4 => \^q\(7),
      O => \p_assign_7_reg_1477[9]_i_1__0_n_0\
    );
\p_assign_7_reg_1477_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[10]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(10),
      R => '0'
    );
\p_assign_7_reg_1477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \^q\(1),
      Q => p_assign_7_reg_1477(1),
      R => '0'
    );
\p_assign_7_reg_1477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => p_assign_7_fu_540_p2(2),
      Q => p_assign_7_reg_1477(2),
      R => '0'
    );
\p_assign_7_reg_1477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[3]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(3),
      R => '0'
    );
\p_assign_7_reg_1477_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[4]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(4),
      R => '0'
    );
\p_assign_7_reg_1477_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[5]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(5),
      R => '0'
    );
\p_assign_7_reg_1477_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[6]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(6),
      R => '0'
    );
\p_assign_7_reg_1477_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[7]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(7),
      R => '0'
    );
\p_assign_7_reg_1477_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[8]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(8),
      R => '0'
    );
\p_assign_7_reg_1477_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \p_assign_7_reg_1477[9]_i_1__0_n_0\,
      Q => p_assign_7_reg_1477(9),
      R => '0'
    );
\p_p2_i_i_reg_1574[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(10),
      I1 => \^t_v_3_reg_320_reg[10]_0\(9),
      I2 => \ImagLoc_x_reg_1562[10]_i_2__0_n_0\,
      O => p_p2_i_i_fu_859_p3(10)
    );
\p_p2_i_i_reg_1574[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => p_0_in,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond388_i_fu_804_p2,
      O => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => p_p2_i_i_fu_859_p3(10),
      Q => \^p_p2_i_i_reg_1574_reg[10]_0\(0),
      R => '0'
    );
\p_p2_i_i_reg_1574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[1]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[2]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[2]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[3]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[3]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[4]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[4]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[5]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[5]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[6]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[6]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[7]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[7]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[8]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[8]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\p_p2_i_i_reg_1574_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => \ImagLoc_x_reg_1562[9]_i_1__0_n_0\,
      Q => \^p_p2_i_i_reg_1574_reg[9]_0\,
      R => \p_p2_i_i_reg_1574[9]_i_1__0_n_0\
    );
\reg_331[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000D000000000"
    )
        port map (
      I0 => \icmp_reg_1444_reg_n_0_[0]\,
      I1 => ult_reg_1439,
      I2 => or_cond_i_i_reg_1584,
      I3 => ap_reg_pp0_iter1_exitcond388_i_reg_1553,
      I4 => k_buf_0_val_5_U_n_9,
      I5 => ap_enable_reg_pp0_iter2,
      O => grp_Filter2D_fu_96_p_src_data_stream_V_read
    );
\reg_331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(0),
      Q => reg_331(0),
      R => '0'
    );
\reg_331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(1),
      Q => reg_331(1),
      R => '0'
    );
\reg_331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(2),
      Q => reg_331(2),
      R => '0'
    );
\reg_331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(3),
      Q => reg_331(3),
      R => '0'
    );
\reg_331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(4),
      Q => reg_331(4),
      R => '0'
    );
\reg_331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(5),
      Q => reg_331(5),
      R => '0'
    );
\reg_331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(6),
      Q => reg_331(6),
      R => '0'
    );
\reg_331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Filter2D_fu_96_p_src_data_stream_V_read,
      D => \reg_331_reg[7]_0\(7),
      Q => reg_331(7),
      R => '0'
    );
\rev_reg_1533[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => ult_reg_1439,
      I1 => ap_CS_fsm_state4,
      I2 => rev_reg_1533,
      O => \rev_reg_1533[0]_i_1__0_n_0\
    );
\rev_reg_1533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \rev_reg_1533[0]_i_1__0_n_0\,
      Q => rev_reg_1533,
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(0),
      Q => right_border_buf_0_1_fu_174(0),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(1),
      Q => right_border_buf_0_1_fu_174(1),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(2),
      Q => right_border_buf_0_1_fu_174(2),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(3),
      Q => right_border_buf_0_1_fu_174(3),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(4),
      Q => right_border_buf_0_1_fu_174(4),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(5),
      Q => right_border_buf_0_1_fu_174(5),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(6),
      Q => right_border_buf_0_1_fu_174(6),
      R => '0'
    );
\right_border_buf_0_1_fu_174_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_s_fu_170(7),
      Q => right_border_buf_0_1_fu_174(7),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(0),
      Q => right_border_buf_0_2_fu_178(0),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(1),
      Q => right_border_buf_0_2_fu_178(1),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(2),
      Q => right_border_buf_0_2_fu_178(2),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(3),
      Q => right_border_buf_0_2_fu_178(3),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(4),
      Q => right_border_buf_0_2_fu_178(4),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(5),
      Q => right_border_buf_0_2_fu_178(5),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(6),
      Q => right_border_buf_0_2_fu_178(6),
      R => '0'
    );
\right_border_buf_0_2_fu_178_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_5_fu_190(7),
      Q => right_border_buf_0_2_fu_178(7),
      R => '0'
    );
\right_border_buf_0_3_fu_182[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(0),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(0),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(0),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(0)
    );
\right_border_buf_0_3_fu_182[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(1),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(1),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(1),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(1)
    );
\right_border_buf_0_3_fu_182[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(2),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(2),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(2),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(2)
    );
\right_border_buf_0_3_fu_182[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(3),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(3),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(3),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(3)
    );
\right_border_buf_0_3_fu_182[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(4),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(4),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(4),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(4)
    );
\right_border_buf_0_3_fu_182[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(5),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(5),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(5),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(5)
    );
\right_border_buf_0_3_fu_182[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(6),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(6),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(6),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(6)
    );
\right_border_buf_0_3_fu_182[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ult_reg_1439,
      I1 => \icmp_reg_1444_reg_n_0_[0]\,
      I2 => k_buf_0_val_3_load_reg_16300,
      I3 => ap_reg_pp0_iter2_or_cond_i_i_reg_1584,
      O => ce1111_out
    );
\right_border_buf_0_3_fu_182[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_4_q0(7),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_3_fu_182(7),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_4_fu_186(7),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_1_0_fu_1005_p3(7)
    );
\right_border_buf_0_3_fu_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(0),
      Q => right_border_buf_0_3_fu_182(0),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(1),
      Q => right_border_buf_0_3_fu_182(1),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(2),
      Q => right_border_buf_0_3_fu_182(2),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(3),
      Q => right_border_buf_0_3_fu_182(3),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(4),
      Q => right_border_buf_0_3_fu_182(4),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(5),
      Q => right_border_buf_0_3_fu_182(5),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(6),
      Q => right_border_buf_0_3_fu_182(6),
      R => '0'
    );
\right_border_buf_0_3_fu_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_1_0_fu_1005_p3(7),
      Q => right_border_buf_0_3_fu_182(7),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(0),
      Q => right_border_buf_0_4_fu_186(0),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(1),
      Q => right_border_buf_0_4_fu_186(1),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(2),
      Q => right_border_buf_0_4_fu_186(2),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(3),
      Q => right_border_buf_0_4_fu_186(3),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(4),
      Q => right_border_buf_0_4_fu_186(4),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(5),
      Q => right_border_buf_0_4_fu_186(5),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(6),
      Q => right_border_buf_0_4_fu_186(6),
      R => '0'
    );
\right_border_buf_0_4_fu_186_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => right_border_buf_0_3_fu_182(7),
      Q => right_border_buf_0_4_fu_186(7),
      R => '0'
    );
\right_border_buf_0_5_fu_190[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(0),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(0),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(0),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(0)
    );
\right_border_buf_0_5_fu_190[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(1),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(1),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(1),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(1)
    );
\right_border_buf_0_5_fu_190[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(2),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(2),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(2),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(2)
    );
\right_border_buf_0_5_fu_190[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(3),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(3),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(3),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(3)
    );
\right_border_buf_0_5_fu_190[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(4),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(4),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(4),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(4)
    );
\right_border_buf_0_5_fu_190[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(5),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(5),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(5),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(5)
    );
\right_border_buf_0_5_fu_190[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(6),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(6),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(6),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(6)
    );
\right_border_buf_0_5_fu_190[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_5_q0(7),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_5_fu_190(7),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_2_fu_178(7),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_2_0_fu_1023_p3(7)
    );
\right_border_buf_0_5_fu_190_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(0),
      Q => right_border_buf_0_5_fu_190(0),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(1),
      Q => right_border_buf_0_5_fu_190(1),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(2),
      Q => right_border_buf_0_5_fu_190(2),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(3),
      Q => right_border_buf_0_5_fu_190(3),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(4),
      Q => right_border_buf_0_5_fu_190(4),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(5),
      Q => right_border_buf_0_5_fu_190(5),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(6),
      Q => right_border_buf_0_5_fu_190(6),
      R => '0'
    );
\right_border_buf_0_5_fu_190_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_2_0_fu_1023_p3(7),
      Q => right_border_buf_0_5_fu_190(7),
      R => '0'
    );
\right_border_buf_0_s_fu_170[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(0),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(0),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(0),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(0)
    );
\right_border_buf_0_s_fu_170[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(1),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(1),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(1),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(1)
    );
\right_border_buf_0_s_fu_170[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(2),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(2),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(2),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(2)
    );
\right_border_buf_0_s_fu_170[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(3),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(3),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(3),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(3)
    );
\right_border_buf_0_s_fu_170[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(4),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(4),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(4),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(4)
    );
\right_border_buf_0_s_fu_170[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(5),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(5),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(5),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(5)
    );
\right_border_buf_0_s_fu_170[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(6),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(6),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(6),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(6)
    );
\right_border_buf_0_s_fu_170[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => k_buf_0_val_3_q0(7),
      I1 => ap_reg_pp0_iter2_brmerge_reg_1598,
      I2 => right_border_buf_0_s_fu_170(7),
      I3 => col_assign_3_t_reg_1611(0),
      I4 => right_border_buf_0_1_fu_174(7),
      I5 => col_assign_3_t_reg_1611(1),
      O => col_buf_0_val_0_0_fu_987_p3(7)
    );
\right_border_buf_0_s_fu_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(0),
      Q => right_border_buf_0_s_fu_170(0),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(1),
      Q => right_border_buf_0_s_fu_170(1),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(2),
      Q => right_border_buf_0_s_fu_170(2),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(3),
      Q => right_border_buf_0_s_fu_170(3),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(4),
      Q => right_border_buf_0_s_fu_170(4),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(5),
      Q => right_border_buf_0_s_fu_170(5),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(6),
      Q => right_border_buf_0_s_fu_170(6),
      R => '0'
    );
\right_border_buf_0_s_fu_170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce1111_out,
      D => col_buf_0_val_0_0_fu_987_p3(7),
      Q => right_border_buf_0_s_fu_170(7),
      R => '0'
    );
\row_assign_10_1_t_reg_1543_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => \row_assign_10_1_t_reg_1543_reg[1]_0\(0),
      Q => row_assign_10_1_t_reg_1543(0),
      R => '0'
    );
\row_assign_10_1_t_reg_1543_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => \row_assign_10_1_t_reg_1543_reg[1]_0\(1),
      Q => row_assign_10_1_t_reg_1543(1),
      R => '0'
    );
\row_assign_10_2_t_reg_1548[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => tmp_61_reg_1457,
      O => row_assign_10_1_t_reg_15430
    );
\row_assign_10_2_t_reg_1548_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => \row_assign_10_2_t_reg_1548_reg[0]_0\,
      Q => row_assign_10_2_t_reg_1548(0),
      R => '0'
    );
\row_assign_10_2_t_reg_1548_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => row_assign_10_2_t_fu_796_p2(0),
      Q => row_assign_10_2_t_reg_1548(1),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      I1 => k_buf_0_val_5_U_n_9,
      O => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\
    );
\src_kernel_win_0_va_16_reg_1686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(0),
      Q => src_kernel_win_0_va_16_reg_1686(0),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(1),
      Q => src_kernel_win_0_va_16_reg_1686(1),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(2),
      Q => src_kernel_win_0_va_16_reg_1686(2),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(3),
      Q => src_kernel_win_0_va_16_reg_1686(3),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(4),
      Q => src_kernel_win_0_va_16_reg_1686(4),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(5),
      Q => src_kernel_win_0_va_16_reg_1686(5),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(6),
      Q => src_kernel_win_0_va_16_reg_1686(6),
      R => '0'
    );
\src_kernel_win_0_va_16_reg_1686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_16_reg_1686[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_4_fu_162(7),
      Q => src_kernel_win_0_va_16_reg_1686(7),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(0),
      Q => src_kernel_win_0_va_2_fu_154(0),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(1),
      Q => src_kernel_win_0_va_2_fu_154(1),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(2),
      Q => src_kernel_win_0_va_2_fu_154(2),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(3),
      Q => src_kernel_win_0_va_2_fu_154(3),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(4),
      Q => src_kernel_win_0_va_2_fu_154(4),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(5),
      Q => src_kernel_win_0_va_2_fu_154(5),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(6),
      Q => src_kernel_win_0_va_2_fu_154(6),
      R => '0'
    );
\src_kernel_win_0_va_2_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(7),
      Q => src_kernel_win_0_va_2_fu_154(7),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(0),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(0),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(0),
      O => src_kernel_win_0_va_8_fu_1102_p3(0)
    );
\src_kernel_win_0_va_4_fu_162[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(1),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(1),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(1),
      O => src_kernel_win_0_va_8_fu_1102_p3(1)
    );
\src_kernel_win_0_va_4_fu_162[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(2),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(2),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(2),
      O => src_kernel_win_0_va_8_fu_1102_p3(2)
    );
\src_kernel_win_0_va_4_fu_162[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(3),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(3),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(3),
      O => src_kernel_win_0_va_8_fu_1102_p3(3)
    );
\src_kernel_win_0_va_4_fu_162[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(4),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(4),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(4),
      O => src_kernel_win_0_va_8_fu_1102_p3(4)
    );
\src_kernel_win_0_va_4_fu_162[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(5),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(5),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(5),
      O => src_kernel_win_0_va_8_fu_1102_p3(5)
    );
\src_kernel_win_0_va_4_fu_162[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(6),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(6),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(6),
      O => src_kernel_win_0_va_8_fu_1102_p3(6)
    );
\src_kernel_win_0_va_4_fu_162[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_reg_pp0_iter3_exitcond388_i_reg_1553,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => k_buf_0_val_5_U_n_9,
      O => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\
    );
\src_kernel_win_0_va_4_fu_162[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(7),
      I1 => row_assign_10_2_t_reg_1548(1),
      I2 => tmp_61_reg_1457,
      I3 => col_buf_0_val_1_0_reg_1648(7),
      I4 => row_assign_10_2_t_reg_1548(0),
      I5 => col_buf_0_val_0_0_reg_1635(7),
      O => src_kernel_win_0_va_8_fu_1102_p3(7)
    );
\src_kernel_win_0_va_4_fu_162_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(0),
      Q => src_kernel_win_0_va_4_fu_162(0),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(1),
      Q => src_kernel_win_0_va_4_fu_162(1),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(2),
      Q => src_kernel_win_0_va_4_fu_162(2),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(3),
      Q => src_kernel_win_0_va_4_fu_162(3),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(4),
      Q => src_kernel_win_0_va_4_fu_162(4),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(5),
      Q => src_kernel_win_0_va_4_fu_162(5),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(6),
      Q => src_kernel_win_0_va_4_fu_162(6),
      R => '0'
    );
\src_kernel_win_0_va_4_fu_162_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \src_kernel_win_0_va_4_fu_162[7]_i_1__0_n_0\,
      D => src_kernel_win_0_va_8_fu_1102_p3(7),
      Q => src_kernel_win_0_va_4_fu_162(7),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(0),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(0),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(0),
      O => src_kernel_win_0_va_6_fu_1074_p3(0)
    );
\src_kernel_win_0_va_6_reg_1664[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(1),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(1),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(1),
      O => src_kernel_win_0_va_6_fu_1074_p3(1)
    );
\src_kernel_win_0_va_6_reg_1664[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(2),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(2),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(2),
      O => src_kernel_win_0_va_6_fu_1074_p3(2)
    );
\src_kernel_win_0_va_6_reg_1664[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(3),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(3),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(3),
      O => src_kernel_win_0_va_6_fu_1074_p3(3)
    );
\src_kernel_win_0_va_6_reg_1664[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(4),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(4),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(4),
      O => src_kernel_win_0_va_6_fu_1074_p3(4)
    );
\src_kernel_win_0_va_6_reg_1664[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(5),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(5),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(5),
      O => src_kernel_win_0_va_6_fu_1074_p3(5)
    );
\src_kernel_win_0_va_6_reg_1664[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(6),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(6),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(6),
      O => src_kernel_win_0_va_6_fu_1074_p3(6)
    );
\src_kernel_win_0_va_6_reg_1664[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBFFFFB8880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(7),
      I1 => tmp_117_reg_1538(1),
      I2 => col_buf_0_val_1_0_reg_1648(7),
      I3 => row_assign_10_2_t_reg_1548(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_0_0_reg_1635(7),
      O => src_kernel_win_0_va_6_fu_1074_p3(7)
    );
\src_kernel_win_0_va_6_reg_1664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(0),
      Q => src_kernel_win_0_va_6_reg_1664(0),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(1),
      Q => src_kernel_win_0_va_6_reg_1664(1),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(2),
      Q => src_kernel_win_0_va_6_reg_1664(2),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(3),
      Q => src_kernel_win_0_va_6_reg_1664(3),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(4),
      Q => src_kernel_win_0_va_6_reg_1664(4),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(5),
      Q => src_kernel_win_0_va_6_reg_1664(5),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(6),
      Q => src_kernel_win_0_va_6_reg_1664(6),
      R => '0'
    );
\src_kernel_win_0_va_6_reg_1664_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_6_fu_1074_p3(7),
      Q => src_kernel_win_0_va_6_reg_1664(7),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(0),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(0),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(0),
      O => src_kernel_win_0_va_7_fu_1088_p3(0)
    );
\src_kernel_win_0_va_7_reg_1670[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(1),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(1),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(1),
      O => src_kernel_win_0_va_7_fu_1088_p3(1)
    );
\src_kernel_win_0_va_7_reg_1670[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(2),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(2),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(2),
      O => src_kernel_win_0_va_7_fu_1088_p3(2)
    );
\src_kernel_win_0_va_7_reg_1670[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(3),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(3),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(3),
      O => src_kernel_win_0_va_7_fu_1088_p3(3)
    );
\src_kernel_win_0_va_7_reg_1670[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(4),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(4),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(4),
      O => src_kernel_win_0_va_7_fu_1088_p3(4)
    );
\src_kernel_win_0_va_7_reg_1670[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(5),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(5),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(5),
      O => src_kernel_win_0_va_7_fu_1088_p3(5)
    );
\src_kernel_win_0_va_7_reg_1670[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(6),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(6),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(6),
      O => src_kernel_win_0_va_7_fu_1088_p3(6)
    );
\src_kernel_win_0_va_7_reg_1670[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8FFFF8B880000"
    )
        port map (
      I0 => col_buf_0_val_2_0_reg_1656(7),
      I1 => row_assign_10_1_t_reg_1543(1),
      I2 => row_assign_10_1_t_reg_1543(0),
      I3 => col_buf_0_val_0_0_reg_1635(7),
      I4 => tmp_61_reg_1457,
      I5 => col_buf_0_val_1_0_reg_1648(7),
      O => src_kernel_win_0_va_7_fu_1088_p3(7)
    );
\src_kernel_win_0_va_7_reg_1670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(0),
      Q => src_kernel_win_0_va_7_reg_1670(0),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(1),
      Q => src_kernel_win_0_va_7_reg_1670(1),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(2),
      Q => src_kernel_win_0_va_7_reg_1670(2),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(3),
      Q => src_kernel_win_0_va_7_reg_1670(3),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(4),
      Q => src_kernel_win_0_va_7_reg_1670(4),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(5),
      Q => src_kernel_win_0_va_7_reg_1670(5),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(6),
      Q => src_kernel_win_0_va_7_reg_1670(6),
      R => '0'
    );
\src_kernel_win_0_va_7_reg_1670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => src_kernel_win_0_va_7_fu_1088_p3(7),
      Q => src_kernel_win_0_va_7_reg_1670(7),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(0),
      Q => src_kernel_win_0_va_fu_146(0),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(1),
      Q => src_kernel_win_0_va_fu_146(1),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(2),
      Q => src_kernel_win_0_va_fu_146(2),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(3),
      Q => src_kernel_win_0_va_fu_146(3),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(4),
      Q => src_kernel_win_0_va_fu_146(4),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(5),
      Q => src_kernel_win_0_va_fu_146(5),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(6),
      Q => src_kernel_win_0_va_fu_146(6),
      R => '0'
    );
\src_kernel_win_0_va_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_kernel_win_0_va_1_fu_1500,
      D => ap_reg_pp0_iter5_src_kernel_win_0_va_6_reg_1664(7),
      Q => src_kernel_win_0_va_fu_146(7),
      R => '0'
    );
\t_V_3_reg_320[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond388_i_fu_804_p2,
      I4 => ap_CS_fsm_state4,
      O => t_V_3_reg_320
    );
\t_V_3_reg_320[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => k_buf_0_val_5_U_n_9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => exitcond388_i_fu_804_p2,
      O => t_V_3_reg_3200
    );
\t_V_3_reg_320[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(10),
      I1 => \^t_v_3_reg_320_reg[10]_0\(8),
      I2 => \^t_v_3_reg_320_reg[10]_0\(7),
      I3 => \t_V_3_reg_320[10]_i_4__0_n_0\,
      I4 => \^t_v_3_reg_320_reg[10]_0\(6),
      I5 => \^t_v_3_reg_320_reg[10]_0\(9),
      O => j_V_fu_809_p2(10)
    );
\t_V_3_reg_320[10]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(4),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      I3 => \^t_v_3_reg_320_reg[10]_0\(1),
      I4 => \^t_v_3_reg_320_reg[10]_0\(3),
      I5 => \^t_v_3_reg_320_reg[10]_0\(5),
      O => \t_V_3_reg_320[10]_i_4__0_n_0\
    );
\t_V_3_reg_320[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(0),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      O => \t_V_3_reg_320[1]_i_1__0_n_0\
    );
\t_V_3_reg_320[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(2),
      I1 => \^t_v_3_reg_320_reg[10]_0\(1),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      O => \t_V_3_reg_320[2]_i_1__0_n_0\
    );
\t_V_3_reg_320[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(3),
      I1 => \^t_v_3_reg_320_reg[10]_0\(2),
      I2 => \^t_v_3_reg_320_reg[10]_0\(0),
      I3 => \^t_v_3_reg_320_reg[10]_0\(1),
      O => \t_V_3_reg_320[3]_i_1__0_n_0\
    );
\t_V_3_reg_320[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(4),
      I1 => \^t_v_3_reg_320_reg[10]_0\(3),
      I2 => \^t_v_3_reg_320_reg[10]_0\(1),
      I3 => \^t_v_3_reg_320_reg[10]_0\(0),
      I4 => \^t_v_3_reg_320_reg[10]_0\(2),
      O => \t_V_3_reg_320[4]_i_1__0_n_0\
    );
\t_V_3_reg_320[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(5),
      I1 => \^t_v_3_reg_320_reg[10]_0\(4),
      I2 => \^t_v_3_reg_320_reg[10]_0\(2),
      I3 => \^t_v_3_reg_320_reg[10]_0\(0),
      I4 => \^t_v_3_reg_320_reg[10]_0\(1),
      I5 => \^t_v_3_reg_320_reg[10]_0\(3),
      O => \t_V_3_reg_320[5]_i_1__0_n_0\
    );
\t_V_3_reg_320[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(6),
      I1 => \t_V_3_reg_320[10]_i_4__0_n_0\,
      O => \t_V_3_reg_320[6]_i_1__0_n_0\
    );
\t_V_3_reg_320[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \^t_v_3_reg_320_reg[10]_0\(6),
      I2 => \t_V_3_reg_320[10]_i_4__0_n_0\,
      O => \t_V_3_reg_320[7]_i_1__0_n_0\
    );
\t_V_3_reg_320[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(8),
      I1 => \^t_v_3_reg_320_reg[10]_0\(7),
      I2 => \t_V_3_reg_320[10]_i_4__0_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(6),
      O => \t_V_3_reg_320[8]_i_1__0_n_0\
    );
\t_V_3_reg_320[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(9),
      I1 => \^t_v_3_reg_320_reg[10]_0\(6),
      I2 => \t_V_3_reg_320[10]_i_4__0_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(7),
      I4 => \^t_v_3_reg_320_reg[10]_0\(8),
      O => j_V_fu_809_p2(9)
    );
\t_V_3_reg_320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \ImagLoc_x_reg_1562[0]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(0),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => j_V_fu_809_p2(10),
      Q => \^t_v_3_reg_320_reg[10]_0\(10),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[1]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(1),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[2]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(2),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[3]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(3),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[4]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(4),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[5]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(5),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[6]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(6),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[7]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(7),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => \t_V_3_reg_320[8]_i_1__0_n_0\,
      Q => \^t_v_3_reg_320_reg[10]_0\(8),
      R => t_V_3_reg_320
    );
\t_V_3_reg_320_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_3_reg_3200,
      D => j_V_fu_809_p2(9),
      Q => \^t_v_3_reg_320_reg[10]_0\(9),
      R => t_V_3_reg_320
    );
\t_V_reg_309[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_reg_grp_Filter2D_fu_96_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state16,
      O => t_V_reg_309_0
    );
\t_V_reg_309_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(0),
      Q => \^q\(0),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(10),
      Q => \^q\(9),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(1),
      Q => \^q\(1),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(2),
      Q => \^q\(2),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(3),
      Q => \^q\(3),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(4),
      Q => \^q\(4),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(5),
      Q => \^q\(5),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(6),
      Q => \^q\(6),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(7),
      Q => \^q\(7),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(8),
      Q => t_V_reg_309(8),
      R => t_V_reg_309_0
    );
\t_V_reg_309_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state16,
      D => i_V_reg_1430(9),
      Q => \^q\(8),
      R => t_V_reg_309_0
    );
tmp23_reg_1741_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => ap_reg_pp0_iter5_src_kernel_win_0_va_7_reg_1670(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp23_reg_1741_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000000",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp23_reg_1741_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp23_reg_1741_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp23_reg_1741_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => ap_block_pp0_stage0_subdone,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => grp_fu_1216_ce,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => tmp23_reg_17410,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp23_reg_1741_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_tmp23_reg_1741_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_tmp23_reg_1741_reg_P_UNCONNECTED(47 downto 12),
      P(11) => tmp23_reg_1741_reg_n_94,
      P(10) => tmp23_reg_1741_reg_n_95,
      P(9) => tmp23_reg_1741_reg_n_96,
      P(8) => tmp23_reg_1741_reg_n_97,
      P(7) => tmp23_reg_1741_reg_n_98,
      P(6) => tmp23_reg_1741_reg_n_99,
      P(5) => tmp23_reg_1741_reg_n_100,
      P(4) => tmp23_reg_1741_reg_n_101,
      P(3) => tmp23_reg_1741_reg_n_102,
      P(2) => tmp23_reg_1741_reg_n_103,
      P(1) => tmp23_reg_1741_reg_n_104,
      P(0) => tmp23_reg_1741_reg_n_105,
      PATTERNBDETECT => NLW_tmp23_reg_1741_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp23_reg_1741_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => p_Val2_4_1_1_reg_1731_reg_n_106,
      PCIN(46) => p_Val2_4_1_1_reg_1731_reg_n_107,
      PCIN(45) => p_Val2_4_1_1_reg_1731_reg_n_108,
      PCIN(44) => p_Val2_4_1_1_reg_1731_reg_n_109,
      PCIN(43) => p_Val2_4_1_1_reg_1731_reg_n_110,
      PCIN(42) => p_Val2_4_1_1_reg_1731_reg_n_111,
      PCIN(41) => p_Val2_4_1_1_reg_1731_reg_n_112,
      PCIN(40) => p_Val2_4_1_1_reg_1731_reg_n_113,
      PCIN(39) => p_Val2_4_1_1_reg_1731_reg_n_114,
      PCIN(38) => p_Val2_4_1_1_reg_1731_reg_n_115,
      PCIN(37) => p_Val2_4_1_1_reg_1731_reg_n_116,
      PCIN(36) => p_Val2_4_1_1_reg_1731_reg_n_117,
      PCIN(35) => p_Val2_4_1_1_reg_1731_reg_n_118,
      PCIN(34) => p_Val2_4_1_1_reg_1731_reg_n_119,
      PCIN(33) => p_Val2_4_1_1_reg_1731_reg_n_120,
      PCIN(32) => p_Val2_4_1_1_reg_1731_reg_n_121,
      PCIN(31) => p_Val2_4_1_1_reg_1731_reg_n_122,
      PCIN(30) => p_Val2_4_1_1_reg_1731_reg_n_123,
      PCIN(29) => p_Val2_4_1_1_reg_1731_reg_n_124,
      PCIN(28) => p_Val2_4_1_1_reg_1731_reg_n_125,
      PCIN(27) => p_Val2_4_1_1_reg_1731_reg_n_126,
      PCIN(26) => p_Val2_4_1_1_reg_1731_reg_n_127,
      PCIN(25) => p_Val2_4_1_1_reg_1731_reg_n_128,
      PCIN(24) => p_Val2_4_1_1_reg_1731_reg_n_129,
      PCIN(23) => p_Val2_4_1_1_reg_1731_reg_n_130,
      PCIN(22) => p_Val2_4_1_1_reg_1731_reg_n_131,
      PCIN(21) => p_Val2_4_1_1_reg_1731_reg_n_132,
      PCIN(20) => p_Val2_4_1_1_reg_1731_reg_n_133,
      PCIN(19) => p_Val2_4_1_1_reg_1731_reg_n_134,
      PCIN(18) => p_Val2_4_1_1_reg_1731_reg_n_135,
      PCIN(17) => p_Val2_4_1_1_reg_1731_reg_n_136,
      PCIN(16) => p_Val2_4_1_1_reg_1731_reg_n_137,
      PCIN(15) => p_Val2_4_1_1_reg_1731_reg_n_138,
      PCIN(14) => p_Val2_4_1_1_reg_1731_reg_n_139,
      PCIN(13) => p_Val2_4_1_1_reg_1731_reg_n_140,
      PCIN(12) => p_Val2_4_1_1_reg_1731_reg_n_141,
      PCIN(11) => p_Val2_4_1_1_reg_1731_reg_n_142,
      PCIN(10) => p_Val2_4_1_1_reg_1731_reg_n_143,
      PCIN(9) => p_Val2_4_1_1_reg_1731_reg_n_144,
      PCIN(8) => p_Val2_4_1_1_reg_1731_reg_n_145,
      PCIN(7) => p_Val2_4_1_1_reg_1731_reg_n_146,
      PCIN(6) => p_Val2_4_1_1_reg_1731_reg_n_147,
      PCIN(5) => p_Val2_4_1_1_reg_1731_reg_n_148,
      PCIN(4) => p_Val2_4_1_1_reg_1731_reg_n_149,
      PCIN(3) => p_Val2_4_1_1_reg_1731_reg_n_150,
      PCIN(2) => p_Val2_4_1_1_reg_1731_reg_n_151,
      PCIN(1) => p_Val2_4_1_1_reg_1731_reg_n_152,
      PCIN(0) => p_Val2_4_1_1_reg_1731_reg_n_153,
      PCOUT(47 downto 0) => NLW_tmp23_reg_1741_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp23_reg_1741_reg_UNDERFLOW_UNCONNECTED
    );
\tmp23_reg_1741_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_reg_pp0_iter8_or_cond_i_reg_1580,
      I2 => ap_enable_reg_pp0_iter9,
      O => tmp23_reg_17410
    );
tmp24_reg_1746_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_fu_146(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp24_reg_1746_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp24_reg_1746_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => tmp25_reg_1736_reg_n_96,
      C(46) => tmp25_reg_1736_reg_n_96,
      C(45) => tmp25_reg_1736_reg_n_96,
      C(44) => tmp25_reg_1736_reg_n_96,
      C(43) => tmp25_reg_1736_reg_n_96,
      C(42) => tmp25_reg_1736_reg_n_96,
      C(41) => tmp25_reg_1736_reg_n_96,
      C(40) => tmp25_reg_1736_reg_n_96,
      C(39) => tmp25_reg_1736_reg_n_96,
      C(38) => tmp25_reg_1736_reg_n_96,
      C(37) => tmp25_reg_1736_reg_n_96,
      C(36) => tmp25_reg_1736_reg_n_96,
      C(35) => tmp25_reg_1736_reg_n_96,
      C(34) => tmp25_reg_1736_reg_n_96,
      C(33) => tmp25_reg_1736_reg_n_96,
      C(32) => tmp25_reg_1736_reg_n_96,
      C(31) => tmp25_reg_1736_reg_n_96,
      C(30) => tmp25_reg_1736_reg_n_96,
      C(29) => tmp25_reg_1736_reg_n_96,
      C(28) => tmp25_reg_1736_reg_n_96,
      C(27) => tmp25_reg_1736_reg_n_96,
      C(26) => tmp25_reg_1736_reg_n_96,
      C(25) => tmp25_reg_1736_reg_n_96,
      C(24) => tmp25_reg_1736_reg_n_96,
      C(23) => tmp25_reg_1736_reg_n_96,
      C(22) => tmp25_reg_1736_reg_n_96,
      C(21) => tmp25_reg_1736_reg_n_96,
      C(20) => tmp25_reg_1736_reg_n_96,
      C(19) => tmp25_reg_1736_reg_n_96,
      C(18) => tmp25_reg_1736_reg_n_96,
      C(17) => tmp25_reg_1736_reg_n_96,
      C(16) => tmp25_reg_1736_reg_n_96,
      C(15) => tmp25_reg_1736_reg_n_96,
      C(14) => tmp25_reg_1736_reg_n_96,
      C(13) => tmp25_reg_1736_reg_n_96,
      C(12) => tmp25_reg_1736_reg_n_96,
      C(11) => tmp25_reg_1736_reg_n_96,
      C(10) => tmp25_reg_1736_reg_n_96,
      C(9) => tmp25_reg_1736_reg_n_96,
      C(8) => tmp25_reg_1736_reg_n_97,
      C(7) => tmp25_reg_1736_reg_n_98,
      C(6) => tmp25_reg_1736_reg_n_99,
      C(5) => tmp25_reg_1736_reg_n_100,
      C(4) => tmp25_reg_1736_reg_n_101,
      C(3) => tmp25_reg_1736_reg_n_102,
      C(2) => tmp25_reg_1736_reg_n_103,
      C(1) => tmp25_reg_1736_reg_n_104,
      C(0) => tmp25_reg_1736_reg_n_105,
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp24_reg_1746_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp24_reg_1746_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_9_reg_16960,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => tmp23_reg_17410,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp24_reg_1746_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp24_reg_1746_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 11) => NLW_tmp24_reg_1746_reg_P_UNCONNECTED(47 downto 11),
      P(10) => tmp24_reg_1746_reg_n_95,
      P(9) => tmp24_reg_1746_reg_n_96,
      P(8) => tmp24_reg_1746_reg_n_97,
      P(7) => tmp24_reg_1746_reg_n_98,
      P(6) => tmp24_reg_1746_reg_n_99,
      P(5) => tmp24_reg_1746_reg_n_100,
      P(4) => tmp24_reg_1746_reg_n_101,
      P(3) => tmp24_reg_1746_reg_n_102,
      P(2) => tmp24_reg_1746_reg_n_103,
      P(1) => tmp24_reg_1746_reg_n_104,
      P(0) => tmp24_reg_1746_reg_n_105,
      PATTERNBDETECT => NLW_tmp24_reg_1746_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp24_reg_1746_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp24_reg_1746_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp24_reg_1746_reg_UNDERFLOW_UNCONNECTED
    );
\tmp24_reg_1746_reg_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_reg_pp0_iter5_or_cond_i_reg_1580,
      I1 => k_buf_0_val_5_U_n_9,
      O => src_kernel_win_0_va_9_reg_16960
    );
tmp25_reg_1736_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => src_kernel_win_0_va_fu_146(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp25_reg_1736_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000000001",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp25_reg_1736_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 8) => B"0000000000000000000000000000000000000000",
      C(7 downto 0) => ap_reg_pp0_iter6_src_kernel_win_0_va_6_reg_1664(7 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp25_reg_1736_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp25_reg_1736_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => src_kernel_win_0_va_1_fu_1500,
      CEA2 => grp_fu_1216_ce,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => ap_block_pp0_stage0_subdone,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => grp_fu_1216_ce,
      CEP => p_Val2_4_1_1_reg_17310,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp25_reg_1736_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0110101",
      OVERFLOW => NLW_tmp25_reg_1736_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 10) => NLW_tmp25_reg_1736_reg_P_UNCONNECTED(47 downto 10),
      P(9) => tmp25_reg_1736_reg_n_96,
      P(8) => tmp25_reg_1736_reg_n_97,
      P(7) => tmp25_reg_1736_reg_n_98,
      P(6) => tmp25_reg_1736_reg_n_99,
      P(5) => tmp25_reg_1736_reg_n_100,
      P(4) => tmp25_reg_1736_reg_n_101,
      P(3) => tmp25_reg_1736_reg_n_102,
      P(2) => tmp25_reg_1736_reg_n_103,
      P(1) => tmp25_reg_1736_reg_n_104,
      P(0) => tmp25_reg_1736_reg_n_105,
      PATTERNBDETECT => NLW_tmp25_reg_1736_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp25_reg_1736_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp25_reg_1736_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp25_reg_1736_reg_UNDERFLOW_UNCONNECTED
    );
\tmp_116_reg_1518[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3021EDFC30FC30"
    )
        port map (
      I0 => tmp_70_fu_599_p2,
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I3 => p_assign_7_reg_1477(1),
      I4 => \tmp_72_fu_618_p2_carry__0_n_2\,
      I5 => \tmp_116_reg_1518_reg[1]_2\,
      O => tmp_116_fu_721_p3(1)
    );
\tmp_116_reg_1518_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => tmp_116_fu_721_p3(1),
      Q => tmp_116_reg_1518(0),
      R => '0'
    );
\tmp_117_reg_1538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => row_assign_10_1_t_reg_15430,
      D => tmp_117_fu_787_p2(0),
      Q => tmp_117_reg_1538(1),
      R => '0'
    );
\tmp_121_reg_1568[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => k_buf_0_val_5_U_n_9,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => exitcond388_i_fu_804_p2,
      O => ImagLoc_x_reg_15620
    );
\tmp_121_reg_1568[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(1),
      I1 => \^t_v_3_reg_320_reg[10]_0\(0),
      I2 => \^t_v_3_reg_320_reg[10]_0\(8),
      I3 => \^t_v_3_reg_320_reg[10]_0\(10),
      I4 => \^t_v_3_reg_320_reg[10]_0\(9),
      I5 => \tmp_121_reg_1568[0]_i_3__0_n_0\,
      O => p_0_in
    );
\tmp_121_reg_1568[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^t_v_3_reg_320_reg[10]_0\(7),
      I1 => \^t_v_3_reg_320_reg[10]_0\(5),
      I2 => \ImagLoc_x_reg_1562[8]_i_2__0_n_0\,
      I3 => \^t_v_3_reg_320_reg[10]_0\(6),
      O => \tmp_121_reg_1568[0]_i_3__0_n_0\
    );
\tmp_121_reg_1568_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ImagLoc_x_reg_15620,
      D => p_0_in,
      Q => \^tmp_121_reg_1568_reg[0]_0\,
      R => '0'
    );
\tmp_123_reg_1593[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(0),
      I5 => p_assign_2_fu_897_p2(1),
      O => tmp_123_fu_935_p1(1)
    );
\tmp_123_reg_1593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => \^imagloc_x_reg_1562_reg[0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\tmp_123_reg_1593_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(1),
      Q => \^d\(1),
      R => '0'
    );
\tmp_190_1_reg_1453[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0CAA"
    )
        port map (
      I0 => \tmp_190_1_reg_1453_reg_n_0_[0]\,
      I1 => \tmp_190_1_reg_1453[0]_i_2__0_n_0\,
      I2 => \^q\(9),
      I3 => ap_CS_fsm_state2,
      I4 => exitcond389_i_fu_472_p2,
      O => \tmp_190_1_reg_1453[0]_i_1__0_n_0\
    );
\tmp_190_1_reg_1453[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(7),
      I1 => t_V_reg_309(8),
      I2 => \^q\(8),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \icmp_reg_1444[0]_i_2__0_n_0\,
      O => \tmp_190_1_reg_1453[0]_i_2__0_n_0\
    );
\tmp_190_1_reg_1453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_190_1_reg_1453[0]_i_1__0_n_0\,
      Q => \tmp_190_1_reg_1453_reg_n_0_[0]\,
      R => '0'
    );
tmp_216_1_fu_641_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_216_1_fu_641_p2_carry_n_0,
      CO(2) => tmp_216_1_fu_641_p2_carry_n_1,
      CO(1) => tmp_216_1_fu_641_p2_carry_n_2,
      CO(0) => tmp_216_1_fu_641_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_216_1_fu_641_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_216_1_fu_641_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_216_1_fu_641_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_216_1_fu_641_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_216_1_fu_641_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_216_1_fu_641_p2_carry_i_8__0_n_0\
    );
\tmp_216_1_fu_641_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_216_1_fu_641_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_216_1_fu_641_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_216_1_fu_641_p2,
      CO(0) => \tmp_216_1_fu_641_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_77_reg_1523_reg[1]_1\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_216_1_fu_641_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_77_reg_1523_reg[1]_2\(0),
      S(0) => \tmp_216_1_fu_641_p2_carry__0_i_4__0_n_0\
    );
\tmp_216_1_fu_641_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_216_1_fu_641_p2_carry__0_i_4__0_n_0\
    );
\tmp_216_1_fu_641_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_216_1_fu_641_p2_carry_i_5__0_n_0\
    );
\tmp_216_1_fu_641_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => \tmp_216_1_fu_641_p2_carry_i_6__0_n_0\
    );
\tmp_216_1_fu_641_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_216_1_fu_641_p2_carry_i_7__0_n_0\
    );
\tmp_216_1_fu_641_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => \tmp_216_1_fu_641_p2_carry_i_8__0_n_0\
    );
tmp_216_2_fu_678_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_216_2_fu_678_p2_carry_n_0,
      CO(2) => tmp_216_2_fu_678_p2_carry_n_1,
      CO(1) => tmp_216_2_fu_678_p2_carry_n_2,
      CO(0) => tmp_216_2_fu_678_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_216_2_fu_678_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_216_2_fu_678_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_216_2_fu_678_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_216_2_fu_678_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_216_2_fu_678_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_216_2_fu_678_p2_carry_i_8__0_n_0\
    );
\tmp_216_2_fu_678_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_216_2_fu_678_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_216_2_fu_678_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_216_2_fu_678_p2,
      CO(0) => \tmp_216_2_fu_678_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_80_reg_1528_reg[1]_0\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_216_2_fu_678_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_80_reg_1528_reg[1]_1\(0),
      S(0) => \tmp_216_2_fu_678_p2_carry__0_i_4__0_n_0\
    );
\tmp_216_2_fu_678_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_216_2_fu_678_p2_carry__0_i_4__0_n_0\
    );
\tmp_216_2_fu_678_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_216_2_fu_678_p2_carry_i_5__0_n_0\
    );
\tmp_216_2_fu_678_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => \tmp_216_2_fu_678_p2_carry_i_6__0_n_0\
    );
\tmp_216_2_fu_678_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_216_2_fu_678_p2_carry_i_7__0_n_0\
    );
\tmp_216_2_fu_678_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => \tmp_216_2_fu_678_p2_carry_i_8__0_n_0\
    );
tmp_226_1_fu_656_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_226_1_fu_656_p2_carry_n_0,
      CO(2) => tmp_226_1_fu_656_p2_carry_n_1,
      CO(1) => tmp_226_1_fu_656_p2_carry_n_2,
      CO(0) => tmp_226_1_fu_656_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_226_1_fu_656_p2_carry_i_1__0_n_0\,
      DI(2) => \tmp_226_1_fu_656_p2_carry_i_2__0_n_0\,
      DI(1) => \tmp_226_1_fu_656_p2_carry_i_3__0_n_0\,
      DI(0) => \tmp_226_1_fu_656_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_tmp_226_1_fu_656_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_226_1_fu_656_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_226_1_fu_656_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_226_1_fu_656_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_226_1_fu_656_p2_carry_i_8__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_226_1_fu_656_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_226_1_fu_656_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_226_1_fu_656_p2_carry__0_n_2\,
      CO(0) => \tmp_226_1_fu_656_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_226_1_fu_656_p2_carry__0_i_1__0_n_0\,
      DI(0) => \tmp_226_1_fu_656_p2_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_tmp_226_1_fu_656_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_226_1_fu_656_p2_carry__0_i_3__0_n_0\,
      S(0) => \tmp_226_1_fu_656_p2_carry__0_i_4__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I1 => p_assign_7_1_reg_1495(11),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      I4 => \^p_assign_6_1_reg_1482_reg[10]_0\(8),
      I5 => p_assign_7_1_reg_1495(10),
      O => \tmp_226_1_fu_656_p2_carry__0_i_1__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \tmp_226_1_fu_656_p2_carry__0_i_5__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(8),
      O => \tmp_226_1_fu_656_p2_carry__0_i_2__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(11),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I2 => p_assign_7_1_reg_1495(10),
      I3 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I4 => \^p_assign_6_1_reg_1482_reg[10]_0\(8),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_226_1_fu_656_p2_carry__0_i_3__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_1_fu_656_p2_carry__0_i_6__0_n_0\,
      I1 => p_assign_7_1_reg_1495(8),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(6),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_226_1_fu_656_p2_carry__0_i_4__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(9),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      O => \tmp_226_1_fu_656_p2_carry__0_i_5__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(7),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(9),
      O => \tmp_226_1_fu_656_p2_carry__0_i_6__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(5),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      O => \tmp_226_1_fu_656_p2_carry_i_10__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(3),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      O => \tmp_226_1_fu_656_p2_carry_i_11__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(7),
      O => \tmp_226_1_fu_656_p2_carry_i_12__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(3),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(5),
      O => \tmp_226_1_fu_656_p2_carry_i_13__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \^p_assign_6_1_reg_1482_reg[10]_0\(1),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => p_assign_7_1_reg_1495(3),
      O => \tmp_226_1_fu_656_p2_carry_i_14__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \tmp_226_1_fu_656_p2_carry_i_9__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(6),
      O => \tmp_226_1_fu_656_p2_carry_i_1__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \tmp_226_1_fu_656_p2_carry_i_10__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(4),
      O => \tmp_226_1_fu_656_p2_carry_i_2__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \tmp_226_1_fu_656_p2_carry_i_11__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      I4 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I5 => p_assign_7_1_reg_1495(2),
      O => \tmp_226_1_fu_656_p2_carry_i_3__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I1 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I5 => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      O => \tmp_226_1_fu_656_p2_carry_i_4__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_1_fu_656_p2_carry_i_12__0_n_0\,
      I1 => p_assign_7_1_reg_1495(6),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(4),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_226_1_fu_656_p2_carry_i_5__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_1_fu_656_p2_carry_i_13__0_n_0\,
      I1 => p_assign_7_1_reg_1495(4),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(2),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => \tmp_226_1_fu_656_p2_carry_i_6__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_1_fu_656_p2_carry_i_14__0_n_0\,
      I1 => p_assign_7_1_reg_1495(2),
      I2 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[10]_0\(0),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_226_1_fu_656_p2_carry_i_7__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I4 => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      O => \tmp_226_1_fu_656_p2_carry_i_8__0_n_0\
    );
\tmp_226_1_fu_656_p2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_1_reg_1495(7),
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[10]_0\(5),
      O => \tmp_226_1_fu_656_p2_carry_i_9__0_n_0\
    );
tmp_226_2_fu_693_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_226_2_fu_693_p2_carry_n_0,
      CO(2) => tmp_226_2_fu_693_p2_carry_n_1,
      CO(1) => tmp_226_2_fu_693_p2_carry_n_2,
      CO(0) => tmp_226_2_fu_693_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_226_2_fu_693_p2_carry_i_1__0_n_0\,
      DI(2) => \tmp_226_2_fu_693_p2_carry_i_2__0_n_0\,
      DI(1) => \tmp_226_2_fu_693_p2_carry_i_3__0_n_0\,
      DI(0) => \tmp_226_2_fu_693_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_tmp_226_2_fu_693_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_226_2_fu_693_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_226_2_fu_693_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_226_2_fu_693_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_226_2_fu_693_p2_carry_i_8__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_226_2_fu_693_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_226_2_fu_693_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_226_2_fu_693_p2_carry__0_n_2\,
      CO(0) => \tmp_226_2_fu_693_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_226_2_fu_693_p2_carry__0_i_1__0_n_0\,
      DI(0) => \tmp_226_2_fu_693_p2_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_tmp_226_2_fu_693_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_226_2_fu_693_p2_carry__0_i_3__0_n_0\,
      S(0) => \tmp_226_2_fu_693_p2_carry__0_i_4__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I1 => p_assign_7_2_reg_1513(11),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      I4 => \^p_assign_6_2_reg_1500_reg[10]_0\(9),
      I5 => p_assign_7_2_reg_1513(10),
      O => \tmp_226_2_fu_693_p2_carry__0_i_1__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \tmp_226_2_fu_693_p2_carry__0_i_5__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(8),
      O => \tmp_226_2_fu_693_p2_carry__0_i_2__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(11),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I2 => p_assign_7_2_reg_1513(10),
      I3 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I4 => \^p_assign_6_2_reg_1500_reg[10]_0\(9),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_226_2_fu_693_p2_carry__0_i_3__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_i_6__0_n_0\,
      I1 => p_assign_7_2_reg_1513(8),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(7),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_226_2_fu_693_p2_carry__0_i_4__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(9),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      O => \tmp_226_2_fu_693_p2_carry__0_i_5__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(8),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(9),
      O => \tmp_226_2_fu_693_p2_carry__0_i_6__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(5),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      O => \tmp_226_2_fu_693_p2_carry_i_10__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(3),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      O => \tmp_226_2_fu_693_p2_carry_i_11__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(7),
      O => \tmp_226_2_fu_693_p2_carry_i_12__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(4),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(5),
      O => \tmp_226_2_fu_693_p2_carry_i_13__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(2),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => p_assign_7_2_reg_1513(3),
      O => \tmp_226_2_fu_693_p2_carry_i_14__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \tmp_226_2_fu_693_p2_carry_i_9__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(6),
      O => \tmp_226_2_fu_693_p2_carry_i_1__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \tmp_226_2_fu_693_p2_carry_i_10__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(4),
      O => \tmp_226_2_fu_693_p2_carry_i_2__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \tmp_226_2_fu_693_p2_carry_i_11__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      I4 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I5 => p_assign_7_2_reg_1513(2),
      O => \tmp_226_2_fu_693_p2_carry_i_3__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I1 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I5 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      O => \tmp_226_2_fu_693_p2_carry_i_4__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry_i_12__0_n_0\,
      I1 => p_assign_7_2_reg_1513(6),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(5),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_226_2_fu_693_p2_carry_i_5__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry_i_13__0_n_0\,
      I1 => p_assign_7_2_reg_1513(4),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(3),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => \tmp_226_2_fu_693_p2_carry_i_6__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry_i_14__0_n_0\,
      I1 => p_assign_7_2_reg_1513(2),
      I2 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I3 => \^p_assign_6_2_reg_1500_reg[10]_0\(1),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_226_2_fu_693_p2_carry_i_7__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I4 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      O => \tmp_226_2_fu_693_p2_carry_i_8__0_n_0\
    );
\tmp_226_2_fu_693_p2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_2_reg_1513(7),
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(6),
      O => \tmp_226_2_fu_693_p2_carry_i_9__0_n_0\
    );
tmp_58_fu_483_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_58_fu_483_p2_carry_n_0,
      CO(2) => tmp_58_fu_483_p2_carry_n_1,
      CO(1) => tmp_58_fu_483_p2_carry_n_2,
      CO(0) => tmp_58_fu_483_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_58_fu_483_p2_carry_i_1__0_n_0\,
      DI(2) => \tmp_58_fu_483_p2_carry_i_2__0_n_0\,
      DI(1) => \tmp_58_fu_483_p2_carry_i_3__0_n_0\,
      DI(0) => \tmp_58_reg_1435_reg[0]_0\(0),
      O(3 downto 0) => NLW_tmp_58_fu_483_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \tmp_58_reg_1435_reg[0]_1\(2 downto 0),
      S(0) => \tmp_58_fu_483_p2_carry_i_8__0_n_0\
    );
\tmp_58_fu_483_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_58_fu_483_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_58_fu_483_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_58_fu_483_p2,
      CO(0) => \tmp_58_fu_483_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_58_reg_1435_reg[0]_2\(0),
      DI(0) => \tmp_58_fu_483_p2_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_tmp_58_fu_483_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_58_reg_1435_reg[0]_3\(0),
      S(0) => \tmp_58_fu_483_p2_carry__0_i_4__0_n_0\
    );
\tmp_58_fu_483_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I3 => \^q\(8),
      O => \tmp_58_fu_483_p2_carry__0_i_2__0_n_0\
    );
\tmp_58_fu_483_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I3 => \^q\(8),
      O => \tmp_58_fu_483_p2_carry__0_i_4__0_n_0\
    );
\tmp_58_fu_483_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^q\(6),
      O => \tmp_58_fu_483_p2_carry_i_1__0_n_0\
    );
\tmp_58_fu_483_p2_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40F4"
    )
        port map (
      I0 => \^q\(4),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I3 => \^q\(5),
      O => \tmp_58_fu_483_p2_carry_i_2__0_n_0\
    );
\tmp_58_fu_483_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^q\(2),
      O => \tmp_58_fu_483_p2_carry_i_3__0_n_0\
    );
\tmp_58_fu_483_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I3 => \^q\(0),
      O => \tmp_58_fu_483_p2_carry_i_8__0_n_0\
    );
\tmp_58_reg_1435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_58_fu_483_p2,
      Q => ult_reg_1439,
      R => '0'
    );
\tmp_60_reg_1449[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0A0ACA0A0A"
    )
        port map (
      I0 => \tmp_60_reg_1449_reg_n_0_[0]\,
      I1 => \^q\(0),
      I2 => ap_NS_fsm(2),
      I3 => \^q\(1),
      I4 => \p_assign_6_2_reg_1500[10]_i_2__0_n_0\,
      I5 => \^q\(9),
      O => \tmp_60_reg_1449[0]_i_1__0_n_0\
    );
\tmp_60_reg_1449_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_60_reg_1449[0]_i_1__0_n_0\,
      Q => \tmp_60_reg_1449_reg_n_0_[0]\,
      R => '0'
    );
tmp_61_fu_521_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_61_fu_521_p2_carry_n_0,
      CO(2) => tmp_61_fu_521_p2_carry_n_1,
      CO(1) => tmp_61_fu_521_p2_carry_n_2,
      CO(0) => tmp_61_fu_521_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_61_fu_521_p2_carry_i_1__0_n_0\,
      DI(2) => \tmp_61_reg_1457_reg[0]_0\(0),
      DI(1) => \tmp_61_fu_521_p2_carry_i_3__0_n_0\,
      DI(0) => \tmp_61_fu_521_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_tmp_61_fu_521_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 1) => \tmp_61_reg_1457_reg[0]_1\(2 downto 0),
      S(0) => \tmp_61_fu_521_p2_carry_i_8__0_n_0\
    );
\tmp_61_fu_521_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_61_fu_521_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_61_fu_521_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_61_fu_521_p2,
      CO(0) => \tmp_61_fu_521_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_61_fu_521_p2_carry__0_i_1__0_n_0\,
      DI(0) => \tmp_61_fu_521_p2_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_tmp_61_fu_521_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_61_reg_1457_reg[0]_2\(0),
      S(0) => \tmp_61_fu_521_p2_carry__0_i_4__0_n_0\
    );
\tmp_61_fu_521_p2_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(9),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_61_fu_521_p2_carry__0_i_1__0_n_0\
    );
\tmp_61_fu_521_p2_carry__0_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => t_V_reg_309(8),
      O => \tmp_61_fu_521_p2_carry__0_i_2__0_n_0\
    );
\tmp_61_fu_521_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I3 => \^q\(8),
      O => \tmp_61_fu_521_p2_carry__0_i_4__0_n_0\
    );
\tmp_61_fu_521_p2_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^q\(6),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_61_fu_521_p2_carry_i_1__0_n_0\
    );
\tmp_61_fu_521_p2_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^q\(2),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_61_fu_521_p2_carry_i_3__0_n_0\
    );
\tmp_61_fu_521_p2_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B22"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I3 => \^q\(0),
      O => \tmp_61_fu_521_p2_carry_i_4__0_n_0\
    );
\tmp_61_fu_521_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I3 => \^q\(0),
      O => \tmp_61_fu_521_p2_carry_i_8__0_n_0\
    );
\tmp_61_reg_1457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_61_fu_521_p2,
      Q => tmp_61_reg_1457,
      R => '0'
    );
tmp_65_fu_880_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_65_fu_880_p2_carry_n_0,
      CO(2) => tmp_65_fu_880_p2_carry_n_1,
      CO(1) => tmp_65_fu_880_p2_carry_n_2,
      CO(0) => tmp_65_fu_880_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => NLW_tmp_65_fu_880_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_65_fu_880_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_65_fu_880_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_65_fu_880_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_65_fu_880_p2_carry_i_8__0_n_0\
    );
\tmp_65_fu_880_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_65_fu_880_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_65_fu_880_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_65_fu_880_p2,
      CO(0) => \tmp_65_fu_880_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_65_fu_880_p2_carry__0_i_1__0_n_0\,
      DI(0) => \brmerge_reg_1598_reg[0]_0\(0),
      O(3 downto 0) => \NLW_tmp_65_fu_880_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \brmerge_reg_1598_reg[0]_1\(0),
      S(0) => \tmp_65_fu_880_p2_carry__0_i_4__0_n_0\
    );
\tmp_65_fu_880_p2_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^tmp_121_reg_1568_reg[0]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(11),
      I2 => \tmp_65_fu_880_p2_carry__0_0\(10),
      I3 => \^imagloc_x_reg_1562_reg[10]_0\(9),
      O => \tmp_65_fu_880_p2_carry__0_i_1__0_n_0\
    );
\tmp_65_fu_880_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(8),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(9),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(7),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(8),
      O => \tmp_65_fu_880_p2_carry__0_i_4__0_n_0\
    );
\tmp_65_fu_880_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(6),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(7),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(5),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(6),
      O => \tmp_65_fu_880_p2_carry_i_5__0_n_0\
    );
\tmp_65_fu_880_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(4),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(5),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(3),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(4),
      O => \tmp_65_fu_880_p2_carry_i_6__0_n_0\
    );
\tmp_65_fu_880_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(2),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(3),
      I2 => \^imagloc_x_reg_1562_reg[10]_0\(1),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(2),
      O => \tmp_65_fu_880_p2_carry_i_7__0_n_0\
    );
\tmp_65_fu_880_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[10]_0\(0),
      I1 => \tmp_65_fu_880_p2_carry__0_0\(1),
      I2 => \^imagloc_x_reg_1562_reg[0]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(0),
      O => \tmp_65_fu_880_p2_carry_i_8__0_n_0\
    );
tmp_67_fu_893_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_67_fu_893_p2_carry_n_0,
      CO(2) => tmp_67_fu_893_p2_carry_n_1,
      CO(1) => tmp_67_fu_893_p2_carry_n_2,
      CO(0) => tmp_67_fu_893_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_67_fu_893_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_67_fu_893_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_67_fu_893_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_67_fu_893_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_67_fu_893_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_67_fu_893_p2_carry_i_8__0_n_0\
    );
\tmp_67_fu_893_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_67_fu_893_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_67_fu_893_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_67_fu_893_p2,
      CO(0) => \tmp_67_fu_893_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \x_reg_1588_reg[10]_1\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_67_fu_893_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \x_reg_1588_reg[10]_2\(0),
      S(0) => \tmp_67_fu_893_p2_carry__0_i_4__0_n_0\
    );
\tmp_67_fu_893_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(9),
      I2 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(8),
      O => \tmp_67_fu_893_p2_carry__0_i_4__0_n_0\
    );
\tmp_67_fu_893_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(7),
      I2 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(6),
      O => \tmp_67_fu_893_p2_carry_i_5__0_n_0\
    );
\tmp_67_fu_893_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(5),
      I2 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(4),
      O => \tmp_67_fu_893_p2_carry_i_6__0_n_0\
    );
\tmp_67_fu_893_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(3),
      I2 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I3 => \tmp_65_fu_880_p2_carry__0_0\(2),
      O => \tmp_67_fu_893_p2_carry_i_7__0_n_0\
    );
\tmp_67_fu_893_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^imagloc_x_reg_1562_reg[0]_0\,
      I1 => \tmp_65_fu_880_p2_carry__0_0\(0),
      I2 => \^p_p2_i_i_reg_1574_reg[1]_0\(0),
      I3 => \tmp_65_fu_880_p2_carry__0_0\(1),
      O => \tmp_67_fu_893_p2_carry_i_8__0_n_0\
    );
\tmp_68_reg_1464[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAA9A"
    )
        port map (
      I0 => \^q\(9),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \tmp_68_reg_1464[10]_i_2__0_n_0\,
      I3 => \^q\(8),
      I4 => t_V_reg_309(8),
      I5 => \^q\(7),
      O => tmp_68_fu_526_p2(10)
    );
\tmp_68_reg_1464[10]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \tmp_68_reg_1464[10]_i_2__0_n_0\
    );
\tmp_68_reg_1464[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I1 => \tmp_68_reg_1464[10]_i_2__0_n_0\,
      I2 => \^q\(8),
      I3 => t_V_reg_309(8),
      I4 => \^q\(7),
      I5 => \^q\(9),
      O => tmp_68_fu_526_p2(11)
    );
\tmp_68_reg_1464[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => tmp_68_fu_526_p2(2)
    );
\tmp_68_reg_1464[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      O => tmp_68_fu_526_p2(3)
    );
\tmp_68_reg_1464[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => tmp_68_fu_526_p2(4)
    );
\tmp_68_reg_1464[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => tmp_68_fu_526_p2(5)
    );
\tmp_68_reg_1464[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA9AAAAAAAA"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \tmp_68_reg_1464[10]_i_2__0_n_0\,
      O => tmp_68_fu_526_p2(6)
    );
\tmp_68_reg_1464[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \icmp_reg_1444[0]_i_2__0_n_0\,
      O => \tmp_68_reg_1464[7]_i_1__0_n_0\
    );
\tmp_68_reg_1464[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => t_V_reg_309(8),
      I1 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(7),
      O => tmp_68_fu_526_p2(8)
    );
\tmp_68_reg_1464[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(8),
      I1 => t_V_reg_309(8),
      I2 => \icmp_reg_1444[0]_i_2__0_n_0\,
      I3 => \^q\(7),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => tmp_68_fu_526_p2(9)
    );
\tmp_68_reg_1464_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(10),
      Q => \^tmp_68_reg_1464_reg[10]_0\(8),
      R => '0'
    );
\tmp_68_reg_1464_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(11),
      Q => \^tmp_68_reg_1464_reg[11]_0\,
      R => '0'
    );
\tmp_68_reg_1464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(2),
      Q => \^tmp_68_reg_1464_reg[10]_0\(0),
      R => '0'
    );
\tmp_68_reg_1464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(3),
      Q => \^tmp_68_reg_1464_reg[10]_0\(1),
      R => '0'
    );
\tmp_68_reg_1464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(4),
      Q => \^tmp_68_reg_1464_reg[10]_0\(2),
      R => '0'
    );
\tmp_68_reg_1464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(5),
      Q => \^tmp_68_reg_1464_reg[10]_0\(3),
      R => '0'
    );
\tmp_68_reg_1464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(6),
      Q => \^tmp_68_reg_1464_reg[10]_0\(4),
      R => '0'
    );
\tmp_68_reg_1464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \tmp_68_reg_1464[7]_i_1__0_n_0\,
      Q => \^tmp_68_reg_1464_reg[10]_0\(5),
      R => '0'
    );
\tmp_68_reg_1464_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(8),
      Q => \^tmp_68_reg_1464_reg[10]_0\(6),
      R => '0'
    );
\tmp_68_reg_1464_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => tmp_68_fu_526_p2(9),
      Q => \^tmp_68_reg_1464_reg[10]_0\(7),
      R => '0'
    );
tmp_70_fu_599_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_70_fu_599_p2_carry_n_0,
      CO(2) => tmp_70_fu_599_p2_carry_n_1,
      CO(1) => tmp_70_fu_599_p2_carry_n_2,
      CO(0) => tmp_70_fu_599_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => \tmp_70_fu_599_p2_carry__0_0\(3 downto 0),
      O(3 downto 0) => NLW_tmp_70_fu_599_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_70_fu_599_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_70_fu_599_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_70_fu_599_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_70_fu_599_p2_carry_i_8__0_n_0\
    );
\tmp_70_fu_599_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_70_fu_599_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_70_fu_599_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => tmp_70_fu_599_p2,
      CO(0) => \tmp_70_fu_599_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \tmp_116_reg_1518_reg[1]_0\(1 downto 0),
      O(3 downto 0) => \NLW_tmp_70_fu_599_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_116_reg_1518_reg[1]_1\(0),
      S(0) => \tmp_70_fu_599_p2_carry__0_i_4__0_n_0\
    );
\tmp_70_fu_599_p2_carry__0_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(7),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(6),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_70_fu_599_p2_carry__0_i_4__0_n_0\
    );
\tmp_70_fu_599_p2_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(5),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(4),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_70_fu_599_p2_carry_i_5__0_n_0\
    );
\tmp_70_fu_599_p2_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(3),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(2),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => \tmp_70_fu_599_p2_carry_i_6__0_n_0\
    );
\tmp_70_fu_599_p2_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^tmp_68_reg_1464_reg[10]_0\(1),
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I2 => \^tmp_68_reg_1464_reg[10]_0\(0),
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_70_fu_599_p2_carry_i_7__0_n_0\
    );
\tmp_70_fu_599_p2_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => \tmp_70_fu_599_p2_carry_i_8__0_n_0\
    );
tmp_72_fu_618_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_72_fu_618_p2_carry_n_0,
      CO(2) => tmp_72_fu_618_p2_carry_n_1,
      CO(1) => tmp_72_fu_618_p2_carry_n_2,
      CO(0) => tmp_72_fu_618_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => \tmp_72_fu_618_p2_carry_i_1__0_n_0\,
      DI(2) => \tmp_72_fu_618_p2_carry_i_2__0_n_0\,
      DI(1) => \tmp_72_fu_618_p2_carry_i_3__0_n_0\,
      DI(0) => \tmp_72_fu_618_p2_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_tmp_72_fu_618_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \tmp_72_fu_618_p2_carry_i_5__0_n_0\,
      S(2) => \tmp_72_fu_618_p2_carry_i_6__0_n_0\,
      S(1) => \tmp_72_fu_618_p2_carry_i_7__0_n_0\,
      S(0) => \tmp_72_fu_618_p2_carry_i_8__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => tmp_72_fu_618_p2_carry_n_0,
      CO(3 downto 2) => \NLW_tmp_72_fu_618_p2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_72_fu_618_p2_carry__0_n_2\,
      CO(0) => \tmp_72_fu_618_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \tmp_72_fu_618_p2_carry__0_i_1__0_n_0\,
      DI(0) => \tmp_72_fu_618_p2_carry__0_i_2__0_n_0\,
      O(3 downto 0) => \NLW_tmp_72_fu_618_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \tmp_72_fu_618_p2_carry__0_i_3__0_n_0\,
      S(0) => \tmp_72_fu_618_p2_carry__0_i_4__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404540D040D540"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I1 => \icmp_reg_1444_reg_n_0_[0]\,
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      I4 => \^tmp_68_reg_1464_reg[10]_0\(8),
      I5 => p_assign_7_reg_1477(10),
      O => \tmp_72_fu_618_p2_carry__0_i_1__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \tmp_72_fu_618_p2_carry__0_i_5__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(6),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(8),
      O => \tmp_72_fu_618_p2_carry__0_i_2__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9033900009000933"
    )
        port map (
      I0 => \icmp_reg_1444_reg_n_0_[0]\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(11),
      I2 => p_assign_7_reg_1477(10),
      I3 => \^tmp_68_reg_1464_reg[11]_0\,
      I4 => \^tmp_68_reg_1464_reg[10]_0\(8),
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(10),
      O => \tmp_72_fu_618_p2_carry__0_i_3__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_72_fu_618_p2_carry__0_i_6__0_n_0\,
      I1 => p_assign_7_reg_1477(8),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(6),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(8),
      O => \tmp_72_fu_618_p2_carry__0_i_4__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(9),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(7),
      O => \tmp_72_fu_618_p2_carry__0_i_5__0_n_0\
    );
\tmp_72_fu_618_p2_carry__0_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(9),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(7),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(9),
      O => \tmp_72_fu_618_p2_carry__0_i_6__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(5),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(3),
      O => \tmp_72_fu_618_p2_carry_i_10__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(3),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(1),
      O => \tmp_72_fu_618_p2_carry_i_11__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(5),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(7),
      O => \tmp_72_fu_618_p2_carry_i_12__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(3),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(5),
      O => \tmp_72_fu_618_p2_carry_i_13__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \^tmp_68_reg_1464_reg[10]_0\(1),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(3),
      O => \tmp_72_fu_618_p2_carry_i_14__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(7),
      I1 => \tmp_72_fu_618_p2_carry_i_9__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(4),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(6),
      O => \tmp_72_fu_618_p2_carry_i_1__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(5),
      I1 => \tmp_72_fu_618_p2_carry_i_10__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(2),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(4),
      O => \tmp_72_fu_618_p2_carry_i_2__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(3),
      I1 => \tmp_72_fu_618_p2_carry_i_11__0_n_0\,
      I2 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      I3 => \^tmp_68_reg_1464_reg[10]_0\(0),
      I4 => \^tmp_68_reg_1464_reg[11]_0\,
      I5 => p_assign_7_reg_1477(2),
      O => \tmp_72_fu_618_p2_carry_i_3__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      I1 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => p_assign_7_reg_1477(1),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I5 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      O => \tmp_72_fu_618_p2_carry_i_4__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_72_fu_618_p2_carry_i_12__0_n_0\,
      I1 => p_assign_7_reg_1477(6),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(4),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(6),
      O => \tmp_72_fu_618_p2_carry_i_5__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_72_fu_618_p2_carry_i_13__0_n_0\,
      I1 => p_assign_7_reg_1477(4),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(2),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(4),
      O => \tmp_72_fu_618_p2_carry_i_6__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A80202A"
    )
        port map (
      I0 => \tmp_72_fu_618_p2_carry_i_14__0_n_0\,
      I1 => p_assign_7_reg_1477(2),
      I2 => \^tmp_68_reg_1464_reg[11]_0\,
      I3 => \^tmp_68_reg_1464_reg[10]_0\(0),
      I4 => \tmp_226_2_fu_693_p2_carry__0_0\(2),
      O => \tmp_72_fu_618_p2_carry_i_7__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \^p_assign_6_2_reg_1500_reg[0]_0\,
      I1 => \tmp_226_2_fu_693_p2_carry__0_0\(0),
      I2 => p_assign_7_reg_1477(1),
      I3 => \^tmp_68_reg_1464_reg[11]_0\,
      I4 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I5 => \tmp_226_2_fu_693_p2_carry__0_0\(1),
      O => \tmp_72_fu_618_p2_carry_i_8__0_n_0\
    );
\tmp_72_fu_618_p2_carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_assign_7_reg_1477(7),
      I1 => \^tmp_68_reg_1464_reg[11]_0\,
      I2 => \^tmp_68_reg_1464_reg[10]_0\(5),
      O => \tmp_72_fu_618_p2_carry_i_9__0_n_0\
    );
\tmp_77_reg_1523[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC30FC30FC3021ED"
    )
        port map (
      I0 => tmp_216_1_fu_641_p2,
      I1 => \^p_assign_6_1_reg_1482_reg[11]_0\,
      I2 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I3 => \^p_assign_7_1_reg_1495_reg[1]_0\,
      I4 => \tmp_77_reg_1523_reg[1]_3\,
      I5 => \tmp_226_1_fu_656_p2_carry__0_n_2\,
      O => tmp_77_fu_745_p3(1)
    );
\tmp_77_reg_1523_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => \^p_assign_6_1_reg_1482_reg[0]_0\(0),
      Q => \tmp_77_reg_1523_reg[1]_0\(0),
      R => '0'
    );
\tmp_77_reg_1523_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => tmp_77_fu_745_p3(1),
      Q => \tmp_77_reg_1523_reg[1]_0\(1),
      R => '0'
    );
\tmp_80_reg_1528[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_61_reg_1457,
      I1 => ap_CS_fsm_state3,
      O => tmp_116_reg_15180
    );
\tmp_80_reg_1528[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC3021EDFC30FC30"
    )
        port map (
      I0 => tmp_216_2_fu_678_p2,
      I1 => \^p_assign_6_2_reg_1500_reg[11]_0\,
      I2 => \^p_assign_6_2_reg_1500_reg[10]_0\(0),
      I3 => \^p_assign_6_1_reg_1482_reg[1]_0\,
      I4 => \tmp_226_2_fu_693_p2_carry__0_n_2\,
      I5 => \tmp_116_reg_1518_reg[1]_2\,
      O => tmp_80_fu_769_p3(1)
    );
\tmp_80_reg_1528_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => \^p_assign_6_2_reg_1500_reg[0]_0\,
      Q => tmp_80_reg_1528(0),
      R => '0'
    );
\tmp_80_reg_1528_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_reg_15180,
      D => tmp_80_fu_769_p3(1),
      Q => tmp_80_reg_1528(1),
      R => '0'
    );
\x_reg_1588[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[10]_0\(0),
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(9),
      I5 => p_assign_2_fu_897_p2(10),
      O => tmp_123_fu_935_p1(10)
    );
\x_reg_1588[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[2]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(1),
      I5 => p_assign_2_fu_897_p2(2),
      O => tmp_123_fu_935_p1(2)
    );
\x_reg_1588[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[3]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(2),
      I5 => p_assign_2_fu_897_p2(3),
      O => tmp_123_fu_935_p1(3)
    );
\x_reg_1588[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[4]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(3),
      I5 => p_assign_2_fu_897_p2(4),
      O => tmp_123_fu_935_p1(4)
    );
\x_reg_1588[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[5]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(4),
      I5 => p_assign_2_fu_897_p2(5),
      O => tmp_123_fu_935_p1(5)
    );
\x_reg_1588[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[6]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(5),
      I5 => p_assign_2_fu_897_p2(6),
      O => tmp_123_fu_935_p1(6)
    );
\x_reg_1588[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[7]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(6),
      I5 => p_assign_2_fu_897_p2(7),
      O => tmp_123_fu_935_p1(7)
    );
\x_reg_1588[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[8]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(7),
      I5 => p_assign_2_fu_897_p2(8),
      O => tmp_123_fu_935_p1(8)
    );
\x_reg_1588[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBBB0BB8F888088"
    )
        port map (
      I0 => \^p_p2_i_i_reg_1574_reg[9]_0\,
      I1 => tmp_67_fu_893_p2,
      I2 => \^tmp_121_reg_1568_reg[0]_0\,
      I3 => tmp_65_fu_880_p2,
      I4 => \^imagloc_x_reg_1562_reg[10]_0\(8),
      I5 => p_assign_2_fu_897_p2(9),
      O => tmp_123_fu_935_p1(9)
    );
\x_reg_1588_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(10),
      Q => x_reg_1588(10),
      R => '0'
    );
\x_reg_1588_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(2),
      Q => x_reg_1588(2),
      R => '0'
    );
\x_reg_1588_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(3),
      Q => x_reg_1588(3),
      R => '0'
    );
\x_reg_1588_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(4),
      Q => x_reg_1588(4),
      R => '0'
    );
\x_reg_1588_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(5),
      Q => x_reg_1588(5),
      R => '0'
    );
\x_reg_1588_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(6),
      Q => x_reg_1588(6),
      R => '0'
    );
\x_reg_1588_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(7),
      Q => x_reg_1588(7),
      R => '0'
    );
\x_reg_1588_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(8),
      Q => x_reg_1588(8),
      R => '0'
    );
\x_reg_1588_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => brmerge_reg_15980,
      D => tmp_123_fu_935_p1(9),
      Q => x_reg_1588(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Loop_2_proc_canny is
  port (
    \out_stream_last_V_1_state_reg[0]_0\ : out STD_LOGIC;
    Loop_2_proc_U0_canny_edges_data_stream_0_V_read : out STD_LOGIC;
    \tmp_116_mid2_v_reg_386_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_116_mid2_v_reg_386_reg[10]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \int_rows_V_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Loop_2_proc_U0_ap_done : out STD_LOGIC;
    out_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_1\ : out STD_LOGIC;
    out_stream_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_147_i_i3_reg_381_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    canny_edges_data_str_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TREADY : in STD_LOGIC;
    \tmp_147_i_i_mid1_reg_376[0]_i_4\ : in STD_LOGIC;
    \tmp_147_i_i_mid1_reg_376_reg[0]_0\ : in STD_LOGIC;
    \tmp_147_i_i_mid1_reg_376[0]_i_3_0\ : in STD_LOGIC;
    \tmp_147_i_i_mid1_reg_376_reg[0]_1\ : in STD_LOGIC;
    \tmp_147_i_i3_reg_381_reg[0]_1\ : in STD_LOGIC;
    \tmp_147_i_i3_reg_381_reg[0]_2\ : in STD_LOGIC;
    \tmp_147_i_i3_reg_381_reg[0]_3\ : in STD_LOGIC;
    \tmp_147_i_i3_reg_381_reg[0]_4\ : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    col_packets_cast_loc_empty_n : in STD_LOGIC;
    Loop_1_proc_U0_ap_idle : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Loop_2_proc_canny : entity is "Loop_2_proc_canny";
end base_canny_edge_0_1_Loop_2_proc_canny;

architecture STRUCTURE of base_canny_edge_0_1_Loop_2_proc_canny is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^loop_2_proc_u0_ap_done\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_2__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[8]_i_2_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm360_out : STD_LOGIC;
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_block_pp0_stage1_11001 : STD_LOGIC;
  signal ap_block_pp0_stage2_11001 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__6_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter12 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_phi_mux_indvar_flatten_phi_fu_143_p41 : STD_LOGIC;
  signal ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_phi_mux_r1_i_i_phi_fu_154_p4 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal ap_reg_pp0_iter1_exitcond_flatten_reg_357 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1_n_0\ : STD_LOGIC;
  signal bound_reg_352 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal c_fu_298_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal c_reg_421 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal c_reg_4210 : STD_LOGIC;
  signal \c_reg_421[8]_i_2_n_0\ : STD_LOGIC;
  signal col_packets_cast_loc_1_reg_319 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal exitcond7_reg_366 : STD_LOGIC;
  signal exitcond7_reg_3660 : STD_LOGIC;
  signal \exitcond7_reg_366[0]_i_2_n_0\ : STD_LOGIC;
  signal \exitcond7_reg_366[0]_i_3_n_0\ : STD_LOGIC;
  signal \exitcond7_reg_366[0]_i_4_n_0\ : STD_LOGIC;
  signal \exitcond7_reg_366_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \exitcond7_reg_366_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \exitcond_flatten_reg_357[0]_i_1_n_0\ : STD_LOGIC;
  signal \exitcond_flatten_reg_357_reg_n_0_[0]\ : STD_LOGIC;
  signal grp_fu_313_p2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \indvar_flatten_next_reg_361[0]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[0]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[0]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[0]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[0]_i_6_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[12]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[12]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[12]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[12]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[16]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[16]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[16]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[16]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[4]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[4]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[4]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[4]_i_5_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[8]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[8]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[8]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361[8]_i_5_n_0\ : STD_LOGIC;
  signal indvar_flatten_next_reg_361_reg : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten_next_reg_361_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal indvar_flatten_reg_139 : STD_LOGIC;
  signal \indvar_flatten_reg_139[19]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[12]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[13]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[14]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[15]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[16]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[17]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[18]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[19]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten_reg_139_reg_n_0_[9]\ : STD_LOGIC;
  signal \mOutPtr[1]_i_5_n_0\ : STD_LOGIC;
  signal out_stream_data_V_1_ack_in : STD_LOGIC;
  signal out_stream_data_V_1_load_B : STD_LOGIC;
  signal out_stream_data_V_1_payload_A : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal \out_stream_data_V_1_payload_A[31]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_data_V_1_payload_B : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal out_stream_data_V_1_sel : STD_LOGIC;
  signal out_stream_data_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal out_stream_data_V_1_sel_wr : STD_LOGIC;
  signal out_stream_data_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \out_stream_data_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_data_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_data_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal out_stream_last_V_1_ack_in : STD_LOGIC;
  signal out_stream_last_V_1_payload_A : STD_LOGIC;
  signal \out_stream_last_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_last_V_1_payload_B : STD_LOGIC;
  signal \out_stream_last_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_last_V_1_sel : STD_LOGIC;
  signal out_stream_last_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal out_stream_last_V_1_sel_wr : STD_LOGIC;
  signal out_stream_last_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \out_stream_last_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_last_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \^out_stream_last_v_1_state_reg[0]_0\ : STD_LOGIC;
  signal out_stream_last_V_tm_reg_406 : STD_LOGIC;
  signal out_stream_last_V_tm_reg_4060 : STD_LOGIC;
  signal \out_stream_last_V_tm_reg_406[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_user_V_1_ack_in : STD_LOGIC;
  signal out_stream_user_V_1_payload_A : STD_LOGIC;
  signal \out_stream_user_V_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_user_V_1_payload_B : STD_LOGIC;
  signal \out_stream_user_V_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal out_stream_user_V_1_sel : STD_LOGIC;
  signal out_stream_user_V_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal out_stream_user_V_1_sel_wr : STD_LOGIC;
  signal out_stream_user_V_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal \out_stream_user_V_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_1_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_391[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_391[0]_i_2_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_391[0]_i_6_n_0\ : STD_LOGIC;
  signal \out_stream_user_V_tm_reg_391_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_rec_i_i_mid2_fu_213_p3 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_1_rec_i_i_mid2_reg_371 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_10_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_11_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_12_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_13_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_14_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_15_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_16_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_17_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_18_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_19_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_20_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_21_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_22_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_23_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_24_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_25_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_6_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_7_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_8_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371[8]_i_9_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_2\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_3\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_1\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_2\ : STD_LOGIC;
  signal \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_3\ : STD_LOGIC;
  signal p_1_rec_i_i_reg_161 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal p_Result_s_fu_303_p5 : STD_LOGIC_VECTOR ( 23 downto 7 );
  signal r1_i_i_reg_150 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal r2_fu_221_p2 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal tmp_116_mid2_v_reg_386 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal tmp_116_mid2_v_reg_3860 : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[10]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[10]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[4]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[5]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[8]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_116_mid2_v_reg_386[9]_i_1_n_0\ : STD_LOGIC;
  signal \^tmp_116_mid2_v_reg_386_reg[10]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal tmp_126_i_i_fu_186_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_126_i_i_reg_341 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \tmp_126_i_i_reg_341[1]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[2]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[4]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[5]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[6]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[8]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[9]_inv_i_1_n_0\ : STD_LOGIC;
  signal \tmp_126_i_i_reg_341[9]_inv_i_2_n_0\ : STD_LOGIC;
  signal tmp_144_i_i_fu_269_p3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_147_i_i3_fu_232_p2 : STD_LOGIC;
  signal tmp_147_i_i3_reg_381 : STD_LOGIC;
  signal \tmp_147_i_i3_reg_381[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i3_reg_381[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i3_reg_381[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i3_reg_381_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_147_i_i3_reg_381_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_147_i_i3_reg_381_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_147_i_i_mid1_fu_227_p2 : STD_LOGIC;
  signal tmp_147_i_i_mid1_reg_376 : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal tmp_148_i_i_fu_283_p2 : STD_LOGIC;
  signal tmp_148_i_i_reg_396 : STD_LOGIC;
  signal \tmp_148_i_i_reg_396[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_148_i_i_reg_396[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_148_i_i_reg_396[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_148_i_i_reg_396_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_148_i_i_reg_396_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_148_i_i_reg_396_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_74_reg_401[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_75_reg_411[7]_i_1_n_0\ : STD_LOGIC;
  signal \NLW_exitcond7_reg_366_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_exitcond7_reg_366_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_indvar_flatten_next_reg_361_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_147_i_i3_reg_381_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_147_i_i_mid1_reg_376_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_148_i_i_reg_396_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair31";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \c_reg_421[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \c_reg_421[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \c_reg_421[3]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \c_reg_421[4]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \c_reg_421[7]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \c_reg_421[8]_i_1\ : label is "soft_lutpair39";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_361_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_361_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_361_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_361_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \indvar_flatten_next_reg_361_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_5\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \out_stream_TDATA[0]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \out_stream_TDATA[16]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_stream_TDATA[24]_INST_0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \out_stream_TDATA[8]_INST_0\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of out_stream_data_V_1_sel_rd_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of out_stream_data_V_1_sel_wr_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out_stream_data_V_1_state[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of out_stream_last_V_1_sel_rd_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \out_stream_last_V_1_state[1]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of out_stream_user_V_1_sel_rd_i_1 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of out_stream_user_V_1_sel_wr_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \out_stream_user_V_1_state[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[1]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[2]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[7]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[8]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \tmp_126_i_i_reg_341[9]_inv_i_1\ : label is "soft_lutpair38";
begin
  E(0) <= \^e\(0);
  Loop_2_proc_U0_ap_done <= \^loop_2_proc_u0_ap_done\;
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  \out_stream_last_V_1_state_reg[0]_0\ <= \^out_stream_last_v_1_state_reg[0]_0\;
  \tmp_116_mid2_v_reg_386_reg[10]_0\(6 downto 0) <= \^tmp_116_mid2_v_reg_386_reg[10]_0\(6 downto 0);
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444444444444444"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^ap_cs_fsm_reg[0]_0\(0),
      I2 => ap_CS_fsm_state11,
      I3 => out_stream_data_V_1_ack_in,
      I4 => out_stream_user_V_1_ack_in,
      I5 => out_stream_last_V_1_ack_in,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20FFFFFF20FF20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_NS_fsm360_out,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_CS_fsm_state4,
      I4 => ap_block_pp0_stage2_11001,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"020A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => canny_edges_data_str_empty_n,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => out_stream_last_V_1_ack_in,
      O => ap_block_pp0_stage0_11001
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I2 => canny_edges_data_str_empty_n,
      O => ap_block_pp0_stage2_11001
    );
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_2__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_block_pp0_stage1_11001,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[5]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB1BB11FFF5FF55"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => canny_edges_data_str_empty_n,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => out_stream_last_V_1_ack_in,
      I5 => ap_condition_pp0_exit_iter0_state5,
      O => \ap_CS_fsm[5]_i_2__2_n_0\
    );
\ap_CS_fsm[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010FF1010"
    )
        port map (
      I0 => canny_edges_data_str_empty_n,
      I1 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => out_stream_last_V_1_ack_in,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      O => ap_block_pp0_stage1_11001
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F888888888"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => canny_edges_data_str_empty_n,
      I5 => ap_CS_fsm_pp0_stage2,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFDFDF55"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      I4 => out_stream_last_V_1_ack_in,
      I5 => ap_block_pp0_stage2_11001,
      O => \ap_CS_fsm[6]_i_2_n_0\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAA2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => canny_edges_data_str_empty_n,
      I4 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFEAEA"
    )
        port map (
      I0 => \ap_CS_fsm[8]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_NS_fsm360_out,
      I3 => \^loop_2_proc_u0_ap_done\,
      I4 => ap_CS_fsm_state11,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020202000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      I4 => out_stream_last_V_1_ack_in,
      I5 => ap_block_pp0_stage2_11001,
      O => \ap_CS_fsm[8]_i_2_n_0\
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm360_out
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp0_stage1,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp0_stage2,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_pp0_stage3,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state11,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000E0E0E0E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state4,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => ap_condition_pp0_exit_iter0_state5,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter0_i_1__6_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__6_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C0A0A000C0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state4,
      I4 => ap_enable_reg_pp0_iter12,
      I5 => ap_condition_pp0_exit_iter0_state5,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_0\
    );
\ap_enable_reg_pp0_iter1_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333323322222222"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_block_pp0_stage2_11001,
      I2 => out_stream_last_V_1_ack_in,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      I5 => ap_CS_fsm_pp0_stage1,
      O => ap_enable_reg_pp0_iter12
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF5F5A0A0A0A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => out_stream_last_V_1_ack_in,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => canny_edges_data_str_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      O => \ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1_n_0\
    );
\ap_reg_pp0_iter1_exitcond_flatten_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_reg_pp0_iter1_exitcond_flatten_reg_357[0]_i_1_n_0\,
      Q => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      R => '0'
    );
\bound_reg_352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(0),
      Q => bound_reg_352(0),
      R => '0'
    );
\bound_reg_352_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(10),
      Q => bound_reg_352(10),
      R => '0'
    );
\bound_reg_352_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(11),
      Q => bound_reg_352(11),
      R => '0'
    );
\bound_reg_352_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(12),
      Q => bound_reg_352(12),
      R => '0'
    );
\bound_reg_352_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(13),
      Q => bound_reg_352(13),
      R => '0'
    );
\bound_reg_352_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(14),
      Q => bound_reg_352(14),
      R => '0'
    );
\bound_reg_352_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(15),
      Q => bound_reg_352(15),
      R => '0'
    );
\bound_reg_352_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(16),
      Q => bound_reg_352(16),
      R => '0'
    );
\bound_reg_352_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(17),
      Q => bound_reg_352(17),
      R => '0'
    );
\bound_reg_352_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(18),
      Q => bound_reg_352(18),
      R => '0'
    );
\bound_reg_352_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(19),
      Q => bound_reg_352(19),
      R => '0'
    );
\bound_reg_352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(1),
      Q => bound_reg_352(1),
      R => '0'
    );
\bound_reg_352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(2),
      Q => bound_reg_352(2),
      R => '0'
    );
\bound_reg_352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(3),
      Q => bound_reg_352(3),
      R => '0'
    );
\bound_reg_352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(4),
      Q => bound_reg_352(4),
      R => '0'
    );
\bound_reg_352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(5),
      Q => bound_reg_352(5),
      R => '0'
    );
\bound_reg_352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(6),
      Q => bound_reg_352(6),
      R => '0'
    );
\bound_reg_352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(7),
      Q => bound_reg_352(7),
      R => '0'
    );
\bound_reg_352_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(8),
      Q => bound_reg_352(8),
      R => '0'
    );
\bound_reg_352_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_fu_313_p2(9),
      Q => bound_reg_352(9),
      R => '0'
    );
\c_reg_421[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(0),
      O => c_fu_298_p2(0)
    );
\c_reg_421[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(0),
      I1 => p_1_rec_i_i_mid2_reg_371(1),
      O => c_fu_298_p2(1)
    );
\c_reg_421[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(0),
      I1 => p_1_rec_i_i_mid2_reg_371(1),
      I2 => p_1_rec_i_i_mid2_reg_371(2),
      O => c_fu_298_p2(2)
    );
\c_reg_421[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(1),
      I1 => p_1_rec_i_i_mid2_reg_371(0),
      I2 => p_1_rec_i_i_mid2_reg_371(2),
      I3 => p_1_rec_i_i_mid2_reg_371(3),
      O => c_fu_298_p2(3)
    );
\c_reg_421[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(2),
      I1 => p_1_rec_i_i_mid2_reg_371(0),
      I2 => p_1_rec_i_i_mid2_reg_371(1),
      I3 => p_1_rec_i_i_mid2_reg_371(3),
      I4 => p_1_rec_i_i_mid2_reg_371(4),
      O => c_fu_298_p2(4)
    );
\c_reg_421[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(3),
      I1 => p_1_rec_i_i_mid2_reg_371(1),
      I2 => p_1_rec_i_i_mid2_reg_371(0),
      I3 => p_1_rec_i_i_mid2_reg_371(2),
      I4 => p_1_rec_i_i_mid2_reg_371(4),
      I5 => p_1_rec_i_i_mid2_reg_371(5),
      O => c_fu_298_p2(5)
    );
\c_reg_421[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \c_reg_421[8]_i_2_n_0\,
      I1 => p_1_rec_i_i_mid2_reg_371(6),
      O => c_fu_298_p2(6)
    );
\c_reg_421[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \c_reg_421[8]_i_2_n_0\,
      I1 => p_1_rec_i_i_mid2_reg_371(6),
      I2 => p_1_rec_i_i_mid2_reg_371(7),
      O => c_fu_298_p2(7)
    );
\c_reg_421[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(6),
      I1 => \c_reg_421[8]_i_2_n_0\,
      I2 => p_1_rec_i_i_mid2_reg_371(7),
      I3 => p_1_rec_i_i_mid2_reg_371(8),
      O => c_fu_298_p2(8)
    );
\c_reg_421[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_reg_371(5),
      I1 => p_1_rec_i_i_mid2_reg_371(3),
      I2 => p_1_rec_i_i_mid2_reg_371(1),
      I3 => p_1_rec_i_i_mid2_reg_371(0),
      I4 => p_1_rec_i_i_mid2_reg_371(2),
      I5 => p_1_rec_i_i_mid2_reg_371(4),
      O => \c_reg_421[8]_i_2_n_0\
    );
\c_reg_421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(0),
      Q => c_reg_421(0),
      R => '0'
    );
\c_reg_421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(1),
      Q => c_reg_421(1),
      R => '0'
    );
\c_reg_421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(2),
      Q => c_reg_421(2),
      R => '0'
    );
\c_reg_421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(3),
      Q => c_reg_421(3),
      R => '0'
    );
\c_reg_421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(4),
      Q => c_reg_421(4),
      R => '0'
    );
\c_reg_421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(5),
      Q => c_reg_421(5),
      R => '0'
    );
\c_reg_421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(6),
      Q => c_reg_421(6),
      R => '0'
    );
\c_reg_421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(7),
      Q => c_reg_421(7),
      R => '0'
    );
\c_reg_421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => c_fu_298_p2(8),
      Q => c_reg_421(8),
      R => '0'
    );
canny_edge_mul_muqcK_U69: entity work.base_canny_edge_0_1_canny_edge_mul_muqcK
     port map (
      D(19 downto 0) => grp_fu_313_p2(19 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      p_reg_reg(8 downto 0) => col_packets_cast_loc_1_reg_319(8 downto 0)
    );
\col_packets_cast_loc_1_reg_319[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => Duplicate_U0_ap_start,
      I2 => col_packets_cast_loc_empty_n,
      O => \^e\(0)
    );
\col_packets_cast_loc_1_reg_319_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(0),
      Q => col_packets_cast_loc_1_reg_319(0),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(1),
      Q => col_packets_cast_loc_1_reg_319(1),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(2),
      Q => col_packets_cast_loc_1_reg_319(2),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(3),
      Q => col_packets_cast_loc_1_reg_319(3),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(4),
      Q => col_packets_cast_loc_1_reg_319(4),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(5),
      Q => col_packets_cast_loc_1_reg_319(5),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(6),
      Q => col_packets_cast_loc_1_reg_319(6),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(7),
      Q => col_packets_cast_loc_1_reg_319(7),
      R => '0'
    );
\col_packets_cast_loc_1_reg_319_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \out\(8),
      Q => col_packets_cast_loc_1_reg_319(8),
      R => '0'
    );
\exitcond7_reg_366[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(6),
      I1 => col_packets_cast_loc_1_reg_319(6),
      I2 => col_packets_cast_loc_1_reg_319(8),
      I3 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(8),
      I4 => col_packets_cast_loc_1_reg_319(7),
      I5 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(7),
      O => \exitcond7_reg_366[0]_i_2_n_0\
    );
\exitcond7_reg_366[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(3),
      I1 => col_packets_cast_loc_1_reg_319(3),
      I2 => col_packets_cast_loc_1_reg_319(5),
      I3 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(5),
      I4 => col_packets_cast_loc_1_reg_319(4),
      I5 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(4),
      O => \exitcond7_reg_366[0]_i_3_n_0\
    );
\exitcond7_reg_366[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(0),
      I1 => col_packets_cast_loc_1_reg_319(0),
      I2 => col_packets_cast_loc_1_reg_319(2),
      I3 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(2),
      I4 => col_packets_cast_loc_1_reg_319(1),
      I5 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(1),
      O => \exitcond7_reg_366[0]_i_4_n_0\
    );
\exitcond7_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => p_0_in,
      Q => exitcond7_reg_366,
      R => '0'
    );
\exitcond7_reg_366_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_exitcond7_reg_366_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => p_0_in,
      CO(1) => \exitcond7_reg_366_reg[0]_i_1_n_2\,
      CO(0) => \exitcond7_reg_366_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \NLW_exitcond7_reg_366_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \exitcond7_reg_366[0]_i_2_n_0\,
      S(1) => \exitcond7_reg_366[0]_i_3_n_0\,
      S(0) => \exitcond7_reg_366[0]_i_4_n_0\
    );
\exitcond_flatten_reg_357[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB80BB00BB88BB88"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state5,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => out_stream_last_V_1_ack_in,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => canny_edges_data_str_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \exitcond_flatten_reg_357[0]_i_1_n_0\
    );
\exitcond_flatten_reg_357_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \exitcond_flatten_reg_357[0]_i_1_n_0\,
      Q => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_next_reg_361[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880880088888888"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => out_stream_last_V_1_ack_in,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => canny_edges_data_str_empty_n,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \indvar_flatten_next_reg_361[0]_i_1_n_0\
    );
\indvar_flatten_next_reg_361[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(3),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[3]\,
      O => \indvar_flatten_next_reg_361[0]_i_3_n_0\
    );
\indvar_flatten_next_reg_361[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(2),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[2]\,
      O => \indvar_flatten_next_reg_361[0]_i_4_n_0\
    );
\indvar_flatten_next_reg_361[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(1),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[1]\,
      O => \indvar_flatten_next_reg_361[0]_i_5_n_0\
    );
\indvar_flatten_next_reg_361[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51555D55"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(0),
      O => \indvar_flatten_next_reg_361[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_361[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(15),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[15]\,
      O => \indvar_flatten_next_reg_361[12]_i_2_n_0\
    );
\indvar_flatten_next_reg_361[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(14),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[14]\,
      O => \indvar_flatten_next_reg_361[12]_i_3_n_0\
    );
\indvar_flatten_next_reg_361[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(13),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[13]\,
      O => \indvar_flatten_next_reg_361[12]_i_4_n_0\
    );
\indvar_flatten_next_reg_361[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(12),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[12]\,
      O => \indvar_flatten_next_reg_361[12]_i_5_n_0\
    );
\indvar_flatten_next_reg_361[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(19),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[19]\,
      O => \indvar_flatten_next_reg_361[16]_i_2_n_0\
    );
\indvar_flatten_next_reg_361[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(18),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[18]\,
      O => \indvar_flatten_next_reg_361[16]_i_3_n_0\
    );
\indvar_flatten_next_reg_361[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(17),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[17]\,
      O => \indvar_flatten_next_reg_361[16]_i_4_n_0\
    );
\indvar_flatten_next_reg_361[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(16),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[16]\,
      O => \indvar_flatten_next_reg_361[16]_i_5_n_0\
    );
\indvar_flatten_next_reg_361[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(7),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[7]\,
      O => \indvar_flatten_next_reg_361[4]_i_2_n_0\
    );
\indvar_flatten_next_reg_361[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(6),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[6]\,
      O => \indvar_flatten_next_reg_361[4]_i_3_n_0\
    );
\indvar_flatten_next_reg_361[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(5),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[5]\,
      O => \indvar_flatten_next_reg_361[4]_i_4_n_0\
    );
\indvar_flatten_next_reg_361[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(4),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[4]\,
      O => \indvar_flatten_next_reg_361[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_361[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(11),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[11]\,
      O => \indvar_flatten_next_reg_361[8]_i_2_n_0\
    );
\indvar_flatten_next_reg_361[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(10),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[10]\,
      O => \indvar_flatten_next_reg_361[8]_i_3_n_0\
    );
\indvar_flatten_next_reg_361[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(9),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[9]\,
      O => \indvar_flatten_next_reg_361[8]_i_4_n_0\
    );
\indvar_flatten_next_reg_361[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0800"
    )
        port map (
      I0 => indvar_flatten_next_reg_361_reg(8),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => \indvar_flatten_reg_139_reg_n_0_[8]\,
      O => \indvar_flatten_next_reg_361[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_361_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[0]_i_2_n_7\,
      Q => indvar_flatten_next_reg_361_reg(0),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_0\,
      CO(2) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_1\,
      CO(1) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_2\,
      CO(0) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_4\,
      O(2) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_5\,
      O(1) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_6\,
      O(0) => \indvar_flatten_next_reg_361_reg[0]_i_2_n_7\,
      S(3) => \indvar_flatten_next_reg_361[0]_i_3_n_0\,
      S(2) => \indvar_flatten_next_reg_361[0]_i_4_n_0\,
      S(1) => \indvar_flatten_next_reg_361[0]_i_5_n_0\,
      S(0) => \indvar_flatten_next_reg_361[0]_i_6_n_0\
    );
\indvar_flatten_next_reg_361_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[8]_i_1_n_5\,
      Q => indvar_flatten_next_reg_361_reg(10),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[8]_i_1_n_4\,
      Q => indvar_flatten_next_reg_361_reg(11),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[12]_i_1_n_7\,
      Q => indvar_flatten_next_reg_361_reg(12),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_361_reg[8]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_361_reg[12]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_361[12]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_361[12]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_361[12]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_361[12]_i_5_n_0\
    );
\indvar_flatten_next_reg_361_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[12]_i_1_n_6\,
      Q => indvar_flatten_next_reg_361_reg(13),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[12]_i_1_n_5\,
      Q => indvar_flatten_next_reg_361_reg(14),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[12]_i_1_n_4\,
      Q => indvar_flatten_next_reg_361_reg(15),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[16]_i_1_n_7\,
      Q => indvar_flatten_next_reg_361_reg(16),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_361_reg[12]_i_1_n_0\,
      CO(3) => \NLW_indvar_flatten_next_reg_361_reg[16]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_361_reg[16]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_361[16]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_361[16]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_361[16]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_361[16]_i_5_n_0\
    );
\indvar_flatten_next_reg_361_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[16]_i_1_n_6\,
      Q => indvar_flatten_next_reg_361_reg(17),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[16]_i_1_n_5\,
      Q => indvar_flatten_next_reg_361_reg(18),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[16]_i_1_n_4\,
      Q => indvar_flatten_next_reg_361_reg(19),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[0]_i_2_n_6\,
      Q => indvar_flatten_next_reg_361_reg(1),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[0]_i_2_n_5\,
      Q => indvar_flatten_next_reg_361_reg(2),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[0]_i_2_n_4\,
      Q => indvar_flatten_next_reg_361_reg(3),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[4]_i_1_n_7\,
      Q => indvar_flatten_next_reg_361_reg(4),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_361_reg[0]_i_2_n_0\,
      CO(3) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_361_reg[4]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_361[4]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_361[4]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_361[4]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_361[4]_i_5_n_0\
    );
\indvar_flatten_next_reg_361_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[4]_i_1_n_6\,
      Q => indvar_flatten_next_reg_361_reg(5),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[4]_i_1_n_5\,
      Q => indvar_flatten_next_reg_361_reg(6),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[4]_i_1_n_4\,
      Q => indvar_flatten_next_reg_361_reg(7),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[8]_i_1_n_7\,
      Q => indvar_flatten_next_reg_361_reg(8),
      R => '0'
    );
\indvar_flatten_next_reg_361_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \indvar_flatten_next_reg_361_reg[4]_i_1_n_0\,
      CO(3) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_0\,
      CO(2) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_1\,
      CO(1) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_2\,
      CO(0) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_4\,
      O(2) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_5\,
      O(1) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_6\,
      O(0) => \indvar_flatten_next_reg_361_reg[8]_i_1_n_7\,
      S(3) => \indvar_flatten_next_reg_361[8]_i_2_n_0\,
      S(2) => \indvar_flatten_next_reg_361[8]_i_3_n_0\,
      S(1) => \indvar_flatten_next_reg_361[8]_i_4_n_0\,
      S(0) => \indvar_flatten_next_reg_361[8]_i_5_n_0\
    );
\indvar_flatten_next_reg_361_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_next_reg_361[0]_i_1_n_0\,
      D => \indvar_flatten_next_reg_361_reg[8]_i_1_n_6\,
      Q => indvar_flatten_next_reg_361_reg(9),
      R => '0'
    );
\indvar_flatten_reg_139[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => canny_edges_data_str_empty_n,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => out_stream_last_V_1_ack_in,
      I5 => ap_CS_fsm_pp0_stage0,
      O => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => out_stream_last_V_1_ack_in,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => canny_edges_data_str_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \indvar_flatten_reg_139[19]_i_2_n_0\
    );
\indvar_flatten_reg_139_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(0),
      Q => \indvar_flatten_reg_139_reg_n_0_[0]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(10),
      Q => \indvar_flatten_reg_139_reg_n_0_[10]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(11),
      Q => \indvar_flatten_reg_139_reg_n_0_[11]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(12),
      Q => \indvar_flatten_reg_139_reg_n_0_[12]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(13),
      Q => \indvar_flatten_reg_139_reg_n_0_[13]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(14),
      Q => \indvar_flatten_reg_139_reg_n_0_[14]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(15),
      Q => \indvar_flatten_reg_139_reg_n_0_[15]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(16),
      Q => \indvar_flatten_reg_139_reg_n_0_[16]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(17),
      Q => \indvar_flatten_reg_139_reg_n_0_[17]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(18),
      Q => \indvar_flatten_reg_139_reg_n_0_[18]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(19),
      Q => \indvar_flatten_reg_139_reg_n_0_[19]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(1),
      Q => \indvar_flatten_reg_139_reg_n_0_[1]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(2),
      Q => \indvar_flatten_reg_139_reg_n_0_[2]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(3),
      Q => \indvar_flatten_reg_139_reg_n_0_[3]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(4),
      Q => \indvar_flatten_reg_139_reg_n_0_[4]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(5),
      Q => \indvar_flatten_reg_139_reg_n_0_[5]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(6),
      Q => \indvar_flatten_reg_139_reg_n_0_[6]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(7),
      Q => \indvar_flatten_reg_139_reg_n_0_[7]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(8),
      Q => \indvar_flatten_reg_139_reg_n_0_[8]\,
      R => indvar_flatten_reg_139
    );
\indvar_flatten_reg_139_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => indvar_flatten_next_reg_361_reg(9),
      Q => \indvar_flatten_reg_139_reg_n_0_[9]\,
      R => indvar_flatten_reg_139
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => Loop_1_proc_U0_ap_idle,
      I2 => int_ap_idle_reg(0),
      I3 => Duplicate_U0_ap_start,
      I4 => int_ap_idle_reg_0(0),
      O => \ap_CS_fsm_reg[0]_1\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_CS_fsm_state11,
      I1 => out_stream_data_V_1_ack_in,
      I2 => out_stream_user_V_1_ack_in,
      I3 => out_stream_last_V_1_ack_in,
      O => \^loop_2_proc_u0_ap_done\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAAFEAAFEAA"
    )
        port map (
      I0 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \mOutPtr[1]_i_5_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => out_stream_last_V_tm_reg_4060,
      O => Loop_2_proc_U0_canny_edges_data_stream_0_V_read
    );
\mOutPtr[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I1 => canny_edges_data_str_empty_n,
      I2 => ap_enable_reg_pp0_iter0,
      O => \mOutPtr[1]_i_5_n_0\
    );
\out_stream_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(7),
      I1 => out_stream_data_V_1_payload_A(7),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(0)
    );
\out_stream_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(23),
      I1 => out_stream_data_V_1_payload_A(23),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(2)
    );
\out_stream_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(31),
      I1 => out_stream_data_V_1_payload_A(31),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(3)
    );
\out_stream_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => out_stream_data_V_1_payload_B(15),
      I1 => out_stream_data_V_1_payload_A(15),
      I2 => out_stream_data_V_1_sel,
      O => out_stream_TDATA(1)
    );
\out_stream_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_stream_last_V_1_payload_B,
      I1 => out_stream_last_V_1_sel,
      I2 => out_stream_last_V_1_payload_A,
      O => out_stream_TLAST(0)
    );
\out_stream_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => out_stream_user_V_1_payload_B,
      I1 => out_stream_user_V_1_sel,
      I2 => out_stream_user_V_1_payload_A,
      O => out_stream_TUSER(0)
    );
\out_stream_data_V_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      I1 => out_stream_data_V_1_ack_in,
      I2 => out_stream_data_V_1_sel_wr,
      O => \out_stream_data_V_1_payload_A[31]_i_1_n_0\
    );
\out_stream_data_V_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_stream_data_V_1_payload_A[31]_i_1_n_0\,
      D => p_Result_s_fu_303_p5(15),
      Q => out_stream_data_V_1_payload_A(15),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_stream_data_V_1_payload_A[31]_i_1_n_0\,
      D => p_Result_s_fu_303_p5(23),
      Q => out_stream_data_V_1_payload_A(23),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_stream_data_V_1_payload_A[31]_i_1_n_0\,
      D => D(0),
      Q => out_stream_data_V_1_payload_A(31),
      R => '0'
    );
\out_stream_data_V_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \out_stream_data_V_1_payload_A[31]_i_1_n_0\,
      D => p_Result_s_fu_303_p5(7),
      Q => out_stream_data_V_1_payload_A(7),
      R => '0'
    );
\out_stream_data_V_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => out_stream_data_V_1_sel_wr,
      I1 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      I2 => out_stream_data_V_1_ack_in,
      O => out_stream_data_V_1_load_B
    );
\out_stream_data_V_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_303_p5(15),
      Q => out_stream_data_V_1_payload_B(15),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_303_p5(23),
      Q => out_stream_data_V_1_payload_B(23),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => D(0),
      Q => out_stream_data_V_1_payload_B(31),
      R => '0'
    );
\out_stream_data_V_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_stream_data_V_1_load_B,
      D => p_Result_s_fu_303_p5(7),
      Q => out_stream_data_V_1_payload_B(7),
      R => '0'
    );
out_stream_data_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_stream_TREADY,
      I1 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      I2 => out_stream_data_V_1_sel,
      O => out_stream_data_V_1_sel_rd_i_1_n_0
    );
out_stream_data_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_data_V_1_sel_rd_i_1_n_0,
      Q => out_stream_data_V_1_sel,
      R => SS(0)
    );
out_stream_data_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_stream_data_V_1_ack_in,
      I1 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      I2 => out_stream_data_V_1_sel_wr,
      O => out_stream_data_V_1_sel_wr_i_1_n_0
    );
out_stream_data_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_data_V_1_sel_wr_i_1_n_0,
      Q => out_stream_data_V_1_sel_wr,
      R => SS(0)
    );
\out_stream_data_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      I2 => out_stream_data_V_1_ack_in,
      I3 => out_stream_TREADY,
      I4 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      O => \out_stream_data_V_1_state[0]_i_1_n_0\
    );
\out_stream_data_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFCF"
    )
        port map (
      I0 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      I1 => out_stream_TREADY,
      I2 => \out_stream_data_V_1_state_reg_n_0_[0]\,
      I3 => out_stream_data_V_1_ack_in,
      O => \out_stream_data_V_1_state[1]_i_1_n_0\
    );
\out_stream_data_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_data_V_1_state[0]_i_1_n_0\,
      Q => \out_stream_data_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\out_stream_data_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_data_V_1_state[1]_i_1_n_0\,
      Q => out_stream_data_V_1_ack_in,
      R => SS(0)
    );
\out_stream_last_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => out_stream_last_V_tm_reg_406,
      I1 => \^out_stream_last_v_1_state_reg[0]_0\,
      I2 => out_stream_last_V_1_ack_in,
      I3 => out_stream_last_V_1_sel_wr,
      I4 => out_stream_last_V_1_payload_A,
      O => \out_stream_last_V_1_payload_A[0]_i_1_n_0\
    );
\out_stream_last_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_payload_A[0]_i_1_n_0\,
      Q => out_stream_last_V_1_payload_A,
      R => '0'
    );
\out_stream_last_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => out_stream_last_V_tm_reg_406,
      I1 => out_stream_last_V_1_sel_wr,
      I2 => \^out_stream_last_v_1_state_reg[0]_0\,
      I3 => out_stream_last_V_1_ack_in,
      I4 => out_stream_last_V_1_payload_B,
      O => \out_stream_last_V_1_payload_B[0]_i_1_n_0\
    );
\out_stream_last_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_payload_B[0]_i_1_n_0\,
      Q => out_stream_last_V_1_payload_B,
      R => '0'
    );
out_stream_last_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^out_stream_last_v_1_state_reg[0]_0\,
      I1 => out_stream_TREADY,
      I2 => out_stream_last_V_1_sel,
      O => out_stream_last_V_1_sel_rd_i_1_n_0
    );
out_stream_last_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_last_V_1_sel_rd_i_1_n_0,
      Q => out_stream_last_V_1_sel,
      R => SS(0)
    );
out_stream_last_V_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => out_stream_last_V_1_ack_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => canny_edges_data_str_empty_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => out_stream_last_V_1_sel_wr,
      O => out_stream_last_V_1_sel_wr_i_1_n_0
    );
out_stream_last_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_last_V_1_sel_wr_i_1_n_0,
      Q => out_stream_last_V_1_sel_wr,
      R => SS(0)
    );
\out_stream_last_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_stream_last_v_1_state_reg[0]_0\,
      I2 => out_stream_last_V_1_ack_in,
      I3 => out_stream_TREADY,
      I4 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      O => \out_stream_last_V_1_state[0]_i_1_n_0\
    );
\out_stream_last_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => out_stream_last_V_1_ack_in,
      I1 => \^out_stream_last_v_1_state_reg[0]_0\,
      I2 => out_stream_TREADY,
      I3 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      O => \out_stream_last_V_1_state[1]_i_1_n_0\
    );
\out_stream_last_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_state[0]_i_1_n_0\,
      Q => \^out_stream_last_v_1_state_reg[0]_0\,
      R => '0'
    );
\out_stream_last_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_1_state[1]_i_1_n_0\,
      Q => out_stream_last_V_1_ack_in,
      R => SS(0)
    );
\out_stream_last_V_tm_reg_406[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => tmp_147_i_i_mid1_reg_376,
      I1 => exitcond7_reg_366,
      I2 => tmp_147_i_i3_reg_381,
      I3 => tmp_148_i_i_reg_396,
      I4 => out_stream_last_V_tm_reg_4060,
      I5 => out_stream_last_V_tm_reg_406,
      O => \out_stream_last_V_tm_reg_406[0]_i_1_n_0\
    );
\out_stream_last_V_tm_reg_406[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202000202"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I2 => ap_block_pp0_stage2_11001,
      I3 => out_stream_last_V_1_ack_in,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => ap_reg_pp0_iter1_exitcond_flatten_reg_357,
      O => out_stream_last_V_tm_reg_4060
    );
\out_stream_last_V_tm_reg_406_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_last_V_tm_reg_406[0]_i_1_n_0\,
      Q => out_stream_last_V_tm_reg_406,
      R => '0'
    );
\out_stream_user_V_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAE00A2"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_391_reg_n_0_[0]\,
      I1 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I2 => out_stream_user_V_1_ack_in,
      I3 => out_stream_user_V_1_sel_wr,
      I4 => out_stream_user_V_1_payload_A,
      O => \out_stream_user_V_1_payload_A[0]_i_1_n_0\
    );
\out_stream_user_V_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_payload_A[0]_i_1_n_0\,
      Q => out_stream_user_V_1_payload_A,
      R => '0'
    );
\out_stream_user_V_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFB8808"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_391_reg_n_0_[0]\,
      I1 => out_stream_user_V_1_sel_wr,
      I2 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I3 => out_stream_user_V_1_ack_in,
      I4 => out_stream_user_V_1_payload_B,
      O => \out_stream_user_V_1_payload_B[0]_i_1_n_0\
    );
\out_stream_user_V_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_payload_B[0]_i_1_n_0\,
      Q => out_stream_user_V_1_payload_B,
      R => '0'
    );
out_stream_user_V_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I1 => out_stream_TREADY,
      I2 => out_stream_user_V_1_sel,
      O => out_stream_user_V_1_sel_rd_i_1_n_0
    );
out_stream_user_V_1_sel_rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_user_V_1_sel_rd_i_1_n_0,
      Q => out_stream_user_V_1_sel,
      R => SS(0)
    );
out_stream_user_V_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_stream_user_V_1_ack_in,
      I1 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      I2 => out_stream_user_V_1_sel_wr,
      O => out_stream_user_V_1_sel_wr_i_1_n_0
    );
out_stream_user_V_1_sel_wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => out_stream_user_V_1_sel_wr_i_1_n_0,
      Q => out_stream_user_V_1_sel_wr,
      R => SS(0)
    );
\out_stream_user_V_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A80888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I2 => out_stream_user_V_1_ack_in,
      I3 => out_stream_TREADY,
      I4 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      O => \out_stream_user_V_1_state[0]_i_1_n_0\
    );
\out_stream_user_V_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F3FB"
    )
        port map (
      I0 => out_stream_user_V_1_ack_in,
      I1 => \out_stream_user_V_1_state_reg_n_0_[0]\,
      I2 => out_stream_TREADY,
      I3 => \indvar_flatten_reg_139[19]_i_2_n_0\,
      O => \out_stream_user_V_1_state[1]_i_1_n_0\
    );
\out_stream_user_V_1_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_state[0]_i_1_n_0\,
      Q => \out_stream_user_V_1_state_reg_n_0_[0]\,
      R => '0'
    );
\out_stream_user_V_1_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_1_state[1]_i_1_n_0\,
      Q => out_stream_user_V_1_ack_in,
      R => SS(0)
    );
\out_stream_user_V_tm_reg_391[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222E2E2E222E2"
    )
        port map (
      I0 => \out_stream_user_V_tm_reg_391_reg_n_0_[0]\,
      I1 => exitcond7_reg_3660,
      I2 => \out_stream_user_V_tm_reg_391[0]_i_2_n_0\,
      I3 => r2_fu_221_p2(10),
      I4 => p_0_in,
      I5 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(6),
      O => \out_stream_user_V_tm_reg_391[0]_i_1_n_0\
    );
\out_stream_user_V_tm_reg_391[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFAA66666666"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(1),
      I1 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0),
      I2 => c_reg_421(1),
      I3 => p_1_rec_i_i_reg_161(1),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(1)
    );
\out_stream_user_V_tm_reg_391[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFAA66666666"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(2),
      I1 => \tmp_147_i_i_mid1_reg_376[0]_i_14_n_0\,
      I2 => c_reg_421(2),
      I3 => p_1_rec_i_i_reg_161(2),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(2)
    );
\out_stream_user_V_tm_reg_391[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFAA66666666"
    )
        port map (
      I0 => ap_phi_mux_r1_i_i_phi_fu_154_p4(5),
      I1 => \tmp_116_mid2_v_reg_386[5]_i_2_n_0\,
      I2 => c_reg_421(5),
      I3 => p_1_rec_i_i_reg_161(5),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(5)
    );
\out_stream_user_V_tm_reg_391[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFAA66666666"
    )
        port map (
      I0 => ap_phi_mux_r1_i_i_phi_fu_154_p4(4),
      I1 => \tmp_116_mid2_v_reg_386[4]_i_2_n_0\,
      I2 => c_reg_421(4),
      I3 => p_1_rec_i_i_reg_161(4),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(4)
    );
\out_stream_user_V_tm_reg_391[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => tmp_144_i_i_fu_269_p3(7),
      I1 => tmp_144_i_i_fu_269_p3(8),
      I2 => \out_stream_user_V_tm_reg_391[0]_i_6_n_0\,
      I3 => p_1_rec_i_i_mid2_fu_213_p3(6),
      I4 => \tmp_116_mid2_v_reg_386[6]_i_1_n_0\,
      I5 => tmp_144_i_i_fu_269_p3(9),
      O => \out_stream_user_V_tm_reg_391[0]_i_2_n_0\
    );
\out_stream_user_V_tm_reg_391[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(10),
      I1 => r1_i_i_reg_150(10),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(6)
    );
\out_stream_user_V_tm_reg_391[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAA6A6A"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I1 => ap_phi_mux_r1_i_i_phi_fu_154_p4(6),
      I2 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I3 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(7),
      I4 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(7)
    );
\out_stream_user_V_tm_reg_391[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAA6AAA6AAA"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(4),
      I1 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I2 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I3 => ap_phi_mux_r1_i_i_phi_fu_154_p4(6),
      I4 => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(8),
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(8)
    );
\out_stream_user_V_tm_reg_391[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => tmp_144_i_i_fu_269_p3(3),
      I1 => tmp_144_i_i_fu_269_p3(0),
      I2 => tmp_144_i_i_fu_269_p3(1),
      I3 => tmp_144_i_i_fu_269_p3(2),
      I4 => tmp_144_i_i_fu_269_p3(5),
      I5 => tmp_144_i_i_fu_269_p3(4),
      O => \out_stream_user_V_tm_reg_391[0]_i_6_n_0\
    );
\out_stream_user_V_tm_reg_391[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => p_0_in,
      I1 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I2 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I3 => ap_phi_mux_r1_i_i_phi_fu_154_p4(6),
      I4 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(4),
      I5 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(5),
      O => tmp_144_i_i_fu_269_p3(9)
    );
\out_stream_user_V_tm_reg_391[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFFAA66666666"
    )
        port map (
      I0 => ap_phi_mux_r1_i_i_phi_fu_154_p4(3),
      I1 => \tmp_116_mid2_v_reg_386[3]_i_2_n_0\,
      I2 => c_reg_421(3),
      I3 => p_1_rec_i_i_reg_161(3),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(3)
    );
\out_stream_user_V_tm_reg_391[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFFAA33335555"
    )
        port map (
      I0 => r1_i_i_reg_150(0),
      I1 => tmp_116_mid2_v_reg_386(0),
      I2 => c_reg_421(0),
      I3 => p_1_rec_i_i_reg_161(0),
      I4 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I5 => p_0_in,
      O => tmp_144_i_i_fu_269_p3(0)
    );
\out_stream_user_V_tm_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \out_stream_user_V_tm_reg_391[0]_i_1_n_0\,
      Q => \out_stream_user_V_tm_reg_391_reg_n_0_[0]\,
      R => '0'
    );
\p_1_rec_i_i_mid2_reg_371[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(0),
      I1 => p_1_rec_i_i_reg_161(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(0)
    );
\p_1_rec_i_i_mid2_reg_371[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(1),
      I1 => p_1_rec_i_i_reg_161(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(1)
    );
\p_1_rec_i_i_mid2_reg_371[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(2),
      I1 => p_1_rec_i_i_reg_161(2),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(2)
    );
\p_1_rec_i_i_mid2_reg_371[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(3),
      I1 => p_1_rec_i_i_reg_161(3),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(3)
    );
\p_1_rec_i_i_mid2_reg_371[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(4),
      I1 => p_1_rec_i_i_reg_161(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(4)
    );
\p_1_rec_i_i_mid2_reg_371[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(5),
      I1 => p_1_rec_i_i_reg_161(5),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(5)
    );
\p_1_rec_i_i_mid2_reg_371[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(6),
      I1 => p_1_rec_i_i_reg_161(6),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(6)
    );
\p_1_rec_i_i_mid2_reg_371[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(7),
      I1 => p_1_rec_i_i_reg_161(7),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(7)
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => exitcond7_reg_3660,
      I1 => p_0_in,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[6]\,
      I1 => indvar_flatten_next_reg_361_reg(6),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(6),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_20_n_0\,
      I5 => \p_1_rec_i_i_mid2_reg_371[8]_i_21_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_10_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[3]\,
      I1 => indvar_flatten_next_reg_361_reg(3),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(3),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_22_n_0\,
      I5 => \p_1_rec_i_i_mid2_reg_371[8]_i_23_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_11_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[0]\,
      I1 => indvar_flatten_next_reg_361_reg(0),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(0),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_24_n_0\,
      I5 => \p_1_rec_i_i_mid2_reg_371[8]_i_25_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_12_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(19),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(19),
      I5 => \indvar_flatten_reg_139_reg_n_0_[19]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_13_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(17),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(17),
      I5 => \indvar_flatten_reg_139_reg_n_0_[17]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_14_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(16),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(16),
      I5 => \indvar_flatten_reg_139_reg_n_0_[16]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_15_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(14),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(14),
      I5 => \indvar_flatten_reg_139_reg_n_0_[14]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_16_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(13),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(13),
      I5 => \indvar_flatten_reg_139_reg_n_0_[13]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_17_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(11),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(11),
      I5 => \indvar_flatten_reg_139_reg_n_0_[11]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_18_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(10),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(10),
      I5 => \indvar_flatten_reg_139_reg_n_0_[10]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_19_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222220222220202"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_condition_pp0_exit_iter0_state5,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => canny_edges_data_str_empty_n,
      I4 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I5 => out_stream_last_V_1_ack_in,
      O => exitcond7_reg_3660
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(8),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(8),
      I5 => \indvar_flatten_reg_139_reg_n_0_[8]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_20_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(7),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(7),
      I5 => \indvar_flatten_reg_139_reg_n_0_[7]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_21_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(5),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(5),
      I5 => \indvar_flatten_reg_139_reg_n_0_[5]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_22_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(4),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(4),
      I5 => \indvar_flatten_reg_139_reg_n_0_[4]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_23_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(2),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(2),
      I5 => \indvar_flatten_reg_139_reg_n_0_[2]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_24_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA59555555"
    )
        port map (
      I0 => bound_reg_352(1),
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => indvar_flatten_next_reg_361_reg(1),
      I5 => \indvar_flatten_reg_139_reg_n_0_[1]\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_25_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => c_reg_421(8),
      I1 => p_1_rec_i_i_reg_161(8),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(8)
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CA350000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[18]\,
      I1 => indvar_flatten_next_reg_361_reg(18),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(18),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_13_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_6_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[15]\,
      I1 => indvar_flatten_next_reg_361_reg(15),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(15),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_14_n_0\,
      I5 => \p_1_rec_i_i_mid2_reg_371[8]_i_15_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_7_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[12]\,
      I1 => indvar_flatten_next_reg_361_reg(12),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(12),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_16_n_0\,
      I5 => \p_1_rec_i_i_mid2_reg_371[8]_i_17_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_8_n_0\
    );
\p_1_rec_i_i_mid2_reg_371[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CA35000000000000"
    )
        port map (
      I0 => \indvar_flatten_reg_139_reg_n_0_[9]\,
      I1 => indvar_flatten_next_reg_361_reg(9),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => bound_reg_352(9),
      I4 => \p_1_rec_i_i_mid2_reg_371[8]_i_18_n_0\,
      I5 => \p_1_rec_i_i_mid2_reg_371[8]_i_19_n_0\,
      O => \p_1_rec_i_i_mid2_reg_371[8]_i_9_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(0),
      Q => p_1_rec_i_i_mid2_reg_371(0),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(1),
      Q => p_1_rec_i_i_mid2_reg_371(1),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(2),
      Q => p_1_rec_i_i_mid2_reg_371(2),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(3),
      Q => p_1_rec_i_i_mid2_reg_371(3),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(4),
      Q => p_1_rec_i_i_mid2_reg_371(4),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(5),
      Q => p_1_rec_i_i_mid2_reg_371(5),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(6),
      Q => p_1_rec_i_i_mid2_reg_371(6),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(7),
      Q => p_1_rec_i_i_mid2_reg_371(7),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => ap_phi_mux_p_1_rec_i_i_phi_fu_165_p4(8),
      Q => p_1_rec_i_i_mid2_reg_371(8),
      R => \p_1_rec_i_i_mid2_reg_371[8]_i_1_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[8]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_0\,
      CO(3) => \NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp0_exit_iter0_state5,
      CO(1) => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_2\,
      CO(0) => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \p_1_rec_i_i_mid2_reg_371[8]_i_6_n_0\,
      S(1) => \p_1_rec_i_i_mid2_reg_371[8]_i_7_n_0\,
      S(0) => \p_1_rec_i_i_mid2_reg_371[8]_i_8_n_0\
    );
\p_1_rec_i_i_mid2_reg_371_reg[8]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_0\,
      CO(2) => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_1\,
      CO(1) => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_2\,
      CO(0) => \p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_p_1_rec_i_i_mid2_reg_371_reg[8]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \p_1_rec_i_i_mid2_reg_371[8]_i_9_n_0\,
      S(2) => \p_1_rec_i_i_mid2_reg_371[8]_i_10_n_0\,
      S(1) => \p_1_rec_i_i_mid2_reg_371[8]_i_11_n_0\,
      S(0) => \p_1_rec_i_i_mid2_reg_371[8]_i_12_n_0\
    );
\p_1_rec_i_i_reg_161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(0),
      Q => p_1_rec_i_i_reg_161(0),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(1),
      Q => p_1_rec_i_i_reg_161(1),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(2),
      Q => p_1_rec_i_i_reg_161(2),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(3),
      Q => p_1_rec_i_i_reg_161(3),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(4),
      Q => p_1_rec_i_i_reg_161(4),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(5),
      Q => p_1_rec_i_i_reg_161(5),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(6),
      Q => p_1_rec_i_i_reg_161(6),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(7),
      Q => p_1_rec_i_i_reg_161(7),
      R => indvar_flatten_reg_139
    );
\p_1_rec_i_i_reg_161_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => c_reg_421(8),
      Q => p_1_rec_i_i_reg_161(8),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(0),
      Q => r1_i_i_reg_150(0),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(10),
      Q => r1_i_i_reg_150(10),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(1),
      Q => r1_i_i_reg_150(1),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(2),
      Q => r1_i_i_reg_150(2),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(3),
      Q => r1_i_i_reg_150(3),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(4),
      Q => r1_i_i_reg_150(4),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(5),
      Q => r1_i_i_reg_150(5),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(6),
      Q => r1_i_i_reg_150(6),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(7),
      Q => r1_i_i_reg_150(7),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(8),
      Q => r1_i_i_reg_150(8),
      R => indvar_flatten_reg_139
    );
\r1_i_i_reg_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \indvar_flatten_reg_139[19]_i_2_n_0\,
      D => tmp_116_mid2_v_reg_386(9),
      Q => r1_i_i_reg_150(9),
      R => indvar_flatten_reg_139
    );
\tmp_116_mid2_v_reg_386[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACC3533"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(0),
      I1 => r1_i_i_reg_150(0),
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[0]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_condition_pp0_exit_iter0_state5,
      I3 => ap_block_pp0_stage0_11001,
      O => tmp_116_mid2_v_reg_3860
    );
\tmp_116_mid2_v_reg_386[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(10),
      I1 => r1_i_i_reg_150(10),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => r2_fu_221_p2(10),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[10]_i_2_n_0\
    );
\tmp_116_mid2_v_reg_386[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_indvar_flatten_phi_fu_143_p41
    );
\tmp_116_mid2_v_reg_386[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[10]_i_5_n_0\,
      I1 => tmp_116_mid2_v_reg_386(9),
      I2 => r1_i_i_reg_150(9),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I4 => r1_i_i_reg_150(10),
      I5 => tmp_116_mid2_v_reg_386(10),
      O => r2_fu_221_p2(10)
    );
\tmp_116_mid2_v_reg_386[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I1 => r1_i_i_reg_150(8),
      I2 => tmp_116_mid2_v_reg_386(8),
      I3 => ap_phi_mux_r1_i_i_phi_fu_154_p4(6),
      I4 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I5 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      O => \tmp_116_mid2_v_reg_386[10]_i_5_n_0\
    );
\tmp_116_mid2_v_reg_386[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF00F00353AC5CA"
    )
        port map (
      I0 => r1_i_i_reg_150(0),
      I1 => tmp_116_mid2_v_reg_386(0),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => r1_i_i_reg_150(1),
      I4 => tmp_116_mid2_v_reg_386(1),
      I5 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[1]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000775F88A0"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0),
      I1 => tmp_116_mid2_v_reg_386(1),
      I2 => r1_i_i_reg_150(1),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I4 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(2),
      I5 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[2]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(0),
      I1 => r1_i_i_reg_150(0),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0)
    );
\tmp_116_mid2_v_reg_386[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(2),
      I1 => r1_i_i_reg_150(2),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(2)
    );
\tmp_116_mid2_v_reg_386[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC30569A"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[3]_i_2_n_0\,
      I1 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I2 => r1_i_i_reg_150(3),
      I3 => tmp_116_mid2_v_reg_386(3),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[3]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => r1_i_i_reg_150(2),
      I1 => tmp_116_mid2_v_reg_386(2),
      I2 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0),
      I3 => tmp_116_mid2_v_reg_386(1),
      I4 => r1_i_i_reg_150(1),
      I5 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      O => \tmp_116_mid2_v_reg_386[3]_i_2_n_0\
    );
\tmp_116_mid2_v_reg_386[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC30569A"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[4]_i_2_n_0\,
      I1 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I2 => r1_i_i_reg_150(4),
      I3 => tmp_116_mid2_v_reg_386(4),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[4]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E400000000000000"
    )
        port map (
      I0 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I1 => r1_i_i_reg_150(3),
      I2 => tmp_116_mid2_v_reg_386(3),
      I3 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(1),
      I4 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0),
      I5 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(2),
      O => \tmp_116_mid2_v_reg_386[4]_i_2_n_0\
    );
\tmp_116_mid2_v_reg_386[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC30569A"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[5]_i_2_n_0\,
      I1 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I2 => r1_i_i_reg_150(5),
      I3 => tmp_116_mid2_v_reg_386(5),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[5]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_phi_mux_r1_i_i_phi_fu_154_p4(4),
      I1 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(2),
      I2 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0),
      I3 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(1),
      I4 => ap_phi_mux_r1_i_i_phi_fu_154_p4(3),
      O => \tmp_116_mid2_v_reg_386[5]_i_2_n_0\
    );
\tmp_116_mid2_v_reg_386[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(4),
      I1 => r1_i_i_reg_150(4),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_r1_i_i_phi_fu_154_p4(4)
    );
\tmp_116_mid2_v_reg_386[5]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(1),
      I1 => r1_i_i_reg_150(1),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(1)
    );
\tmp_116_mid2_v_reg_386[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(3),
      I1 => r1_i_i_reg_150(3),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_r1_i_i_phi_fu_154_p4(3)
    );
\tmp_116_mid2_v_reg_386[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC30569A"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I1 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I2 => r1_i_i_reg_150(6),
      I3 => tmp_116_mid2_v_reg_386(6),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[6]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000775F88A0"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I1 => tmp_116_mid2_v_reg_386(6),
      I2 => r1_i_i_reg_150(6),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I4 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I5 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[7]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF007F80"
    )
        port map (
      I0 => ap_phi_mux_r1_i_i_phi_fu_154_p4(6),
      I1 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I2 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I3 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(4),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[8]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(6),
      I1 => r1_i_i_reg_150(6),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_r1_i_i_phi_fu_154_p4(6)
    );
\tmp_116_mid2_v_reg_386[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C000A0A00000"
    )
        port map (
      I0 => r1_i_i_reg_150(5),
      I1 => tmp_116_mid2_v_reg_386(5),
      I2 => \tmp_116_mid2_v_reg_386[4]_i_2_n_0\,
      I3 => tmp_116_mid2_v_reg_386(4),
      I4 => r1_i_i_reg_150(4),
      I5 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      O => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\
    );
\tmp_116_mid2_v_reg_386[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(7),
      I1 => r1_i_i_reg_150(7),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3)
    );
\tmp_116_mid2_v_reg_386[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(8),
      I1 => r1_i_i_reg_150(8),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(4)
    );
\tmp_116_mid2_v_reg_386[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACACFF00"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(9),
      I1 => r1_i_i_reg_150(9),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => r2_fu_221_p2(9),
      I4 => p_0_in,
      O => \tmp_116_mid2_v_reg_386[9]_i_1_n_0\
    );
\tmp_116_mid2_v_reg_386[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I1 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I2 => ap_phi_mux_r1_i_i_phi_fu_154_p4(6),
      I3 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(4),
      I4 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(5),
      O => r2_fu_221_p2(9)
    );
\tmp_116_mid2_v_reg_386[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(9),
      I1 => r1_i_i_reg_150(9),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \^tmp_116_mid2_v_reg_386_reg[10]_0\(5)
    );
\tmp_116_mid2_v_reg_386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[0]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(0),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[10]_i_2_n_0\,
      Q => tmp_116_mid2_v_reg_386(10),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[1]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(1),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[2]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(2),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[3]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(3),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[4]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(4),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[5]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(5),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[6]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(6),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[7]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(7),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[8]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(8),
      R => '0'
    );
\tmp_116_mid2_v_reg_386_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => tmp_116_mid2_v_reg_3860,
      D => \tmp_116_mid2_v_reg_386[9]_i_1_n_0\,
      Q => tmp_116_mid2_v_reg_386(9),
      R => '0'
    );
\tmp_126_i_i_reg_341[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(0),
      O => tmp_126_i_i_fu_186_p2(0)
    );
\tmp_126_i_i_reg_341[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(0),
      I1 => col_packets_cast_loc_1_reg_319(1),
      O => \tmp_126_i_i_reg_341[1]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(1),
      I1 => col_packets_cast_loc_1_reg_319(0),
      I2 => col_packets_cast_loc_1_reg_319(2),
      O => \tmp_126_i_i_reg_341[2]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(2),
      I1 => col_packets_cast_loc_1_reg_319(0),
      I2 => col_packets_cast_loc_1_reg_319(1),
      I3 => col_packets_cast_loc_1_reg_319(3),
      O => \tmp_126_i_i_reg_341[3]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(3),
      I1 => col_packets_cast_loc_1_reg_319(1),
      I2 => col_packets_cast_loc_1_reg_319(0),
      I3 => col_packets_cast_loc_1_reg_319(2),
      I4 => col_packets_cast_loc_1_reg_319(4),
      O => \tmp_126_i_i_reg_341[4]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(4),
      I1 => col_packets_cast_loc_1_reg_319(2),
      I2 => col_packets_cast_loc_1_reg_319(0),
      I3 => col_packets_cast_loc_1_reg_319(1),
      I4 => col_packets_cast_loc_1_reg_319(3),
      I5 => col_packets_cast_loc_1_reg_319(5),
      O => \tmp_126_i_i_reg_341[5]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \tmp_126_i_i_reg_341[9]_inv_i_2_n_0\,
      I1 => col_packets_cast_loc_1_reg_319(6),
      O => \tmp_126_i_i_reg_341[6]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(6),
      I1 => \tmp_126_i_i_reg_341[9]_inv_i_2_n_0\,
      I2 => col_packets_cast_loc_1_reg_319(7),
      O => \tmp_126_i_i_reg_341[7]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(7),
      I1 => \tmp_126_i_i_reg_341[9]_inv_i_2_n_0\,
      I2 => col_packets_cast_loc_1_reg_319(6),
      I3 => col_packets_cast_loc_1_reg_319(8),
      O => \tmp_126_i_i_reg_341[8]_i_1_n_0\
    );
\tmp_126_i_i_reg_341[9]_inv_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(7),
      I1 => \tmp_126_i_i_reg_341[9]_inv_i_2_n_0\,
      I2 => col_packets_cast_loc_1_reg_319(6),
      I3 => col_packets_cast_loc_1_reg_319(8),
      O => \tmp_126_i_i_reg_341[9]_inv_i_1_n_0\
    );
\tmp_126_i_i_reg_341[9]_inv_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => col_packets_cast_loc_1_reg_319(4),
      I1 => col_packets_cast_loc_1_reg_319(2),
      I2 => col_packets_cast_loc_1_reg_319(0),
      I3 => col_packets_cast_loc_1_reg_319(1),
      I4 => col_packets_cast_loc_1_reg_319(3),
      I5 => col_packets_cast_loc_1_reg_319(5),
      O => \tmp_126_i_i_reg_341[9]_inv_i_2_n_0\
    );
\tmp_126_i_i_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => tmp_126_i_i_fu_186_p2(0),
      Q => tmp_126_i_i_reg_341(0),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[1]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(1),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[2]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(2),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[3]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(3),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[4]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(4),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[5]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(5),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[6]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(6),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[7]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(7),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[8]_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(8),
      R => '0'
    );
\tmp_126_i_i_reg_341_reg[9]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => \tmp_126_i_i_reg_341[9]_inv_i_1_n_0\,
      Q => tmp_126_i_i_reg_341(9),
      R => '0'
    );
\tmp_147_i_i3_reg_381[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC5353AC00000000"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(6),
      I1 => r1_i_i_reg_150(6),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => \tmp_147_i_i_mid1_reg_376_reg[0]_0\,
      I4 => Q(6),
      I5 => \tmp_147_i_i3_reg_381_reg[0]_4\,
      O => \tmp_147_i_i3_reg_381[0]_i_3_n_0\
    );
\tmp_147_i_i3_reg_381[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => ap_phi_mux_r1_i_i_phi_fu_154_p4(3),
      I1 => \tmp_147_i_i3_reg_381_reg[0]_1\,
      I2 => \tmp_147_i_i3_reg_381_reg[0]_2\,
      I3 => ap_phi_mux_r1_i_i_phi_fu_154_p4(5),
      I4 => \tmp_147_i_i3_reg_381_reg[0]_3\,
      I5 => ap_phi_mux_r1_i_i_phi_fu_154_p4(4),
      O => \tmp_147_i_i3_reg_381[0]_i_4_n_0\
    );
\tmp_147_i_i3_reg_381[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4002100808400210"
    )
        port map (
      I0 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(0),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(2),
      I5 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(1),
      O => \tmp_147_i_i3_reg_381[0]_i_5_n_0\
    );
\tmp_147_i_i3_reg_381[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCACCCCC"
    )
        port map (
      I0 => tmp_116_mid2_v_reg_386(5),
      I1 => r1_i_i_reg_150(5),
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_phi_mux_r1_i_i_phi_fu_154_p4(5)
    );
\tmp_147_i_i3_reg_381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => tmp_147_i_i3_fu_232_p2,
      Q => tmp_147_i_i3_reg_381,
      R => '0'
    );
\tmp_147_i_i3_reg_381_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_147_i_i3_fu_232_p2,
      CO(2) => \tmp_147_i_i3_reg_381_reg[0]_i_1_n_1\,
      CO(1) => \tmp_147_i_i3_reg_381_reg[0]_i_1_n_2\,
      CO(0) => \tmp_147_i_i3_reg_381_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_147_i_i3_reg_381_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_147_i_i3_reg_381_reg[0]_0\(0),
      S(2) => \tmp_147_i_i3_reg_381[0]_i_3_n_0\,
      S(1) => \tmp_147_i_i3_reg_381[0]_i_4_n_0\,
      S(0) => \tmp_147_i_i3_reg_381[0]_i_5_n_0\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"775F77A0885F88A0"
    )
        port map (
      I0 => \tmp_147_i_i_mid1_reg_376[0]_i_14_n_0\,
      I1 => tmp_116_mid2_v_reg_386(2),
      I2 => r1_i_i_reg_150(2),
      I3 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I4 => r1_i_i_reg_150(3),
      I5 => tmp_116_mid2_v_reg_386(3),
      O => \tmp_116_mid2_v_reg_386_reg[2]_0\(0)
    );
\tmp_147_i_i_mid1_reg_376[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6018180606818160"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[4]_i_2_n_0\,
      I1 => ap_phi_mux_r1_i_i_phi_fu_154_p4(4),
      I2 => ap_phi_mux_r1_i_i_phi_fu_154_p4(5),
      I3 => Q(4),
      I4 => \tmp_147_i_i_mid1_reg_376[0]_i_4\,
      I5 => Q(5),
      O => \int_rows_V_reg[4]\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF20DF0000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => r1_i_i_reg_150(6),
      I4 => tmp_116_mid2_v_reg_386(6),
      I5 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      O => \tmp_147_i_i_mid1_reg_376[0]_i_12_n_0\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAC00A00"
    )
        port map (
      I0 => r1_i_i_reg_150(1),
      I1 => tmp_116_mid2_v_reg_386(1),
      I2 => ap_phi_mux_indvar_flatten_phi_fu_143_p41,
      I3 => r1_i_i_reg_150(0),
      I4 => tmp_116_mid2_v_reg_386(0),
      O => \tmp_147_i_i_mid1_reg_376[0]_i_14_n_0\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6018180606818160"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[10]_i_5_n_0\,
      I1 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(5),
      I2 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(6),
      I3 => Q(9),
      I4 => \tmp_147_i_i_mid1_reg_376_reg[0]_1\,
      I5 => Q(10),
      O => \tmp_147_i_i_mid1_reg_376[0]_i_2_n_0\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9600"
    )
        port map (
      I0 => r2_fu_221_p2(6),
      I1 => \tmp_147_i_i_mid1_reg_376_reg[0]_0\,
      I2 => Q(6),
      I3 => \tmp_147_i_i_mid1_reg_376[0]_i_9_n_0\,
      O => \tmp_147_i_i_mid1_reg_376[0]_i_3_n_0\
    );
\tmp_147_i_i_mid1_reg_376[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555A6AA5955AAAA"
    )
        port map (
      I0 => \tmp_116_mid2_v_reg_386[8]_i_3_n_0\,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => r1_i_i_reg_150(6),
      I5 => tmp_116_mid2_v_reg_386(6),
      O => r2_fu_221_p2(6)
    );
\tmp_147_i_i_mid1_reg_376[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6018180606818160"
    )
        port map (
      I0 => \tmp_147_i_i_mid1_reg_376[0]_i_12_n_0\,
      I1 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(3),
      I2 => \^tmp_116_mid2_v_reg_386_reg[10]_0\(4),
      I3 => Q(7),
      I4 => \tmp_147_i_i_mid1_reg_376[0]_i_3_0\,
      I5 => Q(8),
      O => \tmp_147_i_i_mid1_reg_376[0]_i_9_n_0\
    );
\tmp_147_i_i_mid1_reg_376_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => tmp_147_i_i_mid1_fu_227_p2,
      Q => tmp_147_i_i_mid1_reg_376,
      R => '0'
    );
\tmp_147_i_i_mid1_reg_376_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_147_i_i_mid1_fu_227_p2,
      CO(2) => \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_1\,
      CO(1) => \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_2\,
      CO(0) => \tmp_147_i_i_mid1_reg_376_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_147_i_i_mid1_reg_376_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_147_i_i_mid1_reg_376[0]_i_2_n_0\,
      S(2) => \tmp_147_i_i_mid1_reg_376[0]_i_3_n_0\,
      S(1 downto 0) => S(1 downto 0)
    );
\tmp_148_i_i_reg_396[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(4),
      I5 => c_reg_421(4),
      O => p_1_rec_i_i_mid2_fu_213_p3(4)
    );
\tmp_148_i_i_reg_396[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(0),
      I5 => c_reg_421(0),
      O => p_1_rec_i_i_mid2_fu_213_p3(0)
    );
\tmp_148_i_i_reg_396[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(2),
      I5 => c_reg_421(2),
      O => p_1_rec_i_i_mid2_fu_213_p3(2)
    );
\tmp_148_i_i_reg_396[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(1),
      I5 => c_reg_421(1),
      O => p_1_rec_i_i_mid2_fu_213_p3(1)
    );
\tmp_148_i_i_reg_396[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_fu_213_p3(6),
      I1 => tmp_126_i_i_reg_341(6),
      I2 => tmp_126_i_i_reg_341(8),
      I3 => p_1_rec_i_i_mid2_fu_213_p3(8),
      I4 => tmp_126_i_i_reg_341(7),
      I5 => p_1_rec_i_i_mid2_fu_213_p3(7),
      O => \tmp_148_i_i_reg_396[0]_i_2_n_0\
    );
\tmp_148_i_i_reg_396[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_fu_213_p3(3),
      I1 => tmp_126_i_i_reg_341(3),
      I2 => tmp_126_i_i_reg_341(5),
      I3 => p_1_rec_i_i_mid2_fu_213_p3(5),
      I4 => tmp_126_i_i_reg_341(4),
      I5 => p_1_rec_i_i_mid2_fu_213_p3(4),
      O => \tmp_148_i_i_reg_396[0]_i_3_n_0\
    );
\tmp_148_i_i_reg_396[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_1_rec_i_i_mid2_fu_213_p3(0),
      I1 => tmp_126_i_i_reg_341(0),
      I2 => tmp_126_i_i_reg_341(2),
      I3 => p_1_rec_i_i_mid2_fu_213_p3(2),
      I4 => tmp_126_i_i_reg_341(1),
      I5 => p_1_rec_i_i_mid2_fu_213_p3(1),
      O => \tmp_148_i_i_reg_396[0]_i_4_n_0\
    );
\tmp_148_i_i_reg_396[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(6),
      I5 => c_reg_421(6),
      O => p_1_rec_i_i_mid2_fu_213_p3(6)
    );
\tmp_148_i_i_reg_396[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(8),
      I5 => c_reg_421(8),
      O => p_1_rec_i_i_mid2_fu_213_p3(8)
    );
\tmp_148_i_i_reg_396[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(7),
      I5 => c_reg_421(7),
      O => p_1_rec_i_i_mid2_fu_213_p3(7)
    );
\tmp_148_i_i_reg_396[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(3),
      I5 => c_reg_421(3),
      O => p_1_rec_i_i_mid2_fu_213_p3(3)
    );
\tmp_148_i_i_reg_396[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0800A2AA0000"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => p_1_rec_i_i_reg_161(5),
      I5 => c_reg_421(5),
      O => p_1_rec_i_i_mid2_fu_213_p3(5)
    );
\tmp_148_i_i_reg_396_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => exitcond7_reg_3660,
      D => tmp_148_i_i_fu_283_p2,
      Q => tmp_148_i_i_reg_396,
      R => '0'
    );
\tmp_148_i_i_reg_396_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => tmp_148_i_i_fu_283_p2,
      CO(2) => \tmp_148_i_i_reg_396_reg[0]_i_1_n_1\,
      CO(1) => \tmp_148_i_i_reg_396_reg[0]_i_1_n_2\,
      CO(0) => \tmp_148_i_i_reg_396_reg[0]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_tmp_148_i_i_reg_396_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => tmp_126_i_i_reg_341(9),
      S(2) => \tmp_148_i_i_reg_396[0]_i_2_n_0\,
      S(1) => \tmp_148_i_i_reg_396[0]_i_3_n_0\,
      S(0) => \tmp_148_i_i_reg_396[0]_i_4_n_0\
    );
\tmp_74_reg_401[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => D(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage1_11001,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => p_Result_s_fu_303_p5(7),
      O => \tmp_74_reg_401[7]_i_1_n_0\
    );
\tmp_74_reg_401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_74_reg_401[7]_i_1_n_0\,
      Q => p_Result_s_fu_303_p5(7),
      R => '0'
    );
\tmp_75_reg_411[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => D(0),
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => canny_edges_data_str_empty_n,
      I4 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      I5 => p_Result_s_fu_303_p5(15),
      O => \tmp_75_reg_411[7]_i_1_n_0\
    );
\tmp_75_reg_411_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_75_reg_411[7]_i_1_n_0\,
      Q => p_Result_s_fu_303_p5(15),
      R => '0'
    );
\tmp_76_reg_416[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => canny_edges_data_str_empty_n,
      I3 => \exitcond_flatten_reg_357_reg_n_0_[0]\,
      O => c_reg_4210
    );
\tmp_76_reg_416_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => c_reg_4210,
      D => D(0),
      Q => p_Result_s_fu_303_p5(23),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_hysteresis is
  port (
    or_cond_reg_909 : out STD_LOGIC;
    ap_reg_pp0_iter2_or_cond7_reg_930 : out STD_LOGIC;
    ap_reg_pp0_iter1_or_cond6_reg_924 : out STD_LOGIC;
    \j_V_reg_897_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter3_reg_0 : out STD_LOGIC;
    \or_cond_reg_909_reg[0]_0\ : out STD_LOGIC;
    hysteresis_U0_src_data_stream_V_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_V_2_reg_253_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \t_V_reg_242_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_242_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_242_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_242_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \win_val_1_1_fu_146_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \win_val_0_1_2_fu_142_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \win_val_0_1_2_fu_142_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \win_val_0_1_fu_138_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \win_val_1_1_2_fu_150_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \win_val_1_1_2_fu_150_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \win_val_2_1_2_fu_158_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \win_val_2_1_2_fu_158_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \win_val_2_1_fu_154_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \win_val_0_1_2_fu_142_reg[13]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \win_val_1_1_2_fu_150_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \win_val_2_1_2_fu_158_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_threshold2_reg[15]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_threshold2_reg[15]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr0 : out STD_LOGIC;
    \tmp_37_reg_939_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \slt4_reg_944_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt6_reg_954_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt7_reg_959_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt8_reg_964_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \slt5_reg_949_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp27_fu_634_p2 : in STD_LOGIC;
    \tmp_37_reg_939_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    canny_edges_data_str_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC;
    suppressed_data_stre_empty_n : in STD_LOGIC;
    cols_V : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_30_reg_902_reg[0]_i_32_0\ : in STD_LOGIC;
    \tmp_30_reg_902_reg[0]_i_32_1\ : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    rows_V : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \slt4_reg_944[0]_i_17\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \tmp27_reg_969_reg[0]_i_11\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_s_fu_285_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \tmp_27_reg_888_reg[0]_i_54_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_27_reg_888_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_V_4_fu_291_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \or_cond6_reg_924_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_24_reg_873_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    Loop_2_proc_U0_canny_edges_data_stream_0_V_read : in STD_LOGIC;
    canny_edges_data_str_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_hysteresis : entity is "hysteresis";
end base_canny_edge_0_1_hysteresis;

architecture STRUCTURE of base_canny_edge_0_1_hysteresis is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_21_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_22_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_24_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_25_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_26_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_27_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_29_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_30_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_31_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_32_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_34_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_35_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_36_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_37_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_39_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_40_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_41_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_42_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_43_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_44_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_45_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_46_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_13_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_18_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_18_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_18_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_23_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_23_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_23_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_28_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_28_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_28_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2__0_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_33_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_33_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_33_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_38_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_38_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_38_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__5_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter3_reg_0\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130 : STD_LOGIC;
  signal \^ap_reg_pp0_iter1_or_cond6_reg_924\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond7_reg_930 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_reg_909 : STD_LOGIC;
  signal ap_reg_pp0_iter1_t_V_2_reg_253 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter1_tmp_28_reg_893 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_30_reg_902 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond6_reg_924 : STD_LOGIC;
  signal \^ap_reg_pp0_iter2_or_cond7_reg_930\ : STD_LOGIC;
  signal \canny_edges_data_str_U/shiftReg_ce\ : STD_LOGIC;
  signal element_gd_s_fu_134 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^hysteresis_u0_src_data_stream_v_read\ : STD_LOGIC;
  signal i_V_fu_306_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_868 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_868_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_868_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_868_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_868_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_868_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_reg_878[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_878[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_reg_878_reg_n_0_[0]\ : STD_LOGIC;
  signal \j_V_reg_897[0]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[0]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[0]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[0]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[12]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[12]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[12]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[12]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[16]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[16]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[16]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[16]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[20]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[20]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[20]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[20]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[24]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[24]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[24]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[24]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[28]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[28]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[28]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[28]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[4]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[4]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[4]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[8]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[8]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[8]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_897[8]_i_5_n_0\ : STD_LOGIC;
  signal j_V_reg_897_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j_V_reg_897_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \^j_v_reg_897_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \j_V_reg_897_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_897_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal linebuff_val_0_U_n_16 : STD_LOGIC;
  signal linebuff_val_0_U_n_17 : STD_LOGIC;
  signal linebuff_val_0_U_n_18 : STD_LOGIC;
  signal linebuff_val_0_U_n_19 : STD_LOGIC;
  signal linebuff_val_0_U_n_20 : STD_LOGIC;
  signal linebuff_val_0_U_n_21 : STD_LOGIC;
  signal linebuff_val_0_U_n_22 : STD_LOGIC;
  signal linebuff_val_0_U_n_23 : STD_LOGIC;
  signal linebuff_val_0_U_n_24 : STD_LOGIC;
  signal linebuff_val_0_U_n_25 : STD_LOGIC;
  signal linebuff_val_0_U_n_26 : STD_LOGIC;
  signal linebuff_val_0_U_n_27 : STD_LOGIC;
  signal linebuff_val_0_U_n_28 : STD_LOGIC;
  signal linebuff_val_0_U_n_29 : STD_LOGIC;
  signal linebuff_val_0_U_n_30 : STD_LOGIC;
  signal linebuff_val_0_U_n_31 : STD_LOGIC;
  signal linebuff_val_0_ce0 : STD_LOGIC;
  signal linebuff_val_0_ce1 : STD_LOGIC;
  signal linebuff_val_1_U_n_12 : STD_LOGIC;
  signal linebuff_val_1_U_n_15 : STD_LOGIC;
  signal linebuff_val_1_U_n_16 : STD_LOGIC;
  signal linebuff_val_1_U_n_17 : STD_LOGIC;
  signal linebuff_val_1_U_n_18 : STD_LOGIC;
  signal linebuff_val_1_U_n_19 : STD_LOGIC;
  signal linebuff_val_1_U_n_20 : STD_LOGIC;
  signal linebuff_val_1_U_n_21 : STD_LOGIC;
  signal linebuff_val_1_U_n_22 : STD_LOGIC;
  signal linebuff_val_1_U_n_23 : STD_LOGIC;
  signal linebuff_val_1_U_n_24 : STD_LOGIC;
  signal linebuff_val_1_U_n_25 : STD_LOGIC;
  signal linebuff_val_1_U_n_26 : STD_LOGIC;
  signal linebuff_val_1_U_n_27 : STD_LOGIC;
  signal linebuff_val_1_U_n_28 : STD_LOGIC;
  signal linebuff_val_1_U_n_29 : STD_LOGIC;
  signal linebuff_val_1_U_n_30 : STD_LOGIC;
  signal linebuff_val_1_U_n_31 : STD_LOGIC;
  signal linebuff_val_1_addr_reg_913 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal linebuff_val_1_addr_reg_9130 : STD_LOGIC;
  signal \linebuff_val_1_addr_reg_913[10]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2_n_0\ : STD_LOGIC;
  signal or_cond6_fu_406_p2 : STD_LOGIC;
  signal or_cond6_reg_924 : STD_LOGIC;
  signal or_cond6_reg_9240 : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_18_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_19_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_20_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_21_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_28_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_29_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_2_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_30_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_31_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_38_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_39_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_40_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_41_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_48_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_49_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_50_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_51_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_58_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_59_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_60_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_61_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_68_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_69_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_70_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_71_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_76_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_77_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_78_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_79_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924[0]_i_9_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_16_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_16_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_16_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_26_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_26_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_26_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_26_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_36_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_36_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_36_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_36_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_46_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_46_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_46_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_46_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_56_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_56_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_56_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_56_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_66_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_66_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_66_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_66_n_3\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_7_n_1\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_7_n_2\ : STD_LOGIC;
  signal \or_cond6_reg_924_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal or_cond7_fu_418_p2 : STD_LOGIC;
  signal or_cond7_reg_930 : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_13_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_14_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_15_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_2_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond7_reg_930[0]_i_9_n_0\ : STD_LOGIC;
  signal or_cond_fu_364_p2 : STD_LOGIC;
  signal \^or_cond_reg_909\ : STD_LOGIC;
  signal \^or_cond_reg_909_reg[0]_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 30 downto 10 );
  signal sel_tmp4_fu_728_p2 : STD_LOGIC;
  signal slt4_reg_944 : STD_LOGIC;
  signal \slt4_reg_944[0]_i_36_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_39_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_41_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_43_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_53_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_55_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_57_n_0\ : STD_LOGIC;
  signal \slt4_reg_944[0]_i_59_n_0\ : STD_LOGIC;
  signal slt5_reg_949 : STD_LOGIC;
  signal slt6_reg_954 : STD_LOGIC;
  signal \slt6_reg_954[0]_i_36_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_39_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_41_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_43_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_53_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_55_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_57_n_0\ : STD_LOGIC;
  signal \slt6_reg_954[0]_i_59_n_0\ : STD_LOGIC;
  signal slt7_reg_959 : STD_LOGIC;
  signal slt8_reg_964 : STD_LOGIC;
  signal t_V_2_reg_253 : STD_LOGIC;
  signal t_V_2_reg_2530 : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_11_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_12_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_13_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_14_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_16_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_17_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_18_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_19_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_21_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_22_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_23_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_24_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_26_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_27_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_28_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_29_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_31_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_32_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_33_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_34_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_36_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_37_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_38_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_39_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_40_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_41_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_42_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_43_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_6_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_7_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_8_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253[31]_i_9_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_10_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_10_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_10_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_10_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_15_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_15_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_15_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_15_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_20_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_20_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_20_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_20_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_25_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_25_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_25_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_25_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_30_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_30_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_30_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_30_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_35_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_35_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_35_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_35_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_5_n_0\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_5_n_1\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_5_n_2\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \^t_v_2_reg_253_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \t_V_2_reg_253_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[12]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[13]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[14]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[15]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[16]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[17]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[18]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[19]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[20]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[21]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[22]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[23]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[24]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[25]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[26]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[27]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[28]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[29]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[30]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[31]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_V_2_reg_253_reg_n_0_[9]\ : STD_LOGIC;
  signal t_V_reg_242 : STD_LOGIC;
  signal tmp0_reg_9340 : STD_LOGIC;
  signal tmp0_s_fu_130 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp27_reg_969 : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_100_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_101_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_102_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_103_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_104_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_105_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_106_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_123_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_124_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_125_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_126_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_127_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_128_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_129_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_130_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_131_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_132_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_133_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_134_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_135_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_136_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_137_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_138_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_87_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_88_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_89_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_90_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_91_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_92_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_93_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_94_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_95_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_96_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_97_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_98_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969[0]_i_99_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_31_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_31_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_31_n_3\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_54_n_1\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_54_n_2\ : STD_LOGIC;
  signal \tmp27_reg_969_reg[0]_i_54_n_3\ : STD_LOGIC;
  signal tmp_24_reg_873 : STD_LOGIC;
  signal \tmp_24_reg_873[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_26_reg_883_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_27_fu_339_p2 : STD_LOGIC;
  signal tmp_27_reg_888 : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_46_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_49_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_69_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_74_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_75_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_76_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_77_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_14_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_14_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_14_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_24_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_24_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_24_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_44_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_44_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_44_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_54_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_54_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_54_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_5_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_5_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_64_n_1\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_64_n_2\ : STD_LOGIC;
  signal \tmp_27_reg_888_reg[0]_i_64_n_3\ : STD_LOGIC;
  signal tmp_28_fu_348_p2 : STD_LOGIC;
  signal tmp_28_reg_893 : STD_LOGIC;
  signal tmp_30_fu_359_p2 : STD_LOGIC;
  signal tmp_30_reg_902 : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_44_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_47_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_50_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_53_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_54_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_55_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_56_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_57_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_58_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_59_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_60_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_71_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_73_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_74_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_75_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_76_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_77_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_78_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_79_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_80_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_81_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_82_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_83_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_84_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_87_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_32_n_1\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_32_n_2\ : STD_LOGIC;
  signal \tmp_30_reg_902_reg[0]_i_32_n_3\ : STD_LOGIC;
  signal tmp_37_reg_939 : STD_LOGIC;
  signal tmp_50_fu_375_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal win_val_0_1_2_fu_1420 : STD_LOGIC;
  signal \^win_val_0_1_2_fu_142_reg[13]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \win_val_0_1_fu_138[0]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[10]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[11]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[12]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[13]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[1]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[2]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[3]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[4]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[5]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[6]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[7]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[8]_i_1_n_0\ : STD_LOGIC;
  signal \win_val_0_1_fu_138[9]_i_1_n_0\ : STD_LOGIC;
  signal \^win_val_0_1_fu_138_reg[13]_0\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^win_val_1_1_2_fu_150_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^win_val_1_1_fu_146_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^win_val_2_1_2_fu_158_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^win_val_2_1_fu_154_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_28_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_33_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_38_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_reg_868_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_868_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_V_reg_897_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_16_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_26_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_36_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_46_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_56_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_66_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond6_reg_924_reg[0]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_15_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_25_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_35_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_2_reg_253_reg[31]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_31_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp27_reg_969_reg[0]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_44_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_54_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_27_reg_888_reg[0]_i_64_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_30_reg_902_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_30_reg_902_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_30_reg_902_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_30_reg_902_reg[0]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_4__0\ : label is "soft_lutpair280";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_868_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_reg_878[0]_i_1\ : label is "soft_lutpair280";
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_897_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \or_cond7_reg_930[0]_i_10\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \or_cond7_reg_930[0]_i_15\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_100\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_124\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_126\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_128\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_130\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_96\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \tmp27_reg_969[0]_i_98\ : label is "soft_lutpair283";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_31\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp27_reg_969_reg[0]_i_54\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_30_reg_902_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_30_reg_902_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_30_reg_902_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_30_reg_902_reg[0]_i_32\ : label is 11;
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[10]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[11]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[12]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[13]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[2]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[3]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[4]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[5]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[7]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[8]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_138[9]_i_1\ : label is "soft_lutpair290";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  ap_enable_reg_pp0_iter3_reg_0 <= \^ap_enable_reg_pp0_iter3_reg_0\;
  ap_reg_pp0_iter1_or_cond6_reg_924 <= \^ap_reg_pp0_iter1_or_cond6_reg_924\;
  ap_reg_pp0_iter2_or_cond7_reg_930 <= \^ap_reg_pp0_iter2_or_cond7_reg_930\;
  hysteresis_U0_src_data_stream_V_read <= \^hysteresis_u0_src_data_stream_v_read\;
  \j_V_reg_897_reg[3]_0\(0) <= \^j_v_reg_897_reg[3]_0\(0);
  or_cond_reg_909 <= \^or_cond_reg_909\;
  \or_cond_reg_909_reg[0]_0\ <= \^or_cond_reg_909_reg[0]_0\;
  \t_V_2_reg_253_reg[3]_0\(0) <= \^t_v_2_reg_253_reg[3]_0\(0);
  \win_val_0_1_2_fu_142_reg[13]_0\(13 downto 0) <= \^win_val_0_1_2_fu_142_reg[13]_0\(13 downto 0);
  \win_val_0_1_fu_138_reg[13]_0\(13 downto 0) <= \^win_val_0_1_fu_138_reg[13]_0\(13 downto 0);
  \win_val_1_1_2_fu_150_reg[15]_0\(15 downto 0) <= \^win_val_1_1_2_fu_150_reg[15]_0\(15 downto 0);
  \win_val_1_1_fu_146_reg[15]_0\(15 downto 0) <= \^win_val_1_1_fu_146_reg[15]_0\(15 downto 0);
  \win_val_2_1_2_fu_158_reg[15]_0\(15 downto 0) <= \^win_val_2_1_2_fu_158_reg[15]_0\(15 downto 0);
  \win_val_2_1_fu_154_reg[15]_0\(15 downto 0) <= \^win_val_2_1_fu_154_reg[15]_0\(15 downto 0);
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => tmp_37_reg_939,
      I1 => ap_reg_pp0_iter2_or_cond6_reg_924,
      I2 => sel_tmp4_fu_728_p2,
      I3 => \canny_edges_data_str_U/shiftReg_ce\,
      I4 => \SRL_SIG_reg[0]_0\(0),
      O => \tmp_37_reg_939_reg[0]_0\
    );
\SRL_SIG[0][7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => tmp27_reg_969,
      I1 => slt5_reg_949,
      I2 => slt6_reg_954,
      I3 => slt4_reg_944,
      I4 => slt8_reg_964,
      I5 => slt7_reg_959,
      O => sel_tmp4_fu_728_p2
    );
\SRL_SIG[0][7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00DF000000000000"
    )
        port map (
      I0 => \^or_cond_reg_909\,
      I1 => suppressed_data_stre_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I5 => canny_edges_data_str_full_n,
      O => \canny_edges_data_str_U/shiftReg_ce\
    );
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \^ap_cs_fsm_reg[0]_0\(0),
      I2 => ap_CS_fsm_state2,
      I3 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(0),
      I1 => Duplicate_U0_ap_start,
      I2 => ap_CS_fsm_state7,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAFBAAFFFFFFFF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_0\,
      I1 => linebuff_val_1_U_n_15,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ap_CS_fsm_reg[2]_0\,
      I5 => \ap_CS_fsm[2]_i_4__0_n_0\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8ACFCFCF00000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[2]_i_2__1_n_0\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I1 => ap_CS_fsm_state2,
      O => \ap_CS_fsm[2]_i_4__0_n_0\
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(30),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[30]\,
      I5 => cols_V(30),
      O => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_CS_fsm[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(29),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[29]\,
      I5 => cols_V(29),
      O => \ap_CS_fsm[3]_i_11_n_0\
    );
\ap_CS_fsm[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(28),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[28]\,
      I5 => cols_V(28),
      O => \ap_CS_fsm[3]_i_12_n_0\
    );
\ap_CS_fsm[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(27),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[27]\,
      I5 => cols_V(27),
      O => \ap_CS_fsm[3]_i_14_n_0\
    );
\ap_CS_fsm[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(26),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[26]\,
      I5 => cols_V(26),
      O => \ap_CS_fsm[3]_i_15_n_0\
    );
\ap_CS_fsm[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(25),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[25]\,
      I5 => cols_V(25),
      O => \ap_CS_fsm[3]_i_16_n_0\
    );
\ap_CS_fsm[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(24),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[24]\,
      I5 => cols_V(24),
      O => \ap_CS_fsm[3]_i_17_n_0\
    );
\ap_CS_fsm[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(23),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[23]\,
      I5 => cols_V(23),
      O => \ap_CS_fsm[3]_i_19_n_0\
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => linebuff_val_1_U_n_15,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => \ap_CS_fsm[3]_i_3__1_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(22),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[22]\,
      I5 => cols_V(22),
      O => \ap_CS_fsm[3]_i_20_n_0\
    );
\ap_CS_fsm[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(21),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[21]\,
      I5 => cols_V(21),
      O => \ap_CS_fsm[3]_i_21_n_0\
    );
\ap_CS_fsm[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(20),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[20]\,
      I5 => cols_V(20),
      O => \ap_CS_fsm[3]_i_22_n_0\
    );
\ap_CS_fsm[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(19),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[19]\,
      I5 => cols_V(19),
      O => \ap_CS_fsm[3]_i_24_n_0\
    );
\ap_CS_fsm[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(18),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[18]\,
      I5 => cols_V(18),
      O => \ap_CS_fsm[3]_i_25_n_0\
    );
\ap_CS_fsm[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(17),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[17]\,
      I5 => cols_V(17),
      O => \ap_CS_fsm[3]_i_26_n_0\
    );
\ap_CS_fsm[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(16),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[16]\,
      I5 => cols_V(16),
      O => \ap_CS_fsm[3]_i_27_n_0\
    );
\ap_CS_fsm[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(15),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[15]\,
      I5 => cols_V(15),
      O => \ap_CS_fsm[3]_i_29_n_0\
    );
\ap_CS_fsm[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(14),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[14]\,
      I5 => cols_V(14),
      O => \ap_CS_fsm[3]_i_30_n_0\
    );
\ap_CS_fsm[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(13),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[13]\,
      I5 => cols_V(13),
      O => \ap_CS_fsm[3]_i_31_n_0\
    );
\ap_CS_fsm[3]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(12),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[12]\,
      I5 => cols_V(12),
      O => \ap_CS_fsm[3]_i_32_n_0\
    );
\ap_CS_fsm[3]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(11),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[11]\,
      I5 => cols_V(11),
      O => \ap_CS_fsm[3]_i_34_n_0\
    );
\ap_CS_fsm[3]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(10),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[10]\,
      I5 => cols_V(10),
      O => \ap_CS_fsm[3]_i_35_n_0\
    );
\ap_CS_fsm[3]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(9),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[9]\,
      I5 => cols_V(9),
      O => \ap_CS_fsm[3]_i_36_n_0\
    );
\ap_CS_fsm[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(8),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[8]\,
      I5 => cols_V(8),
      O => \ap_CS_fsm[3]_i_37_n_0\
    );
\ap_CS_fsm[3]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(7),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[7]\,
      I5 => cols_V(7),
      O => \ap_CS_fsm[3]_i_39_n_0\
    );
\ap_CS_fsm[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I2 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I3 => canny_edges_data_str_full_n,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^or_cond_reg_909_reg[0]_0\,
      O => \ap_CS_fsm[3]_i_3__1_n_0\
    );
\ap_CS_fsm[3]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(6),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[6]\,
      I5 => cols_V(6),
      O => \ap_CS_fsm[3]_i_40_n_0\
    );
\ap_CS_fsm[3]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(5),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[5]\,
      I5 => cols_V(5),
      O => \ap_CS_fsm[3]_i_41_n_0\
    );
\ap_CS_fsm[3]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(4),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[4]\,
      I5 => cols_V(4),
      O => \ap_CS_fsm[3]_i_42_n_0\
    );
\ap_CS_fsm[3]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => \^j_v_reg_897_reg[3]_0\(0),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^t_v_2_reg_253_reg[3]_0\(0),
      I5 => cols_V(3),
      O => \ap_CS_fsm[3]_i_43_n_0\
    );
\ap_CS_fsm[3]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(2),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[2]\,
      I5 => cols_V(2),
      O => \ap_CS_fsm[3]_i_44_n_0\
    );
\ap_CS_fsm[3]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(1),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[1]\,
      I5 => cols_V(1),
      O => \ap_CS_fsm[3]_i_45_n_0\
    );
\ap_CS_fsm[3]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(0),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[0]\,
      I5 => cols_V(0),
      O => \ap_CS_fsm[3]_i_46_n_0\
    );
\ap_CS_fsm[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[31]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(31),
      O => sel0(30)
    );
\ap_CS_fsm[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[30]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(30),
      O => sel0(29)
    );
\ap_CS_fsm[3]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[29]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(29),
      O => sel0(28)
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[28]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(28),
      O => sel0(27)
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_897_reg(31),
      I1 => tmp_28_reg_893,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_2_reg_253_reg_n_0_[31]\,
      I5 => cols_V(31),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_18_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_13_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_13_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_13_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(22 downto 19),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_19_n_0\,
      S(2) => \ap_CS_fsm[3]_i_20_n_0\,
      S(1) => \ap_CS_fsm[3]_i_21_n_0\,
      S(0) => \ap_CS_fsm[3]_i_22_n_0\
    );
\ap_CS_fsm_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_23_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_18_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_18_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_18_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_18_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(18 downto 15),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_24_n_0\,
      S(2) => \ap_CS_fsm[3]_i_25_n_0\,
      S(1) => \ap_CS_fsm[3]_i_26_n_0\,
      S(0) => \ap_CS_fsm[3]_i_27_n_0\
    );
\ap_CS_fsm_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_28_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_23_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_23_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_23_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(14 downto 11),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_29_n_0\,
      S(2) => \ap_CS_fsm[3]_i_30_n_0\,
      S(1) => \ap_CS_fsm[3]_i_31_n_0\,
      S(0) => \ap_CS_fsm[3]_i_32_n_0\
    );
\ap_CS_fsm_reg[3]_i_28\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_33_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_28_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_28_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_28_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_28_n_3\,
      CYINIT => '0',
      DI(3) => sel0(10),
      DI(2 downto 0) => tmp_50_fu_375_p4(9 downto 7),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_28_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_34_n_0\,
      S(2) => \ap_CS_fsm[3]_i_35_n_0\,
      S(1) => \ap_CS_fsm[3]_i_36_n_0\,
      S(0) => \ap_CS_fsm[3]_i_37_n_0\
    );
\ap_CS_fsm_reg[3]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_2__0_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_2__0_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(30 downto 27),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_9_n_0\,
      S(2) => \ap_CS_fsm[3]_i_10_n_0\,
      S(1) => \ap_CS_fsm[3]_i_11_n_0\,
      S(0) => \ap_CS_fsm[3]_i_12_n_0\
    );
\ap_CS_fsm_reg[3]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_38_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_33_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_33_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_33_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_33_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_50_fu_375_p4(6 downto 3),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_33_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_39_n_0\,
      S(2) => \ap_CS_fsm[3]_i_40_n_0\,
      S(1) => \ap_CS_fsm[3]_i_41_n_0\,
      S(0) => \ap_CS_fsm[3]_i_42_n_0\
    );
\ap_CS_fsm_reg[3]_i_38\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_38_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_38_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_38_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_38_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => tmp_50_fu_375_p4(2 downto 0),
      DI(0) => linebuff_val_1_U_n_12,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_38_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_43_n_0\,
      S(2) => \ap_CS_fsm[3]_i_44_n_0\,
      S(1) => \ap_CS_fsm[3]_i_45_n_0\,
      S(0) => \ap_CS_fsm[3]_i_46_n_0\
    );
\ap_CS_fsm_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_13_n_0\,
      CO(3) => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(26 downto 23),
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_14_n_0\,
      S(2) => \ap_CS_fsm[3]_i_15_n_0\,
      S(1) => \ap_CS_fsm[3]_i_16_n_0\,
      S(0) => \ap_CS_fsm[3]_i_17_n_0\
    );
\ap_enable_reg_pp0_iter0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A008A8A8A8A8A8A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_CS_fsm[2]_i_4__0_n_0\,
      I3 => \linebuff_val_1_addr_reg_913[10]_i_2_n_0\,
      I4 => \^or_cond_reg_909_reg[0]_0\,
      I5 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      O => \ap_enable_reg_pp0_iter0_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0A0A088A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => linebuff_val_1_U_n_15,
      I4 => \^or_cond_reg_909_reg[0]_0\,
      I5 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888A000A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I4 => ap_CS_fsm_state2,
      I5 => ap_block_pp0_stage0_subdone,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_0\,
      Q => \^ap_enable_reg_pp0_iter3_reg_0\,
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(0),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(0),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(10),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(10),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(1),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(1),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(2),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(2),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(3),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(3),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(4),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(4),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(5),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(5),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(6),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(6),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(7),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(7),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(8),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(8),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_addr_reg_913(9),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(9),
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond6_reg_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => or_cond6_reg_924,
      Q => \^ap_reg_pp0_iter1_or_cond6_reg_924\,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond7_reg_930[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88808888"
    )
        port map (
      I0 => \^or_cond_reg_909_reg[0]_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I3 => canny_edges_data_str_full_n,
      I4 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130
    );
\ap_reg_pp0_iter1_or_cond7_reg_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => or_cond7_reg_930,
      Q => ap_reg_pp0_iter1_or_cond7_reg_930,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_reg_909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \^or_cond_reg_909\,
      Q => ap_reg_pp0_iter1_or_cond_reg_909,
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[0]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(0),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[10]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(10),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[1]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(1),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[2]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(2),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \^t_v_2_reg_253_reg[3]_0\(0),
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(3),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[4]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(4),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[5]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(5),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[6]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(6),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[7]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(7),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[8]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(8),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_2_reg_253_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => \t_V_2_reg_253_reg_n_0_[9]\,
      Q => ap_reg_pp0_iter1_t_V_2_reg_253(9),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_28_reg_893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => tmp_28_reg_893,
      Q => ap_reg_pp0_iter1_tmp_28_reg_893,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => tmp_30_reg_902,
      Q => ap_reg_pp0_iter1_tmp_30_reg_902,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond6_reg_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^ap_reg_pp0_iter1_or_cond6_reg_924\,
      Q => ap_reg_pp0_iter2_or_cond6_reg_924,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond7_reg_930[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDFDFDFDF00DF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => suppressed_data_stre_empty_n,
      I2 => \^or_cond_reg_909\,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I4 => canny_edges_data_str_full_n,
      I5 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      O => ap_block_pp0_stage0_subdone
    );
\ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_or_cond7_reg_930,
      Q => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      R => '0'
    );
\element_gd_s_fu_134[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^or_cond_reg_909\,
      I3 => suppressed_data_stre_empty_n,
      I4 => linebuff_val_1_U_n_15,
      O => \^hysteresis_u0_src_data_stream_v_read\
    );
\element_gd_s_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(0),
      Q => element_gd_s_fu_134(0),
      R => '0'
    );
\element_gd_s_fu_134_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(10),
      Q => element_gd_s_fu_134(10),
      R => '0'
    );
\element_gd_s_fu_134_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(11),
      Q => element_gd_s_fu_134(11),
      R => '0'
    );
\element_gd_s_fu_134_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(12),
      Q => element_gd_s_fu_134(12),
      R => '0'
    );
\element_gd_s_fu_134_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(13),
      Q => element_gd_s_fu_134(13),
      R => '0'
    );
\element_gd_s_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(1),
      Q => element_gd_s_fu_134(1),
      R => '0'
    );
\element_gd_s_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(2),
      Q => element_gd_s_fu_134(2),
      R => '0'
    );
\element_gd_s_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(3),
      Q => element_gd_s_fu_134(3),
      R => '0'
    );
\element_gd_s_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(4),
      Q => element_gd_s_fu_134(4),
      R => '0'
    );
\element_gd_s_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(5),
      Q => element_gd_s_fu_134(5),
      R => '0'
    );
\element_gd_s_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(6),
      Q => element_gd_s_fu_134(6),
      R => '0'
    );
\element_gd_s_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(7),
      Q => element_gd_s_fu_134(7),
      R => '0'
    );
\element_gd_s_fu_134_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(8),
      Q => element_gd_s_fu_134(8),
      R => '0'
    );
\element_gd_s_fu_134_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^hysteresis_u0_src_data_stream_v_read\,
      D => D(9),
      Q => element_gd_s_fu_134(9),
      R => '0'
    );
\i_V_reg_868[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_V_fu_306_p2(0)
    );
\i_V_reg_868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(0),
      Q => i_V_reg_868(0),
      R => '0'
    );
\i_V_reg_868_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(10),
      Q => i_V_reg_868(10),
      R => '0'
    );
\i_V_reg_868_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(11),
      Q => i_V_reg_868(11),
      R => '0'
    );
\i_V_reg_868_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(12),
      Q => i_V_reg_868(12),
      R => '0'
    );
\i_V_reg_868_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[8]_i_1_n_0\,
      CO(3) => \i_V_reg_868_reg[12]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[12]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[12]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(12 downto 9),
      S(3 downto 0) => \^q\(12 downto 9)
    );
\i_V_reg_868_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(13),
      Q => i_V_reg_868(13),
      R => '0'
    );
\i_V_reg_868_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(14),
      Q => i_V_reg_868(14),
      R => '0'
    );
\i_V_reg_868_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(15),
      Q => i_V_reg_868(15),
      R => '0'
    );
\i_V_reg_868_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(16),
      Q => i_V_reg_868(16),
      R => '0'
    );
\i_V_reg_868_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[12]_i_1_n_0\,
      CO(3) => \i_V_reg_868_reg[16]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[16]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[16]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(16 downto 13),
      S(3 downto 0) => \^q\(16 downto 13)
    );
\i_V_reg_868_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(17),
      Q => i_V_reg_868(17),
      R => '0'
    );
\i_V_reg_868_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(18),
      Q => i_V_reg_868(18),
      R => '0'
    );
\i_V_reg_868_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(19),
      Q => i_V_reg_868(19),
      R => '0'
    );
\i_V_reg_868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(1),
      Q => i_V_reg_868(1),
      R => '0'
    );
\i_V_reg_868_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(20),
      Q => i_V_reg_868(20),
      R => '0'
    );
\i_V_reg_868_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[16]_i_1_n_0\,
      CO(3) => \i_V_reg_868_reg[20]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[20]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[20]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(20 downto 17),
      S(3 downto 0) => \^q\(20 downto 17)
    );
\i_V_reg_868_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(21),
      Q => i_V_reg_868(21),
      R => '0'
    );
\i_V_reg_868_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(22),
      Q => i_V_reg_868(22),
      R => '0'
    );
\i_V_reg_868_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(23),
      Q => i_V_reg_868(23),
      R => '0'
    );
\i_V_reg_868_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(24),
      Q => i_V_reg_868(24),
      R => '0'
    );
\i_V_reg_868_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[20]_i_1_n_0\,
      CO(3) => \i_V_reg_868_reg[24]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[24]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[24]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(24 downto 21),
      S(3 downto 0) => \^q\(24 downto 21)
    );
\i_V_reg_868_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(25),
      Q => i_V_reg_868(25),
      R => '0'
    );
\i_V_reg_868_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(26),
      Q => i_V_reg_868(26),
      R => '0'
    );
\i_V_reg_868_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(27),
      Q => i_V_reg_868(27),
      R => '0'
    );
\i_V_reg_868_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(28),
      Q => i_V_reg_868(28),
      R => '0'
    );
\i_V_reg_868_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[24]_i_1_n_0\,
      CO(3) => \i_V_reg_868_reg[28]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[28]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[28]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(28 downto 25),
      S(3 downto 0) => \^q\(28 downto 25)
    );
\i_V_reg_868_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(29),
      Q => i_V_reg_868(29),
      R => '0'
    );
\i_V_reg_868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(2),
      Q => i_V_reg_868(2),
      R => '0'
    );
\i_V_reg_868_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(30),
      Q => i_V_reg_868(30),
      R => '0'
    );
\i_V_reg_868_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(31),
      Q => i_V_reg_868(31),
      R => '0'
    );
\i_V_reg_868_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_868_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_868_reg[31]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_868_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_306_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^q\(31 downto 29)
    );
\i_V_reg_868_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(3),
      Q => i_V_reg_868(3),
      R => '0'
    );
\i_V_reg_868_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(4),
      Q => i_V_reg_868(4),
      R => '0'
    );
\i_V_reg_868_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_868_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(4 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\i_V_reg_868_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(5),
      Q => i_V_reg_868(5),
      R => '0'
    );
\i_V_reg_868_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(6),
      Q => i_V_reg_868(6),
      R => '0'
    );
\i_V_reg_868_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(7),
      Q => i_V_reg_868(7),
      R => '0'
    );
\i_V_reg_868_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(8),
      Q => i_V_reg_868(8),
      R => '0'
    );
\i_V_reg_868_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_868_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_868_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_868_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_868_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_868_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_306_p2(8 downto 5),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\i_V_reg_868_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_306_p2(9),
      Q => i_V_reg_868(9),
      R => '0'
    );
\icmp_reg_878[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F888F8F8"
    )
        port map (
      I0 => \tmp_26_reg_883[0]_i_3_n_0\,
      I1 => \icmp_reg_878[0]_i_2_n_0\,
      I2 => \icmp_reg_878_reg_n_0_[0]\,
      I3 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I4 => ap_CS_fsm_state2,
      O => \icmp_reg_878[0]_i_1_n_0\
    );
\icmp_reg_878[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \tmp_26_reg_883[0]_i_4_n_0\,
      I1 => \tmp_26_reg_883[0]_i_5_n_0\,
      I2 => \tmp_26_reg_883[0]_i_6_n_0\,
      I3 => ap_CS_fsm_state2,
      I4 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I5 => \^q\(1),
      O => \icmp_reg_878[0]_i_2_n_0\
    );
\icmp_reg_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_878[0]_i_1_n_0\,
      Q => \icmp_reg_878_reg_n_0_[0]\,
      R => '0'
    );
\j_V_reg_897[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \^t_v_2_reg_253_reg[3]_0\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => \^j_v_reg_897_reg[3]_0\(0),
      O => \j_V_reg_897[0]_i_2_n_0\
    );
\j_V_reg_897[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[2]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(2),
      O => \j_V_reg_897[0]_i_3_n_0\
    );
\j_V_reg_897[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(1),
      O => \j_V_reg_897[0]_i_4_n_0\
    );
\j_V_reg_897[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(0),
      O => \j_V_reg_897[0]_i_5_n_0\
    );
\j_V_reg_897[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[15]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(15),
      O => \j_V_reg_897[12]_i_2_n_0\
    );
\j_V_reg_897[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[14]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(14),
      O => \j_V_reg_897[12]_i_3_n_0\
    );
\j_V_reg_897[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[13]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(13),
      O => \j_V_reg_897[12]_i_4_n_0\
    );
\j_V_reg_897[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[12]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(12),
      O => \j_V_reg_897[12]_i_5_n_0\
    );
\j_V_reg_897[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[19]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(19),
      O => \j_V_reg_897[16]_i_2_n_0\
    );
\j_V_reg_897[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[18]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(18),
      O => \j_V_reg_897[16]_i_3_n_0\
    );
\j_V_reg_897[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[17]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(17),
      O => \j_V_reg_897[16]_i_4_n_0\
    );
\j_V_reg_897[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[16]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(16),
      O => \j_V_reg_897[16]_i_5_n_0\
    );
\j_V_reg_897[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[23]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(23),
      O => \j_V_reg_897[20]_i_2_n_0\
    );
\j_V_reg_897[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[22]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(22),
      O => \j_V_reg_897[20]_i_3_n_0\
    );
\j_V_reg_897[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[21]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(21),
      O => \j_V_reg_897[20]_i_4_n_0\
    );
\j_V_reg_897[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[20]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(20),
      O => \j_V_reg_897[20]_i_5_n_0\
    );
\j_V_reg_897[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[27]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(27),
      O => \j_V_reg_897[24]_i_2_n_0\
    );
\j_V_reg_897[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[26]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(26),
      O => \j_V_reg_897[24]_i_3_n_0\
    );
\j_V_reg_897[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[25]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(25),
      O => \j_V_reg_897[24]_i_4_n_0\
    );
\j_V_reg_897[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[24]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(24),
      O => \j_V_reg_897[24]_i_5_n_0\
    );
\j_V_reg_897[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[31]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(31),
      O => \j_V_reg_897[28]_i_2_n_0\
    );
\j_V_reg_897[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[30]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(30),
      O => \j_V_reg_897[28]_i_3_n_0\
    );
\j_V_reg_897[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[29]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(29),
      O => \j_V_reg_897[28]_i_4_n_0\
    );
\j_V_reg_897[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[28]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(28),
      O => \j_V_reg_897[28]_i_5_n_0\
    );
\j_V_reg_897[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[7]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(7),
      O => \j_V_reg_897[4]_i_2_n_0\
    );
\j_V_reg_897[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[6]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(6),
      O => \j_V_reg_897[4]_i_3_n_0\
    );
\j_V_reg_897[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(5),
      O => \j_V_reg_897[4]_i_4_n_0\
    );
\j_V_reg_897[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[4]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(4),
      O => \j_V_reg_897[4]_i_5_n_0\
    );
\j_V_reg_897[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(11),
      O => \j_V_reg_897[8]_i_2_n_0\
    );
\j_V_reg_897[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[10]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(10),
      O => \j_V_reg_897[8]_i_3_n_0\
    );
\j_V_reg_897[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(9),
      O => \j_V_reg_897[8]_i_4_n_0\
    );
\j_V_reg_897[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[8]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(8),
      O => \j_V_reg_897[8]_i_5_n_0\
    );
\j_V_reg_897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[0]_i_1_n_7\,
      Q => j_V_reg_897_reg(0),
      R => '0'
    );
\j_V_reg_897_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_V_reg_897_reg[0]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[0]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[0]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_V_reg_897_reg[0]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[0]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[0]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[0]_i_1_n_7\,
      S(3) => \j_V_reg_897[0]_i_2_n_0\,
      S(2) => \j_V_reg_897[0]_i_3_n_0\,
      S(1) => \j_V_reg_897[0]_i_4_n_0\,
      S(0) => \j_V_reg_897[0]_i_5_n_0\
    );
\j_V_reg_897_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[8]_i_1_n_5\,
      Q => j_V_reg_897_reg(10),
      R => '0'
    );
\j_V_reg_897_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[8]_i_1_n_4\,
      Q => j_V_reg_897_reg(11),
      R => '0'
    );
\j_V_reg_897_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[12]_i_1_n_7\,
      Q => j_V_reg_897_reg(12),
      R => '0'
    );
\j_V_reg_897_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[8]_i_1_n_0\,
      CO(3) => \j_V_reg_897_reg[12]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[12]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[12]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[12]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[12]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[12]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[12]_i_1_n_7\,
      S(3) => \j_V_reg_897[12]_i_2_n_0\,
      S(2) => \j_V_reg_897[12]_i_3_n_0\,
      S(1) => \j_V_reg_897[12]_i_4_n_0\,
      S(0) => \j_V_reg_897[12]_i_5_n_0\
    );
\j_V_reg_897_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[12]_i_1_n_6\,
      Q => j_V_reg_897_reg(13),
      R => '0'
    );
\j_V_reg_897_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[12]_i_1_n_5\,
      Q => j_V_reg_897_reg(14),
      R => '0'
    );
\j_V_reg_897_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[12]_i_1_n_4\,
      Q => j_V_reg_897_reg(15),
      R => '0'
    );
\j_V_reg_897_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[16]_i_1_n_7\,
      Q => j_V_reg_897_reg(16),
      R => '0'
    );
\j_V_reg_897_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[12]_i_1_n_0\,
      CO(3) => \j_V_reg_897_reg[16]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[16]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[16]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[16]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[16]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[16]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[16]_i_1_n_7\,
      S(3) => \j_V_reg_897[16]_i_2_n_0\,
      S(2) => \j_V_reg_897[16]_i_3_n_0\,
      S(1) => \j_V_reg_897[16]_i_4_n_0\,
      S(0) => \j_V_reg_897[16]_i_5_n_0\
    );
\j_V_reg_897_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[16]_i_1_n_6\,
      Q => j_V_reg_897_reg(17),
      R => '0'
    );
\j_V_reg_897_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[16]_i_1_n_5\,
      Q => j_V_reg_897_reg(18),
      R => '0'
    );
\j_V_reg_897_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[16]_i_1_n_4\,
      Q => j_V_reg_897_reg(19),
      R => '0'
    );
\j_V_reg_897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[0]_i_1_n_6\,
      Q => j_V_reg_897_reg(1),
      R => '0'
    );
\j_V_reg_897_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[20]_i_1_n_7\,
      Q => j_V_reg_897_reg(20),
      R => '0'
    );
\j_V_reg_897_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[16]_i_1_n_0\,
      CO(3) => \j_V_reg_897_reg[20]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[20]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[20]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[20]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[20]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[20]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[20]_i_1_n_7\,
      S(3) => \j_V_reg_897[20]_i_2_n_0\,
      S(2) => \j_V_reg_897[20]_i_3_n_0\,
      S(1) => \j_V_reg_897[20]_i_4_n_0\,
      S(0) => \j_V_reg_897[20]_i_5_n_0\
    );
\j_V_reg_897_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[20]_i_1_n_6\,
      Q => j_V_reg_897_reg(21),
      R => '0'
    );
\j_V_reg_897_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[20]_i_1_n_5\,
      Q => j_V_reg_897_reg(22),
      R => '0'
    );
\j_V_reg_897_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[20]_i_1_n_4\,
      Q => j_V_reg_897_reg(23),
      R => '0'
    );
\j_V_reg_897_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[24]_i_1_n_7\,
      Q => j_V_reg_897_reg(24),
      R => '0'
    );
\j_V_reg_897_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[20]_i_1_n_0\,
      CO(3) => \j_V_reg_897_reg[24]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[24]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[24]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[24]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[24]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[24]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[24]_i_1_n_7\,
      S(3) => \j_V_reg_897[24]_i_2_n_0\,
      S(2) => \j_V_reg_897[24]_i_3_n_0\,
      S(1) => \j_V_reg_897[24]_i_4_n_0\,
      S(0) => \j_V_reg_897[24]_i_5_n_0\
    );
\j_V_reg_897_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[24]_i_1_n_6\,
      Q => j_V_reg_897_reg(25),
      R => '0'
    );
\j_V_reg_897_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[24]_i_1_n_5\,
      Q => j_V_reg_897_reg(26),
      R => '0'
    );
\j_V_reg_897_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[24]_i_1_n_4\,
      Q => j_V_reg_897_reg(27),
      R => '0'
    );
\j_V_reg_897_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[28]_i_1_n_7\,
      Q => j_V_reg_897_reg(28),
      R => '0'
    );
\j_V_reg_897_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[24]_i_1_n_0\,
      CO(3) => \NLW_j_V_reg_897_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_V_reg_897_reg[28]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[28]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[28]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[28]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[28]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[28]_i_1_n_7\,
      S(3) => \j_V_reg_897[28]_i_2_n_0\,
      S(2) => \j_V_reg_897[28]_i_3_n_0\,
      S(1) => \j_V_reg_897[28]_i_4_n_0\,
      S(0) => \j_V_reg_897[28]_i_5_n_0\
    );
\j_V_reg_897_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[28]_i_1_n_6\,
      Q => j_V_reg_897_reg(29),
      R => '0'
    );
\j_V_reg_897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[0]_i_1_n_5\,
      Q => j_V_reg_897_reg(2),
      R => '0'
    );
\j_V_reg_897_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[28]_i_1_n_5\,
      Q => j_V_reg_897_reg(30),
      R => '0'
    );
\j_V_reg_897_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[28]_i_1_n_4\,
      Q => j_V_reg_897_reg(31),
      R => '0'
    );
\j_V_reg_897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[0]_i_1_n_4\,
      Q => \^j_v_reg_897_reg[3]_0\(0),
      R => '0'
    );
\j_V_reg_897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[4]_i_1_n_7\,
      Q => j_V_reg_897_reg(4),
      R => '0'
    );
\j_V_reg_897_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[0]_i_1_n_0\,
      CO(3) => \j_V_reg_897_reg[4]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[4]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[4]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[4]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[4]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[4]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[4]_i_1_n_7\,
      S(3) => \j_V_reg_897[4]_i_2_n_0\,
      S(2) => \j_V_reg_897[4]_i_3_n_0\,
      S(1) => \j_V_reg_897[4]_i_4_n_0\,
      S(0) => \j_V_reg_897[4]_i_5_n_0\
    );
\j_V_reg_897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[4]_i_1_n_6\,
      Q => j_V_reg_897_reg(5),
      R => '0'
    );
\j_V_reg_897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[4]_i_1_n_5\,
      Q => j_V_reg_897_reg(6),
      R => '0'
    );
\j_V_reg_897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[4]_i_1_n_4\,
      Q => j_V_reg_897_reg(7),
      R => '0'
    );
\j_V_reg_897_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[8]_i_1_n_7\,
      Q => j_V_reg_897_reg(8),
      R => '0'
    );
\j_V_reg_897_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_897_reg[4]_i_1_n_0\,
      CO(3) => \j_V_reg_897_reg[8]_i_1_n_0\,
      CO(2) => \j_V_reg_897_reg[8]_i_1_n_1\,
      CO(1) => \j_V_reg_897_reg[8]_i_1_n_2\,
      CO(0) => \j_V_reg_897_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_897_reg[8]_i_1_n_4\,
      O(2) => \j_V_reg_897_reg[8]_i_1_n_5\,
      O(1) => \j_V_reg_897_reg[8]_i_1_n_6\,
      O(0) => \j_V_reg_897_reg[8]_i_1_n_7\,
      S(3) => \j_V_reg_897[8]_i_2_n_0\,
      S(2) => \j_V_reg_897[8]_i_3_n_0\,
      S(1) => \j_V_reg_897[8]_i_4_n_0\,
      S(0) => \j_V_reg_897[8]_i_5_n_0\
    );
\j_V_reg_897_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_897_reg[8]_i_1_n_6\,
      Q => j_V_reg_897_reg(9),
      R => '0'
    );
linebuff_val_0_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_12
     port map (
      ADDRBWRADDR(10 downto 1) => tmp_50_fu_375_p4(9 downto 0),
      ADDRBWRADDR(0) => linebuff_val_1_U_n_12,
      D(15) => linebuff_val_0_U_n_16,
      D(14) => linebuff_val_0_U_n_17,
      D(13) => linebuff_val_0_U_n_18,
      D(12) => linebuff_val_0_U_n_19,
      D(11) => linebuff_val_0_U_n_20,
      D(10) => linebuff_val_0_U_n_21,
      D(9) => linebuff_val_0_U_n_22,
      D(8) => linebuff_val_0_U_n_23,
      D(7) => linebuff_val_0_U_n_24,
      D(6) => linebuff_val_0_U_n_25,
      D(5) => linebuff_val_0_U_n_26,
      D(4) => linebuff_val_0_U_n_27,
      D(3) => linebuff_val_0_U_n_28,
      D(2) => linebuff_val_0_U_n_29,
      D(1) => linebuff_val_0_U_n_30,
      D(0) => linebuff_val_0_U_n_31,
      DOBDO(15 downto 0) => tmp0_s_fu_130(15 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter1_t_V_2_reg_253(10 downto 0),
      WEA(0) => linebuff_val_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_or_cond_reg_909 => ap_reg_pp0_iter1_or_cond_reg_909,
      ap_reg_pp0_iter1_tmp_30_reg_902 => ap_reg_pp0_iter1_tmp_30_reg_902,
      canny_edges_data_str_full_n => canny_edges_data_str_full_n,
      \int_threshold2_reg[15]\(0) => \int_threshold2_reg[15]\(0),
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      ram_reg(13 downto 0) => element_gd_s_fu_134(13 downto 0),
      ram_reg_0 => \^or_cond_reg_909_reg[0]_0\,
      ram_reg_1 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      ram_reg_2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      \slt4_reg_944[0]_i_17\(15 downto 0) => \slt4_reg_944[0]_i_17\(15 downto 0),
      \slt4_reg_944_reg[0]_i_12\ => \slt4_reg_944[0]_i_59_n_0\,
      \slt4_reg_944_reg[0]_i_12_0\ => \slt4_reg_944[0]_i_57_n_0\,
      \slt4_reg_944_reg[0]_i_12_1\ => \slt4_reg_944[0]_i_55_n_0\,
      \slt4_reg_944_reg[0]_i_12_2\ => \slt4_reg_944[0]_i_53_n_0\,
      \slt4_reg_944_reg[0]_i_7\ => \slt4_reg_944[0]_i_43_n_0\,
      \slt4_reg_944_reg[0]_i_7_0\ => \slt4_reg_944[0]_i_41_n_0\,
      \slt4_reg_944_reg[0]_i_7_1\ => \slt4_reg_944[0]_i_39_n_0\,
      \slt4_reg_944_reg[0]_i_7_2\ => \slt4_reg_944[0]_i_36_n_0\,
      tmp0_reg_9340 => tmp0_reg_9340,
      \win_val_1_1_fu_146_reg[15]\(15 downto 0) => \^win_val_1_1_fu_146_reg[15]_0\(15 downto 0)
    );
linebuff_val_1_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_13
     port map (
      ADDRBWRADDR(10 downto 1) => tmp_50_fu_375_p4(9 downto 0),
      ADDRBWRADDR(0) => linebuff_val_1_U_n_12,
      D(0) => \^j_v_reg_897_reg[3]_0\(0),
      DOBDO(15 downto 0) => tmp0_s_fu_130(15 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_913(10 downto 0),
      WEA(0) => linebuff_val_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_tmp_30_reg_902 => ap_reg_pp0_iter1_tmp_30_reg_902,
      \ap_reg_pp0_iter2_or_cond7_reg_930_reg[0]\ => linebuff_val_1_U_n_15,
      canny_edges_data_str_full_n => canny_edges_data_str_full_n,
      \int_threshold2_reg[15]\(0) => \int_threshold2_reg[15]_0\(0),
      j_V_reg_897_reg(9 downto 3) => j_V_reg_897_reg(10 downto 4),
      j_V_reg_897_reg(2 downto 0) => j_V_reg_897_reg(2 downto 0),
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      \or_cond_reg_909_reg[0]\ => \^or_cond_reg_909_reg[0]_0\,
      ram_reg(15) => linebuff_val_1_U_n_16,
      ram_reg(14) => linebuff_val_1_U_n_17,
      ram_reg(13) => linebuff_val_1_U_n_18,
      ram_reg(12) => linebuff_val_1_U_n_19,
      ram_reg(11) => linebuff_val_1_U_n_20,
      ram_reg(10) => linebuff_val_1_U_n_21,
      ram_reg(9) => linebuff_val_1_U_n_22,
      ram_reg(8) => linebuff_val_1_U_n_23,
      ram_reg(7) => linebuff_val_1_U_n_24,
      ram_reg(6) => linebuff_val_1_U_n_25,
      ram_reg(5) => linebuff_val_1_U_n_26,
      ram_reg(4) => linebuff_val_1_U_n_27,
      ram_reg(3) => linebuff_val_1_U_n_28,
      ram_reg(2) => linebuff_val_1_U_n_29,
      ram_reg(1) => linebuff_val_1_U_n_30,
      ram_reg(0) => linebuff_val_1_U_n_31,
      ram_reg_0 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      ram_reg_1 => \^ap_enable_reg_pp0_iter3_reg_0\,
      ram_reg_2 => ap_enable_reg_pp0_iter1_reg_n_0,
      ram_reg_3(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_4 => \^or_cond_reg_909\,
      ram_reg_5(10) => \t_V_2_reg_253_reg_n_0_[10]\,
      ram_reg_5(9) => \t_V_2_reg_253_reg_n_0_[9]\,
      ram_reg_5(8) => \t_V_2_reg_253_reg_n_0_[8]\,
      ram_reg_5(7) => \t_V_2_reg_253_reg_n_0_[7]\,
      ram_reg_5(6) => \t_V_2_reg_253_reg_n_0_[6]\,
      ram_reg_5(5) => \t_V_2_reg_253_reg_n_0_[5]\,
      ram_reg_5(4) => \t_V_2_reg_253_reg_n_0_[4]\,
      ram_reg_5(3) => \^t_v_2_reg_253_reg[3]_0\(0),
      ram_reg_5(2) => \t_V_2_reg_253_reg_n_0_[2]\,
      ram_reg_5(1) => \t_V_2_reg_253_reg_n_0_[1]\,
      ram_reg_5(0) => \t_V_2_reg_253_reg_n_0_[0]\,
      \slt6_reg_954_reg[0]_i_12\ => \slt6_reg_954[0]_i_59_n_0\,
      \slt6_reg_954_reg[0]_i_12_0\ => \slt6_reg_954[0]_i_57_n_0\,
      \slt6_reg_954_reg[0]_i_12_1\ => \slt6_reg_954[0]_i_55_n_0\,
      \slt6_reg_954_reg[0]_i_12_2\ => \slt6_reg_954[0]_i_53_n_0\,
      \slt6_reg_954_reg[0]_i_7\(15 downto 0) => \slt4_reg_944[0]_i_17\(15 downto 0),
      \slt6_reg_954_reg[0]_i_7_0\ => \slt6_reg_954[0]_i_43_n_0\,
      \slt6_reg_954_reg[0]_i_7_1\ => \slt6_reg_954[0]_i_41_n_0\,
      \slt6_reg_954_reg[0]_i_7_2\ => \slt6_reg_954[0]_i_39_n_0\,
      \slt6_reg_954_reg[0]_i_7_3\ => \slt6_reg_954[0]_i_36_n_0\,
      suppressed_data_stre_empty_n => suppressed_data_stre_empty_n,
      tmp0_reg_9340 => tmp0_reg_9340,
      tmp_28_reg_893 => tmp_28_reg_893,
      tmp_30_reg_902 => tmp_30_reg_902,
      \win_val_2_1_fu_154_reg[15]\(15 downto 0) => \^win_val_2_1_fu_154_reg[15]_0\(15 downto 0)
    );
\linebuff_val_1_addr_reg_913[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000DF00"
    )
        port map (
      I0 => \^or_cond_reg_909\,
      I1 => suppressed_data_stre_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_30_fu_359_p2,
      I4 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      I5 => \linebuff_val_1_addr_reg_913[10]_i_2_n_0\,
      O => linebuff_val_1_addr_reg_9130
    );
\linebuff_val_1_addr_reg_913[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I1 => canny_edges_data_str_full_n,
      I2 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \linebuff_val_1_addr_reg_913[10]_i_2_n_0\
    );
\linebuff_val_1_addr_reg_913_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => linebuff_val_1_U_n_12,
      Q => linebuff_val_1_addr_reg_913(0),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(9),
      Q => linebuff_val_1_addr_reg_913(10),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(0),
      Q => linebuff_val_1_addr_reg_913(1),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(1),
      Q => linebuff_val_1_addr_reg_913(2),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(2),
      Q => linebuff_val_1_addr_reg_913(3),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(3),
      Q => linebuff_val_1_addr_reg_913(4),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(4),
      Q => linebuff_val_1_addr_reg_913(5),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(5),
      Q => linebuff_val_1_addr_reg_913(6),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(6),
      Q => linebuff_val_1_addr_reg_913(7),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(7),
      Q => linebuff_val_1_addr_reg_913(8),
      R => '0'
    );
\linebuff_val_1_addr_reg_913_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_9130,
      D => tmp_50_fu_375_p4(8),
      Q => linebuff_val_1_addr_reg_913(9),
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2_n_0\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF200020002000"
    )
        port map (
      I0 => \^or_cond_reg_909_reg[0]_0\,
      I1 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => canny_edges_data_str_full_n,
      I4 => Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
      I5 => canny_edges_data_str_empty_n,
      O => \mOutPtr[0]_i_2_n_0\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAAAAA00000000"
    )
        port map (
      I0 => Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
      I1 => \^or_cond_reg_909_reg[0]_0\,
      I2 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I4 => canny_edges_data_str_full_n,
      I5 => canny_edges_data_str_empty_n,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000700000000000"
    )
        port map (
      I0 => canny_edges_data_str_empty_n,
      I1 => Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
      I2 => canny_edges_data_str_full_n,
      I3 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I4 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I5 => \^or_cond_reg_909_reg[0]_0\,
      O => mOutPtr0
    );
\or_cond6_reg_924[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \or_cond6_reg_924[0]_i_2_n_0\,
      I1 => \or_cond6_reg_924[0]_i_3_n_0\,
      I2 => tmp_27_reg_888,
      I3 => \icmp_reg_878_reg_n_0_[0]\,
      I4 => \or_cond6_reg_924_reg[0]_i_4_n_3\,
      O => or_cond6_fu_406_p2
    );
\or_cond6_reg_924[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(29),
      I1 => j_V_reg_897_reg(30),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[30]\,
      O => \or_cond6_reg_924[0]_i_10_n_0\
    );
\or_cond6_reg_924[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(28),
      I1 => j_V_reg_897_reg(29),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[29]\,
      O => \or_cond6_reg_924[0]_i_11_n_0\
    );
\or_cond6_reg_924[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(27),
      I1 => j_V_reg_897_reg(28),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[28]\,
      O => \or_cond6_reg_924[0]_i_12_n_0\
    );
\or_cond6_reg_924[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(26),
      I1 => j_V_reg_897_reg(27),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[27]\,
      O => \or_cond6_reg_924[0]_i_18_n_0\
    );
\or_cond6_reg_924[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(25),
      I1 => j_V_reg_897_reg(26),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[26]\,
      O => \or_cond6_reg_924[0]_i_19_n_0\
    );
\or_cond6_reg_924[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \or_cond7_reg_930[0]_i_3_n_0\,
      I1 => \or_cond7_reg_930[0]_i_6_n_0\,
      I2 => \or_cond7_reg_930[0]_i_7_n_0\,
      I3 => \or_cond7_reg_930[0]_i_8_n_0\,
      I4 => \or_cond7_reg_930[0]_i_10_n_0\,
      I5 => \or_cond7_reg_930[0]_i_9_n_0\,
      O => \or_cond6_reg_924[0]_i_2_n_0\
    );
\or_cond6_reg_924[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(24),
      I1 => j_V_reg_897_reg(25),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[25]\,
      O => \or_cond6_reg_924[0]_i_20_n_0\
    );
\or_cond6_reg_924[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(23),
      I1 => j_V_reg_897_reg(24),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[24]\,
      O => \or_cond6_reg_924[0]_i_21_n_0\
    );
\or_cond6_reg_924[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(22),
      I1 => j_V_reg_897_reg(23),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[23]\,
      O => \or_cond6_reg_924[0]_i_28_n_0\
    );
\or_cond6_reg_924[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(21),
      I1 => j_V_reg_897_reg(22),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[22]\,
      O => \or_cond6_reg_924[0]_i_29_n_0\
    );
\or_cond6_reg_924[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \or_cond7_reg_930[0]_i_4_n_0\,
      I1 => \or_cond7_reg_930[0]_i_11_n_0\,
      I2 => \or_cond7_reg_930[0]_i_12_n_0\,
      I3 => \or_cond7_reg_930[0]_i_13_n_0\,
      I4 => \or_cond7_reg_930[0]_i_15_n_0\,
      I5 => \or_cond7_reg_930[0]_i_14_n_0\,
      O => \or_cond6_reg_924[0]_i_3_n_0\
    );
\or_cond6_reg_924[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(20),
      I1 => j_V_reg_897_reg(21),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[21]\,
      O => \or_cond6_reg_924[0]_i_30_n_0\
    );
\or_cond6_reg_924[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(19),
      I1 => j_V_reg_897_reg(20),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[20]\,
      O => \or_cond6_reg_924[0]_i_31_n_0\
    );
\or_cond6_reg_924[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(18),
      I1 => j_V_reg_897_reg(19),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[19]\,
      O => \or_cond6_reg_924[0]_i_38_n_0\
    );
\or_cond6_reg_924[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(17),
      I1 => j_V_reg_897_reg(18),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[18]\,
      O => \or_cond6_reg_924[0]_i_39_n_0\
    );
\or_cond6_reg_924[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(16),
      I1 => j_V_reg_897_reg(17),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[17]\,
      O => \or_cond6_reg_924[0]_i_40_n_0\
    );
\or_cond6_reg_924[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(15),
      I1 => j_V_reg_897_reg(16),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[16]\,
      O => \or_cond6_reg_924[0]_i_41_n_0\
    );
\or_cond6_reg_924[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(14),
      I1 => j_V_reg_897_reg(15),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[15]\,
      O => \or_cond6_reg_924[0]_i_48_n_0\
    );
\or_cond6_reg_924[0]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(13),
      I1 => j_V_reg_897_reg(14),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[14]\,
      O => \or_cond6_reg_924[0]_i_49_n_0\
    );
\or_cond6_reg_924[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(12),
      I1 => j_V_reg_897_reg(13),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[13]\,
      O => \or_cond6_reg_924[0]_i_50_n_0\
    );
\or_cond6_reg_924[0]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(11),
      I1 => j_V_reg_897_reg(12),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[12]\,
      O => \or_cond6_reg_924[0]_i_51_n_0\
    );
\or_cond6_reg_924[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(10),
      I1 => j_V_reg_897_reg(11),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[11]\,
      O => \or_cond6_reg_924[0]_i_58_n_0\
    );
\or_cond6_reg_924[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(9),
      I1 => j_V_reg_897_reg(10),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[10]\,
      O => \or_cond6_reg_924[0]_i_59_n_0\
    );
\or_cond6_reg_924[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(8),
      I1 => j_V_reg_897_reg(9),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[9]\,
      O => \or_cond6_reg_924[0]_i_60_n_0\
    );
\or_cond6_reg_924[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(7),
      I1 => j_V_reg_897_reg(8),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[8]\,
      O => \or_cond6_reg_924[0]_i_61_n_0\
    );
\or_cond6_reg_924[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(6),
      I1 => j_V_reg_897_reg(7),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[7]\,
      O => \or_cond6_reg_924[0]_i_68_n_0\
    );
\or_cond6_reg_924[0]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(5),
      I1 => j_V_reg_897_reg(6),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[6]\,
      O => \or_cond6_reg_924[0]_i_69_n_0\
    );
\or_cond6_reg_924[0]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(4),
      I1 => j_V_reg_897_reg(5),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[5]\,
      O => \or_cond6_reg_924[0]_i_70_n_0\
    );
\or_cond6_reg_924[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(3),
      I1 => j_V_reg_897_reg(4),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[4]\,
      O => \or_cond6_reg_924[0]_i_71_n_0\
    );
\or_cond6_reg_924[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(2),
      I1 => \^j_v_reg_897_reg[3]_0\(0),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \^t_v_2_reg_253_reg[3]_0\(0),
      O => \or_cond6_reg_924[0]_i_76_n_0\
    );
\or_cond6_reg_924[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(1),
      I1 => j_V_reg_897_reg(2),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[2]\,
      O => \or_cond6_reg_924[0]_i_77_n_0\
    );
\or_cond6_reg_924[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(0),
      I1 => j_V_reg_897_reg(1),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[1]\,
      O => \or_cond6_reg_924[0]_i_78_n_0\
    );
\or_cond6_reg_924[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666666A6666666"
    )
        port map (
      I0 => cols_V(0),
      I1 => \t_V_2_reg_253_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_28_reg_893,
      I5 => j_V_reg_897_reg(0),
      O => \or_cond6_reg_924[0]_i_79_n_0\
    );
\or_cond6_reg_924[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAA95555555"
    )
        port map (
      I0 => r_V_4_fu_291_p2(30),
      I1 => j_V_reg_897_reg(31),
      I2 => tmp_28_reg_893,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \t_V_2_reg_253_reg_n_0_[31]\,
      O => \or_cond6_reg_924[0]_i_9_n_0\
    );
\or_cond6_reg_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond6_reg_9240,
      D => or_cond6_fu_406_p2,
      Q => or_cond6_reg_924,
      R => '0'
    );
\or_cond6_reg_924_reg[0]_i_16\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_26_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_16_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_16_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_16_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(22 downto 19),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_16_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_28_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_29_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_30_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_31_n_0\
    );
\or_cond6_reg_924_reg[0]_i_26\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_36_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_26_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_26_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_26_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_26_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(18 downto 15),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_26_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_38_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_39_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_40_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_41_n_0\
    );
\or_cond6_reg_924_reg[0]_i_36\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_46_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_36_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_36_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_36_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_36_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(14 downto 11),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_36_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_48_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_49_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_50_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_51_n_0\
    );
\or_cond6_reg_924_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_5_n_0\,
      CO(3 downto 1) => \NLW_or_cond6_reg_924_reg[0]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \or_cond6_reg_924_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \or_cond6_reg_924_reg[0]_0\(0)
    );
\or_cond6_reg_924_reg[0]_i_46\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_56_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_46_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_46_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_46_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_46_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(10 downto 7),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_46_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_58_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_59_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_60_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_61_n_0\
    );
\or_cond6_reg_924_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_7_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_5_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_5_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_5_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(30 downto 27),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_9_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_10_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_11_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_12_n_0\
    );
\or_cond6_reg_924_reg[0]_i_56\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_66_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_56_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_56_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_56_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_56_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(6 downto 3),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_56_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_68_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_69_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_70_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_71_n_0\
    );
\or_cond6_reg_924_reg[0]_i_66\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond6_reg_924_reg[0]_i_66_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_66_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_66_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_66_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => r_V_4_fu_291_p2(2 downto 0),
      DI(0) => \tmp_30_reg_902[0]_i_82_n_0\,
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_66_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_76_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_77_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_78_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_79_n_0\
    );
\or_cond6_reg_924_reg[0]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond6_reg_924_reg[0]_i_16_n_0\,
      CO(3) => \or_cond6_reg_924_reg[0]_i_7_n_0\,
      CO(2) => \or_cond6_reg_924_reg[0]_i_7_n_1\,
      CO(1) => \or_cond6_reg_924_reg[0]_i_7_n_2\,
      CO(0) => \or_cond6_reg_924_reg[0]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => r_V_4_fu_291_p2(26 downto 23),
      O(3 downto 0) => \NLW_or_cond6_reg_924_reg[0]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond6_reg_924[0]_i_18_n_0\,
      S(2) => \or_cond6_reg_924[0]_i_19_n_0\,
      S(1) => \or_cond6_reg_924[0]_i_20_n_0\,
      S(0) => \or_cond6_reg_924[0]_i_21_n_0\
    );
\or_cond7_reg_930[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \tmp_26_reg_883_reg_n_0_[0]\,
      I1 => \or_cond7_reg_930[0]_i_2_n_0\,
      I2 => \or_cond7_reg_930[0]_i_3_n_0\,
      I3 => \or_cond7_reg_930[0]_i_4_n_0\,
      I4 => \or_cond7_reg_930[0]_i_5_n_0\,
      O => or_cond7_fu_418_p2
    );
\or_cond7_reg_930[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => tmp_28_reg_893,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => j_V_reg_897_reg(2),
      O => \or_cond7_reg_930[0]_i_10_n_0\
    );
\or_cond7_reg_930[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[10]\,
      I1 => \t_V_2_reg_253_reg_n_0_[11]\,
      I2 => \t_V_2_reg_253_reg_n_0_[8]\,
      I3 => \t_V_2_reg_253_reg_n_0_[9]\,
      I4 => \t_V_2_reg_253_reg_n_0_[13]\,
      I5 => \t_V_2_reg_253_reg_n_0_[12]\,
      O => \or_cond7_reg_930[0]_i_11_n_0\
    );
\or_cond7_reg_930[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[4]\,
      I1 => \t_V_2_reg_253_reg_n_0_[5]\,
      I2 => \t_V_2_reg_253_reg_n_0_[1]\,
      I3 => \^t_v_2_reg_253_reg[3]_0\(0),
      I4 => \t_V_2_reg_253_reg_n_0_[7]\,
      I5 => \t_V_2_reg_253_reg_n_0_[6]\,
      O => \or_cond7_reg_930[0]_i_12_n_0\
    );
\or_cond7_reg_930[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[22]\,
      I1 => \t_V_2_reg_253_reg_n_0_[23]\,
      I2 => \t_V_2_reg_253_reg_n_0_[20]\,
      I3 => \t_V_2_reg_253_reg_n_0_[21]\,
      I4 => \t_V_2_reg_253_reg_n_0_[25]\,
      I5 => \t_V_2_reg_253_reg_n_0_[24]\,
      O => \or_cond7_reg_930[0]_i_13_n_0\
    );
\or_cond7_reg_930[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[16]\,
      I1 => \t_V_2_reg_253_reg_n_0_[17]\,
      I2 => \t_V_2_reg_253_reg_n_0_[14]\,
      I3 => \t_V_2_reg_253_reg_n_0_[15]\,
      I4 => \t_V_2_reg_253_reg_n_0_[19]\,
      I5 => \t_V_2_reg_253_reg_n_0_[18]\,
      O => \or_cond7_reg_930[0]_i_14_n_0\
    );
\or_cond7_reg_930[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => tmp_28_reg_893,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \t_V_2_reg_253_reg_n_0_[2]\,
      O => \or_cond7_reg_930[0]_i_15_n_0\
    );
\or_cond7_reg_930[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \or_cond7_reg_930[0]_i_6_n_0\,
      I1 => \or_cond7_reg_930[0]_i_7_n_0\,
      I2 => \or_cond7_reg_930[0]_i_8_n_0\,
      I3 => \or_cond7_reg_930[0]_i_9_n_0\,
      I4 => j_V_reg_897_reg(0),
      I5 => \or_cond7_reg_930[0]_i_10_n_0\,
      O => \or_cond7_reg_930[0]_i_2_n_0\
    );
\or_cond7_reg_930[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => j_V_reg_897_reg(28),
      I1 => j_V_reg_897_reg(29),
      I2 => j_V_reg_897_reg(26),
      I3 => j_V_reg_897_reg(27),
      I4 => j_V_reg_897_reg(31),
      I5 => j_V_reg_897_reg(30),
      O => \or_cond7_reg_930[0]_i_3_n_0\
    );
\or_cond7_reg_930[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[28]\,
      I1 => \t_V_2_reg_253_reg_n_0_[29]\,
      I2 => \t_V_2_reg_253_reg_n_0_[26]\,
      I3 => \t_V_2_reg_253_reg_n_0_[27]\,
      I4 => \t_V_2_reg_253_reg_n_0_[31]\,
      I5 => \t_V_2_reg_253_reg_n_0_[30]\,
      O => \or_cond7_reg_930[0]_i_4_n_0\
    );
\or_cond7_reg_930[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \or_cond7_reg_930[0]_i_11_n_0\,
      I1 => \or_cond7_reg_930[0]_i_12_n_0\,
      I2 => \or_cond7_reg_930[0]_i_13_n_0\,
      I3 => \or_cond7_reg_930[0]_i_14_n_0\,
      I4 => \t_V_2_reg_253_reg_n_0_[0]\,
      I5 => \or_cond7_reg_930[0]_i_15_n_0\,
      O => \or_cond7_reg_930[0]_i_5_n_0\
    );
\or_cond7_reg_930[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => j_V_reg_897_reg(10),
      I1 => j_V_reg_897_reg(11),
      I2 => j_V_reg_897_reg(8),
      I3 => j_V_reg_897_reg(9),
      I4 => j_V_reg_897_reg(13),
      I5 => j_V_reg_897_reg(12),
      O => \or_cond7_reg_930[0]_i_6_n_0\
    );
\or_cond7_reg_930[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => j_V_reg_897_reg(4),
      I1 => j_V_reg_897_reg(5),
      I2 => j_V_reg_897_reg(1),
      I3 => \^j_v_reg_897_reg[3]_0\(0),
      I4 => j_V_reg_897_reg(7),
      I5 => j_V_reg_897_reg(6),
      O => \or_cond7_reg_930[0]_i_7_n_0\
    );
\or_cond7_reg_930[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => j_V_reg_897_reg(22),
      I1 => j_V_reg_897_reg(23),
      I2 => j_V_reg_897_reg(20),
      I3 => j_V_reg_897_reg(21),
      I4 => j_V_reg_897_reg(25),
      I5 => j_V_reg_897_reg(24),
      O => \or_cond7_reg_930[0]_i_8_n_0\
    );
\or_cond7_reg_930[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => j_V_reg_897_reg(16),
      I1 => j_V_reg_897_reg(17),
      I2 => j_V_reg_897_reg(14),
      I3 => j_V_reg_897_reg(15),
      I4 => j_V_reg_897_reg(19),
      I5 => j_V_reg_897_reg(18),
      O => \or_cond7_reg_930[0]_i_9_n_0\
    );
\or_cond7_reg_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond6_reg_9240,
      D => or_cond7_fu_418_p2,
      Q => or_cond7_reg_930,
      R => '0'
    );
\or_cond_reg_909[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040400040404040"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      I1 => \^or_cond_reg_909_reg[0]_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I4 => canny_edges_data_str_full_n,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => or_cond6_reg_9240
    );
\or_cond_reg_909[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_24_reg_873,
      I1 => tmp_30_fu_359_p2,
      O => or_cond_fu_364_p2
    );
\or_cond_reg_909_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond6_reg_9240,
      D => or_cond_fu_364_p2,
      Q => \^or_cond_reg_909\,
      R => '0'
    );
\slt4_reg_944[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(14),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(15),
      I2 => \slt4_reg_944[0]_i_17\(14),
      I3 => \slt4_reg_944[0]_i_17\(15),
      O => \slt4_reg_944[0]_i_36_n_0\
    );
\slt4_reg_944[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(12),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(13),
      I2 => \slt4_reg_944[0]_i_17\(12),
      I3 => \slt4_reg_944[0]_i_17\(13),
      O => \slt4_reg_944[0]_i_39_n_0\
    );
\slt4_reg_944[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(10),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(11),
      I2 => \slt4_reg_944[0]_i_17\(10),
      I3 => \slt4_reg_944[0]_i_17\(11),
      O => \slt4_reg_944[0]_i_41_n_0\
    );
\slt4_reg_944[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(8),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(9),
      I2 => \slt4_reg_944[0]_i_17\(8),
      I3 => \slt4_reg_944[0]_i_17\(9),
      O => \slt4_reg_944[0]_i_43_n_0\
    );
\slt4_reg_944[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(6),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(7),
      I2 => \slt4_reg_944[0]_i_17\(6),
      I3 => \slt4_reg_944[0]_i_17\(7),
      O => \slt4_reg_944[0]_i_53_n_0\
    );
\slt4_reg_944[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(4),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(5),
      I2 => \slt4_reg_944[0]_i_17\(4),
      I3 => \slt4_reg_944[0]_i_17\(5),
      O => \slt4_reg_944[0]_i_55_n_0\
    );
\slt4_reg_944[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(2),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(3),
      I2 => \slt4_reg_944[0]_i_17\(2),
      I3 => \slt4_reg_944[0]_i_17\(3),
      O => \slt4_reg_944[0]_i_57_n_0\
    );
\slt4_reg_944[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_1_1_fu_146_reg[15]_0\(0),
      I1 => \^win_val_1_1_fu_146_reg[15]_0\(1),
      I2 => \slt4_reg_944[0]_i_17\(0),
      I3 => \slt4_reg_944[0]_i_17\(1),
      O => \slt4_reg_944[0]_i_59_n_0\
    );
\slt4_reg_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \slt4_reg_944_reg[0]_0\(0),
      Q => slt4_reg_944,
      R => '0'
    );
\slt5_reg_949[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(15),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(14),
      I2 => \slt4_reg_944[0]_i_17\(15),
      I3 => \slt4_reg_944[0]_i_17\(14),
      O => \win_val_1_1_2_fu_150_reg[15]_1\(3)
    );
\slt5_reg_949[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(13),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(12),
      I2 => \slt4_reg_944[0]_i_17\(13),
      I3 => \slt4_reg_944[0]_i_17\(12),
      O => \win_val_1_1_2_fu_150_reg[15]_1\(2)
    );
\slt5_reg_949[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(11),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(10),
      I2 => \slt4_reg_944[0]_i_17\(11),
      I3 => \slt4_reg_944[0]_i_17\(10),
      O => \win_val_1_1_2_fu_150_reg[15]_1\(1)
    );
\slt5_reg_949[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(9),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(8),
      I2 => \slt4_reg_944[0]_i_17\(9),
      I3 => \slt4_reg_944[0]_i_17\(8),
      O => \win_val_1_1_2_fu_150_reg[15]_1\(0)
    );
\slt5_reg_949[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(7),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(6),
      I2 => \slt4_reg_944[0]_i_17\(7),
      I3 => \slt4_reg_944[0]_i_17\(6),
      O => \win_val_1_1_2_fu_150_reg[7]_0\(3)
    );
\slt5_reg_949[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(5),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(4),
      I2 => \slt4_reg_944[0]_i_17\(5),
      I3 => \slt4_reg_944[0]_i_17\(4),
      O => \win_val_1_1_2_fu_150_reg[7]_0\(2)
    );
\slt5_reg_949[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(3),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(2),
      I2 => \slt4_reg_944[0]_i_17\(3),
      I3 => \slt4_reg_944[0]_i_17\(2),
      O => \win_val_1_1_2_fu_150_reg[7]_0\(1)
    );
\slt5_reg_949[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_1_1_2_fu_150_reg[15]_0\(1),
      I1 => \^win_val_1_1_2_fu_150_reg[15]_0\(0),
      I2 => \slt4_reg_944[0]_i_17\(1),
      I3 => \slt4_reg_944[0]_i_17\(0),
      O => \win_val_1_1_2_fu_150_reg[7]_0\(0)
    );
\slt5_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \slt5_reg_949_reg[0]_0\(0),
      Q => slt5_reg_949,
      R => '0'
    );
\slt6_reg_954[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(14),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(15),
      I2 => \slt4_reg_944[0]_i_17\(14),
      I3 => \slt4_reg_944[0]_i_17\(15),
      O => \slt6_reg_954[0]_i_36_n_0\
    );
\slt6_reg_954[0]_i_39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(12),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(13),
      I2 => \slt4_reg_944[0]_i_17\(12),
      I3 => \slt4_reg_944[0]_i_17\(13),
      O => \slt6_reg_954[0]_i_39_n_0\
    );
\slt6_reg_954[0]_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(10),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(11),
      I2 => \slt4_reg_944[0]_i_17\(10),
      I3 => \slt4_reg_944[0]_i_17\(11),
      O => \slt6_reg_954[0]_i_41_n_0\
    );
\slt6_reg_954[0]_i_43\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(8),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(9),
      I2 => \slt4_reg_944[0]_i_17\(8),
      I3 => \slt4_reg_944[0]_i_17\(9),
      O => \slt6_reg_954[0]_i_43_n_0\
    );
\slt6_reg_954[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(6),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(7),
      I2 => \slt4_reg_944[0]_i_17\(6),
      I3 => \slt4_reg_944[0]_i_17\(7),
      O => \slt6_reg_954[0]_i_53_n_0\
    );
\slt6_reg_954[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(4),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(5),
      I2 => \slt4_reg_944[0]_i_17\(4),
      I3 => \slt4_reg_944[0]_i_17\(5),
      O => \slt6_reg_954[0]_i_55_n_0\
    );
\slt6_reg_954[0]_i_57\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(2),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(3),
      I2 => \slt4_reg_944[0]_i_17\(2),
      I3 => \slt4_reg_944[0]_i_17\(3),
      O => \slt6_reg_954[0]_i_57_n_0\
    );
\slt6_reg_954[0]_i_59\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_2_1_fu_154_reg[15]_0\(0),
      I1 => \^win_val_2_1_fu_154_reg[15]_0\(1),
      I2 => \slt4_reg_944[0]_i_17\(0),
      I3 => \slt4_reg_944[0]_i_17\(1),
      O => \slt6_reg_954[0]_i_59_n_0\
    );
\slt6_reg_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \slt6_reg_954_reg[0]_0\(0),
      Q => slt6_reg_954,
      R => '0'
    );
\slt7_reg_959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \slt7_reg_959_reg[0]_0\(0),
      Q => slt7_reg_959,
      R => '0'
    );
\slt8_reg_964[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(15),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(14),
      I2 => \slt4_reg_944[0]_i_17\(15),
      I3 => \slt4_reg_944[0]_i_17\(14),
      O => \win_val_2_1_2_fu_158_reg[15]_1\(3)
    );
\slt8_reg_964[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(13),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(12),
      I2 => \slt4_reg_944[0]_i_17\(13),
      I3 => \slt4_reg_944[0]_i_17\(12),
      O => \win_val_2_1_2_fu_158_reg[15]_1\(2)
    );
\slt8_reg_964[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(11),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(10),
      I2 => \slt4_reg_944[0]_i_17\(11),
      I3 => \slt4_reg_944[0]_i_17\(10),
      O => \win_val_2_1_2_fu_158_reg[15]_1\(1)
    );
\slt8_reg_964[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(9),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(8),
      I2 => \slt4_reg_944[0]_i_17\(9),
      I3 => \slt4_reg_944[0]_i_17\(8),
      O => \win_val_2_1_2_fu_158_reg[15]_1\(0)
    );
\slt8_reg_964[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(7),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(6),
      I2 => \slt4_reg_944[0]_i_17\(7),
      I3 => \slt4_reg_944[0]_i_17\(6),
      O => \win_val_2_1_2_fu_158_reg[7]_0\(3)
    );
\slt8_reg_964[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(5),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(4),
      I2 => \slt4_reg_944[0]_i_17\(5),
      I3 => \slt4_reg_944[0]_i_17\(4),
      O => \win_val_2_1_2_fu_158_reg[7]_0\(2)
    );
\slt8_reg_964[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(3),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(2),
      I2 => \slt4_reg_944[0]_i_17\(3),
      I3 => \slt4_reg_944[0]_i_17\(2),
      O => \win_val_2_1_2_fu_158_reg[7]_0\(1)
    );
\slt8_reg_964[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_2_1_2_fu_158_reg[15]_0\(1),
      I1 => \^win_val_2_1_2_fu_158_reg[15]_0\(0),
      I2 => \slt4_reg_944[0]_i_17\(1),
      I3 => \slt4_reg_944[0]_i_17\(0),
      O => \win_val_2_1_2_fu_158_reg[7]_0\(0)
    );
\slt8_reg_964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \slt8_reg_964_reg[0]_0\(0),
      Q => slt8_reg_964,
      R => '0'
    );
\t_V_2_reg_253[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF0000002F0000"
    )
        port map (
      I0 => \^or_cond_reg_909\,
      I1 => suppressed_data_stre_empty_n,
      I2 => linebuff_val_1_U_n_15,
      I3 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I4 => ap_CS_fsm_state2,
      I5 => \t_V_2_reg_253[31]_i_4_n_0\,
      O => t_V_2_reg_253
    );
\t_V_2_reg_253[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => rows_V(27),
      O => \t_V_2_reg_253[31]_i_11_n_0\
    );
\t_V_2_reg_253[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => rows_V(26),
      O => \t_V_2_reg_253[31]_i_12_n_0\
    );
\t_V_2_reg_253[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => rows_V(25),
      O => \t_V_2_reg_253[31]_i_13_n_0\
    );
\t_V_2_reg_253[31]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => rows_V(24),
      O => \t_V_2_reg_253[31]_i_14_n_0\
    );
\t_V_2_reg_253[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => rows_V(23),
      O => \t_V_2_reg_253[31]_i_16_n_0\
    );
\t_V_2_reg_253[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => rows_V(22),
      O => \t_V_2_reg_253[31]_i_17_n_0\
    );
\t_V_2_reg_253[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => rows_V(21),
      O => \t_V_2_reg_253[31]_i_18_n_0\
    );
\t_V_2_reg_253[31]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => rows_V(20),
      O => \t_V_2_reg_253[31]_i_19_n_0\
    );
\t_V_2_reg_253[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EF00EFEF"
    )
        port map (
      I0 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I1 => canny_edges_data_str_full_n,
      I2 => \^ap_enable_reg_pp0_iter3_reg_0\,
      I3 => suppressed_data_stre_empty_n,
      I4 => \^or_cond_reg_909\,
      I5 => \t_V_2_reg_253[31]_i_4_n_0\,
      O => t_V_2_reg_2530
    );
\t_V_2_reg_253[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => rows_V(19),
      O => \t_V_2_reg_253[31]_i_21_n_0\
    );
\t_V_2_reg_253[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => rows_V(18),
      O => \t_V_2_reg_253[31]_i_22_n_0\
    );
\t_V_2_reg_253[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => rows_V(17),
      O => \t_V_2_reg_253[31]_i_23_n_0\
    );
\t_V_2_reg_253[31]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => rows_V(16),
      O => \t_V_2_reg_253[31]_i_24_n_0\
    );
\t_V_2_reg_253[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => rows_V(15),
      O => \t_V_2_reg_253[31]_i_26_n_0\
    );
\t_V_2_reg_253[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => rows_V(14),
      O => \t_V_2_reg_253[31]_i_27_n_0\
    );
\t_V_2_reg_253[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => rows_V(13),
      O => \t_V_2_reg_253[31]_i_28_n_0\
    );
\t_V_2_reg_253[31]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => rows_V(12),
      O => \t_V_2_reg_253[31]_i_29_n_0\
    );
\t_V_2_reg_253[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => rows_V(11),
      O => \t_V_2_reg_253[31]_i_31_n_0\
    );
\t_V_2_reg_253[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => rows_V(10),
      O => \t_V_2_reg_253[31]_i_32_n_0\
    );
\t_V_2_reg_253[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => rows_V(9),
      O => \t_V_2_reg_253[31]_i_33_n_0\
    );
\t_V_2_reg_253[31]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => rows_V(8),
      O => \t_V_2_reg_253[31]_i_34_n_0\
    );
\t_V_2_reg_253[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => rows_V(7),
      O => \t_V_2_reg_253[31]_i_36_n_0\
    );
\t_V_2_reg_253[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => rows_V(6),
      O => \t_V_2_reg_253[31]_i_37_n_0\
    );
\t_V_2_reg_253[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => rows_V(5),
      O => \t_V_2_reg_253[31]_i_38_n_0\
    );
\t_V_2_reg_253[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => rows_V(4),
      O => \t_V_2_reg_253[31]_i_39_n_0\
    );
\t_V_2_reg_253[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_28_reg_893,
      O => \t_V_2_reg_253[31]_i_4_n_0\
    );
\t_V_2_reg_253[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => rows_V(3),
      O => \t_V_2_reg_253[31]_i_40_n_0\
    );
\t_V_2_reg_253[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => rows_V(2),
      O => \t_V_2_reg_253[31]_i_41_n_0\
    );
\t_V_2_reg_253[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => rows_V(1),
      O => \t_V_2_reg_253[31]_i_42_n_0\
    );
\t_V_2_reg_253[31]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => rows_V(0),
      O => \t_V_2_reg_253[31]_i_43_n_0\
    );
\t_V_2_reg_253[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => rows_V(31),
      O => \t_V_2_reg_253[31]_i_6_n_0\
    );
\t_V_2_reg_253[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => rows_V(30),
      O => \t_V_2_reg_253[31]_i_7_n_0\
    );
\t_V_2_reg_253[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => rows_V(29),
      O => \t_V_2_reg_253[31]_i_8_n_0\
    );
\t_V_2_reg_253[31]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => rows_V(28),
      O => \t_V_2_reg_253[31]_i_9_n_0\
    );
\t_V_2_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(0),
      Q => \t_V_2_reg_253_reg_n_0_[0]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(10),
      Q => \t_V_2_reg_253_reg_n_0_[10]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(11),
      Q => \t_V_2_reg_253_reg_n_0_[11]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(12),
      Q => \t_V_2_reg_253_reg_n_0_[12]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(13),
      Q => \t_V_2_reg_253_reg_n_0_[13]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(14),
      Q => \t_V_2_reg_253_reg_n_0_[14]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(15),
      Q => \t_V_2_reg_253_reg_n_0_[15]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(16),
      Q => \t_V_2_reg_253_reg_n_0_[16]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(17),
      Q => \t_V_2_reg_253_reg_n_0_[17]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(18),
      Q => \t_V_2_reg_253_reg_n_0_[18]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(19),
      Q => \t_V_2_reg_253_reg_n_0_[19]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(1),
      Q => \t_V_2_reg_253_reg_n_0_[1]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(20),
      Q => \t_V_2_reg_253_reg_n_0_[20]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(21),
      Q => \t_V_2_reg_253_reg_n_0_[21]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(22),
      Q => \t_V_2_reg_253_reg_n_0_[22]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(23),
      Q => \t_V_2_reg_253_reg_n_0_[23]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(24),
      Q => \t_V_2_reg_253_reg_n_0_[24]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(25),
      Q => \t_V_2_reg_253_reg_n_0_[25]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(26),
      Q => \t_V_2_reg_253_reg_n_0_[26]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(27),
      Q => \t_V_2_reg_253_reg_n_0_[27]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(28),
      Q => \t_V_2_reg_253_reg_n_0_[28]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(29),
      Q => \t_V_2_reg_253_reg_n_0_[29]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(2),
      Q => \t_V_2_reg_253_reg_n_0_[2]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(30),
      Q => \t_V_2_reg_253_reg_n_0_[30]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(31),
      Q => \t_V_2_reg_253_reg_n_0_[31]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[31]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_15_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_10_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_10_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_10_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_16_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_17_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_18_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_19_n_0\
    );
\t_V_2_reg_253_reg[31]_i_15\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_20_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_15_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_15_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_15_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_15_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_21_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_22_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_23_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_24_n_0\
    );
\t_V_2_reg_253_reg[31]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_25_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_20_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_20_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_20_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_26_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_27_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_28_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_29_n_0\
    );
\t_V_2_reg_253_reg[31]_i_25\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_30_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_25_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_25_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_25_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_25_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_25_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_31_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_32_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_33_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_34_n_0\
    );
\t_V_2_reg_253_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_5_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_3_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_3_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(31 downto 28),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_6_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_7_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_8_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_9_n_0\
    );
\t_V_2_reg_253_reg[31]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_35_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_30_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_30_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_30_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_30_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_30_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_36_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_37_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_38_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_39_n_0\
    );
\t_V_2_reg_253_reg[31]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_2_reg_253_reg[31]_i_35_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_35_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_35_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_35_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_35_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_40_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_41_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_42_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_43_n_0\
    );
\t_V_2_reg_253_reg[31]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_2_reg_253_reg[31]_i_10_n_0\,
      CO(3) => \t_V_2_reg_253_reg[31]_i_5_n_0\,
      CO(2) => \t_V_2_reg_253_reg[31]_i_5_n_1\,
      CO(1) => \t_V_2_reg_253_reg[31]_i_5_n_2\,
      CO(0) => \t_V_2_reg_253_reg[31]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => \NLW_t_V_2_reg_253_reg[31]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_2_reg_253[31]_i_11_n_0\,
      S(2) => \t_V_2_reg_253[31]_i_12_n_0\,
      S(1) => \t_V_2_reg_253[31]_i_13_n_0\,
      S(0) => \t_V_2_reg_253[31]_i_14_n_0\
    );
\t_V_2_reg_253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => \^j_v_reg_897_reg[3]_0\(0),
      Q => \^t_v_2_reg_253_reg[3]_0\(0),
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(4),
      Q => \t_V_2_reg_253_reg_n_0_[4]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(5),
      Q => \t_V_2_reg_253_reg_n_0_[5]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(6),
      Q => \t_V_2_reg_253_reg_n_0_[6]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(7),
      Q => \t_V_2_reg_253_reg_n_0_[7]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(8),
      Q => \t_V_2_reg_253_reg_n_0_[8]\,
      R => t_V_2_reg_253
    );
\t_V_2_reg_253_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_2_reg_2530,
      D => j_V_reg_897_reg(9),
      Q => \t_V_2_reg_253_reg_n_0_[9]\,
      R => t_V_2_reg_253
    );
\t_V_reg_242[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[0]_0\(0),
      I2 => Duplicate_U0_ap_start,
      O => t_V_reg_242
    );
\t_V_reg_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(0),
      Q => \^q\(0),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(10),
      Q => \^q\(10),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(11),
      Q => \^q\(11),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(12),
      Q => \^q\(12),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(13),
      Q => \^q\(13),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(14),
      Q => \^q\(14),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(15),
      Q => \^q\(15),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(16),
      Q => \^q\(16),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(17),
      Q => \^q\(17),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(18),
      Q => \^q\(18),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(19),
      Q => \^q\(19),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(1),
      Q => \^q\(1),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(20),
      Q => \^q\(20),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(21),
      Q => \^q\(21),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(22),
      Q => \^q\(22),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(23),
      Q => \^q\(23),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(24),
      Q => \^q\(24),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(25),
      Q => \^q\(25),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(26),
      Q => \^q\(26),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(27),
      Q => \^q\(27),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(28),
      Q => \^q\(28),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(29),
      Q => \^q\(29),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(2),
      Q => \^q\(2),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(30),
      Q => \^q\(30),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(31),
      Q => \^q\(31),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(3),
      Q => \^q\(3),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(4),
      Q => \^q\(4),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(5),
      Q => \^q\(5),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(6),
      Q => \^q\(6),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(7),
      Q => \^q\(7),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(8),
      Q => \^q\(8),
      R => t_V_reg_242
    );
\t_V_reg_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => i_V_reg_868(9),
      Q => \^q\(9),
      R => t_V_reg_242
    );
\tmp27_reg_969[0]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(8),
      I1 => element_gd_s_fu_134(9),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(8),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(9),
      O => \tmp27_reg_969[0]_i_100_n_0\
    );
\tmp27_reg_969[0]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(13),
      I1 => \slt4_reg_944[0]_i_17\(12),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(12),
      I4 => element_gd_s_fu_134(13),
      O => \tmp27_reg_969[0]_i_101_n_0\
    );
\tmp27_reg_969[0]_i_102\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(12),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(13),
      I2 => \slt4_reg_944[0]_i_17\(12),
      I3 => \slt4_reg_944[0]_i_17\(13),
      O => \tmp27_reg_969[0]_i_102_n_0\
    );
\tmp27_reg_969[0]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(11),
      I1 => \slt4_reg_944[0]_i_17\(10),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(10),
      I4 => element_gd_s_fu_134(11),
      O => \tmp27_reg_969[0]_i_103_n_0\
    );
\tmp27_reg_969[0]_i_104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(10),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(11),
      I2 => \slt4_reg_944[0]_i_17\(10),
      I3 => \slt4_reg_944[0]_i_17\(11),
      O => \tmp27_reg_969[0]_i_104_n_0\
    );
\tmp27_reg_969[0]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(9),
      I1 => \slt4_reg_944[0]_i_17\(8),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(8),
      I4 => element_gd_s_fu_134(9),
      O => \tmp27_reg_969[0]_i_105_n_0\
    );
\tmp27_reg_969[0]_i_106\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(8),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(9),
      I2 => \slt4_reg_944[0]_i_17\(8),
      I3 => \slt4_reg_944[0]_i_17\(9),
      O => \tmp27_reg_969[0]_i_106_n_0\
    );
\tmp27_reg_969[0]_i_111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(7),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(6),
      I2 => \slt4_reg_944[0]_i_17\(7),
      I3 => \slt4_reg_944[0]_i_17\(6),
      O => \win_val_0_1_2_fu_142_reg[7]_0\(3)
    );
\tmp27_reg_969[0]_i_112\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(5),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(4),
      I2 => \slt4_reg_944[0]_i_17\(5),
      I3 => \slt4_reg_944[0]_i_17\(4),
      O => \win_val_0_1_2_fu_142_reg[7]_0\(2)
    );
\tmp27_reg_969[0]_i_113\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(3),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(2),
      I2 => \slt4_reg_944[0]_i_17\(3),
      I3 => \slt4_reg_944[0]_i_17\(2),
      O => \win_val_0_1_2_fu_142_reg[7]_0\(1)
    );
\tmp27_reg_969[0]_i_114\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(1),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(0),
      I2 => \slt4_reg_944[0]_i_17\(1),
      I3 => \slt4_reg_944[0]_i_17\(0),
      O => \win_val_0_1_2_fu_142_reg[7]_0\(0)
    );
\tmp27_reg_969[0]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(7),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(7),
      I2 => \slt4_reg_944[0]_i_17\(6),
      I3 => \slt4_reg_944[0]_i_17\(7),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(6),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_123_n_0\
    );
\tmp27_reg_969[0]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(6),
      I1 => element_gd_s_fu_134(7),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(6),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(7),
      O => \tmp27_reg_969[0]_i_124_n_0\
    );
\tmp27_reg_969[0]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(5),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(5),
      I2 => \slt4_reg_944[0]_i_17\(4),
      I3 => \slt4_reg_944[0]_i_17\(5),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(4),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_125_n_0\
    );
\tmp27_reg_969[0]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(4),
      I1 => element_gd_s_fu_134(5),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(4),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(5),
      O => \tmp27_reg_969[0]_i_126_n_0\
    );
\tmp27_reg_969[0]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(3),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(3),
      I2 => \slt4_reg_944[0]_i_17\(2),
      I3 => \slt4_reg_944[0]_i_17\(3),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(2),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_127_n_0\
    );
\tmp27_reg_969[0]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(2),
      I1 => element_gd_s_fu_134(3),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(2),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(3),
      O => \tmp27_reg_969[0]_i_128_n_0\
    );
\tmp27_reg_969[0]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(1),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(1),
      I2 => \slt4_reg_944[0]_i_17\(0),
      I3 => \slt4_reg_944[0]_i_17\(1),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(0),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_129_n_0\
    );
\tmp27_reg_969[0]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(0),
      I1 => element_gd_s_fu_134(1),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(0),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(1),
      O => \tmp27_reg_969[0]_i_130_n_0\
    );
\tmp27_reg_969[0]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(7),
      I1 => \slt4_reg_944[0]_i_17\(6),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(6),
      I4 => element_gd_s_fu_134(7),
      O => \tmp27_reg_969[0]_i_131_n_0\
    );
\tmp27_reg_969[0]_i_132\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(6),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(7),
      I2 => \slt4_reg_944[0]_i_17\(6),
      I3 => \slt4_reg_944[0]_i_17\(7),
      O => \tmp27_reg_969[0]_i_132_n_0\
    );
\tmp27_reg_969[0]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(5),
      I1 => \slt4_reg_944[0]_i_17\(4),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(4),
      I4 => element_gd_s_fu_134(5),
      O => \tmp27_reg_969[0]_i_133_n_0\
    );
\tmp27_reg_969[0]_i_134\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(4),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(5),
      I2 => \slt4_reg_944[0]_i_17\(4),
      I3 => \slt4_reg_944[0]_i_17\(5),
      O => \tmp27_reg_969[0]_i_134_n_0\
    );
\tmp27_reg_969[0]_i_135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(3),
      I1 => \slt4_reg_944[0]_i_17\(2),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(2),
      I4 => element_gd_s_fu_134(3),
      O => \tmp27_reg_969[0]_i_135_n_0\
    );
\tmp27_reg_969[0]_i_136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(2),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(3),
      I2 => \slt4_reg_944[0]_i_17\(2),
      I3 => \slt4_reg_944[0]_i_17\(3),
      O => \tmp27_reg_969[0]_i_136_n_0\
    );
\tmp27_reg_969[0]_i_137\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00204010"
    )
        port map (
      I0 => \slt4_reg_944[0]_i_17\(1),
      I1 => \slt4_reg_944[0]_i_17\(0),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => element_gd_s_fu_134(0),
      I4 => element_gd_s_fu_134(1),
      O => \tmp27_reg_969[0]_i_137_n_0\
    );
\tmp27_reg_969[0]_i_138\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0421"
    )
        port map (
      I0 => \^win_val_0_1_fu_138_reg[13]_0\(0),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(1),
      I2 => \slt4_reg_944[0]_i_17\(0),
      I3 => \slt4_reg_944[0]_i_17\(1),
      O => \tmp27_reg_969[0]_i_138_n_0\
    );
\tmp27_reg_969[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_95_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(13),
      I3 => element_gd_s_fu_134(12),
      I4 => \slt4_reg_944[0]_i_17\(12),
      I5 => \tmp27_reg_969[0]_i_96_n_0\,
      O => \tmp27_reg_969[0]_i_55_n_0\
    );
\tmp27_reg_969[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_97_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(11),
      I3 => element_gd_s_fu_134(10),
      I4 => \slt4_reg_944[0]_i_17\(10),
      I5 => \tmp27_reg_969[0]_i_98_n_0\,
      O => \tmp27_reg_969[0]_i_56_n_0\
    );
\tmp27_reg_969[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_99_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(9),
      I3 => element_gd_s_fu_134(8),
      I4 => \slt4_reg_944[0]_i_17\(8),
      I5 => \tmp27_reg_969[0]_i_100_n_0\,
      O => \tmp27_reg_969[0]_i_57_n_0\
    );
\tmp27_reg_969[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_101_n_0\,
      I1 => \tmp27_reg_969[0]_i_102_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(12),
      I4 => \slt4_reg_944[0]_i_17\(13),
      I5 => \tmp27_reg_969[0]_i_96_n_0\,
      O => \tmp27_reg_969[0]_i_59_n_0\
    );
\tmp27_reg_969[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_103_n_0\,
      I1 => \tmp27_reg_969[0]_i_104_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(10),
      I4 => \slt4_reg_944[0]_i_17\(11),
      I5 => \tmp27_reg_969[0]_i_98_n_0\,
      O => \tmp27_reg_969[0]_i_60_n_0\
    );
\tmp27_reg_969[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_105_n_0\,
      I1 => \tmp27_reg_969[0]_i_106_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(8),
      I4 => \slt4_reg_944[0]_i_17\(9),
      I5 => \tmp27_reg_969[0]_i_100_n_0\,
      O => \tmp27_reg_969[0]_i_61_n_0\
    );
\tmp27_reg_969[0]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(13),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(12),
      I2 => \slt4_reg_944[0]_i_17\(13),
      I3 => \slt4_reg_944[0]_i_17\(12),
      O => \win_val_0_1_2_fu_142_reg[13]_1\(2)
    );
\tmp27_reg_969[0]_i_68\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(11),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(10),
      I2 => \slt4_reg_944[0]_i_17\(11),
      I3 => \slt4_reg_944[0]_i_17\(10),
      O => \win_val_0_1_2_fu_142_reg[13]_1\(1)
    );
\tmp27_reg_969[0]_i_69\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => \^win_val_0_1_2_fu_142_reg[13]_0\(9),
      I1 => \^win_val_0_1_2_fu_142_reg[13]_0\(8),
      I2 => \slt4_reg_944[0]_i_17\(9),
      I3 => \slt4_reg_944[0]_i_17\(8),
      O => \win_val_0_1_2_fu_142_reg[13]_1\(0)
    );
\tmp27_reg_969[0]_i_87\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_123_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(7),
      I3 => element_gd_s_fu_134(6),
      I4 => \slt4_reg_944[0]_i_17\(6),
      I5 => \tmp27_reg_969[0]_i_124_n_0\,
      O => \tmp27_reg_969[0]_i_87_n_0\
    );
\tmp27_reg_969[0]_i_88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_125_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(5),
      I3 => element_gd_s_fu_134(4),
      I4 => \slt4_reg_944[0]_i_17\(4),
      I5 => \tmp27_reg_969[0]_i_126_n_0\,
      O => \tmp27_reg_969[0]_i_88_n_0\
    );
\tmp27_reg_969[0]_i_89\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_127_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(3),
      I3 => element_gd_s_fu_134(2),
      I4 => \slt4_reg_944[0]_i_17\(2),
      I5 => \tmp27_reg_969[0]_i_128_n_0\,
      O => \tmp27_reg_969[0]_i_89_n_0\
    );
\tmp27_reg_969[0]_i_90\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFFAAAAAEAA"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_129_n_0\,
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \slt4_reg_944[0]_i_17\(1),
      I3 => element_gd_s_fu_134(0),
      I4 => \slt4_reg_944[0]_i_17\(0),
      I5 => \tmp27_reg_969[0]_i_130_n_0\,
      O => \tmp27_reg_969[0]_i_90_n_0\
    );
\tmp27_reg_969[0]_i_91\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_131_n_0\,
      I1 => \tmp27_reg_969[0]_i_132_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(6),
      I4 => \slt4_reg_944[0]_i_17\(7),
      I5 => \tmp27_reg_969[0]_i_124_n_0\,
      O => \tmp27_reg_969[0]_i_91_n_0\
    );
\tmp27_reg_969[0]_i_92\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_133_n_0\,
      I1 => \tmp27_reg_969[0]_i_134_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(4),
      I4 => \slt4_reg_944[0]_i_17\(5),
      I5 => \tmp27_reg_969[0]_i_126_n_0\,
      O => \tmp27_reg_969[0]_i_92_n_0\
    );
\tmp27_reg_969[0]_i_93\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_135_n_0\,
      I1 => \tmp27_reg_969[0]_i_136_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(2),
      I4 => \slt4_reg_944[0]_i_17\(3),
      I5 => \tmp27_reg_969[0]_i_128_n_0\,
      O => \tmp27_reg_969[0]_i_93_n_0\
    );
\tmp27_reg_969[0]_i_94\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEAEAEAEAEAEAE"
    )
        port map (
      I0 => \tmp27_reg_969[0]_i_137_n_0\,
      I1 => \tmp27_reg_969[0]_i_138_n_0\,
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \slt4_reg_944[0]_i_17\(0),
      I4 => \slt4_reg_944[0]_i_17\(1),
      I5 => \tmp27_reg_969[0]_i_130_n_0\,
      O => \tmp27_reg_969[0]_i_94_n_0\
    );
\tmp27_reg_969[0]_i_95\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(13),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(13),
      I2 => \slt4_reg_944[0]_i_17\(12),
      I3 => \slt4_reg_944[0]_i_17\(13),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(12),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_95_n_0\
    );
\tmp27_reg_969[0]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(12),
      I1 => element_gd_s_fu_134(13),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(12),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(13),
      O => \tmp27_reg_969[0]_i_96_n_0\
    );
\tmp27_reg_969[0]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(11),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(11),
      I2 => \slt4_reg_944[0]_i_17\(10),
      I3 => \slt4_reg_944[0]_i_17\(11),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(10),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_97_n_0\
    );
\tmp27_reg_969[0]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F808080"
    )
        port map (
      I0 => element_gd_s_fu_134(10),
      I1 => element_gd_s_fu_134(11),
      I2 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I3 => \^win_val_0_1_fu_138_reg[13]_0\(10),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(11),
      O => \tmp27_reg_969[0]_i_98_n_0\
    );
\tmp27_reg_969[0]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA00CF00CC"
    )
        port map (
      I0 => element_gd_s_fu_134(9),
      I1 => \^win_val_0_1_fu_138_reg[13]_0\(9),
      I2 => \slt4_reg_944[0]_i_17\(8),
      I3 => \slt4_reg_944[0]_i_17\(9),
      I4 => \^win_val_0_1_fu_138_reg[13]_0\(8),
      I5 => ap_reg_pp0_iter1_tmp_30_reg_902,
      O => \tmp27_reg_969[0]_i_99_n_0\
    );
\tmp27_reg_969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp27_fu_634_p2,
      Q => tmp27_reg_969,
      R => '0'
    );
\tmp27_reg_969_reg[0]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp27_reg_969_reg[0]_i_54_n_0\,
      CO(3) => \ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0\(0),
      CO(2) => \tmp27_reg_969_reg[0]_i_31_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_31_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp27_reg_969[0]_i_55_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_56_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_57_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_31_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969_reg[0]_i_11\(0),
      S(2) => \tmp27_reg_969[0]_i_59_n_0\,
      S(1) => \tmp27_reg_969[0]_i_60_n_0\,
      S(0) => \tmp27_reg_969[0]_i_61_n_0\
    );
\tmp27_reg_969_reg[0]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp27_reg_969_reg[0]_i_54_n_0\,
      CO(2) => \tmp27_reg_969_reg[0]_i_54_n_1\,
      CO(1) => \tmp27_reg_969_reg[0]_i_54_n_2\,
      CO(0) => \tmp27_reg_969_reg[0]_i_54_n_3\,
      CYINIT => '0',
      DI(3) => \tmp27_reg_969[0]_i_87_n_0\,
      DI(2) => \tmp27_reg_969[0]_i_88_n_0\,
      DI(1) => \tmp27_reg_969[0]_i_89_n_0\,
      DI(0) => \tmp27_reg_969[0]_i_90_n_0\,
      O(3 downto 0) => \NLW_tmp27_reg_969_reg[0]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp27_reg_969[0]_i_91_n_0\,
      S(2) => \tmp27_reg_969[0]_i_92_n_0\,
      S(1) => \tmp27_reg_969[0]_i_93_n_0\,
      S(0) => \tmp27_reg_969[0]_i_94_n_0\
    );
\tmp_24_reg_873[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \tmp_24_reg_873_reg[0]_0\(0),
      I1 => ap_CS_fsm_state2,
      I2 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I3 => tmp_24_reg_873,
      O => \tmp_24_reg_873[0]_i_1_n_0\
    );
\tmp_24_reg_873[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(27),
      I1 => rows_V(27),
      I2 => \^q\(26),
      I3 => rows_V(26),
      O => \t_V_reg_242_reg[31]_0\(1)
    );
\tmp_24_reg_873[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(25),
      I1 => rows_V(25),
      I2 => \^q\(24),
      I3 => rows_V(24),
      O => \t_V_reg_242_reg[31]_0\(0)
    );
\tmp_24_reg_873[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(23),
      I1 => rows_V(23),
      I2 => \^q\(22),
      I3 => rows_V(22),
      O => \t_V_reg_242_reg[23]_0\(3)
    );
\tmp_24_reg_873[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(21),
      I1 => rows_V(21),
      I2 => \^q\(20),
      I3 => rows_V(20),
      O => \t_V_reg_242_reg[23]_0\(2)
    );
\tmp_24_reg_873[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(19),
      I1 => rows_V(19),
      I2 => \^q\(18),
      I3 => rows_V(18),
      O => \t_V_reg_242_reg[23]_0\(1)
    );
\tmp_24_reg_873[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(17),
      I1 => rows_V(17),
      I2 => \^q\(16),
      I3 => rows_V(16),
      O => \t_V_reg_242_reg[23]_0\(0)
    );
\tmp_24_reg_873[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => rows_V(15),
      I2 => \^q\(14),
      I3 => rows_V(14),
      O => \t_V_reg_242_reg[15]_0\(3)
    );
\tmp_24_reg_873[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => rows_V(13),
      I2 => \^q\(12),
      I3 => rows_V(12),
      O => \t_V_reg_242_reg[15]_0\(2)
    );
\tmp_24_reg_873[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => rows_V(11),
      I2 => \^q\(10),
      I3 => rows_V(10),
      O => \t_V_reg_242_reg[15]_0\(1)
    );
\tmp_24_reg_873[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => rows_V(9),
      I2 => \^q\(8),
      I3 => rows_V(8),
      O => \t_V_reg_242_reg[15]_0\(0)
    );
\tmp_24_reg_873[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => rows_V(7),
      I2 => \^q\(6),
      I3 => rows_V(6),
      O => \t_V_reg_242_reg[7]_0\(3)
    );
\tmp_24_reg_873[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => rows_V(5),
      I2 => \^q\(4),
      I3 => rows_V(4),
      O => \t_V_reg_242_reg[7]_0\(2)
    );
\tmp_24_reg_873[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => rows_V(3),
      I2 => \^q\(2),
      I3 => rows_V(2),
      O => \t_V_reg_242_reg[7]_0\(1)
    );
\tmp_24_reg_873[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => rows_V(1),
      I2 => \^q\(0),
      I3 => rows_V(0),
      O => \t_V_reg_242_reg[7]_0\(0)
    );
\tmp_24_reg_873[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(31),
      I1 => rows_V(31),
      I2 => \^q\(30),
      I3 => rows_V(30),
      O => \t_V_reg_242_reg[31]_0\(3)
    );
\tmp_24_reg_873[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(29),
      I1 => rows_V(29),
      I2 => \^q\(28),
      I3 => rows_V(28),
      O => \t_V_reg_242_reg[31]_0\(2)
    );
\tmp_24_reg_873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_24_reg_873[0]_i_1_n_0\,
      Q => tmp_24_reg_873,
      R => '0'
    );
\tmp_26_reg_883[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF808080FF80FF80"
    )
        port map (
      I0 => \tmp_26_reg_883[0]_i_2_n_0\,
      I1 => \tmp_26_reg_883[0]_i_3_n_0\,
      I2 => \tmp_26_reg_883[0]_i_4_n_0\,
      I3 => \tmp_26_reg_883_reg_n_0_[0]\,
      I4 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      I5 => ap_CS_fsm_state2,
      O => \tmp_26_reg_883[0]_i_1_n_0\
    );
\tmp_26_reg_883[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \tmp_26_reg_883[0]_i_5_n_0\,
      I1 => \tmp_26_reg_883[0]_i_6_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state2,
      I5 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      O => \tmp_26_reg_883[0]_i_2_n_0\
    );
\tmp_26_reg_883[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(28),
      I1 => \^q\(29),
      I2 => \^q\(26),
      I3 => \^q\(27),
      I4 => \^q\(31),
      I5 => \^q\(30),
      O => \tmp_26_reg_883[0]_i_3_n_0\
    );
\tmp_26_reg_883[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(23),
      I2 => \^q\(20),
      I3 => \^q\(21),
      I4 => \^q\(25),
      I5 => \^q\(24),
      O => \tmp_26_reg_883[0]_i_4_n_0\
    );
\tmp_26_reg_883[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \tmp_26_reg_883[0]_i_7_n_0\,
      I1 => \tmp_26_reg_883[0]_i_8_n_0\,
      O => \tmp_26_reg_883[0]_i_5_n_0\
    );
\tmp_26_reg_883[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(7),
      I5 => \^q\(6),
      O => \tmp_26_reg_883[0]_i_6_n_0\
    );
\tmp_26_reg_883[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(17),
      I2 => \^q\(14),
      I3 => \^q\(15),
      I4 => \^q\(19),
      I5 => \^q\(18),
      O => \tmp_26_reg_883[0]_i_7_n_0\
    );
\tmp_26_reg_883[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \^q\(8),
      I3 => \^q\(9),
      I4 => \^q\(13),
      I5 => \^q\(12),
      O => \tmp_26_reg_883[0]_i_8_n_0\
    );
\tmp_26_reg_883_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_26_reg_883[0]_i_1_n_0\,
      Q => \tmp_26_reg_883_reg_n_0_[0]\,
      R => '0'
    );
\tmp_27_reg_888[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_2_reg_253_reg[31]_i_3_n_0\,
      O => ap_enable_reg_pp0_iter00
    );
\tmp_27_reg_888[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(27),
      I1 => \^q\(28),
      O => \tmp_27_reg_888[0]_i_10_n_0\
    );
\tmp_27_reg_888[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(26),
      I1 => \^q\(27),
      O => \tmp_27_reg_888[0]_i_16_n_0\
    );
\tmp_27_reg_888[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(25),
      I1 => \^q\(26),
      O => \tmp_27_reg_888[0]_i_17_n_0\
    );
\tmp_27_reg_888[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(24),
      I1 => \^q\(25),
      O => \tmp_27_reg_888[0]_i_18_n_0\
    );
\tmp_27_reg_888[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(23),
      I1 => \^q\(24),
      O => \tmp_27_reg_888[0]_i_19_n_0\
    );
\tmp_27_reg_888[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(22),
      I1 => \^q\(23),
      O => \tmp_27_reg_888[0]_i_26_n_0\
    );
\tmp_27_reg_888[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(21),
      I1 => \^q\(22),
      O => \tmp_27_reg_888[0]_i_27_n_0\
    );
\tmp_27_reg_888[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(20),
      I1 => \^q\(21),
      O => \tmp_27_reg_888[0]_i_28_n_0\
    );
\tmp_27_reg_888[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(19),
      I1 => \^q\(20),
      O => \tmp_27_reg_888[0]_i_29_n_0\
    );
\tmp_27_reg_888[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(18),
      I1 => \^q\(19),
      O => \tmp_27_reg_888[0]_i_36_n_0\
    );
\tmp_27_reg_888[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(17),
      I1 => \^q\(18),
      O => \tmp_27_reg_888[0]_i_37_n_0\
    );
\tmp_27_reg_888[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(16),
      I1 => \^q\(17),
      O => \tmp_27_reg_888[0]_i_38_n_0\
    );
\tmp_27_reg_888[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(15),
      I1 => \^q\(16),
      O => \tmp_27_reg_888[0]_i_39_n_0\
    );
\tmp_27_reg_888[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(14),
      I1 => \^q\(15),
      O => \tmp_27_reg_888[0]_i_46_n_0\
    );
\tmp_27_reg_888[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(13),
      I1 => \^q\(14),
      O => \tmp_27_reg_888[0]_i_47_n_0\
    );
\tmp_27_reg_888[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(12),
      I1 => \^q\(13),
      O => \tmp_27_reg_888[0]_i_48_n_0\
    );
\tmp_27_reg_888[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(11),
      I1 => \^q\(12),
      O => \tmp_27_reg_888[0]_i_49_n_0\
    );
\tmp_27_reg_888[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(10),
      I1 => \^q\(11),
      O => \tmp_27_reg_888[0]_i_56_n_0\
    );
\tmp_27_reg_888[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(9),
      I1 => \^q\(10),
      O => \tmp_27_reg_888[0]_i_57_n_0\
    );
\tmp_27_reg_888[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(8),
      I1 => \^q\(9),
      O => \tmp_27_reg_888[0]_i_58_n_0\
    );
\tmp_27_reg_888[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(7),
      I1 => \^q\(8),
      O => \tmp_27_reg_888[0]_i_59_n_0\
    );
\tmp_27_reg_888[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(6),
      I1 => \^q\(7),
      O => \tmp_27_reg_888[0]_i_66_n_0\
    );
\tmp_27_reg_888[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(5),
      I1 => \^q\(6),
      O => \tmp_27_reg_888[0]_i_67_n_0\
    );
\tmp_27_reg_888[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(4),
      I1 => \^q\(5),
      O => \tmp_27_reg_888[0]_i_68_n_0\
    );
\tmp_27_reg_888[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(3),
      I1 => \^q\(4),
      O => \tmp_27_reg_888[0]_i_69_n_0\
    );
\tmp_27_reg_888[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(30),
      I1 => \^q\(31),
      O => \tmp_27_reg_888[0]_i_7_n_0\
    );
\tmp_27_reg_888[0]_i_74\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \tmp_27_reg_888[0]_i_74_n_0\
    );
\tmp_27_reg_888[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(2),
      I1 => \^q\(3),
      O => \tmp_27_reg_888[0]_i_75_n_0\
    );
\tmp_27_reg_888[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(1),
      I1 => \^q\(2),
      O => \tmp_27_reg_888[0]_i_76_n_0\
    );
\tmp_27_reg_888[0]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(0),
      I1 => \^q\(1),
      O => \tmp_27_reg_888[0]_i_77_n_0\
    );
\tmp_27_reg_888[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(29),
      I1 => \^q\(30),
      O => \tmp_27_reg_888[0]_i_8_n_0\
    );
\tmp_27_reg_888[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_s_fu_285_p2(28),
      I1 => \^q\(29),
      O => \tmp_27_reg_888[0]_i_9_n_0\
    );
\tmp_27_reg_888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => tmp_27_fu_339_p2,
      Q => tmp_27_reg_888,
      R => '0'
    );
\tmp_27_reg_888_reg[0]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_24_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_14_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_14_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_14_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(22 downto 19),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_26_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_27_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_28_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_29_n_0\
    );
\tmp_27_reg_888_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_3_n_0\,
      CO(3 downto 1) => \NLW_tmp_27_reg_888_reg[0]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_27_reg_888_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_27_reg_888_reg[0]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => tmp_27_fu_339_p2,
      O(0) => \NLW_tmp_27_reg_888_reg[0]_i_2_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \tmp_27_reg_888_reg[0]_0\(0)
    );
\tmp_27_reg_888_reg[0]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_34_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_24_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_24_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_24_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(18 downto 15),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_36_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_37_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_38_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_39_n_0\
    );
\tmp_27_reg_888_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_5_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_3_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_3_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_3_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(30 downto 27),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_7_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_8_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_9_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_10_n_0\
    );
\tmp_27_reg_888_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_44_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_34_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_34_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_34_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(14 downto 11),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_46_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_47_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_48_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_49_n_0\
    );
\tmp_27_reg_888_reg[0]_i_44\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_54_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_44_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_44_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_44_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_44_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(10 downto 7),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_44_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_56_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_57_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_58_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_59_n_0\
    );
\tmp_27_reg_888_reg[0]_i_5\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_14_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_5_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_5_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_5_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(26 downto 23),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_5_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_16_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_17_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_18_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_19_n_0\
    );
\tmp_27_reg_888_reg[0]_i_54\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_27_reg_888_reg[0]_i_64_n_0\,
      CO(3) => \tmp_27_reg_888_reg[0]_i_54_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_54_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_54_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_54_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => tmp_s_fu_285_p2(6 downto 3),
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_54_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_66_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_67_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_68_n_0\,
      S(0) => \tmp_27_reg_888[0]_i_69_n_0\
    );
\tmp_27_reg_888_reg[0]_i_64\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_27_reg_888_reg[0]_i_64_n_0\,
      CO(2) => \tmp_27_reg_888_reg[0]_i_64_n_1\,
      CO(1) => \tmp_27_reg_888_reg[0]_i_64_n_2\,
      CO(0) => \tmp_27_reg_888_reg[0]_i_64_n_3\,
      CYINIT => '1',
      DI(3 downto 1) => tmp_s_fu_285_p2(2 downto 0),
      DI(0) => \tmp_27_reg_888[0]_i_74_n_0\,
      O(3 downto 0) => \NLW_tmp_27_reg_888_reg[0]_i_64_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_27_reg_888[0]_i_75_n_0\,
      S(2) => \tmp_27_reg_888[0]_i_76_n_0\,
      S(1) => \tmp_27_reg_888[0]_i_77_n_0\,
      S(0) => \tmp_27_reg_888_reg[0]_i_54_0\(0)
    );
\tmp_28_reg_893[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_i_2__0_n_0\,
      O => tmp_28_fu_348_p2
    );
\tmp_28_reg_893_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_9130,
      D => tmp_28_fu_348_p2,
      Q => tmp_28_reg_893,
      R => '0'
    );
\tmp_30_reg_902[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[24]\,
      I1 => cols_V(24),
      I2 => \t_V_2_reg_253_reg_n_0_[25]\,
      I3 => cols_V(25),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_31_n_0\,
      O => \tmp_30_reg_902[0]_i_10_n_0\
    );
\tmp_30_reg_902[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_41_n_0\,
      I1 => cols_V(22),
      I2 => sel0(21),
      I3 => sel0(22),
      I4 => cols_V(23),
      O => \tmp_30_reg_902[0]_i_12_n_0\
    );
\tmp_30_reg_902[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_44_n_0\,
      I1 => cols_V(20),
      I2 => sel0(19),
      I3 => sel0(20),
      I4 => cols_V(21),
      O => \tmp_30_reg_902[0]_i_13_n_0\
    );
\tmp_30_reg_902[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_47_n_0\,
      I1 => cols_V(18),
      I2 => sel0(17),
      I3 => sel0(18),
      I4 => cols_V(19),
      O => \tmp_30_reg_902[0]_i_14_n_0\
    );
\tmp_30_reg_902[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_50_n_0\,
      I1 => cols_V(16),
      I2 => sel0(15),
      I3 => sel0(16),
      I4 => cols_V(17),
      O => \tmp_30_reg_902[0]_i_15_n_0\
    );
\tmp_30_reg_902[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[22]\,
      I1 => cols_V(22),
      I2 => \t_V_2_reg_253_reg_n_0_[23]\,
      I3 => cols_V(23),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_53_n_0\,
      O => \tmp_30_reg_902[0]_i_16_n_0\
    );
\tmp_30_reg_902[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[20]\,
      I1 => cols_V(20),
      I2 => \t_V_2_reg_253_reg_n_0_[21]\,
      I3 => cols_V(21),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_54_n_0\,
      O => \tmp_30_reg_902[0]_i_17_n_0\
    );
\tmp_30_reg_902[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[18]\,
      I1 => cols_V(18),
      I2 => \t_V_2_reg_253_reg_n_0_[19]\,
      I3 => cols_V(19),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_55_n_0\,
      O => \tmp_30_reg_902[0]_i_18_n_0\
    );
\tmp_30_reg_902[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[16]\,
      I1 => cols_V(16),
      I2 => \t_V_2_reg_253_reg_n_0_[17]\,
      I3 => cols_V(17),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_56_n_0\,
      O => \tmp_30_reg_902[0]_i_19_n_0\
    );
\tmp_30_reg_902[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[31]\,
      I1 => \t_V_2_reg_253_reg_n_0_[30]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(31),
      I4 => j_V_reg_897_reg(30),
      I5 => cols_V(30),
      O => \tmp_30_reg_902[0]_i_20_n_0\
    );
\tmp_30_reg_902[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[29]\,
      I1 => \t_V_2_reg_253_reg_n_0_[28]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(29),
      I4 => j_V_reg_897_reg(28),
      I5 => cols_V(28),
      O => \tmp_30_reg_902[0]_i_21_n_0\
    );
\tmp_30_reg_902[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[27]\,
      I1 => \t_V_2_reg_253_reg_n_0_[26]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(27),
      I4 => j_V_reg_897_reg(26),
      I5 => cols_V(26),
      O => \tmp_30_reg_902[0]_i_22_n_0\
    );
\tmp_30_reg_902[0]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[26]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(26),
      O => sel0(25)
    );
\tmp_30_reg_902[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[27]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(27),
      O => sel0(26)
    );
\tmp_30_reg_902[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[25]\,
      I1 => \t_V_2_reg_253_reg_n_0_[24]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(25),
      I4 => j_V_reg_897_reg(24),
      I5 => cols_V(24),
      O => \tmp_30_reg_902[0]_i_25_n_0\
    );
\tmp_30_reg_902[0]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[24]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(24),
      O => sel0(23)
    );
\tmp_30_reg_902[0]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[25]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(25),
      O => sel0(24)
    );
\tmp_30_reg_902[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(30),
      I1 => cols_V(30),
      I2 => j_V_reg_897_reg(31),
      I3 => cols_V(31),
      O => \tmp_30_reg_902[0]_i_28_n_0\
    );
\tmp_30_reg_902[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(28),
      I1 => cols_V(28),
      I2 => j_V_reg_897_reg(29),
      I3 => cols_V(29),
      O => \tmp_30_reg_902[0]_i_29_n_0\
    );
\tmp_30_reg_902[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_20_n_0\,
      I1 => cols_V(30),
      I2 => sel0(29),
      I3 => sel0(30),
      I4 => cols_V(31),
      O => \tmp_30_reg_902[0]_i_3_n_0\
    );
\tmp_30_reg_902[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(26),
      I1 => cols_V(26),
      I2 => j_V_reg_897_reg(27),
      I3 => cols_V(27),
      O => \tmp_30_reg_902[0]_i_30_n_0\
    );
\tmp_30_reg_902[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(24),
      I1 => cols_V(24),
      I2 => j_V_reg_897_reg(25),
      I3 => cols_V(25),
      O => \tmp_30_reg_902[0]_i_31_n_0\
    );
\tmp_30_reg_902[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_65_n_0\,
      I1 => cols_V(14),
      I2 => sel0(13),
      I3 => sel0(14),
      I4 => cols_V(15),
      O => \tmp_30_reg_902[0]_i_33_n_0\
    );
\tmp_30_reg_902[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_68_n_0\,
      I1 => cols_V(12),
      I2 => sel0(11),
      I3 => sel0(12),
      I4 => cols_V(13),
      O => \tmp_30_reg_902[0]_i_34_n_0\
    );
\tmp_30_reg_902[0]_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_71_n_0\,
      I1 => cols_V(10),
      I2 => tmp_50_fu_375_p4(9),
      I3 => sel0(10),
      I4 => cols_V(11),
      O => \tmp_30_reg_902[0]_i_35_n_0\
    );
\tmp_30_reg_902[0]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_73_n_0\,
      I1 => cols_V(8),
      I2 => tmp_50_fu_375_p4(7),
      I3 => tmp_50_fu_375_p4(8),
      I4 => cols_V(9),
      O => \tmp_30_reg_902[0]_i_36_n_0\
    );
\tmp_30_reg_902[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[14]\,
      I1 => cols_V(14),
      I2 => \t_V_2_reg_253_reg_n_0_[15]\,
      I3 => cols_V(15),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_74_n_0\,
      O => \tmp_30_reg_902[0]_i_37_n_0\
    );
\tmp_30_reg_902[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[12]\,
      I1 => cols_V(12),
      I2 => \t_V_2_reg_253_reg_n_0_[13]\,
      I3 => cols_V(13),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_75_n_0\,
      O => \tmp_30_reg_902[0]_i_38_n_0\
    );
\tmp_30_reg_902[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[10]\,
      I1 => cols_V(10),
      I2 => \t_V_2_reg_253_reg_n_0_[11]\,
      I3 => cols_V(11),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_76_n_0\,
      O => \tmp_30_reg_902[0]_i_39_n_0\
    );
\tmp_30_reg_902[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_21_n_0\,
      I1 => cols_V(28),
      I2 => sel0(27),
      I3 => sel0(28),
      I4 => cols_V(29),
      O => \tmp_30_reg_902[0]_i_4_n_0\
    );
\tmp_30_reg_902[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[8]\,
      I1 => cols_V(8),
      I2 => \t_V_2_reg_253_reg_n_0_[9]\,
      I3 => cols_V(9),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_77_n_0\,
      O => \tmp_30_reg_902[0]_i_40_n_0\
    );
\tmp_30_reg_902[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[23]\,
      I1 => \t_V_2_reg_253_reg_n_0_[22]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(23),
      I4 => j_V_reg_897_reg(22),
      I5 => cols_V(22),
      O => \tmp_30_reg_902[0]_i_41_n_0\
    );
\tmp_30_reg_902[0]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[22]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(22),
      O => sel0(21)
    );
\tmp_30_reg_902[0]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[23]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(23),
      O => sel0(22)
    );
\tmp_30_reg_902[0]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[21]\,
      I1 => \t_V_2_reg_253_reg_n_0_[20]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(21),
      I4 => j_V_reg_897_reg(20),
      I5 => cols_V(20),
      O => \tmp_30_reg_902[0]_i_44_n_0\
    );
\tmp_30_reg_902[0]_i_45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[20]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(20),
      O => sel0(19)
    );
\tmp_30_reg_902[0]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[21]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(21),
      O => sel0(20)
    );
\tmp_30_reg_902[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[19]\,
      I1 => \t_V_2_reg_253_reg_n_0_[18]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(19),
      I4 => j_V_reg_897_reg(18),
      I5 => cols_V(18),
      O => \tmp_30_reg_902[0]_i_47_n_0\
    );
\tmp_30_reg_902[0]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[18]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(18),
      O => sel0(17)
    );
\tmp_30_reg_902[0]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[19]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(19),
      O => sel0(18)
    );
\tmp_30_reg_902[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_22_n_0\,
      I1 => cols_V(26),
      I2 => sel0(25),
      I3 => sel0(26),
      I4 => cols_V(27),
      O => \tmp_30_reg_902[0]_i_5_n_0\
    );
\tmp_30_reg_902[0]_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[17]\,
      I1 => \t_V_2_reg_253_reg_n_0_[16]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(17),
      I4 => j_V_reg_897_reg(16),
      I5 => cols_V(16),
      O => \tmp_30_reg_902[0]_i_50_n_0\
    );
\tmp_30_reg_902[0]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[16]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(16),
      O => sel0(15)
    );
\tmp_30_reg_902[0]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[17]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(17),
      O => sel0(16)
    );
\tmp_30_reg_902[0]_i_53\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(22),
      I1 => cols_V(22),
      I2 => j_V_reg_897_reg(23),
      I3 => cols_V(23),
      O => \tmp_30_reg_902[0]_i_53_n_0\
    );
\tmp_30_reg_902[0]_i_54\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(20),
      I1 => cols_V(20),
      I2 => j_V_reg_897_reg(21),
      I3 => cols_V(21),
      O => \tmp_30_reg_902[0]_i_54_n_0\
    );
\tmp_30_reg_902[0]_i_55\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(18),
      I1 => cols_V(18),
      I2 => j_V_reg_897_reg(19),
      I3 => cols_V(19),
      O => \tmp_30_reg_902[0]_i_55_n_0\
    );
\tmp_30_reg_902[0]_i_56\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(16),
      I1 => cols_V(16),
      I2 => j_V_reg_897_reg(17),
      I3 => cols_V(17),
      O => \tmp_30_reg_902[0]_i_56_n_0\
    );
\tmp_30_reg_902[0]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_78_n_0\,
      I1 => cols_V(6),
      I2 => tmp_50_fu_375_p4(5),
      I3 => tmp_50_fu_375_p4(6),
      I4 => cols_V(7),
      O => \tmp_30_reg_902[0]_i_57_n_0\
    );
\tmp_30_reg_902[0]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_79_n_0\,
      I1 => cols_V(4),
      I2 => tmp_50_fu_375_p4(3),
      I3 => tmp_50_fu_375_p4(4),
      I4 => cols_V(5),
      O => \tmp_30_reg_902[0]_i_58_n_0\
    );
\tmp_30_reg_902[0]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_80_n_0\,
      I1 => cols_V(2),
      I2 => tmp_50_fu_375_p4(1),
      I3 => tmp_50_fu_375_p4(2),
      I4 => cols_V(3),
      O => \tmp_30_reg_902[0]_i_59_n_0\
    );
\tmp_30_reg_902[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_25_n_0\,
      I1 => cols_V(24),
      I2 => sel0(23),
      I3 => sel0(24),
      I4 => cols_V(25),
      O => \tmp_30_reg_902[0]_i_6_n_0\
    );
\tmp_30_reg_902[0]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAFFAAAA"
    )
        port map (
      I0 => \tmp_30_reg_902[0]_i_81_n_0\,
      I1 => cols_V(0),
      I2 => \tmp_30_reg_902[0]_i_82_n_0\,
      I3 => tmp_50_fu_375_p4(0),
      I4 => cols_V(1),
      O => \tmp_30_reg_902[0]_i_60_n_0\
    );
\tmp_30_reg_902[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[6]\,
      I1 => cols_V(6),
      I2 => \t_V_2_reg_253_reg_n_0_[7]\,
      I3 => cols_V(7),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_83_n_0\,
      O => \tmp_30_reg_902[0]_i_61_n_0\
    );
\tmp_30_reg_902[0]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[4]\,
      I1 => cols_V(4),
      I2 => \t_V_2_reg_253_reg_n_0_[5]\,
      I3 => cols_V(5),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_84_n_0\,
      O => \tmp_30_reg_902[0]_i_62_n_0\
    );
\tmp_30_reg_902[0]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808080804F40404"
    )
        port map (
      I0 => j_V_reg_897_reg(2),
      I1 => \tmp_30_reg_902_reg[0]_i_32_0\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => \t_V_2_reg_253_reg_n_0_[2]\,
      I4 => \tmp_30_reg_902_reg[0]_i_32_1\,
      I5 => cols_V(2),
      O => \tmp_30_reg_902[0]_i_63_n_0\
    );
\tmp_30_reg_902[0]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[0]\,
      I1 => cols_V(0),
      I2 => \t_V_2_reg_253_reg_n_0_[1]\,
      I3 => cols_V(1),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_87_n_0\,
      O => \tmp_30_reg_902[0]_i_64_n_0\
    );
\tmp_30_reg_902[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[15]\,
      I1 => \t_V_2_reg_253_reg_n_0_[14]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(15),
      I4 => j_V_reg_897_reg(14),
      I5 => cols_V(14),
      O => \tmp_30_reg_902[0]_i_65_n_0\
    );
\tmp_30_reg_902[0]_i_66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[14]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(14),
      O => sel0(13)
    );
\tmp_30_reg_902[0]_i_67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[15]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(15),
      O => sel0(14)
    );
\tmp_30_reg_902[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[13]\,
      I1 => \t_V_2_reg_253_reg_n_0_[12]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(13),
      I4 => j_V_reg_897_reg(12),
      I5 => cols_V(12),
      O => \tmp_30_reg_902[0]_i_68_n_0\
    );
\tmp_30_reg_902[0]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[12]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(12),
      O => sel0(11)
    );
\tmp_30_reg_902[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[30]\,
      I1 => cols_V(30),
      I2 => \t_V_2_reg_253_reg_n_0_[31]\,
      I3 => cols_V(31),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_28_n_0\,
      O => \tmp_30_reg_902[0]_i_7_n_0\
    );
\tmp_30_reg_902[0]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[13]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(13),
      O => sel0(12)
    );
\tmp_30_reg_902[0]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[11]\,
      I1 => \t_V_2_reg_253_reg_n_0_[10]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(11),
      I4 => j_V_reg_897_reg(10),
      I5 => cols_V(10),
      O => \tmp_30_reg_902[0]_i_71_n_0\
    );
\tmp_30_reg_902[0]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(11),
      O => sel0(10)
    );
\tmp_30_reg_902[0]_i_73\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[9]\,
      I1 => \t_V_2_reg_253_reg_n_0_[8]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(9),
      I4 => j_V_reg_897_reg(8),
      I5 => cols_V(8),
      O => \tmp_30_reg_902[0]_i_73_n_0\
    );
\tmp_30_reg_902[0]_i_74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(14),
      I1 => cols_V(14),
      I2 => j_V_reg_897_reg(15),
      I3 => cols_V(15),
      O => \tmp_30_reg_902[0]_i_74_n_0\
    );
\tmp_30_reg_902[0]_i_75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(12),
      I1 => cols_V(12),
      I2 => j_V_reg_897_reg(13),
      I3 => cols_V(13),
      O => \tmp_30_reg_902[0]_i_75_n_0\
    );
\tmp_30_reg_902[0]_i_76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(10),
      I1 => cols_V(10),
      I2 => j_V_reg_897_reg(11),
      I3 => cols_V(11),
      O => \tmp_30_reg_902[0]_i_76_n_0\
    );
\tmp_30_reg_902[0]_i_77\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(8),
      I1 => cols_V(8),
      I2 => j_V_reg_897_reg(9),
      I3 => cols_V(9),
      O => \tmp_30_reg_902[0]_i_77_n_0\
    );
\tmp_30_reg_902[0]_i_78\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[7]\,
      I1 => \t_V_2_reg_253_reg_n_0_[6]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(7),
      I4 => j_V_reg_897_reg(6),
      I5 => cols_V(6),
      O => \tmp_30_reg_902[0]_i_78_n_0\
    );
\tmp_30_reg_902[0]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[5]\,
      I1 => \t_V_2_reg_253_reg_n_0_[4]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(5),
      I4 => j_V_reg_897_reg(4),
      I5 => cols_V(4),
      O => \tmp_30_reg_902[0]_i_79_n_0\
    );
\tmp_30_reg_902[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[28]\,
      I1 => cols_V(28),
      I2 => \t_V_2_reg_253_reg_n_0_[29]\,
      I3 => cols_V(29),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_29_n_0\,
      O => \tmp_30_reg_902[0]_i_8_n_0\
    );
\tmp_30_reg_902[0]_i_80\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"10100000101F0000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[2]\,
      I1 => \^t_v_2_reg_253_reg[3]_0\(0),
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(2),
      I4 => cols_V(2),
      I5 => \^j_v_reg_897_reg[3]_0\(0),
      O => \tmp_30_reg_902[0]_i_80_n_0\
    );
\tmp_30_reg_902[0]_i_81\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101F00000000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[1]\,
      I1 => \t_V_2_reg_253_reg_n_0_[0]\,
      I2 => \t_V_2_reg_253[31]_i_4_n_0\,
      I3 => j_V_reg_897_reg(1),
      I4 => j_V_reg_897_reg(0),
      I5 => cols_V(0),
      O => \tmp_30_reg_902[0]_i_81_n_0\
    );
\tmp_30_reg_902[0]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_28_reg_893,
      I4 => j_V_reg_897_reg(0),
      O => \tmp_30_reg_902[0]_i_82_n_0\
    );
\tmp_30_reg_902[0]_i_83\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(6),
      I1 => cols_V(6),
      I2 => j_V_reg_897_reg(7),
      I3 => cols_V(7),
      O => \tmp_30_reg_902[0]_i_83_n_0\
    );
\tmp_30_reg_902[0]_i_84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(4),
      I1 => cols_V(4),
      I2 => j_V_reg_897_reg(5),
      I3 => cols_V(5),
      O => \tmp_30_reg_902[0]_i_84_n_0\
    );
\tmp_30_reg_902[0]_i_87\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => j_V_reg_897_reg(0),
      I1 => cols_V(0),
      I2 => j_V_reg_897_reg(1),
      I3 => cols_V(1),
      O => \tmp_30_reg_902[0]_i_87_n_0\
    );
\tmp_30_reg_902[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009FFFF90090000"
    )
        port map (
      I0 => \t_V_2_reg_253_reg_n_0_[26]\,
      I1 => cols_V(26),
      I2 => \t_V_2_reg_253_reg_n_0_[27]\,
      I3 => cols_V(27),
      I4 => \t_V_2_reg_253[31]_i_4_n_0\,
      I5 => \tmp_30_reg_902[0]_i_30_n_0\,
      O => \tmp_30_reg_902[0]_i_9_n_0\
    );
\tmp_30_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond6_reg_9240,
      D => tmp_30_fu_359_p2,
      Q => tmp_30_reg_902,
      R => '0'
    );
\tmp_30_reg_902_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_902_reg[0]_i_2_n_0\,
      CO(3) => tmp_30_fu_359_p2,
      CO(2) => \tmp_30_reg_902_reg[0]_i_1_n_1\,
      CO(1) => \tmp_30_reg_902_reg[0]_i_1_n_2\,
      CO(0) => \tmp_30_reg_902_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_30_reg_902[0]_i_3_n_0\,
      DI(2) => \tmp_30_reg_902[0]_i_4_n_0\,
      DI(1) => \tmp_30_reg_902[0]_i_5_n_0\,
      DI(0) => \tmp_30_reg_902[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_30_reg_902_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_30_reg_902[0]_i_7_n_0\,
      S(2) => \tmp_30_reg_902[0]_i_8_n_0\,
      S(1) => \tmp_30_reg_902[0]_i_9_n_0\,
      S(0) => \tmp_30_reg_902[0]_i_10_n_0\
    );
\tmp_30_reg_902_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_902_reg[0]_i_32_n_0\,
      CO(3) => \tmp_30_reg_902_reg[0]_i_11_n_0\,
      CO(2) => \tmp_30_reg_902_reg[0]_i_11_n_1\,
      CO(1) => \tmp_30_reg_902_reg[0]_i_11_n_2\,
      CO(0) => \tmp_30_reg_902_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_30_reg_902[0]_i_33_n_0\,
      DI(2) => \tmp_30_reg_902[0]_i_34_n_0\,
      DI(1) => \tmp_30_reg_902[0]_i_35_n_0\,
      DI(0) => \tmp_30_reg_902[0]_i_36_n_0\,
      O(3 downto 0) => \NLW_tmp_30_reg_902_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_30_reg_902[0]_i_37_n_0\,
      S(2) => \tmp_30_reg_902[0]_i_38_n_0\,
      S(1) => \tmp_30_reg_902[0]_i_39_n_0\,
      S(0) => \tmp_30_reg_902[0]_i_40_n_0\
    );
\tmp_30_reg_902_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_30_reg_902_reg[0]_i_11_n_0\,
      CO(3) => \tmp_30_reg_902_reg[0]_i_2_n_0\,
      CO(2) => \tmp_30_reg_902_reg[0]_i_2_n_1\,
      CO(1) => \tmp_30_reg_902_reg[0]_i_2_n_2\,
      CO(0) => \tmp_30_reg_902_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_30_reg_902[0]_i_12_n_0\,
      DI(2) => \tmp_30_reg_902[0]_i_13_n_0\,
      DI(1) => \tmp_30_reg_902[0]_i_14_n_0\,
      DI(0) => \tmp_30_reg_902[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_30_reg_902_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_30_reg_902[0]_i_16_n_0\,
      S(2) => \tmp_30_reg_902[0]_i_17_n_0\,
      S(1) => \tmp_30_reg_902[0]_i_18_n_0\,
      S(0) => \tmp_30_reg_902[0]_i_19_n_0\
    );
\tmp_30_reg_902_reg[0]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_30_reg_902_reg[0]_i_32_n_0\,
      CO(2) => \tmp_30_reg_902_reg[0]_i_32_n_1\,
      CO(1) => \tmp_30_reg_902_reg[0]_i_32_n_2\,
      CO(0) => \tmp_30_reg_902_reg[0]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_30_reg_902[0]_i_57_n_0\,
      DI(2) => \tmp_30_reg_902[0]_i_58_n_0\,
      DI(1) => \tmp_30_reg_902[0]_i_59_n_0\,
      DI(0) => \tmp_30_reg_902[0]_i_60_n_0\,
      O(3 downto 0) => \NLW_tmp_30_reg_902_reg[0]_i_32_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_30_reg_902[0]_i_61_n_0\,
      S(2) => \tmp_30_reg_902[0]_i_62_n_0\,
      S(1) => \tmp_30_reg_902[0]_i_63_n_0\,
      S(0) => \tmp_30_reg_902[0]_i_64_n_0\
    );
\tmp_37_reg_939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_37_reg_939_reg[0]_1\(0),
      Q => tmp_37_reg_939,
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(0),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(0),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(10),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(10),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(11),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(11),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(12),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(12),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(13),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(13),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(1),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(1),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(2),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(2),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(3),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(3),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(4),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(4),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(5),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(5),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(6),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(6),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(7),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(7),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(8),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(8),
      R => '0'
    );
\win_val_0_1_2_fu_142_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_0_1_fu_138_reg[13]_0\(9),
      Q => \^win_val_0_1_2_fu_142_reg[13]_0\(9),
      R => '0'
    );
\win_val_0_1_fu_138[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(0),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(0),
      O => \win_val_0_1_fu_138[0]_i_1_n_0\
    );
\win_val_0_1_fu_138[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(10),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(10),
      O => \win_val_0_1_fu_138[10]_i_1_n_0\
    );
\win_val_0_1_fu_138[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(11),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(11),
      O => \win_val_0_1_fu_138[11]_i_1_n_0\
    );
\win_val_0_1_fu_138[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(12),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(12),
      O => \win_val_0_1_fu_138[12]_i_1_n_0\
    );
\win_val_0_1_fu_138[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(13),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(13),
      O => \win_val_0_1_fu_138[13]_i_1_n_0\
    );
\win_val_0_1_fu_138[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(1),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(1),
      O => \win_val_0_1_fu_138[1]_i_1_n_0\
    );
\win_val_0_1_fu_138[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(2),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(2),
      O => \win_val_0_1_fu_138[2]_i_1_n_0\
    );
\win_val_0_1_fu_138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(3),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(3),
      O => \win_val_0_1_fu_138[3]_i_1_n_0\
    );
\win_val_0_1_fu_138[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(4),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(4),
      O => \win_val_0_1_fu_138[4]_i_1_n_0\
    );
\win_val_0_1_fu_138[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(5),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(5),
      O => \win_val_0_1_fu_138[5]_i_1_n_0\
    );
\win_val_0_1_fu_138[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(6),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(6),
      O => \win_val_0_1_fu_138[6]_i_1_n_0\
    );
\win_val_0_1_fu_138[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(7),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(7),
      O => \win_val_0_1_fu_138[7]_i_1_n_0\
    );
\win_val_0_1_fu_138[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(8),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(8),
      O => \win_val_0_1_fu_138[8]_i_1_n_0\
    );
\win_val_0_1_fu_138[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_134(9),
      I1 => ap_reg_pp0_iter1_tmp_30_reg_902,
      I2 => \^win_val_0_1_fu_138_reg[13]_0\(9),
      O => \win_val_0_1_fu_138[9]_i_1_n_0\
    );
\win_val_0_1_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[0]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(0),
      R => '0'
    );
\win_val_0_1_fu_138_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[10]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(10),
      R => '0'
    );
\win_val_0_1_fu_138_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[11]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(11),
      R => '0'
    );
\win_val_0_1_fu_138_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[12]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(12),
      R => '0'
    );
\win_val_0_1_fu_138_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[13]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(13),
      R => '0'
    );
\win_val_0_1_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[1]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(1),
      R => '0'
    );
\win_val_0_1_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[2]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(2),
      R => '0'
    );
\win_val_0_1_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[3]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(3),
      R => '0'
    );
\win_val_0_1_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[4]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(4),
      R => '0'
    );
\win_val_0_1_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[5]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(5),
      R => '0'
    );
\win_val_0_1_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[6]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(6),
      R => '0'
    );
\win_val_0_1_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[7]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(7),
      R => '0'
    );
\win_val_0_1_fu_138_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[8]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(8),
      R => '0'
    );
\win_val_0_1_fu_138_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \win_val_0_1_fu_138[9]_i_1_n_0\,
      Q => \^win_val_0_1_fu_138_reg[13]_0\(9),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(0),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(0),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(10),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(10),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(11),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(11),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(12),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(12),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(13),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(13),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(14),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(14),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(15),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(15),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(1),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(1),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(2),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(2),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(3),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(3),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(4),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(4),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(5),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(5),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(6),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(6),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(7),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(7),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(8),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(8),
      R => '0'
    );
\win_val_1_1_2_fu_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_1_1_fu_146_reg[15]_0\(9),
      Q => \^win_val_1_1_2_fu_150_reg[15]_0\(9),
      R => '0'
    );
\win_val_1_1_fu_146[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080800080808080"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_28_reg_893,
      I1 => \^or_cond_reg_909_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \^ap_reg_pp0_iter2_or_cond7_reg_930\,
      I4 => canny_edges_data_str_full_n,
      I5 => \^ap_enable_reg_pp0_iter3_reg_0\,
      O => win_val_0_1_2_fu_1420
    );
\win_val_1_1_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_31,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(0),
      R => '0'
    );
\win_val_1_1_fu_146_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_21,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(10),
      R => '0'
    );
\win_val_1_1_fu_146_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_20,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(11),
      R => '0'
    );
\win_val_1_1_fu_146_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_19,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(12),
      R => '0'
    );
\win_val_1_1_fu_146_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_18,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(13),
      R => '0'
    );
\win_val_1_1_fu_146_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_17,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(14),
      R => '0'
    );
\win_val_1_1_fu_146_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_16,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(15),
      R => '0'
    );
\win_val_1_1_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_30,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(1),
      R => '0'
    );
\win_val_1_1_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_29,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(2),
      R => '0'
    );
\win_val_1_1_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_28,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(3),
      R => '0'
    );
\win_val_1_1_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_27,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(4),
      R => '0'
    );
\win_val_1_1_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_26,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(5),
      R => '0'
    );
\win_val_1_1_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_25,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(6),
      R => '0'
    );
\win_val_1_1_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_24,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(7),
      R => '0'
    );
\win_val_1_1_fu_146_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_23,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(8),
      R => '0'
    );
\win_val_1_1_fu_146_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_0_U_n_22,
      Q => \^win_val_1_1_fu_146_reg[15]_0\(9),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(0),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(0),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(10),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(10),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(11),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(11),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(12),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(12),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(13),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(13),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(14),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(14),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(15),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(15),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(1),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(1),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(2),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(2),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(3),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(3),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(4),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(4),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(5),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(5),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(6),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(6),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(7),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(7),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(8),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(8),
      R => '0'
    );
\win_val_2_1_2_fu_158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => \^win_val_2_1_fu_154_reg[15]_0\(9),
      Q => \^win_val_2_1_2_fu_158_reg[15]_0\(9),
      R => '0'
    );
\win_val_2_1_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_31,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(0),
      R => '0'
    );
\win_val_2_1_fu_154_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_21,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(10),
      R => '0'
    );
\win_val_2_1_fu_154_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_20,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(11),
      R => '0'
    );
\win_val_2_1_fu_154_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_19,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(12),
      R => '0'
    );
\win_val_2_1_fu_154_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_18,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(13),
      R => '0'
    );
\win_val_2_1_fu_154_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_17,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(14),
      R => '0'
    );
\win_val_2_1_fu_154_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_16,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(15),
      R => '0'
    );
\win_val_2_1_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_30,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(1),
      R => '0'
    );
\win_val_2_1_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_29,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(2),
      R => '0'
    );
\win_val_2_1_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_28,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(3),
      R => '0'
    );
\win_val_2_1_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_27,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(4),
      R => '0'
    );
\win_val_2_1_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_26,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(5),
      R => '0'
    );
\win_val_2_1_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_25,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(6),
      R => '0'
    );
\win_val_2_1_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_24,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(7),
      R => '0'
    );
\win_val_2_1_fu_154_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_23,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(8),
      R => '0'
    );
\win_val_2_1_fu_154_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_2_fu_1420,
      D => linebuff_val_1_U_n_22,
      Q => \^win_val_2_1_fu_154_reg[15]_0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_nonmax_suppression is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_V_reg_232_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    internal_full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    mOutPtr110_out : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    \t_V_1_reg_243_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_1_reg_243_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \t_V_reg_232_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \t_V_reg_232_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_20_reg_911_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    ap_clk : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_s_reg_841_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    suppressed_data_stre_full_n : in STD_LOGIC;
    grad_gd_data_stream_s_empty_n : in STD_LOGIC;
    cols_V : in STD_LOGIC_VECTOR ( 31 downto 0 );
    Duplicate_U0_ap_start : in STD_LOGIC;
    rows_V : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \tmp_2_reg_846_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_V_2_fu_281_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \tmp_7_reg_826_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    hysteresis_U0_src_data_stream_V_read : in STD_LOGIC;
    suppressed_data_stre_empty_n : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    packets_cast_loc_cha_empty_n : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_4_fu_275_p2 : in STD_LOGIC_VECTOR ( 30 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_nonmax_suppression : entity is "nonmax_suppression";
end base_canny_edge_0_1_nonmax_suppression;

architecture STRUCTURE of base_canny_edge_0_1_nonmax_suppression is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ap_CS_fsm[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter00 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__4_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter4_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_0 : STD_LOGIC;
  signal ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond4_reg_882 : STD_LOGIC;
  signal ap_reg_pp0_iter1_or_cond_reg_862 : STD_LOGIC;
  signal \ap_reg_pp0_iter1_t_V_1_reg_243_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_11_reg_877 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_2_reg_846 : STD_LOGIC;
  signal ap_reg_pp0_iter1_tmp_3_reg_855 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond4_reg_882 : STD_LOGIC;
  signal ap_reg_pp0_iter2_tmp_11_reg_877 : STD_LOGIC;
  signal ap_reg_pp0_iter3_or_cond4_reg_882 : STD_LOGIC;
  signal element_gd_s_fu_136 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_V_fu_296_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal i_V_reg_821 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_V_reg_821_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_821_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_reg_821_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_reg_821_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_reg_821_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp1_reg_896_reg_n_0_[0]\ : STD_LOGIC;
  signal \icmp_reg_831[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_reg_831_reg_n_0_[0]\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal \j_V_reg_850[0]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[0]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[0]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[0]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[12]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[12]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[12]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[16]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[16]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[16]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[16]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[20]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[20]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[20]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[20]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[24]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[24]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[24]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[24]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[28]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[28]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[28]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[28]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[4]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[4]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[4]_i_5_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[8]_i_2_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[8]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[8]_i_4_n_0\ : STD_LOGIC;
  signal \j_V_reg_850[8]_i_5_n_0\ : STD_LOGIC;
  signal j_V_reg_850_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \j_V_reg_850_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_850_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal linebuff_val_0_ce0 : STD_LOGIC;
  signal linebuff_val_0_ce1 : STD_LOGIC;
  signal linebuff_val_1_U_n_14 : STD_LOGIC;
  signal linebuff_val_1_addr_reg_866 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal linebuff_val_1_addr_reg_8660 : STD_LOGIC;
  signal or_cond4_fu_376_p2 : STD_LOGIC;
  signal or_cond4_reg_882 : STD_LOGIC;
  signal or_cond4_reg_8820 : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_22_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_2_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_5_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_6_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_7_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_8_n_0\ : STD_LOGIC;
  signal \or_cond4_reg_882[0]_i_9_n_0\ : STD_LOGIC;
  signal or_cond_fu_354_p2 : STD_LOGIC;
  signal or_cond_reg_862 : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_10_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_11_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_12_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_16_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_17_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_18_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_19_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_23_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_24_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_25_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_26_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_30_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_31_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_32_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_33_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_38_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_39_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_40_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_41_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_45_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_46_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_47_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_48_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_52_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_53_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_54_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_55_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_58_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_59_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_60_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_61_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862[0]_i_9_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_13_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_13_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_13_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_20_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_20_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_20_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_27_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_27_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_27_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_27_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_34_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_34_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_34_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_34_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_42_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_42_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_42_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_42_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_49_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_49_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_49_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_49_n_3\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_4_n_1\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_4_n_2\ : STD_LOGIC;
  signal \or_cond_reg_862_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal out_pixel_val_2_cast_fu_457_p4 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal out_pixel_val_2_cast_reg_891 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 31 downto 11 );
  signal sel0 : STD_LOGIC_VECTOR ( 30 downto 10 );
  signal t_V_1_reg_2430 : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_10_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_11_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_12_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_13_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_15_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_16_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_17_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_18_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_1_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_20_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_21_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_22_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_23_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_25_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_26_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_27_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_28_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_30_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_31_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_32_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_33_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_35_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_36_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_37_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_38_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_39_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_40_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_41_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_42_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_5_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_6_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_7_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243[31]_i_8_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_14_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_14_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_14_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_14_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_19_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_19_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_19_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_19_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_24_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_24_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_24_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_24_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_29_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_29_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_29_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_29_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_34_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_34_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_34_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_34_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_3_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_3_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_3_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_4_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_4_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_4_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_9_n_0\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_9_n_1\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_9_n_2\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg[31]_i_9_n_3\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[0]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[10]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[11]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[12]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[13]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[14]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[15]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[16]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[17]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[18]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[19]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[1]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[20]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[21]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[22]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[23]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[24]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[25]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[26]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[27]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[28]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[29]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[2]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[30]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[31]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[3]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[4]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[5]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[6]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[7]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[8]\ : STD_LOGIC;
  signal \t_V_1_reg_243_reg_n_0_[9]\ : STD_LOGIC;
  signal t_V_reg_232 : STD_LOGIC;
  signal tmp0_reg_8860 : STD_LOGIC;
  signal tmp0_s_fu_132 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp_11_reg_877 : STD_LOGIC;
  signal tmp_12_fu_467_p4 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmp_18_fu_641_p2 : STD_LOGIC;
  signal tmp_18_reg_901 : STD_LOGIC;
  signal tmp_19_fu_647_p2 : STD_LOGIC;
  signal tmp_19_reg_906 : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_906_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_19_reg_906_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_19_reg_906_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_19_reg_906_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_19_reg_906_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_20_reg_911 : STD_LOGIC;
  signal \tmp_20_reg_911[13]_i_2_n_0\ : STD_LOGIC;
  signal tmp_2_fu_338_p2 : STD_LOGIC;
  signal tmp_2_reg_846 : STD_LOGIC;
  signal tmp_3_fu_349_p2 : STD_LOGIC;
  signal tmp_3_reg_855 : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_40_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_42_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_11_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_11_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_23_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_23_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_23_n_3\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \tmp_3_reg_855_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal tmp_7_reg_826 : STD_LOGIC;
  signal \tmp_7_reg_826[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_8_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836[0]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_9_reg_836_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp_s_reg_841 : STD_LOGIC;
  signal win_val_0_0_0_win_va_fu_446_p3 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal win_val_0_1_1_fu_144 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal win_val_0_1_1_fu_1440 : STD_LOGIC;
  signal win_val_0_1_fu_140 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal win_val_1_0_0_win_va_fu_439_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal win_val_1_1_1_fu_152 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \win_val_1_1_fu_148_reg_n_0_[0]\ : STD_LOGIC;
  signal \win_val_1_1_fu_148_reg_n_0_[1]\ : STD_LOGIC;
  signal win_val_2_0_0_win_va_fu_432_p3 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal win_val_2_1_1_fu_160 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal win_val_2_1_fu_156 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \NLW_i_V_reg_821_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_V_reg_821_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_j_V_reg_850_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_or_cond_reg_862_reg[0]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_27_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_42_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_or_cond_reg_862_reg[0]_i_49_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_14_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_24_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_29_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_34_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_t_V_1_reg_243_reg[31]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_reg_906_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_19_reg_906_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_19_reg_906_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_855_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_855_reg[0]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_855_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_tmp_3_reg_855_reg[0]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__5\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair308";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_2__0\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair316";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_reg_821_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_850_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \tmp_19_reg_906_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_19_reg_906_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_3_reg_855_reg[0]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_3_reg_855_reg[0]_i_11\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_3_reg_855_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \tmp_3_reg_855_reg[0]_i_23\ : label is 11;
  attribute SOFT_HLUTNM of \tmp_9_reg_836[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[10]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[11]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[12]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[13]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[14]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[15]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[2]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[4]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[5]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[6]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[8]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \win_val_0_1_fu_140[9]_i_1\ : label is "soft_lutpair312";
begin
  E(0) <= \^e\(0);
  Q(31 downto 0) <= \^q\(31 downto 0);
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080808080808"
    )
        port map (
      I0 => suppressed_data_stre_full_n,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => ap_reg_pp0_iter3_or_cond4_reg_882,
      I3 => grad_gd_data_stream_s_empty_n,
      I4 => or_cond_reg_862,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => internal_full_n_reg(0)
    );
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I1 => ap_CS_fsm_state2,
      I2 => Duplicate_U0_ap_start,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => Duplicate_U0_ap_start,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_state2,
      I3 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      O => \ap_CS_fsm[2]_i_1__5_n_0\
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2__1_n_0\,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040FF4040"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \or_cond_reg_862_reg[0]_i_3_n_0\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_enable_reg_pp0_iter4_reg_n_0,
      I5 => linebuff_val_1_U_n_14,
      O => \ap_CS_fsm[3]_i_2__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[2]_i_1__5_n_0\,
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDF00000000"
    )
        port map (
      I0 => \or_cond_reg_862_reg[0]_i_3_n_0\,
      I1 => linebuff_val_1_U_n_14,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_enable_reg_pp0_iter0_i_2__0_n_0\,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__4_n_0\
    );
\ap_enable_reg_pp0_iter0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I1 => ap_CS_fsm_state2,
      O => \ap_enable_reg_pp0_iter0_i_2__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => linebuff_val_1_U_n_14,
      I4 => \or_cond_reg_862_reg[0]_i_3_n_0\,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter4_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FFB00000000000"
    )
        port map (
      I0 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_enable_reg_pp0_iter4_reg_n_0,
      I3 => linebuff_val_1_U_n_14,
      I4 => ap_enable_reg_pp0_iter3,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter4_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter4_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter4_reg_n_0,
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(0),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(0),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(10),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(10),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(1),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(1),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(2),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(2),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(3),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(3),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(4),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(4),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(5),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(5),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(6),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(6),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(7),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(7),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(8),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(8),
      R => '0'
    );
\ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => linebuff_val_1_addr_reg_866(9),
      Q => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(9),
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond4_reg_882[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => linebuff_val_1_U_n_14,
      O => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660
    );
\ap_reg_pp0_iter1_or_cond4_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => or_cond4_reg_882,
      Q => ap_reg_pp0_iter1_or_cond4_reg_882,
      R => '0'
    );
\ap_reg_pp0_iter1_or_cond_reg_862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => or_cond_reg_862,
      Q => ap_reg_pp0_iter1_or_cond_reg_862,
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[0]\,
      Q => \ap_reg_pp0_iter1_t_V_1_reg_243_reg_n_0_[0]\,
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[10]\,
      Q => tmp_12_fu_467_p4(9),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[11]\,
      Q => sel0(10),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[12]\,
      Q => sel0(11),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[13]\,
      Q => sel0(12),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[14]\,
      Q => sel0(13),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[15]\,
      Q => sel0(14),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[16]\,
      Q => sel0(15),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[17]\,
      Q => sel0(16),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[18]\,
      Q => sel0(17),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[19]\,
      Q => sel0(18),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[1]\,
      Q => tmp_12_fu_467_p4(0),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[20]\,
      Q => sel0(19),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[21]\,
      Q => sel0(20),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[22]\,
      Q => sel0(21),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[23]\,
      Q => sel0(22),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[24]\,
      Q => sel0(23),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[25]\,
      Q => sel0(24),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[26]\,
      Q => sel0(25),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[27]\,
      Q => sel0(26),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[28]\,
      Q => sel0(27),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[29]\,
      Q => sel0(28),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[2]\,
      Q => tmp_12_fu_467_p4(1),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[30]\,
      Q => sel0(29),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[31]\,
      Q => sel0(30),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[3]\,
      Q => tmp_12_fu_467_p4(2),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[4]\,
      Q => tmp_12_fu_467_p4(3),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[5]\,
      Q => tmp_12_fu_467_p4(4),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[6]\,
      Q => tmp_12_fu_467_p4(5),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[7]\,
      Q => tmp_12_fu_467_p4(6),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[8]\,
      Q => tmp_12_fu_467_p4(7),
      R => '0'
    );
\ap_reg_pp0_iter1_t_V_1_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => \t_V_1_reg_243_reg_n_0_[9]\,
      Q => tmp_12_fu_467_p4(8),
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_11_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => tmp_11_reg_877,
      Q => ap_reg_pp0_iter1_tmp_11_reg_877,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_2_reg_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => tmp_2_reg_846,
      Q => ap_reg_pp0_iter1_tmp_2_reg_846,
      R => '0'
    );
\ap_reg_pp0_iter1_tmp_3_reg_855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => tmp_3_reg_855,
      Q => ap_reg_pp0_iter1_tmp_3_reg_855,
      R => '0'
    );
\ap_reg_pp0_iter2_or_cond4_reg_882[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB00FBFBFBFBFBFB"
    )
        port map (
      I0 => suppressed_data_stre_full_n,
      I1 => ap_enable_reg_pp0_iter4_reg_n_0,
      I2 => ap_reg_pp0_iter3_or_cond4_reg_882,
      I3 => grad_gd_data_stream_s_empty_n,
      I4 => or_cond_reg_862,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_block_pp0_stage0_subdone
    );
\ap_reg_pp0_iter2_or_cond4_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_or_cond4_reg_882,
      Q => ap_reg_pp0_iter2_or_cond4_reg_882,
      R => '0'
    );
\ap_reg_pp0_iter2_tmp_11_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter1_tmp_11_reg_877,
      Q => ap_reg_pp0_iter2_tmp_11_reg_877,
      R => '0'
    );
\ap_reg_pp0_iter3_or_cond4_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_reg_pp0_iter2_or_cond4_reg_882,
      Q => ap_reg_pp0_iter3_or_cond4_reg_882,
      R => '0'
    );
\element_gd_s_fu_136[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => or_cond_reg_862,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => linebuff_val_1_U_n_14,
      O => \^e\(0)
    );
\element_gd_s_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(0),
      Q => element_gd_s_fu_136(0),
      R => '0'
    );
\element_gd_s_fu_136_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(10),
      Q => element_gd_s_fu_136(10),
      R => '0'
    );
\element_gd_s_fu_136_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(11),
      Q => element_gd_s_fu_136(11),
      R => '0'
    );
\element_gd_s_fu_136_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(12),
      Q => element_gd_s_fu_136(12),
      R => '0'
    );
\element_gd_s_fu_136_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(13),
      Q => element_gd_s_fu_136(13),
      R => '0'
    );
\element_gd_s_fu_136_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(14),
      Q => element_gd_s_fu_136(14),
      R => '0'
    );
\element_gd_s_fu_136_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(15),
      Q => element_gd_s_fu_136(15),
      R => '0'
    );
\element_gd_s_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(1),
      Q => element_gd_s_fu_136(1),
      R => '0'
    );
\element_gd_s_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(2),
      Q => element_gd_s_fu_136(2),
      R => '0'
    );
\element_gd_s_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(3),
      Q => element_gd_s_fu_136(3),
      R => '0'
    );
\element_gd_s_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(4),
      Q => element_gd_s_fu_136(4),
      R => '0'
    );
\element_gd_s_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(5),
      Q => element_gd_s_fu_136(5),
      R => '0'
    );
\element_gd_s_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(6),
      Q => element_gd_s_fu_136(6),
      R => '0'
    );
\element_gd_s_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(7),
      Q => element_gd_s_fu_136(7),
      R => '0'
    );
\element_gd_s_fu_136_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(8),
      Q => element_gd_s_fu_136(8),
      R => '0'
    );
\element_gd_s_fu_136_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(9),
      Q => element_gd_s_fu_136(9),
      R => '0'
    );
\i_V_reg_821[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => i_V_fu_296_p2(0)
    );
\i_V_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(0),
      Q => i_V_reg_821(0),
      R => '0'
    );
\i_V_reg_821_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(10),
      Q => i_V_reg_821(10),
      R => '0'
    );
\i_V_reg_821_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(11),
      Q => i_V_reg_821(11),
      R => '0'
    );
\i_V_reg_821_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(12),
      Q => i_V_reg_821(12),
      R => '0'
    );
\i_V_reg_821_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[8]_i_1_n_0\,
      CO(3) => \i_V_reg_821_reg[12]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[12]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[12]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(12 downto 9),
      S(3 downto 0) => \^q\(12 downto 9)
    );
\i_V_reg_821_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(13),
      Q => i_V_reg_821(13),
      R => '0'
    );
\i_V_reg_821_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(14),
      Q => i_V_reg_821(14),
      R => '0'
    );
\i_V_reg_821_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(15),
      Q => i_V_reg_821(15),
      R => '0'
    );
\i_V_reg_821_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(16),
      Q => i_V_reg_821(16),
      R => '0'
    );
\i_V_reg_821_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[12]_i_1_n_0\,
      CO(3) => \i_V_reg_821_reg[16]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[16]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[16]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(16 downto 13),
      S(3 downto 0) => \^q\(16 downto 13)
    );
\i_V_reg_821_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(17),
      Q => i_V_reg_821(17),
      R => '0'
    );
\i_V_reg_821_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(18),
      Q => i_V_reg_821(18),
      R => '0'
    );
\i_V_reg_821_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(19),
      Q => i_V_reg_821(19),
      R => '0'
    );
\i_V_reg_821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(1),
      Q => i_V_reg_821(1),
      R => '0'
    );
\i_V_reg_821_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(20),
      Q => i_V_reg_821(20),
      R => '0'
    );
\i_V_reg_821_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[16]_i_1_n_0\,
      CO(3) => \i_V_reg_821_reg[20]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[20]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[20]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(20 downto 17),
      S(3 downto 0) => \^q\(20 downto 17)
    );
\i_V_reg_821_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(21),
      Q => i_V_reg_821(21),
      R => '0'
    );
\i_V_reg_821_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(22),
      Q => i_V_reg_821(22),
      R => '0'
    );
\i_V_reg_821_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(23),
      Q => i_V_reg_821(23),
      R => '0'
    );
\i_V_reg_821_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(24),
      Q => i_V_reg_821(24),
      R => '0'
    );
\i_V_reg_821_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[20]_i_1_n_0\,
      CO(3) => \i_V_reg_821_reg[24]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[24]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[24]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(24 downto 21),
      S(3 downto 0) => \^q\(24 downto 21)
    );
\i_V_reg_821_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(25),
      Q => i_V_reg_821(25),
      R => '0'
    );
\i_V_reg_821_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(26),
      Q => i_V_reg_821(26),
      R => '0'
    );
\i_V_reg_821_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(27),
      Q => i_V_reg_821(27),
      R => '0'
    );
\i_V_reg_821_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(28),
      Q => i_V_reg_821(28),
      R => '0'
    );
\i_V_reg_821_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[24]_i_1_n_0\,
      CO(3) => \i_V_reg_821_reg[28]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[28]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[28]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(28 downto 25),
      S(3 downto 0) => \^q\(28 downto 25)
    );
\i_V_reg_821_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(29),
      Q => i_V_reg_821(29),
      R => '0'
    );
\i_V_reg_821_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(2),
      Q => i_V_reg_821(2),
      R => '0'
    );
\i_V_reg_821_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(30),
      Q => i_V_reg_821(30),
      R => '0'
    );
\i_V_reg_821_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(31),
      Q => i_V_reg_821(31),
      R => '0'
    );
\i_V_reg_821_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_V_reg_821_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_V_reg_821_reg[31]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_V_reg_821_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => i_V_fu_296_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^q\(31 downto 29)
    );
\i_V_reg_821_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(3),
      Q => i_V_reg_821(3),
      R => '0'
    );
\i_V_reg_821_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(4),
      Q => i_V_reg_821(4),
      R => '0'
    );
\i_V_reg_821_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_reg_821_reg[4]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[4]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[4]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[4]_i_1_n_3\,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(4 downto 1),
      S(3 downto 0) => \^q\(4 downto 1)
    );
\i_V_reg_821_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(5),
      Q => i_V_reg_821(5),
      R => '0'
    );
\i_V_reg_821_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(6),
      Q => i_V_reg_821(6),
      R => '0'
    );
\i_V_reg_821_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(7),
      Q => i_V_reg_821(7),
      R => '0'
    );
\i_V_reg_821_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(8),
      Q => i_V_reg_821(8),
      R => '0'
    );
\i_V_reg_821_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_reg_821_reg[4]_i_1_n_0\,
      CO(3) => \i_V_reg_821_reg[8]_i_1_n_0\,
      CO(2) => \i_V_reg_821_reg[8]_i_1_n_1\,
      CO(1) => \i_V_reg_821_reg[8]_i_1_n_2\,
      CO(0) => \i_V_reg_821_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_fu_296_p2(8 downto 5),
      S(3 downto 0) => \^q\(8 downto 5)
    );
\i_V_reg_821_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => i_V_fu_296_p2(9),
      Q => i_V_reg_821(9),
      R => '0'
    );
\icmp1_reg_896[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888B8888"
    )
        port map (
      I0 => \icmp1_reg_896_reg_n_0_[0]\,
      I1 => linebuff_val_1_U_n_14,
      I2 => \icmp1_reg_896[0]_i_2_n_0\,
      I3 => \icmp1_reg_896[0]_i_3_n_0\,
      I4 => \icmp1_reg_896[0]_i_4_n_0\,
      O => \icmp1_reg_896[0]_i_1_n_0\
    );
\icmp1_reg_896[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(18),
      I1 => sel0(30),
      I2 => tmp_12_fu_467_p4(9),
      I3 => sel0(19),
      I4 => \icmp1_reg_896[0]_i_5_n_0\,
      O => \icmp1_reg_896[0]_i_2_n_0\
    );
\icmp1_reg_896[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_12_fu_467_p4(0),
      I1 => sel0(10),
      I2 => tmp_12_fu_467_p4(3),
      I3 => sel0(20),
      I4 => \icmp1_reg_896[0]_i_6_n_0\,
      O => \icmp1_reg_896[0]_i_3_n_0\
    );
\icmp1_reg_896[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \icmp1_reg_896[0]_i_7_n_0\,
      I1 => \icmp1_reg_896[0]_i_8_n_0\,
      I2 => \icmp1_reg_896[0]_i_9_n_0\,
      I3 => sel0(27),
      I4 => sel0(23),
      I5 => sel0(15),
      O => \icmp1_reg_896[0]_i_4_n_0\
    );
\icmp1_reg_896[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(17),
      I1 => tmp_12_fu_467_p4(6),
      I2 => sel0(21),
      I3 => tmp_12_fu_467_p4(8),
      O => \icmp1_reg_896[0]_i_5_n_0\
    );
\icmp1_reg_896[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(11),
      I1 => tmp_12_fu_467_p4(2),
      I2 => sel0(24),
      I3 => sel0(26),
      O => \icmp1_reg_896[0]_i_6_n_0\
    );
\icmp1_reg_896[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(28),
      I1 => sel0(14),
      I2 => sel0(25),
      I3 => tmp_12_fu_467_p4(5),
      O => \icmp1_reg_896[0]_i_7_n_0\
    );
\icmp1_reg_896[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(29),
      I1 => sel0(22),
      I2 => sel0(12),
      I3 => sel0(13),
      O => \icmp1_reg_896[0]_i_8_n_0\
    );
\icmp1_reg_896[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(16),
      I1 => tmp_12_fu_467_p4(7),
      I2 => tmp_12_fu_467_p4(4),
      I3 => tmp_12_fu_467_p4(1),
      O => \icmp1_reg_896[0]_i_9_n_0\
    );
\icmp1_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp1_reg_896[0]_i_1_n_0\,
      Q => \icmp1_reg_896_reg_n_0_[0]\,
      R => '0'
    );
\icmp_reg_831[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => \icmp_reg_831_reg_n_0_[0]\,
      I1 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I2 => ap_CS_fsm_state2,
      I3 => \tmp_9_reg_836[0]_i_2_n_0\,
      O => \icmp_reg_831[0]_i_1_n_0\
    );
\icmp_reg_831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_reg_831[0]_i_1_n_0\,
      Q => \icmp_reg_831_reg_n_0_[0]\,
      R => '0'
    );
int_ap_idle_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_0,
      I1 => Duplicate_U0_ap_start,
      I2 => int_ap_idle_reg(0),
      I3 => packets_cast_loc_cha_empty_n,
      I4 => int_ap_idle_reg_0,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => int_ap_idle_reg_1(0),
      I2 => int_ap_idle_reg_2(0),
      I3 => Duplicate_U0_ap_start,
      I4 => int_ap_idle_reg_3(0),
      O => int_ap_idle_i_2_n_0
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007000"
    )
        port map (
      I0 => suppressed_data_stre_empty_n,
      I1 => hysteresis_U0_src_data_stream_V_read,
      I2 => suppressed_data_stre_full_n,
      I3 => ap_enable_reg_pp0_iter4_reg_n_0,
      I4 => ap_reg_pp0_iter3_or_cond4_reg_882,
      I5 => linebuff_val_1_U_n_14,
      O => internal_empty_n_reg
    );
\internal_full_n_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => hysteresis_U0_src_data_stream_V_read,
      I1 => suppressed_data_stre_empty_n,
      I2 => linebuff_val_1_U_n_14,
      I3 => ap_reg_pp0_iter3_or_cond4_reg_882,
      I4 => ap_enable_reg_pp0_iter4_reg_n_0,
      I5 => suppressed_data_stre_full_n,
      O => mOutPtr110_out
    );
\j_V_reg_850[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(3),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[3]\,
      O => \j_V_reg_850[0]_i_2_n_0\
    );
\j_V_reg_850[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(2),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[2]\,
      O => \j_V_reg_850[0]_i_3_n_0\
    );
\j_V_reg_850[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(1),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[1]\,
      O => \j_V_reg_850[0]_i_4_n_0\
    );
\j_V_reg_850[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(0),
      O => \j_V_reg_850[0]_i_5_n_0\
    );
\j_V_reg_850[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(15),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[15]\,
      O => \j_V_reg_850[12]_i_2_n_0\
    );
\j_V_reg_850[12]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAA2AAA"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[14]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(14),
      O => \p_0_in__0\(14)
    );
\j_V_reg_850[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(13),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[13]\,
      O => \j_V_reg_850[12]_i_4_n_0\
    );
\j_V_reg_850[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(12),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[12]\,
      O => \j_V_reg_850[12]_i_5_n_0\
    );
\j_V_reg_850[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(19),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[19]\,
      O => \j_V_reg_850[16]_i_2_n_0\
    );
\j_V_reg_850[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(18),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[18]\,
      O => \j_V_reg_850[16]_i_3_n_0\
    );
\j_V_reg_850[16]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(17),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[17]\,
      O => \j_V_reg_850[16]_i_4_n_0\
    );
\j_V_reg_850[16]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(16),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[16]\,
      O => \j_V_reg_850[16]_i_5_n_0\
    );
\j_V_reg_850[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(23),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[23]\,
      O => \j_V_reg_850[20]_i_2_n_0\
    );
\j_V_reg_850[20]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(22),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[22]\,
      O => \j_V_reg_850[20]_i_3_n_0\
    );
\j_V_reg_850[20]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(21),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[21]\,
      O => \j_V_reg_850[20]_i_4_n_0\
    );
\j_V_reg_850[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(20),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[20]\,
      O => \j_V_reg_850[20]_i_5_n_0\
    );
\j_V_reg_850[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(27),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[27]\,
      O => \j_V_reg_850[24]_i_2_n_0\
    );
\j_V_reg_850[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(26),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[26]\,
      O => \j_V_reg_850[24]_i_3_n_0\
    );
\j_V_reg_850[24]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(25),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[25]\,
      O => \j_V_reg_850[24]_i_4_n_0\
    );
\j_V_reg_850[24]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(24),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[24]\,
      O => \j_V_reg_850[24]_i_5_n_0\
    );
\j_V_reg_850[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(31),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[31]\,
      O => \j_V_reg_850[28]_i_2_n_0\
    );
\j_V_reg_850[28]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(30),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[30]\,
      O => \j_V_reg_850[28]_i_3_n_0\
    );
\j_V_reg_850[28]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(29),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[29]\,
      O => \j_V_reg_850[28]_i_4_n_0\
    );
\j_V_reg_850[28]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(28),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[28]\,
      O => \j_V_reg_850[28]_i_5_n_0\
    );
\j_V_reg_850[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(7),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[7]\,
      O => \j_V_reg_850[4]_i_2_n_0\
    );
\j_V_reg_850[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(6),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[6]\,
      O => \j_V_reg_850[4]_i_3_n_0\
    );
\j_V_reg_850[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(5),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[5]\,
      O => \j_V_reg_850[4]_i_4_n_0\
    );
\j_V_reg_850[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(4),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[4]\,
      O => \j_V_reg_850[4]_i_5_n_0\
    );
\j_V_reg_850[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(11),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[11]\,
      O => \j_V_reg_850[8]_i_2_n_0\
    );
\j_V_reg_850[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(10),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[10]\,
      O => \j_V_reg_850[8]_i_3_n_0\
    );
\j_V_reg_850[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(9),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[9]\,
      O => \j_V_reg_850[8]_i_4_n_0\
    );
\j_V_reg_850[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(8),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[8]\,
      O => \j_V_reg_850[8]_i_5_n_0\
    );
\j_V_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[0]_i_1_n_7\,
      Q => j_V_reg_850_reg(0),
      R => '0'
    );
\j_V_reg_850_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_V_reg_850_reg[0]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[0]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[0]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_V_reg_850_reg[0]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[0]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[0]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[0]_i_1_n_7\,
      S(3) => \j_V_reg_850[0]_i_2_n_0\,
      S(2) => \j_V_reg_850[0]_i_3_n_0\,
      S(1) => \j_V_reg_850[0]_i_4_n_0\,
      S(0) => \j_V_reg_850[0]_i_5_n_0\
    );
\j_V_reg_850_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[8]_i_1_n_5\,
      Q => j_V_reg_850_reg(10),
      R => '0'
    );
\j_V_reg_850_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[8]_i_1_n_4\,
      Q => j_V_reg_850_reg(11),
      R => '0'
    );
\j_V_reg_850_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[12]_i_1_n_7\,
      Q => j_V_reg_850_reg(12),
      R => '0'
    );
\j_V_reg_850_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[8]_i_1_n_0\,
      CO(3) => \j_V_reg_850_reg[12]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[12]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[12]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[12]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[12]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[12]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[12]_i_1_n_7\,
      S(3) => \j_V_reg_850[12]_i_2_n_0\,
      S(2) => \p_0_in__0\(14),
      S(1) => \j_V_reg_850[12]_i_4_n_0\,
      S(0) => \j_V_reg_850[12]_i_5_n_0\
    );
\j_V_reg_850_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[12]_i_1_n_6\,
      Q => j_V_reg_850_reg(13),
      R => '0'
    );
\j_V_reg_850_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[12]_i_1_n_5\,
      Q => j_V_reg_850_reg(14),
      R => '0'
    );
\j_V_reg_850_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[12]_i_1_n_4\,
      Q => j_V_reg_850_reg(15),
      R => '0'
    );
\j_V_reg_850_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[16]_i_1_n_7\,
      Q => j_V_reg_850_reg(16),
      R => '0'
    );
\j_V_reg_850_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[12]_i_1_n_0\,
      CO(3) => \j_V_reg_850_reg[16]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[16]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[16]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[16]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[16]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[16]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[16]_i_1_n_7\,
      S(3) => \j_V_reg_850[16]_i_2_n_0\,
      S(2) => \j_V_reg_850[16]_i_3_n_0\,
      S(1) => \j_V_reg_850[16]_i_4_n_0\,
      S(0) => \j_V_reg_850[16]_i_5_n_0\
    );
\j_V_reg_850_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[16]_i_1_n_6\,
      Q => j_V_reg_850_reg(17),
      R => '0'
    );
\j_V_reg_850_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[16]_i_1_n_5\,
      Q => j_V_reg_850_reg(18),
      R => '0'
    );
\j_V_reg_850_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[16]_i_1_n_4\,
      Q => j_V_reg_850_reg(19),
      R => '0'
    );
\j_V_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[0]_i_1_n_6\,
      Q => j_V_reg_850_reg(1),
      R => '0'
    );
\j_V_reg_850_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[20]_i_1_n_7\,
      Q => j_V_reg_850_reg(20),
      R => '0'
    );
\j_V_reg_850_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[16]_i_1_n_0\,
      CO(3) => \j_V_reg_850_reg[20]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[20]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[20]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[20]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[20]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[20]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[20]_i_1_n_7\,
      S(3) => \j_V_reg_850[20]_i_2_n_0\,
      S(2) => \j_V_reg_850[20]_i_3_n_0\,
      S(1) => \j_V_reg_850[20]_i_4_n_0\,
      S(0) => \j_V_reg_850[20]_i_5_n_0\
    );
\j_V_reg_850_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[20]_i_1_n_6\,
      Q => j_V_reg_850_reg(21),
      R => '0'
    );
\j_V_reg_850_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[20]_i_1_n_5\,
      Q => j_V_reg_850_reg(22),
      R => '0'
    );
\j_V_reg_850_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[20]_i_1_n_4\,
      Q => j_V_reg_850_reg(23),
      R => '0'
    );
\j_V_reg_850_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[24]_i_1_n_7\,
      Q => j_V_reg_850_reg(24),
      R => '0'
    );
\j_V_reg_850_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[20]_i_1_n_0\,
      CO(3) => \j_V_reg_850_reg[24]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[24]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[24]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[24]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[24]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[24]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[24]_i_1_n_7\,
      S(3) => \j_V_reg_850[24]_i_2_n_0\,
      S(2) => \j_V_reg_850[24]_i_3_n_0\,
      S(1) => \j_V_reg_850[24]_i_4_n_0\,
      S(0) => \j_V_reg_850[24]_i_5_n_0\
    );
\j_V_reg_850_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[24]_i_1_n_6\,
      Q => j_V_reg_850_reg(25),
      R => '0'
    );
\j_V_reg_850_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[24]_i_1_n_5\,
      Q => j_V_reg_850_reg(26),
      R => '0'
    );
\j_V_reg_850_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[24]_i_1_n_4\,
      Q => j_V_reg_850_reg(27),
      R => '0'
    );
\j_V_reg_850_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[28]_i_1_n_7\,
      Q => j_V_reg_850_reg(28),
      R => '0'
    );
\j_V_reg_850_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[24]_i_1_n_0\,
      CO(3) => \NLW_j_V_reg_850_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_V_reg_850_reg[28]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[28]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[28]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[28]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[28]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[28]_i_1_n_7\,
      S(3) => \j_V_reg_850[28]_i_2_n_0\,
      S(2) => \j_V_reg_850[28]_i_3_n_0\,
      S(1) => \j_V_reg_850[28]_i_4_n_0\,
      S(0) => \j_V_reg_850[28]_i_5_n_0\
    );
\j_V_reg_850_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[28]_i_1_n_6\,
      Q => j_V_reg_850_reg(29),
      R => '0'
    );
\j_V_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[0]_i_1_n_5\,
      Q => j_V_reg_850_reg(2),
      R => '0'
    );
\j_V_reg_850_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[28]_i_1_n_5\,
      Q => j_V_reg_850_reg(30),
      R => '0'
    );
\j_V_reg_850_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[28]_i_1_n_4\,
      Q => j_V_reg_850_reg(31),
      R => '0'
    );
\j_V_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[0]_i_1_n_4\,
      Q => j_V_reg_850_reg(3),
      R => '0'
    );
\j_V_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[4]_i_1_n_7\,
      Q => j_V_reg_850_reg(4),
      R => '0'
    );
\j_V_reg_850_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[0]_i_1_n_0\,
      CO(3) => \j_V_reg_850_reg[4]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[4]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[4]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[4]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[4]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[4]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[4]_i_1_n_7\,
      S(3) => \j_V_reg_850[4]_i_2_n_0\,
      S(2) => \j_V_reg_850[4]_i_3_n_0\,
      S(1) => \j_V_reg_850[4]_i_4_n_0\,
      S(0) => \j_V_reg_850[4]_i_5_n_0\
    );
\j_V_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[4]_i_1_n_6\,
      Q => j_V_reg_850_reg(5),
      R => '0'
    );
\j_V_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[4]_i_1_n_5\,
      Q => j_V_reg_850_reg(6),
      R => '0'
    );
\j_V_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[4]_i_1_n_4\,
      Q => j_V_reg_850_reg(7),
      R => '0'
    );
\j_V_reg_850_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[8]_i_1_n_7\,
      Q => j_V_reg_850_reg(8),
      R => '0'
    );
\j_V_reg_850_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_850_reg[4]_i_1_n_0\,
      CO(3) => \j_V_reg_850_reg[8]_i_1_n_0\,
      CO(2) => \j_V_reg_850_reg[8]_i_1_n_1\,
      CO(1) => \j_V_reg_850_reg[8]_i_1_n_2\,
      CO(0) => \j_V_reg_850_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_850_reg[8]_i_1_n_4\,
      O(2) => \j_V_reg_850_reg[8]_i_1_n_5\,
      O(1) => \j_V_reg_850_reg[8]_i_1_n_6\,
      O(0) => \j_V_reg_850_reg[8]_i_1_n_7\,
      S(3) => \j_V_reg_850[8]_i_2_n_0\,
      S(2) => \j_V_reg_850[8]_i_3_n_0\,
      S(1) => \j_V_reg_850[8]_i_4_n_0\,
      S(0) => \j_V_reg_850[8]_i_5_n_0\
    );
\j_V_reg_850_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_0_ce0,
      D => \j_V_reg_850_reg[8]_i_1_n_6\,
      Q => j_V_reg_850_reg(9),
      R => '0'
    );
linebuff_val_0_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6
     port map (
      D(15 downto 0) => win_val_1_0_0_win_va_fu_439_p3(15 downto 0),
      DOBDO(15 downto 0) => tmp0_s_fu_132(15 downto 0),
      Q(10 downto 1) => tmp_12_fu_467_p4(9 downto 0),
      Q(0) => \ap_reg_pp0_iter1_t_V_1_reg_243_reg_n_0_[0]\,
      WEA(0) => linebuff_val_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_or_cond_reg_862 => ap_reg_pp0_iter1_or_cond_reg_862,
      ap_reg_pp0_iter1_tmp_3_reg_855 => ap_reg_pp0_iter1_tmp_3_reg_855,
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      p_0_in(10 downto 0) => p_0_in(10 downto 0),
      ram_reg(15 downto 0) => element_gd_s_fu_136(15 downto 0),
      ram_reg_0 => linebuff_val_1_U_n_14,
      tmp0_reg_8860 => tmp0_reg_8860,
      \win_val_1_1_fu_148_reg[15]\(15 downto 2) => out_pixel_val_2_cast_fu_457_p4(13 downto 0),
      \win_val_1_1_fu_148_reg[15]\(1) => \win_val_1_1_fu_148_reg_n_0_[1]\,
      \win_val_1_1_fu_148_reg[15]\(0) => \win_val_1_1_fu_148_reg_n_0_[0]\
    );
linebuff_val_1_U: entity work.base_canny_edge_0_1_nonmax_suppressiomb6_10
     port map (
      CO(0) => tmp_18_fu_641_p2,
      D(13 downto 0) => win_val_2_0_0_win_va_fu_432_p3(15 downto 2),
      DOBDO(15 downto 0) => tmp0_s_fu_132(15 downto 0),
      Q(10 downto 0) => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_866(10 downto 0),
      WEA(0) => linebuff_val_0_ce1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_reg => linebuff_val_1_U_n_14,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_reg_pp0_iter1_tmp_3_reg_855 => ap_reg_pp0_iter1_tmp_3_reg_855,
      ap_reg_pp0_iter3_or_cond4_reg_882 => ap_reg_pp0_iter3_or_cond4_reg_882,
      grad_gd_data_stream_s_empty_n => grad_gd_data_stream_s_empty_n,
      j_V_reg_850_reg(10 downto 0) => j_V_reg_850_reg(10 downto 0),
      linebuff_val_0_ce0 => linebuff_val_0_ce0,
      or_cond_reg_862 => or_cond_reg_862,
      p_0_in(10 downto 0) => p_0_in(10 downto 0),
      ram_reg(0) => ap_CS_fsm_pp0_stage0,
      ram_reg_0 => ap_enable_reg_pp0_iter1_reg_n_0,
      ram_reg_1 => ap_enable_reg_pp0_iter4_reg_n_0,
      ram_reg_2(10) => \t_V_1_reg_243_reg_n_0_[10]\,
      ram_reg_2(9) => \t_V_1_reg_243_reg_n_0_[9]\,
      ram_reg_2(8) => \t_V_1_reg_243_reg_n_0_[8]\,
      ram_reg_2(7) => \t_V_1_reg_243_reg_n_0_[7]\,
      ram_reg_2(6) => \t_V_1_reg_243_reg_n_0_[6]\,
      ram_reg_2(5) => \t_V_1_reg_243_reg_n_0_[5]\,
      ram_reg_2(4) => \t_V_1_reg_243_reg_n_0_[4]\,
      ram_reg_2(3) => \t_V_1_reg_243_reg_n_0_[3]\,
      ram_reg_2(2) => \t_V_1_reg_243_reg_n_0_[2]\,
      ram_reg_2(1) => \t_V_1_reg_243_reg_n_0_[1]\,
      ram_reg_2(0) => \t_V_1_reg_243_reg_n_0_[0]\,
      suppressed_data_stre_full_n => suppressed_data_stre_full_n,
      tmp0_reg_8860 => tmp0_reg_8860,
      \tmp_18_reg_901[0]_i_6\(13 downto 0) => win_val_2_1_1_fu_160(15 downto 2),
      \tmp_18_reg_901[0]_i_6_0\(13 downto 0) => win_val_0_1_fu_140(15 downto 2),
      \tmp_18_reg_901[0]_i_6_1\(13 downto 0) => win_val_1_0_0_win_va_fu_439_p3(15 downto 2),
      \tmp_18_reg_901_reg[0]\(15 downto 2) => out_pixel_val_2_cast_fu_457_p4(13 downto 0),
      \tmp_18_reg_901_reg[0]\(1) => \win_val_1_1_fu_148_reg_n_0_[1]\,
      \tmp_18_reg_901_reg[0]\(0) => \win_val_1_1_fu_148_reg_n_0_[0]\,
      tmp_2_reg_846 => tmp_2_reg_846,
      tmp_3_reg_855 => tmp_3_reg_855,
      \win_val_2_1_fu_156_reg[15]\(13 downto 0) => win_val_2_1_fu_156(15 downto 2)
    );
\linebuff_val_1_addr_reg_866[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => tmp_3_fu_349_p2,
      I1 => linebuff_val_1_U_n_14,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \or_cond_reg_862_reg[0]_i_3_n_0\,
      O => linebuff_val_1_addr_reg_8660
    );
\linebuff_val_1_addr_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(0),
      Q => linebuff_val_1_addr_reg_866(0),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(10),
      Q => linebuff_val_1_addr_reg_866(10),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(1),
      Q => linebuff_val_1_addr_reg_866(1),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(2),
      Q => linebuff_val_1_addr_reg_866(2),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(3),
      Q => linebuff_val_1_addr_reg_866(3),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(4),
      Q => linebuff_val_1_addr_reg_866(4),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(5),
      Q => linebuff_val_1_addr_reg_866(5),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(6),
      Q => linebuff_val_1_addr_reg_866(6),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(7),
      Q => linebuff_val_1_addr_reg_866(7),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(8),
      Q => linebuff_val_1_addr_reg_866(8),
      R => '0'
    );
\linebuff_val_1_addr_reg_866_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuff_val_1_addr_reg_8660,
      D => p_0_in(9),
      Q => linebuff_val_1_addr_reg_866(9),
      R => '0'
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => or_cond_reg_862,
      I2 => grad_gd_data_stream_s_empty_n,
      I3 => ap_reg_pp0_iter3_or_cond4_reg_882,
      I4 => ap_enable_reg_pp0_iter4_reg_n_0,
      I5 => suppressed_data_stre_full_n,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\or_cond4_reg_882[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAABAA"
    )
        port map (
      I0 => \tmp_9_reg_836_reg_n_0_[0]\,
      I1 => \or_cond4_reg_882[0]_i_2_n_0\,
      I2 => \or_cond4_reg_882[0]_i_3_n_0\,
      I3 => \or_cond4_reg_882[0]_i_4_n_0\,
      I4 => \or_cond4_reg_882[0]_i_5_n_0\,
      I5 => \or_cond4_reg_882[0]_i_6_n_0\,
      O => or_cond4_fu_376_p2
    );
\or_cond4_reg_882[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(31),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[31]\,
      O => \p_0_in__0\(31)
    );
\or_cond4_reg_882[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(25),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[25]\,
      O => \p_0_in__0\(25)
    );
\or_cond4_reg_882[0]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(26),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[26]\,
      O => \p_0_in__0\(26)
    );
\or_cond4_reg_882[0]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(23),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[23]\,
      O => \p_0_in__0\(23)
    );
\or_cond4_reg_882[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(22),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[22]\,
      O => \p_0_in__0\(22)
    );
\or_cond4_reg_882[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(15),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[15]\,
      O => \p_0_in__0\(15)
    );
\or_cond4_reg_882[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(16),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[16]\,
      O => \p_0_in__0\(16)
    );
\or_cond4_reg_882[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(19),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[19]\,
      O => \p_0_in__0\(19)
    );
\or_cond4_reg_882[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(18),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[18]\,
      O => \p_0_in__0\(18)
    );
\or_cond4_reg_882[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(11),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[11]\,
      O => \p_0_in__0\(11)
    );
\or_cond4_reg_882[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_0_in(5),
      I1 => p_0_in(3),
      I2 => p_0_in(6),
      I3 => p_0_in(4),
      I4 => \or_cond4_reg_882[0]_i_7_n_0\,
      I5 => \or_cond4_reg_882[0]_i_8_n_0\,
      O => \or_cond4_reg_882[0]_i_2_n_0\
    );
\or_cond4_reg_882[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(13),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[13]\,
      O => \p_0_in__0\(13)
    );
\or_cond4_reg_882[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(12),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[12]\,
      O => \p_0_in__0\(12)
    );
\or_cond4_reg_882[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \p_0_in__0\(29),
      I1 => j_V_reg_850_reg(24),
      I2 => \or_cond4_reg_882[0]_i_9_n_0\,
      I3 => \t_V_1_reg_243_reg_n_0_[24]\,
      I4 => \p_0_in__0\(30),
      I5 => \p_0_in__0\(27),
      O => \or_cond4_reg_882[0]_i_22_n_0\
    );
\or_cond4_reg_882[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => p_0_in(9),
      I1 => j_V_reg_850_reg(28),
      I2 => \or_cond4_reg_882[0]_i_9_n_0\,
      I3 => \t_V_1_reg_243_reg_n_0_[28]\,
      I4 => p_0_in(10),
      I5 => \p_0_in__0\(31),
      O => \or_cond4_reg_882[0]_i_3_n_0\
    );
\or_cond4_reg_882[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001015"
    )
        port map (
      I0 => p_0_in(2),
      I1 => j_V_reg_850_reg(14),
      I2 => \or_cond4_reg_882[0]_i_9_n_0\,
      I3 => \t_V_1_reg_243_reg_n_0_[14]\,
      I4 => p_0_in(1),
      I5 => p_0_in(0),
      O => \or_cond4_reg_882[0]_i_4_n_0\
    );
\or_cond4_reg_882[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \p_0_in__0\(25),
      I1 => j_V_reg_850_reg(20),
      I2 => \or_cond4_reg_882[0]_i_9_n_0\,
      I3 => \t_V_1_reg_243_reg_n_0_[20]\,
      I4 => \p_0_in__0\(26),
      I5 => \p_0_in__0\(23),
      O => \or_cond4_reg_882[0]_i_5_n_0\
    );
\or_cond4_reg_882[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFB8"
    )
        port map (
      I0 => j_V_reg_850_reg(21),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[21]\,
      I3 => p_0_in(7),
      I4 => \p_0_in__0\(22),
      I5 => \p_0_in__0\(15),
      O => \or_cond4_reg_882[0]_i_6_n_0\
    );
\or_cond4_reg_882[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFEA"
    )
        port map (
      I0 => \p_0_in__0\(16),
      I1 => j_V_reg_850_reg(17),
      I2 => \or_cond4_reg_882[0]_i_9_n_0\,
      I3 => \t_V_1_reg_243_reg_n_0_[17]\,
      I4 => \p_0_in__0\(19),
      I5 => \p_0_in__0\(18),
      O => \or_cond4_reg_882[0]_i_7_n_0\
    );
\or_cond4_reg_882[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \p_0_in__0\(11),
      I1 => \p_0_in__0\(13),
      I2 => p_0_in(8),
      I3 => \p_0_in__0\(12),
      I4 => \or_cond4_reg_882[0]_i_22_n_0\,
      O => \or_cond4_reg_882[0]_i_8_n_0\
    );
\or_cond4_reg_882[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => tmp_2_reg_846,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      O => \or_cond4_reg_882[0]_i_9_n_0\
    );
\or_cond4_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond4_reg_8820,
      D => or_cond4_fu_376_p2,
      Q => or_cond4_reg_882,
      R => '0'
    );
\or_cond_reg_862[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => linebuff_val_1_U_n_14,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \or_cond_reg_862_reg[0]_i_3_n_0\,
      O => or_cond4_reg_8820
    );
\or_cond_reg_862[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[30]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(30),
      I5 => cols_V(30),
      O => \or_cond_reg_862[0]_i_10_n_0\
    );
\or_cond_reg_862[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[29]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(29),
      I5 => cols_V(29),
      O => \or_cond_reg_862[0]_i_11_n_0\
    );
\or_cond_reg_862[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[28]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(28),
      I5 => cols_V(28),
      O => \or_cond_reg_862[0]_i_12_n_0\
    );
\or_cond_reg_862[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[27]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(27),
      I5 => cols_V(27),
      O => \or_cond_reg_862[0]_i_16_n_0\
    );
\or_cond_reg_862[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(26),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[26]\,
      I5 => cols_V(26),
      O => \or_cond_reg_862[0]_i_17_n_0\
    );
\or_cond_reg_862[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[25]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(25),
      I5 => cols_V(25),
      O => \or_cond_reg_862[0]_i_18_n_0\
    );
\or_cond_reg_862[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(24),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[24]\,
      I5 => cols_V(24),
      O => \or_cond_reg_862[0]_i_19_n_0\
    );
\or_cond_reg_862[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_3_fu_349_p2,
      I1 => tmp_7_reg_826,
      O => or_cond_fu_354_p2
    );
\or_cond_reg_862[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[23]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(23),
      I5 => cols_V(23),
      O => \or_cond_reg_862[0]_i_23_n_0\
    );
\or_cond_reg_862[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(22),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[22]\,
      I5 => cols_V(22),
      O => \or_cond_reg_862[0]_i_24_n_0\
    );
\or_cond_reg_862[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[21]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(21),
      I5 => cols_V(21),
      O => \or_cond_reg_862[0]_i_25_n_0\
    );
\or_cond_reg_862[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(20),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[20]\,
      I5 => cols_V(20),
      O => \or_cond_reg_862[0]_i_26_n_0\
    );
\or_cond_reg_862[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[19]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(19),
      I5 => cols_V(19),
      O => \or_cond_reg_862[0]_i_30_n_0\
    );
\or_cond_reg_862[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(18),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[18]\,
      I5 => cols_V(18),
      O => \or_cond_reg_862[0]_i_31_n_0\
    );
\or_cond_reg_862[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[17]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(17),
      I5 => cols_V(17),
      O => \or_cond_reg_862[0]_i_32_n_0\
    );
\or_cond_reg_862[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(16),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[16]\,
      I5 => cols_V(16),
      O => \or_cond_reg_862[0]_i_33_n_0\
    );
\or_cond_reg_862[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[15]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(15),
      I5 => cols_V(15),
      O => \or_cond_reg_862[0]_i_38_n_0\
    );
\or_cond_reg_862[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(14),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[14]\,
      I5 => cols_V(14),
      O => \or_cond_reg_862[0]_i_39_n_0\
    );
\or_cond_reg_862[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[13]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(13),
      I5 => cols_V(13),
      O => \or_cond_reg_862[0]_i_40_n_0\
    );
\or_cond_reg_862[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(12),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[12]\,
      I5 => cols_V(12),
      O => \or_cond_reg_862[0]_i_41_n_0\
    );
\or_cond_reg_862[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[11]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(11),
      I5 => cols_V(11),
      O => \or_cond_reg_862[0]_i_45_n_0\
    );
\or_cond_reg_862[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(10),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[10]\,
      I5 => cols_V(10),
      O => \or_cond_reg_862[0]_i_46_n_0\
    );
\or_cond_reg_862[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[9]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(9),
      I5 => cols_V(9),
      O => \or_cond_reg_862[0]_i_47_n_0\
    );
\or_cond_reg_862[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(8),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[8]\,
      I5 => cols_V(8),
      O => \or_cond_reg_862[0]_i_48_n_0\
    );
\or_cond_reg_862[0]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[7]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(7),
      I5 => cols_V(7),
      O => \or_cond_reg_862[0]_i_52_n_0\
    );
\or_cond_reg_862[0]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(6),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[6]\,
      I5 => cols_V(6),
      O => \or_cond_reg_862[0]_i_53_n_0\
    );
\or_cond_reg_862[0]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[5]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(5),
      I5 => cols_V(5),
      O => \or_cond_reg_862[0]_i_54_n_0\
    );
\or_cond_reg_862[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(4),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[4]\,
      I5 => cols_V(4),
      O => \or_cond_reg_862[0]_i_55_n_0\
    );
\or_cond_reg_862[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[3]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(3),
      I5 => cols_V(3),
      O => \or_cond_reg_862[0]_i_58_n_0\
    );
\or_cond_reg_862[0]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(2),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[2]\,
      I5 => cols_V(2),
      O => \or_cond_reg_862[0]_i_59_n_0\
    );
\or_cond_reg_862[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(30),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[30]\,
      O => \p_0_in__0\(30)
    );
\or_cond_reg_862[0]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[1]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(1),
      I5 => cols_V(1),
      O => \or_cond_reg_862[0]_i_60_n_0\
    );
\or_cond_reg_862[0]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF800040007FFF"
    )
        port map (
      I0 => j_V_reg_850_reg(0),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[0]\,
      I5 => cols_V(0),
      O => \or_cond_reg_862[0]_i_61_n_0\
    );
\or_cond_reg_862[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(28),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[28]\,
      O => \p_0_in__0\(28)
    );
\or_cond_reg_862[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAA2AAA1555D555"
    )
        port map (
      I0 => \t_V_1_reg_243_reg_n_0_[31]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => tmp_2_reg_846,
      I4 => j_V_reg_850_reg(31),
      I5 => cols_V(31),
      O => \or_cond_reg_862[0]_i_9_n_0\
    );
\or_cond_reg_862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond4_reg_8820,
      D => or_cond_fu_354_p2,
      Q => or_cond_reg_862,
      R => '0'
    );
\or_cond_reg_862_reg[0]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_20_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_13_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_13_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_13_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_13_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(12),
      DI(2) => \p_0_in__0\(22),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(11),
      DI(0) => \p_0_in__0\(20),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_23_n_0\,
      S(2) => \or_cond_reg_862[0]_i_24_n_0\,
      S(1) => \or_cond_reg_862[0]_i_25_n_0\,
      S(0) => \or_cond_reg_862[0]_i_26_n_0\
    );
\or_cond_reg_862_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_27_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_20_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_20_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_20_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(10),
      DI(2) => \p_0_in__0\(18),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(9),
      DI(0) => \p_0_in__0\(16),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_20_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_30_n_0\,
      S(2) => \or_cond_reg_862[0]_i_31_n_0\,
      S(1) => \or_cond_reg_862[0]_i_32_n_0\,
      S(0) => \or_cond_reg_862[0]_i_33_n_0\
    );
\or_cond_reg_862_reg[0]_i_27\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_34_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_27_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_27_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_27_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_27_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \tmp_2_reg_846_reg[0]_0\(8 downto 6),
      DI(0) => \p_0_in__0\(12),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_27_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_38_n_0\,
      S(2) => \or_cond_reg_862[0]_i_39_n_0\,
      S(1) => \or_cond_reg_862[0]_i_40_n_0\,
      S(0) => \or_cond_reg_862[0]_i_41_n_0\
    );
\or_cond_reg_862_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_4_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_3_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_3_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_3_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(16),
      DI(2) => \p_0_in__0\(30),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(15),
      DI(0) => \p_0_in__0\(28),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_9_n_0\,
      S(2) => \or_cond_reg_862[0]_i_10_n_0\,
      S(1) => \or_cond_reg_862[0]_i_11_n_0\,
      S(0) => \or_cond_reg_862[0]_i_12_n_0\
    );
\or_cond_reg_862_reg[0]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_42_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_34_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_34_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_34_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_34_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(5),
      DI(2) => p_0_in(10),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(4),
      DI(0) => p_0_in(8),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_45_n_0\,
      S(2) => \or_cond_reg_862[0]_i_46_n_0\,
      S(1) => \or_cond_reg_862[0]_i_47_n_0\,
      S(0) => \or_cond_reg_862[0]_i_48_n_0\
    );
\or_cond_reg_862_reg[0]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_13_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_4_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_4_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_4_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(14),
      DI(2) => \p_0_in__0\(26),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(13),
      DI(0) => \p_0_in__0\(24),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_16_n_0\,
      S(2) => \or_cond_reg_862[0]_i_17_n_0\,
      S(1) => \or_cond_reg_862[0]_i_18_n_0\,
      S(0) => \or_cond_reg_862[0]_i_19_n_0\
    );
\or_cond_reg_862_reg[0]_i_42\: unisim.vcomponents.CARRY4
     port map (
      CI => \or_cond_reg_862_reg[0]_i_49_n_0\,
      CO(3) => \or_cond_reg_862_reg[0]_i_42_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_42_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_42_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_42_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(3),
      DI(2) => p_0_in(6),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(2),
      DI(0) => p_0_in(4),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_42_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_52_n_0\,
      S(2) => \or_cond_reg_862[0]_i_53_n_0\,
      S(1) => \or_cond_reg_862[0]_i_54_n_0\,
      S(0) => \or_cond_reg_862[0]_i_55_n_0\
    );
\or_cond_reg_862_reg[0]_i_49\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \or_cond_reg_862_reg[0]_i_49_n_0\,
      CO(2) => \or_cond_reg_862_reg[0]_i_49_n_1\,
      CO(1) => \or_cond_reg_862_reg[0]_i_49_n_2\,
      CO(0) => \or_cond_reg_862_reg[0]_i_49_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_2_reg_846_reg[0]_0\(1),
      DI(2) => p_0_in(2),
      DI(1) => \tmp_2_reg_846_reg[0]_0\(0),
      DI(0) => p_0_in(0),
      O(3 downto 0) => \NLW_or_cond_reg_862_reg[0]_i_49_O_UNCONNECTED\(3 downto 0),
      S(3) => \or_cond_reg_862[0]_i_58_n_0\,
      S(2) => \or_cond_reg_862[0]_i_59_n_0\,
      S(1) => \or_cond_reg_862[0]_i_60_n_0\,
      S(0) => \or_cond_reg_862[0]_i_61_n_0\
    );
\out_pixel_val_2_cast_reg_891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(0),
      Q => out_pixel_val_2_cast_reg_891(0),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(10),
      Q => out_pixel_val_2_cast_reg_891(10),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(11),
      Q => out_pixel_val_2_cast_reg_891(11),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(12),
      Q => out_pixel_val_2_cast_reg_891(12),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(13),
      Q => out_pixel_val_2_cast_reg_891(13),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(1),
      Q => out_pixel_val_2_cast_reg_891(1),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(2),
      Q => out_pixel_val_2_cast_reg_891(2),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(3),
      Q => out_pixel_val_2_cast_reg_891(3),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(4),
      Q => out_pixel_val_2_cast_reg_891(4),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(5),
      Q => out_pixel_val_2_cast_reg_891(5),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(6),
      Q => out_pixel_val_2_cast_reg_891(6),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(7),
      Q => out_pixel_val_2_cast_reg_891(7),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(8),
      Q => out_pixel_val_2_cast_reg_891(8),
      R => '0'
    );
\out_pixel_val_2_cast_reg_891_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_fu_457_p4(9),
      Q => out_pixel_val_2_cast_reg_891(9),
      R => '0'
    );
\t_V_1_reg_243[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF7F0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_2_reg_846,
      I3 => linebuff_val_1_U_n_14,
      I4 => ap_CS_fsm_state2,
      I5 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      O => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243[31]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(27),
      I1 => rows_V(27),
      O => \t_V_1_reg_243[31]_i_10_n_0\
    );
\t_V_1_reg_243[31]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(26),
      I1 => rows_V(26),
      O => \t_V_1_reg_243[31]_i_11_n_0\
    );
\t_V_1_reg_243[31]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(25),
      I1 => rows_V(25),
      O => \t_V_1_reg_243[31]_i_12_n_0\
    );
\t_V_1_reg_243[31]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(24),
      I1 => rows_V(24),
      O => \t_V_1_reg_243[31]_i_13_n_0\
    );
\t_V_1_reg_243[31]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(23),
      I1 => rows_V(23),
      O => \t_V_1_reg_243[31]_i_15_n_0\
    );
\t_V_1_reg_243[31]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(22),
      I1 => rows_V(22),
      O => \t_V_1_reg_243[31]_i_16_n_0\
    );
\t_V_1_reg_243[31]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(21),
      I1 => rows_V(21),
      O => \t_V_1_reg_243[31]_i_17_n_0\
    );
\t_V_1_reg_243[31]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(20),
      I1 => rows_V(20),
      O => \t_V_1_reg_243[31]_i_18_n_0\
    );
\t_V_1_reg_243[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => tmp_2_reg_846,
      I3 => linebuff_val_1_U_n_14,
      O => t_V_1_reg_2430
    );
\t_V_1_reg_243[31]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(19),
      I1 => rows_V(19),
      O => \t_V_1_reg_243[31]_i_20_n_0\
    );
\t_V_1_reg_243[31]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(18),
      I1 => rows_V(18),
      O => \t_V_1_reg_243[31]_i_21_n_0\
    );
\t_V_1_reg_243[31]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(17),
      I1 => rows_V(17),
      O => \t_V_1_reg_243[31]_i_22_n_0\
    );
\t_V_1_reg_243[31]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(16),
      I1 => rows_V(16),
      O => \t_V_1_reg_243[31]_i_23_n_0\
    );
\t_V_1_reg_243[31]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(15),
      I1 => rows_V(15),
      O => \t_V_1_reg_243[31]_i_25_n_0\
    );
\t_V_1_reg_243[31]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(14),
      I1 => rows_V(14),
      O => \t_V_1_reg_243[31]_i_26_n_0\
    );
\t_V_1_reg_243[31]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(13),
      I1 => rows_V(13),
      O => \t_V_1_reg_243[31]_i_27_n_0\
    );
\t_V_1_reg_243[31]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(12),
      I1 => rows_V(12),
      O => \t_V_1_reg_243[31]_i_28_n_0\
    );
\t_V_1_reg_243[31]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(11),
      I1 => rows_V(11),
      O => \t_V_1_reg_243[31]_i_30_n_0\
    );
\t_V_1_reg_243[31]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(10),
      I1 => rows_V(10),
      O => \t_V_1_reg_243[31]_i_31_n_0\
    );
\t_V_1_reg_243[31]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(9),
      I1 => rows_V(9),
      O => \t_V_1_reg_243[31]_i_32_n_0\
    );
\t_V_1_reg_243[31]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(8),
      I1 => rows_V(8),
      O => \t_V_1_reg_243[31]_i_33_n_0\
    );
\t_V_1_reg_243[31]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(7),
      I1 => rows_V(7),
      O => \t_V_1_reg_243[31]_i_35_n_0\
    );
\t_V_1_reg_243[31]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => rows_V(6),
      O => \t_V_1_reg_243[31]_i_36_n_0\
    );
\t_V_1_reg_243[31]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => rows_V(5),
      O => \t_V_1_reg_243[31]_i_37_n_0\
    );
\t_V_1_reg_243[31]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => rows_V(4),
      O => \t_V_1_reg_243[31]_i_38_n_0\
    );
\t_V_1_reg_243[31]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => rows_V(3),
      O => \t_V_1_reg_243[31]_i_39_n_0\
    );
\t_V_1_reg_243[31]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => rows_V(2),
      O => \t_V_1_reg_243[31]_i_40_n_0\
    );
\t_V_1_reg_243[31]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => rows_V(1),
      O => \t_V_1_reg_243[31]_i_41_n_0\
    );
\t_V_1_reg_243[31]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => rows_V(0),
      O => \t_V_1_reg_243[31]_i_42_n_0\
    );
\t_V_1_reg_243[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(31),
      I1 => rows_V(31),
      O => \t_V_1_reg_243[31]_i_5_n_0\
    );
\t_V_1_reg_243[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(30),
      I1 => rows_V(30),
      O => \t_V_1_reg_243[31]_i_6_n_0\
    );
\t_V_1_reg_243[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(29),
      I1 => rows_V(29),
      O => \t_V_1_reg_243[31]_i_7_n_0\
    );
\t_V_1_reg_243[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(28),
      I1 => rows_V(28),
      O => \t_V_1_reg_243[31]_i_8_n_0\
    );
\t_V_1_reg_243_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(0),
      Q => \t_V_1_reg_243_reg_n_0_[0]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(10),
      Q => \t_V_1_reg_243_reg_n_0_[10]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(11),
      Q => \t_V_1_reg_243_reg_n_0_[11]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(12),
      Q => \t_V_1_reg_243_reg_n_0_[12]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(13),
      Q => \t_V_1_reg_243_reg_n_0_[13]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(14),
      Q => \t_V_1_reg_243_reg_n_0_[14]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(15),
      Q => \t_V_1_reg_243_reg_n_0_[15]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(16),
      Q => \t_V_1_reg_243_reg_n_0_[16]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(17),
      Q => \t_V_1_reg_243_reg_n_0_[17]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(18),
      Q => \t_V_1_reg_243_reg_n_0_[18]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(19),
      Q => \t_V_1_reg_243_reg_n_0_[19]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(1),
      Q => \t_V_1_reg_243_reg_n_0_[1]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(20),
      Q => \t_V_1_reg_243_reg_n_0_[20]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(21),
      Q => \t_V_1_reg_243_reg_n_0_[21]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(22),
      Q => \t_V_1_reg_243_reg_n_0_[22]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(23),
      Q => \t_V_1_reg_243_reg_n_0_[23]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(24),
      Q => \t_V_1_reg_243_reg_n_0_[24]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(25),
      Q => \t_V_1_reg_243_reg_n_0_[25]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(26),
      Q => \t_V_1_reg_243_reg_n_0_[26]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(27),
      Q => \t_V_1_reg_243_reg_n_0_[27]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(28),
      Q => \t_V_1_reg_243_reg_n_0_[28]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(29),
      Q => \t_V_1_reg_243_reg_n_0_[29]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(2),
      Q => \t_V_1_reg_243_reg_n_0_[2]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(30),
      Q => \t_V_1_reg_243_reg_n_0_[30]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(31),
      Q => \t_V_1_reg_243_reg_n_0_[31]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[31]_i_14\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_19_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_14_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_14_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_14_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(19 downto 16),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_14_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_20_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_21_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_22_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_23_n_0\
    );
\t_V_1_reg_243_reg[31]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_24_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_19_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_19_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_19_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(15 downto 12),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_25_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_26_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_27_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_28_n_0\
    );
\t_V_1_reg_243_reg[31]_i_24\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_29_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_24_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_24_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_24_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_24_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(11 downto 8),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_24_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_30_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_31_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_32_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_33_n_0\
    );
\t_V_1_reg_243_reg[31]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_34_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_29_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_29_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_29_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_29_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(7 downto 4),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_29_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_35_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_36_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_37_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_38_n_0\
    );
\t_V_1_reg_243_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_4_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_3_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_3_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(31 downto 28),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_5_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_6_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_7_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_8_n_0\
    );
\t_V_1_reg_243_reg[31]_i_34\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \t_V_1_reg_243_reg[31]_i_34_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_34_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_34_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_34_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_34_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_39_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_40_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_41_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_42_n_0\
    );
\t_V_1_reg_243_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_9_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_4_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_4_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_4_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(27 downto 24),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_10_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_11_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_12_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_13_n_0\
    );
\t_V_1_reg_243_reg[31]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \t_V_1_reg_243_reg[31]_i_14_n_0\,
      CO(3) => \t_V_1_reg_243_reg[31]_i_9_n_0\,
      CO(2) => \t_V_1_reg_243_reg[31]_i_9_n_1\,
      CO(1) => \t_V_1_reg_243_reg[31]_i_9_n_2\,
      CO(0) => \t_V_1_reg_243_reg[31]_i_9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^q\(23 downto 20),
      O(3 downto 0) => \NLW_t_V_1_reg_243_reg[31]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => \t_V_1_reg_243[31]_i_15_n_0\,
      S(2) => \t_V_1_reg_243[31]_i_16_n_0\,
      S(1) => \t_V_1_reg_243[31]_i_17_n_0\,
      S(0) => \t_V_1_reg_243[31]_i_18_n_0\
    );
\t_V_1_reg_243_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(3),
      Q => \t_V_1_reg_243_reg_n_0_[3]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(4),
      Q => \t_V_1_reg_243_reg_n_0_[4]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(5),
      Q => \t_V_1_reg_243_reg_n_0_[5]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(6),
      Q => \t_V_1_reg_243_reg_n_0_[6]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(7),
      Q => \t_V_1_reg_243_reg_n_0_[7]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(8),
      Q => \t_V_1_reg_243_reg_n_0_[8]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_1_reg_243_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => t_V_1_reg_2430,
      D => j_V_reg_850_reg(9),
      Q => \t_V_1_reg_243_reg_n_0_[9]\,
      R => \t_V_1_reg_243[31]_i_1_n_0\
    );
\t_V_reg_232[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => Duplicate_U0_ap_start,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_state8,
      O => t_V_reg_232
    );
\t_V_reg_232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(0),
      Q => \^q\(0),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(10),
      Q => \^q\(10),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(11),
      Q => \^q\(11),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(12),
      Q => \^q\(12),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(13),
      Q => \^q\(13),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(14),
      Q => \^q\(14),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(15),
      Q => \^q\(15),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(16),
      Q => \^q\(16),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(17),
      Q => \^q\(17),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(18),
      Q => \^q\(18),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(19),
      Q => \^q\(19),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(1),
      Q => \^q\(1),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(20),
      Q => \^q\(20),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(21),
      Q => \^q\(21),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(22),
      Q => \^q\(22),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(23),
      Q => \^q\(23),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(24),
      Q => \^q\(24),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(25),
      Q => \^q\(25),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(26),
      Q => \^q\(26),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(27),
      Q => \^q\(27),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(28),
      Q => \^q\(28),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(29),
      Q => \^q\(29),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(2),
      Q => \^q\(2),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(30),
      Q => \^q\(30),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(31),
      Q => \^q\(31),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(3),
      Q => \^q\(3),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(4),
      Q => \^q\(4),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(5),
      Q => \^q\(5),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(6),
      Q => \^q\(6),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(7),
      Q => \^q\(7),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(8),
      Q => \^q\(8),
      R => t_V_reg_232
    );
\t_V_reg_232_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_V_reg_821(9),
      Q => \^q\(9),
      R => t_V_reg_232
    );
\tmp_11_reg_877[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(26),
      I1 => \t_V_1_reg_243_reg_n_0_[27]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(27),
      O => \t_V_1_reg_243_reg[27]_0\(3)
    );
\tmp_11_reg_877[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(25),
      I1 => \t_V_1_reg_243_reg_n_0_[26]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(26),
      O => \t_V_1_reg_243_reg[27]_0\(2)
    );
\tmp_11_reg_877[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(24),
      I1 => \t_V_1_reg_243_reg_n_0_[25]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(25),
      O => \t_V_1_reg_243_reg[27]_0\(1)
    );
\tmp_11_reg_877[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(23),
      I1 => \t_V_1_reg_243_reg_n_0_[24]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(24),
      O => \t_V_1_reg_243_reg[27]_0\(0)
    );
\tmp_11_reg_877[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(22),
      I1 => \t_V_1_reg_243_reg_n_0_[23]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(23),
      O => \t_V_1_reg_243_reg[23]_0\(3)
    );
\tmp_11_reg_877[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(21),
      I1 => \t_V_1_reg_243_reg_n_0_[22]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(22),
      O => \t_V_1_reg_243_reg[23]_0\(2)
    );
\tmp_11_reg_877[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(20),
      I1 => \t_V_1_reg_243_reg_n_0_[21]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(21),
      O => \t_V_1_reg_243_reg[23]_0\(1)
    );
\tmp_11_reg_877[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(19),
      I1 => \t_V_1_reg_243_reg_n_0_[20]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(20),
      O => \t_V_1_reg_243_reg[23]_0\(0)
    );
\tmp_11_reg_877[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(18),
      I1 => \t_V_1_reg_243_reg_n_0_[19]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(19),
      O => \t_V_1_reg_243_reg[19]_0\(3)
    );
\tmp_11_reg_877[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(17),
      I1 => \t_V_1_reg_243_reg_n_0_[18]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(18),
      O => \t_V_1_reg_243_reg[19]_0\(2)
    );
\tmp_11_reg_877[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(16),
      I1 => \t_V_1_reg_243_reg_n_0_[17]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(17),
      O => \t_V_1_reg_243_reg[19]_0\(1)
    );
\tmp_11_reg_877[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(15),
      I1 => \t_V_1_reg_243_reg_n_0_[16]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(16),
      O => \t_V_1_reg_243_reg[19]_0\(0)
    );
\tmp_11_reg_877[0]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(14),
      I1 => \t_V_1_reg_243_reg_n_0_[15]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(15),
      O => \t_V_1_reg_243_reg[15]_0\(3)
    );
\tmp_11_reg_877[0]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(13),
      I1 => \t_V_1_reg_243_reg_n_0_[14]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(14),
      O => \t_V_1_reg_243_reg[15]_0\(2)
    );
\tmp_11_reg_877[0]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(12),
      I1 => \t_V_1_reg_243_reg_n_0_[13]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(13),
      O => \t_V_1_reg_243_reg[15]_0\(1)
    );
\tmp_11_reg_877[0]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(11),
      I1 => \t_V_1_reg_243_reg_n_0_[12]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(12),
      O => \t_V_1_reg_243_reg[15]_0\(0)
    );
\tmp_11_reg_877[0]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(10),
      I1 => \t_V_1_reg_243_reg_n_0_[11]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(11),
      O => \t_V_1_reg_243_reg[11]_0\(3)
    );
\tmp_11_reg_877[0]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(9),
      I1 => \t_V_1_reg_243_reg_n_0_[10]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(10),
      O => \t_V_1_reg_243_reg[11]_0\(2)
    );
\tmp_11_reg_877[0]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(8),
      I1 => \t_V_1_reg_243_reg_n_0_[9]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(9),
      O => \t_V_1_reg_243_reg[11]_0\(1)
    );
\tmp_11_reg_877[0]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(7),
      I1 => \t_V_1_reg_243_reg_n_0_[8]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(8),
      O => \t_V_1_reg_243_reg[11]_0\(0)
    );
\tmp_11_reg_877[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(30),
      I1 => \t_V_1_reg_243_reg_n_0_[31]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(31),
      O => \t_V_1_reg_243_reg[31]_0\(3)
    );
\tmp_11_reg_877[0]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(6),
      I1 => \t_V_1_reg_243_reg_n_0_[7]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(7),
      O => \t_V_1_reg_243_reg[7]_0\(3)
    );
\tmp_11_reg_877[0]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(5),
      I1 => \t_V_1_reg_243_reg_n_0_[6]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(6),
      O => \t_V_1_reg_243_reg[7]_0\(2)
    );
\tmp_11_reg_877[0]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(4),
      I1 => \t_V_1_reg_243_reg_n_0_[5]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(5),
      O => \t_V_1_reg_243_reg[7]_0\(1)
    );
\tmp_11_reg_877[0]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(3),
      I1 => \t_V_1_reg_243_reg_n_0_[4]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(4),
      O => \t_V_1_reg_243_reg[7]_0\(0)
    );
\tmp_11_reg_877[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(29),
      I1 => \t_V_1_reg_243_reg_n_0_[30]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(30),
      O => \t_V_1_reg_243_reg[31]_0\(2)
    );
\tmp_11_reg_877[0]_i_74\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(2),
      I1 => \t_V_1_reg_243_reg_n_0_[3]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(3),
      O => \t_V_1_reg_243_reg[3]_0\(3)
    );
\tmp_11_reg_877[0]_i_75\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(1),
      I1 => \t_V_1_reg_243_reg_n_0_[2]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(2),
      O => \t_V_1_reg_243_reg[3]_0\(2)
    );
\tmp_11_reg_877[0]_i_76\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(0),
      I1 => \t_V_1_reg_243_reg_n_0_[1]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(1),
      O => \t_V_1_reg_243_reg[3]_0\(1)
    );
\tmp_11_reg_877[0]_i_77\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56666666A6666666"
    )
        port map (
      I0 => cols_V(0),
      I1 => \t_V_1_reg_243_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(0),
      O => \t_V_1_reg_243_reg[3]_0\(0)
    );
\tmp_11_reg_877[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(28),
      I1 => \t_V_1_reg_243_reg_n_0_[29]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(29),
      O => \t_V_1_reg_243_reg[31]_0\(1)
    );
\tmp_11_reg_877[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999959999999"
    )
        port map (
      I0 => r_V_2_fu_281_p2(27),
      I1 => \t_V_1_reg_243_reg_n_0_[28]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => tmp_2_reg_846,
      I5 => j_V_reg_850_reg(28),
      O => \t_V_1_reg_243_reg[31]_0\(0)
    );
\tmp_11_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond4_reg_8820,
      D => O(0),
      Q => tmp_11_reg_877,
      R => '0'
    );
\tmp_18_reg_901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_18_fu_641_p2,
      Q => tmp_18_reg_901,
      R => '0'
    );
\tmp_19_reg_906[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(5),
      I1 => \tmp_19_reg_906[0]_i_25_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(4),
      I3 => \tmp_19_reg_906[0]_i_26_n_0\,
      O => \tmp_19_reg_906[0]_i_10_n_0\
    );
\tmp_19_reg_906[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(3),
      I1 => \tmp_19_reg_906[0]_i_27_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(2),
      I3 => \tmp_19_reg_906[0]_i_28_n_0\,
      O => \tmp_19_reg_906[0]_i_11_n_0\
    );
\tmp_19_reg_906[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(1),
      I1 => \tmp_19_reg_906[0]_i_29_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(0),
      I3 => \tmp_19_reg_906[0]_i_30_n_0\,
      O => \tmp_19_reg_906[0]_i_12_n_0\
    );
\tmp_19_reg_906[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_23_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(7),
      I2 => \tmp_19_reg_906[0]_i_24_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(6),
      O => \tmp_19_reg_906[0]_i_13_n_0\
    );
\tmp_19_reg_906[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_25_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(5),
      I2 => \tmp_19_reg_906[0]_i_26_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(4),
      O => \tmp_19_reg_906[0]_i_14_n_0\
    );
\tmp_19_reg_906[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_27_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(3),
      I2 => \tmp_19_reg_906[0]_i_28_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(2),
      O => \tmp_19_reg_906[0]_i_15_n_0\
    );
\tmp_19_reg_906[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_29_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(1),
      I2 => \tmp_19_reg_906[0]_i_30_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(0),
      O => \tmp_19_reg_906[0]_i_16_n_0\
    );
\tmp_19_reg_906[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(15),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(15),
      I4 => win_val_2_1_fu_156(15),
      I5 => win_val_1_1_1_fu_152(15),
      O => \tmp_19_reg_906[0]_i_17_n_0\
    );
\tmp_19_reg_906[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(14),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(14),
      I4 => win_val_2_1_fu_156(14),
      I5 => win_val_1_1_1_fu_152(14),
      O => \tmp_19_reg_906[0]_i_18_n_0\
    );
\tmp_19_reg_906[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(13),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(13),
      I4 => win_val_2_1_fu_156(13),
      I5 => win_val_1_1_1_fu_152(13),
      O => \tmp_19_reg_906[0]_i_19_n_0\
    );
\tmp_19_reg_906[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(12),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(12),
      I4 => win_val_2_1_fu_156(12),
      I5 => win_val_1_1_1_fu_152(12),
      O => \tmp_19_reg_906[0]_i_20_n_0\
    );
\tmp_19_reg_906[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FBC8CB383B080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(11),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(11),
      I4 => win_val_1_1_1_fu_152(11),
      I5 => win_val_2_1_fu_156(11),
      O => \tmp_19_reg_906[0]_i_21_n_0\
    );
\tmp_19_reg_906[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(10),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(10),
      I4 => win_val_2_1_fu_156(10),
      I5 => win_val_1_1_1_fu_152(10),
      O => \tmp_19_reg_906[0]_i_22_n_0\
    );
\tmp_19_reg_906[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(9),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(9),
      I4 => win_val_2_1_fu_156(9),
      I5 => win_val_1_1_1_fu_152(9),
      O => \tmp_19_reg_906[0]_i_23_n_0\
    );
\tmp_19_reg_906[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(8),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(8),
      I4 => win_val_2_1_fu_156(8),
      I5 => win_val_1_1_1_fu_152(8),
      O => \tmp_19_reg_906[0]_i_24_n_0\
    );
\tmp_19_reg_906[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(7),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(7),
      I4 => win_val_2_1_fu_156(7),
      I5 => win_val_1_1_1_fu_152(7),
      O => \tmp_19_reg_906[0]_i_25_n_0\
    );
\tmp_19_reg_906[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(6),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(6),
      I4 => win_val_2_1_fu_156(6),
      I5 => win_val_1_1_1_fu_152(6),
      O => \tmp_19_reg_906[0]_i_26_n_0\
    );
\tmp_19_reg_906[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBCB3B08F8C8380"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(5),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_1_1_1_fu_152(5),
      I4 => win_val_2_1_fu_156(5),
      I5 => win_val_0_0_0_win_va_fu_446_p3(5),
      O => \tmp_19_reg_906[0]_i_27_n_0\
    );
\tmp_19_reg_906[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(4),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(4),
      I4 => win_val_2_1_fu_156(4),
      I5 => win_val_1_1_1_fu_152(4),
      O => \tmp_19_reg_906[0]_i_28_n_0\
    );
\tmp_19_reg_906[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(3),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(3),
      I4 => win_val_2_1_fu_156(3),
      I5 => win_val_1_1_1_fu_152(3),
      O => \tmp_19_reg_906[0]_i_29_n_0\
    );
\tmp_19_reg_906[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(13),
      I1 => \tmp_19_reg_906[0]_i_17_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(12),
      I3 => \tmp_19_reg_906[0]_i_18_n_0\,
      O => \tmp_19_reg_906[0]_i_3_n_0\
    );
\tmp_19_reg_906[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF8FB383BC8CB080"
    )
        port map (
      I0 => win_val_0_1_1_fu_144(2),
      I1 => \win_val_1_1_fu_148_reg_n_0_[1]\,
      I2 => \win_val_1_1_fu_148_reg_n_0_[0]\,
      I3 => win_val_0_0_0_win_va_fu_446_p3(2),
      I4 => win_val_2_1_fu_156(2),
      I5 => win_val_1_1_1_fu_152(2),
      O => \tmp_19_reg_906[0]_i_30_n_0\
    );
\tmp_19_reg_906[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(11),
      I1 => \tmp_19_reg_906[0]_i_19_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(10),
      I3 => \tmp_19_reg_906[0]_i_20_n_0\,
      O => \tmp_19_reg_906[0]_i_4_n_0\
    );
\tmp_19_reg_906[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(9),
      I1 => \tmp_19_reg_906[0]_i_21_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(8),
      I3 => \tmp_19_reg_906[0]_i_22_n_0\,
      O => \tmp_19_reg_906[0]_i_5_n_0\
    );
\tmp_19_reg_906[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_17_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(13),
      I2 => \tmp_19_reg_906[0]_i_18_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(12),
      O => \tmp_19_reg_906[0]_i_6_n_0\
    );
\tmp_19_reg_906[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_19_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(11),
      I2 => \tmp_19_reg_906[0]_i_20_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(10),
      O => \tmp_19_reg_906[0]_i_7_n_0\
    );
\tmp_19_reg_906[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \tmp_19_reg_906[0]_i_21_n_0\,
      I1 => out_pixel_val_2_cast_fu_457_p4(9),
      I2 => \tmp_19_reg_906[0]_i_22_n_0\,
      I3 => out_pixel_val_2_cast_fu_457_p4(8),
      O => \tmp_19_reg_906[0]_i_8_n_0\
    );
\tmp_19_reg_906[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => out_pixel_val_2_cast_fu_457_p4(7),
      I1 => \tmp_19_reg_906[0]_i_23_n_0\,
      I2 => out_pixel_val_2_cast_fu_457_p4(6),
      I3 => \tmp_19_reg_906[0]_i_24_n_0\,
      O => \tmp_19_reg_906[0]_i_9_n_0\
    );
\tmp_19_reg_906_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_19_fu_647_p2,
      Q => tmp_19_reg_906,
      R => '0'
    );
\tmp_19_reg_906_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_19_reg_906_reg[0]_i_2_n_0\,
      CO(3) => \NLW_tmp_19_reg_906_reg[0]_i_1_CO_UNCONNECTED\(3),
      CO(2) => tmp_19_fu_647_p2,
      CO(1) => \tmp_19_reg_906_reg[0]_i_1_n_2\,
      CO(0) => \tmp_19_reg_906_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \tmp_19_reg_906[0]_i_3_n_0\,
      DI(1) => \tmp_19_reg_906[0]_i_4_n_0\,
      DI(0) => \tmp_19_reg_906[0]_i_5_n_0\,
      O(3 downto 0) => \NLW_tmp_19_reg_906_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \tmp_19_reg_906[0]_i_6_n_0\,
      S(1) => \tmp_19_reg_906[0]_i_7_n_0\,
      S(0) => \tmp_19_reg_906[0]_i_8_n_0\
    );
\tmp_19_reg_906_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_19_reg_906_reg[0]_i_2_n_0\,
      CO(2) => \tmp_19_reg_906_reg[0]_i_2_n_1\,
      CO(1) => \tmp_19_reg_906_reg[0]_i_2_n_2\,
      CO(0) => \tmp_19_reg_906_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_19_reg_906[0]_i_9_n_0\,
      DI(2) => \tmp_19_reg_906[0]_i_10_n_0\,
      DI(1) => \tmp_19_reg_906[0]_i_11_n_0\,
      DI(0) => \tmp_19_reg_906[0]_i_12_n_0\,
      O(3 downto 0) => \NLW_tmp_19_reg_906_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_19_reg_906[0]_i_13_n_0\,
      S(2) => \tmp_19_reg_906[0]_i_14_n_0\,
      S(1) => \tmp_19_reg_906[0]_i_15_n_0\,
      S(0) => \tmp_19_reg_906[0]_i_16_n_0\
    );
\tmp_20_reg_911[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp_20_reg_911[13]_i_2_n_0\,
      I1 => linebuff_val_1_U_n_14,
      O => tmp_20_reg_911
    );
\tmp_20_reg_911[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \icmp_reg_831_reg_n_0_[0]\,
      I1 => tmp_19_reg_906,
      I2 => ap_reg_pp0_iter2_tmp_11_reg_877,
      I3 => tmp_18_reg_901,
      I4 => tmp_s_reg_841,
      I5 => \icmp1_reg_896_reg_n_0_[0]\,
      O => \tmp_20_reg_911[13]_i_2_n_0\
    );
\tmp_20_reg_911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(0),
      Q => \tmp_20_reg_911_reg[13]_0\(0),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(10),
      Q => \tmp_20_reg_911_reg[13]_0\(10),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(11),
      Q => \tmp_20_reg_911_reg[13]_0\(11),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(12),
      Q => \tmp_20_reg_911_reg[13]_0\(12),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(13),
      Q => \tmp_20_reg_911_reg[13]_0\(13),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(1),
      Q => \tmp_20_reg_911_reg[13]_0\(1),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(2),
      Q => \tmp_20_reg_911_reg[13]_0\(2),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(3),
      Q => \tmp_20_reg_911_reg[13]_0\(3),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(4),
      Q => \tmp_20_reg_911_reg[13]_0\(4),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(5),
      Q => \tmp_20_reg_911_reg[13]_0\(5),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(6),
      Q => \tmp_20_reg_911_reg[13]_0\(6),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(7),
      Q => \tmp_20_reg_911_reg[13]_0\(7),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(8),
      Q => \tmp_20_reg_911_reg[13]_0\(8),
      R => tmp_20_reg_911
    );
\tmp_20_reg_911_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => out_pixel_val_2_cast_reg_891(9),
      Q => \tmp_20_reg_911_reg[13]_0\(9),
      R => tmp_20_reg_911
    );
\tmp_2_reg_846[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \or_cond_reg_862_reg[0]_i_3_n_0\,
      O => tmp_2_fu_338_p2
    );
\tmp_2_reg_846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_reg_pp0_iter1_linebuff_val_1_addr_reg_8660,
      D => tmp_2_fu_338_p2,
      Q => tmp_2_reg_846,
      R => '0'
    );
\tmp_3_reg_855[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(25),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[25]\,
      I3 => cols_V(25),
      I4 => \p_0_in__0\(24),
      I5 => cols_V(24),
      O => \tmp_3_reg_855[0]_i_10_n_0\
    );
\tmp_3_reg_855[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(23),
      I1 => \p_0_in__0\(23),
      I2 => cols_V(22),
      I3 => \t_V_1_reg_243_reg_n_0_[22]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(22),
      O => \tmp_3_reg_855[0]_i_12_n_0\
    );
\tmp_3_reg_855[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(21),
      I1 => \p_0_in__0\(21),
      I2 => cols_V(20),
      I3 => \t_V_1_reg_243_reg_n_0_[20]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(20),
      O => \tmp_3_reg_855[0]_i_13_n_0\
    );
\tmp_3_reg_855[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(19),
      I1 => \p_0_in__0\(19),
      I2 => cols_V(18),
      I3 => \t_V_1_reg_243_reg_n_0_[18]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(18),
      O => \tmp_3_reg_855[0]_i_14_n_0\
    );
\tmp_3_reg_855[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(17),
      I1 => \p_0_in__0\(17),
      I2 => cols_V(16),
      I3 => \t_V_1_reg_243_reg_n_0_[16]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(16),
      O => \tmp_3_reg_855[0]_i_15_n_0\
    );
\tmp_3_reg_855[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(23),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[23]\,
      I3 => cols_V(23),
      I4 => \p_0_in__0\(22),
      I5 => cols_V(22),
      O => \tmp_3_reg_855[0]_i_16_n_0\
    );
\tmp_3_reg_855[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(21),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[21]\,
      I3 => cols_V(21),
      I4 => \p_0_in__0\(20),
      I5 => cols_V(20),
      O => \tmp_3_reg_855[0]_i_17_n_0\
    );
\tmp_3_reg_855[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(19),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[19]\,
      I3 => cols_V(19),
      I4 => \p_0_in__0\(18),
      I5 => cols_V(18),
      O => \tmp_3_reg_855[0]_i_18_n_0\
    );
\tmp_3_reg_855[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(17),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[17]\,
      I3 => cols_V(17),
      I4 => \p_0_in__0\(16),
      I5 => cols_V(16),
      O => \tmp_3_reg_855[0]_i_19_n_0\
    );
\tmp_3_reg_855[0]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(29),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[29]\,
      O => \p_0_in__0\(29)
    );
\tmp_3_reg_855[0]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(27),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[27]\,
      O => \p_0_in__0\(27)
    );
\tmp_3_reg_855[0]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(24),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[24]\,
      O => \p_0_in__0\(24)
    );
\tmp_3_reg_855[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222BBB2B22222222"
    )
        port map (
      I0 => cols_V(15),
      I1 => \p_0_in__0\(15),
      I2 => \t_V_1_reg_243_reg_n_0_[14]\,
      I3 => \or_cond4_reg_882[0]_i_9_n_0\,
      I4 => j_V_reg_850_reg(14),
      I5 => cols_V(14),
      O => \tmp_3_reg_855[0]_i_24_n_0\
    );
\tmp_3_reg_855[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(13),
      I1 => \p_0_in__0\(13),
      I2 => cols_V(12),
      I3 => \t_V_1_reg_243_reg_n_0_[12]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(12),
      O => \tmp_3_reg_855[0]_i_25_n_0\
    );
\tmp_3_reg_855[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A202A2ABFB02A2"
    )
        port map (
      I0 => cols_V(11),
      I1 => \t_V_1_reg_243_reg_n_0_[11]\,
      I2 => \or_cond4_reg_882[0]_i_9_n_0\,
      I3 => j_V_reg_850_reg(11),
      I4 => cols_V(10),
      I5 => p_0_in(10),
      O => \tmp_3_reg_855[0]_i_26_n_0\
    );
\tmp_3_reg_855[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(9),
      I1 => p_0_in(9),
      I2 => cols_V(8),
      I3 => \t_V_1_reg_243_reg_n_0_[8]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(8),
      O => \tmp_3_reg_855[0]_i_27_n_0\
    );
\tmp_3_reg_855[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => \p_0_in__0\(15),
      I1 => cols_V(15),
      I2 => j_V_reg_850_reg(14),
      I3 => \or_cond4_reg_882[0]_i_9_n_0\,
      I4 => \t_V_1_reg_243_reg_n_0_[14]\,
      I5 => cols_V(14),
      O => \tmp_3_reg_855[0]_i_28_n_0\
    );
\tmp_3_reg_855[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(13),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[13]\,
      I3 => cols_V(13),
      I4 => \p_0_in__0\(12),
      I5 => cols_V(12),
      O => \tmp_3_reg_855[0]_i_29_n_0\
    );
\tmp_3_reg_855[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(31),
      I1 => \p_0_in__0\(31),
      I2 => cols_V(30),
      I3 => \t_V_1_reg_243_reg_n_0_[30]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(30),
      O => \tmp_3_reg_855[0]_i_3_n_0\
    );
\tmp_3_reg_855[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(11),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[11]\,
      I3 => cols_V(11),
      I4 => p_0_in(10),
      I5 => cols_V(10),
      O => \tmp_3_reg_855[0]_i_30_n_0\
    );
\tmp_3_reg_855[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(9),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[9]\,
      I3 => cols_V(9),
      I4 => p_0_in(8),
      I5 => cols_V(8),
      O => \tmp_3_reg_855[0]_i_31_n_0\
    );
\tmp_3_reg_855[0]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(21),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[21]\,
      O => \p_0_in__0\(21)
    );
\tmp_3_reg_855[0]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(17),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[17]\,
      O => \p_0_in__0\(17)
    );
\tmp_3_reg_855[0]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => j_V_reg_850_reg(20),
      I1 => tmp_2_reg_846,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \t_V_1_reg_243_reg_n_0_[20]\,
      O => \p_0_in__0\(20)
    );
\tmp_3_reg_855[0]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(7),
      I1 => p_0_in(7),
      I2 => cols_V(6),
      I3 => \t_V_1_reg_243_reg_n_0_[6]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(6),
      O => \tmp_3_reg_855[0]_i_35_n_0\
    );
\tmp_3_reg_855[0]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(5),
      I1 => p_0_in(5),
      I2 => cols_V(4),
      I3 => \t_V_1_reg_243_reg_n_0_[4]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(4),
      O => \tmp_3_reg_855[0]_i_36_n_0\
    );
\tmp_3_reg_855[0]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(3),
      I1 => p_0_in(3),
      I2 => cols_V(2),
      I3 => \t_V_1_reg_243_reg_n_0_[2]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(2),
      O => \tmp_3_reg_855[0]_i_37_n_0\
    );
\tmp_3_reg_855[0]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(1),
      I1 => p_0_in(1),
      I2 => cols_V(0),
      I3 => \t_V_1_reg_243_reg_n_0_[0]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(0),
      O => \tmp_3_reg_855[0]_i_38_n_0\
    );
\tmp_3_reg_855[0]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(7),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[7]\,
      I3 => cols_V(7),
      I4 => p_0_in(6),
      I5 => cols_V(6),
      O => \tmp_3_reg_855[0]_i_39_n_0\
    );
\tmp_3_reg_855[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(29),
      I1 => \p_0_in__0\(29),
      I2 => cols_V(28),
      I3 => \t_V_1_reg_243_reg_n_0_[28]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(28),
      O => \tmp_3_reg_855[0]_i_4_n_0\
    );
\tmp_3_reg_855[0]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(5),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[5]\,
      I3 => cols_V(5),
      I4 => p_0_in(4),
      I5 => cols_V(4),
      O => \tmp_3_reg_855[0]_i_40_n_0\
    );
\tmp_3_reg_855[0]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(3),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[3]\,
      I3 => cols_V(3),
      I4 => p_0_in(2),
      I5 => cols_V(2),
      O => \tmp_3_reg_855[0]_i_41_n_0\
    );
\tmp_3_reg_855[0]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9099900009000999"
    )
        port map (
      I0 => p_0_in(1),
      I1 => cols_V(1),
      I2 => j_V_reg_850_reg(0),
      I3 => \or_cond4_reg_882[0]_i_9_n_0\,
      I4 => \t_V_1_reg_243_reg_n_0_[0]\,
      I5 => cols_V(0),
      O => \tmp_3_reg_855[0]_i_42_n_0\
    );
\tmp_3_reg_855[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(27),
      I1 => \p_0_in__0\(27),
      I2 => cols_V(26),
      I3 => \t_V_1_reg_243_reg_n_0_[26]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(26),
      O => \tmp_3_reg_855[0]_i_5_n_0\
    );
\tmp_3_reg_855[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222B2B2B222B2"
    )
        port map (
      I0 => cols_V(25),
      I1 => \p_0_in__0\(25),
      I2 => cols_V(24),
      I3 => \t_V_1_reg_243_reg_n_0_[24]\,
      I4 => \or_cond4_reg_882[0]_i_9_n_0\,
      I5 => j_V_reg_850_reg(24),
      O => \tmp_3_reg_855[0]_i_6_n_0\
    );
\tmp_3_reg_855[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(31),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[31]\,
      I3 => cols_V(31),
      I4 => \p_0_in__0\(30),
      I5 => cols_V(30),
      O => \tmp_3_reg_855[0]_i_7_n_0\
    );
\tmp_3_reg_855[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(29),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[29]\,
      I3 => cols_V(29),
      I4 => \p_0_in__0\(28),
      I5 => cols_V(28),
      O => \tmp_3_reg_855[0]_i_8_n_0\
    );
\tmp_3_reg_855[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B84700000000B847"
    )
        port map (
      I0 => j_V_reg_850_reg(27),
      I1 => \or_cond4_reg_882[0]_i_9_n_0\,
      I2 => \t_V_1_reg_243_reg_n_0_[27]\,
      I3 => cols_V(27),
      I4 => \p_0_in__0\(26),
      I5 => cols_V(26),
      O => \tmp_3_reg_855[0]_i_9_n_0\
    );
\tmp_3_reg_855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_cond4_reg_8820,
      D => tmp_3_fu_349_p2,
      Q => tmp_3_reg_855,
      R => '0'
    );
\tmp_3_reg_855_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_855_reg[0]_i_2_n_0\,
      CO(3) => tmp_3_fu_349_p2,
      CO(2) => \tmp_3_reg_855_reg[0]_i_1_n_1\,
      CO(1) => \tmp_3_reg_855_reg[0]_i_1_n_2\,
      CO(0) => \tmp_3_reg_855_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_855[0]_i_3_n_0\,
      DI(2) => \tmp_3_reg_855[0]_i_4_n_0\,
      DI(1) => \tmp_3_reg_855[0]_i_5_n_0\,
      DI(0) => \tmp_3_reg_855[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_855_reg[0]_i_1_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_855[0]_i_7_n_0\,
      S(2) => \tmp_3_reg_855[0]_i_8_n_0\,
      S(1) => \tmp_3_reg_855[0]_i_9_n_0\,
      S(0) => \tmp_3_reg_855[0]_i_10_n_0\
    );
\tmp_3_reg_855_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_855_reg[0]_i_23_n_0\,
      CO(3) => \tmp_3_reg_855_reg[0]_i_11_n_0\,
      CO(2) => \tmp_3_reg_855_reg[0]_i_11_n_1\,
      CO(1) => \tmp_3_reg_855_reg[0]_i_11_n_2\,
      CO(0) => \tmp_3_reg_855_reg[0]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_855[0]_i_24_n_0\,
      DI(2) => \tmp_3_reg_855[0]_i_25_n_0\,
      DI(1) => \tmp_3_reg_855[0]_i_26_n_0\,
      DI(0) => \tmp_3_reg_855[0]_i_27_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_855_reg[0]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_855[0]_i_28_n_0\,
      S(2) => \tmp_3_reg_855[0]_i_29_n_0\,
      S(1) => \tmp_3_reg_855[0]_i_30_n_0\,
      S(0) => \tmp_3_reg_855[0]_i_31_n_0\
    );
\tmp_3_reg_855_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_3_reg_855_reg[0]_i_11_n_0\,
      CO(3) => \tmp_3_reg_855_reg[0]_i_2_n_0\,
      CO(2) => \tmp_3_reg_855_reg[0]_i_2_n_1\,
      CO(1) => \tmp_3_reg_855_reg[0]_i_2_n_2\,
      CO(0) => \tmp_3_reg_855_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_855[0]_i_12_n_0\,
      DI(2) => \tmp_3_reg_855[0]_i_13_n_0\,
      DI(1) => \tmp_3_reg_855[0]_i_14_n_0\,
      DI(0) => \tmp_3_reg_855[0]_i_15_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_855_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_855[0]_i_16_n_0\,
      S(2) => \tmp_3_reg_855[0]_i_17_n_0\,
      S(1) => \tmp_3_reg_855[0]_i_18_n_0\,
      S(0) => \tmp_3_reg_855[0]_i_19_n_0\
    );
\tmp_3_reg_855_reg[0]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \tmp_3_reg_855_reg[0]_i_23_n_0\,
      CO(2) => \tmp_3_reg_855_reg[0]_i_23_n_1\,
      CO(1) => \tmp_3_reg_855_reg[0]_i_23_n_2\,
      CO(0) => \tmp_3_reg_855_reg[0]_i_23_n_3\,
      CYINIT => '0',
      DI(3) => \tmp_3_reg_855[0]_i_35_n_0\,
      DI(2) => \tmp_3_reg_855[0]_i_36_n_0\,
      DI(1) => \tmp_3_reg_855[0]_i_37_n_0\,
      DI(0) => \tmp_3_reg_855[0]_i_38_n_0\,
      O(3 downto 0) => \NLW_tmp_3_reg_855_reg[0]_i_23_O_UNCONNECTED\(3 downto 0),
      S(3) => \tmp_3_reg_855[0]_i_39_n_0\,
      S(2) => \tmp_3_reg_855[0]_i_40_n_0\,
      S(1) => \tmp_3_reg_855[0]_i_41_n_0\,
      S(0) => \tmp_3_reg_855[0]_i_42_n_0\
    );
\tmp_7_reg_826[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \tmp_7_reg_826_reg[0]_0\(0),
      I1 => ap_CS_fsm_state2,
      I2 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I3 => tmp_7_reg_826,
      O => \tmp_7_reg_826[0]_i_1_n_0\
    );
\tmp_7_reg_826[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(27),
      I1 => rows_V(27),
      I2 => \^q\(26),
      I3 => rows_V(26),
      O => \t_V_reg_232_reg[31]_0\(1)
    );
\tmp_7_reg_826[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(25),
      I1 => rows_V(25),
      I2 => \^q\(24),
      I3 => rows_V(24),
      O => \t_V_reg_232_reg[31]_0\(0)
    );
\tmp_7_reg_826[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(23),
      I1 => rows_V(23),
      I2 => \^q\(22),
      I3 => rows_V(22),
      O => \t_V_reg_232_reg[23]_0\(3)
    );
\tmp_7_reg_826[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(21),
      I1 => rows_V(21),
      I2 => \^q\(20),
      I3 => rows_V(20),
      O => \t_V_reg_232_reg[23]_0\(2)
    );
\tmp_7_reg_826[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(19),
      I1 => rows_V(19),
      I2 => \^q\(18),
      I3 => rows_V(18),
      O => \t_V_reg_232_reg[23]_0\(1)
    );
\tmp_7_reg_826[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(17),
      I1 => rows_V(17),
      I2 => \^q\(16),
      I3 => rows_V(16),
      O => \t_V_reg_232_reg[23]_0\(0)
    );
\tmp_7_reg_826[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(15),
      I1 => rows_V(15),
      I2 => \^q\(14),
      I3 => rows_V(14),
      O => \t_V_reg_232_reg[15]_0\(3)
    );
\tmp_7_reg_826[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(13),
      I1 => rows_V(13),
      I2 => \^q\(12),
      I3 => rows_V(12),
      O => \t_V_reg_232_reg[15]_0\(2)
    );
\tmp_7_reg_826[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => rows_V(11),
      I2 => \^q\(10),
      I3 => rows_V(10),
      O => \t_V_reg_232_reg[15]_0\(1)
    );
\tmp_7_reg_826[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => rows_V(9),
      I2 => \^q\(8),
      I3 => rows_V(8),
      O => \t_V_reg_232_reg[15]_0\(0)
    );
\tmp_7_reg_826[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => rows_V(7),
      I2 => \^q\(6),
      I3 => rows_V(6),
      O => \t_V_reg_232_reg[7]_0\(3)
    );
\tmp_7_reg_826[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => rows_V(5),
      I2 => \^q\(4),
      I3 => rows_V(4),
      O => \t_V_reg_232_reg[7]_0\(2)
    );
\tmp_7_reg_826[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => rows_V(3),
      I2 => \^q\(2),
      I3 => rows_V(2),
      O => \t_V_reg_232_reg[7]_0\(1)
    );
\tmp_7_reg_826[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => rows_V(1),
      I2 => \^q\(0),
      I3 => rows_V(0),
      O => \t_V_reg_232_reg[7]_0\(0)
    );
\tmp_7_reg_826[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(31),
      I1 => rows_V(31),
      I2 => \^q\(30),
      I3 => rows_V(30),
      O => \t_V_reg_232_reg[31]_0\(3)
    );
\tmp_7_reg_826[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(29),
      I1 => rows_V(29),
      I2 => \^q\(28),
      I3 => rows_V(28),
      O => \t_V_reg_232_reg[31]_0\(2)
    );
\tmp_7_reg_826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_7_reg_826[0]_i_1_n_0\,
      Q => tmp_7_reg_826,
      R => '0'
    );
\tmp_9_reg_836[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AFF8A8A"
    )
        port map (
      I0 => \tmp_9_reg_836_reg_n_0_[0]\,
      I1 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I2 => ap_CS_fsm_state2,
      I3 => \^q\(0),
      I4 => \tmp_9_reg_836[0]_i_2_n_0\,
      O => \tmp_9_reg_836[0]_i_1_n_0\
    );
\tmp_9_reg_836[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \tmp_9_reg_836[0]_i_3_n_0\,
      I1 => \^q\(13),
      I2 => \^q\(20),
      I3 => \^q\(14),
      I4 => \tmp_9_reg_836[0]_i_4_n_0\,
      I5 => \tmp_9_reg_836[0]_i_5_n_0\,
      O => \tmp_9_reg_836[0]_i_2_n_0\
    );
\tmp_9_reg_836[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^q\(16),
      I2 => \^q\(4),
      I3 => \^q\(17),
      I4 => \tmp_9_reg_836[0]_i_6_n_0\,
      O => \tmp_9_reg_836[0]_i_3_n_0\
    );
\tmp_9_reg_836[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \tmp_9_reg_836[0]_i_7_n_0\,
      I1 => \^q\(29),
      I2 => \^q\(27),
      I3 => \^q\(22),
      I4 => \^q\(21),
      I5 => \tmp_9_reg_836[0]_i_8_n_0\,
      O => \tmp_9_reg_836[0]_i_4_n_0\
    );
\tmp_9_reg_836[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      I2 => \^q\(8),
      I3 => \^q\(10),
      I4 => \^q\(7),
      I5 => \^q\(11),
      O => \tmp_9_reg_836[0]_i_5_n_0\
    );
\tmp_9_reg_836[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(30),
      I1 => \^q\(19),
      I2 => \^q\(6),
      I3 => \^q\(5),
      O => \tmp_9_reg_836[0]_i_6_n_0\
    );
\tmp_9_reg_836[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(9),
      I2 => \^q\(28),
      I3 => \^q\(23),
      O => \tmp_9_reg_836[0]_i_7_n_0\
    );
\tmp_9_reg_836[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(25),
      I1 => \^q\(31),
      I2 => \^q\(2),
      I3 => \^q\(26),
      I4 => \tmp_9_reg_836[0]_i_9_n_0\,
      O => \tmp_9_reg_836[0]_i_8_n_0\
    );
\tmp_9_reg_836[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(18),
      I1 => \^q\(3),
      I2 => \^q\(24),
      I3 => \^q\(1),
      O => \tmp_9_reg_836[0]_i_9_n_0\
    );
\tmp_9_reg_836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_9_reg_836[0]_i_1_n_0\,
      Q => \tmp_9_reg_836_reg_n_0_[0]\,
      R => '0'
    );
\tmp_s_reg_841[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \t_V_1_reg_243_reg[31]_i_3_n_0\,
      O => ap_enable_reg_pp0_iter00
    );
\tmp_s_reg_841[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(27),
      I1 => \^q\(28),
      O => \t_V_reg_232_reg[31]_1\(0)
    );
\tmp_s_reg_841[0]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(26),
      I1 => \^q\(27),
      O => \t_V_reg_232_reg[27]_0\(3)
    );
\tmp_s_reg_841[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(25),
      I1 => \^q\(26),
      O => \t_V_reg_232_reg[27]_0\(2)
    );
\tmp_s_reg_841[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(24),
      I1 => \^q\(25),
      O => \t_V_reg_232_reg[27]_0\(1)
    );
\tmp_s_reg_841[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(23),
      I1 => \^q\(24),
      O => \t_V_reg_232_reg[27]_0\(0)
    );
\tmp_s_reg_841[0]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(22),
      I1 => \^q\(23),
      O => \t_V_reg_232_reg[23]_1\(3)
    );
\tmp_s_reg_841[0]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(21),
      I1 => \^q\(22),
      O => \t_V_reg_232_reg[23]_1\(2)
    );
\tmp_s_reg_841[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(20),
      I1 => \^q\(21),
      O => \t_V_reg_232_reg[23]_1\(1)
    );
\tmp_s_reg_841[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(19),
      I1 => \^q\(20),
      O => \t_V_reg_232_reg[23]_1\(0)
    );
\tmp_s_reg_841[0]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(18),
      I1 => \^q\(19),
      O => \t_V_reg_232_reg[19]_0\(3)
    );
\tmp_s_reg_841[0]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(17),
      I1 => \^q\(18),
      O => \t_V_reg_232_reg[19]_0\(2)
    );
\tmp_s_reg_841[0]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(16),
      I1 => \^q\(17),
      O => \t_V_reg_232_reg[19]_0\(1)
    );
\tmp_s_reg_841[0]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(15),
      I1 => \^q\(16),
      O => \t_V_reg_232_reg[19]_0\(0)
    );
\tmp_s_reg_841[0]_i_46\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(14),
      I1 => \^q\(15),
      O => \t_V_reg_232_reg[15]_1\(3)
    );
\tmp_s_reg_841[0]_i_47\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(13),
      I1 => \^q\(14),
      O => \t_V_reg_232_reg[15]_1\(2)
    );
\tmp_s_reg_841[0]_i_48\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(12),
      I1 => \^q\(13),
      O => \t_V_reg_232_reg[15]_1\(1)
    );
\tmp_s_reg_841[0]_i_49\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(11),
      I1 => \^q\(12),
      O => \t_V_reg_232_reg[15]_1\(0)
    );
\tmp_s_reg_841[0]_i_56\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(10),
      I1 => \^q\(11),
      O => \t_V_reg_232_reg[11]_0\(3)
    );
\tmp_s_reg_841[0]_i_57\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(9),
      I1 => \^q\(10),
      O => \t_V_reg_232_reg[11]_0\(2)
    );
\tmp_s_reg_841[0]_i_58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(8),
      I1 => \^q\(9),
      O => \t_V_reg_232_reg[11]_0\(1)
    );
\tmp_s_reg_841[0]_i_59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(7),
      I1 => \^q\(8),
      O => \t_V_reg_232_reg[11]_0\(0)
    );
\tmp_s_reg_841[0]_i_66\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(6),
      I1 => \^q\(7),
      O => \t_V_reg_232_reg[7]_1\(3)
    );
\tmp_s_reg_841[0]_i_67\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(5),
      I1 => \^q\(6),
      O => \t_V_reg_232_reg[7]_1\(2)
    );
\tmp_s_reg_841[0]_i_68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(4),
      I1 => \^q\(5),
      O => \t_V_reg_232_reg[7]_1\(1)
    );
\tmp_s_reg_841[0]_i_69\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(3),
      I1 => \^q\(4),
      O => \t_V_reg_232_reg[7]_1\(0)
    );
\tmp_s_reg_841[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(30),
      I1 => \^q\(31),
      O => \t_V_reg_232_reg[31]_1\(3)
    );
\tmp_s_reg_841[0]_i_75\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(2),
      I1 => \^q\(3),
      O => \t_V_reg_232_reg[3]_0\(2)
    );
\tmp_s_reg_841[0]_i_76\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(1),
      I1 => \^q\(2),
      O => \t_V_reg_232_reg[3]_0\(1)
    );
\tmp_s_reg_841[0]_i_77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(0),
      I1 => \^q\(1),
      O => \t_V_reg_232_reg[3]_0\(0)
    );
\tmp_s_reg_841[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(29),
      I1 => \^q\(30),
      O => \t_V_reg_232_reg[31]_1\(2)
    );
\tmp_s_reg_841[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_4_fu_275_p2(28),
      I1 => \^q\(29),
      O => \t_V_reg_232_reg[31]_1\(1)
    );
\tmp_s_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_enable_reg_pp0_iter00,
      D => \tmp_s_reg_841_reg[0]_0\(0),
      Q => tmp_s_reg_841,
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(10),
      Q => win_val_0_1_1_fu_144(10),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(11),
      Q => win_val_0_1_1_fu_144(11),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(12),
      Q => win_val_0_1_1_fu_144(12),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(13),
      Q => win_val_0_1_1_fu_144(13),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(14),
      Q => win_val_0_1_1_fu_144(14),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(15),
      Q => win_val_0_1_1_fu_144(15),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(2),
      Q => win_val_0_1_1_fu_144(2),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(3),
      Q => win_val_0_1_1_fu_144(3),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(4),
      Q => win_val_0_1_1_fu_144(4),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(5),
      Q => win_val_0_1_1_fu_144(5),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(6),
      Q => win_val_0_1_1_fu_144(6),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(7),
      Q => win_val_0_1_1_fu_144(7),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(8),
      Q => win_val_0_1_1_fu_144(8),
      R => '0'
    );
\win_val_0_1_1_fu_144_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_1_fu_140(9),
      Q => win_val_0_1_1_fu_144(9),
      R => '0'
    );
\win_val_0_1_fu_140[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(10),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(10),
      O => win_val_0_0_0_win_va_fu_446_p3(10)
    );
\win_val_0_1_fu_140[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(11),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(11),
      O => win_val_0_0_0_win_va_fu_446_p3(11)
    );
\win_val_0_1_fu_140[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(12),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(12),
      O => win_val_0_0_0_win_va_fu_446_p3(12)
    );
\win_val_0_1_fu_140[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(13),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(13),
      O => win_val_0_0_0_win_va_fu_446_p3(13)
    );
\win_val_0_1_fu_140[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(14),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(14),
      O => win_val_0_0_0_win_va_fu_446_p3(14)
    );
\win_val_0_1_fu_140[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(15),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(15),
      O => win_val_0_0_0_win_va_fu_446_p3(15)
    );
\win_val_0_1_fu_140[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(2),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(2),
      O => win_val_0_0_0_win_va_fu_446_p3(2)
    );
\win_val_0_1_fu_140[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(3),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(3),
      O => win_val_0_0_0_win_va_fu_446_p3(3)
    );
\win_val_0_1_fu_140[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(4),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(4),
      O => win_val_0_0_0_win_va_fu_446_p3(4)
    );
\win_val_0_1_fu_140[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(5),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(5),
      O => win_val_0_0_0_win_va_fu_446_p3(5)
    );
\win_val_0_1_fu_140[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(6),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(6),
      O => win_val_0_0_0_win_va_fu_446_p3(6)
    );
\win_val_0_1_fu_140[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(7),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(7),
      O => win_val_0_0_0_win_va_fu_446_p3(7)
    );
\win_val_0_1_fu_140[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(8),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(8),
      O => win_val_0_0_0_win_va_fu_446_p3(8)
    );
\win_val_0_1_fu_140[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => element_gd_s_fu_136(9),
      I1 => ap_reg_pp0_iter1_tmp_3_reg_855,
      I2 => win_val_0_1_fu_140(9),
      O => win_val_0_0_0_win_va_fu_446_p3(9)
    );
\win_val_0_1_fu_140_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(10),
      Q => win_val_0_1_fu_140(10),
      R => '0'
    );
\win_val_0_1_fu_140_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(11),
      Q => win_val_0_1_fu_140(11),
      R => '0'
    );
\win_val_0_1_fu_140_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(12),
      Q => win_val_0_1_fu_140(12),
      R => '0'
    );
\win_val_0_1_fu_140_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(13),
      Q => win_val_0_1_fu_140(13),
      R => '0'
    );
\win_val_0_1_fu_140_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(14),
      Q => win_val_0_1_fu_140(14),
      R => '0'
    );
\win_val_0_1_fu_140_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(15),
      Q => win_val_0_1_fu_140(15),
      R => '0'
    );
\win_val_0_1_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(2),
      Q => win_val_0_1_fu_140(2),
      R => '0'
    );
\win_val_0_1_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(3),
      Q => win_val_0_1_fu_140(3),
      R => '0'
    );
\win_val_0_1_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(4),
      Q => win_val_0_1_fu_140(4),
      R => '0'
    );
\win_val_0_1_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(5),
      Q => win_val_0_1_fu_140(5),
      R => '0'
    );
\win_val_0_1_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(6),
      Q => win_val_0_1_fu_140(6),
      R => '0'
    );
\win_val_0_1_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(7),
      Q => win_val_0_1_fu_140(7),
      R => '0'
    );
\win_val_0_1_fu_140_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(8),
      Q => win_val_0_1_fu_140(8),
      R => '0'
    );
\win_val_0_1_fu_140_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_0_0_0_win_va_fu_446_p3(9),
      Q => win_val_0_1_fu_140(9),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(8),
      Q => win_val_1_1_1_fu_152(10),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(9),
      Q => win_val_1_1_1_fu_152(11),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(10),
      Q => win_val_1_1_1_fu_152(12),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(11),
      Q => win_val_1_1_1_fu_152(13),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(12),
      Q => win_val_1_1_1_fu_152(14),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(13),
      Q => win_val_1_1_1_fu_152(15),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(0),
      Q => win_val_1_1_1_fu_152(2),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(1),
      Q => win_val_1_1_1_fu_152(3),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(2),
      Q => win_val_1_1_1_fu_152(4),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(3),
      Q => win_val_1_1_1_fu_152(5),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(4),
      Q => win_val_1_1_1_fu_152(6),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(5),
      Q => win_val_1_1_1_fu_152(7),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(6),
      Q => win_val_1_1_1_fu_152(8),
      R => '0'
    );
\win_val_1_1_1_fu_152_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => out_pixel_val_2_cast_fu_457_p4(7),
      Q => win_val_1_1_1_fu_152(9),
      R => '0'
    );
\win_val_1_1_fu_148[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_reg_pp0_iter1_tmp_2_reg_846,
      I1 => linebuff_val_1_U_n_14,
      I2 => ap_enable_reg_pp0_iter2,
      O => win_val_0_1_1_fu_1440
    );
\win_val_1_1_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(0),
      Q => \win_val_1_1_fu_148_reg_n_0_[0]\,
      R => '0'
    );
\win_val_1_1_fu_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(10),
      Q => out_pixel_val_2_cast_fu_457_p4(8),
      R => '0'
    );
\win_val_1_1_fu_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(11),
      Q => out_pixel_val_2_cast_fu_457_p4(9),
      R => '0'
    );
\win_val_1_1_fu_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(12),
      Q => out_pixel_val_2_cast_fu_457_p4(10),
      R => '0'
    );
\win_val_1_1_fu_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(13),
      Q => out_pixel_val_2_cast_fu_457_p4(11),
      R => '0'
    );
\win_val_1_1_fu_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(14),
      Q => out_pixel_val_2_cast_fu_457_p4(12),
      R => '0'
    );
\win_val_1_1_fu_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(15),
      Q => out_pixel_val_2_cast_fu_457_p4(13),
      R => '0'
    );
\win_val_1_1_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(1),
      Q => \win_val_1_1_fu_148_reg_n_0_[1]\,
      R => '0'
    );
\win_val_1_1_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(2),
      Q => out_pixel_val_2_cast_fu_457_p4(0),
      R => '0'
    );
\win_val_1_1_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(3),
      Q => out_pixel_val_2_cast_fu_457_p4(1),
      R => '0'
    );
\win_val_1_1_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(4),
      Q => out_pixel_val_2_cast_fu_457_p4(2),
      R => '0'
    );
\win_val_1_1_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(5),
      Q => out_pixel_val_2_cast_fu_457_p4(3),
      R => '0'
    );
\win_val_1_1_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(6),
      Q => out_pixel_val_2_cast_fu_457_p4(4),
      R => '0'
    );
\win_val_1_1_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(7),
      Q => out_pixel_val_2_cast_fu_457_p4(5),
      R => '0'
    );
\win_val_1_1_fu_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(8),
      Q => out_pixel_val_2_cast_fu_457_p4(6),
      R => '0'
    );
\win_val_1_1_fu_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_1_0_0_win_va_fu_439_p3(9),
      Q => out_pixel_val_2_cast_fu_457_p4(7),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(10),
      Q => win_val_2_1_1_fu_160(10),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(11),
      Q => win_val_2_1_1_fu_160(11),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(12),
      Q => win_val_2_1_1_fu_160(12),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(13),
      Q => win_val_2_1_1_fu_160(13),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(14),
      Q => win_val_2_1_1_fu_160(14),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(15),
      Q => win_val_2_1_1_fu_160(15),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(2),
      Q => win_val_2_1_1_fu_160(2),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(3),
      Q => win_val_2_1_1_fu_160(3),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(4),
      Q => win_val_2_1_1_fu_160(4),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(5),
      Q => win_val_2_1_1_fu_160(5),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(6),
      Q => win_val_2_1_1_fu_160(6),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(7),
      Q => win_val_2_1_1_fu_160(7),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(8),
      Q => win_val_2_1_1_fu_160(8),
      R => '0'
    );
\win_val_2_1_1_fu_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_1_fu_156(9),
      Q => win_val_2_1_1_fu_160(9),
      R => '0'
    );
\win_val_2_1_fu_156_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(10),
      Q => win_val_2_1_fu_156(10),
      R => '0'
    );
\win_val_2_1_fu_156_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(11),
      Q => win_val_2_1_fu_156(11),
      R => '0'
    );
\win_val_2_1_fu_156_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(12),
      Q => win_val_2_1_fu_156(12),
      R => '0'
    );
\win_val_2_1_fu_156_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(13),
      Q => win_val_2_1_fu_156(13),
      R => '0'
    );
\win_val_2_1_fu_156_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(14),
      Q => win_val_2_1_fu_156(14),
      R => '0'
    );
\win_val_2_1_fu_156_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(15),
      Q => win_val_2_1_fu_156(15),
      R => '0'
    );
\win_val_2_1_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(2),
      Q => win_val_2_1_fu_156(2),
      R => '0'
    );
\win_val_2_1_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(3),
      Q => win_val_2_1_fu_156(3),
      R => '0'
    );
\win_val_2_1_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(4),
      Q => win_val_2_1_fu_156(4),
      R => '0'
    );
\win_val_2_1_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(5),
      Q => win_val_2_1_fu_156(5),
      R => '0'
    );
\win_val_2_1_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(6),
      Q => win_val_2_1_fu_156(6),
      R => '0'
    );
\win_val_2_1_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(7),
      Q => win_val_2_1_fu_156(7),
      R => '0'
    );
\win_val_2_1_fu_156_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(8),
      Q => win_val_2_1_fu_156(8),
      R => '0'
    );
\win_val_2_1_fu_156_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => win_val_0_1_1_fu_1440,
      D => win_val_2_0_0_win_va_fu_432_p3(9),
      Q => win_val_2_1_fu_156(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Sobel_1_canny is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_121_reg_1568 : out STD_LOGIC;
    tmp_80_reg_1528 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_assign_6_2_reg_1500_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_116_reg_1518 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_103_fu_586_p3 : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[0]\ : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[1]\ : out STD_LOGIC;
    tmp_108_fu_665_p3 : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_105_fu_628_p3 : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[1]\ : out STD_LOGIC;
    \p_assign_7_1_reg_1495_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_p2_i_i_reg_1574_reg[2]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[3]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[4]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[5]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[6]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[7]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[8]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[9]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_V_3_reg_320_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_assign_6_2_reg_1500_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_assign_6_1_reg_1482_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_68_reg_1464_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\ : out STD_LOGIC;
    \tmp_77_reg_1523_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_dst_data_stream_V_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    row_assign_10_2_t_fu_796_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_117_fu_787_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond388_i_reg_1553_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \brmerge_reg_1598_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brmerge_reg_1598_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_58_reg_1435_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg_1588_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg_1588_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_61_reg_1457_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_67_fu_893_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_reg_1588_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_1_fu_641_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_77_reg_1523_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_77_reg_1523_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_fu_599_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_116_reg_1518_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_116_reg_1518_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_2_fu_678_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_80_reg_1528_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_80_reg_1528_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_assign_10_2_t_reg_1548_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sobel_gy_data_stream_full_n : in STD_LOGIC;
    src2_data_stream_0_s_empty_n : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    \tmp_226_2_fu_693_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    exitcond389_i_fu_472_p2_carry : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_0 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_1 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_2 : in STD_LOGIC;
    \tmp_65_fu_880_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_116_reg_1518_reg[1]_1\ : in STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_2\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    src2_data_stream_0_s_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_10_1_t_reg_1543_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_331_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Sobel_1_canny : entity is "Sobel_1_canny";
end base_canny_edge_0_1_Sobel_1_canny;

architecture STRUCTURE of base_canny_edge_0_1_Sobel_1_canny is
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_grp_Filter2D_fu_96_ap_start : STD_LOGIC;
  signal grp_Filter2D_fu_96_n_86 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst_n_inv
    );
ap_reg_grp_Filter2D_fu_96_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_96_n_86,
      Q => ap_reg_grp_Filter2D_fu_96_ap_start,
      R => ap_rst_n_inv
    );
grp_Filter2D_fu_96: entity work.base_canny_edge_0_1_Filter2D_canny_22
     port map (
      D(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => E(0),
      \ImagLoc_x_reg_1562_reg[0]_0\ => \ImagLoc_x_reg_1562_reg[0]\,
      \ImagLoc_x_reg_1562_reg[10]_0\(9 downto 0) => \ImagLoc_x_reg_1562_reg[10]\(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_Filter2D_fu_96_n_86,
      \ap_CS_fsm_reg[1]_1\(1 downto 0) => \^ap_cs_fsm_reg[1]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg,
      ap_reg_grp_Filter2D_fu_96_ap_start => ap_reg_grp_Filter2D_fu_96_ap_start,
      \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0\ => \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \brmerge_reg_1598_reg[0]_0\(0) => \brmerge_reg_1598_reg[0]\(0),
      \brmerge_reg_1598_reg[0]_1\(0) => \brmerge_reg_1598_reg[0]_0\(0),
      \col_assign_3_t_reg_1611_reg[1]_0\(1 downto 0) => D(1 downto 0),
      \exitcond388_i_reg_1553_reg[0]_0\(3 downto 0) => \exitcond388_i_reg_1553_reg[0]\(3 downto 0),
      exitcond389_i_fu_472_p2_carry_0 => exitcond389_i_fu_472_p2_carry,
      exitcond389_i_fu_472_p2_carry_1 => exitcond389_i_fu_472_p2_carry_0,
      exitcond389_i_fu_472_p2_carry_2 => exitcond389_i_fu_472_p2_carry_1,
      exitcond389_i_fu_472_p2_carry_3 => exitcond389_i_fu_472_p2_carry_2,
      int_ap_start_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \p_assign_6_1_reg_1482_reg[0]_0\(0) => \p_assign_6_1_reg_1482_reg[0]\(0),
      \p_assign_6_1_reg_1482_reg[10]_0\(8 downto 0) => \p_assign_6_1_reg_1482_reg[10]\(8 downto 0),
      \p_assign_6_1_reg_1482_reg[11]_0\ => tmp_105_fu_628_p3,
      \p_assign_6_1_reg_1482_reg[1]_0\ => \p_assign_6_1_reg_1482_reg[1]\,
      \p_assign_6_2_reg_1500_reg[0]_0\ => \p_assign_6_2_reg_1500_reg[0]\(0),
      \p_assign_6_2_reg_1500_reg[10]_0\(9 downto 0) => \p_assign_6_2_reg_1500_reg[10]\(9 downto 0),
      \p_assign_6_2_reg_1500_reg[11]_0\ => tmp_108_fu_665_p3,
      \p_assign_7_1_reg_1495_reg[1]_0\ => \p_assign_7_1_reg_1495_reg[1]\(0),
      p_dst_data_stream_V_din(11 downto 0) => p_dst_data_stream_V_din(11 downto 0),
      \p_p2_i_i_reg_1574_reg[10]_0\(0) => \p_p2_i_i_reg_1574_reg[10]\(0),
      \p_p2_i_i_reg_1574_reg[1]_0\(0) => \p_p2_i_i_reg_1574_reg[1]\,
      \p_p2_i_i_reg_1574_reg[2]_0\ => \p_p2_i_i_reg_1574_reg[2]\,
      \p_p2_i_i_reg_1574_reg[3]_0\ => \p_p2_i_i_reg_1574_reg[3]\,
      \p_p2_i_i_reg_1574_reg[4]_0\ => \p_p2_i_i_reg_1574_reg[4]\,
      \p_p2_i_i_reg_1574_reg[5]_0\ => \p_p2_i_i_reg_1574_reg[5]\,
      \p_p2_i_i_reg_1574_reg[6]_0\ => \p_p2_i_i_reg_1574_reg[6]\,
      \p_p2_i_i_reg_1574_reg[7]_0\ => \p_p2_i_i_reg_1574_reg[7]\,
      \p_p2_i_i_reg_1574_reg[8]_0\ => \p_p2_i_i_reg_1574_reg[8]\,
      \p_p2_i_i_reg_1574_reg[9]_0\ => \p_p2_i_i_reg_1574_reg[9]\,
      \reg_331_reg[7]_0\(7 downto 0) => \reg_331_reg[7]\(7 downto 0),
      \row_assign_10_1_t_reg_1543_reg[1]_0\(1 downto 0) => \row_assign_10_1_t_reg_1543_reg[1]\(1 downto 0),
      row_assign_10_2_t_fu_796_p2(0) => row_assign_10_2_t_fu_796_p2(0),
      \row_assign_10_2_t_reg_1548_reg[0]_0\ => \row_assign_10_2_t_reg_1548_reg[0]\,
      sobel_gy_data_stream_full_n => sobel_gy_data_stream_full_n,
      src2_data_stream_0_s_empty_n => src2_data_stream_0_s_empty_n,
      src2_data_stream_0_s_full_n => src2_data_stream_0_s_full_n,
      \t_V_3_reg_320_reg[10]_0\(10 downto 0) => \t_V_3_reg_320_reg[10]\(10 downto 0),
      tmp_116_reg_1518(0) => tmp_116_reg_1518(0),
      \tmp_116_reg_1518_reg[1]_0\(1 downto 0) => \tmp_116_reg_1518_reg[1]\(1 downto 0),
      \tmp_116_reg_1518_reg[1]_1\(0) => \tmp_116_reg_1518_reg[1]_0\(0),
      \tmp_116_reg_1518_reg[1]_2\ => \tmp_116_reg_1518_reg[1]_1\,
      tmp_117_fu_787_p2(0) => tmp_117_fu_787_p2(0),
      \tmp_121_reg_1568_reg[0]_0\ => tmp_121_reg_1568,
      \tmp_216_1_fu_641_p2_carry__0_0\(3 downto 0) => \tmp_216_1_fu_641_p2_carry__0\(3 downto 0),
      \tmp_216_2_fu_678_p2_carry__0_0\(3 downto 0) => \tmp_216_2_fu_678_p2_carry__0\(3 downto 0),
      \tmp_226_2_fu_693_p2_carry__0_0\(11 downto 0) => \tmp_226_2_fu_693_p2_carry__0\(11 downto 0),
      \tmp_58_reg_1435_reg[0]_0\(0) => \tmp_58_reg_1435_reg[0]\(0),
      \tmp_58_reg_1435_reg[0]_1\(2 downto 0) => \tmp_58_reg_1435_reg[0]_0\(2 downto 0),
      \tmp_58_reg_1435_reg[0]_2\(0) => \tmp_58_reg_1435_reg[0]_1\(0),
      \tmp_58_reg_1435_reg[0]_3\(0) => \tmp_58_reg_1435_reg[0]_2\(0),
      \tmp_61_reg_1457_reg[0]_0\(0) => \tmp_61_reg_1457_reg[0]\(0),
      \tmp_61_reg_1457_reg[0]_1\(2 downto 0) => \tmp_61_reg_1457_reg[0]_0\(2 downto 0),
      \tmp_61_reg_1457_reg[0]_2\(0) => \tmp_61_reg_1457_reg[0]_1\(0),
      \tmp_65_fu_880_p2_carry__0_0\(11 downto 0) => \tmp_65_fu_880_p2_carry__0\(11 downto 0),
      \tmp_67_fu_893_p2_carry__0_0\(3 downto 0) => \tmp_67_fu_893_p2_carry__0\(3 downto 0),
      \tmp_68_reg_1464_reg[10]_0\(8 downto 0) => \tmp_68_reg_1464_reg[10]\(8 downto 0),
      \tmp_68_reg_1464_reg[11]_0\ => tmp_103_fu_586_p3,
      \tmp_70_fu_599_p2_carry__0_0\(3 downto 0) => \tmp_70_fu_599_p2_carry__0\(3 downto 0),
      \tmp_77_reg_1523_reg[1]_0\(1 downto 0) => \tmp_77_reg_1523_reg[1]\(1 downto 0),
      \tmp_77_reg_1523_reg[1]_1\(1 downto 0) => \tmp_77_reg_1523_reg[1]_0\(1 downto 0),
      \tmp_77_reg_1523_reg[1]_2\(0) => \tmp_77_reg_1523_reg[1]_1\(0),
      \tmp_77_reg_1523_reg[1]_3\ => \tmp_77_reg_1523_reg[1]_2\,
      tmp_80_reg_1528(1 downto 0) => tmp_80_reg_1528(1 downto 0),
      \tmp_80_reg_1528_reg[1]_0\(1 downto 0) => \tmp_80_reg_1528_reg[1]\(1 downto 0),
      \tmp_80_reg_1528_reg[1]_1\(0) => \tmp_80_reg_1528_reg[1]_0\(0),
      \x_reg_1588_reg[10]_0\(0) => \x_reg_1588_reg[10]\(0),
      \x_reg_1588_reg[10]_1\(1 downto 0) => \x_reg_1588_reg[10]_0\(1 downto 0),
      \x_reg_1588_reg[10]_2\(0) => \x_reg_1588_reg[10]_1\(0),
      \x_reg_1588_reg[4]_0\(2 downto 0) => \x_reg_1588_reg[4]\(2 downto 0),
      \x_reg_1588_reg[8]_0\(3 downto 0) => \x_reg_1588_reg[8]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_Sobel_canny is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tmp_121_reg_1568 : out STD_LOGIC;
    tmp_80_reg_1528 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_assign_6_2_reg_1500_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_116_reg_1518 : out STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_103_fu_586_p3 : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[0]\ : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[1]\ : out STD_LOGIC;
    tmp_108_fu_665_p3 : out STD_LOGIC;
    \p_assign_6_1_reg_1482_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tmp_105_fu_628_p3 : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[1]\ : out STD_LOGIC;
    \p_assign_7_1_reg_1495_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    \ImagLoc_x_reg_1562_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_p2_i_i_reg_1574_reg[2]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[3]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[4]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[5]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[6]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[7]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[8]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[9]\ : out STD_LOGIC;
    \p_p2_i_i_reg_1574_reg[10]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \t_V_3_reg_320_reg[10]\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \p_assign_6_2_reg_1500_reg[10]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \p_assign_6_1_reg_1482_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \tmp_68_reg_1464_reg[10]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\ : out STD_LOGIC;
    \tmp_77_reg_1523_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_dst_data_stream_V_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    row_assign_10_2_t_fu_796_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    tmp_117_fu_787_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \exitcond388_i_reg_1553_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \brmerge_reg_1598_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \brmerge_reg_1598_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_58_reg_1435_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_58_reg_1435_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \x_reg_1588_reg[4]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \x_reg_1588_reg[8]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_61_reg_1457_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_61_reg_1457_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_67_fu_893_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \x_reg_1588_reg[10]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_reg_1588_reg[10]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_1_fu_641_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_77_reg_1523_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_77_reg_1523_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_70_fu_599_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_116_reg_1518_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_116_reg_1518_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \tmp_216_2_fu_678_p2_carry__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \tmp_80_reg_1528_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_80_reg_1528_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \row_assign_10_2_t_reg_1548_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sobel_gx_data_stream_full_n : in STD_LOGIC;
    src1_data_stream_0_s_empty_n : in STD_LOGIC;
    Duplicate_U0_ap_start : in STD_LOGIC;
    \tmp_226_2_fu_693_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    exitcond389_i_fu_472_p2_carry : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_0 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_1 : in STD_LOGIC;
    exitcond389_i_fu_472_p2_carry_2 : in STD_LOGIC;
    \tmp_65_fu_880_p2_carry__0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \tmp_116_reg_1518_reg[1]_1\ : in STD_LOGIC;
    \tmp_77_reg_1523_reg[1]_2\ : in STD_LOGIC;
    Duplicate_U0_src_data_stream_V_read : in STD_LOGIC;
    src1_data_stream_0_s_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \row_assign_10_1_t_reg_1543_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_331_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_Sobel_canny : entity is "Sobel_canny";
end base_canny_edge_0_1_Sobel_canny;

architecture STRUCTURE of base_canny_edge_0_1_Sobel_canny is
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_reg_grp_Filter2D_fu_96_ap_start : STD_LOGIC;
  signal grp_Filter2D_fu_96_n_86 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  \ap_CS_fsm_reg[1]_0\(1 downto 0) <= \^ap_cs_fsm_reg[1]_0\(1 downto 0);
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[1]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^ap_cs_fsm_reg[1]_0\(1),
      R => ap_rst_n_inv
    );
ap_reg_grp_Filter2D_fu_96_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Filter2D_fu_96_n_86,
      Q => ap_reg_grp_Filter2D_fu_96_ap_start,
      R => ap_rst_n_inv
    );
grp_Filter2D_fu_96: entity work.base_canny_edge_0_1_Filter2D_canny
     port map (
      D(1 downto 0) => ADDRBWRADDR(1 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => E(0),
      \ImagLoc_x_reg_1562_reg[0]_0\ => \ImagLoc_x_reg_1562_reg[0]\,
      \ImagLoc_x_reg_1562_reg[10]_0\(9 downto 0) => \ImagLoc_x_reg_1562_reg[10]\(9 downto 0),
      Q(9 downto 0) => Q(9 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \ap_CS_fsm_reg[1]_0\ => grp_Filter2D_fu_96_n_86,
      \ap_CS_fsm_reg[1]_1\(1 downto 0) => \^ap_cs_fsm_reg[1]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg,
      ap_reg_grp_Filter2D_fu_96_ap_start => ap_reg_grp_Filter2D_fu_96_ap_start,
      \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]_0\ => \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \brmerge_reg_1598_reg[0]_0\(0) => \brmerge_reg_1598_reg[0]\(0),
      \brmerge_reg_1598_reg[0]_1\(0) => \brmerge_reg_1598_reg[0]_0\(0),
      \col_assign_3_t_reg_1611_reg[1]_0\(1 downto 0) => D(1 downto 0),
      \exitcond388_i_reg_1553_reg[0]_0\(3 downto 0) => \exitcond388_i_reg_1553_reg[0]\(3 downto 0),
      exitcond389_i_fu_472_p2_carry_0 => exitcond389_i_fu_472_p2_carry,
      exitcond389_i_fu_472_p2_carry_1 => exitcond389_i_fu_472_p2_carry_0,
      exitcond389_i_fu_472_p2_carry_2 => exitcond389_i_fu_472_p2_carry_1,
      exitcond389_i_fu_472_p2_carry_3 => exitcond389_i_fu_472_p2_carry_2,
      int_ap_start_reg(1 downto 0) => ap_NS_fsm(1 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      \p_assign_6_1_reg_1482_reg[0]_0\(0) => \p_assign_6_1_reg_1482_reg[0]\(0),
      \p_assign_6_1_reg_1482_reg[10]_0\(8 downto 0) => \p_assign_6_1_reg_1482_reg[10]\(8 downto 0),
      \p_assign_6_1_reg_1482_reg[11]_0\ => tmp_105_fu_628_p3,
      \p_assign_6_1_reg_1482_reg[1]_0\ => \p_assign_6_1_reg_1482_reg[1]\,
      \p_assign_6_2_reg_1500_reg[0]_0\ => \p_assign_6_2_reg_1500_reg[0]\(0),
      \p_assign_6_2_reg_1500_reg[10]_0\(9 downto 0) => \p_assign_6_2_reg_1500_reg[10]\(9 downto 0),
      \p_assign_6_2_reg_1500_reg[11]_0\ => tmp_108_fu_665_p3,
      \p_assign_7_1_reg_1495_reg[1]_0\ => \p_assign_7_1_reg_1495_reg[1]\(0),
      p_dst_data_stream_V_din(11 downto 0) => p_dst_data_stream_V_din(11 downto 0),
      \p_p2_i_i_reg_1574_reg[10]_0\(0) => \p_p2_i_i_reg_1574_reg[10]\(0),
      \p_p2_i_i_reg_1574_reg[1]_0\(0) => \p_p2_i_i_reg_1574_reg[1]\,
      \p_p2_i_i_reg_1574_reg[2]_0\ => \p_p2_i_i_reg_1574_reg[2]\,
      \p_p2_i_i_reg_1574_reg[3]_0\ => \p_p2_i_i_reg_1574_reg[3]\,
      \p_p2_i_i_reg_1574_reg[4]_0\ => \p_p2_i_i_reg_1574_reg[4]\,
      \p_p2_i_i_reg_1574_reg[5]_0\ => \p_p2_i_i_reg_1574_reg[5]\,
      \p_p2_i_i_reg_1574_reg[6]_0\ => \p_p2_i_i_reg_1574_reg[6]\,
      \p_p2_i_i_reg_1574_reg[7]_0\ => \p_p2_i_i_reg_1574_reg[7]\,
      \p_p2_i_i_reg_1574_reg[8]_0\ => \p_p2_i_i_reg_1574_reg[8]\,
      \p_p2_i_i_reg_1574_reg[9]_0\ => \p_p2_i_i_reg_1574_reg[9]\,
      \reg_331_reg[7]_0\(7 downto 0) => \reg_331_reg[7]\(7 downto 0),
      \row_assign_10_1_t_reg_1543_reg[1]_0\(1 downto 0) => \row_assign_10_1_t_reg_1543_reg[1]\(1 downto 0),
      row_assign_10_2_t_fu_796_p2(0) => row_assign_10_2_t_fu_796_p2(0),
      \row_assign_10_2_t_reg_1548_reg[0]_0\ => \row_assign_10_2_t_reg_1548_reg[0]\,
      sobel_gx_data_stream_full_n => sobel_gx_data_stream_full_n,
      src1_data_stream_0_s_empty_n => src1_data_stream_0_s_empty_n,
      src1_data_stream_0_s_full_n => src1_data_stream_0_s_full_n,
      \t_V_3_reg_320_reg[10]_0\(10 downto 0) => \t_V_3_reg_320_reg[10]\(10 downto 0),
      tmp_116_reg_1518(0) => tmp_116_reg_1518(0),
      \tmp_116_reg_1518_reg[1]_0\(1 downto 0) => \tmp_116_reg_1518_reg[1]\(1 downto 0),
      \tmp_116_reg_1518_reg[1]_1\(0) => \tmp_116_reg_1518_reg[1]_0\(0),
      \tmp_116_reg_1518_reg[1]_2\ => \tmp_116_reg_1518_reg[1]_1\,
      tmp_117_fu_787_p2(0) => tmp_117_fu_787_p2(0),
      \tmp_121_reg_1568_reg[0]_0\ => tmp_121_reg_1568,
      \tmp_216_1_fu_641_p2_carry__0_0\(3 downto 0) => \tmp_216_1_fu_641_p2_carry__0\(3 downto 0),
      \tmp_216_2_fu_678_p2_carry__0_0\(3 downto 0) => \tmp_216_2_fu_678_p2_carry__0\(3 downto 0),
      \tmp_226_2_fu_693_p2_carry__0_0\(11 downto 0) => \tmp_226_2_fu_693_p2_carry__0\(11 downto 0),
      \tmp_58_reg_1435_reg[0]_0\(0) => \tmp_58_reg_1435_reg[0]\(0),
      \tmp_58_reg_1435_reg[0]_1\(2 downto 0) => \tmp_58_reg_1435_reg[0]_0\(2 downto 0),
      \tmp_58_reg_1435_reg[0]_2\(0) => \tmp_58_reg_1435_reg[0]_1\(0),
      \tmp_58_reg_1435_reg[0]_3\(0) => \tmp_58_reg_1435_reg[0]_2\(0),
      \tmp_61_reg_1457_reg[0]_0\(0) => \tmp_61_reg_1457_reg[0]\(0),
      \tmp_61_reg_1457_reg[0]_1\(2 downto 0) => \tmp_61_reg_1457_reg[0]_0\(2 downto 0),
      \tmp_61_reg_1457_reg[0]_2\(0) => \tmp_61_reg_1457_reg[0]_1\(0),
      \tmp_65_fu_880_p2_carry__0_0\(11 downto 0) => \tmp_65_fu_880_p2_carry__0\(11 downto 0),
      \tmp_67_fu_893_p2_carry__0_0\(3 downto 0) => \tmp_67_fu_893_p2_carry__0\(3 downto 0),
      \tmp_68_reg_1464_reg[10]_0\(8 downto 0) => \tmp_68_reg_1464_reg[10]\(8 downto 0),
      \tmp_68_reg_1464_reg[11]_0\ => tmp_103_fu_586_p3,
      \tmp_70_fu_599_p2_carry__0_0\(3 downto 0) => \tmp_70_fu_599_p2_carry__0\(3 downto 0),
      \tmp_77_reg_1523_reg[1]_0\(1 downto 0) => \tmp_77_reg_1523_reg[1]\(1 downto 0),
      \tmp_77_reg_1523_reg[1]_1\(1 downto 0) => \tmp_77_reg_1523_reg[1]_0\(1 downto 0),
      \tmp_77_reg_1523_reg[1]_2\(0) => \tmp_77_reg_1523_reg[1]_1\(0),
      \tmp_77_reg_1523_reg[1]_3\ => \tmp_77_reg_1523_reg[1]_2\,
      tmp_80_reg_1528(1 downto 0) => tmp_80_reg_1528(1 downto 0),
      \tmp_80_reg_1528_reg[1]_0\(1 downto 0) => \tmp_80_reg_1528_reg[1]\(1 downto 0),
      \tmp_80_reg_1528_reg[1]_1\(0) => \tmp_80_reg_1528_reg[1]_0\(0),
      \x_reg_1588_reg[10]_0\(0) => \x_reg_1588_reg[10]\(0),
      \x_reg_1588_reg[10]_1\(1 downto 0) => \x_reg_1588_reg[10]_0\(1 downto 0),
      \x_reg_1588_reg[10]_2\(0) => \x_reg_1588_reg[10]_1\(0),
      \x_reg_1588_reg[4]_0\(2 downto 0) => \x_reg_1588_reg[4]\(2 downto 0),
      \x_reg_1588_reg[8]_0\(3 downto 0) => \x_reg_1588_reg[8]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1_canny_edge is
  port (
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    AXI_LITE_clk : in STD_LOGIC;
    ap_rst_n_AXI_LITE_clk : in STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TVALID : in STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    out_stream_TVALID : out STD_LOGIC;
    out_stream_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of base_canny_edge_0_1_canny_edge : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of base_canny_edge_0_1_canny_edge : entity is 6;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of base_canny_edge_0_1_canny_edge : entity is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of base_canny_edge_0_1_canny_edge : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of base_canny_edge_0_1_canny_edge : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of base_canny_edge_0_1_canny_edge : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of base_canny_edge_0_1_canny_edge : entity is "canny_edge";
  attribute hls_module : string;
  attribute hls_module of base_canny_edge_0_1_canny_edge : entity is "yes";
end base_canny_edge_0_1_canny_edge;

architecture STRUCTURE of base_canny_edge_0_1_canny_edge is
  signal \<const0>\ : STD_LOGIC;
  signal Block_Mat_exit29635_U0_ap_continue : STD_LOGIC;
  signal Block_Mat_exit29635_U0_ap_ready : STD_LOGIC;
  signal Block_Mat_exit29635_U0_ap_return : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal Block_Mat_exit29635_U0_n_0 : STD_LOGIC;
  signal Block_Mat_exit29635_U0_n_1 : STD_LOGIC;
  signal Block_Mat_exit29635_U0_n_4 : STD_LOGIC;
  signal Block_Mat_exit29635_U0_n_7 : STD_LOGIC;
  signal Block_Mat_exit29635_U0_n_8 : STD_LOGIC;
  signal Duplicate_U0_ap_start : STD_LOGIC;
  signal Duplicate_U0_n_0 : STD_LOGIC;
  signal Duplicate_U0_n_10 : STD_LOGIC;
  signal Duplicate_U0_n_4 : STD_LOGIC;
  signal Duplicate_U0_n_5 : STD_LOGIC;
  signal Duplicate_U0_n_8 : STD_LOGIC;
  signal Duplicate_U0_src_data_stream_V_read : STD_LOGIC;
  signal Loop_1_proc_U0_ap_idle : STD_LOGIC;
  signal Loop_1_proc_U0_ap_ready : STD_LOGIC;
  signal Loop_1_proc_U0_n_1 : STD_LOGIC;
  signal Loop_1_proc_U0_src_bw_data_stream_0_V_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Loop_2_proc_U0_ap_done : STD_LOGIC;
  signal Loop_2_proc_U0_canny_edges_data_stream_0_V_read : STD_LOGIC;
  signal Loop_2_proc_U0_col_packets_cast_loc_read : STD_LOGIC;
  signal Loop_2_proc_U0_n_10 : STD_LOGIC;
  signal Loop_2_proc_U0_n_12 : STD_LOGIC;
  signal Loop_2_proc_U0_n_16 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal Sobel_1_U0_n_23 : STD_LOGIC;
  signal Sobel_1_U0_n_25 : STD_LOGIC;
  signal Sobel_1_U0_n_26 : STD_LOGIC;
  signal Sobel_1_U0_n_27 : STD_LOGIC;
  signal Sobel_1_U0_n_28 : STD_LOGIC;
  signal Sobel_1_U0_n_29 : STD_LOGIC;
  signal Sobel_1_U0_n_30 : STD_LOGIC;
  signal Sobel_1_U0_n_31 : STD_LOGIC;
  signal Sobel_1_U0_n_32 : STD_LOGIC;
  signal Sobel_1_U0_n_33 : STD_LOGIC;
  signal Sobel_1_U0_n_34 : STD_LOGIC;
  signal Sobel_1_U0_n_35 : STD_LOGIC;
  signal Sobel_1_U0_n_36 : STD_LOGIC;
  signal Sobel_1_U0_n_37 : STD_LOGIC;
  signal Sobel_1_U0_n_38 : STD_LOGIC;
  signal Sobel_1_U0_n_39 : STD_LOGIC;
  signal Sobel_1_U0_n_40 : STD_LOGIC;
  signal Sobel_1_U0_n_41 : STD_LOGIC;
  signal Sobel_1_U0_n_42 : STD_LOGIC;
  signal Sobel_1_U0_n_43 : STD_LOGIC;
  signal Sobel_1_U0_n_44 : STD_LOGIC;
  signal Sobel_1_U0_n_46 : STD_LOGIC;
  signal Sobel_1_U0_n_58 : STD_LOGIC;
  signal Sobel_1_U0_n_59 : STD_LOGIC;
  signal Sobel_1_U0_n_60 : STD_LOGIC;
  signal Sobel_1_U0_n_61 : STD_LOGIC;
  signal Sobel_1_U0_n_62 : STD_LOGIC;
  signal Sobel_1_U0_n_63 : STD_LOGIC;
  signal Sobel_1_U0_n_64 : STD_LOGIC;
  signal Sobel_1_U0_n_65 : STD_LOGIC;
  signal Sobel_1_U0_n_66 : STD_LOGIC;
  signal Sobel_1_U0_n_67 : STD_LOGIC;
  signal Sobel_1_U0_n_68 : STD_LOGIC;
  signal Sobel_1_U0_n_69 : STD_LOGIC;
  signal Sobel_1_U0_n_70 : STD_LOGIC;
  signal Sobel_1_U0_n_71 : STD_LOGIC;
  signal Sobel_1_U0_n_72 : STD_LOGIC;
  signal Sobel_1_U0_n_73 : STD_LOGIC;
  signal Sobel_1_U0_n_74 : STD_LOGIC;
  signal Sobel_1_U0_n_75 : STD_LOGIC;
  signal Sobel_1_U0_n_76 : STD_LOGIC;
  signal Sobel_1_U0_n_77 : STD_LOGIC;
  signal Sobel_1_U0_n_78 : STD_LOGIC;
  signal Sobel_1_U0_n_79 : STD_LOGIC;
  signal Sobel_1_U0_n_8 : STD_LOGIC;
  signal Sobel_1_U0_n_80 : STD_LOGIC;
  signal Sobel_1_U0_n_81 : STD_LOGIC;
  signal Sobel_1_U0_n_82 : STD_LOGIC;
  signal Sobel_1_U0_n_83 : STD_LOGIC;
  signal Sobel_1_U0_n_84 : STD_LOGIC;
  signal Sobel_1_U0_n_85 : STD_LOGIC;
  signal Sobel_1_U0_n_88 : STD_LOGIC;
  signal Sobel_1_U0_n_9 : STD_LOGIC;
  signal Sobel_1_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal Sobel_U0_n_23 : STD_LOGIC;
  signal Sobel_U0_n_25 : STD_LOGIC;
  signal Sobel_U0_n_26 : STD_LOGIC;
  signal Sobel_U0_n_27 : STD_LOGIC;
  signal Sobel_U0_n_28 : STD_LOGIC;
  signal Sobel_U0_n_29 : STD_LOGIC;
  signal Sobel_U0_n_30 : STD_LOGIC;
  signal Sobel_U0_n_31 : STD_LOGIC;
  signal Sobel_U0_n_32 : STD_LOGIC;
  signal Sobel_U0_n_33 : STD_LOGIC;
  signal Sobel_U0_n_34 : STD_LOGIC;
  signal Sobel_U0_n_35 : STD_LOGIC;
  signal Sobel_U0_n_36 : STD_LOGIC;
  signal Sobel_U0_n_37 : STD_LOGIC;
  signal Sobel_U0_n_38 : STD_LOGIC;
  signal Sobel_U0_n_39 : STD_LOGIC;
  signal Sobel_U0_n_40 : STD_LOGIC;
  signal Sobel_U0_n_41 : STD_LOGIC;
  signal Sobel_U0_n_42 : STD_LOGIC;
  signal Sobel_U0_n_43 : STD_LOGIC;
  signal Sobel_U0_n_44 : STD_LOGIC;
  signal Sobel_U0_n_46 : STD_LOGIC;
  signal Sobel_U0_n_58 : STD_LOGIC;
  signal Sobel_U0_n_59 : STD_LOGIC;
  signal Sobel_U0_n_60 : STD_LOGIC;
  signal Sobel_U0_n_61 : STD_LOGIC;
  signal Sobel_U0_n_62 : STD_LOGIC;
  signal Sobel_U0_n_63 : STD_LOGIC;
  signal Sobel_U0_n_64 : STD_LOGIC;
  signal Sobel_U0_n_65 : STD_LOGIC;
  signal Sobel_U0_n_66 : STD_LOGIC;
  signal Sobel_U0_n_67 : STD_LOGIC;
  signal Sobel_U0_n_68 : STD_LOGIC;
  signal Sobel_U0_n_69 : STD_LOGIC;
  signal Sobel_U0_n_70 : STD_LOGIC;
  signal Sobel_U0_n_71 : STD_LOGIC;
  signal Sobel_U0_n_72 : STD_LOGIC;
  signal Sobel_U0_n_73 : STD_LOGIC;
  signal Sobel_U0_n_74 : STD_LOGIC;
  signal Sobel_U0_n_75 : STD_LOGIC;
  signal Sobel_U0_n_76 : STD_LOGIC;
  signal Sobel_U0_n_77 : STD_LOGIC;
  signal Sobel_U0_n_78 : STD_LOGIC;
  signal Sobel_U0_n_79 : STD_LOGIC;
  signal Sobel_U0_n_8 : STD_LOGIC;
  signal Sobel_U0_n_80 : STD_LOGIC;
  signal Sobel_U0_n_81 : STD_LOGIC;
  signal Sobel_U0_n_82 : STD_LOGIC;
  signal Sobel_U0_n_83 : STD_LOGIC;
  signal Sobel_U0_n_84 : STD_LOGIC;
  signal Sobel_U0_n_85 : STD_LOGIC;
  signal Sobel_U0_n_88 : STD_LOGIC;
  signal Sobel_U0_n_9 : STD_LOGIC;
  signal Sobel_U0_p_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state2_12 : STD_LOGIC;
  signal ap_CS_fsm_state2_33 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_phi_mux_r1_i_i_phi_fu_154_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_reg_pp0_iter1_or_cond6_reg_924 : STD_LOGIC;
  signal ap_reg_pp0_iter2_or_cond7_reg_930 : STD_LOGIC;
  signal ap_reg_pp0_iter4_exitcond_reg_631 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_Mat_exit29635_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_100 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_101 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_102 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_103 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_104 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_105 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_106 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_107 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_108 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_109 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_110 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_111 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_112 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_113 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_114 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_115 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_116 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_117 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_118 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_119 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_120 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_121 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_122 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_123 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_124 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_125 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_126 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_127 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_128 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_129 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_130 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_131 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_132 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_133 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_134 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_135 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_136 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_142 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_143 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_144 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_145 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_146 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_147 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_148 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_149 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_150 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_151 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_152 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_153 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_154 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_155 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_156 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_157 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_158 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_159 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_160 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_161 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_162 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_163 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_164 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_165 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_166 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_167 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_168 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_169 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_170 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_171 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_172 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_173 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_174 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_175 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_176 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_177 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_178 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_179 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_180 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_181 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_182 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_183 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_184 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_185 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_186 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_187 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_188 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_189 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_190 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_191 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_192 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_193 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_194 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_195 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_196 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_197 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_198 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_199 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_200 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_201 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_207 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_208 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_209 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_210 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_211 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_212 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_213 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_281 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_282 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_301 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_32 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_339 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_371 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_372 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_373 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_374 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_375 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_376 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_377 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_378 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_379 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_380 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_381 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_382 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_386 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_387 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_388 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_389 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_390 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_391 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_392 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_393 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_394 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_395 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_396 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_397 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_398 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_82 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_83 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_84 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_85 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_86 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_87 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_88 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_89 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_90 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_91 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_92 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_93 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_94 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_95 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_96 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_97 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_98 : STD_LOGIC;
  signal canny_edge_CONTROL_BUS_s_axi_U_n_99 : STD_LOGIC;
  signal canny_edges_data_str_U_n_0 : STD_LOGIC;
  signal canny_edges_data_str_dout : STD_LOGIC_VECTOR ( 7 to 7 );
  signal canny_edges_data_str_empty_n : STD_LOGIC;
  signal canny_edges_data_str_full_n : STD_LOGIC;
  signal col_assign_3_t_fu_954_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_assign_3_t_fu_954_p2_26 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal col_packets_cast_loc_dout : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal col_packets_cast_loc_empty_n : STD_LOGIC;
  signal col_packets_cast_loc_full_n : STD_LOGIC;
  signal cols_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal exitcond8_fu_187_p2 : STD_LOGIC;
  signal grad_gd_data_stream_s_U_n_2 : STD_LOGIC;
  signal grad_gd_data_stream_s_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grad_gd_data_stream_s_empty_n : STD_LOGIC;
  signal grad_gd_data_stream_s_full_n : STD_LOGIC;
  signal gradient_decompositi_U0_gd_data_stream_V_din : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal gradient_decompositi_U0_gx_data_stream_V_read : STD_LOGIC;
  signal gradient_decompositi_U0_n_50 : STD_LOGIC;
  signal gradient_decompositi_U0_n_52 : STD_LOGIC;
  signal gradient_decompositi_U0_n_53 : STD_LOGIC;
  signal gradient_decompositi_U0_n_54 : STD_LOGIC;
  signal gradient_decompositi_U0_n_55 : STD_LOGIC;
  signal gradient_decompositi_U0_n_56 : STD_LOGIC;
  signal gradient_decompositi_U0_n_57 : STD_LOGIC;
  signal gradient_decompositi_U0_n_58 : STD_LOGIC;
  signal gradient_decompositi_U0_n_59 : STD_LOGIC;
  signal gradient_decompositi_U0_n_60 : STD_LOGIC;
  signal gradient_decompositi_U0_n_61 : STD_LOGIC;
  signal gradient_decompositi_U0_n_62 : STD_LOGIC;
  signal gradient_decompositi_U0_n_63 : STD_LOGIC;
  signal gradient_decompositi_U0_n_64 : STD_LOGIC;
  signal gradient_decompositi_U0_n_65 : STD_LOGIC;
  signal gradient_decompositi_U0_n_66 : STD_LOGIC;
  signal gradient_decompositi_U0_n_67 : STD_LOGIC;
  signal gradient_decompositi_U0_n_68 : STD_LOGIC;
  signal gradient_decompositi_U0_n_69 : STD_LOGIC;
  signal gradient_decompositi_U0_n_70 : STD_LOGIC;
  signal gradient_decompositi_U0_n_71 : STD_LOGIC;
  signal gradient_decompositi_U0_n_72 : STD_LOGIC;
  signal gradient_decompositi_U0_n_73 : STD_LOGIC;
  signal gradient_decompositi_U0_n_74 : STD_LOGIC;
  signal gradient_decompositi_U0_n_75 : STD_LOGIC;
  signal gradient_decompositi_U0_n_76 : STD_LOGIC;
  signal gradient_decompositi_U0_n_77 : STD_LOGIC;
  signal gradient_decompositi_U0_n_78 : STD_LOGIC;
  signal gradient_decompositi_U0_n_79 : STD_LOGIC;
  signal gradient_decompositi_U0_n_80 : STD_LOGIC;
  signal gradient_decompositi_U0_n_81 : STD_LOGIC;
  signal gradient_decompositi_U0_n_82 : STD_LOGIC;
  signal gradient_decompositi_U0_n_83 : STD_LOGIC;
  signal gradient_decompositi_U0_n_88 : STD_LOGIC;
  signal gradient_decompositi_U0_n_89 : STD_LOGIC;
  signal \grp_Filter2D_fu_96/t_V_3_reg_320_reg\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \grp_Filter2D_fu_96/t_V_3_reg_320_reg_11\ : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \grp_Filter2D_fu_96/t_V_3_reg_320_reg__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grp_Filter2D_fu_96/t_V_3_reg_320_reg__0_10\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grp_Filter2D_fu_96/tmp_103_fu_586_p3\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_103_fu_586_p3_18\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_105_fu_628_p3\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_105_fu_628_p3_14\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_108_fu_665_p3\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_108_fu_665_p3_17\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_121_reg_1568\ : STD_LOGIC;
  signal \grp_Filter2D_fu_96/tmp_121_reg_1568_22\ : STD_LOGIC;
  signal hysteresis_U0_n_105 : STD_LOGIC;
  signal hysteresis_U0_n_106 : STD_LOGIC;
  signal hysteresis_U0_n_107 : STD_LOGIC;
  signal hysteresis_U0_n_108 : STD_LOGIC;
  signal hysteresis_U0_n_125 : STD_LOGIC;
  signal hysteresis_U0_n_126 : STD_LOGIC;
  signal hysteresis_U0_n_127 : STD_LOGIC;
  signal hysteresis_U0_n_128 : STD_LOGIC;
  signal hysteresis_U0_n_161 : STD_LOGIC;
  signal hysteresis_U0_n_162 : STD_LOGIC;
  signal hysteresis_U0_n_163 : STD_LOGIC;
  signal hysteresis_U0_n_164 : STD_LOGIC;
  signal hysteresis_U0_n_165 : STD_LOGIC;
  signal hysteresis_U0_n_166 : STD_LOGIC;
  signal hysteresis_U0_n_167 : STD_LOGIC;
  signal hysteresis_U0_n_168 : STD_LOGIC;
  signal hysteresis_U0_n_169 : STD_LOGIC;
  signal hysteresis_U0_n_170 : STD_LOGIC;
  signal hysteresis_U0_n_171 : STD_LOGIC;
  signal hysteresis_U0_n_172 : STD_LOGIC;
  signal hysteresis_U0_n_173 : STD_LOGIC;
  signal hysteresis_U0_n_174 : STD_LOGIC;
  signal hysteresis_U0_n_175 : STD_LOGIC;
  signal hysteresis_U0_n_178 : STD_LOGIC;
  signal hysteresis_U0_n_38 : STD_LOGIC;
  signal hysteresis_U0_n_39 : STD_LOGIC;
  signal hysteresis_U0_n_4 : STD_LOGIC;
  signal hysteresis_U0_n_40 : STD_LOGIC;
  signal hysteresis_U0_n_41 : STD_LOGIC;
  signal hysteresis_U0_n_42 : STD_LOGIC;
  signal hysteresis_U0_n_43 : STD_LOGIC;
  signal hysteresis_U0_n_44 : STD_LOGIC;
  signal hysteresis_U0_n_45 : STD_LOGIC;
  signal hysteresis_U0_n_46 : STD_LOGIC;
  signal hysteresis_U0_n_47 : STD_LOGIC;
  signal hysteresis_U0_n_48 : STD_LOGIC;
  signal hysteresis_U0_n_49 : STD_LOGIC;
  signal hysteresis_U0_n_5 : STD_LOGIC;
  signal hysteresis_U0_n_50 : STD_LOGIC;
  signal hysteresis_U0_n_51 : STD_LOGIC;
  signal hysteresis_U0_n_52 : STD_LOGIC;
  signal hysteresis_U0_n_53 : STD_LOGIC;
  signal hysteresis_U0_n_54 : STD_LOGIC;
  signal hysteresis_U0_n_55 : STD_LOGIC;
  signal hysteresis_U0_n_56 : STD_LOGIC;
  signal hysteresis_U0_n_73 : STD_LOGIC;
  signal hysteresis_U0_n_74 : STD_LOGIC;
  signal hysteresis_U0_n_75 : STD_LOGIC;
  signal hysteresis_U0_n_76 : STD_LOGIC;
  signal hysteresis_U0_src_data_stream_V_read : STD_LOGIC;
  signal j_V_reg_897_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal mOutPtr0 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_24 : STD_LOGIC;
  signal mOutPtr110_out_29 : STD_LOGIC;
  signal mOutPtr110_out_31 : STD_LOGIC;
  signal mOutPtr110_out_32 : STD_LOGIC;
  signal mOutPtr110_out_34 : STD_LOGIC;
  signal mOutPtr110_out_35 : STD_LOGIC;
  signal mOutPtr110_out_6 : STD_LOGIC;
  signal mOutPtr110_out_9 : STD_LOGIC;
  signal nonmax_suppression_U0_dst_data_stream_V_din : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal nonmax_suppression_U0_gd_data_stream_V_read : STD_LOGIC;
  signal nonmax_suppression_U0_n_100 : STD_LOGIC;
  signal nonmax_suppression_U0_n_101 : STD_LOGIC;
  signal nonmax_suppression_U0_n_102 : STD_LOGIC;
  signal nonmax_suppression_U0_n_103 : STD_LOGIC;
  signal nonmax_suppression_U0_n_104 : STD_LOGIC;
  signal nonmax_suppression_U0_n_105 : STD_LOGIC;
  signal nonmax_suppression_U0_n_106 : STD_LOGIC;
  signal nonmax_suppression_U0_n_107 : STD_LOGIC;
  signal nonmax_suppression_U0_n_108 : STD_LOGIC;
  signal nonmax_suppression_U0_n_109 : STD_LOGIC;
  signal nonmax_suppression_U0_n_110 : STD_LOGIC;
  signal nonmax_suppression_U0_n_111 : STD_LOGIC;
  signal nonmax_suppression_U0_n_112 : STD_LOGIC;
  signal nonmax_suppression_U0_n_113 : STD_LOGIC;
  signal nonmax_suppression_U0_n_114 : STD_LOGIC;
  signal nonmax_suppression_U0_n_115 : STD_LOGIC;
  signal nonmax_suppression_U0_n_116 : STD_LOGIC;
  signal nonmax_suppression_U0_n_32 : STD_LOGIC;
  signal nonmax_suppression_U0_n_33 : STD_LOGIC;
  signal nonmax_suppression_U0_n_34 : STD_LOGIC;
  signal nonmax_suppression_U0_n_35 : STD_LOGIC;
  signal nonmax_suppression_U0_n_36 : STD_LOGIC;
  signal nonmax_suppression_U0_n_37 : STD_LOGIC;
  signal nonmax_suppression_U0_n_38 : STD_LOGIC;
  signal nonmax_suppression_U0_n_39 : STD_LOGIC;
  signal nonmax_suppression_U0_n_40 : STD_LOGIC;
  signal nonmax_suppression_U0_n_41 : STD_LOGIC;
  signal nonmax_suppression_U0_n_42 : STD_LOGIC;
  signal nonmax_suppression_U0_n_43 : STD_LOGIC;
  signal nonmax_suppression_U0_n_44 : STD_LOGIC;
  signal nonmax_suppression_U0_n_45 : STD_LOGIC;
  signal nonmax_suppression_U0_n_46 : STD_LOGIC;
  signal nonmax_suppression_U0_n_47 : STD_LOGIC;
  signal nonmax_suppression_U0_n_48 : STD_LOGIC;
  signal nonmax_suppression_U0_n_49 : STD_LOGIC;
  signal nonmax_suppression_U0_n_50 : STD_LOGIC;
  signal nonmax_suppression_U0_n_51 : STD_LOGIC;
  signal nonmax_suppression_U0_n_52 : STD_LOGIC;
  signal nonmax_suppression_U0_n_55 : STD_LOGIC;
  signal nonmax_suppression_U0_n_57 : STD_LOGIC;
  signal nonmax_suppression_U0_n_58 : STD_LOGIC;
  signal nonmax_suppression_U0_n_59 : STD_LOGIC;
  signal nonmax_suppression_U0_n_60 : STD_LOGIC;
  signal nonmax_suppression_U0_n_61 : STD_LOGIC;
  signal nonmax_suppression_U0_n_62 : STD_LOGIC;
  signal nonmax_suppression_U0_n_63 : STD_LOGIC;
  signal nonmax_suppression_U0_n_64 : STD_LOGIC;
  signal nonmax_suppression_U0_n_65 : STD_LOGIC;
  signal nonmax_suppression_U0_n_66 : STD_LOGIC;
  signal nonmax_suppression_U0_n_67 : STD_LOGIC;
  signal nonmax_suppression_U0_n_68 : STD_LOGIC;
  signal nonmax_suppression_U0_n_69 : STD_LOGIC;
  signal nonmax_suppression_U0_n_70 : STD_LOGIC;
  signal nonmax_suppression_U0_n_71 : STD_LOGIC;
  signal nonmax_suppression_U0_n_72 : STD_LOGIC;
  signal nonmax_suppression_U0_n_73 : STD_LOGIC;
  signal nonmax_suppression_U0_n_74 : STD_LOGIC;
  signal nonmax_suppression_U0_n_75 : STD_LOGIC;
  signal nonmax_suppression_U0_n_76 : STD_LOGIC;
  signal nonmax_suppression_U0_n_77 : STD_LOGIC;
  signal nonmax_suppression_U0_n_78 : STD_LOGIC;
  signal nonmax_suppression_U0_n_79 : STD_LOGIC;
  signal nonmax_suppression_U0_n_80 : STD_LOGIC;
  signal nonmax_suppression_U0_n_81 : STD_LOGIC;
  signal nonmax_suppression_U0_n_82 : STD_LOGIC;
  signal nonmax_suppression_U0_n_83 : STD_LOGIC;
  signal nonmax_suppression_U0_n_84 : STD_LOGIC;
  signal nonmax_suppression_U0_n_85 : STD_LOGIC;
  signal nonmax_suppression_U0_n_86 : STD_LOGIC;
  signal nonmax_suppression_U0_n_87 : STD_LOGIC;
  signal nonmax_suppression_U0_n_88 : STD_LOGIC;
  signal nonmax_suppression_U0_n_89 : STD_LOGIC;
  signal nonmax_suppression_U0_n_90 : STD_LOGIC;
  signal nonmax_suppression_U0_n_91 : STD_LOGIC;
  signal nonmax_suppression_U0_n_92 : STD_LOGIC;
  signal nonmax_suppression_U0_n_93 : STD_LOGIC;
  signal nonmax_suppression_U0_n_94 : STD_LOGIC;
  signal nonmax_suppression_U0_n_95 : STD_LOGIC;
  signal nonmax_suppression_U0_n_96 : STD_LOGIC;
  signal nonmax_suppression_U0_n_97 : STD_LOGIC;
  signal nonmax_suppression_U0_n_98 : STD_LOGIC;
  signal nonmax_suppression_U0_n_99 : STD_LOGIC;
  signal or_cond_reg_909 : STD_LOGIC;
  signal \^out_stream_tdata\ : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal p_assign_7_1_reg_1495 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal p_assign_7_1_reg_1495_13 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal packets_cast_loc_cha_dout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal packets_cast_loc_cha_empty_n : STD_LOGIC;
  signal r2_fu_221_p2 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal r_V_2_fu_281_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal r_V_4_fu_291_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal row_assign_10_1_t_fu_792_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_10_1_t_fu_792_p2_25 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_10_2_t_fu_796_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal row_assign_10_2_t_fu_796_p2_28 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rows_V : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \sel0__0_37\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal shiftReg_ce_3 : STD_LOGIC;
  signal shiftReg_ce_30 : STD_LOGIC;
  signal shiftReg_ce_36 : STD_LOGIC;
  signal shiftReg_ce_4 : STD_LOGIC;
  signal shiftReg_ce_5 : STD_LOGIC;
  signal shiftReg_ce_8 : STD_LOGIC;
  signal slt4_fu_591_p2 : STD_LOGIC;
  signal slt5_fu_596_p2 : STD_LOGIC;
  signal slt6_fu_601_p2 : STD_LOGIC;
  signal slt7_fu_606_p2 : STD_LOGIC;
  signal slt8_fu_611_p2 : STD_LOGIC;
  signal sobel_gx_data_stream_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sobel_gx_data_stream_empty_n : STD_LOGIC;
  signal sobel_gx_data_stream_full_n : STD_LOGIC;
  signal sobel_gy_data_stream_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal sobel_gy_data_stream_empty_n : STD_LOGIC;
  signal sobel_gy_data_stream_full_n : STD_LOGIC;
  signal src1_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src1_data_stream_0_s_empty_n : STD_LOGIC;
  signal src1_data_stream_0_s_full_n : STD_LOGIC;
  signal src2_data_stream_0_s_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src2_data_stream_0_s_empty_n : STD_LOGIC;
  signal src2_data_stream_0_s_full_n : STD_LOGIC;
  signal src_bw_data_stream_0_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_bw_data_stream_0_empty_n : STD_LOGIC;
  signal src_bw_data_stream_0_full_n : STD_LOGIC;
  signal suppressed_data_stre_U_n_2 : STD_LOGIC;
  signal suppressed_data_stre_dout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal suppressed_data_stre_empty_n : STD_LOGIC;
  signal suppressed_data_stre_full_n : STD_LOGIC;
  signal t_V_3_reg_176_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal t_V_4_reg_167_reg : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal t_V_reg_309 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal t_V_reg_309_15 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal threshold2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal tmp27_fu_634_p2 : STD_LOGIC;
  signal tmp_116_reg_1518 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_116_reg_1518_19 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_117_fu_787_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_117_fu_787_p2_27 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal tmp_11_fu_365_p2 : STD_LOGIC;
  signal tmp_123_reg_1593 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_123_reg_1593_23 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_24_fu_312_p2 : STD_LOGIC;
  signal tmp_37_fu_499_p2 : STD_LOGIC;
  signal tmp_4_fu_275_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_77_fu_745_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_77_fu_745_p3_16 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_77_reg_1523 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_77_reg_1523_7 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_7_fu_302_p2 : STD_LOGIC;
  signal tmp_80_fu_769_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_80_fu_769_p3_20 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal tmp_80_reg_1528 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_80_reg_1528_21 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal tmp_s_fu_285_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal tmp_s_fu_329_p2 : STD_LOGIC;
  signal win_val_0_1_2_fu_142 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal win_val_0_1_fu_138 : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal win_val_1_1_2_fu_150 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal win_val_1_1_fu_146 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal win_val_2_1_2_fu_158 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal win_val_2_1_fu_154 : STD_LOGIC_VECTOR ( 15 downto 0 );
begin
  out_stream_TDATA(31) <= \^out_stream_tdata\(24);
  out_stream_TDATA(30) <= \^out_stream_tdata\(24);
  out_stream_TDATA(29) <= \^out_stream_tdata\(24);
  out_stream_TDATA(28) <= \^out_stream_tdata\(24);
  out_stream_TDATA(27) <= \^out_stream_tdata\(24);
  out_stream_TDATA(26) <= \^out_stream_tdata\(24);
  out_stream_TDATA(25) <= \^out_stream_tdata\(24);
  out_stream_TDATA(24) <= \^out_stream_tdata\(24);
  out_stream_TDATA(23) <= \^out_stream_tdata\(16);
  out_stream_TDATA(22) <= \^out_stream_tdata\(16);
  out_stream_TDATA(21) <= \^out_stream_tdata\(16);
  out_stream_TDATA(20) <= \^out_stream_tdata\(16);
  out_stream_TDATA(19) <= \^out_stream_tdata\(16);
  out_stream_TDATA(18) <= \^out_stream_tdata\(16);
  out_stream_TDATA(17) <= \^out_stream_tdata\(16);
  out_stream_TDATA(16) <= \^out_stream_tdata\(16);
  out_stream_TDATA(15) <= \^out_stream_tdata\(8);
  out_stream_TDATA(14) <= \^out_stream_tdata\(8);
  out_stream_TDATA(13) <= \^out_stream_tdata\(8);
  out_stream_TDATA(12) <= \^out_stream_tdata\(8);
  out_stream_TDATA(11) <= \^out_stream_tdata\(8);
  out_stream_TDATA(10) <= \^out_stream_tdata\(8);
  out_stream_TDATA(9) <= \^out_stream_tdata\(8);
  out_stream_TDATA(8) <= \^out_stream_tdata\(8);
  out_stream_TDATA(7) <= \^out_stream_tdata\(0);
  out_stream_TDATA(6) <= \^out_stream_tdata\(0);
  out_stream_TDATA(5) <= \^out_stream_tdata\(0);
  out_stream_TDATA(4) <= \^out_stream_tdata\(0);
  out_stream_TDATA(3) <= \^out_stream_tdata\(0);
  out_stream_TDATA(2) <= \^out_stream_tdata\(0);
  out_stream_TDATA(1) <= \^out_stream_tdata\(0);
  out_stream_TDATA(0) <= \^out_stream_tdata\(0);
  s_axi_CONTROL_BUS_BRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_BRESP(0) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(1) <= \<const0>\;
  s_axi_CONTROL_BUS_RRESP(0) <= \<const0>\;
Block_Mat_exit29635_U0: entity work.base_canny_edge_0_1_Block_Mat_exit29635_s
     port map (
      Block_Mat_exit29635_U0_ap_continue => Block_Mat_exit29635_U0_ap_continue,
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      E(0) => Block_Mat_exit29635_U0_n_0,
      Q(0) => Loop_2_proc_U0_n_12,
      \ap_CS_fsm_reg[2]_0\(1) => Block_Mat_exit29635_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\(0) => Block_Mat_exit29635_U0_n_4,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => Block_Mat_exit29635_U0_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => Block_Mat_exit29635_U0_n_7,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      col_packets_cast_loc_empty_n => col_packets_cast_loc_empty_n,
      col_packets_cast_loc_full_n => col_packets_cast_loc_full_n,
      \in\(19 downto 0) => Block_Mat_exit29635_U0_ap_return(19 downto 0),
      int_ap_start_reg => Block_Mat_exit29635_U0_n_1,
      internal_full_n_reg(0) => Loop_1_proc_U0_ap_ready,
      p_reg_reg(19 downto 0) => rows_V(19 downto 0),
      p_reg_reg_0(8 downto 0) => cols_V(10 downto 2),
      packets_cast_loc_cha_empty_n => packets_cast_loc_cha_empty_n,
      shiftReg_ce => shiftReg_ce_1,
      shiftReg_ce_0 => shiftReg_ce
    );
Duplicate_U0: entity work.base_canny_edge_0_1_Duplicate_canny
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_3,
      Q(0) => Duplicate_U0_n_0,
      S(0) => canny_edge_CONTROL_BUS_s_axi_U_n_32,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[2]_i_2_0\(8 downto 0) => rows_V(8 downto 0),
      \ap_CS_fsm_reg[3]_i_2_0\(8 downto 0) => cols_V(8 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => Duplicate_U0_n_8,
      ap_enable_reg_pp0_iter1_reg_1 => Duplicate_U0_n_10,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg(0) => shiftReg_ce_2,
      internal_full_n_reg_0 => Loop_1_proc_U0_n_1,
      mOutPtr110_out => mOutPtr110_out,
      src1_data_stream_0_s_full_n => src1_data_stream_0_s_full_n,
      src2_data_stream_0_s_full_n => src2_data_stream_0_s_full_n,
      src_bw_data_stream_0_empty_n => src_bw_data_stream_0_empty_n,
      \t_V_4_reg_167_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_82,
      \t_V_4_reg_167_reg[10]_0\(1 downto 0) => t_V_4_reg_167_reg(10 downto 9),
      \t_V_reg_156_reg[10]_0\(1) => Duplicate_U0_n_4,
      \t_V_reg_156_reg[10]_0\(0) => Duplicate_U0_n_5
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Loop_1_proc_U0: entity work.base_canny_edge_0_1_Loop_1_proc_canny
     port map (
      D(7 downto 0) => Loop_1_proc_U0_src_bw_data_stream_0_V_din(7 downto 0),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      E(0) => shiftReg_ce_4,
      Loop_1_proc_U0_ap_idle => Loop_1_proc_U0_ap_idle,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0,
      \ap_CS_fsm_reg[4]_0\ => Loop_1_proc_U0_n_1,
      ap_clk => ap_clk,
      ap_ready => Loop_1_proc_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      in_stream_TDATA(31 downto 0) => in_stream_TDATA(31 downto 0),
      in_stream_TREADY => in_stream_TREADY,
      in_stream_TVALID => in_stream_TVALID,
      int_ap_ready_reg(0) => Block_Mat_exit29635_U0_ap_ready,
      \out\(19 downto 0) => packets_cast_loc_cha_dout(19 downto 0),
      packets_cast_loc_cha_empty_n => packets_cast_loc_cha_empty_n,
      src_bw_data_stream_0_full_n => src_bw_data_stream_0_full_n
    );
Loop_2_proc_U0: entity work.base_canny_edge_0_1_Loop_2_proc_canny
     port map (
      D(0) => canny_edges_data_str_dout(7),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      E(0) => Loop_2_proc_U0_col_packets_cast_loc_read,
      Loop_1_proc_U0_ap_idle => Loop_1_proc_U0_ap_idle,
      Loop_2_proc_U0_ap_done => Loop_2_proc_U0_ap_done,
      Loop_2_proc_U0_canny_edges_data_stream_0_V_read => Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
      Q(10 downto 0) => rows_V(10 downto 0),
      S(1) => canny_edge_CONTROL_BUS_s_axi_U_n_372,
      S(0) => canny_edge_CONTROL_BUS_s_axi_U_n_373,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\(0) => Loop_2_proc_U0_n_12,
      \ap_CS_fsm_reg[0]_1\ => Loop_2_proc_U0_n_16,
      \ap_CS_fsm_reg[1]_0\(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      canny_edges_data_str_empty_n => canny_edges_data_str_empty_n,
      col_packets_cast_loc_empty_n => col_packets_cast_loc_empty_n,
      int_ap_idle_reg(0) => gradient_decompositi_U0_n_50,
      int_ap_idle_reg_0(0) => Sobel_1_U0_n_46,
      \int_rows_V_reg[4]\ => Loop_2_proc_U0_n_10,
      \out\(8 downto 0) => col_packets_cast_loc_dout(8 downto 0),
      out_stream_TDATA(3) => \^out_stream_tdata\(24),
      out_stream_TDATA(2) => \^out_stream_tdata\(16),
      out_stream_TDATA(1) => \^out_stream_tdata\(8),
      out_stream_TDATA(0) => \^out_stream_tdata\(0),
      out_stream_TLAST(0) => out_stream_TLAST(0),
      out_stream_TREADY => out_stream_TREADY,
      out_stream_TUSER(0) => out_stream_TUSER(0),
      \out_stream_last_V_1_state_reg[0]_0\ => out_stream_TVALID,
      \tmp_116_mid2_v_reg_386_reg[10]_0\(6 downto 3) => ap_phi_mux_r1_i_i_phi_fu_154_p4(10 downto 7),
      \tmp_116_mid2_v_reg_386_reg[10]_0\(2 downto 0) => ap_phi_mux_r1_i_i_phi_fu_154_p4(2 downto 0),
      \tmp_116_mid2_v_reg_386_reg[2]_0\(0) => r2_fu_221_p2(3),
      \tmp_147_i_i3_reg_381_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_376,
      \tmp_147_i_i3_reg_381_reg[0]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_382,
      \tmp_147_i_i3_reg_381_reg[0]_2\ => canny_edge_CONTROL_BUS_s_axi_U_n_379,
      \tmp_147_i_i3_reg_381_reg[0]_3\ => canny_edge_CONTROL_BUS_s_axi_U_n_380,
      \tmp_147_i_i3_reg_381_reg[0]_4\ => canny_edge_CONTROL_BUS_s_axi_U_n_374,
      \tmp_147_i_i_mid1_reg_376[0]_i_3_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_378,
      \tmp_147_i_i_mid1_reg_376[0]_i_4\ => canny_edge_CONTROL_BUS_s_axi_U_n_381,
      \tmp_147_i_i_mid1_reg_376_reg[0]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_375,
      \tmp_147_i_i_mid1_reg_376_reg[0]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_377
    );
Sobel_1_U0: entity work.base_canny_edge_0_1_Sobel_1_canny
     port map (
      ADDRBWRADDR(1 downto 0) => tmp_123_reg_1593(1 downto 0),
      D(1 downto 0) => col_assign_3_t_fu_954_p2(1 downto 0),
      DI(3) => canny_edge_CONTROL_BUS_s_axi_U_n_157,
      DI(2) => canny_edge_CONTROL_BUS_s_axi_U_n_158,
      DI(1) => canny_edge_CONTROL_BUS_s_axi_U_n_159,
      DI(0) => canny_edge_CONTROL_BUS_s_axi_U_n_160,
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_5,
      \ImagLoc_x_reg_1562_reg[0]\ => Sobel_1_U0_n_8,
      \ImagLoc_x_reg_1562_reg[10]\(9) => Sobel_1_U0_n_26,
      \ImagLoc_x_reg_1562_reg[10]\(8) => Sobel_1_U0_n_27,
      \ImagLoc_x_reg_1562_reg[10]\(7) => Sobel_1_U0_n_28,
      \ImagLoc_x_reg_1562_reg[10]\(6) => Sobel_1_U0_n_29,
      \ImagLoc_x_reg_1562_reg[10]\(5) => Sobel_1_U0_n_30,
      \ImagLoc_x_reg_1562_reg[10]\(4) => Sobel_1_U0_n_31,
      \ImagLoc_x_reg_1562_reg[10]\(3) => Sobel_1_U0_n_32,
      \ImagLoc_x_reg_1562_reg[10]\(2) => Sobel_1_U0_n_33,
      \ImagLoc_x_reg_1562_reg[10]\(1) => Sobel_1_U0_n_34,
      \ImagLoc_x_reg_1562_reg[10]\(0) => Sobel_1_U0_n_35,
      Q(9 downto 8) => t_V_reg_309(10 downto 9),
      Q(7 downto 0) => t_V_reg_309(7 downto 0),
      S(1) => canny_edge_CONTROL_BUS_s_axi_U_n_151,
      S(0) => canny_edge_CONTROL_BUS_s_axi_U_n_152,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]_0\(0) => Sobel_1_U0_n_46,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => Sobel_1_U0_n_25,
      \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\ => Sobel_1_U0_n_88,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \brmerge_reg_1598_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_165,
      \brmerge_reg_1598_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_166,
      \exitcond388_i_reg_1553_reg[0]\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_153,
      \exitcond388_i_reg_1553_reg[0]\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_154,
      \exitcond388_i_reg_1553_reg[0]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_155,
      \exitcond388_i_reg_1553_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_156,
      exitcond389_i_fu_472_p2_carry => canny_edge_CONTROL_BUS_s_axi_U_n_398,
      exitcond389_i_fu_472_p2_carry_0 => canny_edge_CONTROL_BUS_s_axi_U_n_395,
      exitcond389_i_fu_472_p2_carry_1 => canny_edge_CONTROL_BUS_s_axi_U_n_396,
      exitcond389_i_fu_472_p2_carry_2 => canny_edge_CONTROL_BUS_s_axi_U_n_397,
      mOutPtr110_out => mOutPtr110_out_6,
      \p_assign_6_1_reg_1482_reg[0]\(0) => tmp_77_fu_745_p3(0),
      \p_assign_6_1_reg_1482_reg[10]\(8) => Sobel_1_U0_n_68,
      \p_assign_6_1_reg_1482_reg[10]\(7) => Sobel_1_U0_n_69,
      \p_assign_6_1_reg_1482_reg[10]\(6) => Sobel_1_U0_n_70,
      \p_assign_6_1_reg_1482_reg[10]\(5) => Sobel_1_U0_n_71,
      \p_assign_6_1_reg_1482_reg[10]\(4) => Sobel_1_U0_n_72,
      \p_assign_6_1_reg_1482_reg[10]\(3) => Sobel_1_U0_n_73,
      \p_assign_6_1_reg_1482_reg[10]\(2) => Sobel_1_U0_n_74,
      \p_assign_6_1_reg_1482_reg[10]\(1) => Sobel_1_U0_n_75,
      \p_assign_6_1_reg_1482_reg[10]\(0) => Sobel_1_U0_n_76,
      \p_assign_6_1_reg_1482_reg[1]\ => Sobel_1_U0_n_9,
      \p_assign_6_2_reg_1500_reg[0]\(0) => tmp_80_fu_769_p3(0),
      \p_assign_6_2_reg_1500_reg[10]\(9) => Sobel_1_U0_n_58,
      \p_assign_6_2_reg_1500_reg[10]\(8) => Sobel_1_U0_n_59,
      \p_assign_6_2_reg_1500_reg[10]\(7) => Sobel_1_U0_n_60,
      \p_assign_6_2_reg_1500_reg[10]\(6) => Sobel_1_U0_n_61,
      \p_assign_6_2_reg_1500_reg[10]\(5) => Sobel_1_U0_n_62,
      \p_assign_6_2_reg_1500_reg[10]\(4) => Sobel_1_U0_n_63,
      \p_assign_6_2_reg_1500_reg[10]\(3) => Sobel_1_U0_n_64,
      \p_assign_6_2_reg_1500_reg[10]\(2) => Sobel_1_U0_n_65,
      \p_assign_6_2_reg_1500_reg[10]\(1) => Sobel_1_U0_n_66,
      \p_assign_6_2_reg_1500_reg[10]\(0) => Sobel_1_U0_n_67,
      \p_assign_7_1_reg_1495_reg[1]\(0) => p_assign_7_1_reg_1495(1),
      p_dst_data_stream_V_din(11) => Sobel_1_U0_p_dst_data_stream_V_din(15),
      p_dst_data_stream_V_din(10 downto 0) => Sobel_1_U0_p_dst_data_stream_V_din(10 downto 0),
      \p_p2_i_i_reg_1574_reg[10]\(0) => Sobel_1_U0_n_44,
      \p_p2_i_i_reg_1574_reg[1]\ => Sobel_1_U0_n_23,
      \p_p2_i_i_reg_1574_reg[2]\ => Sobel_1_U0_n_36,
      \p_p2_i_i_reg_1574_reg[3]\ => Sobel_1_U0_n_37,
      \p_p2_i_i_reg_1574_reg[4]\ => Sobel_1_U0_n_38,
      \p_p2_i_i_reg_1574_reg[5]\ => Sobel_1_U0_n_39,
      \p_p2_i_i_reg_1574_reg[6]\ => Sobel_1_U0_n_40,
      \p_p2_i_i_reg_1574_reg[7]\ => Sobel_1_U0_n_41,
      \p_p2_i_i_reg_1574_reg[8]\ => Sobel_1_U0_n_42,
      \p_p2_i_i_reg_1574_reg[9]\ => Sobel_1_U0_n_43,
      \reg_331_reg[7]\(7 downto 0) => src2_data_stream_0_s_dout(7 downto 0),
      \row_assign_10_1_t_reg_1543_reg[1]\(1) => row_assign_10_1_t_fu_792_p2(1),
      \row_assign_10_1_t_reg_1543_reg[1]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_207,
      row_assign_10_2_t_fu_796_p2(0) => row_assign_10_2_t_fu_796_p2(1),
      \row_assign_10_2_t_reg_1548_reg[0]\ => canny_edge_CONTROL_BUS_s_axi_U_n_393,
      sobel_gy_data_stream_full_n => sobel_gy_data_stream_full_n,
      src2_data_stream_0_s_empty_n => src2_data_stream_0_s_empty_n,
      src2_data_stream_0_s_full_n => src2_data_stream_0_s_full_n,
      \t_V_3_reg_320_reg[10]\(10 downto 1) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg\(10 downto 1),
      \t_V_3_reg_320_reg[10]\(0) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg__0\(0),
      tmp_103_fu_586_p3 => \grp_Filter2D_fu_96/tmp_103_fu_586_p3\,
      tmp_105_fu_628_p3 => \grp_Filter2D_fu_96/tmp_105_fu_628_p3\,
      tmp_108_fu_665_p3 => \grp_Filter2D_fu_96/tmp_108_fu_665_p3\,
      tmp_116_reg_1518(0) => tmp_116_reg_1518(1),
      \tmp_116_reg_1518_reg[1]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_194,
      \tmp_116_reg_1518_reg[1]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_195,
      \tmp_116_reg_1518_reg[1]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_200,
      \tmp_116_reg_1518_reg[1]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_392,
      tmp_117_fu_787_p2(0) => tmp_117_fu_787_p2(1),
      tmp_121_reg_1568 => \grp_Filter2D_fu_96/tmp_121_reg_1568\,
      \tmp_216_1_fu_641_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_187,
      \tmp_216_1_fu_641_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_188,
      \tmp_216_1_fu_641_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_189,
      \tmp_216_1_fu_641_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_190,
      \tmp_216_2_fu_678_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_169,
      \tmp_216_2_fu_678_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_170,
      \tmp_216_2_fu_678_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_171,
      \tmp_216_2_fu_678_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_172,
      \tmp_226_2_fu_693_p2_carry__0\(11 downto 0) => rows_V(11 downto 0),
      \tmp_58_reg_1435_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_387,
      \tmp_58_reg_1435_reg[0]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_208,
      \tmp_58_reg_1435_reg[0]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_209,
      \tmp_58_reg_1435_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_210,
      \tmp_58_reg_1435_reg[0]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_168,
      \tmp_58_reg_1435_reg[0]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_212,
      \tmp_61_reg_1457_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_167,
      \tmp_61_reg_1457_reg[0]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_148,
      \tmp_61_reg_1457_reg[0]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_149,
      \tmp_61_reg_1457_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_150,
      \tmp_61_reg_1457_reg[0]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_211,
      \tmp_65_fu_880_p2_carry__0\(11 downto 0) => cols_V(11 downto 0),
      \tmp_67_fu_893_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_161,
      \tmp_67_fu_893_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_162,
      \tmp_67_fu_893_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_163,
      \tmp_67_fu_893_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_164,
      \tmp_68_reg_1464_reg[10]\(8) => Sobel_1_U0_n_77,
      \tmp_68_reg_1464_reg[10]\(7) => Sobel_1_U0_n_78,
      \tmp_68_reg_1464_reg[10]\(6) => Sobel_1_U0_n_79,
      \tmp_68_reg_1464_reg[10]\(5) => Sobel_1_U0_n_80,
      \tmp_68_reg_1464_reg[10]\(4) => Sobel_1_U0_n_81,
      \tmp_68_reg_1464_reg[10]\(3) => Sobel_1_U0_n_82,
      \tmp_68_reg_1464_reg[10]\(2) => Sobel_1_U0_n_83,
      \tmp_68_reg_1464_reg[10]\(1) => Sobel_1_U0_n_84,
      \tmp_68_reg_1464_reg[10]\(0) => Sobel_1_U0_n_85,
      \tmp_70_fu_599_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_173,
      \tmp_70_fu_599_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_174,
      \tmp_70_fu_599_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_175,
      \tmp_70_fu_599_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_176,
      \tmp_77_reg_1523_reg[1]\(1 downto 0) => tmp_77_reg_1523(1 downto 0),
      \tmp_77_reg_1523_reg[1]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_192,
      \tmp_77_reg_1523_reg[1]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_193,
      \tmp_77_reg_1523_reg[1]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_199,
      \tmp_77_reg_1523_reg[1]_2\ => canny_edge_CONTROL_BUS_s_axi_U_n_191,
      tmp_80_reg_1528(1 downto 0) => tmp_80_reg_1528(1 downto 0),
      \tmp_80_reg_1528_reg[1]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_177,
      \tmp_80_reg_1528_reg[1]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_178,
      \tmp_80_reg_1528_reg[1]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_201,
      \x_reg_1588_reg[10]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_186,
      \x_reg_1588_reg[10]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_196,
      \x_reg_1588_reg[10]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_197,
      \x_reg_1588_reg[10]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_198,
      \x_reg_1588_reg[4]\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_179,
      \x_reg_1588_reg[4]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_180,
      \x_reg_1588_reg[4]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_181,
      \x_reg_1588_reg[8]\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_182,
      \x_reg_1588_reg[8]\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_183,
      \x_reg_1588_reg[8]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_184,
      \x_reg_1588_reg[8]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_185
    );
Sobel_U0: entity work.base_canny_edge_0_1_Sobel_canny
     port map (
      ADDRBWRADDR(1 downto 0) => tmp_123_reg_1593_23(1 downto 0),
      D(1 downto 0) => col_assign_3_t_fu_954_p2_26(1 downto 0),
      DI(3) => canny_edge_CONTROL_BUS_s_axi_U_n_92,
      DI(2) => canny_edge_CONTROL_BUS_s_axi_U_n_93,
      DI(1) => canny_edge_CONTROL_BUS_s_axi_U_n_94,
      DI(0) => canny_edge_CONTROL_BUS_s_axi_U_n_95,
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_8,
      \ImagLoc_x_reg_1562_reg[0]\ => Sobel_U0_n_8,
      \ImagLoc_x_reg_1562_reg[10]\(9) => Sobel_U0_n_26,
      \ImagLoc_x_reg_1562_reg[10]\(8) => Sobel_U0_n_27,
      \ImagLoc_x_reg_1562_reg[10]\(7) => Sobel_U0_n_28,
      \ImagLoc_x_reg_1562_reg[10]\(6) => Sobel_U0_n_29,
      \ImagLoc_x_reg_1562_reg[10]\(5) => Sobel_U0_n_30,
      \ImagLoc_x_reg_1562_reg[10]\(4) => Sobel_U0_n_31,
      \ImagLoc_x_reg_1562_reg[10]\(3) => Sobel_U0_n_32,
      \ImagLoc_x_reg_1562_reg[10]\(2) => Sobel_U0_n_33,
      \ImagLoc_x_reg_1562_reg[10]\(1) => Sobel_U0_n_34,
      \ImagLoc_x_reg_1562_reg[10]\(0) => Sobel_U0_n_35,
      Q(9 downto 8) => t_V_reg_309_15(10 downto 9),
      Q(7 downto 0) => t_V_reg_309_15(7 downto 0),
      S(1) => canny_edge_CONTROL_BUS_s_axi_U_n_86,
      S(0) => canny_edge_CONTROL_BUS_s_axi_U_n_87,
      \ap_CS_fsm_reg[1]_0\(1) => ap_CS_fsm_state2_12,
      \ap_CS_fsm_reg[1]_0\(0) => Sobel_U0_n_46,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => Sobel_U0_n_25,
      \ap_reg_pp0_iter9_or_cond_i_reg_1580_reg[0]\ => Sobel_U0_n_88,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \brmerge_reg_1598_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_100,
      \brmerge_reg_1598_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_101,
      \exitcond388_i_reg_1553_reg[0]\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_88,
      \exitcond388_i_reg_1553_reg[0]\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_89,
      \exitcond388_i_reg_1553_reg[0]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_90,
      \exitcond388_i_reg_1553_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_91,
      exitcond389_i_fu_472_p2_carry => canny_edge_CONTROL_BUS_s_axi_U_n_398,
      exitcond389_i_fu_472_p2_carry_0 => canny_edge_CONTROL_BUS_s_axi_U_n_395,
      exitcond389_i_fu_472_p2_carry_1 => canny_edge_CONTROL_BUS_s_axi_U_n_396,
      exitcond389_i_fu_472_p2_carry_2 => canny_edge_CONTROL_BUS_s_axi_U_n_397,
      mOutPtr110_out => mOutPtr110_out_9,
      \p_assign_6_1_reg_1482_reg[0]\(0) => tmp_77_fu_745_p3_16(0),
      \p_assign_6_1_reg_1482_reg[10]\(8) => Sobel_U0_n_68,
      \p_assign_6_1_reg_1482_reg[10]\(7) => Sobel_U0_n_69,
      \p_assign_6_1_reg_1482_reg[10]\(6) => Sobel_U0_n_70,
      \p_assign_6_1_reg_1482_reg[10]\(5) => Sobel_U0_n_71,
      \p_assign_6_1_reg_1482_reg[10]\(4) => Sobel_U0_n_72,
      \p_assign_6_1_reg_1482_reg[10]\(3) => Sobel_U0_n_73,
      \p_assign_6_1_reg_1482_reg[10]\(2) => Sobel_U0_n_74,
      \p_assign_6_1_reg_1482_reg[10]\(1) => Sobel_U0_n_75,
      \p_assign_6_1_reg_1482_reg[10]\(0) => Sobel_U0_n_76,
      \p_assign_6_1_reg_1482_reg[1]\ => Sobel_U0_n_9,
      \p_assign_6_2_reg_1500_reg[0]\(0) => tmp_80_fu_769_p3_20(0),
      \p_assign_6_2_reg_1500_reg[10]\(9) => Sobel_U0_n_58,
      \p_assign_6_2_reg_1500_reg[10]\(8) => Sobel_U0_n_59,
      \p_assign_6_2_reg_1500_reg[10]\(7) => Sobel_U0_n_60,
      \p_assign_6_2_reg_1500_reg[10]\(6) => Sobel_U0_n_61,
      \p_assign_6_2_reg_1500_reg[10]\(5) => Sobel_U0_n_62,
      \p_assign_6_2_reg_1500_reg[10]\(4) => Sobel_U0_n_63,
      \p_assign_6_2_reg_1500_reg[10]\(3) => Sobel_U0_n_64,
      \p_assign_6_2_reg_1500_reg[10]\(2) => Sobel_U0_n_65,
      \p_assign_6_2_reg_1500_reg[10]\(1) => Sobel_U0_n_66,
      \p_assign_6_2_reg_1500_reg[10]\(0) => Sobel_U0_n_67,
      \p_assign_7_1_reg_1495_reg[1]\(0) => p_assign_7_1_reg_1495_13(1),
      p_dst_data_stream_V_din(11) => Sobel_U0_p_dst_data_stream_V_din(15),
      p_dst_data_stream_V_din(10 downto 0) => Sobel_U0_p_dst_data_stream_V_din(10 downto 0),
      \p_p2_i_i_reg_1574_reg[10]\(0) => Sobel_U0_n_44,
      \p_p2_i_i_reg_1574_reg[1]\ => Sobel_U0_n_23,
      \p_p2_i_i_reg_1574_reg[2]\ => Sobel_U0_n_36,
      \p_p2_i_i_reg_1574_reg[3]\ => Sobel_U0_n_37,
      \p_p2_i_i_reg_1574_reg[4]\ => Sobel_U0_n_38,
      \p_p2_i_i_reg_1574_reg[5]\ => Sobel_U0_n_39,
      \p_p2_i_i_reg_1574_reg[6]\ => Sobel_U0_n_40,
      \p_p2_i_i_reg_1574_reg[7]\ => Sobel_U0_n_41,
      \p_p2_i_i_reg_1574_reg[8]\ => Sobel_U0_n_42,
      \p_p2_i_i_reg_1574_reg[9]\ => Sobel_U0_n_43,
      \reg_331_reg[7]\(7 downto 0) => src1_data_stream_0_s_dout(7 downto 0),
      \row_assign_10_1_t_reg_1543_reg[1]\(1) => row_assign_10_1_t_fu_792_p2_25(1),
      \row_assign_10_1_t_reg_1543_reg[1]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_142,
      row_assign_10_2_t_fu_796_p2(0) => row_assign_10_2_t_fu_796_p2_28(1),
      \row_assign_10_2_t_reg_1548_reg[0]\ => canny_edge_CONTROL_BUS_s_axi_U_n_391,
      sobel_gx_data_stream_full_n => sobel_gx_data_stream_full_n,
      src1_data_stream_0_s_empty_n => src1_data_stream_0_s_empty_n,
      src1_data_stream_0_s_full_n => src1_data_stream_0_s_full_n,
      \t_V_3_reg_320_reg[10]\(10 downto 1) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg_11\(10 downto 1),
      \t_V_3_reg_320_reg[10]\(0) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg__0_10\(0),
      tmp_103_fu_586_p3 => \grp_Filter2D_fu_96/tmp_103_fu_586_p3_18\,
      tmp_105_fu_628_p3 => \grp_Filter2D_fu_96/tmp_105_fu_628_p3_14\,
      tmp_108_fu_665_p3 => \grp_Filter2D_fu_96/tmp_108_fu_665_p3_17\,
      tmp_116_reg_1518(0) => tmp_116_reg_1518_19(1),
      \tmp_116_reg_1518_reg[1]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_129,
      \tmp_116_reg_1518_reg[1]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_130,
      \tmp_116_reg_1518_reg[1]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_135,
      \tmp_116_reg_1518_reg[1]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_390,
      tmp_117_fu_787_p2(0) => tmp_117_fu_787_p2_27(1),
      tmp_121_reg_1568 => \grp_Filter2D_fu_96/tmp_121_reg_1568_22\,
      \tmp_216_1_fu_641_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_122,
      \tmp_216_1_fu_641_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_123,
      \tmp_216_1_fu_641_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_124,
      \tmp_216_1_fu_641_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_125,
      \tmp_216_2_fu_678_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_104,
      \tmp_216_2_fu_678_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_105,
      \tmp_216_2_fu_678_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_106,
      \tmp_216_2_fu_678_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_107,
      \tmp_226_2_fu_693_p2_carry__0\(11 downto 0) => rows_V(11 downto 0),
      \tmp_58_reg_1435_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_386,
      \tmp_58_reg_1435_reg[0]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_143,
      \tmp_58_reg_1435_reg[0]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_144,
      \tmp_58_reg_1435_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_145,
      \tmp_58_reg_1435_reg[0]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_103,
      \tmp_58_reg_1435_reg[0]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_147,
      \tmp_61_reg_1457_reg[0]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_102,
      \tmp_61_reg_1457_reg[0]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_83,
      \tmp_61_reg_1457_reg[0]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_84,
      \tmp_61_reg_1457_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_85,
      \tmp_61_reg_1457_reg[0]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_146,
      \tmp_65_fu_880_p2_carry__0\(11 downto 0) => cols_V(11 downto 0),
      \tmp_67_fu_893_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_96,
      \tmp_67_fu_893_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_97,
      \tmp_67_fu_893_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_98,
      \tmp_67_fu_893_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_99,
      \tmp_68_reg_1464_reg[10]\(8) => Sobel_U0_n_77,
      \tmp_68_reg_1464_reg[10]\(7) => Sobel_U0_n_78,
      \tmp_68_reg_1464_reg[10]\(6) => Sobel_U0_n_79,
      \tmp_68_reg_1464_reg[10]\(5) => Sobel_U0_n_80,
      \tmp_68_reg_1464_reg[10]\(4) => Sobel_U0_n_81,
      \tmp_68_reg_1464_reg[10]\(3) => Sobel_U0_n_82,
      \tmp_68_reg_1464_reg[10]\(2) => Sobel_U0_n_83,
      \tmp_68_reg_1464_reg[10]\(1) => Sobel_U0_n_84,
      \tmp_68_reg_1464_reg[10]\(0) => Sobel_U0_n_85,
      \tmp_70_fu_599_p2_carry__0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_108,
      \tmp_70_fu_599_p2_carry__0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_109,
      \tmp_70_fu_599_p2_carry__0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_110,
      \tmp_70_fu_599_p2_carry__0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_111,
      \tmp_77_reg_1523_reg[1]\(1 downto 0) => tmp_77_reg_1523_7(1 downto 0),
      \tmp_77_reg_1523_reg[1]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_127,
      \tmp_77_reg_1523_reg[1]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_128,
      \tmp_77_reg_1523_reg[1]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_134,
      \tmp_77_reg_1523_reg[1]_2\ => canny_edge_CONTROL_BUS_s_axi_U_n_126,
      tmp_80_reg_1528(1 downto 0) => tmp_80_reg_1528_21(1 downto 0),
      \tmp_80_reg_1528_reg[1]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_112,
      \tmp_80_reg_1528_reg[1]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_113,
      \tmp_80_reg_1528_reg[1]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_136,
      \x_reg_1588_reg[10]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_121,
      \x_reg_1588_reg[10]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_131,
      \x_reg_1588_reg[10]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_132,
      \x_reg_1588_reg[10]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_133,
      \x_reg_1588_reg[4]\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_114,
      \x_reg_1588_reg[4]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_115,
      \x_reg_1588_reg[4]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_116,
      \x_reg_1588_reg[8]\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_117,
      \x_reg_1588_reg[8]\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_118,
      \x_reg_1588_reg[8]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_119,
      \x_reg_1588_reg[8]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_120
    );
ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => canny_edge_CONTROL_BUS_s_axi_U_n_388,
      Q => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      R => '0'
    );
ap_sync_reg_Loop_1_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => canny_edge_CONTROL_BUS_s_axi_U_n_389,
      Q => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0,
      R => '0'
    );
canny_edge_CONTROL_BUS_s_axi_U: entity work.base_canny_edge_0_1_canny_edge_CONTROL_BUS_s_axi
     port map (
      ADDRBWRADDR(1 downto 0) => tmp_123_reg_1593_23(1 downto 0),
      AXI_LITE_clk => AXI_LITE_clk,
      CO(0) => exitcond8_fu_187_p2,
      D(1 downto 0) => col_assign_3_t_fu_954_p2_26(1 downto 0),
      DI(3) => canny_edge_CONTROL_BUS_s_axi_U_n_92,
      DI(2) => canny_edge_CONTROL_BUS_s_axi_U_n_93,
      DI(1) => canny_edge_CONTROL_BUS_s_axi_U_n_94,
      DI(0) => canny_edge_CONTROL_BUS_s_axi_U_n_95,
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CONTROL_BUS_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CONTROL_BUS_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CONTROL_BUS_WREADY,
      Loop_2_proc_U0_ap_done => Loop_2_proc_U0_ap_done,
      O(0) => tmp_11_fu_365_p2,
      Q(9 downto 8) => t_V_reg_309_15(10 downto 9),
      Q(7 downto 0) => t_V_reg_309_15(7 downto 0),
      S(0) => canny_edge_CONTROL_BUS_s_axi_U_n_32,
      \ap_CS_fsm_reg[0]_i_2_0\(31) => gradient_decompositi_U0_n_52,
      \ap_CS_fsm_reg[0]_i_2_0\(30) => gradient_decompositi_U0_n_53,
      \ap_CS_fsm_reg[0]_i_2_0\(29) => gradient_decompositi_U0_n_54,
      \ap_CS_fsm_reg[0]_i_2_0\(28) => gradient_decompositi_U0_n_55,
      \ap_CS_fsm_reg[0]_i_2_0\(27) => gradient_decompositi_U0_n_56,
      \ap_CS_fsm_reg[0]_i_2_0\(26) => gradient_decompositi_U0_n_57,
      \ap_CS_fsm_reg[0]_i_2_0\(25) => gradient_decompositi_U0_n_58,
      \ap_CS_fsm_reg[0]_i_2_0\(24) => gradient_decompositi_U0_n_59,
      \ap_CS_fsm_reg[0]_i_2_0\(23) => gradient_decompositi_U0_n_60,
      \ap_CS_fsm_reg[0]_i_2_0\(22) => gradient_decompositi_U0_n_61,
      \ap_CS_fsm_reg[0]_i_2_0\(21) => gradient_decompositi_U0_n_62,
      \ap_CS_fsm_reg[0]_i_2_0\(20) => gradient_decompositi_U0_n_63,
      \ap_CS_fsm_reg[0]_i_2_0\(19) => gradient_decompositi_U0_n_64,
      \ap_CS_fsm_reg[0]_i_2_0\(18) => gradient_decompositi_U0_n_65,
      \ap_CS_fsm_reg[0]_i_2_0\(17) => gradient_decompositi_U0_n_66,
      \ap_CS_fsm_reg[0]_i_2_0\(16) => gradient_decompositi_U0_n_67,
      \ap_CS_fsm_reg[0]_i_2_0\(15) => gradient_decompositi_U0_n_68,
      \ap_CS_fsm_reg[0]_i_2_0\(14) => gradient_decompositi_U0_n_69,
      \ap_CS_fsm_reg[0]_i_2_0\(13) => gradient_decompositi_U0_n_70,
      \ap_CS_fsm_reg[0]_i_2_0\(12) => gradient_decompositi_U0_n_71,
      \ap_CS_fsm_reg[0]_i_2_0\(11) => gradient_decompositi_U0_n_72,
      \ap_CS_fsm_reg[0]_i_2_0\(10) => gradient_decompositi_U0_n_73,
      \ap_CS_fsm_reg[0]_i_2_0\(9) => gradient_decompositi_U0_n_74,
      \ap_CS_fsm_reg[0]_i_2_0\(8) => gradient_decompositi_U0_n_75,
      \ap_CS_fsm_reg[0]_i_2_0\(7) => gradient_decompositi_U0_n_76,
      \ap_CS_fsm_reg[0]_i_2_0\(6) => gradient_decompositi_U0_n_77,
      \ap_CS_fsm_reg[0]_i_2_0\(5) => gradient_decompositi_U0_n_78,
      \ap_CS_fsm_reg[0]_i_2_0\(4) => gradient_decompositi_U0_n_79,
      \ap_CS_fsm_reg[0]_i_2_0\(3) => gradient_decompositi_U0_n_80,
      \ap_CS_fsm_reg[0]_i_2_0\(2) => gradient_decompositi_U0_n_81,
      \ap_CS_fsm_reg[0]_i_2_0\(1) => gradient_decompositi_U0_n_82,
      \ap_CS_fsm_reg[0]_i_2_0\(0) => gradient_decompositi_U0_n_83,
      \ap_CS_fsm_reg[1]\ => canny_edge_CONTROL_BUS_s_axi_U_n_213,
      \ap_CS_fsm_reg[2]\(0) => ap_CS_fsm_state2_33,
      \ap_CS_fsm_reg[2]_i_2\(1) => Duplicate_U0_n_4,
      \ap_CS_fsm_reg[2]_i_2\(0) => Duplicate_U0_n_5,
      \ap_CS_fsm_reg[3]_i_2\(1 downto 0) => t_V_4_reg_167_reg(10 downto 9),
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_ready => Loop_1_proc_U0_ap_ready,
      ap_reg_pp0_iter1_or_cond6_reg_924 => ap_reg_pp0_iter1_or_cond6_reg_924,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => canny_edge_CONTROL_BUS_s_axi_U_n_388,
      ap_rst_n_1 => canny_edge_CONTROL_BUS_s_axi_U_n_389,
      ap_rst_n_AXI_LITE_clk => ap_rst_n_AXI_LITE_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready => ap_sync_reg_Block_Mat_exit29635_U0_ap_ready,
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg(0) => Block_Mat_exit29635_U0_ap_ready,
      ap_sync_reg_Block_Mat_exit29635_U0_ap_ready_reg_0 => ap_sync_reg_Loop_1_proc_U0_ap_ready_reg_n_0,
      \col_assign_3_t_reg_1611_reg[1]\(1 downto 0) => tmp_123_reg_1593(1 downto 0),
      col_packets_cast_loc_empty_n => col_packets_cast_loc_empty_n,
      cols_V(31 downto 0) => cols_V(31 downto 0),
      exitcond388_i_fu_804_p2_carry(10 downto 1) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg_11\(10 downto 1),
      exitcond388_i_fu_804_p2_carry(0) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg__0_10\(0),
      exitcond388_i_fu_804_p2_carry_0(10 downto 1) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg\(10 downto 1),
      exitcond388_i_fu_804_p2_carry_0(0) => \grp_Filter2D_fu_96/t_V_3_reg_320_reg__0\(0),
      \int_cols_V_reg[0]_0\(1 downto 0) => col_assign_3_t_fu_954_p2(1 downto 0),
      \int_cols_V_reg[11]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_101,
      \int_cols_V_reg[11]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_133,
      \int_cols_V_reg[11]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_166,
      \int_cols_V_reg[11]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_198,
      \int_cols_V_reg[2]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_114,
      \int_cols_V_reg[2]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_115,
      \int_cols_V_reg[2]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_116,
      \int_cols_V_reg[2]_1\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_179,
      \int_cols_V_reg[2]_1\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_180,
      \int_cols_V_reg[2]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_181,
      \int_cols_V_reg[31]_0\(16) => \p_0_in__1\(31),
      \int_cols_V_reg[31]_0\(15) => \p_0_in__1\(29),
      \int_cols_V_reg[31]_0\(14) => \p_0_in__1\(27),
      \int_cols_V_reg[31]_0\(13) => \p_0_in__1\(25),
      \int_cols_V_reg[31]_0\(12) => \p_0_in__1\(23),
      \int_cols_V_reg[31]_0\(11) => \p_0_in__1\(21),
      \int_cols_V_reg[31]_0\(10) => \p_0_in__1\(19),
      \int_cols_V_reg[31]_0\(9) => \p_0_in__1\(17),
      \int_cols_V_reg[31]_0\(8 downto 6) => \p_0_in__1\(15 downto 13),
      \int_cols_V_reg[31]_0\(5) => \p_0_in__1\(11),
      \int_cols_V_reg[31]_0\(4) => \p_0_in__1\(9),
      \int_cols_V_reg[31]_0\(3) => \p_0_in__1\(7),
      \int_cols_V_reg[31]_0\(2) => \p_0_in__1\(5),
      \int_cols_V_reg[31]_0\(1) => \p_0_in__1\(3),
      \int_cols_V_reg[31]_0\(0) => \p_0_in__1\(1),
      \int_cols_V_reg[31]_1\(0) => ap_condition_pp0_exit_iter0_state3,
      \int_cols_V_reg[31]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_371,
      \int_cols_V_reg[3]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_281,
      \int_cols_V_reg[3]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_282,
      \int_cols_V_reg[6]_0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_117,
      \int_cols_V_reg[6]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_118,
      \int_cols_V_reg[6]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_119,
      \int_cols_V_reg[6]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_120,
      \int_cols_V_reg[6]_1\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_182,
      \int_cols_V_reg[6]_1\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_183,
      \int_cols_V_reg[6]_1\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_184,
      \int_cols_V_reg[6]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_185,
      \int_cols_V_reg[7]_0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_96,
      \int_cols_V_reg[7]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_97,
      \int_cols_V_reg[7]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_98,
      \int_cols_V_reg[7]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_99,
      \int_cols_V_reg[7]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_121,
      \int_cols_V_reg[7]_2\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_157,
      \int_cols_V_reg[7]_2\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_158,
      \int_cols_V_reg[7]_2\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_159,
      \int_cols_V_reg[7]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_160,
      \int_cols_V_reg[7]_3\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_161,
      \int_cols_V_reg[7]_3\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_162,
      \int_cols_V_reg[7]_3\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_163,
      \int_cols_V_reg[7]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_164,
      \int_cols_V_reg[7]_4\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_186,
      \int_cols_V_reg[9]_0\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_88,
      \int_cols_V_reg[9]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_89,
      \int_cols_V_reg[9]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_90,
      \int_cols_V_reg[9]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_91,
      \int_cols_V_reg[9]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_100,
      \int_cols_V_reg[9]_2\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_153,
      \int_cols_V_reg[9]_2\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_154,
      \int_cols_V_reg[9]_2\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_155,
      \int_cols_V_reg[9]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_156,
      \int_cols_V_reg[9]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_165,
      \int_rows_V_reg[0]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_126,
      \int_rows_V_reg[0]_1\(1) => row_assign_10_1_t_fu_792_p2_25(1),
      \int_rows_V_reg[0]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_142,
      \int_rows_V_reg[0]_10\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_394,
      \int_rows_V_reg[0]_2\ => canny_edge_CONTROL_BUS_s_axi_U_n_191,
      \int_rows_V_reg[0]_3\(1) => row_assign_10_1_t_fu_792_p2(1),
      \int_rows_V_reg[0]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_207,
      \int_rows_V_reg[0]_4\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_386,
      \int_rows_V_reg[0]_5\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_387,
      \int_rows_V_reg[0]_6\ => canny_edge_CONTROL_BUS_s_axi_U_n_390,
      \int_rows_V_reg[0]_7\ => canny_edge_CONTROL_BUS_s_axi_U_n_391,
      \int_rows_V_reg[0]_8\ => canny_edge_CONTROL_BUS_s_axi_U_n_392,
      \int_rows_V_reg[0]_9\ => canny_edge_CONTROL_BUS_s_axi_U_n_393,
      \int_rows_V_reg[10]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_103,
      \int_rows_V_reg[10]_1\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_112,
      \int_rows_V_reg[10]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_113,
      \int_rows_V_reg[10]_10\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_211,
      \int_rows_V_reg[10]_11\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_212,
      \int_rows_V_reg[10]_2\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_127,
      \int_rows_V_reg[10]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_128,
      \int_rows_V_reg[10]_3\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_129,
      \int_rows_V_reg[10]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_130,
      \int_rows_V_reg[10]_4\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_146,
      \int_rows_V_reg[10]_5\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_147,
      \int_rows_V_reg[10]_6\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_168,
      \int_rows_V_reg[10]_7\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_177,
      \int_rows_V_reg[10]_7\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_178,
      \int_rows_V_reg[10]_8\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_192,
      \int_rows_V_reg[10]_8\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_193,
      \int_rows_V_reg[10]_9\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_194,
      \int_rows_V_reg[10]_9\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_195,
      \int_rows_V_reg[11]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_134,
      \int_rows_V_reg[11]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_135,
      \int_rows_V_reg[11]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_136,
      \int_rows_V_reg[11]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_199,
      \int_rows_V_reg[11]_4\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_200,
      \int_rows_V_reg[11]_5\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_201,
      \int_rows_V_reg[1]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_398,
      \int_rows_V_reg[2]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_372,
      \int_rows_V_reg[2]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_373,
      \int_rows_V_reg[2]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_381,
      \int_rows_V_reg[2]_2\ => canny_edge_CONTROL_BUS_s_axi_U_n_382,
      \int_rows_V_reg[31]_0\(0) => tmp_7_fu_302_p2,
      \int_rows_V_reg[31]_1\(0) => tmp_s_fu_329_p2,
      \int_rows_V_reg[31]_2\(0) => tmp_24_fu_312_p2,
      \int_rows_V_reg[31]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_339,
      \int_rows_V_reg[3]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_380,
      \int_rows_V_reg[4]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_102,
      \int_rows_V_reg[4]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_167,
      \int_rows_V_reg[4]_2\ => canny_edge_CONTROL_BUS_s_axi_U_n_375,
      \int_rows_V_reg[4]_3\ => canny_edge_CONTROL_BUS_s_axi_U_n_379,
      \int_rows_V_reg[6]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_378,
      \int_rows_V_reg[6]_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_397,
      \int_rows_V_reg[7]_0\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_83,
      \int_rows_V_reg[7]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_84,
      \int_rows_V_reg[7]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_85,
      \int_rows_V_reg[7]_1\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_104,
      \int_rows_V_reg[7]_1\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_105,
      \int_rows_V_reg[7]_1\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_106,
      \int_rows_V_reg[7]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_107,
      \int_rows_V_reg[7]_10\ => canny_edge_CONTROL_BUS_s_axi_U_n_374,
      \int_rows_V_reg[7]_11\ => canny_edge_CONTROL_BUS_s_axi_U_n_377,
      \int_rows_V_reg[7]_12\ => canny_edge_CONTROL_BUS_s_axi_U_n_395,
      \int_rows_V_reg[7]_2\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_108,
      \int_rows_V_reg[7]_2\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_109,
      \int_rows_V_reg[7]_2\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_110,
      \int_rows_V_reg[7]_2\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_111,
      \int_rows_V_reg[7]_3\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_122,
      \int_rows_V_reg[7]_3\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_123,
      \int_rows_V_reg[7]_3\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_124,
      \int_rows_V_reg[7]_3\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_125,
      \int_rows_V_reg[7]_4\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_143,
      \int_rows_V_reg[7]_4\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_144,
      \int_rows_V_reg[7]_4\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_145,
      \int_rows_V_reg[7]_5\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_148,
      \int_rows_V_reg[7]_5\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_149,
      \int_rows_V_reg[7]_5\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_150,
      \int_rows_V_reg[7]_6\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_169,
      \int_rows_V_reg[7]_6\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_170,
      \int_rows_V_reg[7]_6\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_171,
      \int_rows_V_reg[7]_6\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_172,
      \int_rows_V_reg[7]_7\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_173,
      \int_rows_V_reg[7]_7\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_174,
      \int_rows_V_reg[7]_7\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_175,
      \int_rows_V_reg[7]_7\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_176,
      \int_rows_V_reg[7]_8\(3) => canny_edge_CONTROL_BUS_s_axi_U_n_187,
      \int_rows_V_reg[7]_8\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_188,
      \int_rows_V_reg[7]_8\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_189,
      \int_rows_V_reg[7]_8\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_190,
      \int_rows_V_reg[7]_9\(2) => canny_edge_CONTROL_BUS_s_axi_U_n_208,
      \int_rows_V_reg[7]_9\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_209,
      \int_rows_V_reg[7]_9\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_210,
      \int_rows_V_reg[8]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_396,
      \int_rows_V_reg[9]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_376,
      \int_threshold1_reg[30]_0\(0) => tmp_37_fu_499_p2,
      \int_threshold2_reg[15]_0\(15 downto 0) => threshold2(15 downto 0),
      \int_threshold2_reg[15]_1\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_301,
      \int_threshold2_reg[31]_0\(0) => slt4_fu_591_p2,
      \int_threshold2_reg[31]_1\(0) => slt6_fu_601_p2,
      \int_threshold2_reg[31]_2\(0) => slt7_fu_606_p2,
      \int_threshold2_reg[31]_3\(0) => slt8_fu_611_p2,
      \int_threshold2_reg[31]_4\(0) => slt5_fu_596_p2,
      interrupt => interrupt,
      j_V_reg_897_reg(0) => j_V_reg_897_reg(3),
      mOutPtr110_out => mOutPtr110_out_24,
      \mOutPtr_reg[3]\(0) => Loop_2_proc_U0_n_12,
      \mOutPtr_reg[3]_0\ => Block_Mat_exit29635_U0_n_1,
      \p_p2_i_i_reg_1574_reg[10]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_131,
      \p_p2_i_i_reg_1574_reg[10]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_132,
      \p_p2_i_i_reg_1574_reg[10]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_196,
      \p_p2_i_i_reg_1574_reg[10]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_197,
      r_V_2_fu_281_p2(30 downto 0) => r_V_2_fu_281_p2(31 downto 1),
      r_V_4_fu_291_p2(30 downto 0) => r_V_4_fu_291_p2(31 downto 1),
      \row_assign_10_1_t_reg_1543_reg[1]\(1 downto 0) => tmp_77_reg_1523_7(1 downto 0),
      \row_assign_10_1_t_reg_1543_reg[1]_0\(1 downto 0) => tmp_77_reg_1523(1 downto 0),
      row_assign_10_2_t_fu_796_p2(0) => row_assign_10_2_t_fu_796_p2_28(1),
      row_assign_10_2_t_fu_796_p2_0(0) => row_assign_10_2_t_fu_796_p2(1),
      rows_V(31 downto 0) => rows_V(31 downto 0),
      s_axi_CONTROL_BUS_ARADDR(5 downto 0) => s_axi_CONTROL_BUS_ARADDR(5 downto 0),
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(5 downto 0) => s_axi_CONTROL_BUS_AWADDR(5 downto 0),
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID,
      \slt4_reg_944_reg[0]\(0) => hysteresis_U0_n_172,
      \slt5_reg_949_reg[0]_i_2_0\(3) => hysteresis_U0_n_164,
      \slt5_reg_949_reg[0]_i_2_0\(2) => hysteresis_U0_n_165,
      \slt5_reg_949_reg[0]_i_2_0\(1) => hysteresis_U0_n_166,
      \slt5_reg_949_reg[0]_i_2_0\(0) => hysteresis_U0_n_167,
      \slt5_reg_949_reg[0]_i_7_0\(15 downto 0) => win_val_1_1_2_fu_150(15 downto 0),
      \slt5_reg_949_reg[0]_i_7_1\(3) => hysteresis_U0_n_105,
      \slt5_reg_949_reg[0]_i_7_1\(2) => hysteresis_U0_n_106,
      \slt5_reg_949_reg[0]_i_7_1\(1) => hysteresis_U0_n_107,
      \slt5_reg_949_reg[0]_i_7_1\(0) => hysteresis_U0_n_108,
      \slt6_reg_954_reg[0]\(0) => hysteresis_U0_n_173,
      \slt7_reg_959_reg[0]_i_7_0\(15 downto 0) => win_val_2_1_fu_154(15 downto 0),
      \slt8_reg_964_reg[0]_i_2_0\(3) => hysteresis_U0_n_168,
      \slt8_reg_964_reg[0]_i_2_0\(2) => hysteresis_U0_n_169,
      \slt8_reg_964_reg[0]_i_2_0\(1) => hysteresis_U0_n_170,
      \slt8_reg_964_reg[0]_i_2_0\(0) => hysteresis_U0_n_171,
      \slt8_reg_964_reg[0]_i_7_0\(15 downto 0) => win_val_2_1_2_fu_158(15 downto 0),
      \slt8_reg_964_reg[0]_i_7_1\(3) => hysteresis_U0_n_125,
      \slt8_reg_964_reg[0]_i_7_1\(2) => hysteresis_U0_n_126,
      \slt8_reg_964_reg[0]_i_7_1\(1) => hysteresis_U0_n_127,
      \slt8_reg_964_reg[0]_i_7_1\(0) => hysteresis_U0_n_128,
      t_V_3_reg_176_reg(31 downto 0) => t_V_3_reg_176_reg(31 downto 0),
      \t_V_4_reg_167_reg[9]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_82,
      \t_V_reg_309_reg[9]\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_86,
      \t_V_reg_309_reg[9]\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_87,
      \t_V_reg_309_reg[9]_0\(1) => canny_edge_CONTROL_BUS_s_axi_U_n_151,
      \t_V_reg_309_reg[9]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_152,
      tmp27_fu_634_p2 => tmp27_fu_634_p2,
      \tmp27_reg_969_reg[0]_i_16_0\(2) => hysteresis_U0_n_161,
      \tmp27_reg_969_reg[0]_i_16_0\(1) => hysteresis_U0_n_162,
      \tmp27_reg_969_reg[0]_i_16_0\(0) => hysteresis_U0_n_163,
      \tmp27_reg_969_reg[0]_i_26_0\(13 downto 0) => win_val_0_1_fu_138(13 downto 0),
      \tmp27_reg_969_reg[0]_i_36_0\(13 downto 0) => win_val_0_1_2_fu_142(13 downto 0),
      \tmp27_reg_969_reg[0]_i_36_1\(3) => hysteresis_U0_n_73,
      \tmp27_reg_969_reg[0]_i_36_1\(2) => hysteresis_U0_n_74,
      \tmp27_reg_969_reg[0]_i_36_1\(1) => hysteresis_U0_n_75,
      \tmp27_reg_969_reg[0]_i_36_1\(0) => hysteresis_U0_n_76,
      \tmp27_reg_969_reg[0]_i_3_0\(0) => hysteresis_U0_n_174,
      tmp_103_fu_586_p3 => \grp_Filter2D_fu_96/tmp_103_fu_586_p3_18\,
      tmp_103_fu_586_p3_5 => \grp_Filter2D_fu_96/tmp_103_fu_586_p3\,
      tmp_105_fu_628_p3 => \grp_Filter2D_fu_96/tmp_105_fu_628_p3_14\,
      tmp_105_fu_628_p3_4 => \grp_Filter2D_fu_96/tmp_105_fu_628_p3\,
      tmp_108_fu_665_p3 => \grp_Filter2D_fu_96/tmp_108_fu_665_p3_17\,
      tmp_108_fu_665_p3_3 => \grp_Filter2D_fu_96/tmp_108_fu_665_p3\,
      tmp_116_reg_1518(0) => tmp_116_reg_1518_19(1),
      tmp_116_reg_1518_7(0) => tmp_116_reg_1518(1),
      \tmp_116_reg_1518_reg[1]\(0) => tmp_80_fu_769_p3_20(0),
      \tmp_116_reg_1518_reg[1]_0\(0) => tmp_80_fu_769_p3(0),
      tmp_117_fu_787_p2(0) => tmp_117_fu_787_p2_27(1),
      tmp_117_fu_787_p2_1(0) => tmp_117_fu_787_p2(1),
      \tmp_11_reg_877_reg[0]\(3) => nonmax_suppression_U0_n_58,
      \tmp_11_reg_877_reg[0]\(2) => nonmax_suppression_U0_n_59,
      \tmp_11_reg_877_reg[0]\(1) => nonmax_suppression_U0_n_60,
      \tmp_11_reg_877_reg[0]\(0) => nonmax_suppression_U0_n_61,
      \tmp_11_reg_877_reg[0]_i_13_0\(3) => nonmax_suppression_U0_n_70,
      \tmp_11_reg_877_reg[0]_i_13_0\(2) => nonmax_suppression_U0_n_71,
      \tmp_11_reg_877_reg[0]_i_13_0\(1) => nonmax_suppression_U0_n_72,
      \tmp_11_reg_877_reg[0]_i_13_0\(0) => nonmax_suppression_U0_n_73,
      \tmp_11_reg_877_reg[0]_i_23_0\(3) => nonmax_suppression_U0_n_49,
      \tmp_11_reg_877_reg[0]_i_23_0\(2) => nonmax_suppression_U0_n_50,
      \tmp_11_reg_877_reg[0]_i_23_0\(1) => nonmax_suppression_U0_n_51,
      \tmp_11_reg_877_reg[0]_i_23_0\(0) => nonmax_suppression_U0_n_52,
      \tmp_11_reg_877_reg[0]_i_2_0\(3) => nonmax_suppression_U0_n_62,
      \tmp_11_reg_877_reg[0]_i_2_0\(2) => nonmax_suppression_U0_n_63,
      \tmp_11_reg_877_reg[0]_i_2_0\(1) => nonmax_suppression_U0_n_64,
      \tmp_11_reg_877_reg[0]_i_2_0\(0) => nonmax_suppression_U0_n_65,
      \tmp_11_reg_877_reg[0]_i_33_0\(3) => nonmax_suppression_U0_n_74,
      \tmp_11_reg_877_reg[0]_i_33_0\(2) => nonmax_suppression_U0_n_75,
      \tmp_11_reg_877_reg[0]_i_33_0\(1) => nonmax_suppression_U0_n_76,
      \tmp_11_reg_877_reg[0]_i_33_0\(0) => nonmax_suppression_U0_n_77,
      \tmp_11_reg_877_reg[0]_i_43_0\(3) => nonmax_suppression_U0_n_78,
      \tmp_11_reg_877_reg[0]_i_43_0\(2) => nonmax_suppression_U0_n_79,
      \tmp_11_reg_877_reg[0]_i_43_0\(1) => nonmax_suppression_U0_n_80,
      \tmp_11_reg_877_reg[0]_i_43_0\(0) => nonmax_suppression_U0_n_81,
      \tmp_11_reg_877_reg[0]_i_4_0\(3) => nonmax_suppression_U0_n_66,
      \tmp_11_reg_877_reg[0]_i_4_0\(2) => nonmax_suppression_U0_n_67,
      \tmp_11_reg_877_reg[0]_i_4_0\(1) => nonmax_suppression_U0_n_68,
      \tmp_11_reg_877_reg[0]_i_4_0\(0) => nonmax_suppression_U0_n_69,
      \tmp_11_reg_877_reg[0]_i_53_0\(3) => nonmax_suppression_U0_n_82,
      \tmp_11_reg_877_reg[0]_i_53_0\(2) => nonmax_suppression_U0_n_83,
      \tmp_11_reg_877_reg[0]_i_53_0\(1) => nonmax_suppression_U0_n_84,
      \tmp_11_reg_877_reg[0]_i_53_0\(0) => nonmax_suppression_U0_n_85,
      tmp_121_reg_1568 => \grp_Filter2D_fu_96/tmp_121_reg_1568_22\,
      tmp_121_reg_1568_2 => \grp_Filter2D_fu_96/tmp_121_reg_1568\,
      \tmp_147_i_i3_reg_381_reg[0]\(6 downto 3) => ap_phi_mux_r1_i_i_phi_fu_154_p4(10 downto 7),
      \tmp_147_i_i3_reg_381_reg[0]\(2 downto 0) => ap_phi_mux_r1_i_i_phi_fu_154_p4(2 downto 0),
      \tmp_147_i_i_mid1_reg_376_reg[0]\(0) => r2_fu_221_p2(3),
      \tmp_147_i_i_mid1_reg_376_reg[0]_0\ => Loop_2_proc_U0_n_10,
      tmp_216_1_fu_641_p2_carry => Sobel_U0_n_9,
      tmp_216_1_fu_641_p2_carry_0 => Sobel_1_U0_n_9,
      \tmp_216_1_fu_641_p2_carry__0\(8) => Sobel_U0_n_68,
      \tmp_216_1_fu_641_p2_carry__0\(7) => Sobel_U0_n_69,
      \tmp_216_1_fu_641_p2_carry__0\(6) => Sobel_U0_n_70,
      \tmp_216_1_fu_641_p2_carry__0\(5) => Sobel_U0_n_71,
      \tmp_216_1_fu_641_p2_carry__0\(4) => Sobel_U0_n_72,
      \tmp_216_1_fu_641_p2_carry__0\(3) => Sobel_U0_n_73,
      \tmp_216_1_fu_641_p2_carry__0\(2) => Sobel_U0_n_74,
      \tmp_216_1_fu_641_p2_carry__0\(1) => Sobel_U0_n_75,
      \tmp_216_1_fu_641_p2_carry__0\(0) => Sobel_U0_n_76,
      \tmp_216_1_fu_641_p2_carry__0_0\(8) => Sobel_1_U0_n_68,
      \tmp_216_1_fu_641_p2_carry__0_0\(7) => Sobel_1_U0_n_69,
      \tmp_216_1_fu_641_p2_carry__0_0\(6) => Sobel_1_U0_n_70,
      \tmp_216_1_fu_641_p2_carry__0_0\(5) => Sobel_1_U0_n_71,
      \tmp_216_1_fu_641_p2_carry__0_0\(4) => Sobel_1_U0_n_72,
      \tmp_216_1_fu_641_p2_carry__0_0\(3) => Sobel_1_U0_n_73,
      \tmp_216_1_fu_641_p2_carry__0_0\(2) => Sobel_1_U0_n_74,
      \tmp_216_1_fu_641_p2_carry__0_0\(1) => Sobel_1_U0_n_75,
      \tmp_216_1_fu_641_p2_carry__0_0\(0) => Sobel_1_U0_n_76,
      \tmp_216_2_fu_678_p2_carry__0\(9) => Sobel_U0_n_58,
      \tmp_216_2_fu_678_p2_carry__0\(8) => Sobel_U0_n_59,
      \tmp_216_2_fu_678_p2_carry__0\(7) => Sobel_U0_n_60,
      \tmp_216_2_fu_678_p2_carry__0\(6) => Sobel_U0_n_61,
      \tmp_216_2_fu_678_p2_carry__0\(5) => Sobel_U0_n_62,
      \tmp_216_2_fu_678_p2_carry__0\(4) => Sobel_U0_n_63,
      \tmp_216_2_fu_678_p2_carry__0\(3) => Sobel_U0_n_64,
      \tmp_216_2_fu_678_p2_carry__0\(2) => Sobel_U0_n_65,
      \tmp_216_2_fu_678_p2_carry__0\(1) => Sobel_U0_n_66,
      \tmp_216_2_fu_678_p2_carry__0\(0) => Sobel_U0_n_67,
      \tmp_216_2_fu_678_p2_carry__0_0\(9) => Sobel_1_U0_n_58,
      \tmp_216_2_fu_678_p2_carry__0_0\(8) => Sobel_1_U0_n_59,
      \tmp_216_2_fu_678_p2_carry__0_0\(7) => Sobel_1_U0_n_60,
      \tmp_216_2_fu_678_p2_carry__0_0\(6) => Sobel_1_U0_n_61,
      \tmp_216_2_fu_678_p2_carry__0_0\(5) => Sobel_1_U0_n_62,
      \tmp_216_2_fu_678_p2_carry__0_0\(4) => Sobel_1_U0_n_63,
      \tmp_216_2_fu_678_p2_carry__0_0\(3) => Sobel_1_U0_n_64,
      \tmp_216_2_fu_678_p2_carry__0_0\(2) => Sobel_1_U0_n_65,
      \tmp_216_2_fu_678_p2_carry__0_0\(1) => Sobel_1_U0_n_66,
      \tmp_216_2_fu_678_p2_carry__0_0\(0) => Sobel_1_U0_n_67,
      \tmp_24_reg_873_reg[0]\(3) => hysteresis_U0_n_53,
      \tmp_24_reg_873_reg[0]\(2) => hysteresis_U0_n_54,
      \tmp_24_reg_873_reg[0]\(1) => hysteresis_U0_n_55,
      \tmp_24_reg_873_reg[0]\(0) => hysteresis_U0_n_56,
      \tmp_24_reg_873_reg[0]_i_12_0\(3) => hysteresis_U0_n_41,
      \tmp_24_reg_873_reg[0]_i_12_0\(2) => hysteresis_U0_n_42,
      \tmp_24_reg_873_reg[0]_i_12_0\(1) => hysteresis_U0_n_43,
      \tmp_24_reg_873_reg[0]_i_12_0\(0) => hysteresis_U0_n_44,
      \tmp_24_reg_873_reg[0]_i_2_0\(31 downto 1) => \sel0__0\(30 downto 0),
      \tmp_24_reg_873_reg[0]_i_2_0\(0) => hysteresis_U0_n_38,
      \tmp_24_reg_873_reg[0]_i_2_1\(3) => hysteresis_U0_n_49,
      \tmp_24_reg_873_reg[0]_i_2_1\(2) => hysteresis_U0_n_50,
      \tmp_24_reg_873_reg[0]_i_2_1\(1) => hysteresis_U0_n_51,
      \tmp_24_reg_873_reg[0]_i_2_1\(0) => hysteresis_U0_n_52,
      \tmp_24_reg_873_reg[0]_i_3_0\(3) => hysteresis_U0_n_45,
      \tmp_24_reg_873_reg[0]_i_3_0\(2) => hysteresis_U0_n_46,
      \tmp_24_reg_873_reg[0]_i_3_0\(1) => hysteresis_U0_n_47,
      \tmp_24_reg_873_reg[0]_i_3_0\(0) => hysteresis_U0_n_48,
      \tmp_30_reg_902[0]_i_63\(0) => hysteresis_U0_n_39,
      \tmp_37_reg_939_reg[0]_i_11_0\(15 downto 0) => win_val_1_1_fu_146(15 downto 0),
      tmp_4_fu_275_p2(30 downto 0) => tmp_4_fu_275_p2(31 downto 1),
      \tmp_61_reg_1457_reg[0]\(9 downto 8) => t_V_reg_309(10 downto 9),
      \tmp_61_reg_1457_reg[0]\(7 downto 0) => t_V_reg_309(7 downto 0),
      \tmp_65_fu_880_p2_carry__0\(9) => Sobel_U0_n_26,
      \tmp_65_fu_880_p2_carry__0\(8) => Sobel_U0_n_27,
      \tmp_65_fu_880_p2_carry__0\(7) => Sobel_U0_n_28,
      \tmp_65_fu_880_p2_carry__0\(6) => Sobel_U0_n_29,
      \tmp_65_fu_880_p2_carry__0\(5) => Sobel_U0_n_30,
      \tmp_65_fu_880_p2_carry__0\(4) => Sobel_U0_n_31,
      \tmp_65_fu_880_p2_carry__0\(3) => Sobel_U0_n_32,
      \tmp_65_fu_880_p2_carry__0\(2) => Sobel_U0_n_33,
      \tmp_65_fu_880_p2_carry__0\(1) => Sobel_U0_n_34,
      \tmp_65_fu_880_p2_carry__0\(0) => Sobel_U0_n_35,
      \tmp_65_fu_880_p2_carry__0_0\(9) => Sobel_1_U0_n_26,
      \tmp_65_fu_880_p2_carry__0_0\(8) => Sobel_1_U0_n_27,
      \tmp_65_fu_880_p2_carry__0_0\(7) => Sobel_1_U0_n_28,
      \tmp_65_fu_880_p2_carry__0_0\(6) => Sobel_1_U0_n_29,
      \tmp_65_fu_880_p2_carry__0_0\(5) => Sobel_1_U0_n_30,
      \tmp_65_fu_880_p2_carry__0_0\(4) => Sobel_1_U0_n_31,
      \tmp_65_fu_880_p2_carry__0_0\(3) => Sobel_1_U0_n_32,
      \tmp_65_fu_880_p2_carry__0_0\(2) => Sobel_1_U0_n_33,
      \tmp_65_fu_880_p2_carry__0_0\(1) => Sobel_1_U0_n_34,
      \tmp_65_fu_880_p2_carry__0_0\(0) => Sobel_1_U0_n_35,
      tmp_67_fu_893_p2_carry => Sobel_U0_n_8,
      tmp_67_fu_893_p2_carry_0 => Sobel_U0_n_23,
      tmp_67_fu_893_p2_carry_1 => Sobel_U0_n_36,
      tmp_67_fu_893_p2_carry_10 => Sobel_1_U0_n_37,
      tmp_67_fu_893_p2_carry_11 => Sobel_1_U0_n_38,
      tmp_67_fu_893_p2_carry_12 => Sobel_1_U0_n_39,
      tmp_67_fu_893_p2_carry_13 => Sobel_1_U0_n_40,
      tmp_67_fu_893_p2_carry_14 => Sobel_1_U0_n_41,
      tmp_67_fu_893_p2_carry_2 => Sobel_U0_n_37,
      tmp_67_fu_893_p2_carry_3 => Sobel_U0_n_38,
      tmp_67_fu_893_p2_carry_4 => Sobel_U0_n_39,
      tmp_67_fu_893_p2_carry_5 => Sobel_U0_n_40,
      tmp_67_fu_893_p2_carry_6 => Sobel_U0_n_41,
      tmp_67_fu_893_p2_carry_7 => Sobel_1_U0_n_8,
      tmp_67_fu_893_p2_carry_8 => Sobel_1_U0_n_23,
      tmp_67_fu_893_p2_carry_9 => Sobel_1_U0_n_36,
      \tmp_67_fu_893_p2_carry__0\ => Sobel_U0_n_42,
      \tmp_67_fu_893_p2_carry__0_0\ => Sobel_U0_n_43,
      \tmp_67_fu_893_p2_carry__0_1\(0) => Sobel_U0_n_44,
      \tmp_67_fu_893_p2_carry__0_2\ => Sobel_1_U0_n_42,
      \tmp_67_fu_893_p2_carry__0_3\ => Sobel_1_U0_n_43,
      \tmp_67_fu_893_p2_carry__0_4\(0) => Sobel_1_U0_n_44,
      tmp_70_fu_599_p2_carry(0) => p_assign_7_1_reg_1495_13(1),
      tmp_70_fu_599_p2_carry_0(0) => p_assign_7_1_reg_1495(1),
      \tmp_70_fu_599_p2_carry__0\(8) => Sobel_U0_n_77,
      \tmp_70_fu_599_p2_carry__0\(7) => Sobel_U0_n_78,
      \tmp_70_fu_599_p2_carry__0\(6) => Sobel_U0_n_79,
      \tmp_70_fu_599_p2_carry__0\(5) => Sobel_U0_n_80,
      \tmp_70_fu_599_p2_carry__0\(4) => Sobel_U0_n_81,
      \tmp_70_fu_599_p2_carry__0\(3) => Sobel_U0_n_82,
      \tmp_70_fu_599_p2_carry__0\(2) => Sobel_U0_n_83,
      \tmp_70_fu_599_p2_carry__0\(1) => Sobel_U0_n_84,
      \tmp_70_fu_599_p2_carry__0\(0) => Sobel_U0_n_85,
      \tmp_70_fu_599_p2_carry__0_0\(8) => Sobel_1_U0_n_77,
      \tmp_70_fu_599_p2_carry__0_0\(7) => Sobel_1_U0_n_78,
      \tmp_70_fu_599_p2_carry__0_0\(6) => Sobel_1_U0_n_79,
      \tmp_70_fu_599_p2_carry__0_0\(5) => Sobel_1_U0_n_80,
      \tmp_70_fu_599_p2_carry__0_0\(4) => Sobel_1_U0_n_81,
      \tmp_70_fu_599_p2_carry__0_0\(3) => Sobel_1_U0_n_82,
      \tmp_70_fu_599_p2_carry__0_0\(2) => Sobel_1_U0_n_83,
      \tmp_70_fu_599_p2_carry__0_0\(1) => Sobel_1_U0_n_84,
      \tmp_70_fu_599_p2_carry__0_0\(0) => Sobel_1_U0_n_85,
      \tmp_77_reg_1523_reg[1]\(0) => tmp_77_fu_745_p3_16(0),
      \tmp_77_reg_1523_reg[1]_0\(0) => tmp_77_fu_745_p3(0),
      \tmp_7_reg_826_reg[0]\(3) => nonmax_suppression_U0_n_45,
      \tmp_7_reg_826_reg[0]\(2) => nonmax_suppression_U0_n_46,
      \tmp_7_reg_826_reg[0]\(1) => nonmax_suppression_U0_n_47,
      \tmp_7_reg_826_reg[0]\(0) => nonmax_suppression_U0_n_48,
      \tmp_7_reg_826_reg[0]_i_12_0\(3) => nonmax_suppression_U0_n_33,
      \tmp_7_reg_826_reg[0]_i_12_0\(2) => nonmax_suppression_U0_n_34,
      \tmp_7_reg_826_reg[0]_i_12_0\(1) => nonmax_suppression_U0_n_35,
      \tmp_7_reg_826_reg[0]_i_12_0\(0) => nonmax_suppression_U0_n_36,
      \tmp_7_reg_826_reg[0]_i_2_0\(31 downto 1) => \sel0__0_37\(30 downto 0),
      \tmp_7_reg_826_reg[0]_i_2_0\(0) => nonmax_suppression_U0_n_32,
      \tmp_7_reg_826_reg[0]_i_2_1\(3) => nonmax_suppression_U0_n_41,
      \tmp_7_reg_826_reg[0]_i_2_1\(2) => nonmax_suppression_U0_n_42,
      \tmp_7_reg_826_reg[0]_i_2_1\(1) => nonmax_suppression_U0_n_43,
      \tmp_7_reg_826_reg[0]_i_2_1\(0) => nonmax_suppression_U0_n_44,
      \tmp_7_reg_826_reg[0]_i_3_0\(3) => nonmax_suppression_U0_n_37,
      \tmp_7_reg_826_reg[0]_i_3_0\(2) => nonmax_suppression_U0_n_38,
      \tmp_7_reg_826_reg[0]_i_3_0\(1) => nonmax_suppression_U0_n_39,
      \tmp_7_reg_826_reg[0]_i_3_0\(0) => nonmax_suppression_U0_n_40,
      tmp_80_reg_1528(1 downto 0) => tmp_80_reg_1528_21(1 downto 0),
      tmp_80_reg_1528_6(1 downto 0) => tmp_80_reg_1528(1 downto 0),
      tmp_s_fu_285_p2(30 downto 0) => tmp_s_fu_285_p2(31 downto 1),
      \tmp_s_reg_841_reg[0]\(3) => nonmax_suppression_U0_n_113,
      \tmp_s_reg_841_reg[0]\(2) => nonmax_suppression_U0_n_114,
      \tmp_s_reg_841_reg[0]\(1) => nonmax_suppression_U0_n_115,
      \tmp_s_reg_841_reg[0]\(0) => nonmax_suppression_U0_n_116,
      \tmp_s_reg_841_reg[0]_i_14_0\(3) => nonmax_suppression_U0_n_101,
      \tmp_s_reg_841_reg[0]_i_14_0\(2) => nonmax_suppression_U0_n_102,
      \tmp_s_reg_841_reg[0]_i_14_0\(1) => nonmax_suppression_U0_n_103,
      \tmp_s_reg_841_reg[0]_i_14_0\(0) => nonmax_suppression_U0_n_104,
      \tmp_s_reg_841_reg[0]_i_24_0\(3) => nonmax_suppression_U0_n_97,
      \tmp_s_reg_841_reg[0]_i_24_0\(2) => nonmax_suppression_U0_n_98,
      \tmp_s_reg_841_reg[0]_i_24_0\(1) => nonmax_suppression_U0_n_99,
      \tmp_s_reg_841_reg[0]_i_24_0\(0) => nonmax_suppression_U0_n_100,
      \tmp_s_reg_841_reg[0]_i_34_0\(3) => nonmax_suppression_U0_n_93,
      \tmp_s_reg_841_reg[0]_i_34_0\(2) => nonmax_suppression_U0_n_94,
      \tmp_s_reg_841_reg[0]_i_34_0\(1) => nonmax_suppression_U0_n_95,
      \tmp_s_reg_841_reg[0]_i_34_0\(0) => nonmax_suppression_U0_n_96,
      \tmp_s_reg_841_reg[0]_i_3_0\(3) => nonmax_suppression_U0_n_109,
      \tmp_s_reg_841_reg[0]_i_3_0\(2) => nonmax_suppression_U0_n_110,
      \tmp_s_reg_841_reg[0]_i_3_0\(1) => nonmax_suppression_U0_n_111,
      \tmp_s_reg_841_reg[0]_i_3_0\(0) => nonmax_suppression_U0_n_112,
      \tmp_s_reg_841_reg[0]_i_44_0\(3) => nonmax_suppression_U0_n_89,
      \tmp_s_reg_841_reg[0]_i_44_0\(2) => nonmax_suppression_U0_n_90,
      \tmp_s_reg_841_reg[0]_i_44_0\(1) => nonmax_suppression_U0_n_91,
      \tmp_s_reg_841_reg[0]_i_44_0\(0) => nonmax_suppression_U0_n_92,
      \tmp_s_reg_841_reg[0]_i_54_0\(2) => nonmax_suppression_U0_n_86,
      \tmp_s_reg_841_reg[0]_i_54_0\(1) => nonmax_suppression_U0_n_87,
      \tmp_s_reg_841_reg[0]_i_54_0\(0) => nonmax_suppression_U0_n_88,
      \tmp_s_reg_841_reg[0]_i_5_0\(3) => nonmax_suppression_U0_n_105,
      \tmp_s_reg_841_reg[0]_i_5_0\(2) => nonmax_suppression_U0_n_106,
      \tmp_s_reg_841_reg[0]_i_5_0\(1) => nonmax_suppression_U0_n_107,
      \tmp_s_reg_841_reg[0]_i_5_0\(0) => nonmax_suppression_U0_n_108
    );
canny_edges_data_str_U: entity work.base_canny_edge_0_1_fifo_w8_d1_A
     port map (
      D(0) => canny_edges_data_str_dout(7),
      \SRL_SIG_reg[0][7]\ => hysteresis_U0_n_178,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(7),
      \SRL_SIG_reg[1][0]\ => hysteresis_U0_n_5,
      \SRL_SIG_reg[1][0]_0\ => hysteresis_U0_n_4,
      ap_clk => ap_clk,
      ap_reg_pp0_iter2_or_cond7_reg_930 => ap_reg_pp0_iter2_or_cond7_reg_930,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      canny_edges_data_str_empty_n => canny_edges_data_str_empty_n,
      canny_edges_data_str_full_n => canny_edges_data_str_full_n,
      mOutPtr0 => mOutPtr0,
      mOutPtr110_out => mOutPtr110_out_34,
      \mOutPtr_reg[0]_0\ => canny_edges_data_str_U_n_0,
      \mOutPtr_reg[0]_1\ => hysteresis_U0_n_175
    );
col_packets_cast_loc_U: entity work.base_canny_edge_0_1_fifo_w9_d7_A
     port map (
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      E(0) => Loop_2_proc_U0_col_packets_cast_loc_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      col_packets_cast_loc_empty_n => col_packets_cast_loc_empty_n,
      col_packets_cast_loc_full_n => col_packets_cast_loc_full_n,
      cols_V(8 downto 0) => cols_V(10 downto 2),
      internal_empty_n_reg_0(0) => ap_NS_fsm(1),
      internal_empty_n_reg_1(0) => Loop_2_proc_U0_n_12,
      internal_full_n_reg_0 => Block_Mat_exit29635_U0_n_1,
      mOutPtr110_out => mOutPtr110_out_24,
      \mOutPtr_reg[3]_0\(0) => Block_Mat_exit29635_U0_n_0,
      \out\(8 downto 0) => col_packets_cast_loc_dout(8 downto 0),
      shiftReg_ce => shiftReg_ce_1
    );
grad_gd_data_stream_s_U: entity work.base_canny_edge_0_1_fifo_w16_d1_A
     port map (
      D(15 downto 0) => grad_gd_data_stream_s_dout(15 downto 0),
      E(0) => shiftReg_ce_30,
      \SRL_SIG_reg[0][15]\(15 downto 0) => gradient_decompositi_U0_gd_data_stream_V_din(15 downto 0),
      ap_clk => ap_clk,
      ap_reg_pp0_iter4_exitcond_reg_631 => ap_reg_pp0_iter4_exitcond_reg_631,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grad_gd_data_stream_s_empty_n => grad_gd_data_stream_s_empty_n,
      grad_gd_data_stream_s_full_n => grad_gd_data_stream_s_full_n,
      internal_full_n_reg_0 => grad_gd_data_stream_s_U_n_2,
      internal_full_n_reg_1 => gradient_decompositi_U0_n_89,
      mOutPtr110_out => mOutPtr110_out_29,
      \mOutPtr_reg[0]_0\ => gradient_decompositi_U0_n_88,
      nonmax_suppression_U0_gd_data_stream_V_read => nonmax_suppression_U0_gd_data_stream_V_read
    );
gradient_decompositi_U0: entity work.base_canny_edge_0_1_gradient_decompositi
     port map (
      CO(0) => exitcond8_fu_187_p2,
      D(11) => sobel_gy_data_stream_dout(13),
      D(10 downto 0) => sobel_gy_data_stream_dout(10 downto 0),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      E(0) => shiftReg_ce_30,
      Q(1) => ap_CS_fsm_state2_33,
      Q(0) => gradient_decompositi_U0_n_50,
      \ap_CS_fsm_reg[2]_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_213,
      \ap_CS_fsm_reg[3]_0\ => grad_gd_data_stream_s_U_n_2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_condition_pp0_exit_iter0_state3,
      \ap_reg_pp0_iter4_abs_g_reg_732_reg[13]_0\(15 downto 0) => gradient_decompositi_U0_gd_data_stream_V_din(15 downto 0),
      ap_reg_pp0_iter4_exitcond_reg_631 => ap_reg_pp0_iter4_exitcond_reg_631,
      \ap_reg_pp0_iter4_exitcond_reg_631_reg[0]_0\ => gradient_decompositi_U0_n_88,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grad_gd_data_stream_s_empty_n => grad_gd_data_stream_s_empty_n,
      grad_gd_data_stream_s_full_n => grad_gd_data_stream_s_full_n,
      gradient_decompositi_U0_gx_data_stream_V_read => gradient_decompositi_U0_gx_data_stream_V_read,
      internal_empty_n_reg => gradient_decompositi_U0_n_89,
      internal_full_n_reg => Sobel_U0_n_88,
      internal_full_n_reg_0 => Sobel_1_U0_n_88,
      mOutPtr110_out => mOutPtr110_out_32,
      mOutPtr110_out_0 => mOutPtr110_out_31,
      mOutPtr110_out_1 => mOutPtr110_out_29,
      nonmax_suppression_U0_gd_data_stream_V_read => nonmax_suppression_U0_gd_data_stream_V_read,
      sobel_gx_data_stream_empty_n => sobel_gx_data_stream_empty_n,
      sobel_gy_data_stream_empty_n => sobel_gy_data_stream_empty_n,
      t_V_3_reg_176_reg(31 downto 0) => t_V_3_reg_176_reg(31 downto 0),
      \t_V_reg_165_reg[31]_0\(31) => gradient_decompositi_U0_n_52,
      \t_V_reg_165_reg[31]_0\(30) => gradient_decompositi_U0_n_53,
      \t_V_reg_165_reg[31]_0\(29) => gradient_decompositi_U0_n_54,
      \t_V_reg_165_reg[31]_0\(28) => gradient_decompositi_U0_n_55,
      \t_V_reg_165_reg[31]_0\(27) => gradient_decompositi_U0_n_56,
      \t_V_reg_165_reg[31]_0\(26) => gradient_decompositi_U0_n_57,
      \t_V_reg_165_reg[31]_0\(25) => gradient_decompositi_U0_n_58,
      \t_V_reg_165_reg[31]_0\(24) => gradient_decompositi_U0_n_59,
      \t_V_reg_165_reg[31]_0\(23) => gradient_decompositi_U0_n_60,
      \t_V_reg_165_reg[31]_0\(22) => gradient_decompositi_U0_n_61,
      \t_V_reg_165_reg[31]_0\(21) => gradient_decompositi_U0_n_62,
      \t_V_reg_165_reg[31]_0\(20) => gradient_decompositi_U0_n_63,
      \t_V_reg_165_reg[31]_0\(19) => gradient_decompositi_U0_n_64,
      \t_V_reg_165_reg[31]_0\(18) => gradient_decompositi_U0_n_65,
      \t_V_reg_165_reg[31]_0\(17) => gradient_decompositi_U0_n_66,
      \t_V_reg_165_reg[31]_0\(16) => gradient_decompositi_U0_n_67,
      \t_V_reg_165_reg[31]_0\(15) => gradient_decompositi_U0_n_68,
      \t_V_reg_165_reg[31]_0\(14) => gradient_decompositi_U0_n_69,
      \t_V_reg_165_reg[31]_0\(13) => gradient_decompositi_U0_n_70,
      \t_V_reg_165_reg[31]_0\(12) => gradient_decompositi_U0_n_71,
      \t_V_reg_165_reg[31]_0\(11) => gradient_decompositi_U0_n_72,
      \t_V_reg_165_reg[31]_0\(10) => gradient_decompositi_U0_n_73,
      \t_V_reg_165_reg[31]_0\(9) => gradient_decompositi_U0_n_74,
      \t_V_reg_165_reg[31]_0\(8) => gradient_decompositi_U0_n_75,
      \t_V_reg_165_reg[31]_0\(7) => gradient_decompositi_U0_n_76,
      \t_V_reg_165_reg[31]_0\(6) => gradient_decompositi_U0_n_77,
      \t_V_reg_165_reg[31]_0\(5) => gradient_decompositi_U0_n_78,
      \t_V_reg_165_reg[31]_0\(4) => gradient_decompositi_U0_n_79,
      \t_V_reg_165_reg[31]_0\(3) => gradient_decompositi_U0_n_80,
      \t_V_reg_165_reg[31]_0\(2) => gradient_decompositi_U0_n_81,
      \t_V_reg_165_reg[31]_0\(1) => gradient_decompositi_U0_n_82,
      \t_V_reg_165_reg[31]_0\(0) => gradient_decompositi_U0_n_83,
      \tmp_70_reg_640_reg[13]_0\(11) => sobel_gx_data_stream_dout(13),
      \tmp_70_reg_640_reg[13]_0\(10 downto 0) => sobel_gx_data_stream_dout(10 downto 0)
    );
hysteresis_U0: entity work.base_canny_edge_0_1_hysteresis
     port map (
      D(13 downto 0) => suppressed_data_stre_dout(13 downto 0),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      Loop_2_proc_U0_canny_edges_data_stream_0_V_read => Loop_2_proc_U0_canny_edges_data_stream_0_V_read,
      Q(31 downto 1) => \sel0__0\(30 downto 0),
      Q(0) => hysteresis_U0_n_38,
      \SRL_SIG_reg[0]_0\(0) => \SRL_SIG_reg[0]_0\(7),
      \ap_CS_fsm_reg[0]_0\(0) => hysteresis_U0_n_40,
      \ap_CS_fsm_reg[2]_0\ => suppressed_data_stre_U_n_2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter3_reg_0 => hysteresis_U0_n_4,
      ap_reg_pp0_iter1_or_cond6_reg_924 => ap_reg_pp0_iter1_or_cond6_reg_924,
      \ap_reg_pp0_iter1_tmp_30_reg_902_reg[0]_0\(0) => hysteresis_U0_n_174,
      ap_reg_pp0_iter2_or_cond7_reg_930 => ap_reg_pp0_iter2_or_cond7_reg_930,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      canny_edges_data_str_empty_n => canny_edges_data_str_empty_n,
      canny_edges_data_str_full_n => canny_edges_data_str_full_n,
      cols_V(31 downto 0) => cols_V(31 downto 0),
      hysteresis_U0_src_data_stream_V_read => hysteresis_U0_src_data_stream_V_read,
      \int_threshold2_reg[15]\(0) => hysteresis_U0_n_172,
      \int_threshold2_reg[15]_0\(0) => hysteresis_U0_n_173,
      \j_V_reg_897_reg[3]_0\(0) => j_V_reg_897_reg(3),
      mOutPtr0 => mOutPtr0,
      mOutPtr110_out => mOutPtr110_out_34,
      \mOutPtr_reg[0]\ => hysteresis_U0_n_175,
      \mOutPtr_reg[0]_0\ => canny_edges_data_str_U_n_0,
      \or_cond6_reg_924_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_371,
      or_cond_reg_909 => or_cond_reg_909,
      \or_cond_reg_909_reg[0]_0\ => hysteresis_U0_n_5,
      r_V_4_fu_291_p2(30 downto 0) => r_V_4_fu_291_p2(31 downto 1),
      rows_V(31 downto 0) => rows_V(31 downto 0),
      \slt4_reg_944[0]_i_17\(15 downto 0) => threshold2(15 downto 0),
      \slt4_reg_944_reg[0]_0\(0) => slt4_fu_591_p2,
      \slt5_reg_949_reg[0]_0\(0) => slt5_fu_596_p2,
      \slt6_reg_954_reg[0]_0\(0) => slt6_fu_601_p2,
      \slt7_reg_959_reg[0]_0\(0) => slt7_fu_606_p2,
      \slt8_reg_964_reg[0]_0\(0) => slt8_fu_611_p2,
      suppressed_data_stre_empty_n => suppressed_data_stre_empty_n,
      \t_V_2_reg_253_reg[3]_0\(0) => hysteresis_U0_n_39,
      \t_V_reg_242_reg[15]_0\(3) => hysteresis_U0_n_45,
      \t_V_reg_242_reg[15]_0\(2) => hysteresis_U0_n_46,
      \t_V_reg_242_reg[15]_0\(1) => hysteresis_U0_n_47,
      \t_V_reg_242_reg[15]_0\(0) => hysteresis_U0_n_48,
      \t_V_reg_242_reg[23]_0\(3) => hysteresis_U0_n_49,
      \t_V_reg_242_reg[23]_0\(2) => hysteresis_U0_n_50,
      \t_V_reg_242_reg[23]_0\(1) => hysteresis_U0_n_51,
      \t_V_reg_242_reg[23]_0\(0) => hysteresis_U0_n_52,
      \t_V_reg_242_reg[31]_0\(3) => hysteresis_U0_n_53,
      \t_V_reg_242_reg[31]_0\(2) => hysteresis_U0_n_54,
      \t_V_reg_242_reg[31]_0\(1) => hysteresis_U0_n_55,
      \t_V_reg_242_reg[31]_0\(0) => hysteresis_U0_n_56,
      \t_V_reg_242_reg[7]_0\(3) => hysteresis_U0_n_41,
      \t_V_reg_242_reg[7]_0\(2) => hysteresis_U0_n_42,
      \t_V_reg_242_reg[7]_0\(1) => hysteresis_U0_n_43,
      \t_V_reg_242_reg[7]_0\(0) => hysteresis_U0_n_44,
      tmp27_fu_634_p2 => tmp27_fu_634_p2,
      \tmp27_reg_969_reg[0]_i_11\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_301,
      \tmp_24_reg_873_reg[0]_0\(0) => tmp_24_fu_312_p2,
      \tmp_27_reg_888_reg[0]_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_339,
      \tmp_27_reg_888_reg[0]_i_54_0\(0) => canny_edge_CONTROL_BUS_s_axi_U_n_394,
      \tmp_30_reg_902_reg[0]_i_32_0\ => canny_edge_CONTROL_BUS_s_axi_U_n_282,
      \tmp_30_reg_902_reg[0]_i_32_1\ => canny_edge_CONTROL_BUS_s_axi_U_n_281,
      \tmp_37_reg_939_reg[0]_0\ => hysteresis_U0_n_178,
      \tmp_37_reg_939_reg[0]_1\(0) => tmp_37_fu_499_p2,
      tmp_s_fu_285_p2(30 downto 0) => tmp_s_fu_285_p2(31 downto 1),
      \win_val_0_1_2_fu_142_reg[13]_0\(13 downto 0) => win_val_0_1_2_fu_142(13 downto 0),
      \win_val_0_1_2_fu_142_reg[13]_1\(2) => hysteresis_U0_n_161,
      \win_val_0_1_2_fu_142_reg[13]_1\(1) => hysteresis_U0_n_162,
      \win_val_0_1_2_fu_142_reg[13]_1\(0) => hysteresis_U0_n_163,
      \win_val_0_1_2_fu_142_reg[7]_0\(3) => hysteresis_U0_n_73,
      \win_val_0_1_2_fu_142_reg[7]_0\(2) => hysteresis_U0_n_74,
      \win_val_0_1_2_fu_142_reg[7]_0\(1) => hysteresis_U0_n_75,
      \win_val_0_1_2_fu_142_reg[7]_0\(0) => hysteresis_U0_n_76,
      \win_val_0_1_fu_138_reg[13]_0\(13 downto 0) => win_val_0_1_fu_138(13 downto 0),
      \win_val_1_1_2_fu_150_reg[15]_0\(15 downto 0) => win_val_1_1_2_fu_150(15 downto 0),
      \win_val_1_1_2_fu_150_reg[15]_1\(3) => hysteresis_U0_n_164,
      \win_val_1_1_2_fu_150_reg[15]_1\(2) => hysteresis_U0_n_165,
      \win_val_1_1_2_fu_150_reg[15]_1\(1) => hysteresis_U0_n_166,
      \win_val_1_1_2_fu_150_reg[15]_1\(0) => hysteresis_U0_n_167,
      \win_val_1_1_2_fu_150_reg[7]_0\(3) => hysteresis_U0_n_105,
      \win_val_1_1_2_fu_150_reg[7]_0\(2) => hysteresis_U0_n_106,
      \win_val_1_1_2_fu_150_reg[7]_0\(1) => hysteresis_U0_n_107,
      \win_val_1_1_2_fu_150_reg[7]_0\(0) => hysteresis_U0_n_108,
      \win_val_1_1_fu_146_reg[15]_0\(15 downto 0) => win_val_1_1_fu_146(15 downto 0),
      \win_val_2_1_2_fu_158_reg[15]_0\(15 downto 0) => win_val_2_1_2_fu_158(15 downto 0),
      \win_val_2_1_2_fu_158_reg[15]_1\(3) => hysteresis_U0_n_168,
      \win_val_2_1_2_fu_158_reg[15]_1\(2) => hysteresis_U0_n_169,
      \win_val_2_1_2_fu_158_reg[15]_1\(1) => hysteresis_U0_n_170,
      \win_val_2_1_2_fu_158_reg[15]_1\(0) => hysteresis_U0_n_171,
      \win_val_2_1_2_fu_158_reg[7]_0\(3) => hysteresis_U0_n_125,
      \win_val_2_1_2_fu_158_reg[7]_0\(2) => hysteresis_U0_n_126,
      \win_val_2_1_2_fu_158_reg[7]_0\(1) => hysteresis_U0_n_127,
      \win_val_2_1_2_fu_158_reg[7]_0\(0) => hysteresis_U0_n_128,
      \win_val_2_1_fu_154_reg[15]_0\(15 downto 0) => win_val_2_1_fu_154(15 downto 0)
    );
nonmax_suppression_U0: entity work.base_canny_edge_0_1_nonmax_suppression
     port map (
      D(15 downto 0) => grad_gd_data_stream_s_dout(15 downto 0),
      Duplicate_U0_ap_start => Duplicate_U0_ap_start,
      E(0) => nonmax_suppression_U0_gd_data_stream_V_read,
      O(0) => tmp_11_fu_365_p2,
      Q(31 downto 1) => \sel0__0_37\(30 downto 0),
      Q(0) => nonmax_suppression_U0_n_32,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => nonmax_suppression_U0_n_55,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_V(31 downto 0) => cols_V(31 downto 0),
      grad_gd_data_stream_s_empty_n => grad_gd_data_stream_s_empty_n,
      hysteresis_U0_src_data_stream_V_read => hysteresis_U0_src_data_stream_V_read,
      int_ap_idle_reg(0) => hysteresis_U0_n_40,
      int_ap_idle_reg_0 => Loop_2_proc_U0_n_16,
      int_ap_idle_reg_1(0) => Sobel_U0_n_46,
      int_ap_idle_reg_2(0) => Duplicate_U0_n_0,
      int_ap_idle_reg_3(0) => Block_Mat_exit29635_U0_n_4,
      internal_empty_n_reg => nonmax_suppression_U0_n_57,
      internal_full_n_reg(0) => shiftReg_ce_36,
      mOutPtr110_out => mOutPtr110_out_35,
      packets_cast_loc_cha_empty_n => packets_cast_loc_cha_empty_n,
      r_V_2_fu_281_p2(30 downto 0) => r_V_2_fu_281_p2(31 downto 1),
      rows_V(31 downto 0) => rows_V(31 downto 0),
      suppressed_data_stre_empty_n => suppressed_data_stre_empty_n,
      suppressed_data_stre_full_n => suppressed_data_stre_full_n,
      \t_V_1_reg_243_reg[11]_0\(3) => nonmax_suppression_U0_n_74,
      \t_V_1_reg_243_reg[11]_0\(2) => nonmax_suppression_U0_n_75,
      \t_V_1_reg_243_reg[11]_0\(1) => nonmax_suppression_U0_n_76,
      \t_V_1_reg_243_reg[11]_0\(0) => nonmax_suppression_U0_n_77,
      \t_V_1_reg_243_reg[15]_0\(3) => nonmax_suppression_U0_n_49,
      \t_V_1_reg_243_reg[15]_0\(2) => nonmax_suppression_U0_n_50,
      \t_V_1_reg_243_reg[15]_0\(1) => nonmax_suppression_U0_n_51,
      \t_V_1_reg_243_reg[15]_0\(0) => nonmax_suppression_U0_n_52,
      \t_V_1_reg_243_reg[19]_0\(3) => nonmax_suppression_U0_n_70,
      \t_V_1_reg_243_reg[19]_0\(2) => nonmax_suppression_U0_n_71,
      \t_V_1_reg_243_reg[19]_0\(1) => nonmax_suppression_U0_n_72,
      \t_V_1_reg_243_reg[19]_0\(0) => nonmax_suppression_U0_n_73,
      \t_V_1_reg_243_reg[23]_0\(3) => nonmax_suppression_U0_n_66,
      \t_V_1_reg_243_reg[23]_0\(2) => nonmax_suppression_U0_n_67,
      \t_V_1_reg_243_reg[23]_0\(1) => nonmax_suppression_U0_n_68,
      \t_V_1_reg_243_reg[23]_0\(0) => nonmax_suppression_U0_n_69,
      \t_V_1_reg_243_reg[27]_0\(3) => nonmax_suppression_U0_n_62,
      \t_V_1_reg_243_reg[27]_0\(2) => nonmax_suppression_U0_n_63,
      \t_V_1_reg_243_reg[27]_0\(1) => nonmax_suppression_U0_n_64,
      \t_V_1_reg_243_reg[27]_0\(0) => nonmax_suppression_U0_n_65,
      \t_V_1_reg_243_reg[31]_0\(3) => nonmax_suppression_U0_n_58,
      \t_V_1_reg_243_reg[31]_0\(2) => nonmax_suppression_U0_n_59,
      \t_V_1_reg_243_reg[31]_0\(1) => nonmax_suppression_U0_n_60,
      \t_V_1_reg_243_reg[31]_0\(0) => nonmax_suppression_U0_n_61,
      \t_V_1_reg_243_reg[3]_0\(3) => nonmax_suppression_U0_n_82,
      \t_V_1_reg_243_reg[3]_0\(2) => nonmax_suppression_U0_n_83,
      \t_V_1_reg_243_reg[3]_0\(1) => nonmax_suppression_U0_n_84,
      \t_V_1_reg_243_reg[3]_0\(0) => nonmax_suppression_U0_n_85,
      \t_V_1_reg_243_reg[7]_0\(3) => nonmax_suppression_U0_n_78,
      \t_V_1_reg_243_reg[7]_0\(2) => nonmax_suppression_U0_n_79,
      \t_V_1_reg_243_reg[7]_0\(1) => nonmax_suppression_U0_n_80,
      \t_V_1_reg_243_reg[7]_0\(0) => nonmax_suppression_U0_n_81,
      \t_V_reg_232_reg[11]_0\(3) => nonmax_suppression_U0_n_93,
      \t_V_reg_232_reg[11]_0\(2) => nonmax_suppression_U0_n_94,
      \t_V_reg_232_reg[11]_0\(1) => nonmax_suppression_U0_n_95,
      \t_V_reg_232_reg[11]_0\(0) => nonmax_suppression_U0_n_96,
      \t_V_reg_232_reg[15]_0\(3) => nonmax_suppression_U0_n_37,
      \t_V_reg_232_reg[15]_0\(2) => nonmax_suppression_U0_n_38,
      \t_V_reg_232_reg[15]_0\(1) => nonmax_suppression_U0_n_39,
      \t_V_reg_232_reg[15]_0\(0) => nonmax_suppression_U0_n_40,
      \t_V_reg_232_reg[15]_1\(3) => nonmax_suppression_U0_n_97,
      \t_V_reg_232_reg[15]_1\(2) => nonmax_suppression_U0_n_98,
      \t_V_reg_232_reg[15]_1\(1) => nonmax_suppression_U0_n_99,
      \t_V_reg_232_reg[15]_1\(0) => nonmax_suppression_U0_n_100,
      \t_V_reg_232_reg[19]_0\(3) => nonmax_suppression_U0_n_101,
      \t_V_reg_232_reg[19]_0\(2) => nonmax_suppression_U0_n_102,
      \t_V_reg_232_reg[19]_0\(1) => nonmax_suppression_U0_n_103,
      \t_V_reg_232_reg[19]_0\(0) => nonmax_suppression_U0_n_104,
      \t_V_reg_232_reg[23]_0\(3) => nonmax_suppression_U0_n_41,
      \t_V_reg_232_reg[23]_0\(2) => nonmax_suppression_U0_n_42,
      \t_V_reg_232_reg[23]_0\(1) => nonmax_suppression_U0_n_43,
      \t_V_reg_232_reg[23]_0\(0) => nonmax_suppression_U0_n_44,
      \t_V_reg_232_reg[23]_1\(3) => nonmax_suppression_U0_n_105,
      \t_V_reg_232_reg[23]_1\(2) => nonmax_suppression_U0_n_106,
      \t_V_reg_232_reg[23]_1\(1) => nonmax_suppression_U0_n_107,
      \t_V_reg_232_reg[23]_1\(0) => nonmax_suppression_U0_n_108,
      \t_V_reg_232_reg[27]_0\(3) => nonmax_suppression_U0_n_109,
      \t_V_reg_232_reg[27]_0\(2) => nonmax_suppression_U0_n_110,
      \t_V_reg_232_reg[27]_0\(1) => nonmax_suppression_U0_n_111,
      \t_V_reg_232_reg[27]_0\(0) => nonmax_suppression_U0_n_112,
      \t_V_reg_232_reg[31]_0\(3) => nonmax_suppression_U0_n_45,
      \t_V_reg_232_reg[31]_0\(2) => nonmax_suppression_U0_n_46,
      \t_V_reg_232_reg[31]_0\(1) => nonmax_suppression_U0_n_47,
      \t_V_reg_232_reg[31]_0\(0) => nonmax_suppression_U0_n_48,
      \t_V_reg_232_reg[31]_1\(3) => nonmax_suppression_U0_n_113,
      \t_V_reg_232_reg[31]_1\(2) => nonmax_suppression_U0_n_114,
      \t_V_reg_232_reg[31]_1\(1) => nonmax_suppression_U0_n_115,
      \t_V_reg_232_reg[31]_1\(0) => nonmax_suppression_U0_n_116,
      \t_V_reg_232_reg[3]_0\(2) => nonmax_suppression_U0_n_86,
      \t_V_reg_232_reg[3]_0\(1) => nonmax_suppression_U0_n_87,
      \t_V_reg_232_reg[3]_0\(0) => nonmax_suppression_U0_n_88,
      \t_V_reg_232_reg[7]_0\(3) => nonmax_suppression_U0_n_33,
      \t_V_reg_232_reg[7]_0\(2) => nonmax_suppression_U0_n_34,
      \t_V_reg_232_reg[7]_0\(1) => nonmax_suppression_U0_n_35,
      \t_V_reg_232_reg[7]_0\(0) => nonmax_suppression_U0_n_36,
      \t_V_reg_232_reg[7]_1\(3) => nonmax_suppression_U0_n_89,
      \t_V_reg_232_reg[7]_1\(2) => nonmax_suppression_U0_n_90,
      \t_V_reg_232_reg[7]_1\(1) => nonmax_suppression_U0_n_91,
      \t_V_reg_232_reg[7]_1\(0) => nonmax_suppression_U0_n_92,
      \tmp_20_reg_911_reg[13]_0\(13 downto 0) => nonmax_suppression_U0_dst_data_stream_V_din(13 downto 0),
      \tmp_2_reg_846_reg[0]_0\(16) => \p_0_in__1\(31),
      \tmp_2_reg_846_reg[0]_0\(15) => \p_0_in__1\(29),
      \tmp_2_reg_846_reg[0]_0\(14) => \p_0_in__1\(27),
      \tmp_2_reg_846_reg[0]_0\(13) => \p_0_in__1\(25),
      \tmp_2_reg_846_reg[0]_0\(12) => \p_0_in__1\(23),
      \tmp_2_reg_846_reg[0]_0\(11) => \p_0_in__1\(21),
      \tmp_2_reg_846_reg[0]_0\(10) => \p_0_in__1\(19),
      \tmp_2_reg_846_reg[0]_0\(9) => \p_0_in__1\(17),
      \tmp_2_reg_846_reg[0]_0\(8 downto 6) => \p_0_in__1\(15 downto 13),
      \tmp_2_reg_846_reg[0]_0\(5) => \p_0_in__1\(11),
      \tmp_2_reg_846_reg[0]_0\(4) => \p_0_in__1\(9),
      \tmp_2_reg_846_reg[0]_0\(3) => \p_0_in__1\(7),
      \tmp_2_reg_846_reg[0]_0\(2) => \p_0_in__1\(5),
      \tmp_2_reg_846_reg[0]_0\(1) => \p_0_in__1\(3),
      \tmp_2_reg_846_reg[0]_0\(0) => \p_0_in__1\(1),
      tmp_4_fu_275_p2(30 downto 0) => tmp_4_fu_275_p2(31 downto 1),
      \tmp_7_reg_826_reg[0]_0\(0) => tmp_7_fu_302_p2,
      \tmp_s_reg_841_reg[0]_0\(0) => tmp_s_fu_329_p2
    );
packets_cast_loc_cha_U: entity work.base_canny_edge_0_1_fifo_w20_d2_A
     port map (
      Block_Mat_exit29635_U0_ap_continue => Block_Mat_exit29635_U0_ap_continue,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_ready => Loop_1_proc_U0_ap_ready,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(19 downto 0) => Block_Mat_exit29635_U0_ap_return(19 downto 0),
      internal_full_n_reg_0 => Block_Mat_exit29635_U0_n_7,
      \mOutPtr_reg[0]_0\(0) => Block_Mat_exit29635_U0_ap_ready,
      \mOutPtr_reg[1]_0\ => Block_Mat_exit29635_U0_n_8,
      \out\(19 downto 0) => packets_cast_loc_cha_dout(19 downto 0),
      packets_cast_loc_cha_empty_n => packets_cast_loc_cha_empty_n,
      shiftReg_ce => shiftReg_ce
    );
sobel_gx_data_stream_U: entity work.base_canny_edge_0_1_fifo_w16_d1_A_0
     port map (
      D(11) => Sobel_U0_p_dst_data_stream_V_din(15),
      D(10 downto 0) => Sobel_U0_p_dst_data_stream_V_din(10 downto 0),
      E(0) => shiftReg_ce_8,
      \SRL_SIG_reg[1][14]\(11) => sobel_gx_data_stream_dout(13),
      \SRL_SIG_reg[1][14]\(10 downto 0) => sobel_gx_data_stream_dout(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      gradient_decompositi_U0_gx_data_stream_V_read => gradient_decompositi_U0_gx_data_stream_V_read,
      mOutPtr110_out => mOutPtr110_out_32,
      \mOutPtr_reg[0]_0\ => Sobel_U0_n_88,
      sobel_gx_data_stream_empty_n => sobel_gx_data_stream_empty_n,
      sobel_gx_data_stream_full_n => sobel_gx_data_stream_full_n
    );
sobel_gy_data_stream_U: entity work.base_canny_edge_0_1_fifo_w16_d1_A_1
     port map (
      D(11) => sobel_gy_data_stream_dout(13),
      D(10 downto 0) => sobel_gy_data_stream_dout(10 downto 0),
      E(0) => shiftReg_ce_5,
      \SRL_SIG_reg[0][13]\(11) => Sobel_1_U0_p_dst_data_stream_V_din(15),
      \SRL_SIG_reg[0][13]\(10 downto 0) => Sobel_1_U0_p_dst_data_stream_V_din(10 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      gradient_decompositi_U0_gx_data_stream_V_read => gradient_decompositi_U0_gx_data_stream_V_read,
      mOutPtr110_out => mOutPtr110_out_31,
      \mOutPtr_reg[0]_0\ => Sobel_1_U0_n_88,
      sobel_gy_data_stream_empty_n => sobel_gy_data_stream_empty_n,
      sobel_gy_data_stream_full_n => sobel_gy_data_stream_full_n
    );
src1_data_stream_0_s_U: entity work.base_canny_edge_0_1_fifo_w8_d1_A_2
     port map (
      D(7 downto 0) => src_bw_data_stream_0_dout(7 downto 0),
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_3,
      \SRL_SIG_reg[1][7]\(7 downto 0) => src1_data_stream_0_s_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out_9,
      \mOutPtr_reg[0]_0\(0) => ap_CS_fsm_state2_12,
      \mOutPtr_reg[0]_1\ => Sobel_U0_n_25,
      \mOutPtr_reg[1]_0\ => Duplicate_U0_n_8,
      src1_data_stream_0_s_empty_n => src1_data_stream_0_s_empty_n,
      src1_data_stream_0_s_full_n => src1_data_stream_0_s_full_n
    );
src2_data_stream_0_s_U: entity work.base_canny_edge_0_1_fifo_w8_d1_A_3
     port map (
      D(7 downto 0) => src_bw_data_stream_0_dout(7 downto 0),
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_2,
      \SRL_SIG_reg[1][7]\(7 downto 0) => src2_data_stream_0_s_dout(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out_6,
      \mOutPtr_reg[0]_0\(0) => ap_CS_fsm_state2,
      \mOutPtr_reg[0]_1\ => Sobel_1_U0_n_25,
      \mOutPtr_reg[1]_0\ => Duplicate_U0_n_10,
      src2_data_stream_0_s_empty_n => src2_data_stream_0_s_empty_n,
      src2_data_stream_0_s_full_n => src2_data_stream_0_s_full_n
    );
src_bw_data_stream_0_U: entity work.base_canny_edge_0_1_fifo_w8_d1_A_4
     port map (
      D(7 downto 0) => src_bw_data_stream_0_dout(7 downto 0),
      Duplicate_U0_src_data_stream_V_read => Duplicate_U0_src_data_stream_V_read,
      E(0) => shiftReg_ce_4,
      \SRL_SIG_reg[0][7]\(7 downto 0) => Loop_1_proc_U0_src_bw_data_stream_0_V_din(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => Loop_1_proc_U0_n_1,
      src_bw_data_stream_0_empty_n => src_bw_data_stream_0_empty_n,
      src_bw_data_stream_0_full_n => src_bw_data_stream_0_full_n
    );
suppressed_data_stre_U: entity work.base_canny_edge_0_1_fifo_w16_d1_A_5
     port map (
      D(13 downto 0) => suppressed_data_stre_dout(13 downto 0),
      E(0) => shiftReg_ce_36,
      \SRL_SIG_reg[0][13]\(13 downto 0) => nonmax_suppression_U0_dst_data_stream_V_din(13 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      hysteresis_U0_src_data_stream_V_read => hysteresis_U0_src_data_stream_V_read,
      internal_empty_n_reg_0 => suppressed_data_stre_U_n_2,
      internal_full_n_reg_0 => nonmax_suppression_U0_n_57,
      mOutPtr110_out => mOutPtr110_out_35,
      \mOutPtr_reg[0]_0\ => nonmax_suppression_U0_n_55,
      or_cond_reg_909 => or_cond_reg_909,
      suppressed_data_stre_empty_n => suppressed_data_stre_empty_n,
      suppressed_data_stre_full_n => suppressed_data_stre_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity base_canny_edge_0_1 is
  port (
    s_axi_CONTROL_BUS_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_AWVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_AWREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CONTROL_BUS_WVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_WREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_BVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_BREADY : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CONTROL_BUS_ARVALID : in STD_LOGIC;
    s_axi_CONTROL_BUS_ARREADY : out STD_LOGIC;
    s_axi_CONTROL_BUS_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CONTROL_BUS_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CONTROL_BUS_RVALID : out STD_LOGIC;
    s_axi_CONTROL_BUS_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    AXI_LITE_clk : in STD_LOGIC;
    ap_rst_n_AXI_LITE_clk : in STD_LOGIC;
    in_stream_TVALID : in STD_LOGIC;
    in_stream_TREADY : out STD_LOGIC;
    in_stream_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    in_stream_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_stream_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TVALID : out STD_LOGIC;
    out_stream_TREADY : in STD_LOGIC;
    out_stream_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    out_stream_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_stream_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of base_canny_edge_0_1 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of base_canny_edge_0_1 : entity is "base_canny_edge_0_1,canny_edge,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of base_canny_edge_0_1 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of base_canny_edge_0_1 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of base_canny_edge_0_1 : entity is "canny_edge,Vivado 2020.1";
  attribute hls_module : string;
  attribute hls_module of base_canny_edge_0_1 : entity is "yes";
end base_canny_edge_0_1;

architecture STRUCTURE of base_canny_edge_0_1 is
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_BUS_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of AXI_LITE_clk : signal is "xilinx.com:signal:clock:1.0 AXI_LITE_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of AXI_LITE_clk : signal is "XIL_INTERFACENAME AXI_LITE_clk, ASSOCIATED_BUSIF s_axi_CONTROL_BUS, ASSOCIATED_RESET ap_rst_n_AXI_LITE_clk, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in_stream:out_stream, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n_AXI_LITE_clk : signal is "xilinx.com:signal:reset:1.0 ap_rst_n_AXI_LITE_clk RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n_AXI_LITE_clk : signal is "XIL_INTERFACENAME ap_rst_n_AXI_LITE_clk, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 in_stream TREADY";
  attribute X_INTERFACE_INFO of in_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 in_stream TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of out_stream_TREADY : signal is "xilinx.com:interface:axis:1.0 out_stream TREADY";
  attribute X_INTERFACE_INFO of out_stream_TVALID : signal is "xilinx.com:interface:axis:1.0 out_stream TVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CONTROL_BUS_RREADY : signal is "XIL_INTERFACENAME s_axi_CONTROL_BUS, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RVALID";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WREADY";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WVALID";
  attribute X_INTERFACE_INFO of in_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 in_stream TDATA";
  attribute X_INTERFACE_INFO of in_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 in_stream TLAST";
  attribute X_INTERFACE_PARAMETER of in_stream_TLAST : signal is "XIL_INTERFACENAME in_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA undef, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 in_stream TUSER";
  attribute X_INTERFACE_INFO of out_stream_TDATA : signal is "xilinx.com:interface:axis:1.0 out_stream TDATA";
  attribute X_INTERFACE_INFO of out_stream_TLAST : signal is "xilinx.com:interface:axis:1.0 out_stream TLAST";
  attribute X_INTERFACE_PARAMETER of out_stream_TLAST : signal is "XIL_INTERFACENAME out_stream, TDATA_NUM_BYTES 4, TUSER_WIDTH 1, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}} TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 32} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} TUSER_WIDTH 1}, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK3, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_stream_TUSER : signal is "xilinx.com:interface:axis:1.0 out_stream TUSER";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS BRESP";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RDATA";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS RRESP";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WDATA";
  attribute X_INTERFACE_INFO of s_axi_CONTROL_BUS_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CONTROL_BUS WSTRB";
begin
inst: entity work.base_canny_edge_0_1_canny_edge
     port map (
      AXI_LITE_clk => AXI_LITE_clk,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_AXI_LITE_clk => ap_rst_n_AXI_LITE_clk,
      in_stream_TDATA(31 downto 0) => in_stream_TDATA(31 downto 0),
      in_stream_TLAST(0) => in_stream_TLAST(0),
      in_stream_TREADY => in_stream_TREADY,
      in_stream_TUSER(0) => in_stream_TUSER(0),
      in_stream_TVALID => in_stream_TVALID,
      interrupt => interrupt,
      out_stream_TDATA(31 downto 0) => out_stream_TDATA(31 downto 0),
      out_stream_TLAST(0) => out_stream_TLAST(0),
      out_stream_TREADY => out_stream_TREADY,
      out_stream_TUSER(0) => out_stream_TUSER(0),
      out_stream_TVALID => out_stream_TVALID,
      s_axi_CONTROL_BUS_ARADDR(5 downto 0) => s_axi_CONTROL_BUS_ARADDR(5 downto 0),
      s_axi_CONTROL_BUS_ARREADY => s_axi_CONTROL_BUS_ARREADY,
      s_axi_CONTROL_BUS_ARVALID => s_axi_CONTROL_BUS_ARVALID,
      s_axi_CONTROL_BUS_AWADDR(5 downto 0) => s_axi_CONTROL_BUS_AWADDR(5 downto 0),
      s_axi_CONTROL_BUS_AWREADY => s_axi_CONTROL_BUS_AWREADY,
      s_axi_CONTROL_BUS_AWVALID => s_axi_CONTROL_BUS_AWVALID,
      s_axi_CONTROL_BUS_BREADY => s_axi_CONTROL_BUS_BREADY,
      s_axi_CONTROL_BUS_BRESP(1 downto 0) => s_axi_CONTROL_BUS_BRESP(1 downto 0),
      s_axi_CONTROL_BUS_BVALID => s_axi_CONTROL_BUS_BVALID,
      s_axi_CONTROL_BUS_RDATA(31 downto 0) => s_axi_CONTROL_BUS_RDATA(31 downto 0),
      s_axi_CONTROL_BUS_RREADY => s_axi_CONTROL_BUS_RREADY,
      s_axi_CONTROL_BUS_RRESP(1 downto 0) => s_axi_CONTROL_BUS_RRESP(1 downto 0),
      s_axi_CONTROL_BUS_RVALID => s_axi_CONTROL_BUS_RVALID,
      s_axi_CONTROL_BUS_WDATA(31 downto 0) => s_axi_CONTROL_BUS_WDATA(31 downto 0),
      s_axi_CONTROL_BUS_WREADY => s_axi_CONTROL_BUS_WREADY,
      s_axi_CONTROL_BUS_WSTRB(3 downto 0) => s_axi_CONTROL_BUS_WSTRB(3 downto 0),
      s_axi_CONTROL_BUS_WVALID => s_axi_CONTROL_BUS_WVALID
    );
end STRUCTURE;
