$date
	Thu Nov 21 21:58:55 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux4x1 $end
$var wire 1 ! p_dout $end
$var reg 4 " p_din [3:0] $end
$var reg 2 # p_sel [1:0] $end
$var integer 32 $ k [31:0] $end
$scope module mux $end
$var wire 4 % din [3:0] $end
$var wire 1 ! dout $end
$var wire 2 & sel [1:0] $end
$var wire 2 ' s [1:0] $end
$scope module u10 $end
$var wire 2 ( din [1:0] $end
$var wire 1 ) dout $end
$var wire 1 * sel $end
$upscope $end
$scope module u11 $end
$var wire 2 + din [1:0] $end
$var wire 1 , dout $end
$var wire 1 - sel $end
$upscope $end
$scope module u20 $end
$var wire 2 . din [1:0] $end
$var wire 1 ! dout $end
$var wire 1 / sel $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
bx0 .
0-
x,
b1x +
0*
0)
bx0 (
bx0 '
b0 &
b1xx0 %
b0 $
b0 #
b1xx0 "
0!
$end
#100
x!
x)
1*
b1x '
b1x .
1,
1-
b1 $
b1 #
b1 &
#200
0)
0*
bx0 '
bx0 .
x,
0-
x!
1/
b10 $
b10 #
b10 &
#300
1!
x)
1*
b1x '
b1x .
1,
1-
b11 $
b11 #
b11 &
#400
0)
0*
bx0 '
bx0 .
x,
0-
0!
0/
b100 $
b0 #
b0 &
#500
