/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  reg [12:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [27:0] celloutsig_1_0z;
  wire [12:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  reg [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = in_data[188:161] & in_data[145:118];
  assign celloutsig_1_14z = { in_data[149:140], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_8z } & { celloutsig_1_10z[8:3], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_10z = { in_data[118:110], celloutsig_1_6z } / { 1'h1, in_data[119:110], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_5z = ! { in_data[74:71], celloutsig_0_2z };
  assign celloutsig_1_1z = ! in_data[151:145];
  assign celloutsig_1_5z = ! in_data[168:166];
  assign celloutsig_0_4z = in_data[43:31] % { 1'h1, celloutsig_0_3z[11:0] };
  assign celloutsig_1_3z = in_data[151:143] % { 1'h1, celloutsig_1_0z[21:14] };
  assign celloutsig_1_12z = { in_data[169:167], celloutsig_1_8z } % { 1'h1, celloutsig_1_3z[3], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_14z[2:0], celloutsig_1_13z } % { 1'h1, celloutsig_1_14z[9:7] };
  assign celloutsig_1_19z = celloutsig_1_3z[6:4] % { 1'h1, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_0z = | in_data[10:8];
  assign celloutsig_1_8z = | { celloutsig_1_3z[6:0], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_13z = | { celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_5z, celloutsig_1_8z };
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 13'h0000;
    else if (!celloutsig_1_19z[0]) celloutsig_0_3z = { in_data[50:47], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z };
  always_latch
    if (clkin_data[64]) celloutsig_1_6z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_6z = celloutsig_1_3z[5:2];
  assign celloutsig_1_2z = ~((in_data[136] & in_data[105]) | (celloutsig_1_1z & celloutsig_1_0z[11]));
  assign celloutsig_0_1z = ~((in_data[10] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_2z) | (in_data[184] & celloutsig_1_2z));
  assign celloutsig_1_7z = ~((celloutsig_1_4z & celloutsig_1_6z[0]) | (celloutsig_1_5z & celloutsig_1_6z[2]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z & celloutsig_1_3z[1]) | (in_data[173] & celloutsig_1_5z));
  assign celloutsig_0_2z = ~((in_data[63] & celloutsig_0_1z) | (in_data[69] & in_data[72]));
  assign { out_data[131:128], out_data[98:96], out_data[44:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_4z, celloutsig_0_5z };
endmodule
