{"vcs1":{"timestamp_begin":1740050478.044798391, "rt":3.83, "ut":3.62, "st":0.15}}
{"vcselab":{"timestamp_begin":1740050481.949446480, "rt":0.27, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740050482.275074621, "rt":0.24, "ut":0.11, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050477.754783262}
{"VCS_COMP_START_TIME": 1740050477.754783262}
{"VCS_COMP_END_TIME": 1740050482.579440962}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287748}}
{"vcselab": {"peak_mem": 150360}}
