\hypertarget{stm32l476xx_8h}{}\doxysection{Core/\+Src/system/stm32l476xx.h File Reference}
\label{stm32l476xx_8h}\index{Core/Src/system/stm32l476xx.h@{Core/Src/system/stm32l476xx.h}}


CMSIS STM32\+L476xx Device Peripheral Access Layer Header File.  


{\ttfamily \#include \char`\"{}./cmsis/core\+\_\+cm4.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}system\+\_\+stm32l4xx.\+h\char`\"{}}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
\doxysubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Analog to Digital Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_a_n___tx_mail_box___type_def}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Tx\+Mail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___f_i_f_o_mail_box___type_def}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network FIFOMail\+Box. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___filter_register___type_def}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network Filter\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Controller Area Network. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Comparator. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em CRC calculation unit. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Digital to Analog Converter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DFSDM module registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DFSDM channel configuration registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Debug MCU. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em External Interrupt/\+Event Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Firewall. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em FLASH Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank1E. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Flexible Memory Controller Bank3. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em General Purpose I/O. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Inter-\/integrated Circuit Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Independent WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_c_d___type_def}{LCD\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LCD. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em LPTIMER. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Operational Amplifier (OPAMP) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Power Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em QUAD Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Reset and Clock Control. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Real-\/\+Time Clock. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Audio Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}}
\item 
struct \mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Secure digital input/output Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Serial Peripheral Interface. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Single Wire Protocol Master Interface SPWMI. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em System configuration controller. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Touch Sensing Controller (TSC) \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Universal Synchronous Asynchronous Receiver Transmitter. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em VREFBUF. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em Window WATCHDOG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em RNG. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Core\+\_\+register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___device_type_def}{USB\+\_\+\+OTG\+\_\+\+Device\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+device\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___i_n_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+INEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Register. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___o_u_t_endpoint_type_def}{USB\+\_\+\+OTG\+\_\+\+OUTEndpoint\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+Endpoint-\/\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Mode\+\_\+\+Register\+\_\+\+Structures. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_u_s_b___o_t_g___host_channel_type_def}{USB\+\_\+\+OTG\+\_\+\+Host\+Channel\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em USB\+\_\+\+OTG\+\_\+\+Host\+\_\+\+Channel\+\_\+\+Specific\+\_\+\+Registers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga45a97e4bb8b6ce7c334acc5f45ace3ba}{\+\_\+\+\_\+\+CM4\+\_\+\+REV}}~0x0001U
\begin{DoxyCompactList}\small\item\em Configuration of the Cortex-\/\+M4 Processor and Core Peripherals. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_ga4127d1b31aaf336fab3d7329d117f448}{\+\_\+\+\_\+\+MPU\+\_\+\+PRESENT}}~1U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gae3fe3587d5100c787e02102ce3944460}{\+\_\+\+\_\+\+NVIC\+\_\+\+PRIO\+\_\+\+BITS}}~4U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gab58771b4ec03f9bdddc84770f7c95c68}{\+\_\+\+\_\+\+Vendor\+\_\+\+Sys\+Tick\+Config}}~0U
\item 
\#define \mbox{\hyperlink{group___configuration__section__for___c_m_s_i_s_gac1ba8a48ca926bddc88be9bfd7d42641}{\+\_\+\+\_\+\+FPU\+\_\+\+PRESENT}}~1U
\item 
\#define {\bfseries DMA\+\_\+request\+\_\+\+Type\+Def}~\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23a9099a5f8fc9c6e253c0eecb2be8db}{FLASH\+\_\+\+BASE}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga8be554f354e5aa65370f6db63d4f3ee4}{FLASH\+\_\+\+END}}~(0x080\+FFFFFUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga443a2786535d83e32dfdc2b29e379332}{FLASH\+\_\+\+BANK1\+\_\+\+END}}~(0x0807\+FFFFUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab24a21b645aaab8737af5603c3d11e71}{FLASH\+\_\+\+BANK2\+\_\+\+END}}~(0x080\+FFFFFUL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gadbb42a3d0a8a90a79d2146e4014241b1}{SRAM2\+\_\+\+BASE}}~(0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}{FMC\+\_\+\+BASE}}~(0x60000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4c3147bf44b5434facb53bb9aa88ca31}{QSPI\+\_\+\+BASE}}~(0x90000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}}~(0x\+A0000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}}~(0x\+A0001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}~(0x22000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}}~(0x42000000\+UL)
\item 
\#define {\bfseries SRAM\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga7d0fbfb8894012dbbb96754b95e562cd}{SRAM1\+\_\+\+BASE}}
\item 
\#define {\bfseries SRAM\+\_\+\+BB\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_gac4c4f61082e4b168f29d9cf97dc3ca5c}{SRAM1\+\_\+\+BB\+\_\+\+BASE}}
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga5739aeef90bd57ec2e7ddf66b479139b}{SRAM1\+\_\+\+SIZE\+\_\+\+MAX}}~(0x00018000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gad89e757d25db6160b1aedeb58fcdac09}{SRAM2\+\_\+\+SIZE}}~(0x00008000\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+SIZE\+\_\+\+DATA\+\_\+\+REGISTER}~((uint32\+\_\+t)0x1\+FFF75\+E0)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gae69620948dea1b76e0ab7843ab719db7}{FLASH\+\_\+\+SIZE}}
\item 
\#define {\bfseries APB1\+PERIPH\+\_\+\+BASE}~\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}}
\item 
\#define {\bfseries APB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00010000\+UL)
\item 
\#define {\bfseries AHB1\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x00020000\+UL)
\item 
\#define {\bfseries AHB2\+PERIPH\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + 0x08000000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+BANK1}~\mbox{\hyperlink{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}{FMC\+\_\+\+BASE}}
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+1}~FMC\+\_\+\+BANK1
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+2}~(FMC\+\_\+\+BANK1 + 0x04000000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+3}~(FMC\+\_\+\+BANK1 + 0x08000000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+BANK1\+\_\+4}~(FMC\+\_\+\+BANK1 + 0x0\+C000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0ade3350b211c3cb0839dd0955f52691}{FMC\+\_\+\+BANK3}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga68a39e11ba4a19785d20a98954c7fc9e}{FMC\+\_\+\+BASE}}  + 0x20000000\+UL)
\item 
\#define {\bfseries TIM2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries TIM3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries TIM4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries TIM5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries TIM6\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries TIM7\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries LCD\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2400\+UL)
\item 
\#define {\bfseries RTC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define {\bfseries WWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries IWDG\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries SPI2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries SPI3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x3\+C00\+UL)
\item 
\#define {\bfseries USART2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries USART3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries UART4\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x4\+C00\+UL)
\item 
\#define {\bfseries UART5\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5000\+UL)
\item 
\#define {\bfseries I2\+C1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries I2\+C2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define {\bfseries I2\+C3\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x5\+C00\+UL)
\item 
\#define {\bfseries CAN1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x6400\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7000\+UL)
\item 
\#define {\bfseries DAC\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7400\+UL)
\item 
\#define {\bfseries DAC1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7400\+UL)
\item 
\#define {\bfseries OPAMP\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define {\bfseries OPAMP1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7800\+UL)
\item 
\#define {\bfseries OPAMP2\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7810\+UL)
\item 
\#define {\bfseries LPTIM1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x7\+C00\+UL)
\item 
\#define {\bfseries LPUART1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8000\+UL)
\item 
\#define {\bfseries SWPMI1\+\_\+\+BASE}~(APB1\+PERIPH\+\_\+\+BASE + 0x8800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}}~(APB1\+PERIPH\+\_\+\+BASE + 0x9400\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries VREFBUF\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries COMP1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define {\bfseries COMP2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0204\+UL)
\item 
\#define {\bfseries EXTI\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries FIREWALL\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries SDMMC1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2800\+UL)
\item 
\#define {\bfseries TIM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x2\+C00\+UL)
\item 
\#define {\bfseries SPI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries TIM8\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3400\+UL)
\item 
\#define {\bfseries USART1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x3800\+UL)
\item 
\#define {\bfseries TIM15\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries TIM16\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4400\+UL)
\item 
\#define {\bfseries TIM17\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x4800\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5400\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI1\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define {\bfseries SAI2\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x5800\+UL)
\item 
\#define {\bfseries SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE}~(SAI2\+\_\+\+BASE + 0x0004\+UL)
\item 
\#define {\bfseries SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE}~(SAI2\+\_\+\+BASE + 0x0024\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+BASE}~(APB2\+PERIPH\+\_\+\+BASE + 0x6000\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel0\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel1\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0020\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel2\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0040\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel3\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0060\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel4\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel5\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x00\+A0\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel6\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x00\+C0\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel7\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x00\+E0\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter0\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0100\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter1\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0180\+UL)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter2\+\_\+\+BASE}~(DFSDM1\+\_\+\+BASE + 0x0200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}}~(DFSDM1\+\_\+\+BASE + 0x0280\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+R\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x2000\+UL)
\item 
\#define {\bfseries CRC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x3000\+UL)
\item 
\#define {\bfseries TSC\+\_\+\+BASE}~(AHB1\+PERIPH\+\_\+\+BASE + 0x4000\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define {\bfseries DMA1\+\_\+\+CSELR\+\_\+\+BASE}~(DMA1\+\_\+\+BASE + 0x00\+A8\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel1\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0008\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel2\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x001\+CUL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel3\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0030\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0044\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel5\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0058\+UL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel6\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x006\+CUL)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel7\+\_\+\+BASE}~(DMA2\+\_\+\+BASE + 0x0080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}}~(DMA2\+\_\+\+BASE + 0x00\+A8\+UL)
\item 
\#define {\bfseries GPIOA\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0000\+UL)
\item 
\#define {\bfseries GPIOB\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0400\+UL)
\item 
\#define {\bfseries GPIOC\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0800\+UL)
\item 
\#define {\bfseries GPIOD\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x0\+C00\+UL)
\item 
\#define {\bfseries GPIOE\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1000\+UL)
\item 
\#define {\bfseries GPIOF\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1400\+UL)
\item 
\#define {\bfseries GPIOG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1800\+UL)
\item 
\#define {\bfseries GPIOH\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x1\+C00\+UL)
\item 
\#define {\bfseries USBOTG\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08000000\+UL)
\item 
\#define {\bfseries ADC1\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08040000\+UL)
\item 
\#define {\bfseries ADC2\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08040100\+UL)
\item 
\#define {\bfseries ADC3\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08040200\+UL)
\item 
\#define {\bfseries ADC123\+\_\+\+COMMON\+\_\+\+BASE}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08040300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}}~(AHB2\+PERIPH\+\_\+\+BASE + 0x08060800\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}} + 0x0000\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}} + 0x0104\+UL)
\item 
\#define {\bfseries FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE}~(\mbox{\hyperlink{group___peripheral__memory__map_ga7a599164cd92798542bc6288793d1ed5}{FMC\+\_\+\+R\+\_\+\+BASE}} + 0x0080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}}~(0x\+E0042000\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE}~(0x50000000\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLOBAL\+\_\+\+BASE}~(0x00000000\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEVICE\+\_\+\+BASE}~(0x00000800\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+IN\+\_\+\+ENDPOINT\+\_\+\+BASE}~(0x00000900\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+OUT\+\_\+\+ENDPOINT\+\_\+\+BASE}~(0x00000\+B00\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EP\+\_\+\+REG\+\_\+\+SIZE}~(0x00000020\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+BASE}~(0x00000400\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+PORT\+\_\+\+BASE}~(0x00000440\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+BASE}~(0x00000500\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HOST\+\_\+\+CHANNEL\+\_\+\+SIZE}~(0x00000020\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+BASE}~(0x00000\+E00\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+BASE}~(0x00001000\+UL)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FIFO\+\_\+\+SIZE}~(0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga88fc8a2912bd1ac72c6eddb456f0b096}{PACKAGE\+\_\+\+BASE}}~(0x1\+FFF7500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga664eda42b83c919b153b07b23348be67}{UID\+\_\+\+BASE}}~(0x1\+FFF7590\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral__memory__map_ga776d985f2d4d40b588ef6ca9d573af78}{FLASHSIZE\+\_\+\+BASE}}~(0x1\+FFF75\+E0\+UL)
\item 
\#define {\bfseries TIM2}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM2\+\_\+\+BASE)
\item 
\#define {\bfseries TIM3}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM3\+\_\+\+BASE)
\item 
\#define {\bfseries TIM4}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM4\+\_\+\+BASE)
\item 
\#define {\bfseries TIM5}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM5\+\_\+\+BASE)
\item 
\#define {\bfseries TIM6}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM6\+\_\+\+BASE)
\item 
\#define {\bfseries TIM7}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM7\+\_\+\+BASE)
\item 
\#define {\bfseries LCD}~((\mbox{\hyperlink{struct_l_c_d___type_def}{LCD\+\_\+\+Type\+Def}} $\ast$) LCD\+\_\+\+BASE)
\item 
\#define {\bfseries RTC}~((\mbox{\hyperlink{struct_r_t_c___type_def}{RTC\+\_\+\+Type\+Def}} $\ast$) RTC\+\_\+\+BASE)
\item 
\#define {\bfseries WWDG}~((\mbox{\hyperlink{struct_w_w_d_g___type_def}{WWDG\+\_\+\+Type\+Def}} $\ast$) WWDG\+\_\+\+BASE)
\item 
\#define {\bfseries IWDG}~((\mbox{\hyperlink{struct_i_w_d_g___type_def}{IWDG\+\_\+\+Type\+Def}} $\ast$) IWDG\+\_\+\+BASE)
\item 
\#define {\bfseries SPI2}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI2\+\_\+\+BASE)
\item 
\#define {\bfseries SPI3}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI3\+\_\+\+BASE)
\item 
\#define {\bfseries USART2}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART2\+\_\+\+BASE)
\item 
\#define {\bfseries USART3}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART3\+\_\+\+BASE)
\item 
\#define {\bfseries UART4}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART4\+\_\+\+BASE)
\item 
\#define {\bfseries UART5}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) UART5\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C1}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C1\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C2}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C2\+\_\+\+BASE)
\item 
\#define {\bfseries I2\+C3}~((\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$) I2\+C3\+\_\+\+BASE)
\item 
\#define {\bfseries CAN}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN1\+\_\+\+BASE)
\item 
\#define {\bfseries CAN1}~((\mbox{\hyperlink{struct_c_a_n___type_def}{CAN\+\_\+\+Type\+Def}} $\ast$) CAN1\+\_\+\+BASE)
\item 
\#define {\bfseries PWR}~((\mbox{\hyperlink{struct_p_w_r___type_def}{PWR\+\_\+\+Type\+Def}} $\ast$) PWR\+\_\+\+BASE)
\item 
\#define {\bfseries DAC}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC1\+\_\+\+BASE)
\item 
\#define {\bfseries DAC1}~((\mbox{\hyperlink{struct_d_a_c___type_def}{DAC\+\_\+\+Type\+Def}} $\ast$) DAC1\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP1}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP2}~((\mbox{\hyperlink{struct_o_p_a_m_p___type_def}{OPAMP\+\_\+\+Type\+Def}} $\ast$) OPAMP2\+\_\+\+BASE)
\item 
\#define {\bfseries OPAMP12\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_o_p_a_m_p___common___type_def}{OPAMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) OPAMP1\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM1}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) LPTIM1\+\_\+\+BASE)
\item 
\#define {\bfseries LPUART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) LPUART1\+\_\+\+BASE)
\item 
\#define {\bfseries SWPMI1}~((\mbox{\hyperlink{struct_s_w_p_m_i___type_def}{SWPMI\+\_\+\+Type\+Def}} $\ast$) SWPMI1\+\_\+\+BASE)
\item 
\#define {\bfseries LPTIM2}~((\mbox{\hyperlink{struct_l_p_t_i_m___type_def}{LPTIM\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga74dc5e8a0008c0e16598591753b71b17}{LPTIM2\+\_\+\+BASE}})
\item 
\#define {\bfseries SYSCFG}~((\mbox{\hyperlink{struct_s_y_s_c_f_g___type_def}{SYSCFG\+\_\+\+Type\+Def}} $\ast$) SYSCFG\+\_\+\+BASE)
\item 
\#define {\bfseries VREFBUF}~((\mbox{\hyperlink{struct_v_r_e_f_b_u_f___type_def}{VREFBUF\+\_\+\+Type\+Def}} $\ast$) VREFBUF\+\_\+\+BASE)
\item 
\#define {\bfseries COMP1}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP1\+\_\+\+BASE)
\item 
\#define {\bfseries COMP2}~((\mbox{\hyperlink{struct_c_o_m_p___type_def}{COMP\+\_\+\+Type\+Def}} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define {\bfseries COMP12\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_c_o_m_p___common___type_def}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) COMP2\+\_\+\+BASE)
\item 
\#define {\bfseries EXTI}~((\mbox{\hyperlink{struct_e_x_t_i___type_def}{EXTI\+\_\+\+Type\+Def}} $\ast$) EXTI\+\_\+\+BASE)
\item 
\#define {\bfseries FIREWALL}~((\mbox{\hyperlink{struct_f_i_r_e_w_a_l_l___type_def}{FIREWALL\+\_\+\+Type\+Def}} $\ast$) FIREWALL\+\_\+\+BASE)
\item 
\#define {\bfseries SDMMC1}~((\mbox{\hyperlink{struct_s_d_m_m_c___type_def}{SDMMC\+\_\+\+Type\+Def}} $\ast$) SDMMC1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM1}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM1\+\_\+\+BASE)
\item 
\#define {\bfseries SPI1}~((\mbox{\hyperlink{struct_s_p_i___type_def}{SPI\+\_\+\+Type\+Def}} $\ast$) SPI1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM8}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM8\+\_\+\+BASE)
\item 
\#define {\bfseries USART1}~((\mbox{\hyperlink{struct_u_s_a_r_t___type_def}{USART\+\_\+\+Type\+Def}} $\ast$) USART1\+\_\+\+BASE)
\item 
\#define {\bfseries TIM15}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM15\+\_\+\+BASE)
\item 
\#define {\bfseries TIM16}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM16\+\_\+\+BASE)
\item 
\#define {\bfseries TIM17}~((\mbox{\hyperlink{struct_t_i_m___type_def}{TIM\+\_\+\+Type\+Def}} $\ast$) TIM17\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) SAI1\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+A}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define {\bfseries SAI1\+\_\+\+Block\+\_\+B}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI1\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define {\bfseries SAI2}~((\mbox{\hyperlink{struct_s_a_i___type_def}{SAI\+\_\+\+Type\+Def}} $\ast$) SAI2\+\_\+\+BASE)
\item 
\#define {\bfseries SAI2\+\_\+\+Block\+\_\+A}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI2\+\_\+\+Block\+\_\+\+A\+\_\+\+BASE)
\item 
\#define {\bfseries SAI2\+\_\+\+Block\+\_\+B}~((\mbox{\hyperlink{struct_s_a_i___block___type_def}{SAI\+\_\+\+Block\+\_\+\+Type\+Def}} $\ast$)SAI2\+\_\+\+Block\+\_\+\+B\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel0}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel0\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_f_s_d_m___channel___type_def}{DFSDM\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter0}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Filter0\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter1}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Filter1\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter2}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) DFSDM1\+\_\+\+Filter2\+\_\+\+BASE)
\item 
\#define {\bfseries DFSDM1\+\_\+\+Filter3}~((\mbox{\hyperlink{struct_d_f_s_d_m___filter___type_def}{DFSDM\+\_\+\+Filter\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga23687e822a7c9719d64130e282ada955}{DFSDM1\+\_\+\+Filter3\+\_\+\+BASE}})
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel0}~DFSDM1\+\_\+\+Channel0
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel1}~DFSDM1\+\_\+\+Channel1
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel2}~DFSDM1\+\_\+\+Channel2
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel3}~DFSDM1\+\_\+\+Channel3
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel4}~DFSDM1\+\_\+\+Channel4
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel5}~DFSDM1\+\_\+\+Channel5
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel6}~DFSDM1\+\_\+\+Channel6
\item 
\#define {\bfseries DFSDM\+\_\+\+Channel7}~DFSDM1\+\_\+\+Channel7
\item 
\#define {\bfseries DFSDM\+\_\+\+Filter0}~DFSDM1\+\_\+\+Filter0
\item 
\#define {\bfseries DFSDM\+\_\+\+Filter1}~DFSDM1\+\_\+\+Filter1
\item 
\#define {\bfseries DFSDM\+\_\+\+Filter2}~DFSDM1\+\_\+\+Filter2
\item 
\#define {\bfseries DFSDM\+\_\+\+Filter3}~DFSDM1\+\_\+\+Filter3
\item 
\#define {\bfseries DMA1}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2}~((\mbox{\hyperlink{struct_d_m_a___type_def}{DMA\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+BASE)
\item 
\#define {\bfseries RCC}~((\mbox{\hyperlink{struct_r_c_c___type_def}{RCC\+\_\+\+Type\+Def}} $\ast$) RCC\+\_\+\+BASE)
\item 
\#define {\bfseries FLASH}~((\mbox{\hyperlink{struct_f_l_a_s_h___type_def}{FLASH\+\_\+\+Type\+Def}} $\ast$) FLASH\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries CRC}~((\mbox{\hyperlink{struct_c_r_c___type_def}{CRC\+\_\+\+Type\+Def}} $\ast$) CRC\+\_\+\+BASE)
\item 
\#define {\bfseries TSC}~((\mbox{\hyperlink{struct_t_s_c___type_def}{TSC\+\_\+\+Type\+Def}} $\ast$) TSC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOA}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOA\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOB}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOB\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOC}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOC\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOD}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOD\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOE}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOE\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOF}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOF\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOG}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOG\+\_\+\+BASE)
\item 
\#define {\bfseries GPIOH}~((\mbox{\hyperlink{struct_g_p_i_o___type_def}{GPIO\+\_\+\+Type\+Def}} $\ast$) GPIOH\+\_\+\+BASE)
\item 
\#define {\bfseries ADC1}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC1\+\_\+\+BASE)
\item 
\#define {\bfseries ADC2}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC2\+\_\+\+BASE)
\item 
\#define {\bfseries ADC3}~((\mbox{\hyperlink{struct_a_d_c___type_def}{ADC\+\_\+\+Type\+Def}} $\ast$) ADC3\+\_\+\+BASE)
\item 
\#define {\bfseries ADC123\+\_\+\+COMMON}~((\mbox{\hyperlink{struct_a_d_c___common___type_def}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} $\ast$) ADC123\+\_\+\+COMMON\+\_\+\+BASE)
\item 
\#define {\bfseries RNG}~((\mbox{\hyperlink{struct_r_n_g___type_def}{RNG\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_gab92662976cfe62457141e5b4f83d541c}{RNG\+\_\+\+BASE}})
\item 
\#define {\bfseries DMA1\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA1\+\_\+\+CSELR}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) DMA1\+\_\+\+CSELR\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel1}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel1\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel2}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel2\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel3}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel3\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel4}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel4\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel5}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel5\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel6}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel6\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+Channel7}~((\mbox{\hyperlink{struct_d_m_a___channel___type_def}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} $\ast$) DMA2\+\_\+\+Channel7\+\_\+\+BASE)
\item 
\#define {\bfseries DMA2\+\_\+\+CSELR}~((\mbox{\hyperlink{struct_d_m_a___request___type_def}{DMA\+\_\+\+Request\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga0436bdf91154fe659a7cb1ec107850b5}{DMA2\+\_\+\+CSELR\+\_\+\+BASE}})
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank1___type_def}{FMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank1\+E\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank1_e___type_def}{FMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank1\+E\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries FMC\+\_\+\+Bank3\+\_\+R}~((\mbox{\hyperlink{struct_f_m_c___bank3___type_def}{FMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} $\ast$) FMC\+\_\+\+Bank3\+\_\+\+R\+\_\+\+BASE)
\item 
\#define {\bfseries QUADSPI}~((\mbox{\hyperlink{struct_q_u_a_d_s_p_i___type_def}{QUADSPI\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga3b6b7d9c67dec50557fd634505198e9d}{QSPI\+\_\+\+R\+\_\+\+BASE}})
\item 
\#define {\bfseries DBGMCU}~((\mbox{\hyperlink{struct_d_b_g_m_c_u___type_def}{DBGMCU\+\_\+\+Type\+Def}} $\ast$) \mbox{\hyperlink{group___peripheral__memory__map_ga4adaf4fd82ccc3a538f1f27a70cdbbef}{DBGMCU\+\_\+\+BASE}})
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FS}~((\mbox{\hyperlink{struct_u_s_b___o_t_g___global_type_def}{USB\+\_\+\+OTG\+\_\+\+Global\+Type\+Def}} $\ast$) USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+PERIPH\+\_\+\+BASE)
\item 
\#define \mbox{\hyperlink{group___hardware___constant___definition_gab9ea77371b070034ca2a56381a7e9de7}{LSI\+\_\+\+STARTUP\+\_\+\+TIME}}~130U
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e2d417bccd8d576e16729c3e5a25cb8}{ADC\+\_\+\+MULTIMODE\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06cdc9a3bf111d8c50ecba178daa90d8}{ADC\+\_\+\+ISR\+\_\+\+ADRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d192dae14cf2daa81ea3c7fe02082bd}{ADC\+\_\+\+ISR\+\_\+\+ADRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8d87957a25e701a13575d635628d11}{ADC\+\_\+\+ISR\+\_\+\+EOSMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aca01f1e94e9cb20a24476342581e4b}{ADC\+\_\+\+ISR\+\_\+\+EOSMP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949681e78b978c1ccd680f11137a1550}{ADC\+\_\+\+ISR\+\_\+\+EOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d3a1b6e32741acec254760c4114270a}{ADC\+\_\+\+ISR\+\_\+\+EOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56b6edb70e1c04c5e03a935d2c945f50}{ADC\+\_\+\+ISR\+\_\+\+EOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b497e9260ad2be98c5ce124848a58d9}{ADC\+\_\+\+ISR\+\_\+\+EOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f58970a53712eed20aaac04c6a6f61}{ADC\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b28033954399020afcf36b016cc081}{ADC\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494345d2e70ffc08c3a44d9df419d54f}{ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga399f91d7a99478c39f3b1af135aa2d74}{ADC\+\_\+\+ISR\+\_\+\+JEOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494345d2e70ffc08c3a44d9df419d54f}{ADC\+\_\+\+ISR\+\_\+\+JEOC\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bc591a821e3910266054a4839eb5}{ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada657b2ea5dcfce0c60ea6c9a0018da4}{ADC\+\_\+\+ISR\+\_\+\+JEOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bc591a821e3910266054a4839eb5}{ADC\+\_\+\+ISR\+\_\+\+JEOS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a11e5b28a1002826ef26b0b272b239}{ADC\+\_\+\+ISR\+\_\+\+AWD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047f1bb1d356fbb1398c15601b82fa18}{ADC\+\_\+\+ISR\+\_\+\+AWD1\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga914b7e03179cd60a8f24b3779b6bb696}{ADC\+\_\+\+ISR\+\_\+\+AWD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771937d2ff2945e987accaa8fb76fa1f}{ADC\+\_\+\+ISR\+\_\+\+AWD2\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f54365f9b93d2d07f7e7bc32cf7468f}{ADC\+\_\+\+ISR\+\_\+\+AWD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223986ad3dd3f45e6b05a12cd8e17d5}{ADC\+\_\+\+ISR\+\_\+\+AWD3\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2666319ac1137734a439fa19679cf13}{ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d6a4052be04c997a1cab7082f27f6fc}{ADC\+\_\+\+ISR\+\_\+\+JQOVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2666319ac1137734a439fa19679cf13}{ADC\+\_\+\+ISR\+\_\+\+JQOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae81c5b62b488d346911cb6865b767cd6}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31989175e19559ccda01b8632318e2f8}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a189c99834bf55784fd4b7b69e9687}{ADC\+\_\+\+IER\+\_\+\+EOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54252f722bf811578202880a17727763}{ADC\+\_\+\+IER\+\_\+\+EOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea659e540b09e6ac3e70ed7b561a7a4}{ADC\+\_\+\+IER\+\_\+\+OVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be51af2eb612af9358c1cf983edb6e7}{ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6662fc8e92986aa733c01837bac8c50}{ADC\+\_\+\+IER\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be51af2eb612af9358c1cf983edb6e7}{ADC\+\_\+\+IER\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff17a1bf5bec1877330ec818977ff65}{ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0001e6467e508394cf7f72aba2ec8}{ADC\+\_\+\+IER\+\_\+\+JEOSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff17a1bf5bec1877330ec818977ff65}{ADC\+\_\+\+IER\+\_\+\+JEOSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f7c0e35bcb154cc2da118c3504b50d4}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac45dadf4a4296fb104abee0021d2714a}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b0519f34f03103db638cd3ca92fd26}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8f724fa75bda8ddb8cdd8938e2196a}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699152ae847b4c8aaf33cfd2c03b884}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8f724fa75bda8ddb8cdd8938e2196a}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+ADRDY}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{ADC\+\_\+\+IER\+\_\+\+ADRDYIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOSMP}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{ADC\+\_\+\+IER\+\_\+\+EOSMPIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOC}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{ADC\+\_\+\+IER\+\_\+\+EOCIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+EOS}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba8c4da5807ce6cea8b14be76f6243d}{ADC\+\_\+\+IER\+\_\+\+EOSIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+OVR}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{ADC\+\_\+\+IER\+\_\+\+OVRIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOC}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6662fc8e92986aa733c01837bac8c50}{ADC\+\_\+\+IER\+\_\+\+JEOCIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JEOS}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca0001e6467e508394cf7f72aba2ec8}{ADC\+\_\+\+IER\+\_\+\+JEOSIE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD1}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e70aa6f498afb91d459327c314c8f69}{ADC\+\_\+\+IER\+\_\+\+AWD1\+IE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD2}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40598e8fe688a7da26a4f2f111a549f3}{ADC\+\_\+\+IER\+\_\+\+AWD2\+IE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+AWD3}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2737968030d4fe33a440231316f5407c}{ADC\+\_\+\+IER\+\_\+\+AWD3\+IE}})
\item 
\#define {\bfseries ADC\+\_\+\+IER\+\_\+\+JQOVF}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699152ae847b4c8aaf33cfd2c03b884}{ADC\+\_\+\+IER\+\_\+\+JQOVFIE}})
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26fe09dfd6969dd95591942e80cc3d2b}{ADC\+\_\+\+CR\+\_\+\+ADEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e660b36a753f0b46baa665d6dfe6e2d}{ADC\+\_\+\+CR\+\_\+\+ADEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99494f414a25f32a5f00ea39ea2150a}{ADC\+\_\+\+CR\+\_\+\+ADDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502e95251db602e283746c432535f335}{ADC\+\_\+\+CR\+\_\+\+ADDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25021284fb6bfad3e8448edc6ef81218}{ADC\+\_\+\+CR\+\_\+\+ADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953c154b7b2b18679ed80a7839c908f3}{ADC\+\_\+\+CR\+\_\+\+ADSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7abad7f3ee1d2ae306185d1c6b3be9}{ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b3e6a6bfa0c60d25674e43da3387ca}{ADC\+\_\+\+CR\+\_\+\+JADSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7abad7f3ee1d2ae306185d1c6b3be9}{ADC\+\_\+\+CR\+\_\+\+JADSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c924ba75bdb8b75aa9130b75effbe5}{ADC\+\_\+\+CR\+\_\+\+ADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a55e4a2d2535b15287b714d8c6b1ee8}{ADC\+\_\+\+CR\+\_\+\+ADSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e7da4b53b66898243818cb77d0eb8a}{ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae9f86a9852402b380d49f9781d75b9}{ADC\+\_\+\+CR\+\_\+\+JADSTP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e7da4b53b66898243818cb77d0eb8a}{ADC\+\_\+\+CR\+\_\+\+JADSTP\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be7ae16a57665a53f3efce3f8aeb493}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2a7882224b14c4c7ec4d1ce25941f}{ADC\+\_\+\+CR\+\_\+\+ADVREGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c476eee5e28872a97747be4afc84b3a}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a713cf085ebc530caf2492c24edf86}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c476eee5e28872a97747be4afc84b3a}{ADC\+\_\+\+CR\+\_\+\+DEEPPWD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6fb007c268fc6b4f746d2f4a6e3bb}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga602da64684da4f219320006e99afa3a6}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cc6fb007c268fc6b4f746d2f4a6e3bb}{ADC\+\_\+\+CR\+\_\+\+ADCALDIF\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87c66f671af3241a20d7dfa2a048b40a}{ADC\+\_\+\+CR\+\_\+\+ADCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9eb7e1a024259251ac752a6a7b4279}{ADC\+\_\+\+CR\+\_\+\+ADCAL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9db6d4d3f0ff211b283ec56db4be7}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad505a73bda99d0d888aad0b0d78df5}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9db6d4d3f0ff211b283ec56db4be7}{ADC\+\_\+\+CFGR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2f3716da655546de6bd3ed34a2b841}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54bcccd92a204be96e683968b57d6863}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2f3716da655546de6bd3ed34a2b841}{ADC\+\_\+\+CFGR\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d26277fcbbab9a2306fa0f3a08b06}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa43af8cc44bfe846f5405967e420ba}{ADC\+\_\+\+CFGR\+\_\+\+RES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d26277fcbbab9a2306fa0f3a08b06}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a16ca67d91b7088e166a482c8ccdafb}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e12f88cd7f5df295e7043bd30f4f37b}{ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+RES\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba7f66602ab6cc16771118bbe95aa28}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2f858a86778698f9294da72af89642}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba7f66602ab6cc16771118bbe95aa28}{ADC\+\_\+\+CFGR\+\_\+\+ALIGN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb1956530e58fa67550a75b4a813e63}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde20461b88c714bd033532116a3aa6a}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb1956530e58fa67550a75b4a813e63}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3cb3b6f3c35f7b4193163f4f9d34415}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd9e517a88674014aab20101a7da115}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7525758d4efc4c48107589b0944bb5ed}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1131ab203faacfae481746d06c7b91}{ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174205f3752c0629fc6b2faa76fc475c}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf437add5f6ed735d2b68d90f567630df}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga174205f3752c0629fc6b2faa76fc475c}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87582210aab60007d7e66b879c4c4cc}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134b2b43983c99c5bab9ff2cea31c13d}{ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+EXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17df813b82fe29cd6e2810429e422dc0}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19413a93e5983d4c2a3caa18c569b14}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17df813b82fe29cd6e2810429e422dc0}{ADC\+\_\+\+CFGR\+\_\+\+OVRMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d0b1394f011c8a6f8f22d3250b4f5b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821c516b84062c1548d1ec679449ae5f}{ADC\+\_\+\+CFGR\+\_\+\+CONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d0b1394f011c8a6f8f22d3250b4f5b}{ADC\+\_\+\+CFGR\+\_\+\+CONT\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5805f1346391c1187b35bddc45657e}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c745a8afc373cfb30d2eea5c3e2b539}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5805f1346391c1187b35bddc45657e}{ADC\+\_\+\+CFGR\+\_\+\+AUTDLY\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8b98ff16a14c7c6a4b37e7f78b3ff}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213e7ac73ff5f6d57ef808b55a5d06d2}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefa8b98ff16a14c7c6a4b37e7f78b3ff}{ADC\+\_\+\+CFGR\+\_\+\+DISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193e3936ee547d9c72cc255a7b220f91}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4896e6f24dae71bcf906f5621b4516d4}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga193e3936ee547d9c72cc255a7b220f91}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0e780ad9f10c1c8e71e1fe03bd1f36}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207a91c578ab4dfa0f6b2fbae8f3940}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aad1441dd41ef4d4ce7ea365c5c5026}{ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+DISCNUM\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89149bdd3e2393675c3c6b787a5e67e7}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f75ebf90f85ba43654ce84312221a4}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89149bdd3e2393675c3c6b787a5e67e7}{ADC\+\_\+\+CFGR\+\_\+\+JDISCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0492df5abdf28dba26078b87ff0f26}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04353744e03fd108feb56f6a08bc2f0}{ADC\+\_\+\+CFGR\+\_\+\+JQM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0492df5abdf28dba26078b87ff0f26}{ADC\+\_\+\+CFGR\+\_\+\+JQM\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9472196fea3daf0ef3f1af112fd883}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e80cddd31bb22e69abe0fa914515f4}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9472196fea3daf0ef3f1af112fd883}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+SGL\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad433c24faf296e6439ff44f1f86b6e24}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa348e5a8262fa4004bca7049df8ec8a}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad433c24faf296e6439ff44f1f86b6e24}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348ddd96ce2ca5a2374e3b74c2d9da42}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73249abd113dec0f23baad8ed97a519b}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga348ddd96ce2ca5a2374e3b74c2d9da42}{ADC\+\_\+\+CFGR\+\_\+\+JAWD1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd43ca7e9956bf730047a2ce2444f1d}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16ad6df507751f55e64b21412f34664b}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dd43ca7e9956bf730047a2ce2444f1d}{ADC\+\_\+\+CFGR\+\_\+\+JAUTO\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec737fd67e66b3364530caaabd8244b}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95732299dd4eedd4c34b00eafe06ec02}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec737fd67e66b3364530caaabd8244b}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adfd1f80d0f1e91bdd4392b8bb58145}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8953ce1783e6b85f9f6cf98fb95148c}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce31917ecfe6fda27195687ef008f2f}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae70f493fea6448e214aad775526fbf}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb51a00e42594b0c477a0d288963a8d3}{ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+AWD1\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd126e10753847ae458475eaa9e3d2d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75beb1c49661df317e99020112aca85d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd126e10753847ae458475eaa9e3d2d}{ADC\+\_\+\+CFGR\+\_\+\+JQDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0d65c2d62f9cd066c1c348be34928}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ff689152a4e5a8c532bcb28066636a}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bc0d65c2d62f9cd066c1c348be34928}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00271fbb7f3cec753b7c13f5a665e7bc}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga696139df17c4a2e2fd69efac34c76616}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00271fbb7f3cec753b7c13f5a665e7bc}{ADC\+\_\+\+CFGR2\+\_\+\+JOVSE\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bfff6ccf3acd6cc63734b91bd4fd9be}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga358b949245609b1918fd76353adfe723}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adfdadcfedd26ab04b6e4ccf1f0ab94}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dda3542c2579fa9e5d5cd3c3d9b3d01}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a80cacb01dd07755248ff3dae0874d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSR\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614603a6e2355d6e99a0f4349cf61ba8}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878dc48c6a74fbbd0dd3a831915ba28d}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38e1712d2987a07d2528fd206ec954f4}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e9ee15e9b10f3779135ffde6acb4b3}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42d6903b72afd52ffc65a95f94a8b248}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54cd1d224d98b9396e1f037715639c7f}{ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+OVSS\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4e352cc5393f8e53057de8a434cba1}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e4f43bb44ce34e13701c87f4eb3c352}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4e352cc5393f8e53057de8a434cba1}{ADC\+\_\+\+CFGR2\+\_\+\+TROVS\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38747afffb3a4546f2499e08900c3b57}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac068ea2cb540312d356ccd5301d46a70}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38747afffb3a4546f2499e08900c3b57}{ADC\+\_\+\+CFGR2\+\_\+\+ROVSM\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3178223e998eaa1910b2bc57534be358}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027abde03e4ff1cae275fbea702d2095}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3178223e998eaa1910b2bc57534be358}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac566e39c3b86efc909500a9588942413}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1d81691982d91f9224767bb5784a391}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4642472560d0667a1c61619184cbf028}{ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP0\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495929da331dc8c49ca02e1511653b57}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8377a1e787d0c8e274d56780ef2a757b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495929da331dc8c49ca02e1511653b57}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae73eb7d9bfa25033b021296f57083}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc93f54c3087634329ec7e864388c0a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d9e4584f7c66fbdab22580ac297918}{ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654835327c3e21e839985eea7a50c54}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5588971a8a0f83018dee5df29dbd8616}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654835327c3e21e839985eea7a50c54}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8fd3aa5b0fdf0feef37eab7289124}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570af6315b4fdda16202c59066a84f8}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c20e357f2b828bc648dd38fc949e9c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c91b4425e052fb99de6ad5a8b6467d4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22a34e787114885b112f3195b596e7a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c91b4425e052fb99de6ad5a8b6467d4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga135939802c1085c3ffe367f7eba4289b}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1af0b2b7284b7c5e6d22058da2e973}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027f68900560979cd0dac4c61d0328ed}{ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572943d24d3d77b30378b72259a0ef20}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab723bbe520a075dc05c051c5ff13c041}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572943d24d3d77b30378b72259a0ef20}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f3bb7d0882d3652c15ff34fcc5e805}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95745ecc6926a2eda3ae6121846dba99}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b45c90f2b61502d246fb8ad87ec109c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a76c2886b68621725d9de6eeec46}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45b3c4d93de2e7fd685f75e40e2231a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4159a76c2886b68621725d9de6eeec46}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0167a630d2a1cfa980574c82d1aa6bbb}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab561bae47260b54f285d0e4b242e51}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f80920dd8e4bd26b117b2cecf7e135}{ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aec661b1c16744f8f56459166bc1f48}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga622869f20d0369d203d3fc59daa1005a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aec661b1c16744f8f56459166bc1f48}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3d93662896f81d20d879d1e42f036a}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3a98cd87ebc60a90d91137462a5608}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee77200264c0a8f0ab3c2eeb250e9e76}{ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878a6a4d1e0415217e65e426a2e0b2de}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109b3f5b8d67170f9eb030e7cb331ff7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878a6a4d1e0415217e65e426a2e0b2de}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c8a6b2e2604fef144de8c9752743c6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b96aff1fdca529774066740e2ddcbfd}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed1fcfd6c79a585f8fd442595c81be6}{ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4634b55ab6417e28a394bcdcd389c952}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960f4d5bf5971024daf60f274361f04}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4634b55ab6417e28a394bcdcd389c952}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e61794b5b383f65324c3aae9a0049c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9109ccdc0dda8b90df6b0868a72155f4}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ccd76eb0915fef45bf6f4ea99e89c7}{ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5886181cc3ac6ae5ece59319bcf59631}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1f5bfac98940216c68e1adb2f9763d}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5886181cc3ac6ae5ece59319bcf59631}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9ae5d202932eac4af8975829111e0c}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1925c138e5abd9433e73c5b3858baa}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3d6ef8ed13f8bf9733179396f558a5}{ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR1\+\_\+\+SMP9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8f9119ad8c947f974a8fafb92d453a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4510ca275d466ec70aea9351b7a2d812}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8f9119ad8c947f974a8fafb92d453a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa90001b735c95ca06dca6bf700d0173}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05587e25c61d14798d00d8a30bc6c498}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70984308f512e9b7a10011e63ca65c2a}{ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ffd03e7137a58d4b0c887d35697847}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b05a6e02802852a24805db90b978344}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ffd03e7137a58d4b0c887d35697847}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265fe139ce6dfd47ca4473c4d80ddc90}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefecb9bb78651cc7b304c36d263548db}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988324f5396237f5e76b523722bf1310}{ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4720af69bb9f0921835bad44c825a7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga414f0cdd54936a333a38594a0391f257}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4720af69bb9f0921835bad44c825a7}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4c718978f3e26a8d84047b04bd47f9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86495f5aa7af0df7da24d8b5711f1185}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355cb0de0cdb69fdd30e659287f6f8f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec698d9d9c304b0e7d6365f532c4075c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b518835d8add9dd1c4abf2d66cc60aa}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec698d9d9c304b0e7d6365f532c4075c}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e510b90fb498bf5b23ee65bdc53daf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf38dc5713a9c0fbc671cad145f249353}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56a3d0de3e5accfef6b5850887c8612f}{ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5a3fe25e91d78bcec3f9c32bbe29c9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80aef43bf273a0b1c1c8c95ea2a05997}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5a3fe25e91d78bcec3f9c32bbe29c9}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353f788547b29e390721512e38d76c91}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc05ded1a51181e5ea311a63a188f50}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b820831ec934100caaddc5afca4d7fc}{ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3918c1a95d6be8802a54ec7aaff2cfe}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b0faa04d1e41f0527e6a756c59cdb3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3918c1a95d6be8802a54ec7aaff2cfe}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga487ac9b7be501d6d8801ccc524bfe2ee}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbf3e72ec6d557a5116fa5a54e95249}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ddc4d71510edde082b2dd4c22e5cda1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512f9520d6e7ad2f1eca25662f5a5f00}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57d8954f0fea7b23d0706547b888770e}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512f9520d6e7ad2f1eca25662f5a5f00}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60e469c8aeddeb27c558976d051e6307}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2513f71a928fa3e62ea36f09c5585195}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3edcfd7d8090fec74aa35bbeadf0e1}{ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0fef89af3c6e26afed9da3ff8d655b}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2d39fb0029e1ad687a974e951c3ccf}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0fef89af3c6e26afed9da3ff8d655b}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9448346fb447544652f1a518f0ea645}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1989f93787121ae0a6cd2257143b723d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc1745e62f43cc5959880378f56b60}{ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP17\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc945469a51c017b413f899ac424ba3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}}~(0x7\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e96250f583a5233b45f03e30b74562}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc945469a51c017b413f899ac424ba3}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac13baec4186c21c810aeb72bfe17f89d}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae385bc553afb94e021ec9ae9f5e12c11}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac59c1ccdac1dac3bedcc4a119ed65128}{ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SMPR2\+\_\+\+SMP18\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae8c5196727979bfdb50a35d4d18545}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7b00a5ded63d156bf4d1bf6bf62ca8}{ADC\+\_\+\+TR1\+\_\+\+LT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae8c5196727979bfdb50a35d4d18545}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9da7b993b06b77effba5f2f411b5eef9}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aae1040f7730eaa0e187e51564c8c1e}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa676b8632fc1481ea7eea37949d1f1}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2eab5c680ef57576cb899b7a3ea85be}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7b491b417bf3c634fa457479cf60d04}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52262a8d95b8a14748dcc72b6ea96aaa}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae3990d7c9b211b93d4bad5de08fa02c}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa104e1362b305a5ca7f4ef659ade3902}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga928806f57017847b5e7339a0a5f12dd8}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d05c654d328d3707ed3e342a6bb2a09}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed073de1c8c1750e2b7bf83f433add0}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5af7fc08b67c8e7b4a783dfc0d8b64a}{ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+11}}~(0x800\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+LT1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa397c121d125dcbe3a686585064873b7}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ad1cfd78eff67df0be5c4925676819}{ADC\+\_\+\+TR1\+\_\+\+HT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa397c121d125dcbe3a686585064873b7}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7810b13d98a10a6a0c0f42ec4d6c4f8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75b052c1fa80b353a3e568d18f9bdf2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4a9d7a6c932a1161cae22bbd2c6345a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83aede5882699c1a14de192a9c9e2ff2}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3273f19057accc4fa63f243c778f306a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0aa4102b39935decbe2dc083e587c5}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72a957eeed81169f2aa46d86bfd24e5a}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5b90376957036f86287ff09a5a7b91}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9961fcd4c1edf4fd76e422d814872da0}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778c964be610134e2f6ce2c7b7165512}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0460165b5a95af7ccadc8971ac7c5df8}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf69af30215febb5942d58939fed114}{ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+11}}~(0x800\+UL $<$$<$ ADC\+\_\+\+TR1\+\_\+\+HT1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20840a5fcb23b91a8ac686e887d7d144}{ADC\+\_\+\+TR2\+\_\+\+LT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ef914bb7d88be1a2b4366ec8164cb5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ecb878d29b2299faafb578852f8a47}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3179a92dfb4f62017fd6dca5e7e47a0a}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508f2fd314abce9d0fd12a49f97cbe9d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52de181b6536eedc3c69bf8c1d21084d}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de4fd6ca585fa9a9089b66d7c49c597}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d52b371e77f5d5946e086863a07b8d2}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga077bff6b42847a0b971b72c917b99cd8}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b77e5627dda6befdd9c78ce2a33bed5}{ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+7}}~(0x80\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+LT2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb94e3f590b0b6f35f94a4f67b03a317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066b14e08b2f66cf148d43c61c68771f}{ADC\+\_\+\+TR2\+\_\+\+HT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb94e3f590b0b6f35f94a4f67b03a317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b3b1e829f61faaae29c3c2dda23eef}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026f0d39dff596f96ba18389e3e83c81}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c72193f37168c1cae5eef1df911935}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2d41cb39ae353cdb6f3cb1a171a666a}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb10f68b1827b5e65ed2a9caa71ee0db}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga763c3cdad0768b82ce8f32367a2d8aa5}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga845afafcc3c1121253967b5b565dd317}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bea36851c36dc6ff4f6bac11629c5d8}{ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+7}}~(0x80\+UL $<$$<$ ADC\+\_\+\+TR2\+\_\+\+HT2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0ec961a8f75fc312716aa4f5493d73}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e00ddb0cb78fce86eb721d8a328a7be}{ADC\+\_\+\+TR3\+\_\+\+LT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc0ec961a8f75fc312716aa4f5493d73}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9160eb1deeecf0c7597d911d088ab3b}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9e3760bafc3d0fa1e6c5b214091612}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a0881b45f3505329b69150505fb5189}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2c7bd5b0c9a2ce5c8667b1b4f823e}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa21edb96d1dbc534a808bd30a51c7e93}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09e180af5af055ffd917d1396e07c33}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a6a325718e7104269f670bc5153a11}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40aaff0ba5d02e790c7cde568d20f9c}{ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+7}}~(0x80\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+LT3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b99aca9e1f5822d78fc7b6ec2698f7}{ADC\+\_\+\+TR3\+\_\+\+HT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7947f0d9fd7c147c1d7b97bab0b5df3f}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cc86fe36a74112a7b665bede79a65e}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f529e197af9adba119e8f4d976f8cd}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608732060caf630f1b0d757e16323ae6}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765b8dea81f4a9ff67d01ad7c20717ef}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc5ee924871e9f36610345726a3780e0}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23161cc0272314389f78b5ba9ed36ccc}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1843adaf3799922879d63959750e519}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794f95d883970ea727a0b649543425f7}{ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+7}}~(0x80\+UL $<$$<$ ADC\+\_\+\+TR3\+\_\+\+HT3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68a19a18d72f6d87c6f2b8cc8bfc6dc}{ADC\+\_\+\+SQR1\+\_\+L}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11490606e7ecc26985deed271f7ff57}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ec56fbf232492ec12c954e27d03c6c}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52708c6570da08c295603e5b52461ecd}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b914eeb128157c4acf6f6b9a4be5558}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdd34daa55da53d18055417ae895c47}{ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+L\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e2bed9826e8656de8a78d6342a841}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55fed000d18748945c5ec1574e2aef2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493e2bed9826e8656de8a78d6342a841}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5007c22b52a990d59edc308db4aa7e0e}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d39791a254c747d7fc563ef2835a25d}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53d42007635294719b5693c952d9a2}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d8280dceec8e6d639b833f4b95071b}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2c76753c6a1f558daf51306509b1ae}{ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2b8206a25c584cbb273c4e61ef983a}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646e3fc05e4474a9752a5d6cda422a39}{ADC\+\_\+\+SQR1\+\_\+\+SQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2b8206a25c584cbb273c4e61ef983a}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989924c002433367cc6f37b0c607b3ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7e21751a905a670a9063621539373b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e1157841449c278c8bd4934ec4753f}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga553275f2c613beab2dd8831c13bcbdee}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85137fd8238de4ec77ae677bbe4a744b}{ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1874def095274f43aea19eb664d03ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c9ed3df07ad839d62ce3077fe8b69fe}{ADC\+\_\+\+SQR1\+\_\+\+SQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1874def095274f43aea19eb664d03ab}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga568b56e302ddfbe111f40646687cff3b}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09654a4d05c16c32e00747df3b95f73d}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e3000a620505c83df4a22ce5999a5f}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a69f9692300a6928f1849270dba9f04}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fd07904b3f9cb2b40aa07f76e16e6a}{ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d879e928740f53135ce2398a0cf2fb}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ddd593a7e2fa60d950beddca3b11b5e}{ADC\+\_\+\+SQR1\+\_\+\+SQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65d879e928740f53135ce2398a0cf2fb}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb003f3b7e8d3a230cf4142073530a4}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44a1f4c32b74f4667792398a0d29136f}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73931ce6ed6335310849923555adc310}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga801e01f1894057870a05a1c9972d814a}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fa5c7dca8607c798ab9c2f759707ec}{ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR1\+\_\+\+SQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5752b106218920c280051cc801f952}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfb1c31c13669683c09eed0907333c0}{ADC\+\_\+\+SQR2\+\_\+\+SQ5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b5752b106218920c280051cc801f952}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ac54c7cf718ace4ea1da71f92a7f7e9}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca546c00944585ead8ac5cc31ca12e5}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f73b3de68f2443e1cff75b6a191654}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab3e92554b922734bd18089a6e8ad36}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3de0cbaeece893f7520c4461035e4e70}{ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ5\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9429038964d6bbec803d114c73cfa6e}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba11f0cdf47b3290e7a6bd4c25eeae9c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9429038964d6bbec803d114c73cfa6e}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae942db459355fae1c00115036f8960}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga020e35f63b9c49018bf98e46cf854ded}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50c52bce328fdd2bb57e243ea617554c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4877dfb909e7df70c52261f8d51e32c}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e5ac2144b1253dcc5c1ab28177ca20}{ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ6\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f66f702fc124040956117f20ef8df4}{ADC\+\_\+\+SQR2\+\_\+\+SQ7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee89c65015de91a4fc92b922bcef81fe}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12bbc822c10582a80f7e20a11038ce96}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0d7daf3b6db6ff4fa382495f6127c6}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74bda24f18a95261661a944cecf45a52}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2697675d008dda4e6a4905fc0f8d22af}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c46dd0f30ef85094ca0cde2e8c00dac}{ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ7\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga308ec58a8d20dcb3a348c30c332a0a8e}{ADC\+\_\+\+SQR2\+\_\+\+SQ8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9152be162b9262d76b7a59b4c0f25956}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858717a28d6c26612ad4ced46863ba13}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d06168a43b4845409f2fb9193ee474a}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5eaea65d6719a8199639ec30bb8a07b}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23e22da18926dd107adc69282a445412}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacadd092f31f37bb129065be175673c63}{ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ8\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d91ecfc3d40cc6b1960544e526eb91}{ADC\+\_\+\+SQR2\+\_\+\+SQ9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03bc5dff92603b8e5dfe5ac87552f40a}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace032949b436d9af8a20ea10a349d55b}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf43f1c5de0e73d6159fabc3681b891}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3389c07a9de242151ffa434908fee39d}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f30540b9f2d33640ea7d9652dc3c71}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910e5bda9852d49117b76b0d9f420ef2}{ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR2\+\_\+\+SQ9\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd343dc4d904b45555858cd88737791}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3069fb9d69bfc49bcd3baef5bfb263}{ADC\+\_\+\+SQR3\+\_\+\+SQ10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd343dc4d904b45555858cd88737791}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2447e3d0233b503d22c25a008dbd6bb2}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga746fb81840cfee527ad71abeea7e16c1}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad868e3e146ea4018c6712b7b5e5c917c}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43376bf9f160fb90ace40cf271ac98b9}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf540f93e6895ca3a0d924c07281c3231}{ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ10\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4212aeb2623145b990fc5ca3ab6b372}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb5c25b3defb1a7d65a7df1bb73b5b}{ADC\+\_\+\+SQR3\+\_\+\+SQ11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4212aeb2623145b990fc5ca3ab6b372}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65dc4b1ae0f46728af8625948d5c9c7}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc0f722bf58a73bd56cf871d2c6944d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5931d581d840109eb43b27e1e9700196}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd2cba7aa9266b5c230cf72ced3213d}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3df184578b8142e10d85420a539c7a}{ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ11\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3de565eb75eef45ca4b1714d0b725f}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3637e441983200bdc8f6cb84343d28cd}{ADC\+\_\+\+SQR3\+\_\+\+SQ12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3de565eb75eef45ca4b1714d0b725f}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9b4a95a41b45efdfbabb2c254dff54}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b51fe9857ed674dddf0eb3cf7bd1aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad492e4d36d0b1fb6c5a48887d772ea18}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3daa0897dd698b9a92289657a509211}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74472cf9b337b11e7394093712ab81ee}{ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ12\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaed5fac0755bbfb514a1badb6351883}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2022339e35fd5ad394f97d7ed366744a}{ADC\+\_\+\+SQR3\+\_\+\+SQ13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaed5fac0755bbfb514a1badb6351883}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e5fdee0cfa529866eca8e180e2b161}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab70798c880e1700cac17e94fb40c4483}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ea63a5a3a1c982315000e969bf8abec}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0720de5979c486b7960776eb283fc62d}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga615dd2c11f0feb9e5685a45665f2c2aa}{ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ13\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33289c363de6166bfdd990b9e70394d7}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad92b69d99317c86074d8ea5f609f771}{ADC\+\_\+\+SQR3\+\_\+\+SQ14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33289c363de6166bfdd990b9e70394d7}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5a60e0c94439eb67525d5c732a44c4}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad7e61eea0ba54638c751726ee89e357}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3dcdbc780621a3f3c0d038eb6c48344}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43ad0f13dfcd3ee9685d5631e94d4e0}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9599ba53b387f33bf3156b5609d5c39e}{ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR3\+\_\+\+SQ14\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2595c8459384c97b4673e910922778c5}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2214f5bb73203af67652390fe61449d0}{ADC\+\_\+\+SQR4\+\_\+\+SQ15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2595c8459384c97b4673e910922778c5}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7757a178103514b6bb17a2d5829f44}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc393f44825a919be717c9aa0af726b}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8d627766e2892795485ad4258d1a8a}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04e2f3a5921812cbc9bd1725e877f3d}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b1d4173373befa56ba07cb4d6efa9e}{ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ15\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1816f43d18d70c9b2330f2b910b1b3f}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2103c1c0afcda507339ba3aa355de327}{ADC\+\_\+\+SQR4\+\_\+\+SQ16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1816f43d18d70c9b2330f2b910b1b3f}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c87c49d25dd3aa26ab0d3565847d06c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4799f17a5bd7488a2ea22e05dee36}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03206a57021b7acf10821cfcd0646a8b}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955130a7bd74a23fed2e3520356a0b3c}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc929a12c1f98b9df7a5cdcf76d7632}{ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+SQR4\+\_\+\+SQ16\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3875cb0f8b0450a27c01916eb7638ca7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdf410a1bf14e651c908b2e09f0fc85f}{ADC\+\_\+\+DR\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3875cb0f8b0450a27c01916eb7638ca7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44b7525357056053fe08e522151538e0}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e07977aa60f36227625a1388dbf062}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d373e0cc37348b8890e0e9237ddc0f7}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72c110a83edbc4eed3503577b4dea182}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8920d0dacd4be84100805eddcffd76e9}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533de8c0bad97cca2ee56d24856d79fb}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be9fdacefbfb9aa761deac19746e742}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf7ed60b10cf90d85eae39b2aa7fe913}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa14a45a442ba4b271a3346d8b9016f73}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c965f964e86fee7381c9ffe4011a0bb}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc918b73020f3878533c6b22848543b3}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68443923f8a0f35bf6b64734a8bc1be}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2031fb78cc5837294d2de09d338fa02}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90fb09c612b3b23359138b9f1adca50}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa572c13c354c1976063fcffbd0454295}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50881c9403cdcf7a6c44a70ef0a03c42}{ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+DR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624d1fe34014b88873e2dfa91f79232}{ADC\+\_\+\+JSQR\+\_\+\+JL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11fbbdaa929d9ecf3054aaaed0285b05}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117a6719241f20dbd765bc34f9ffcd58}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f82ef3b6e6350b9e52e622daeaa3e6e}{ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdba60b235a884cc77321c6382515a4}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8097124ae6a0a332d6fa66a494910b96}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fdba60b235a884cc77321c6382515a4}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcbc123a8fab93405a5defde61fc5c0b}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17e399d531a12e42861ea7749bde5dc1}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c313e13190298bb35cc7f2c0af33bcf}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ed510fc95d191754a981fc26a2a3e7}{ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3fed84855675ca9a8d056aa9eaf17}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad27b9dc322ac84ef5fc8b80094ae4e3d}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3fed84855675ca9a8d056aa9eaf17}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f52a4af826de1bcfa5cd6db9d3e7ce8}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e81ea3a379455b49cc3d40fb431cbb6}{ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fa15dfe51b084b36cb5df2fbf44bb2}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d51f520a176b598792f5019ef4e1f7e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ea38b080462c4571524b5fcbfed292}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabae36d7655fb1dce11e60ffa8e57b509}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e7a96d33f640444b40b70e9ee28671}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066a6aef47f317a5df0c9bbf59121fb}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2c4baf98380a477cebb01be3e8f0594}{ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e8446a5857e5379cff8cadf822e15d4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb22b426f041225a2383fbb9a014c74}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf0889d056b56e4a113142b3694166d}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048f97e9e332adb21eca27b647af1378}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18bee187ed94e73b16eeea7501394581}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b031d11b56e49b2c28c1a79136b48a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d6ccde30a22430c658b8efc431e59}{ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fbdc1b854a54c4288402c2d3a7fca9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b87c9c110f68556c6d266cd9808165b}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fbc27c3543f23125f632dfa60fdc98}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ec7d371e3ee897b73c3ad84b6ed32}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga693542d5a536304f364476589ba0bec9}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139ddd01c0faf219dca844477453149e}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1452b8cf4acc90fb522d90751043aac}{ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39a279051ef198ee34cad73743b996f4}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c43ea620dd89338b58bf89feab30fd}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e250d329673c02f7a0d24d25e83649}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30dad81d708c35136e2da4e96cfe07b7}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ceab97acb95b31cb7448c9da38fc11a}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52f6571e7efed6a0f72df19c66d3c917}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaede3a17ef541039943d9dcd85df223ca}{ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+JSQR\+\_\+\+JSQ4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1baece300161b812b7d25e9068b4914}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700209a12e66924a0fea72afd6e4bc1f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1baece300161b812b7d25e9068b4914}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5213c3bd815c20ed779ad375dee3771f}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe487e2a9ac6c29d0a32dc556515c54}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9be16d1121ae0468126a2af3005dc7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffaa1433d64fe20128707c46a4100c8}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee81078fcb1cac2dd87c4039a4b8e22a}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e60e5e3fee0182d6861c48ec507a42b}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b537eee8b5d56c59b49a47f8f4cc2c2}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5c06e2c758ce50fc86aa925e199aef}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga892746923b1357d2d72ac7f679afc5e1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeff933e766afe682e11a1de5050830c3}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3de2a27e58d9864c56a9b750f3f3e7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad9524f45565cc5ab562a793fe6beb7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+11}}~(0x800\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fed1f61392a2ef3e37ae5209dd1d128}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e94005518a839badc98d9713de326ee}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fed1f61392a2ef3e37ae5209dd1d128}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6771691b66263d52d2237c02e028c9ca}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28da6c98439636c6b3d62124b2ddf340}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c32b982991b0a905496e92670bab448}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2207887ce2435a8928e4018b6f9ed4b9}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ac01cb6adf46ec13ebf4e3d553e4aa1}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3b2b0a3bf4cc518f51f152bc6e8be4}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e0d0a06ebf3276d9c278ef3e7ccbc7}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3b2b0a3bf4cc518f51f152bc6e8be4}{ADC\+\_\+\+OFR1\+\_\+\+OFFSET1\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d633cb4c3e66b8c4515afa3b360b30}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9cf8ee9926eef711e304d59baee6ba}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d633cb4c3e66b8c4515afa3b360b30}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fed0b6e4a2e124d5d43237645c2602f}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86682d244766d197e1184c786aff6ace}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3131174158542048297b73f14b3a58d}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d4eba692aad2900d92a81b0f041254}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28fd43478059f95548cd9b2f446b4e0b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e93ffc6e4b2d5841fcd707c523a3358}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad855e14e2662d3a652392af262c8dec8}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga039e13998a97d231eb9bc2f715fe8964}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b59a99a69695331d7a6f131703e05c6}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ca18400591614b66a04645b2159c23}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca7eeac7b9b2f38c1cdea8d5667be75}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a806040986c09e143b5487179321802}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+11}}~(0x800\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b36fb250d4ab3f884dfb4d6c83513}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9809eba930562b84811df0a2f3eee9b}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4b36fb250d4ab3f884dfb4d6c83513}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc052ac4abb4db53d9985b228ad701}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad971b55b660ad3ec7b454d3e1177e1a7}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f8e1fc9496f1ae21bb90d3147b63fa}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4088f69ffb20ac59a3149d09ce52a}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0226029046cf5cb2982ee7050eb69653}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5b676fe37139fb1a3d265b19639edb}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62e3d8b41cd41757a43db423f4ff4b4}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5b676fe37139fb1a3d265b19639edb}{ADC\+\_\+\+OFR2\+\_\+\+OFFSET2\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df157f029f00a635b17333ffc4ecbdf}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaedba293d9d47927aa9ce1ac190f96fa}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df157f029f00a635b17333ffc4ecbdf}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41999486ba29e575fd31138826485023}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ece298a4bb5043e942196bcdde97702}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ae6d0bed882f993185c347e5cf3b1b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d99180a56c89859c60910a70cda955b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6099b9c5f8ab2677f64a5b2baefec4c9}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaecf54b4c5545403792c77252f44f15}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a862af4dfcbb5e950e5e1a3a935918d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a5710d601d40283e67f6df9ced666c}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9694bacc932fcb34f019426890ca8e6b}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c320788c0c762d67622d7a64f9c3fc}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf80af40e83e0c3b58ebc26f1db242018}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f2fa7ab450277a0bdf1c950816446c7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+11}}~(0x800\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2e2377f0d2e1b87fac77f8a921461}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3cb20595be89277a7c2421268fd5fdb}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb2e2377f0d2e1b87fac77f8a921461}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10219b5b71df792c91e0c0225c54553a}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588c61f2002a84aa6e9e9d2bdf16869d}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16d8df2d7afe5329e166204a09fa34da}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab5a0c331787fdd6b3d7c644591605}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b05333761452e464db71b14c95dac7}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebb3745e59269f59610f28c0768c7b3}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabccd9667b6e724480b2bb17c893a58f6}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebb3745e59269f59610f28c0768c7b3}{ADC\+\_\+\+OFR3\+\_\+\+OFFSET3\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d88bc4f3ab00f3ca6fddb167dfc122}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442c9a6b73fff3f4068d82ee3dd3e15a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d88bc4f3ab00f3ca6fddb167dfc122}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26450a24b51cd7bc4dcc68ffaad82c88}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+0}}~(0x001\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga288943fe7b92dab8bd9bb56d9d9d6017}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+1}}~(0x002\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd522b3a85763b7d41ea5ce0daeab25c}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+2}}~(0x004\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dd66b711d801739c47a7a84dbd56c88}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+3}}~(0x008\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace023a4ddcc9763bbc5893dcc492f962}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+4}}~(0x010\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace7caf0abbccacefb50fa570b51c6f8a}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+5}}~(0x020\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99b14202b4f786dd15843fc46ee56b7f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+6}}~(0x040\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga702e9d09f3d40b021d37228990ce3328}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+7}}~(0x080\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc7a0d2a6d1dabad9338a992be5efc03}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+8}}~(0x100\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51ee576252d705d94389050950fa366b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+9}}~(0x200\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd8fc20a4972efea31f769581e7281}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+10}}~(0x400\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5b45f4eadb682bc747dcd2fcc972b1}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+11}}~(0x800\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cfb68712505fe5b103b3ea8facbd7b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc90e672f9041a75ddeceaff3b04947b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cfb68712505fe5b103b3ea8facbd7b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdfa92877cf83783f1f17f5b7a0fcc}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d46cbe6b27cd681be2722f4579c9b87}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f2ba426a708b67c23976659bae1cf4}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b03079a82bf8cbf7dea7b68e35075b}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78250ff66fd8c6a6c58f918ffc01a160}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c27ee14afe9beb4f22d14dd7a3d72f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f297640e000ec5c19b03bc7a1f02ead}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c27ee14afe9beb4f22d14dd7a3d72f}{ADC\+\_\+\+OFR4\+\_\+\+OFFSET4\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02fcd8fd97b2f7d70a5a04fed60b558}{ADC\+\_\+\+JDR1\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6440d03419f23870bf5bf1a38a57c79d}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bbc6ec9c0b29091f695ee8ba777395}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35739c9b06dca1ad930886d4bd1f92c}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3488e839fd87aa40dfb50fafd204e1e3}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga323fee0db075c5bc82666f1e5b55d015}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac483ac3f0c8fd824c98e229356c0df95}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf982e6d802d5d6ad7f9c6f9623b908}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab00d61a3e0b153d6c9b5c560e01af221}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cccca124d592de2e91fbdf48d2e6ba4}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36494ccaf087750af50052b8e71c7c0}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0970efab81e06caab040e9246858303f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga630211e05706fbead495f471a6c45b0f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13a1885ff70859484dea35c92911f88f}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03be91eae8c5f91923d3f6be1a7e3000}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga939a254473cbeb48a4f5409aff03a22b}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78a999861d07b26419eac3f7864e8582}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4906ba5c48cd848b1b2c5f364aa41d09}{ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+JDR1\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fbd8801b9c60269ca477062985a08e8}{ADC\+\_\+\+JDR2\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ff8b95da1c11baf16aa35dd8672670}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga452e02ccb000386a15d20ed728b2849c}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5035246176ff6e3302e6b7fc6884d68e}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5ea74c57bae6a39c9cfa543c035169}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0398cf9899f443e76d726ce5916798e}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8480ad41a2510c157c549a433b07e441}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf330256dd858cc83f00b3701486be8d}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6057cdf9911b02a12098a0f08182a8c0}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3619875334b6279ea0079f207b056c33}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb58fcc7145a25828db2689897ec623}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99fc2cf74cd39e4b873ad82adaf5b918}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c42f0f147c8a3d624922e573ed7fb33}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11e9130a6d87c6a24ffb363d1d6e2b22}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0829c58969816523108f2740f6bf36}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45cb477791616e2376dffdafa8153f5f}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a073f02125354e5e67e88ed6a0c6eb9}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb24f0641ef9363be2a9cb4351b445cb}{ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+JDR2\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae84e9e5928bb9ed1aef6c83089fb5ef}{ADC\+\_\+\+JDR3\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee0994ddf4fa21f7e6cedc0c3d599683}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac62aae27b59bf2695d133c1dff18b78a}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8662a7a910bb25f0b188777e2ff87dc9}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d6bac4b8a03dbd68c2b6b7b1b5742f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3b59ce244d62fb46cb393d135482c81}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40d3508ec373817749115447a3b81d4a}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d5a0a35f3bcc74082a789c776bc2d8}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec18427b22b891d653b476f019f63a5c}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4525dc2e44f745e2fafee6af9a60d8}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae032db7d495b77190b7bf0796a701de4}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ee7b3e3c0a305fe0298cefcd85d16f}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905d55a8d0a16d5d4f905f6d6e602f05}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94208bd20c01aa52303e1abf35308e69}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f17b2482956c86526fda4f4e0a0dce}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ba57f97141b32cb4e899f7e15a82ac}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94bd5f6ba03eec068ccc134b341ede83}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9970b6020ec225c127b8bcf129d4d}{ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+JDR3\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d8fafdad1fb1bb0f761fd833e7b0c1}{ADC\+\_\+\+JDR4\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42adbc5ae1c70cdc1926642fcc2baef}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55faccfece20f539ec023dfccc4236ec}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf987953abf8b057cd48b26684ad7677e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbebed8b24a63db6bb3d25a4ca4f364}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81c24e98224492dbfacb519d2ee1349e}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89adb17d7dfceee6e4cc2c7ce17d5058}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799950b05cc6785b033678a90480f2f9}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04a89c2e10c31ce3d111da8413c9c3d}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b06de2d4b10e5454971446bf5779a75}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8ede58d7ed87682155b50e89feefd8}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f456cdb859f59db600d839564b0ae5}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a566158f0b14ad5ef30f55d4fbf33e0}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46adc997e8faec19dfb8ff9f179c38b4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf1ea5e9919cd63dda2cf87d213e745}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3795a00aa85dfebe400656601c01287b}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b33dbd0c18e498c04b30a3780338cea}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7e8a3c7d3e2eb6d2414edf694aa62c4}{ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+JDR4\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f2ff6a85748943d4f2c45813222d66}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7c3d853798db04c785e9e290a44663}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd3ac73479e69a95097301f82149ff6f}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbded0e6f8693b64865e54209a190442}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7c7776e6383aaaf1b35d8363e6405}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf5af3cbdf3b150e4127ad0540a9e4c9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a851caa977d3fbd98529662f70d905b}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e4831e19fb2cccb4636b5be9e06c09e}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b90dada15c9e4fe90905362cd60e6}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c76da903e269a6aefe0a47fb5883f9c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1844287d4ae6c6d5bde6fdc83f9da633}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b882a89cba4eb2d09dde3ff58a4be4}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd9de42f1d351ae398c15f248f5c320}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae9ca5224499a762297a5cb49c7a6da}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e7823a49ef25c0d34b283c22b77bc1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef49e72526ac2d27a0da3c29386bbbf}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5beaff04c063ecc2a61a642337e785e1}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a40519b8ff3af80aed59d38b1ac8e9}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf56cfd88d9320ab98505317c9a93735}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga663d5e6406051947ef94c8573032993c}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae6c93bd70561bbb40c23a0acfdd33bd}{ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD2\+CR\+\_\+\+AWD2\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d897f4cff317a185a26376161349de}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db4fee77c52a207698c8ccf5764a52f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e35d6d73c8775cae09e11340d3290d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b2a5b362c41ec27a36885a6e3652220}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fc30b341dc0b888486c56c031583a4}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad648e2ed7a860dc84519a181a604cc6d}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21773d70cff14af2cf94a2e51c7805c3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b05e7b856f38aae4ebeaa715d81d7b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fb456336aa5a568c10f2cc11943021}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8ea2b437b1a6347a0dd1df05235ddf}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd495e164cd4e2e130e249609fde008f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac393d55175c4cb35e808846985e80c3b}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a129326f31ee47afa9bb833e2e23c93}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12c579bee34393faeb1462600d2ee8d7}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd81db538bf5d021c775791ec47a35}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1bdeef70f333bd1c162cc38f2861ef}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9444d38dd0a96a3efbb9f92d3130216}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8a16f13baf0a58af615c583fe3a6e3}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4071535e5e60489200d74f0461b59235}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd055292e3768cfd376f0adea054e6aa}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7aa336b112be95de2bc99d4bada112f}{ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+AWD3\+CR\+\_\+\+AWD3\+CH\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd844d9bb3f81aeb0a66998bd880c1d0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f425cee1f82c1082295777f1867c16f}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd844d9bb3f81aeb0a66998bd880c1d0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee2eaeb1a88b51e1b785a0420a58115a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+0}}~(0x00001\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd0b54b767025544ff7645ce1aaa50a}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+1}}~(0x00002\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ec5288a30f5ab50ffdd5c79863fcba1}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+2}}~(0x00004\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398389af74f8095a18043723451a14f7}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+3}}~(0x00008\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7fd69e3369f1d13272927f8e2c2759b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+4}}~(0x00010\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f261bac8f9c86242262860054913203}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+5}}~(0x00020\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27206fd77df1a23754dd3b2518c20dfc}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+6}}~(0x00040\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834268a915e0229c8179fc4ba93f6088}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+7}}~(0x00080\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff7cc8024909322977ed6679b8df1ba}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+8}}~(0x00100\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00ffe8068b0b4b6f18917c523205190}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+9}}~(0x00200\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3232bc80445814d64ee9c5cb699768e}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+10}}~(0x00400\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f5e1b9ac5ee675837c681e9f6652b0}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+11}}~(0x00800\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba46b34438edcef1c54312c4ef8a159}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+12}}~(0x01000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39be3ac6fc0fb8842affc0ad6b678998}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+13}}~(0x02000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253efbdf46719ba8675acad710b9cef3}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+14}}~(0x04000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92967f5d6f44e43793c64640cde44a2b}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+15}}~(0x08000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f016421b21840137b9886f062caf81}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+16}}~(0x10000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc036ba777e7813b77f96f0c88675361}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+17}}~(0x20000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ae1c5277d868cb92eb1cced7ed7b846}{ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+18}}~(0x40000\+UL $<$$<$ ADC\+\_\+\+DIFSEL\+\_\+\+DIFSEL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120454095996094d3f0701b1bbdc56e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf2aa49ef5e2e03a137e7d42fd1eae1}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120454095996094d3f0701b1bbdc56e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932a8aebb82a20d467d8b12b3e72781d}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159578db6da1268f63b94f8a07c5ac30}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd7f26e0de08556dabfa25c54eef2b6}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbdcfba4320c6174860080e3db340a47}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007a6cc2763d222cc020003f700635a7}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae664b900c2418dbd3218d607fa9a378}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43be120d3a9e72df2c10f295a2a7fa44}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bd70477ece587bd8201260434eaaf65}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2ee31087e62977a5e488d40edf7c057}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+D}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bd70477ece587bd8201260434eaaf65}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ec4921a37f4ed0651ec050fbe37f229}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40dcda5498d6f21e17c0e2944f6121b}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671ddf6a4870847d36f555ca9e7b1351}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga897d1455ac6f2fcbe8815f9b6ee7c867}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe02daf2126d428bd2a86d9388b41d3e}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b36b568f797f326cf01a1e51ca7a25}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+5}}~(0x20\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41084de6d3e108e3831c75316deff899}{ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+6}}~(0x40\+UL $<$$<$ ADC\+\_\+\+CALFACT\+\_\+\+CALFACT\+\_\+\+D\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287bf640ff71b540f1ea2e0b3cc4b927}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363c4baa77a2a55d75ab15825780f36b}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287bf640ff71b540f1ea2e0b3cc4b927}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef233cd2c50308531f23f1f9c46b913a}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c019742346d8471abf506b5d70a219e}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef233cd2c50308531f23f1f9c46b913a}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c506151c3461f49b0fa3fb2cd5597fc}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc674c57735123cbb2842fefff55671}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c506151c3461f49b0fa3fb2cd5597fc}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494e649237731d4628d676adb0b2d17f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f6c1dc3e6f539d8278488b0ec564eb}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494e649237731d4628d676adb0b2d17f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576bb24ca2143b1b423ebf95a3ec2f93}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afddd4e5800a9fe49ed48d8e929db32}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576bb24ca2143b1b423ebf95a3ec2f93}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51d3e6aa00952823429c6f750242656}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga307cef04f4e0e39a1d316bb79cfdb84c}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51d3e6aa00952823429c6f750242656}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bce9a1c4ee661d87045444ce4a44ae}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c32dd3da4503bb4882965e86d2fa77}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57bce9a1c4ee661d87045444ce4a44ae}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fd5294cf66a0cb265ac0738dd29dc4}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e760a89ee69a39b038237f9a252bde}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fd5294cf66a0cb265ac0738dd29dc4}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8336227c21d9e7a4d59aa9222b074a}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0979e63035a45186a9da27816a89f03}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8336227c21d9e7a4d59aa9222b074a}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d43ee034d6c30210b93c502c265d3fc}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace561ffa960b234da7f1bcdae7f24242}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d43ee034d6c30210b93c502c265d3fc}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae79e467cb0438e4fac2df4cf526d335d}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb3decc04766dc174f0ab849dd8e2f}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae79e467cb0438e4fac2df4cf526d335d}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc32c73e0374782a92838bf1906900}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0cbefbb00d6b3f888a0b46f360eb17b}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1dc32c73e0374782a92838bf1906900}{ADC\+\_\+\+CSR\+\_\+\+ADRDY\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1751dd3001a5a74d8c13ee3188094316}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7793a7543890e8292a35ca4c9720d185}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1751dd3001a5a74d8c13ee3188094316}{ADC\+\_\+\+CSR\+\_\+\+EOSMP\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a8a562974a619252e00957dce9d240}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16e61d9236080ff6992fe1fb95903a8}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a8a562974a619252e00957dce9d240}{ADC\+\_\+\+CSR\+\_\+\+EOC\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675f130eb27e11452c673327fe3130a6}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb74b0eb7fedb0dd6328adcc25ca538f}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675f130eb27e11452c673327fe3130a6}{ADC\+\_\+\+CSR\+\_\+\+EOS\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4a599b34dbee34e65378b9e9e3fc79}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10e122204a63a8360084bb9fce845c9c}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4a599b34dbee34e65378b9e9e3fc79}{ADC\+\_\+\+CSR\+\_\+\+OVR\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4d95bb72664f52d2981e7adc996038}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36a196799a84469ddea76fdb7a4b0ca}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a4d95bb72664f52d2981e7adc996038}{ADC\+\_\+\+CSR\+\_\+\+JEOC\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f5cdef39b42faceef4e6d3f5fe71b5}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893cd39cdf68ecbe045ee0484d8495f7}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f5cdef39b42faceef4e6d3f5fe71b5}{ADC\+\_\+\+CSR\+\_\+\+JEOS\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8856a5e862990cb9f64010144e0da0}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0531777f248f2d8a954afc78a23ccd44}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8856a5e862990cb9f64010144e0da0}{ADC\+\_\+\+CSR\+\_\+\+AWD1\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dfd003ca15655e1f2de9d1bc31997e}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f827ecc13461312054617bc5be7f9ca}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dfd003ca15655e1f2de9d1bc31997e}{ADC\+\_\+\+CSR\+\_\+\+AWD2\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44055e48d99b5203edc608830483e64c}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e4439f523dd2ff6ee0a547d798f81b}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44055e48d99b5203edc608830483e64c}{ADC\+\_\+\+CSR\+\_\+\+AWD3\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187f6433dbadbf030e58785b50805ca}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a20199a4ccce037041f1f099a1f3c54}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5187f6433dbadbf030e58785b50805ca}{ADC\+\_\+\+CSR\+\_\+\+JQOVF\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14a83522a85b5992ece3a2b0d609193}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2498e8e6e6fdd0d598969e9d34a29c0}{ADC\+\_\+\+CCR\+\_\+\+DUAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14a83522a85b5992ece3a2b0d609193}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c936e953e3285762dd2a338902e60e}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+0}}~(0x01\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9483aadf5a658cd8308c70be518bbaeb}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+1}}~(0x02\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77840f131e71e865667a9ac051e37507}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+2}}~(0x04\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81210f9d2a7b9a1a666a6726c746b512}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+3}}~(0x08\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdcd77d1ecad36eedafc0079da769cee}{ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+4}}~(0x10\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DUAL\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c13aa04949ed520cf92613d3a619198}{ADC\+\_\+\+CCR\+\_\+\+DELAY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1c63139684661c857ece4937a72415}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b71e9df8b1fca93802ad602341eb0b}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0d5785cb6c75e700517e88af188573}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f85cbda5dcf9a392a29befb73c6ceb}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0216de7d6fcfa507c9aa1400972d862}{ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DELAY\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353e7ef1092349daae7fd502d2df23c0}{ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebd124d19cd84bfe2381ac05cacf7e46}{ADC\+\_\+\+CCR\+\_\+\+DMACFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353e7ef1092349daae7fd502d2df23c0}{ADC\+\_\+\+CCR\+\_\+\+DMACFG\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga397c2f059d14e8c535091ce7482fc6de}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5865ff9d8e590fe16c4603a193488eff}{ADC\+\_\+\+CCR\+\_\+\+MDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga397c2f059d14e8c535091ce7482fc6de}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a0382adf16c16d48c9eca412b5303}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e2175d58f845e3fd15652a9a2ddcab}{ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+MDMA\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be59b7dba46480625743c8891dbc647}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06b41927167c714522bb04b6fff3820d}{ADC\+\_\+\+CCR\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be59b7dba46480625743c8891dbc647}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62319b4946a41b6f92be9abd551a3656}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2fdc82fb3e94b7fb69dd04da3bd31c8}{ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163968c55b1756d3880add05e08e452f}{ADC\+\_\+\+CCR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d02b14eeaed9f694205f120c02a101}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99705967921bc72f3351ed71bc4404a}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac08cc8ad4ec45d16616ea43656faeca1}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab320da1879988808eea121ecfa8b709f}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c0b142eb7a2ef638ecac34a7d59461}{ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+3}}~(0x8\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc47464aaa52f565d8daa9cf1a86054}{ADC\+\_\+\+CCR\+\_\+\+VREFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a1002ffadbdbd09104840b4300c63c9}{ADC\+\_\+\+CCR\+\_\+\+VREFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec05330012f52f35421531c72819fada}{ADC\+\_\+\+CCR\+\_\+\+TSEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b8a6d7e4ca5663cbf6fb451279d7070}{ADC\+\_\+\+CCR\+\_\+\+TSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeefa6f00268db0df10fb97112a9f456}{ADC\+\_\+\+CCR\+\_\+\+VBATEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba58395ea4e7d95827214a5463acb11}{ADC\+\_\+\+CCR\+\_\+\+VBATEN\+\_\+\+Msk}}
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59ae1ae54289109d3c8b328c8d3a0f}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588fd6c0f172ca0e7683bb54034564fe}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc59ae1ae54289109d3c8b328c8d3a0f}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff18be520df445cf1804f0983ef8f992}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0dd509e62137e5328bcd1cd902b9f0e}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3e76db30a631e02c76bb971cedbeb}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1262d43ce04fd9afa0b1a2fa24ef70}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b09e2df8156854358916f2194c58d91}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f863283c94d67a1d3c00f8b61982808}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0548cc2ca273165e666f208451e0459}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a680e881e19571a9f875220438b921}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad336e15c2092c95e6ecdd5106f07ebb}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1702cac434e39b61a569b93ffac6c2a}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2bb451970af5ef70d5d5dfc897f1d30}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968554df9500efa650cf55e0287c5adc}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee27a3cf12e72838cf5cad5c1472bfde}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3417438828108bd45aae555ec35a098d}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87e0db3c200471fed90fa81e1398862}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6a4f5b7f32296dfa5121fe70f98637}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+MST\+\_\+\+Pos)
\item 
\#define {\bfseries ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3deedceb10f630d9ff204588499325}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad582026e4b62991d8281b51494902a33}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3deedceb10f630d9ff204588499325}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bd0f45279268bc14dfc647d043cf869}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+0}}~(0x0001\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e0162630ff444461976989fd9facff4}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+1}}~(0x0002\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bab6f95044eb47ab770ecb7ad743b55}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+2}}~(0x0004\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf59308914f831b26ee054c81a8c9ae6}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+3}}~(0x0008\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c675167e0875b30829444b32c7cd2ef}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+4}}~(0x0010\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3308e3971b55cc10bc89700d57c6d0}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+5}}~(0x0020\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa269885c1bde0efcf847c3761b536e}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+6}}~(0x0040\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3387217abaa18c781ff453a5c5aff790}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+7}}~(0x0080\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac705ae99167d25d3289036cf9b69da43}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+8}}~(0x0100\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8925ce725baf0c5fbe83b6172f8bab46}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+9}}~(0x0200\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a62bcdff1ced56c2588e47f5f7667ca}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+10}}~(0x0400\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf105a5f1e3dc17c6c36ba03701aec9}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+11}}~(0x0800\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e9dfd5d9046f02bd50e14cd1ea26007}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+12}}~(0x1000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a79389d9dfa2d5dfaaa74607c733cb}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+13}}~(0x2000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eaa2966d9097b8c2132dd258e5ab6ae}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+14}}~(0x4000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d69025f2532a62426ed76b52d5a6c1}{ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+15}}~(0x8000\+UL $<$$<$ ADC\+\_\+\+CDR\+\_\+\+RDATA\+\_\+\+SLV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcdd01eb82046959b22b3d254073c22}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf12be5661908dbe38aa14cd4c3a356}{CAN\+\_\+\+MCR\+\_\+\+INRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7afc4335014982a4cfac31de0cdbebc}{CAN\+\_\+\+MCR\+\_\+\+INRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9602dfb2f95b481b6e642b95991176}{CAN\+\_\+\+MCR\+\_\+\+SLEEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4181676e5d50d29f09805be441efc9b}{CAN\+\_\+\+MCR\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e7e66f9cd8cb6efa6a80367d2294a9}{CAN\+\_\+\+MCR\+\_\+\+TXFP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1c0efc56b72fa75b6e25d773ada7d2}{CAN\+\_\+\+MCR\+\_\+\+TXFP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga501125ff257a7d02c35a0d6dcbaa2ba8}{CAN\+\_\+\+MCR\+\_\+\+RFLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff5789ccbdf18976ec76ab44cd798e0}{CAN\+\_\+\+MCR\+\_\+\+RFLM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2774f04e286942d36a5b6135c8028049}{CAN\+\_\+\+MCR\+\_\+\+NART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f03d5006b20e144bec0f3739345bc60}{CAN\+\_\+\+MCR\+\_\+\+NART\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2745f1a565c3f2ec5b16612d1fd66e0}{CAN\+\_\+\+MCR\+\_\+\+AWUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a62120fa01d4bb366f02555ddd6a0d4}{CAN\+\_\+\+MCR\+\_\+\+AWUM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7aff5c0a3ead7f937849ab66eba7490}{CAN\+\_\+\+MCR\+\_\+\+ABOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5d923de1437f1c441b540c74c6ebd9}{CAN\+\_\+\+MCR\+\_\+\+ABOM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32b2eda9cad8a969c5d2349bd1d853bb}{CAN\+\_\+\+MCR\+\_\+\+TTCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a53a37c946b05dbafc5b7392d5163a3}{CAN\+\_\+\+MCR\+\_\+\+TTCM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410fdbad37a9dbda508b8c437277e79f}{CAN\+\_\+\+MCR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa6c92ebbf496383e92f30301169b1b7}{CAN\+\_\+\+MCR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2871cee90ebecb760bab16e9c039b682}{CAN\+\_\+\+MSR\+\_\+\+INAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65998a2ace7015bb67d9a4a64e4fba5}{CAN\+\_\+\+MSR\+\_\+\+INAK\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1611badb362f0fd9047af965509f074}{CAN\+\_\+\+MSR\+\_\+\+SLAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81eeee3e575f4bd0cf494ad946b11a90}{CAN\+\_\+\+MSR\+\_\+\+SLAK\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c424768e9e963402f37cb95ae87a1ae}{CAN\+\_\+\+MSR\+\_\+\+ERRI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a189bb7f091383b4cbc858f14cf1dbc}{CAN\+\_\+\+MSR\+\_\+\+ERRI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4c753b96d21c5001b39ad5b08519fc}{CAN\+\_\+\+MSR\+\_\+\+WKUI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3ddd5d76a1f1e9af5926464efff245}{CAN\+\_\+\+MSR\+\_\+\+WKUI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ab62ae123c791de27ad05dde5bee91}{CAN\+\_\+\+MSR\+\_\+\+SLAKI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5373a083dae43a5491e9bc91d9478dd5}{CAN\+\_\+\+MSR\+\_\+\+SLAKI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651580d35b658e90ea831cb13b8a8988}{CAN\+\_\+\+MSR\+\_\+\+TXM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef1d9966b0022bbbeef87229714ec59}{CAN\+\_\+\+MSR\+\_\+\+TXM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67f8e1140b0304930d5b4f2a041a7884}{CAN\+\_\+\+MSR\+\_\+\+RXM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eec1fe9e0ab8545330e597a28d9035d}{CAN\+\_\+\+MSR\+\_\+\+RXM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68038824bb78c4a5c4dee1730848f69}{CAN\+\_\+\+MSR\+\_\+\+SAMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092ef8e336f9e5bf5121d0a5c28606cb}{CAN\+\_\+\+MSR\+\_\+\+SAMP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564a1d2f23f246053188a454264eb4b}{CAN\+\_\+\+MSR\+\_\+\+RX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453cbc8d18bbadf9be9ec9b7987f1dc4}{CAN\+\_\+\+MSR\+\_\+\+RX\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4809b8908618df57e6393cc7fe0f52}{CAN\+\_\+\+TSR\+\_\+\+RQCP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d71df41ef791745448cbd0aaaad6e38}{CAN\+\_\+\+TSR\+\_\+\+RQCP0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacedb237b31d29aef7f38475e9a6b297}{CAN\+\_\+\+TSR\+\_\+\+TXOK0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13bd0e217ec398f9ac7c605b03eaa566}{CAN\+\_\+\+TSR\+\_\+\+TXOK0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b94ea5001d70a26ec32d9dc6ff76e47}{CAN\+\_\+\+TSR\+\_\+\+ALST0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2ee6ceab2eab0f30a108d406855c7e}{CAN\+\_\+\+TSR\+\_\+\+ALST0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga805d2dab5b1d4618492b1cf2a3f5e1e0}{CAN\+\_\+\+TSR\+\_\+\+TERR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58999cde45dd10f2f351be5cc8ec1a8b}{CAN\+\_\+\+TSR\+\_\+\+TERR0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdac6b87a303b0d0ec9b0d94a54ae31f}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78f950ccfd5a5a906c03de00a311047}{CAN\+\_\+\+TSR\+\_\+\+ABRQ0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3118dec59c3a45d2f262b090699538}{CAN\+\_\+\+TSR\+\_\+\+RQCP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27fdee112d3e6e2b5f6bad6c9d95cb2b}{CAN\+\_\+\+TSR\+\_\+\+RQCP1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea918e510c5471b1ac797350b7950151}{CAN\+\_\+\+TSR\+\_\+\+TXOK1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d08d43b83ebfa8f93c1ac842ccb1e31}{CAN\+\_\+\+TSR\+\_\+\+TXOK1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a34d996177f23148c9b4cd6b0a80529}{CAN\+\_\+\+TSR\+\_\+\+ALST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffcef1919cf06d2874bff8879d69c23}{CAN\+\_\+\+TSR\+\_\+\+ALST1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b01eca562bdb60e5416840fca47fff6}{CAN\+\_\+\+TSR\+\_\+\+TERR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd5d4653c34defa63b29c42292358dd}{CAN\+\_\+\+TSR\+\_\+\+TERR1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c44a4e585b3ab1c37a6c2c28c90d6cd}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadca8d9c91c9b53a361a07cea552fe847}{CAN\+\_\+\+TSR\+\_\+\+ABRQ1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf9e83cec96164f1dadf4e43411ebf0}{CAN\+\_\+\+TSR\+\_\+\+RQCP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8137af39f29d789c1794527149da1e70}{CAN\+\_\+\+TSR\+\_\+\+RQCP2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c591bb204d751b470dd53a37d240e}{CAN\+\_\+\+TSR\+\_\+\+TXOK2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab26c50058879d92619cbc4bef2e9d492}{CAN\+\_\+\+TSR\+\_\+\+TXOK2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75db1172038ebd72db1ed2fedc6108ff}{CAN\+\_\+\+TSR\+\_\+\+ALST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a24da79f81578dafc2126d5f731d4a}{CAN\+\_\+\+TSR\+\_\+\+ALST2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a85626eb26bf99413ba80c676d0af8}{CAN\+\_\+\+TSR\+\_\+\+TERR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1cf1551625e3972c4942983a394acc}{CAN\+\_\+\+TSR\+\_\+\+TERR2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3b7e4be7cebb35ad66cb85b82901bb}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba8518081068f7375284a1e07873417}{CAN\+\_\+\+TSR\+\_\+\+ABRQ2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac00145ea43822f362f3d473bba62fa13}{CAN\+\_\+\+TSR\+\_\+\+CODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f9f007576f8a12578052bdbd224681}{CAN\+\_\+\+TSR\+\_\+\+CODE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ab11e97b42c5210109516e30af9b05}{CAN\+\_\+\+TSR\+\_\+\+TME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635aef2e8090ae256c1251a3a1736965}{CAN\+\_\+\+TSR\+\_\+\+TME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7500e491fe82e67ed5d40759e8a50f0}{CAN\+\_\+\+TSR\+\_\+\+TME0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440056199033e966155a795be606acdc}{CAN\+\_\+\+TSR\+\_\+\+TME0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba2b51def4b1683fd050e43045306ea}{CAN\+\_\+\+TSR\+\_\+\+TME1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39fa95bef47ce6b3631b924d25556454}{CAN\+\_\+\+TSR\+\_\+\+TME1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6523fac51d3aed2e36de4c2f07c2a21}{CAN\+\_\+\+TSR\+\_\+\+TME2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4977ccde238489d3291b2fe91434c713}{CAN\+\_\+\+TSR\+\_\+\+TME2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c6453caa447cc4a9961d6ee5dea74e}{CAN\+\_\+\+TSR\+\_\+\+LOW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd34530d99bc8ff61a5e6ce04caf7d67}{CAN\+\_\+\+TSR\+\_\+\+LOW\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ff582efea1d7be2d1de7a1fd1a2b65}{CAN\+\_\+\+TSR\+\_\+\+LOW0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ae04ec8ef32d4f5aa583628114cb54e}{CAN\+\_\+\+TSR\+\_\+\+LOW0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e550c2e6a5f8425322f9943fd7c7ed}{CAN\+\_\+\+TSR\+\_\+\+LOW1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5f0c70b09a3395c07d6b2287210b7d}{CAN\+\_\+\+TSR\+\_\+\+LOW1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1db2c2ce76b732fdb71df65fb8124f}{CAN\+\_\+\+TSR\+\_\+\+LOW2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987f19b94125300653186bb50bb43ca6}{CAN\+\_\+\+TSR\+\_\+\+LOW2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e23f3d7947e58531524d77b5c4741cc}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74fc3f4e266805779daf7f69194bd97}{CAN\+\_\+\+RF0\+R\+\_\+\+FMP0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae934674f6e22a758e430f32cfc386d70}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27305e8a2d6f381b6d0ff05d6d0c74ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FULL0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a3d15b3abab8199c16e26a3dffdc8b8}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0699f23293ca0bc417c7c1a343f53ba}{CAN\+\_\+\+RF0\+R\+\_\+\+FOVR0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d2db4b9b7d52712e47557dcc61964d}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3c768b2f6a6c8b8b434991528110467}{CAN\+\_\+\+RF0\+R\+\_\+\+RFOM0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f9254d05043df6f21bf96234a03f72f}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b08002573d35c943f136ab6c667f363}{CAN\+\_\+\+RF1\+R\+\_\+\+FMP1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdaa12fe4d14254cc4a6a4de749a7d0a}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac244ab1c525913bfcc3d03b9ab06f}{CAN\+\_\+\+RF1\+R\+\_\+\+FULL1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eeaabd4db3825bc53d860aca8d7590}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee8c5b572eb85447912dcbc62aac97c}{CAN\+\_\+\+RF1\+R\+\_\+\+FOVR1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6930f860de4a90e3344e63fbc209b9ab}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec98a01deaf5464a0ba9052a028bf483}{CAN\+\_\+\+RF1\+R\+\_\+\+RFOM1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe027af7acd051f5a52db78608a36e26}{CAN\+\_\+\+IER\+\_\+\+TMEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38696874c8fbbd05b6413ac11746d6b}{CAN\+\_\+\+IER\+\_\+\+TMEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59eecd1bb7d1d0e17422a26ae89cf39d}{CAN\+\_\+\+IER\+\_\+\+FMPIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6885c5945dc4db64d46aa83bd8367e83}{CAN\+\_\+\+IER\+\_\+\+FMPIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf926ae29d98a8b72ef48f001fda07fc3}{CAN\+\_\+\+IER\+\_\+\+FFIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8885a2f34117d17dfb78fb78fb18b7a7}{CAN\+\_\+\+IER\+\_\+\+FFIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c423699fdcd2ddddb3046a368505679}{CAN\+\_\+\+IER\+\_\+\+FOVIE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7859520258dfc8c61eca8da04ff180f9}{CAN\+\_\+\+IER\+\_\+\+FOVIE0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8492d1b8ce13fead7869a0e4ef39ed}{CAN\+\_\+\+IER\+\_\+\+FMPIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66a68cb8bc52e699f9d83673515c3b9}{CAN\+\_\+\+IER\+\_\+\+FMPIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a7e9d13e8d96bef2ac1972520b1c4f}{CAN\+\_\+\+IER\+\_\+\+FFIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20cba05b98222a9ce8bf5b5804c78ead}{CAN\+\_\+\+IER\+\_\+\+FFIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3734d9bf5cd08ff219b2d8c2f8300dbf}{CAN\+\_\+\+IER\+\_\+\+FOVIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0256723529d4c2adf64c0f5b6da56e7a}{CAN\+\_\+\+IER\+\_\+\+FOVIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa80103eca53d74a2b047f761336918e3}{CAN\+\_\+\+IER\+\_\+\+EWGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac15046ca7a384201773a9dfeb03deabc}{CAN\+\_\+\+IER\+\_\+\+EWGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e3307992cabee858287305a64e5031b}{CAN\+\_\+\+IER\+\_\+\+EPVIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gababf833052c2a6ffbd6ce2aa5960a61b}{CAN\+\_\+\+IER\+\_\+\+EPVIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d953fd5b625af04f95f5414259769ef}{CAN\+\_\+\+IER\+\_\+\+BOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748f02d794157dc9684f6c15096d4e75}{CAN\+\_\+\+IER\+\_\+\+BOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81514ecf1b6596e9930906779c4bdf39}{CAN\+\_\+\+IER\+\_\+\+LECIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f61a3f7ef21600969ef0c936e255c}{CAN\+\_\+\+IER\+\_\+\+LECIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962968c3ee1f70c714a5b12442369d9a}{CAN\+\_\+\+IER\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3df7133242e3ff1636bb946649faa8d0}{CAN\+\_\+\+IER\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f3438e80288c1791de27042df9838e}{CAN\+\_\+\+IER\+\_\+\+WKUIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga181d122c65769851c2cc82f4bd764d80}{CAN\+\_\+\+IER\+\_\+\+WKUIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82389b79f21410f5d5f6bef38d192812}{CAN\+\_\+\+IER\+\_\+\+SLKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34b93be0df4cfdaad8dbb99f4fa1bc7}{CAN\+\_\+\+IER\+\_\+\+SLKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0c02829fb41ac2a1b1852c19931de8}{CAN\+\_\+\+ESR\+\_\+\+EWGF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace0e3b331bea3a3f35a3bdf88a40b86}{CAN\+\_\+\+ESR\+\_\+\+EWGF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633c961d528cbf8093b0e05e92225ff0}{CAN\+\_\+\+ESR\+\_\+\+EPVF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80e2d629b9aaf329dee50e9e4ee4a3e}{CAN\+\_\+\+ESR\+\_\+\+EPVF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619d49f67f1835a7efc457205fea1225}{CAN\+\_\+\+ESR\+\_\+\+BOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6607245f6b97f83691b9f9d9a3cf592}{CAN\+\_\+\+ESR\+\_\+\+BOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f86741dd89034900e300499ae2272e}{CAN\+\_\+\+ESR\+\_\+\+LEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88ad0a905fbbe60fa2900f2cec42f5c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054ebb41578d890d4d9dffb4828f02e7}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae570e9ba39dbe11808db929392250cf4}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998e7bfd002999413c68107911c6e8c}{CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+LEC\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de2080f48cc851c20d920acfd1737d}{CAN\+\_\+\+ESR\+\_\+\+TEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56c7759712292904bf0d15c2d968bbad}{CAN\+\_\+\+ESR\+\_\+\+TEC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df5b2ea3f419182e9bd885f55ee5dc9}{CAN\+\_\+\+ESR\+\_\+\+REC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0143dc7eea1099168ef7fef24192949e}{CAN\+\_\+\+ESR\+\_\+\+REC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a5522b4c06551856f7185bdd448b02}{CAN\+\_\+\+BTR\+\_\+\+BRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad530ac34faa377b770d56624f009934d}{CAN\+\_\+\+BTR\+\_\+\+BRP\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7ae8f06f8fbbf5dcfbbbb887057be9}{CAN\+\_\+\+BTR\+\_\+\+TS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97266c03c918c7ff4a0d90b9f80b4f2}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164ffd2240a76982894ce41143a12d82}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4365204ebb29eb5595027a4ee9c5f0d}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43dc43f11ee173cf07f77aa6e41f1275}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a5cd639329fe3eef8cde846247a4be9}{CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+3}}~(0x8\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS1\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac006aa2ab26c50227ccaa18e0a79bff3}{CAN\+\_\+\+BTR\+\_\+\+TS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c657a3c97363915a9d739defa0f516}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee307fe50e8d3cfdc9513da803808880}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33265730e1d25198d9fb4347bdce8019}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4720d91283fc1fc74c1f0baaa8a3da}{CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+2}}~(0x4\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+TS2\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c8b91ddacdcbb779bae42398c94cf2}{CAN\+\_\+\+BTR\+\_\+\+SJW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf7f2fb84354e7e4756bdc25569d6cc}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae9e8258ef5c241733f6d58eb2a4e4}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+0}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8178f0abe0f854f4503ded1ad1adb531}{CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+1}}~(0x2\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SJW\+\_\+\+Pos)
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c0a81d8dcde61a1f2772232f5343b8}{CAN\+\_\+\+BTR\+\_\+\+LBKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa32a82ff55c8008f4c0a1e16c0492d6c}{CAN\+\_\+\+BTR\+\_\+\+LBKM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa36bc23e833190cbee9b8cf5cf49159d}{CAN\+\_\+\+BTR\+\_\+\+SILM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a7f4e5e22b9959994c790ac9c7f03d3}{CAN\+\_\+\+BTR\+\_\+\+SILM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b79cbb7ebb7f3419aa6ac04bd76899a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cf2d76df5b85e7363ca6fb45e71c4a}{CAN\+\_\+\+TI0\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5556f2ceb5b71b8afa76a18a31cbb6a}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab713759c47fadc25119dd265c413f771}{CAN\+\_\+\+TI0\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f761a877f8ad39f878284f69119c0b}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080d97de6d25618d06b2d0a453c692b6}{CAN\+\_\+\+TI0\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894df6ad0d2976fe643dcb77052672f5}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138165e39efac11d31381e1d7c72bfa}{CAN\+\_\+\+TI0\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d3b5882e1f9f76f5cfebffb5bc2f717}{CAN\+\_\+\+TI0\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b180d9e1ecf00b104d18670496a8db}{CAN\+\_\+\+TI0\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf812eaee11f12863773b3f8e95ae6e2}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a3a47edaaf175482a18feccbce3a61}{CAN\+\_\+\+TDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d329960b527a62fab099a084bfa906}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394785c0a3d16b48d7bbcc524d2821a3}{CAN\+\_\+\+TDT0\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104ba91151bf88edd44593b1690b879a}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544adf091e79aa36d9d7a6e47bafcb41}{CAN\+\_\+\+TDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadec3350607b41410ddb6e00a71a4384e}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21c0f147ab22439d7677e400651302c4}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd20d218027e7432178c67414475830}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03b879d3e573023038e211ea211ae9f}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04384f0a7c5026c91a33a005c755d68}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcc788dc5db08c074c7026e60d3af7cb}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga283a1bfa52851ea4ee45f45817985752}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga782c6f20d550a56c15fe265a75105255}{CAN\+\_\+\+TDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0114ae75b33f978ca7825f7bcd836982}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2389e6393c4c90eac09ecadd67e77203}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5b6a0742ac1bcd5ef0408cb0f92ef75}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeaa64cd95a54957ee402f9edbd62411}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ea7090da55c7cc9993235efa1c4a02}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80deb2e84b16aa300ba4b6dad03ced70}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6021a4045fbfd71817bf9aec6cbc731c}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad14d21df0b2b694450b769b900c1161e}{CAN\+\_\+\+TDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adf4a08415673753fafedf463f93bee}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f8f9283cb55ff6427db96afb6ad799}{CAN\+\_\+\+TI1\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga476cde56b1a2a13cde8477d5178ba34b}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f27bd0f65fe4d7afe69a92c28bef94e}{CAN\+\_\+\+TI1\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f338f3e295b7b512ed865b3f9a8d6de}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20f905ac8ef34db338cd9b9e94ea7216}{CAN\+\_\+\+TI1\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c660943fa3c70c4974c2dacd3e4ca2e}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ba8b24afd72b47c403129c09a6f295f}{CAN\+\_\+\+TI1\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga842071768c2f8f5eae11a764a77dd0dd}{CAN\+\_\+\+TI1\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fb9bb620f8051f9059d78eb2fd09cd9}{CAN\+\_\+\+TI1\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ef8b6cb43a80d29c5fc318a67acd3b}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78cb2a08e7abfd8105acee53c2fe6957}{CAN\+\_\+\+TDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35757787e6481553885fdf4fd2738c4b}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36274682f7c568c18db742816468f08d}{CAN\+\_\+\+TDT1\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad28ac334a59a6679c362611d65666910}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a341aceed7cefa4f144685b047b5aa}{CAN\+\_\+\+TDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21abc05257bcdfa47fc824b4d806a105}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16520ea88ace96a458b0818d3e4d5cf2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bf459dee1be706b38141722be67e4ab}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d121d05d7faac3231ab8b0cc3fd4e2}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb92a65c225432fab0daa30808d5065c}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06359cf64606bd479a4a5e074c5e70ac}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482506faa59360c6a48aa9bc55a024c4}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d98be9066ebe1cf701052043be89bc}{CAN\+\_\+\+TDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c3f19eea0d63211f643833da984c90}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d94c7419786e7bba7ec0a1b35395cb}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35cbe73d2ce87b6aaf19510818610d16}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa946d8a10e5f952a5c4eda78228042af}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b731ca095cbad8e56ba4147c14d7128}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0a58abbdfa5e21213dbc2f82935250}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec56ce4aba46e836d44e2c034a9ed817}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625d5b8e464b8dfc789e4191f55444cf}{CAN\+\_\+\+TDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4edd8438a684e353c497f80cb37365f}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f8681c59cc25db5a1089ecfc20a2ce}{CAN\+\_\+\+TI2\+R\+\_\+\+TXRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980cfab3daebb05da35b6166a051385d}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe417e434f32c25426c52b68fb763c9f}{CAN\+\_\+\+TI2\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d888a2225c77452f73bf66fb0e1b78}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5048adf1f603ea5d5170f3f9bcb92b4}{CAN\+\_\+\+TI2\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62678bd1dc39aae5a153e9c9b3c3f3b}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade10da0694545f61f922cc3679f719d1}{CAN\+\_\+\+TI2\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c8bd734dd29caa40d34ced3981443a}{CAN\+\_\+\+TI2\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78165cdc898ec9184cf14df3d1940a46}{CAN\+\_\+\+TI2\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52898eb9fa3bcf0b8086220971af49f5}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e75710f89ae715962fd2e2c5465edb}{CAN\+\_\+\+TDT2\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c51b43d309b56e8a64724ef1517033e}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01d388232664bf958d0396c19e39c815}{CAN\+\_\+\+TDT2\+R\+\_\+\+TGT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508aea584f7c81700b485916a13431fa}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9585327a9b756069b9a3ee0727e35f19}{CAN\+\_\+\+TDT2\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a9852d0f6058c19f0e678228ea14a21}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d44c13085429bc76007fa3aff31964}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5be1bcda68f562be669184b30727be1}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e6c39a9c27791be19e6cde5f8c45c7}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cd5e7f3e98fe5b247998d39ebdd6fb}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dae494d814d7c4c5785066ffc203f11}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d76ed3982f13fb34a54d62f0caa3fa2}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9551d67aa378b224e317e4f298ccd195}{CAN\+\_\+\+TDL2\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a93a13da2f302ecd2f0c462065428d}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae061c8ed2699c7a7be546e5825946c60}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f372328c8d1e4fe2503d45aed50fb6}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ace2c6eb67c621bf571e285b76b007}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae96248bcf102a3c6f39f72cdcf8e4fe5}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga621fec630f1758b3f11a2e52e62fa970}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga895341b943e4b01938857b84a0b0dbda}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62fccda69811932555a125bce78606}{CAN\+\_\+\+TDH2\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f4780b822a42834bf1927eb92b4fba}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833387b84a95443455bffb4a6390b7b9}{CAN\+\_\+\+RI0\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688074182caafff289c921548bc9afca}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f4b044d79d1e751d54a604b637c26c}{CAN\+\_\+\+RI0\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d81487e8b340810e3193cd8f1386240}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf95ca68eadd026273958ef22678dc37}{CAN\+\_\+\+RI0\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101aa355c83b8c7d068f02b7dcc5b98f}{CAN\+\_\+\+RI0\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02a63ecf925c0930d317bdbf439e9486}{CAN\+\_\+\+RI0\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17ca0af4afd89e6a1c43ffd1430359b7}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace43bd7d7388fd3cf4c33142d62ef541}{CAN\+\_\+\+RDT0\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5081739b6e21e033b95e68af9331a6d1}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bafb8a31e8370f9d068a1acfe30e222}{CAN\+\_\+\+RDT0\+R\+\_\+\+FMI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20b7a72690033591eeda7a511ac4a2e}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf8581ecb0c6b9bf464155b93f1003a}{CAN\+\_\+\+RDT0\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44313106efc3a5a65633168a2ad1928d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15f91b45288700ef7858e998d598ea21}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d4025ce501af78db93761e8b8c3b9e}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f144804d9b849f9bf589f9d0d53b4c}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52b3c31ad72881e11a4d3cae073a0df8}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e00e47c6f9bab7a6602af43e7d9d4d}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad637a53ae780998f95f2bb570d5cd05a}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b46bd6794046d7c70d8db43a5c5524}{CAN\+\_\+\+RDL0\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7309c31cda93d05bb1fe1c923646c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043ce7187baa93bc909445ec56a283b1}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga577eba5ab3a66283f5c0837e91f1776a}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a76bc6ca34c282e8d5e6d80de4d2ae6}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a0bd49dc24e59b776ad5a00aabb97b}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea6c132f074602725c9d14d4a66826c}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga243b8a3632812b2f8c7b447ed635ce5f}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167fa92520367130afbb5e929ff8b542}{CAN\+\_\+\+RDH0\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd0ecd9579a339bffb95ea3b7c9f1e8}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e9658541637a4332c1ccf67b34a8fb9}{CAN\+\_\+\+RI1\+R\+\_\+\+RTR\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcedeb4250767a66a4d60c67e367cf8}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b6e874a467bca60ef46e3ffb30f098}{CAN\+\_\+\+RI1\+R\+\_\+\+IDE\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Msk}}~(0x3\+FFFFUL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca45b282f2582c91450d4e1204121cf}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8b1261a02cdc318caab37e7cff0f5f}{CAN\+\_\+\+RI1\+R\+\_\+\+EXID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f3c3aab0f24533821188d14901b3980}{CAN\+\_\+\+RI1\+R\+\_\+\+STID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27b4d8511b43ff7f56e18c15c6b260e0}{CAN\+\_\+\+RI1\+R\+\_\+\+STID\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964b0fa7c70a24a74165c57b3486aae8}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d633807f57ecc34d45c20e704a330}{CAN\+\_\+\+RDT1\+R\+\_\+\+DLC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f72aec91130a20e3a855e78eabb48b}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41ca9a71d5f237de7e4d758b2b5850b5}{CAN\+\_\+\+RDT1\+R\+\_\+\+FMI\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac112cba5a4cd0b541c1150263132c68a}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22e450deb1ed7a778b47b4cebad44f42}{CAN\+\_\+\+RDT1\+R\+\_\+\+TIME\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e399fed282a5aac0b25b059fcf04020}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d11f01bf6ac61f279f5227e5cfa87ac}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ec34e08f87e8836f32bbfed52e860a}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2754a3d3971d890a60306c923f4c027d}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea34eded40932d364743969643a598c4}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ea71525f58798512e56b01db47f6d5}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bfe3e724b28e8d2a5b7ac4393212cf}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02684a0300f1d9e9c803b5afefb193fc}{CAN\+\_\+\+RDL1\+R\+\_\+\+DATA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc2a55c1b5195cf043ef33e79d736255}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e0ca00fb558f95f4f692d5f7b90d157}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d25a1ea5ad28e7db4a2adbb8a651ad}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247617fd1c2c8daa148b3ed059f0603a}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39212ea40388510bde1931f7b3a064ae}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eeec37fc704ce7cf1c9ef92f6d87635}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfbb90b5ef2ac1e7f23a5f15c0287eb}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e7a5ddb046143d3ca7c85ddb9c94c0}{CAN\+\_\+\+RDH1\+R\+\_\+\+DATA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5eb5b835ee11a78bd391b9d1049f2549}{CAN\+\_\+\+FMR\+\_\+\+FINIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a8549f1c1784779e00b257c216102d}{CAN\+\_\+\+FMR\+\_\+\+FINIT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481099e17a895e92cfbcfca617d52860}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97376a7949c1758c1f294cc9a85cbe8c}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d95ff05ed6ef9a38e9af9c0d3db3687}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19e1fd75a24ae366d58b0a18e15f38bf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2839d73344a7601aa22b5ed3fc0e5d1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57540467b1e1e98c24df335d72b6715}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba7963ac4eb5b936c444258c13f8940}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab036323d5ff180c94cb011bda0e93738}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d129b27c2af41ae39e606e802a53386}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8514f94421b8d4665c84a5e09ea814b6}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c94e5f4dcceea510fc72b86128aff3}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bca8d2dab6ca215db7dfe45702c9c88}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7fb7c366544a1ef7a85481d3e6325d}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8534298a873d6eeba40f67ccd8e44dc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff70e74447679a0d1cde1aa69ea2db1}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e635abf1f1fda09814600ac218b25a5}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657fc12fd334bc626b2eb53fb03457b0}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e697f5e347652a49756219c13e6cc89}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bc390ed9a658014fd09fd1073e3037}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3e86a2ff5df79cb0d1fc1d09da5309}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375758246b99234dda725b7c64daff32}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9787e28f4d47535624b593b042e7aef}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a98c6bde07c570463b6c0e32c0f6805}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb10a1a029fdb320217c7443225df7f8}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab88796333c19954176ef77208cae4964}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8a7616c4e1d6b08a96a629877107ad}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858eaac0a8e23c03e13e5c1736bf9842}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b7c4c9581b2f876fe0cdf0bba3edaf}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf03b553802edd3ae23b70e97228b6dcc}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e0f2dc1023e882b4f2392c68444858}{CAN\+\_\+\+FM1\+R\+\_\+\+FBM13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41471f35878bcdff72d9cd05acf4714}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5fd354abb81f726d16ba3df34d75d2}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ea9e0ed17df35894fff7828c89cad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521e7ed67be2a02528c2dd393abf8980}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83304e93d2e75c1cd8bfe7c2ec30c1c8}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1084aab8cb7c0fa2ebb1d54c8b1e5aec}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ba1fa61fcf851188a6f16323dda1358}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5c2bf5abff8b81f574f616837e91391}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2175f52f4308c088458f9e54a1f1354}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8783da3e87efcfa99529dc7f6d3e9b8e}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791ac090d6a8f2c79cd72f9072aef30f}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ca51fc93d252a1a57a65ebf4163c46}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb4ef2030ec70a4635ca4ac38cca76cb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f3efc361a57e98dc7fd35b9ad6db3f3}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf015be41f803007b9d0b2f3371e3621b}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a42808ce8e7e8c94c7a1748bc42b256}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206d175417e2c787b44b0734708a5c9a}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68d4a45e6f9068e4c7ed2af48eeb9e16}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7209f008874dadf147cb5357ee46c226}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90fee6d415260e5eb61df78ff0bbc3d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b4d8fa56d898ad6bf66ba8a4e098eb}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb2cac86c92bee0c7d29a1ee401aaa0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93162a66091ffd4829ed8265f53fe977}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4915e6d23184afe98e5669b2575bfad}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e0bf399ea9175123c95c7010ef527d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d1cabb7f95d9e773867888654ea3b0}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ea9e9c914052e2aecab16d57f2569d}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12de017f6c66c2b893b34d99c36c031}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2df1f2a554fc014529da34620739bc4}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325adfc64e83297e5feb842002f09142}{CAN\+\_\+\+FS1\+R\+\_\+\+FSC13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16fa4bf13579d29b57f7602489d043fe}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6813f166c5bc78b7ceabcaf544202e}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1a0f95bac4fed1a801da0cdbf2a833}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a732f91a0c26a9e29151486e2af798}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba35e135e17431de861e57b550421386}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f0c606853b771a99e052cd0fe0995}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b64393197f5cd0bd6e4853828a98065}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197d8ba6187ed4b6842505ae99104992}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111ce1e4500e2c0f543128dddbe941e9}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c1a5ee723cd899b098e277386d86a4}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a824c777e7fea25f580bc313ed2ece6}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d03c010394020f6172d2fceba9e02ea}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd571c9c746225e9b856ce3a46c3bb2f}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51918688a8985d110c995bf441a4f763}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2afec157fe9684f1fa4b4401500f035}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b319af3e2f1b59d544501192e24b68}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d70e150cfd4866ea6b0a264ad45f51b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ff14edc65346f9e08e9f259a7fd45a}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa802583aa70aadeb46366ff98eccaf1}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141132dbc9c5d5a0a125c8aae363445b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee7da4c7e42fa7576d965c4bf94c089}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3270aaea7647ea2c5ccbaf747ceffb5b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ac0384eab9b0cfdb491a960279fc438}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac746965c32524f17be780be809bf29}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd7e79ab503ec5143b5848edac71817}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fec989f32c99595a73b0910dc92787}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7873f1526050f5e666c22fb6a7e68b65}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3859f0d8f9b1a52beaa72de195222b}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac74339b69a2e6f67df9b6e136089c0ee}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ff3bf3a563646cf44a6dacfa1652cb0}{CAN\+\_\+\+FFA1\+R\+\_\+\+FFA13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa571445875b08a9514e1d1b410a93ebd}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f05941c6d7ad0294283a20dc4307a56}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ec1e2f9b9ccf2b4869cdf7c7328e60}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc33c5308d541004ba2961a7d0527278}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2457026460aecb52dba7ea17237b4dbe}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10ee3a44fa9dc10a77c9a0668a19ddab}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66354c26d0252cc86729365b315a69ee}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafc57ac18afd7bd0eb14e84dbc265a83}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087dc5f2bdfe084eb98d2a0d06a29f1d}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b9b6a83d65b39753f8208f45d0d72ce}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c46367b7e5ea831e34ba4cf824a63da}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga562dc354461029230ead72878c01ba30}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga548238c7babf34116fdb44b4575e2664}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe67ef97c9d6b04fcad49eccad2ce8a1}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae403370a70f9ea2b6f9b449cafa6a91c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13ad536db58592d5b4f2beb9c4f0469}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e9f4334cf3bf9e7e30d5edf278a02b}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32a9fa687af9f4bc3800be29ee32a3e6}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccbdd2932828bfa1d68777cb595f12e}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9addaf5198f1b165bb8a1c5abe8c9a1f}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8e4011791e551feeae33c47ef2b6a6a}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb920b1dd24719e2fe959bc9fa27b2c}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19696d8b702b33eafe7f18aa0c6c1955}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61cabd030366925d3f3608cd81ec4}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e5e3ccd4250ad2360b91ef51248a66}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad043d708a8b891182f6f36217bba8a70}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae78ec392640f05b20a7c6877983588ae}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7de851ce57bd07d4913bd409dee3f51}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa722eeef87f8a3f58ebfcb531645cc05}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fc2cc6acea1e2a86083f9f0d5ce05c0}{CAN\+\_\+\+FA1\+R\+\_\+\+FACT13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38014ea45b62975627f8e222390f6819}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf41ce0d3efb93360593d51fc1507ef37}{CAN\+\_\+\+F0\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e01c05df79304035c7aab1c7295bf3f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf16111eec26fa5058aeac0945c0a481}{CAN\+\_\+\+F0\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083282146d4db7f757fef86cf302eded}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269a36e254bdc397d46b7b04b25cf58c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a1adc2e4e550a38649a2bfd3662680}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40133f8c3bdff4edac51999e63eb616}{CAN\+\_\+\+F0\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0bfa15bf30fefb21f351228cde87981}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5be6df46bddda042bca88f23939d6cf}{CAN\+\_\+\+F0\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5381c154ba89611bf4381657305ecb85}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d0c4979d148b7aadf88999d127a8e4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae224160853946732608f00ad008a6b1a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559e44745ca384b08f8e3d370539e2a4}{CAN\+\_\+\+F0\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c44034b5f42fa8250dbb8e46bc83eb}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0b187d74d01d2d7a9e0946287a523f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e092af3e73882f9eaffad13f36dea}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae373e9d2f9a170895ffab6051243a0f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cb7ff6d513fec365eb5a830c3746f0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ac0f1442cbee02cb21fca28b5fc61f6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b8a688856ca6b53417948f79932534d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcb7c073dbc77461d7519a85f6377a08}{CAN\+\_\+\+F0\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b81011a2d626ac398a387c89055935}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f982ab6a096e4421079c592b6791d47}{CAN\+\_\+\+F0\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac178a6710aeb6c58f725dd7f00af5d5a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac70bfdc26446118697edbcd2d95b7676}{CAN\+\_\+\+F0\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aee1182bef65da056242c4ed49dd0ef}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67a5fe07e6f9e3b3330ad2a46d69d98}{CAN\+\_\+\+F0\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe16c95f454da44949977e4225590658}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac932d38da89bcc4fe8cde14ebb59a29e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb07dca9fddf64a3476f25f227e33e1f}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b253d3185e16b606150fee2a19760d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf019423a4b07e564dfe917b859e68e80}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87631b267fd39cfee4d253a3d7295b2}{CAN\+\_\+\+F0\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee508d40637a9d558d2ab85753395bd}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35416758e3db5bceaff708bdbe5bdc0}{CAN\+\_\+\+F0\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827a459cd51a193d571a16e1d38fac22}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a49c7f4d13a4e4b4038caaea711391}{CAN\+\_\+\+F0\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ecfbfd6f5e129d690f1cb62ee344d78}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a34023fcd221fc010aaa51065d59dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a0568e276f245e1f167e673a1f5b92e}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574954093b93f62bcfa5cd31e366c2e8}{CAN\+\_\+\+F0\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb71599bae1e35e750524708ac5824f1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41cb6ebc16634fc1a187d536575f47dc}{CAN\+\_\+\+F0\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7589f9a62f9f5406934266820a265f3a}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56eff75e99dbbdd3e4ffe99ae98cd769}{CAN\+\_\+\+F0\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0db2ff3fcf3ecd929d61e548905685}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d558afd743b97060008ebad600c249}{CAN\+\_\+\+F0\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2161321c3b0857a9ca07bc45ac9cd1be}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05249fde15f0ea5a4447a370ba33f344}{CAN\+\_\+\+F0\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85c1d5ccfd6241059822a3aadc1053d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e99f0edf1d250d640fda6790e5f8e7}{CAN\+\_\+\+F0\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d82ba565f065b4dec733d002c02498b}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d00a7d84706b341bf587c7f329ddf88}{CAN\+\_\+\+F0\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199d63d7155cb5212982d4902e31e70c}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf334329b9d4faf3443e12317303b45d6}{CAN\+\_\+\+F0\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac82d92ad6fb51b340e8a52da903e1009}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb63f1377b7f9dfd87c3ef59a5977ee3}{CAN\+\_\+\+F0\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0a651933135336bc14baa3e0a56ab1}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7e2b3d7caf0ff01c856374d60f8345}{CAN\+\_\+\+F0\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2a1d8bb83dfcd9f13d25e8ed098b54}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9766eac13c78b86a31cd64e0d6bea0d}{CAN\+\_\+\+F0\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9745bc78a65538cbe0fb0d09911554}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e5a0416bc721a85eb46e256c35262}{CAN\+\_\+\+F0\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf74bbd84aff2eb3891f6f6d0c418793c}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7196f5a41c5a7692fa31249177a70de5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2cb33663f4220e5a0d416cbddcec193}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa957dafcd250c1c36d38a0da7a94d0b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d75200e9ead1afbe88add086ac4bb4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76348b5edccc3dff80131b8c8c66d91}{CAN\+\_\+\+F1\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4dbe3b567fca94f5d5e4c877e0383d4}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489dfc442d364861f5f985aae7651179}{CAN\+\_\+\+F1\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1e5fba0af06b783289d56a8d743a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fba4b8013f5aa76ca9008eb1942423}{CAN\+\_\+\+F1\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga163dda15630c6f057bac420a8cb393d8}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13b02c35ea2380f0f839784fc618090a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd27041e24d500c940abed9aaa53910d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe821726bd0ab42de7eb6ba9b497e56}{CAN\+\_\+\+F1\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadfffc15f309b85cc3abd7439ea4b8c6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655b773dfa0dfe1e62cd8560a8dcb150}{CAN\+\_\+\+F1\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf2588b13464de27f12768d33a75d2ba}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1dd516a1cf52c63b64b028d7528da7b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga979839e5c63f94eb294a09b74f5c09bf}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4645154d1f265dee267626ae43e35eae}{CAN\+\_\+\+F1\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f049fa606d557a8a468747c6d285357}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbe75098babb0ad9de21a966115c4cb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43409866ee9e6ea1712f50679a4bb212}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b5ea83ec6fdbcc28d0f2c907276bec9}{CAN\+\_\+\+F1\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f86fb2f2080f513d8392d389cdaa1fd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd728a049ed7528b585dd56bd4e1d2cd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1b7aeeb196a6564b2b3f049590520e}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf67d90e15499f16cb9903c75ffa2cdd}{CAN\+\_\+\+F1\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45bad406315318f9cecb0c783ac7218d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd92e83b650c454a58a4e5bb0a2bae0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b105deaf668c0e04950be0de975bcde}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303d03c806b2cd4ae51703db085ff55b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84fabcf9736d7ef78587ff63cb6b1373}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd648d6b54d04ac636e7536a08d11ebb}{CAN\+\_\+\+F1\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966d41aca2269fd8cb6830dbbd176140}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d839533fbd0dcc34aee11644d5f849}{CAN\+\_\+\+F1\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a53cd0cf8722dc63b8ff26d4b0fa0f7}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67914799f407244afdbf1ade349dbf3}{CAN\+\_\+\+F1\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb64b2b59f73045b3ead12ab1211b4b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e0c47dda83f3ce3f3e5b18f3fb93b35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad558faeeeaf748bdface31d4bd3ed5b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122f1435ff77893cee8ec0d39fbfb178}{CAN\+\_\+\+F1\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16bc53f206b1f318e5fe8c248294fec}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7164f10425d3caf734b284f3bc3b5449}{CAN\+\_\+\+F1\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42841c82744146dc70e8e679b5904e02}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ddbed5a2b9531b528d32857123af10a}{CAN\+\_\+\+F1\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f961b642e42faaaf495c9ec099c128}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc01c86ecce551ede43bfeafbbbb384}{CAN\+\_\+\+F1\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96670686c71a15631ec2f772973dd7d5}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9660622aa2fe3253f7b29e7591462002}{CAN\+\_\+\+F1\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d8b1a30c3a6ae1f75369abc445ab7d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f80f8443876e5a992b6b320f19d537}{CAN\+\_\+\+F1\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf027c958889ab93acfb1b86988269874}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad90d82d2f8485e7e9a530992ac4a84e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32400e283bc0037da21f0c913bb860b6}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd73fe9a0c9c29fcb103e241ed3c4af}{CAN\+\_\+\+F1\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0467d664f27b3ca8ef4ad220593c46}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1bc410d11b14bfa426de7b7977bee14}{CAN\+\_\+\+F1\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3e3090ab67a54830be208a628efd8f}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac48a223c7f7282dc22db7c2e0d557f35}{CAN\+\_\+\+F1\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85034e026be1af5e45e5d15537449e6d}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf45ba201e41f2fd71cda39c7010f65e0}{CAN\+\_\+\+F1\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddfc083d58a190057fb67e4eb31136b}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1345bf0889997c6316180e9754c3e18}{CAN\+\_\+\+F1\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf17f4c3e553020ee893415796bd29d84}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a7356281dd4bfe7825df1f7cf2cb9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae97de172023462e5f40d4b420209809b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a45584a55de290532b6835fadf480a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23008ac61893eb6a65ab9041c53a84ee}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42aa2e179dd31d2ef7373acb814223f2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad559580b386d0c621a6bf7292c706e36}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7f6fc0a5744d9f9246ae814dde3a00}{CAN\+\_\+\+F2\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e52ca421788d68f3edb9a52434374dd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7555733c5e81d91c22ef16a2954e58a0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96a97a9711a0a53a7ee18907e95d8887}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3302502cfe80c87773630dbb3fe8eab1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f73f1bd0d3246f27d7a91a620fb3cc7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c22e704c9d4404892df4086290e68ec}{CAN\+\_\+\+F2\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72bf4a6050af614eb1ac85c76feb95cc}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga569ec796b80a5c48de939b628a2368d8}{CAN\+\_\+\+F2\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad484c083bc2023deda5840facc549908}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5dd0d405b5a0e37c5a7b44e3ddb27d}{CAN\+\_\+\+F2\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0e05e4824f05e2cf12b3d0a0b7f319}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c52c1e2532edd862c9480c22ee72340}{CAN\+\_\+\+F2\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga022da7a86e8174aff1054eb1aef2c73c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64a55a94cadc65b398bd15569223715}{CAN\+\_\+\+F2\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf715fa1ef43c8461408944e4aecec7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeac622ae5a702f2f5ca04eb6d07ba57}{CAN\+\_\+\+F2\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47960a79c582cbc9bfef85c411a2be94}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dae1f468ba956371b53f200658cb93e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8c6e3cf3a4d1e9d722e820a3a0c1b6a}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82190e04cc99936f1670f81b3e3306d5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a366074fb422686461a92abd1259e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6722c1954e4dc9dce4931ca68545afd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga178a0308db954b97818401be1f28a990}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f6b097d716445b57eb181592d9543c7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab60aef7e45f8d12777032321a33cdb38}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3c41f4d8ac19d40bc8ce0a6c4bf7bf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0483dac5b6986246a3ba106fbeb8e3bd}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa515e5239f2fb3f7669106b0a42ce00b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259b472c9c9f158e1701c8b8d5a940b9}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7132daf6ddf622a30b31b0dc82b77bcf}{CAN\+\_\+\+F2\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23db612c79422bee815e437d6aaf5a6c}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a8f0a1951ca9c9e8cdbac39f64ec6e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef9a469e877bfa29f4edb66730c43d43}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58042a29bd588ca97015f8de46239641}{CAN\+\_\+\+F2\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edc4a54cc13f63afe8dbe3aa37776a5}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e2ea1ce258fc480fb8b2b12a885c9f}{CAN\+\_\+\+F2\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169f5fb3dd35ae2b048c8c05c3e202d7}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ff16cdc9d4b088573f668d99747af}{CAN\+\_\+\+F2\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0073b206235b3c33a9b831e5027e3bf0}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dd3a87b66e7f305670c551b67bff47}{CAN\+\_\+\+F2\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga459caea38417d17c042e52ba38eb3c1b}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353eaadcd9e7a6ffd389c81f75e5b860}{CAN\+\_\+\+F2\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0da8cd8657f6e67f1d86fc9f695bb4e}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6516de993c142d8a23cc647e9b06ecd2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c9ae7f2eca3db813737c49d49f2b08}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6583d5cb48decd72eb2bee4113c48}{CAN\+\_\+\+F2\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d6b6c109e359e3d2a07e6626c2b4aff}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b6942aff7b854ed29d7bb8affba388}{CAN\+\_\+\+F2\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4d05997d8930291c8ab2bb19545714}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d262f3000a3723269b53cf0c4f3ad2}{CAN\+\_\+\+F2\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5431f98aafd2a7f8158a335d65ebea1}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc1ecaa773500c32c41363b2dff8e72}{CAN\+\_\+\+F2\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79345a758898023543bd5384be09758}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317461fc99abac5a1b3c44487499d315}{CAN\+\_\+\+F2\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaada8442f47c1fffb00c13e404d036122}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef1c89364eec52f78811d7a8e40d0b4}{CAN\+\_\+\+F2\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc065319a9862c1f5ca7326b790ef53}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c1d5628f543d31326f122516ae8d36c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e636521c72a20aa8380fe4fe150b91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4654a2f7909715abd47c047c550d2ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217f5b77e4fefb2d1135187ee2b5bbf2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06d554341693c4f1e9cb5ec2d90c74ca}{CAN\+\_\+\+F3\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7693dcf6c0011bbeb19e0413a5ce1f56}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496aa97ec5c7995b3a6da8e9b33c660e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bffde5d3e1e2e75f4facc98903620f7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62eb0d7464f228fd13f2d567e66b0225}{CAN\+\_\+\+F3\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30ccdfd3676f314e749cc205ffcfe1cf}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e25fcc0e53a3e2d271e06f8985a1e98}{CAN\+\_\+\+F3\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2aa80397b4961a33b41303aa348ea1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa5eeffce32825d18dd6ae540691a43}{CAN\+\_\+\+F3\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7072c9b829c7df660eb2dea05ee8d8}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f51e4b529f2c096fb6fec2b6d7df1f5}{CAN\+\_\+\+F3\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad016208d1aa9008aaba9a887a1e8b6fa}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa223fb562425adcb7022b2b5e6f0da6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f4f0d2b56860e36f7777ab397e8609}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga900e4c0c595155e852cbc17fda96e9ee}{CAN\+\_\+\+F3\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcfc2559b456c3af3804a22e0fb5c50d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3ae8c895b853d340ff7a133870164a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7df8031e3a2f661b45fdbde58a26c6b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68222a41a14bb43bc6d2f0fc4dee1e0f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2bac1777b3ebef8b3a22d22514a4b2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fc8c778ffa6deac5a202985fdd98ae}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4c6942bebdcb179b5092520842e91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4a4998f2ddc12771da116b1c20d765}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3cbf7b6b28dce1e65f4377273b060b7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fb6157fc48147e6c74ed348d156bfa1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d5afdf5c983489b0bcd8029a6e1c45a}{CAN\+\_\+\+F3\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcf2a14e752519bf8a90129fb9d42b1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1997d8f970761e068263b8aa9f439}{CAN\+\_\+\+F3\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c5296c991b481548302478df85e477}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8221248c305454dd5071679742a56383}{CAN\+\_\+\+F3\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657b8cda94fd736a4831ab4086ae746f}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad84e18a8d220d1dbf071afcbe969b976}{CAN\+\_\+\+F3\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga435edc4b2055ac2d1c3ce616a9c1b236}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3806303c3cfe2dcee6e3409eb1492b6}{CAN\+\_\+\+F3\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa508de7087eb832ecaf353a4b6821ef}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05e8b9d7e4cdc6856c6ad61d15fae9f2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643ceb9293665b8307e63ae0e1700d91}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6bf19e9356adcb47a75895b653025}{CAN\+\_\+\+F3\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91f5887e884fcf423d680798f4e372bb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12f9cc55362b508457dae2a22f3577b9}{CAN\+\_\+\+F3\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adc9c7706f39f7c33760fe6b8c5d17e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53b384413c96686c5b6d955edf3605e7}{CAN\+\_\+\+F3\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7581186f0241f6db9f63a0a0db22919}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c095337bdce797f169006a2b79ecda}{CAN\+\_\+\+F3\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43b4c084e802398ad265ceb69cfd7519}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad411d7ebb23972f68d8d3622a89de73e}{CAN\+\_\+\+F3\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade732503a8d41e3f1bb338a2a8103bd2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56aa4a1d23228828e880810e6d644054}{CAN\+\_\+\+F3\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7539a7f651425a757a549205544e508c}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a14d8e964a880b27705af96225917cb}{CAN\+\_\+\+F3\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ec25e4ba3ebaf53780e2b8da63e4a3b}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dea0d389306d34595416ca334c7bf1}{CAN\+\_\+\+F3\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8268be8b5477f813c165e851acd41a2}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04da25e051a24c10b8d59f6a87818fb0}{CAN\+\_\+\+F3\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga494ad7f35d8552b8494379916a987074}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9b888a2c0f23588c4f79d7e1545c61}{CAN\+\_\+\+F3\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bbe0d2d24dc95e10156c2541feb4c4}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf5486013f92f3646e9ac903676b6743}{CAN\+\_\+\+F3\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eb0d4d21c082c8381271ab146431993}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7988e6a122cc6084ea40df4b66de5f0f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91922c78bf92f051b8e8abbf9cc1f6e9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88382bdd2a166258413d39fbb436050}{CAN\+\_\+\+F4\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae56f77f869114e69525353f96004f955}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6564dfdae0be64785df0d766aa5c149}{CAN\+\_\+\+F4\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951a8213e55b01ecedcef870c85841e7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga786fe254e7a86a2ac517ea453f78e120}{CAN\+\_\+\+F4\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga453f90cdd0b520b7d65e19af3868d4ec}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd92184f0f30164e14b07a7a4e5208a2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace348ba56c1f9676e5b605a6fe0cd52e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8707829180a6a5ea26822a408facce}{CAN\+\_\+\+F4\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae99d36b50a16c38b2006fdba4683ddd9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270fa51a92450225b554f19353f38f0e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d61ae4af9acc61476493b640cfb4745}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474765e4a523545019ad84e02c9af69c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89ded00ec0b6c0918b019457d6cf43f5}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa256896c733d9155ab9c60d6f2d58a3b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac658a1ced873fd9dff54833d8c413536}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdff1d01f74ad524f97bd3a138e6c4d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06bc748776a78f008895be9e0cc7a1d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5e8f2c67a528aa361922158ae8eb92}{CAN\+\_\+\+F4\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf612f239dcf45bd933136a5c8c5909f9}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cb96e2d638c18f5ce23bed3342f39d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc611a52acf6dfa1df7ebf867bc7e2f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga613094782d73b0e3e5272eff72f04d42}{CAN\+\_\+\+F4\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1736bc2808a37aa82358fe1c36c963a6}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c564a28ae0d2958891d26110e4c411}{CAN\+\_\+\+F4\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7ec466bbf196a41f6da2a7b506675d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7d95aae3c918a4c446ecd57f876383}{CAN\+\_\+\+F4\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30ff7e7b0c0f7e56821ecbcd6fcc23c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf226c102853cbf2918931586573641bf}{CAN\+\_\+\+F4\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199bd29b6f3ff56150a9dcd71c8ea13f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5885429c36cad6e1bae78efccc6f4c59}{CAN\+\_\+\+F4\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga893837534cbc7a043fa995de4619e2da}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa31c54bcaf590c65c626253362949c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551e80c41958417cbcf1d0c53e4947a3}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d6925aa9feee56fba36b3a4e399c2d8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80d9a946bd39dae4b0a862cf21f262ed}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb1f9e546b4c8bb2bcb3d6e9a1f0949}{CAN\+\_\+\+F4\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5646609987ce174cf3b94bb4538172f4}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fbe324a31a61a0b5aa989658cf15d}{CAN\+\_\+\+F4\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga356faa77de97c61e9b5f6b763173a987}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa57165c0d07048b0024f56e0febdaccd}{CAN\+\_\+\+F4\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b246b3df35cc1db06e8c809137562f}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91bdc8395c27e8e23092b3f9784b7994}{CAN\+\_\+\+F4\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4882da3ee5be3aed3d5eb46923859674}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32276ab0a34c8ae46eee73ad1f208d7}{CAN\+\_\+\+F4\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e178aa8c6f98a866aaae511b9da86c8}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1033412ffe01f17f87d0287af5bd70}{CAN\+\_\+\+F4\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5ca327060530761d71362d39b2d364}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8fcea6cb9dd0d6240208ed38acecdc}{CAN\+\_\+\+F4\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeabe4836aed74af4adba72b2c7684a6e}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2abd932d950db3d7aafbb9af2639a57}{CAN\+\_\+\+F4\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8e7d74919e74723f7df71357cc994a}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34b9b4abc8d9196ce7aab200c99787c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2b2b9bd5b397e58d57fb379546110b}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008f59ed84fb846c36803d37e52c09d0}{CAN\+\_\+\+F4\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb165ede225dc35a825647e5efcab437}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd6c2fc9688b65bda0ca6b9e18e0c072}{CAN\+\_\+\+F4\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7898b1f422424fd7fc0896b908748e7c}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2012557ac8ac7ddd510c1dd771062dc2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92d7e6a44e87911e9cc14f6bff854fa2}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe91e1b46bc8af15c5d727b81e51bfdb}{CAN\+\_\+\+F4\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cdf98e317662e286ad2a3344ee516df}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f8312b10016a8ad987ceaa48f7a67f}{CAN\+\_\+\+F5\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac814c424ed2ccc11645da6e62f3fb81}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4421f59236d1bd77fadc2e093c988466}{CAN\+\_\+\+F5\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b0af1936dd43bd319614e3298fd28d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39beb5641b129903d6d43a152b9b1fc2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f84e3f3f0e148d3a9a071ccbf6738}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c30456c58159fc9c8b5fc705a897c4b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cfc330921811d76ed6476d6935e84e7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecdbb3ad483c253075f585fb453e6fb8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9aebaa8e61198240c1564ce73acb1d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa323c7e6521417879450a4d5996e256}{CAN\+\_\+\+F5\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea331fb6273fda80a8f5a3dc8eaf6f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e09b9fe8aeb61f4253d15d6bd808f0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc7dfaacfba6a42a17b16281f690f952}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8ddbee4662088695a19791d9754f060}{CAN\+\_\+\+F5\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0938e0f55773406fd59c2a0bd7c46e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b80299e85591ee7bb2669dfbd7beced}{CAN\+\_\+\+F5\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9715c4445159d0068172309092e574e3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad909d1a8817b8daf42ad0ebd18551ae8}{CAN\+\_\+\+F5\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7de15e73395473569a447023dae53c4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eba02afe3b8e8f8eebaa38b8499604c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39b60e0befdf681694bc4123b4b7f7bd}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae735eeb78cc75daa1870ea4d2141e40e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bc4598d0d603c802b7140f967d84e5c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa57169fb0310c42945b03d791c2f54b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4439ac4bc79ff74d21060ff533b12}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f520a74c377435d6bbbaf002bd72bf}{CAN\+\_\+\+F5\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d117ee64d9c1673f22f12f24bd481a4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35a677ded1b04b0ba090b33e4558f658}{CAN\+\_\+\+F5\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf761c448bf29c4d93f4c2a75981fa049}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfe4d49efd13e228ed872dbe7f8b5a6c}{CAN\+\_\+\+F5\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87543e5b7c48580ca9925402ab6ca5a7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6533312fc17838e6d13acb30b3920cb6}{CAN\+\_\+\+F5\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b9c39ec4649cd68a540c88c3c64d506}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6f582e0d54bfd7467f6feed9834672a}{CAN\+\_\+\+F5\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4992301536d388de215273769708b843}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241cc69a215db80ad1e1028462f05400}{CAN\+\_\+\+F5\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21c0b793d7aff03497a95d5c6528ab2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce1dc2e2a4b715e83aeee7419bb9640}{CAN\+\_\+\+F5\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1c4c5d06a9da5f853aaede3470b07f4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c7bd885ecb532509cd74d87eef62dc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91214f1f7dbb4b75b0c425624640fd76}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481485aaa4f39fcdbc5e687452e08cab}{CAN\+\_\+\+F5\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b24151a68c59fe0f3aa15e498fdc739}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629b22e7deeac3e00278086311c7494}{CAN\+\_\+\+F5\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea89ef2e5c3dafae174b671c8e083d2}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a285e060706ab40c834d30f23584f21}{CAN\+\_\+\+F5\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2acccf9ab5708116cd888f2d65da54cc}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb36d512d79bbf393fd07152d0128b3}{CAN\+\_\+\+F5\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c0b9425117a2409b61032a9c746c2b5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad908c2a3a6d777350aa5a7c926523d4}{CAN\+\_\+\+F5\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a0d31d96e75ea32299e78845f584632}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0db33c0e7a81c01f442cd914348b7}{CAN\+\_\+\+F5\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5db4ad8b19580b895356fff66bb6be}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffa42eeb73609e01712771d123cf5d9b}{CAN\+\_\+\+F5\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4acec834c3eaf55af5e745d6988ddc1e}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88a15489fa10cf7d251f7faa5955ba5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923a0086ada8e09a9202338b588f27d1}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c619cf4d0662ee07d2621300d0a22e0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga840d2b3f751753e9d21b2e23506e6995}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad45b2c10d0637cb1279cfdaccd186e11}{CAN\+\_\+\+F5\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8d28066798958e5730a95353690bcd0}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cca1e8863cc27c3c8afb9d7cee55fe5}{CAN\+\_\+\+F5\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb57fe42259bd37deffe11eded640c76}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaf448c354a5a325c540df29f7af6ad}{CAN\+\_\+\+F6\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de288e28d5547106645ecc5b0c47f2a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3154b0f8cb4e1e230e37da1e696659f}{CAN\+\_\+\+F6\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8662caaa28aee37b2689f55400b75c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19eddf607d2cf5941d3b6807ff89cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ccedde67989fcbaa84cae9cae4b1eb}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1656844d8617834262a5b6e24936bd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b063b3c14fd27bd63c03f878ac6cfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53a812ea22c8f0cfb484edc70dd19d6b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32f8566fab72dec6d52ad7262e67cbcc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9afe1da36ff17919dc17466458f924a2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8636ecdacc3ca05d69e66737b7f2e7cf}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd31d2b1806cf454d51d956eb339d096}{CAN\+\_\+\+F6\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb555ddab4853625c9b48b24e88d0dd8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87b36413ac64900c2398a530bbe647a6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e7ca2d014d77152ff0e6bbb8d5fb63}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45055999ce3c93c3f0e13f6a5fa1da30}{CAN\+\_\+\+F6\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe4dc5e57c209eb4d3c5ed94b3a2e897}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1904252fa35eca764e319ae3d124caa}{CAN\+\_\+\+F6\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa63ca9ec114f553d68e0b0d38ae57ff0}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a103dac7595c91ff96149735c5ce964}{CAN\+\_\+\+F6\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3394a2675a7cb30556a40cc5b77c08}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf418fcb1f3c27715523268e65cacab77}{CAN\+\_\+\+F6\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c9c04edb492e48619de926196ab695}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf975da091767c6f1106d725426874602}{CAN\+\_\+\+F6\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070e91897e07ae11a9d2f60ff31e196a}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024ad0a5286c193a57e761ae8dd78ab}{CAN\+\_\+\+F6\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479321a85f1f55e24a1b56d13226a22}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc33648e9130b7b12dd082032e1e02}{CAN\+\_\+\+F6\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a998a2b37fde5207b286a58c115a9e8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad577265745548ad4066ee66d7db968f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891ad3d341cee397d49fc982c509f7d5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4c35e9c340e717ba471e6913120bac}{CAN\+\_\+\+F6\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a70606f1b07a6bbb5ae4fe8ad374e5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b71b0660dd705a9ebe22c2e768e4172}{CAN\+\_\+\+F6\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1542ea54030e3052c8991b249cd0e504}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42fa5a606d58f2a30da9a58581178127}{CAN\+\_\+\+F6\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e1a7c680bcfc57c6cc521cbaa0749d6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433c7e51a79cc95f7aa5593c5d347dfc}{CAN\+\_\+\+F6\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fba31d938ab3492c8855c26bebfbef2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b843a11577d4891e11238810c01ccea}{CAN\+\_\+\+F6\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga556f3b08cee839e038109e604e5bba4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49834ceca6245c6bed6b011c37cb51c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc41162219ed6f5be1b5ae7ba328754}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd32cd4a51845ae3257bec44dea5f36}{CAN\+\_\+\+F6\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f4fd5c28d2fd7475081b39b2b358c6}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga601aa03929a9eed61e4191a049c75fb8}{CAN\+\_\+\+F6\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5eb9d0f3cad0eeea398f2ba5fd83cf2}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2707b11422d80fcc55e5759c7d7a3983}{CAN\+\_\+\+F6\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3fa46e9d1fafcb3eb1189d6d43692cd}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ed60d8e8930a207039da6873a403b4}{CAN\+\_\+\+F6\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9168b4d12ddb654b397ce3ffb66af4c}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2202fe7314b833d290f25a0e5234169}{CAN\+\_\+\+F6\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga610fdf301fb1cff5af38f83b4e0c81b1}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b34d58ea8416ea9ccdadd87259d810}{CAN\+\_\+\+F6\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a3e033aae51ff31b75fb801599232f5}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87f159252e6a934b1ecfb6082d8ac50}{CAN\+\_\+\+F6\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga868ae6fc3bbe273b44d250791a80df58}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87baee8a9cefd8158caf141f29881051}{CAN\+\_\+\+F6\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe08696e215f9e8f1605e60e4817dd8b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdec0e767a520aa7bcffac3e5652181b}{CAN\+\_\+\+F6\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69b2dffd9969ff8658b45a7a2bb1c5ee}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2f09b2ada8e9ea6e28a7abe6dfd678}{CAN\+\_\+\+F6\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2217bcc5b82de25751d3984884b0e0c1}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad19ad30a6bd063074a8e787ce24f7d3f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71cbdd5cbe109fde119adb86d64f0a7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab83bdd3955b202a00602bff176ab3cd8}{CAN\+\_\+\+F7\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7a004058a6b10b5cb3374eb82dd1d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffbf82ffead59ec0190dec25b9c8c621}{CAN\+\_\+\+F7\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2224329373b490c8dd4f0c148ef58997}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab477aa17c626cac52ef965f21579dc69}{CAN\+\_\+\+F7\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3574ea4882319ac08e0df065bdd3566}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6552b734a4618cff826b853d8e5ac7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f63e712a9a57dacab2874dd695254d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b90d78121983740c8d803352b68cef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22d969f17f8a25a63cb056ee2cb622d3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e3a549c7bf229dda892b600b320b4e0}{CAN\+\_\+\+F7\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae89ec51b51c83c108880e361caf17ac}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8ad36251e272dd1487dfec8f4b6cfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fca99c67cab6713605e14d96a9df62}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2be453e8e7320b77bc242044038ab02}{CAN\+\_\+\+F7\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd1ef8f0870bc5a5422a6bedbb61d40}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga271c074cc3a12f895a531d0cfb29a883}{CAN\+\_\+\+F7\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf56408d9914f566396d64609830e2d4f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad708e8bc52c416ee38bc5bb93822a877}{CAN\+\_\+\+F7\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65947100832111c7fb427d1982f801eb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8fa9afddd282899c92a7647e6f1eb8e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga175ed9cdbbf756ec76b9c6fb1f69adff}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad694f31ad366db83ec659c93fb75db7f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91af48b8cd11f119d257311dcf2cc291}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc73cd4c1973c6d575b12ef8a34aefdf}{CAN\+\_\+\+F7\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108bc449a6e328748dd8d2209b83753}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51f245c33277eb5e09db8b8302e2df6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc47acac1bb59603f58d9aef661d9334}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd14c5855dfe51bc8a1a44266d1c925}{CAN\+\_\+\+F7\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b07b4ebfaac9e60d6042b1bff98ec33}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc661e05b2422313bf88f39f049ce53e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3328e95d8ae911adc0e5dd4128f8161}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a27e2e7fd333f0aba9fbd5919e260d}{CAN\+\_\+\+F7\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473e4917f35772cd08b06e166d6e475e}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278e31f437817faa9cad12cc69e3112b}{CAN\+\_\+\+F7\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40a4dd0979fb7ffba4b4192fe6dde5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1422787fd4beb2c5679f45908214fd6}{CAN\+\_\+\+F7\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5854aa102655334a6242e43c0b25aede}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71fb64ea19cf98ac384fed6babe5fdc}{CAN\+\_\+\+F7\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505dbdeaf89d103795046fb689b81664}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c1d29a629499734298ff81b9892cb0a}{CAN\+\_\+\+F7\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga692f7a0bbc73be14e9d554394dceb176}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4535f6c9da894cc9ef7a6ba6f6bc6525}{CAN\+\_\+\+F7\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a93f243e7acf3f749f2b6ec8ae7bc5f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b9c180bade4dad957697b4f5b4354f}{CAN\+\_\+\+F7\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68815c969c231268a63c8809a55bc866}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cad693a28b872fe402439c9548f35}{CAN\+\_\+\+F7\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7055881b4a6d9fe51e8dcfb99a546139}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aefee2f7b7c851315fd09a2ef4df5ed}{CAN\+\_\+\+F7\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19ab918d9499635e8199a143833c6fdb}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae7335a105fc044215160bdafda2485}{CAN\+\_\+\+F7\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8360f2a2ba21a1b2f361d4330026edfd}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1f9cbef574790752e5579402adbfcf9}{CAN\+\_\+\+F7\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga681e922052442801310265bab7356fc4}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5accb398c1b8d49f33264729b9248ba}{CAN\+\_\+\+F7\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12aa3a716a85bf96a1496ecaeae0cec}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a0882ce4432f84db55f3f699cbd93}{CAN\+\_\+\+F7\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6774583920f7cd42976daa4cf389eff3}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bedd413e3ab8e91f9d779ef40e45b5}{CAN\+\_\+\+F7\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9990b9fd20bbe0ff114acace0cb47ad7}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d8f6af8cfade40eaef271291512ef}{CAN\+\_\+\+F7\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13cd870005a4712c3a8b9675a962c642}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43a1537e2aeed84464aed2c398cb24c5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49082d55960382ded8b2f7235dd3b33d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136ab0937c4919934d7dc1185d3c4064}{CAN\+\_\+\+F8\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb99f376b40d3933ce6a28ad31f496a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fac3bd96ed91e471081a51b6b08ca3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cd97fc37fa6ffadbb7af4f9ddf1d014}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b9c8ec036840da8f0b04aaa715d031}{CAN\+\_\+\+F8\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5842614b55172086992fc085955168d7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9829df8a13336ccf61d59be6c282d52}{CAN\+\_\+\+F8\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373c77cab88912e816a6e12195bd3205}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d67631dbfe1a1f15fb712df7cca4d8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5937607627dd44c4fb79f9063534e2b1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1d9da45066db64dcc7b6d6ea9d8d3f8}{CAN\+\_\+\+F8\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6765194a47f1a6d7dfbf78e0b4139c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14a2fe60539e333588226dbc4de4fffa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79159b413994d12b593cc4f1b23d1fa}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57e77aa8ea032bc07463d82e451e1b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b959e903cdac33f5da71aa5c7477a0d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab30a05da2419398ee1eb3cc0d0c468f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5de7f304ca7bfcb9e78c9c2d346d300}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250ae96856872467bd01177a14cbd757}{CAN\+\_\+\+F8\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d5a19fa7032ef2b68e2feebd0db15e6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f936dea8e23ad47f01a690e3144442c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943a685663474ed7aa509eaccbda2ffb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad340588e0f2e4424892bf86a3df02297}{CAN\+\_\+\+F8\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668cb8a75c4166b5287a09ba98c8ec70}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38c0634095cd3178f8b2836d6855d3f3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84727d6a0fdcb2870529d7a371a0b660}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0c83e006384165f5d1cb982728cc50}{CAN\+\_\+\+F8\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9eb9c851eb03c49bc02f686aee490a28}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f23b1489ef4904d4f0a629f4fff1da}{CAN\+\_\+\+F8\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccc46770c70da8546bbbcf492bcdd95}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a05e0a87d907888aed8f07c72d00f9}{CAN\+\_\+\+F8\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf24b0628e89b2c27cb9e13b0492876eb}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b5980d9a8107fa12b63f1ee0abe74cd}{CAN\+\_\+\+F8\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36b946c123c3c3f1cdbd1272db24c58b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae850211d9876f0063e13b5610cf8ac65}{CAN\+\_\+\+F8\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab91129b8b7746111a31a968c1f1a8b19}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga666296673c08dd22ca95dab553d430ef}{CAN\+\_\+\+F8\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19663b29868ae926896961451768d748}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82b241f62e465fede05a749af4f6d46d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d8c89621a78de5177481d217bb5033}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga894777fbc3a4cfc64d779ee1bb28447a}{CAN\+\_\+\+F8\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab265fadfeb8674b869264ad25bedcac4}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a971879dd5369d39b1b5a2d55af7f2}{CAN\+\_\+\+F8\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102fdb92fecd6aa86e5dbd2fea2b2e79}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c136499422980d6a619619b67024115}{CAN\+\_\+\+F8\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b73f4ab4941e6d920e75f7197ed025b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5cb63c9cc186f5a6a188e50e9440b71}{CAN\+\_\+\+F8\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d72a1b4728fa13d4a2a3f7478f8398b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66fb66d8e41424f6a5df8645e889aed}{CAN\+\_\+\+F8\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5826d272442cf9b69336172a039bc439}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4ac7b030b72119e7ff52cd7ed2c22b}{CAN\+\_\+\+F8\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb656881f89c0da122383403a816ce1}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36df86343d04760bb4fef8b027e668d6}{CAN\+\_\+\+F8\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8c536aab73553ff1913ba806be351c}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647ae349a353febc85e2d06384798e35}{CAN\+\_\+\+F8\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb8328cdbf23c9982b769bd39a24113}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaddb3d32fc778601342a863d0a6612f5}{CAN\+\_\+\+F8\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78861665c78657330f9fcfc17283529f}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8cfc8c264df5fef0511b3cd66e459c3}{CAN\+\_\+\+F8\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2fa38175302b2d91f2b45ae16c5db7}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1306a969e63813c78f15304cfeef9d}{CAN\+\_\+\+F8\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930a17d830cb9a95a79531dac2220785}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc0e0cbb432679fb469888559cd8ba0}{CAN\+\_\+\+F9\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8671eac978ebea75e6345adbcdf78026}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga311d13b8b6763e76d9c889e49c7f5254}{CAN\+\_\+\+F9\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee3585fb5ee4081dffeb2a2dda1ce72f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66033af8f1d5f936090a464ef6af680}{CAN\+\_\+\+F9\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807e831fafa69e9df65618de855ea186}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfd9933c0a4fb97ece209b9fcdfa794}{CAN\+\_\+\+F9\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddce646e28626a508b2f98c4f35148b3}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362251d468d76c64459afc82f84acd06}{CAN\+\_\+\+F9\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea72662e0243714ace5c0b48e7912f6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af391a698294bbcfd73e13d7bc3d45f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b08ddbc0bed91c6a1933e6485ded5e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf73980f9d3a6a660ab4b0742b849827}{CAN\+\_\+\+F9\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae21fd9c8c790d4bc229c7ccb6d99dd36}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc25aaf5401c7a3e16cb4609ee0e07}{CAN\+\_\+\+F9\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf1a8f02576caccfddc12f2ead734762}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba01d797a4d055fe0a1af549c3fb4734}{CAN\+\_\+\+F9\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80a2594aaa275fd88225927e7115085b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e7a7ac6a91de762e00f6ccbde5c982}{CAN\+\_\+\+F9\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db445a3214057317d84269116c9a3de}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd756a032170c40a6e99e78c1c52eb95}{CAN\+\_\+\+F9\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf09c1d038af593122315a878c15f608}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7239e8ffb07b9aea8013fec8dded9153}{CAN\+\_\+\+F9\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12b2a29143ddf47eb1eddf76f9289cb9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7fdb5f76ff7140ead344e774d2a7624}{CAN\+\_\+\+F9\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga691bc907b71c30dffdf246c95240ac9b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga156dc983e417d37a94dd165f5d3d2f93}{CAN\+\_\+\+F9\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8669ceaa46f5aecada88accedfb4dbb}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396a55b76a656a8592faa6c6910dbb40}{CAN\+\_\+\+F9\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35e8769a1e21c4cf3714667e07201804}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd456c2656ca51201b43ed9831d24d4d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7060a1863aa5b08ce8469001d46c630}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc59d106067ea2d6a18fd5f08ba2767}{CAN\+\_\+\+F9\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf015fb7231bd315f82948019dcfc725}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ff327faa1fe85083a3ef4f071e86e9}{CAN\+\_\+\+F9\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c06b01abb3414394747a7cf8eac888}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1580585e09b20a6bc206c033139649a6}{CAN\+\_\+\+F9\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a1a20417252e33a4817c0530745239}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa356b4a420c19ac07bfa409d55e53adc}{CAN\+\_\+\+F9\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c0f503e2ef85b3b6332ccbca7b0251}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f43ec3ddec319e7dfbda3b44c7c2df4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab12d06dee3d6dad5fd7c56c23c70d1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5361a1933b142476427e60fc3f9c72}{CAN\+\_\+\+F9\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c72a8d17db1de69086f19579b169c04}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a508f12177632ba51a7ddc551ed9e2}{CAN\+\_\+\+F9\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bb3ba674ec6c82ed108f6c0bfb2f854}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65ef341230d8345ce5e8176674f9f745}{CAN\+\_\+\+F9\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba13bd7fa1e4c2eaef3de31d933cbc10}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga309068d091fa9bd5abd28c709efb96c8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72247fe16d8f777c26726063fa43536}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97a1bd116fc0f32a29c4c3006d0330d}{CAN\+\_\+\+F9\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32d7c1678449ff8f4e4b6f548ba85be4}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed19ac97bbe1e8d109a31af97ac183c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678d4a0a39b379db5c2e0285782c686f}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bfa05da1393f001376725caac1a5cb1}{CAN\+\_\+\+F9\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6033aa5f4d140dc48ddb4a777583163c}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab301858f2e91edd141441ebf4be606b}{CAN\+\_\+\+F9\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fda159c684d7361094da1883473b544}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23f3b612ef426adf60238083766f4a8}{CAN\+\_\+\+F9\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83cf4080564c51a0123b97840576c0ab}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0799e2743ca085ddc2d3557c81d4fb5a}{CAN\+\_\+\+F9\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127c155bc5c5236f04cfdcf96ff66cc5}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69d0815a7cd9bf18de74375fea92676}{CAN\+\_\+\+F9\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5b5b7bc147da430d9c8fbe03679ca3}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a05b74c330bf04f1f6f3ae982306f57}{CAN\+\_\+\+F10\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed7be0180fd7096f10cfde27261ecc9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc10e15c593cf151539aaf626131cd6}{CAN\+\_\+\+F10\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099442eb6b71912a81d1f6fccbaec0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cc815403ff9f3643971ecd50b8e1c0a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4024c53b7b0cec550baed99ae92e3465}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1db4c0b25f68a6bd3c6cbb2d2c82ee}{CAN\+\_\+\+F10\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1859eaac9ae1220c752218e5ad526179}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91329ef7b3229b4f06f31c8fbaa8507}{CAN\+\_\+\+F10\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5683dc25f0aae9a802a5f57c88bec856}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf7af08619a0d22a111e253c1059024d}{CAN\+\_\+\+F10\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae83dd9ce8a2c7917e278ce4755f8f43e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fcb5577636b7acc70f13f92cbfa3f9a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad070c9f5abca3c9b9095e3a13db9c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga557466eedc11bcfb78333511b3465921}{CAN\+\_\+\+F10\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd32db3ffec3536cd842e17c34c210d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga451e0f30e41e5216fb223e52bdadce7a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85673ce7a92ae8ca9a13ed2fb5574a76}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434ad62e086a866ca425960236216d34}{CAN\+\_\+\+F10\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d525825fe4bfc1d4ffccc21ab89a3fa}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga159afb7939de25a56d4a7c72e3669b8c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33336e283eeee9b77f1f289d77f2304e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa37f47760352e40a33327441fa44917a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf74ee01e72b3de69d6e8fcc092f7461}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6456e18d6659ec3437ab1b5c84b60681}{CAN\+\_\+\+F10\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee416ff22b47bb289bab34afbc74f19}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0b809ab8b05e662982533d29d34196}{CAN\+\_\+\+F10\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a8d8586c64910b0f6c09fef44c4ea7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1553e078a11eeb8d8ea8c0e0448b4d0}{CAN\+\_\+\+F10\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e8e43adc56ba1e593b97e062c79075}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ca9243e9a38085b93d717f05b885a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa64a0b16c073b51cb5e90b94c638fd95}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ecfd894be7f8a4d1eb0cbfe995f7a8}{CAN\+\_\+\+F10\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f5cc396cfcf3bad71a71326e64f7d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4bfbfb134e99de69fe63974eae0eba}{CAN\+\_\+\+F10\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga424940f535aa9a1520e25df53673d01f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59843c48e4723e0d3cb389b8dc31e95a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166a4035770c58147d583c3dc571d10a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028e9c16a75cfe1a4209db5761793d65}{CAN\+\_\+\+F10\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga302214ece439e8913b47949bd07d118a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3e3967b90e93cdf5d2dff50ccd6467}{CAN\+\_\+\+F10\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9abe6ae1dcb2bd140e7e28d37fd8abb}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7d08dc1418dc7260c85dcd41c3f2f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99063956b41c4dcf6c78cc29305b1cd1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f696dbd8db5370eb9701e521227e2e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ae64786c3a83bdd21cf72c560c7c1e}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4b78077f4a9d949debb3c345fcc8203}{CAN\+\_\+\+F10\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9083faf8395701c892814694b45d2c}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa800d4dbab113869136419067683b7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeb6942affe306b407940fdf01534e4a}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2755b753aff086d43feba71cc367da2}{CAN\+\_\+\+F10\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ee946a9614316f666852bc266c1f7}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea7c4b309760f303d4bbd9ef507673d9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99153cddc8fc7e846fcc44383936541f}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713459bb360bab56e68cd562bcc86992}{CAN\+\_\+\+F10\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e2ba1740577246368e60d94fd3d7c69}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904044b84be51c67151570af41280109}{CAN\+\_\+\+F10\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca062686821fba26a0e5e5b0a6c5b855}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb9254a4f5e458db48b99024ee4dcf28}{CAN\+\_\+\+F10\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8981f420ef4c8fe1976a09f27a9c13f1}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc17c37afd6e8048e5561cc76204de98}{CAN\+\_\+\+F10\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0424bf38917058b166a8bfd861d22b40}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0010aac3ddd9cb356328c22fcab2fd9}{CAN\+\_\+\+F10\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad059cc9b2fe5634b9330b44c37dadf06}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29cf61e4385aa30fbdff533d51bdd612}{CAN\+\_\+\+F11\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad74b116cda63fcd1a662c4de835616e7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4ad3f7a5ffa1fd9136447924950ea6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e05bb0c2a5bdcebb974f7dd409724bc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5614e1e331777400a4903b74f3398d1c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17242aed4365034dc660ef9e8b9f1bf}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf6f2e8167bd44d1f02ff8de4574d4d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450dbed19882423d70ed7606aada2453}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab99e31bdf86aaad8ba7d6ad75ba7dc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ace73f2d3db1e2a1e55257d210fa04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554f40a4480434bf6e3633e52d45e6bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1459d395a3b08a948c3f5002e0914516}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aed14b088705fde497369d39675369e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fc2236c2a18b7cb6e493fad36d8efe}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8580e565ee4bc7966aa7c515d6fab446}{CAN\+\_\+\+F11\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ab4a6f6b5a751acda410e0c39b87af}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639a8dc5a46ee8b2a380ac7978fb0672}{CAN\+\_\+\+F11\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e69f7001534264fd027371fa188ac52}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cd49481651b80f8fdcf08efd0e07f8c}{CAN\+\_\+\+F11\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e858dd29f741910c8ed8c512cae81b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cb55bd09dade7046aa52361411fb68}{CAN\+\_\+\+F11\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ba167c6cd5bc080065430e24c3a866}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6235ef02d18d862d4018aa9d3f2612bd}{CAN\+\_\+\+F11\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4629ab1e8632c82f3fb2648a574963b1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga488ce892527f6e05b74c72d3540e86e9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833c408a165cc4ac87a242c08d4ba9b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34726d941ba918d973035cdfd4956f22}{CAN\+\_\+\+F11\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfecd6bbe1a15cd341942d1840b476cc}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a261d1beaaa14ef8021eaa305b4cdf6}{CAN\+\_\+\+F11\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50e1747d1d9369b7b22c5d591ae82b9}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc324a22f00abfe9bcf15478238eeda}{CAN\+\_\+\+F11\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603d63333a621594a15696cb03f59eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67cc7cf7f00a9e32c2bd48dcd4941eeb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb361a00177e6aa2ee19aa5a2d1781aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5442d8600f85b1f2efb8cd2a0a9ec764}{CAN\+\_\+\+F11\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf111110e0f5dbda31962f7732e3480c7}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga882ce3ab193542e376fb5f6d4f497a46}{CAN\+\_\+\+F11\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf2c4828b07b2b315d27b382818de285}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d345cf87d73bed1e41d1fdd1da16378}{CAN\+\_\+\+F11\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afa52941bb68a03ec9804b817d5a90e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7955a656970b266f1398cdfc4bdb6cb}{CAN\+\_\+\+F11\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac042471dbcb1a32ce161f38a144ac5aa}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5b2c12419c4cff708970be601ad3e2}{CAN\+\_\+\+F11\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f233c9692cb2a2e246daf6547a38}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad2a3cd3442663331b96444d1ed798e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b379e3832482f2b18f01713d3338d5}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0869365b6223739ccb3b62cfadd9f1db}{CAN\+\_\+\+F11\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60eabd8db9ec6b439d60dbc2374ce84d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed24f7ad9ae64b130e3e2ce65cf5d04}{CAN\+\_\+\+F11\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga351a183cfab10d3daab415c85cc16203}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c2fdd934f06f41139da93cf271c9e5b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb854a85c7a575a45cdade37efb4edee}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga547f899b4aaa6323c75dc4660cc6dd4e}{CAN\+\_\+\+F11\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga131776c359f81500d3d2a97535d7e718}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5499db54e781ed6a09c987857d851e4b}{CAN\+\_\+\+F11\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga680d7e4c7ebc431a8c72c00e9f110563}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80b8ed435fa7866580be0ec7cfada3ce}{CAN\+\_\+\+F11\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1fa00ee18804c169541d18995dc3c1}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa11c1e2e43d9234f768ca5f3db3521}{CAN\+\_\+\+F11\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec35d8d1097816c5ef8e28ff61469669}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga665b624ef9be8a7b67fd0d0c8a2cc28d}{CAN\+\_\+\+F11\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96180b8c64aabd33f016fb97ba152f07}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb79224e74be4064c186c1fd8f430b3f}{CAN\+\_\+\+F11\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccbe3637fb55f28496ca7f692a69f6ca}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga493ad4f71737d83380a81e3df1fafca6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae625d21947ae82cc3509b06363ad0635}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a4cc96e515fe07094a824e27ad4d925}{CAN\+\_\+\+F12\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de7cc313f2b6b16a564b13b1bc30157}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c8d6c0e2c177e40ff60568beffac86b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac039cc1ce2281cf10be62cbc44748f5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c79794004930e3de57c8417f7c5d6d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc3a35b6f6b3a46c176398ec322fd6fb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b358c5c72ac735e4c7c802287f9903}{CAN\+\_\+\+F12\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d005c10fe75169336104c3155294000}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc058f703f84921bf889c9ce3c000d0}{CAN\+\_\+\+F12\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51256bfed734a95da3e7880e279432bf}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86849d0bdcd7b03a0770c9fb4e1c0cf8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c967f124b03968372d801e1393fa209}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e08cb6960016b6a352bd8353733dd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592f9953deeb56888144c72060d04e24}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad138ae340d080c7b69b9dfe0814234f6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d1613eac2aaeafda711cf3308ccd44c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0713b2abf45e4c66dfc0c2f4aa902c}{CAN\+\_\+\+F12\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8594ab0c5d9124accd2d6ca85cf4bd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3becedeec4964364eb6a6ca51af6c7a7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4025ed76892f23e5a63d0d8ac6a2be5f}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ab33464326b0107849ae73eb2d74649}{CAN\+\_\+\+F12\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e318cc14828c118bd40d982922e14}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55c96f63d9cb2115cf779e2108cd2c2}{CAN\+\_\+\+F12\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e0ff698b5e9f3f99a421166611b041d}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6754922701ae479453231e3082f5995}{CAN\+\_\+\+F12\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b0666538a7646ddc0fcd882a261f5d9}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40af5057b396387a1162d0091b2d826e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga846d84b3d53e305b093198379f442528}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a4f362ed99f3b71078c88c720f7603}{CAN\+\_\+\+F12\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7940c0898c2ef1d9f829bf1b6b5fcf3}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44038ad11ff535489420a521d43090cd}{CAN\+\_\+\+F12\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc7bd4dbad1f8e3bb622343bd7c522}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1462a6bf5fd7f197bf4fc6b40f3531e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c870a6fbae41b4f1c6d66ab690789d6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ded4d9316004285d4c49d62eb48cce6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e179b38460e47b81616c46a5f356f8}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5a9bb84c7973eb3aee9bcc751a402}{CAN\+\_\+\+F12\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42e298d4d97c98cc5149bc552a598fa}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33e4aaef17496cf40db364d4c7ead7d5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318e2a6ae62d5172dcdb45e011d5e0c4}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776befd35d22caa64a1754b75134f2a6}{CAN\+\_\+\+F12\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90e95cb0020289335acd5d7f4b62a880}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d5b00cf1faf748d52633ee2a1989b49}{CAN\+\_\+\+F12\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2720e18fdff00c9fb75d5136e485dc}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa9c58f403ed9bfc19a23aff1960065e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a87123ae5ff76992162152fbb4c92a}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7efaf0ba941dc22a8a322e75d6495237}{CAN\+\_\+\+F12\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9582717e16455f97c7dff65f7beadd6e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga495bdfd934bc40aeabfcb0454e47a2c7}{CAN\+\_\+\+F12\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf15e362beb5a3b733c08c8c2ab81efcb}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26edbc0aad33ae916a2c765f8a463023}{CAN\+\_\+\+F12\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d600a7a39c7069c216db511d3a5d866}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb051023923964df52386c58e0ee26ed}{CAN\+\_\+\+F12\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a6addc248c6db2118d1ce6e049d331}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e1bbde0fef2e2dab933da257a3afd66}{CAN\+\_\+\+F12\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d3a46845cd9ca6670472aae2aa2ebe}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d988431331cf581558317c045e1117b}{CAN\+\_\+\+F12\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa06596dcbb545fbeea2ec20f629d9555}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b733b7cb7755ebe4678bf011a490f5}{CAN\+\_\+\+F12\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441b11b1be9b3608b9a09c2b8069722}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47ce05849eef3967db74c9dcab8d936e}{CAN\+\_\+\+F12\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20d063950ad122a1965527a17d93c37}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0775804606cd66638da3f6ba1b3b493}{CAN\+\_\+\+F13\+R1\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60decd61c8a8dc9e4342de8ad67ea76}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af825390c54a3a65aac39d6a998ca48}{CAN\+\_\+\+F13\+R1\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7863b3af06385d0e9037c57a5d2091e2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ca97bf95c63ac91fe0bbf664f96c5a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga043282b30813ce88dbdb320936ff6aca}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf217b9312083ea4fee7d1e808d6abb84}{CAN\+\_\+\+F13\+R1\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bbc9e9866f20d9d2f3cea1c6777c673}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325e27d4b7557c9da7685eaaefdd9bbe}{CAN\+\_\+\+F13\+R1\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga885b36e017b013ab6deedd91d9ac2c66}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53dda4ae54ad09328863f96688745173}{CAN\+\_\+\+F13\+R1\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa389b53582e5cacf326fff4512626d68}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae396c50fbe96dbdd418620ffd2fa5b4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09b75feeda08b16962db7da6a32dc9b}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a54488273ee23a74dfe0a0deca7d7d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba75675c019979882ecd8c6ef82d7a4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c2421189d009e0b2630cf53f0caaf1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac579473f666edec0e0fcce278b642a9d}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa365ae887f59e0e1684a5ed96fb50042}{CAN\+\_\+\+F13\+R1\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14640c225c434428ef1870f462eb9bbd}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2439f107e699d239c00b630979ba87e1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d8c9f5879cc4e31fe2e63f82febbc69}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9103107051eb07e5ae903489b76eb2c4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0e3cfe033bb34f62312cfe47d1b84a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dabd107a2de9ccd6461da5926e4d4e4}{CAN\+\_\+\+F13\+R1\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d91a28c1ffca3f72f10e0b44040791}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1db0ef6756bc958994e6fc702ce75b81}{CAN\+\_\+\+F13\+R1\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga355b438a5abccec89e13bdd00206b36f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1412e4fcd6edb251cf356694de9f3f42}{CAN\+\_\+\+F13\+R1\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89b23d147d2c040eb2317633b3ef46da}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc8b54a2836661fdd482c004556cba1}{CAN\+\_\+\+F13\+R1\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d184cd46306fe24b46087a90e8f8f2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d570ecd25032c69017c3c117f0aebdf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga151a0e903046edc92bddcd0ef4a23449}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2321a184dc8aa13baef70a5cb6193f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95e6d0d060fb2cfdf31e1b5fdfe3de}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27c24ba203819e140dfddb8bc05c473}{CAN\+\_\+\+F13\+R1\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e0fb1cf032c57f954dd2679a05f8115}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471095d382cce78017304b5db76f7a04}{CAN\+\_\+\+F13\+R1\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb775bb1ded6a8f55f2a0849bec2eeac}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c097cf8909e3cc7825d9500a891be52}{CAN\+\_\+\+F13\+R1\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8743dfb60255d98911ea66605efd3b2f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d0b622d476255e22d07d76831a75}{CAN\+\_\+\+F13\+R1\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b067c38f3be3ad6041ea12fec15700}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae50e71fdf75fcc3e59b95b855d3bf30a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00fe1942d9a8767a76f139bd74eafea0}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b6b1f5126bfa15739a086d6734cfd5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05db1c0a2e6e051d616b59f386dc7b1e}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga710ae584f88078c05820eede3729b65c}{CAN\+\_\+\+F13\+R1\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66dd0da9fd8ef27b30f1ad56a9982caf}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2580d7250fa56c7a1e25f9d282c942}{CAN\+\_\+\+F13\+R1\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b8381bc6ce5ab107cc1a92e565387a}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdd8f8b38bc3d56b97c8909c7dbb7560}{CAN\+\_\+\+F13\+R1\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c99de5ae099ecdee50ebd62e552df5}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc69c07f91f2c9d6b85c3f26532fad1f}{CAN\+\_\+\+F13\+R1\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83713f9e2c3c90f001ab378d9ca1f488}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dd7a2e1000f7df336489982291d76d8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050fb1e9555d0d24f81682e194677684}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed837627ac02698016cdf0439782fec}{CAN\+\_\+\+F13\+R1\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga761164856a25bc246396c7c82fdeb447}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e7f63726fd4dffa870717dbf3079be8}{CAN\+\_\+\+F13\+R1\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a750d71e94876d2f6e73a0e8b7217b2}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad950a42557716b1e66d0e675d4ed0388}{CAN\+\_\+\+F13\+R1\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34282ddec559ecea4b613f2430334237}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa061083b9a300dcb531acbb0ca426943}{CAN\+\_\+\+F0\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f23fc3814e0eb6af35c01e22c5dc6a7}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95c94101334ccda880f2c3a2e9e35803}{CAN\+\_\+\+F0\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ee32b6ec44d763b4364fa032d3439c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81d454ef34d31e40aeecb2da25e5004d}{CAN\+\_\+\+F0\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7867b1d377088c63cdcc615932101997}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga526563dd72eb6023c8c6b70ed3eef49f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37fc5c9115eb669f1ac493b1c7296250}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2ad8285cf2dbc13f19cde26aa841ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae04b27aad09a3027f20a4eb48884c463}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae572f8b4bb3bfa4dca31b1d4b189c277}{CAN\+\_\+\+F0\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae58d87c9513c11593041c3d43b955e8b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d86d510a3fa0f7bb396b2535ff7412f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a6328d408b8015bb472c76f96a4dd8}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931a307d0830015fa4494ed6a34e3fb5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fd1acf48665f966b670a0457456deb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f123f65007d2d150da67e5114b8354f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa853cff5493c4e857b7bb1ad28678ed4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31eeb8ac004bb1a829c442474a019b05}{CAN\+\_\+\+F0\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43bba65dd777c71e07130fde3fa6216}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8eae7e6372cafdfbb97cee0d3a5906}{CAN\+\_\+\+F0\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9077b9c35c6721d2a0e090a42af0eaaf}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c19ccbf1f927445c99e0075e4743f4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23af8df7d4e843a6e196b1542421ef45}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6f3f414927987a2409f6a4fcee1950}{CAN\+\_\+\+F0\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe7776af3adce7d203aeb16d55d86d4}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f965255e5ae450386165052ebc91266}{CAN\+\_\+\+F0\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81168efb90a776e44a96d1fe5e3b88c3}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga541cda96227f171eeaef984ec3f3bfde}{CAN\+\_\+\+F0\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9708e7cde70a19e8e8fa33291e1b9d5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec4acee70dd0bad3bcfb650e47f99b5}{CAN\+\_\+\+F0\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2f2154c3030cebcfc3f1e4aed74fbf1}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae046a3f26c0161e3c40dc1bc568db3b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87c14b75911aa0a9d0349d02d342711}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f28b2b9fdaaba93dd8268b5567a8ad}{CAN\+\_\+\+F0\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7859cfc05300f68b175f520ddc31e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga134eae58ad5e99cc09201e3f806390b2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea36db8fcada46357137efeea256457}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2288da969d823cf883f0a11d0e66db51}{CAN\+\_\+\+F0\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57872dcfea1f8a56170640842edf9c1a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e695a429859e9c143330c5cf6ad3229}{CAN\+\_\+\+F0\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc01e7f26d0e85da93ca78d0d71a4fed}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b4a66ffe52286fd25f6bb36fa2e6f21}{CAN\+\_\+\+F0\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d8c3c8c3eb3c97b5979388c548e2fc}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d02ac9f9a07b7c47059c84a2b0782ee}{CAN\+\_\+\+F0\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade31bd75624afeaef9b5ab45a5057db9}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd190536d4b825b086f682b40886f7f}{CAN\+\_\+\+F0\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa78ff8fcfe0f14655aaf94ecc92d7532}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d6929299df0a13244f0e7958eb711a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad577ebd9a8cedd1b8b13d5a41d2fbab}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6e6acb5b23357732909d4bec0eb95e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab814105bcd2a2c636c26197b21ead2b0}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c77950c4ec1c45ab5c4c2936186d36}{CAN\+\_\+\+F0\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea82daeaa71ecddb187613df9517e51c}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a37ea3a0bc9d4232ee89f18782ff53}{CAN\+\_\+\+F0\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef5036edf5bd310e5e06f3ea5cb818a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb99d019f1abf788685338176fa8595}{CAN\+\_\+\+F0\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c2db96ddbcfa1b838c283e20ca554b}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875a0587956149206e0df84242e5c38a}{CAN\+\_\+\+F0\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5afb46a2d4ccb3f28e8579b26e2b2e2e}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee59bc46345bde430c9ecf20c8df7a2}{CAN\+\_\+\+F0\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ace83e798931f35c123507e1ef59fbb}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f146c0436009e8b77597db4f06dc88}{CAN\+\_\+\+F0\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ea3c5d8ab8962d9cd0e2b067167d3d4}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac37390e12fa87a072599d57c581f82b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa5449488e7330d8f11f75fcf3e75cd}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4652769a8b81aefaa5acbaddc83e47}{CAN\+\_\+\+F1\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe49a3e224459f1bd9b3279ebfa8803b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga550988821dc17b71e58d745367d552fb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77cf2217ec29e2043bada827249dedd5}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad52c7978074227730285d698cdcb15c7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf35643f0148ed0f93e3ba52e95a4cf6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab404d9e8cd80526beb5b83ea62236c40}{CAN\+\_\+\+F1\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae08798adabd9cc0fb2b07eaff6444878}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210b70ca25333f077035c8178683b3c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06659c9a418d7f4a8729d87bc397be23}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab840206e4408eeadf35ca5ce492121b7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bb9ca8dadd6714052f8d31cb01cb7b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93f9f5471e1a8abd2ca55fe5a4cf120f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d400044261146be3deb722d9cf3d5c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade520b46b08abd462743828dfdb211e1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e5769ea8faaed16c6cb2ce979d28a9}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e355feec329b328d200ea79a3c4e73}{CAN\+\_\+\+F1\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915236a6b5081c2c30bd4d49144bc463}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4fa9a6d11d4066ce8cbed7772e5c4c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf1aa2e62d4eede199196f81795d309c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1aef88c920add1bcec693ba43f890cf}{CAN\+\_\+\+F1\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7db0ae3dcaab35e4c496c8a800b5c994}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4486004019a70c1c41822611cfbc24a7}{CAN\+\_\+\+F1\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02cdb71c56a5d9994ecd2dee668c7184}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ef2954ebc503eaf6c44eb4ec9a593e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac66691ca840db6c861460d311a942a87}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace28daab139f94dc2ed7e388fd1b9b59}{CAN\+\_\+\+F1\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdd57022e26859db1f81f2df08c8725}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb0a0b5dd87d593fc1cf8b9269bf365}{CAN\+\_\+\+F1\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga211795b36769a0b87044f0d82a7a72b1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga427c05edd87c70fb5bfede3ece583106}{CAN\+\_\+\+F1\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8c427731f33c76fad0873bb29a4b4c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7423c9dd0740125ba2dc7a9068c449}{CAN\+\_\+\+F1\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10a3e6be9968b8007562e7afe6b3b342}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcea3b8cd42bcc687c67e62a0ccf7471}{CAN\+\_\+\+F1\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aac6ab4bd4cdeecbe621adf1d11b95a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e119637508ebc998e04873befdea02}{CAN\+\_\+\+F1\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30140ced3da0d0a526c4f4f5881987c1}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6adb312018dfbe719072be0d6444b62a}{CAN\+\_\+\+F1\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f36aec2e851ed18c5a382a0708bbcb}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a75816e8e01c5c9a90d7b2afa4716f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ccab06a8a97616a2fc3e026f36351d}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace263ed2b1dcb26232c8be718c733490}{CAN\+\_\+\+F1\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa408889ff6478d6558d4c53c9114bde}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15089c114f7120bd834ecddd74795989}{CAN\+\_\+\+F1\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032dd8dc11aa9013cc0e824e31932951}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga256936e5e1dc313a5846bcdb38746940}{CAN\+\_\+\+F1\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f29020524ec6403a40de4e260a2ea8}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8861d429f3e5a4cf24015dd24d1035a2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bb51cd27fea671be51a59ce7a83008e}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca03affd919dc4618d7e47f545714fe}{CAN\+\_\+\+F1\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085c38b511aa4895b6c939a06070c916}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4685d281238d461eb78b7f846411f6f3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe299378c771da8d7d8e72a6f6e41f7f}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a6e9dc7e9d061ce75e04aceae3cfd6b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc8bef79b09bcfcb0df6ba467ed906b}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fee7c49b899c8af5ae4b60d47461ea2}{CAN\+\_\+\+F1\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc4aba2c95f27229987d9eb4cda9890c}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab87ec718cd11264085752c85b44e6ef3}{CAN\+\_\+\+F1\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21cbfc217d67062d265753964c871065}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cebad85393ecc2a9214f9788b77c676}{CAN\+\_\+\+F1\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36964e4bf6aa10467b3d95781da56814}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4399948716780ec8c4dd96270469843}{CAN\+\_\+\+F2\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0541eb1a4f8ae0afe429ac0757de6a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77d91c1c72f554e0e99650a3f47e737}{CAN\+\_\+\+F2\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14fd5aff8767df509b396190ddf7fa28}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96dff14e0209cd48bf0c29dc53ede26b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7283e2a71983078144fa9a8e5ae563a9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f3b7ec530ba7d4f3effd0c42ab49ca9}{CAN\+\_\+\+F2\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeba1324d32b084c477a0ece7b904a4cd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcaf819adc61da902e94fc549c5eca7}{CAN\+\_\+\+F2\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a367cf9f2f7e604e9f5e30b5ed30779}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb028302ad008b6326533727d4fb75b0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b92ac9785e2f7c890130e9b7d792c79}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d23fc25f4bfb50a6f590e31e11c4838}{CAN\+\_\+\+F2\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac969a33d20353d5cd7fb317f5fa71138}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c27ede1b3c0ad55b1d3ceeb774abbd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeaac84fa5eec0173c531e9940327f86}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaace122156ecd18b6abea1a5f23e1cfce}{CAN\+\_\+\+F2\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga532413ea309fa031e65397a5b31ac92c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a5442d9fc437bc2acdf878279cf7c6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360e02860472400a9000ef2fc8ba7bb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf3a00b21dc2a665b2e8e7b99cefaae}{CAN\+\_\+\+F2\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c917a5b5e1a010229caaa5b3a41d7a6}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb77bebe0b062fe55efc6304cf8840b4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0956873246e63b41c0a640bc8d117319}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04dd0cb91d888b98351e33516a4547e1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53202218de27d073d577c27427fe0cbe}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6af8fc2890a6b457435f0ab29908e4}{CAN\+\_\+\+F2\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga960a1ffd4b153168494d91df69e30742}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7f01b289ae8ae3eecedd8a29ddc1eb1}{CAN\+\_\+\+F2\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc81e9ab9ab926d1ca30c5b6060a126b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c79b4445a4d0eb87b2121d58c73d9bc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f9a5279398454a3a2493b3e1783f52}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae7788f7206aca6e83ba0cd081af5b2}{CAN\+\_\+\+F2\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0275ec7527a223a33289118f9e0a2edd}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d302da92dc7ff48bfb3935a739c56f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34028a240868ca7dd365ce98e31e84ca}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ee8abd5207088cb6f59a3fd5af3b89a}{CAN\+\_\+\+F2\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807cfa122b6c74d85fdab233dd9ed502}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6ad53d41a895d341e102901c2e4113b}{CAN\+\_\+\+F2\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1187f1ab7514c90af34b44eff80858fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6b747f768a440c5e8fe08febc1d0683}{CAN\+\_\+\+F2\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacecb18e779a44989b724901f6c2af84f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc046157f775cb1a2c5b2b90aa15d745}{CAN\+\_\+\+F2\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a6017895d8d139dcbc3d0e6e69e69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23fdd1fa55e6729712aad51a2ce62834}{CAN\+\_\+\+F2\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceff2f283cbd4935ec5d45ceaa18efe0}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4508040a17ba6d514e9c5db40131a196}{CAN\+\_\+\+F2\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086667a209f91ed6d6b496b83111044}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17fde946459dc3fc90da9e8809d6d05}{CAN\+\_\+\+F2\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03da1089ea38abbe1093471a67a971fa}{CAN\+\_\+\+F2\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51498379a1e3b81a83bf8d164c4f7e5e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef46477e39c33367b4cc071c1e3fc69}{CAN\+\_\+\+F2\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f78e7c530a3ef26d44b9353fa9ee36}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833458f427d74480b7a400ace687432e}{CAN\+\_\+\+F2\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e30d0e50fca346ca8cb427a6c85f9dc}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc909d367700acef6e2bf8954fcbed1c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77586d252cad5a0a866b1d9deb6835ba}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac030b2a517b48686820ece2c433e2f13}{CAN\+\_\+\+F2\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a10903e507b35b7425b3ae98a8c6800}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbf050f9c8c01df6dd11938eb663221}{CAN\+\_\+\+F2\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34bca92730b6f7cd0de8af1a2d0014f}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b5f7d56afc77679c64cc8559c9637c}{CAN\+\_\+\+F2\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46730b7e64aa771087b6c9d5deb273e1}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00bc043a80895a2364fdb9e51b3c110}{CAN\+\_\+\+F3\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb12b61624912b90382a4ad95281e7f4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f4626256cd6e806d02f8ddd1abc6d6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6621759dddc575c01f5bbaab43d1f04e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d2e95083cd9cba8a5e1dea50a2647b5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d052fc2597171767d8cf5d72388ad5}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1586ad1b9e7dc5ea9060b11c91c64df}{CAN\+\_\+\+F3\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731e9949d77054ba176340652083ad46}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e602cc571c125a4b0a37ef41a35944b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c52f51fe9eefe7f0cf094522a592b6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb8c785ed06bbd1d49756b36134e7acb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad675c2d3f72d8bc42e0f3088ddbcc3c9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8497045acac1d2e6704dcefa92d3b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1734cf6a5a72d403cd043eb704246c85}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga655169f5704760518f05c635259c7177}{CAN\+\_\+\+F3\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d82554ce38567e44cd87ed99175928}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad82eee295a8a2858712b7a8e78b2a0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505f85fadba4397e6d9a241bbc9229bc}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13711889ff55a6b01f7141db5f702c7a}{CAN\+\_\+\+F3\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb635843951fb42ffeb776d8564d7e14}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdde33568809be7611190d6b1b81012}{CAN\+\_\+\+F3\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db557239646008004286de15847ced4}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed31d50f1d71f70a49a880e2c743663}{CAN\+\_\+\+F3\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga118b2044dae4c93c66aaa4f28c5b695c}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fcb0196d04b5e606b1c4a2287a3f36}{CAN\+\_\+\+F3\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c041a2b8162a8055a1894d0a0b3d682}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c0fc4c6e615f3274c846c5f63319bb}{CAN\+\_\+\+F3\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb6e0947fcb7594d12dcbca38d60c9f8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7318a2aa45622bb3ff2067b295c89839}{CAN\+\_\+\+F3\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dae8addc6fa59e824e1a67fc8c91ddd}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdf5ab40d21a35f3bd2330139043b4c6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992795c5e0b3b8a8c5d4d6e9eceb7366}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae505ba19e3d139a3e51aa661927c2f79}{CAN\+\_\+\+F3\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1637eff70416eb85d5d2a54e1f5d412e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fcd762f60b60e56fe4bd937ac7950b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bbfdfa29b84ea60e67d41f775c6ffc6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347cadef74e15229097c45f255cdeb8e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827747e8cc66e4dcd22498c59e45c776}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31404c72668cd4b409b16a1335a73dae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0bb6919615ec6311e8c39f62bca618}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd69af5b3822a2a480bb9041a8011074}{CAN\+\_\+\+F3\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c3e4716d3e52ec99451a942dceb59de}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab102b108170e7865f895d7ca6c40f12e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffefb44a948d36dcd94248f63aa68d2b}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22a42411bd3d2c7a7dc3e41bd40777ae}{CAN\+\_\+\+F3\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ce25d44a38f520b4a93384d6f5ac40}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5cae3507194258095f48d348f1307b0}{CAN\+\_\+\+F3\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fe1ced752dc811f9418181275c8c3fe}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9218c367ef6f00e60b093f3f23a7a0b9}{CAN\+\_\+\+F3\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb2f469246193f6fc9e4ade42192d28}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f46cde0b8517ab5b9625a614ea3d922}{CAN\+\_\+\+F3\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85be7f7d7a9ddb8a60edb30d2a5727}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab13acbfad9a6174945e4b814d2b3e5a8}{CAN\+\_\+\+F3\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850c21b26100c68b9cb57608c0249543}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6f5115c365c1103bfb0c2e447de450}{CAN\+\_\+\+F3\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ec6ad2ad1b6115496adcb3e66fae25}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969752803fe126111b3cd5149859c94e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fa34cc998edfdd1b3db93395ee6500}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e06415202aa98552793b9fa28ee9a7}{CAN\+\_\+\+F3\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fea5ecec28e7f47647067b75cb24e}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367133e3ee7501aef9513944565cea6f}{CAN\+\_\+\+F3\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58a154f4d0cb787f23429b3f7cf70fd6}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga994e84701ba2b7c21cdc7392a46e9d80}{CAN\+\_\+\+F3\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97250d3eed2504846f39c50dce71c9d0}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9048515e8f37041f6aff9999aff569}{CAN\+\_\+\+F4\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145e11678ee6062df5164894ad8f80b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b07509549c3a1b2559040dd01c9a0e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d19193baf5412ec2e38822d062196b8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f84ea90801ae445733a36c8f10ec608}{CAN\+\_\+\+F4\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b8b1428b640932aced6446f8b41f83}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4fe680c0484c7757d15d939a50e8b1}{CAN\+\_\+\+F4\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93164ec00412eb5eed168e8a30557f25}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91056080450f8e5f68b3120ed7b609fb}{CAN\+\_\+\+F4\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e44c5a14e44c20f3b81044a915db13}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96484b04cb3e058e3f70b722713990dc}{CAN\+\_\+\+F4\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e57dec99c33f462a2dbb6273df2f57}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde7359de773b8b427dddca91f99a3c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6c7d3ec0375e356192583142f7fccca}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87bfab19292dba8c2e7c6f6d366f1490}{CAN\+\_\+\+F4\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad33f7d788aea161826a86bc2c5567450}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad82667269e283535191eb3439f4ad6a2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab998448b0bd20ff6384c26ad9e6baaf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae060ee50f1193b9e8a2b2ad84789eed7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8794112fcbb0dca0c7d0316ac8725e8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3152ad433d216935b86e5014dd69626e}{CAN\+\_\+\+F4\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d22e782a9ca087f99ab9f53b2626aed}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabc14b1315fea6d9b3948d9f00f07de7}{CAN\+\_\+\+F4\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa8d5c2635a62bdfa6e3a5a12b127fc8}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d1eae74bfd099a0512f44a4bd928c9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad491689799985f0c8f17b270cd8873c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9d3c7bbf0cf276350b00a04b43c37}{CAN\+\_\+\+F4\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1b80d40d87204de4687735de852f47f}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31079d3271fc34363eed112cb9a3ed23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0994b341ba8a73b950f01d83d012780d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd57e61b87f3e1e9632ad2075732fa5a}{CAN\+\_\+\+F4\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ae8b77d791ba7403618989a77e62922}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac24f6b4c83f05dfbd05e15c128ad6fbf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc116988117a7e7fabc722855351d257}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973be88ab5b27952acbdb24e0b817d78}{CAN\+\_\+\+F4\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b1fc6ee0dc4cc892d69ed496b59007}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85749ab4396b250aac41526571cecf3}{CAN\+\_\+\+F4\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58785812f0d3e73a657426b81f0b78b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74002038e0de0bebc00117c89343be6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363da353073d7ee6421cf171688ef52b}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga814015c75ef6ae829af165ba84aa7692}{CAN\+\_\+\+F4\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f22695359aa9a1b07763aef44a9a1c4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7d83298755e6833a20617ab15f8712d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0f8c1ef382225198407474f2b7fa073}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94ecf7d43f6a018320c3d25bc9b46c2}{CAN\+\_\+\+F4\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9476c54044db3182ee789e9df1d1aa19}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e657b91bf8789bccd4f52b8f865b2d}{CAN\+\_\+\+F4\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73158a3669d2ef96db84e4f196d040bf}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1696522c0eecd85f864be345e40a29ea}{CAN\+\_\+\+F4\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d36fcf8e08c76597a7b2c05e831f98}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92bfc25c457c753a6e6635781a348471}{CAN\+\_\+\+F4\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa683635426f418ead45032c25e0179ee}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b9b82299251b22f45b8ead71dc2675}{CAN\+\_\+\+F4\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23c77145ea84805a785b49c0a7f31774}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9295be11108120ae840e8c0f12f0ed5}{CAN\+\_\+\+F4\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18492e954ec07174a1b140104062f941}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d7545d55253cd33e9bc8a186692071}{CAN\+\_\+\+F4\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf94626a8450c20e241ad6298660ec23}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3158da58bb55ec0b8e038214bf57c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d7da9aa234705aff3ddc9845b1589d4}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172377c09e98ed68359ffe7bb49f556c}{CAN\+\_\+\+F4\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70293ff8a71e353d84a3da134eb427d9}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a9da9f03b531cb1019a2a401e9177d6}{CAN\+\_\+\+F4\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17b264aaa84a3c6ab5a35014eb5dfb09}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f1756425341377c80a011da4cfcb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa871f5bc692996efc8c1bad1d08b43c5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa669537bb8f8adf60f0d40d76f5d9fb9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf44a72156023a5889a1c22d77e188e2e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa81eadbcd56cc52d9c0b7435ba5b40e9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d8828885a79299bc65c2011f71240e2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4271ce693ee149054334055f32083514}{CAN\+\_\+\+F5\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfa978108927c827e3021499a20d0372}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dd49575e4657b373fd5cdc67067e0d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b3c48011935170a9bd120b724030fe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac14329fcf8b7c680e02b7967e8cb98ea}{CAN\+\_\+\+F5\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56cf7f6d0bf48847f3d8f72777774e58}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119d967c2b9dff5291f892ed55650722}{CAN\+\_\+\+F5\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb8a5551d90c8d79b09b4d82f3f59c2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae72af802de3283727835678b4d783b7e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423b7b77bfd5dd6791f1b1dd16e9807a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa770d4e9ecd17918854fc97a3d96bdfd}{CAN\+\_\+\+F5\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c50420a128a70341e63ad23b0bedba5}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d4e4451476d46716de06cef008beb1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392844657c800d2e16e7916ed5fb9891}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860f7fadc560b00fe1878226c9a847be}{CAN\+\_\+\+F5\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb35a3bbc447c46929643115490e250d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cf1650e026cc5bb83c111dc8e9ce5e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974bae58f9819eee0377d709c985bcbe}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed02925c42bc722b25c350bc00ec815f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2823bb25e138cc52d11b154456947ab7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6a2dbe8f45f7a844a2dd0dcf07786d6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98cf223bdcc1a106f7573b57f836f9ed}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d471b7cf1edcabeba6eb8af6a2ca83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd14720495dd180f1524f2fdb3743}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde50a6686b9be1d26d3d855e85f7c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b457c721dc855d05b2f353c22a83a7}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ee326307cb31cf3cc82c36765a14f5f}{CAN\+\_\+\+F5\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc89534aaf3f810a2151b04b0086717}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d64f35fb861a436083a675a4d55087}{CAN\+\_\+\+F5\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga070940536728fad3c0e5336926131b4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae05e7364c82e1f610e927785ec039d6a}{CAN\+\_\+\+F5\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf2e4aa8107150a86d37ce03a0e1c0e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707fb2bec18e9152234fc5c58b5cbc9}{CAN\+\_\+\+F5\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1788704faad47f1d45017df41a35f053}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543013c958dcfd0719772fcea3ec7442}{CAN\+\_\+\+F5\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11c4aeffb6646643c412e19e6f5cc015}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64136662c15ae221d5a0c1a5dd54b08}{CAN\+\_\+\+F5\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef348c2d37f96f5e5324368f90c80d42}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b1a77cc46c59213948b974f622090d}{CAN\+\_\+\+F5\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga398d842cfcb2d441d999e1407fc54f83}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c053ca550685ca82a4068cb35dcf1e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6575f8d4d154e2e8342b3f88352a9d52}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95a78f8f2aa15cad8513b89355533e9c}{CAN\+\_\+\+F5\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e6ad77b1d8ac7303e920658aceb354}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008957461f388566b56639ecbc17cebb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911ade78e30d1a037d35dda5eb7cbd4b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933f9591f9dd20f70ba06053f261fac2}{CAN\+\_\+\+F5\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49542b9334bc4917e25d6808c78787d1}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9d77aef830c128d7c7582c5b05799b}{CAN\+\_\+\+F5\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255da64f4a66ff888f6633d6e51658c6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c9aaa77d535cf3323afecae54f2014}{CAN\+\_\+\+F5\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8335d23f9fd156f40dc7fd63ba6783cb}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a0ff1fd4b5ea4e84e5ef7c11553ac6}{CAN\+\_\+\+F5\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf81786b7519b39f705729de2c55e4faa}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d4abd59ef329e2a4cdacd80450b71e}{CAN\+\_\+\+F5\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f7122b0ad8cb4fc1797d0dbecbb4a05}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga872287cb1dc75d841a74fef1df7d04c4}{CAN\+\_\+\+F5\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ad6452660daed3d6c436533a25efc2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f57610bbf8a5efd029417aae54d4bbb}{CAN\+\_\+\+F6\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e24abd8d2f0775661415b6565f4f6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b30db0682c6a7847de91680b2532808}{CAN\+\_\+\+F6\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dc3f6ce4dde435743aadbe17cc78b9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa901630470057df2e214f14994a714aa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f5163490dffe1f4d7c635458359c2f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d1bbfb93db519a92310ca7074289e7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e9191d214d05f4d90fbcd38daa73e1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga747c01d82b012765a96bf20ae2d1e614}{CAN\+\_\+\+F6\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97d29588281c546d98e09760cc5ef593}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731205c17b0265b0aed17e7335d665f1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53f5717aca9932255049b133661765bf}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab107baf898c53eca495a0cec40383c4a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec93958e936379d891bc3450dba3d1d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec3cbdfadb57b83f4a10629f5ff93a6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f97c7eb9d6e69d589db38d745ae321c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb8cf6a22127fde7bbef7da331362fa}{CAN\+\_\+\+F6\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372ebb5d42d147d41688f7c0fcf467d2}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1625345e2205b59ee47e4522833a023f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47baa2c9c05c7c422a49994b8f80016f}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ee3ac5a1ecd2c3e5a1805bbcfe6611}{CAN\+\_\+\+F6\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d7665b118e98586c2a9b1900ce7292}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbaa9f91a1fc5474ecf6e149dbd309d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5095a203d07244e75dd6deca125b4468}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7899cda2b27c9f78f33a3050f975a22}{CAN\+\_\+\+F6\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533dbb10e8fce9aa6ec23573fb49c339}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07a6c5c781e5f858d27a824a3228ad6}{CAN\+\_\+\+F6\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b95be922291e534609302c0c833f1f7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5ad2ab34322414451520650bf405b8}{CAN\+\_\+\+F6\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17301d50c7b6ad30ffc05ee2c63f6171}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8109424b373ae93010f98f0c7ad80e5c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23dfb03247544122ed01472b8a31b4d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a59865040cac5815a6a4099e72e0e4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf8d35fbfa677fc446da68f4043b633e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd1ca2f91f8ea1af952b18ebd27dc725}{CAN\+\_\+\+F6\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c81a1972ec8d87421c6113bb9747c3e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c4bcd69ad9af4bd97c63269e95278a}{CAN\+\_\+\+F6\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11ea1bd4bae8b27a5fd73d210eb83d39}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b19c8600e4c828eab5759dae7cf2fc5}{CAN\+\_\+\+F6\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c48dcd1ac5e23827813ed695bdff0d1}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e7a0134b94773f327e99d20877707b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd115d29d9f0a8fddc13a32c013af26b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga049c4c90a51a7370af5575dd2ce43b25}{CAN\+\_\+\+F6\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f116b2e31dd40bcdd6617fee83907e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70456f1faf630198eb6a6aa9d014465b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga090da76d2d9379dbfc54f7c3fcf69fe4}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1523937cea2319fb9c692056b8599861}{CAN\+\_\+\+F6\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c8a59a8065400f4a75be49a78e2a9e}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b080d0ae18594e56bc64fa67e298d6d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3854a1a11c72e64d3c4722494f463421}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb8abbda99bc68f0dcfe984ee985bd5d}{CAN\+\_\+\+F6\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5ceb9d7ae0c6e34490b8d8659919c9}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5cf38e7dad669f04679189c848749f3}{CAN\+\_\+\+F6\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a4accedd624ceccf8f8976a043177}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607397b46ace68583b5b13f6d6f23cb7}{CAN\+\_\+\+F6\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2d754207055a5a87696eb1bb7d8cae}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed265f9447716d0d3bc7dad1a295630c}{CAN\+\_\+\+F6\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga471631ee112af3bde77d848c22d743ef}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e13bb0d4c0c6e131e3989c5a5d88b0}{CAN\+\_\+\+F6\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9574ec7dddcea6b80368778c01f62598}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6901cea91b3ea9b40c0d40980f554}{CAN\+\_\+\+F6\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bcb159347ad8e2a2609ce89ed030df}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf6098323e8ea2d82b3dd9b355977d6b}{CAN\+\_\+\+F6\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec0803330590bf9aba9d09342034b2c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7e6ac71d87a53fb60da7f7d7bb4a31c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c633d4cbfdf79f09ae1df5e75c98439}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac046be844d45ddd93b750c2b3fdeffb5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a0c4ece8b73760ad295344b8558ddb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae222910542a55154e8b02affd43c1bb1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2fc15309540b87538ea3e8460d8d11}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf47bc62b248184ab11796b147fd12fa4}{CAN\+\_\+\+F7\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81d4c021f4579021ddf9485472a84f5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6532dbd923dbc1ae43394d64065b01f9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd6a00bb403a3e19e66c68f5ee308e2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791664168f6ee37eea4331bf0f17f878}{CAN\+\_\+\+F7\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5eaf37458d0426fd7f847775fd41e9}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f12b37158633c7274a01feacbf342c6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga780440ce173cde12fd117b519419424c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae323bdff49096a4afee6dec3d9d9aebd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ae0e27d14b42fef4551d83ee88b4ac}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ec8c5b0a88b30a17f9afb284bcc95c1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace90c0624446480421fac233739413dc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf18ed7d215a3e4a3ebbca297626877c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae60d566699df87580584ed496681562}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81766a9d745aeadd4ba0a34d3ded18e7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6325b37cc369b92b2334e482dbe3bf06}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33730db505f710ba327f8c6c1f04da4f}{CAN\+\_\+\+F7\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace846d293ac11d535ee2aad17cf099bc}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c278c9bfd9314c34ac6da260c08403}{CAN\+\_\+\+F7\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91b26397a75fc4c0124e84903d31221e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fec0160eec943f81f05ad9d48ce9b2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada2e01c05c216ba6ff4756d043297c0e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906faed52246a867bbe9675b588c2fe0}{CAN\+\_\+\+F7\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef08aa6565ff24bd9863b4b8a9c2ff5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf54c82654d230ba010300b9b879f606}{CAN\+\_\+\+F7\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c3ccb033b9541b57c338b9737f18dd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23ba211219c2ece524f3867e2b1cc4e}{CAN\+\_\+\+F7\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad898ca382f57efb1842884d46217245c}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga714ba087c8c662749a5e1db9f82af81d}{CAN\+\_\+\+F7\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf419938e132cc1a0bf59a6c058e2c7c5}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga228a38b1060b3ff498d35aed4e128917}{CAN\+\_\+\+F7\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae991abb6f2e64443be7e39633f192aba}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4893f06f2a927a5e1a38e9faf3edb90}{CAN\+\_\+\+F7\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3738a42e2767c928de21a2f784ce6bce}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9074bda7aca4edf2e11e8125a57cbc5a}{CAN\+\_\+\+F7\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cb252582e6b7bd706b37447f71d6cd}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8dacdf1e167c8a3f7509e4ddf5757e1}{CAN\+\_\+\+F7\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae616e53b9d961571eea4ff2df31f8399}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad37f85aab2fa384e5d0643b17eae8440}{CAN\+\_\+\+F7\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2049c9bb27af3cde01334b1901aa417}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01aed48c87877406fcd8a0da994b8b6}{CAN\+\_\+\+F7\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e69c2fd32e2c523c9e939df825fc605}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3274b8fc32c7104c1ae6015fe725c63b}{CAN\+\_\+\+F7\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659cc84b9186e279c37e88b94e1c9829}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee9ad1b18fe010798526b61b23773b7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c9da5ad4c2d261858f73b779cc3dae}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649a2979cf8c968b94a82ade9eb7aa77}{CAN\+\_\+\+F7\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1ea8d66ada6cea7268fba151c00d91}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005b8dfa3d1f6eb19c33deed337fab12}{CAN\+\_\+\+F7\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd6032652515423412ad73b8a004bbb}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa906c94d6d83a7a5c1d8645e814fa3}{CAN\+\_\+\+F7\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a991a0bb5a81748b091d6b96c59fc37}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1f2f87a2de3ef977b9f042559110f7}{CAN\+\_\+\+F7\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedae5e816af0dd734311bf44be7571f2}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac67c413d3294aa6762edf76c05352d13}{CAN\+\_\+\+F7\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f88a239b8a39ff3343b1cfe70b06139}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d0df32a1bad3f616506614c53de9a18}{CAN\+\_\+\+F7\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cfe399fb494ff6ab1d5b91258c42764}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5424a898996971be642271b0cb305d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ca04b514b4d6a3b19619932513b8953}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4bdeb68c24f386e0181eb04937cf109}{CAN\+\_\+\+F8\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4c3c099bf7db702b7bf5f71cddaaec2}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad180babb8dfebb2d725c57d12ee6c434}{CAN\+\_\+\+F8\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e53037e7f7171d8a7358590f0e7420}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b411230765103ce07b48d181683a8ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e2af45725e06538c4d09ad07296316}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5f223e200cbe85d62785c1c1411780}{CAN\+\_\+\+F8\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ee5e9d68190f0d41a5b8603d1933922}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga715b276f569abd0659cef3d6041ca97f}{CAN\+\_\+\+F8\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c636150cfad43a32652dba3ded8383}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc83f8b713c699af6c4a058d97a0212}{CAN\+\_\+\+F8\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fc81a4ee32f76ce3a6fdbb3fc49425c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b34be24a3201f24c3c5fb3e4518496a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68a36336242e8259c779f1c8f4544737}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246521830f06fc6e78fa76e3460c0c90}{CAN\+\_\+\+F8\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0014717b3c4c65afb7542308980803d}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga109bccb45d80c850a1753d91810b17e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315a7e30b95c05db01b7f56f4d825e62}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4781d01da4573f59d5bf3d87e3f55c3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga353aad2279bf6b72bd861f6c79253635}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34eab8d93d53237b1f29ca2989602250}{CAN\+\_\+\+F8\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25193c4b44d05db08ba40f0e0f2c45e1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee44ebdb7cb153d4776813386c72d379}{CAN\+\_\+\+F8\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4469bfc90525f84d9d04d3a4996997e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a533bc42a75cb20b6d2225af3259335}{CAN\+\_\+\+F8\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b17ebf3dd1e53d8417f955ebcf743b3}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5d8dd791898a26610ad5c99e04c7b85}{CAN\+\_\+\+F8\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db6c2262434fc76213a441d8ce2edf1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9a10d9b3c535b4c04f30d1976a74003}{CAN\+\_\+\+F8\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1e1e9aa84af36845402d19236c1214}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a44278629e098fdeefef5c6e699a21}{CAN\+\_\+\+F8\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0a9ee665444a6b42e98e0f988d1ba7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga743f3fc9128154a5e10a49378b39dde0}{CAN\+\_\+\+F8\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16cde37565a3d3ec3a8c41013df6f6f1}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6355102db61d562b19aea995401360f5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ca000fea3be225ddf5f295437b6e36}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fd103af2e8859f67477580800625162}{CAN\+\_\+\+F8\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60ee9ebdce23be6d2adca113ca918e8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32a8af72eea61e6976bb97fdff7fe51}{CAN\+\_\+\+F8\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae186c9794783eb47b460532801afe43a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47bb6e52fcfdf43778db13faf53a6591}{CAN\+\_\+\+F8\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106a5e5b8ae8d683fcec85b076688f34}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5d496538d2bf3157c80523c0c5fb45}{CAN\+\_\+\+F8\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1643a77c219a9b2706f438c5123bccc8}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa768932cd5eef5a2ee54bfe8a0ac41ea}{CAN\+\_\+\+F8\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21aa6ed09bed09347e07dbcbd0e9e93}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0989578ce3e5a1a533853538f3b649ff}{CAN\+\_\+\+F8\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8267e4cdc484abd75634469f9b255c5}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5a4af539b9ed1e260226c5a2f4c8242}{CAN\+\_\+\+F8\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697d286473e81666c91f28e853aab4ad}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d064f4e04559c8ceeb38759b0332381}{CAN\+\_\+\+F8\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295c26638700a849ee3c6504caf6ceab}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bcaf39d0176157117636c373492ded}{CAN\+\_\+\+F8\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8469008983b405bfc5855258f4f6e6}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b60416465405bc628ede32f1ca22221}{CAN\+\_\+\+F8\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad18d894a75ebe73c0185d905cfb81dbf}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae62518d43230d7fe0907da3068092020}{CAN\+\_\+\+F8\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccdf92a69572b56641ddd2967c034a7a}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cd28b7dd676bb4df664b0f4c886dba}{CAN\+\_\+\+F8\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0636c9c9fd84e5e8d12e78f236f2a56c}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cdbb1cd26bdd6c1690ac3b208a27898}{CAN\+\_\+\+F8\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1209cec0d1199b7f74bb2e2b1cca424}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47309fd6134f2abe4e3b1b496093d9be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fd983be0f74b7f183261f21cd2f6910}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfe55444ba47900acdea02a8e64db98b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e363da951c1191e733a8bc603cda3f5}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e3aeaa699aed8591a458dbdb8fd3358}{CAN\+\_\+\+F9\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabab5a59d405ae1684853988e95ab9844}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9bf0ad567bc6a89528616adb3d30cc0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b5b46878001f43618c726b3429e4b50}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5010d303de1ed187fcf3d663cc5b7b3a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582895a48cfeb8d7ecf6c9757ba0aa39}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga596e424fe2e4186174d148aeef611074}{CAN\+\_\+\+F9\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe18a44ac1a9c4cf2a6e94bb946af17f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652ee4940983c9766b517598ad270e1f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497ffa0ef246a52e57a394fa57e616d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed416d6141752c65110daae0c617859a}{CAN\+\_\+\+F9\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eedc431183ceae7240d11afc05bacfa}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad301a470b47c85751c573fc3579d91a9}{CAN\+\_\+\+F9\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71d1294050a77f52ecd4b00568cd7477}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa912a018c3cc0adcbeacd61b6e5871a6}{CAN\+\_\+\+F9\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adc0ffeba391461d887f5d176a9b5bd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f169b5d13d9d6d69d89d99c8451ebd}{CAN\+\_\+\+F9\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f1dea5a35e78b08649ac699955563}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b87e7eba6f9fbe4a1e390599703e4ea}{CAN\+\_\+\+F9\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b71e1b7db02ef8c5853534921b33aee}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b961aa158542f370fd755e37e3ebbf7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cff2713910823bbf9c8aeb399d6695}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e88250b1d9d44f23df2ddc46397574}{CAN\+\_\+\+F9\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e0057c4eb0f7238d2ec98ae0702ff3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2659b21a47fe2b7475163ef583622c7}{CAN\+\_\+\+F9\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc16f71c9ee3bc56be17f7488c1df807}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e40bc2fcebd32d4d77b2b38c68dda}{CAN\+\_\+\+F9\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3909a33262113171b7d4dc11fcf8c3b1}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae78b5a3198b22b6590676496caa801}{CAN\+\_\+\+F9\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cead3f8d10075aa34c9446859356e2d}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30db50cc21514e923c0bf91374491e91}{CAN\+\_\+\+F9\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7730d43a2cf07a1568ed738a4f69692}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07c3cc02fa2a02058063f3fed95f97c}{CAN\+\_\+\+F9\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b2f5ba8403cbd679694cf9665e2690f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280fd7273494894b41cf8b3e05a94423}{CAN\+\_\+\+F9\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5a17ed59696ed0572b80767c4bef81}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebf7e69a5cbb23be0d72df90d938455}{CAN\+\_\+\+F9\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac318672024cefb98843d473cbb2d46b2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e80a00a8a175f05ccec5b2465f707f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3523d55c8cf0a308fea4837b00f89abb}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2e762f3d91189614712c5f708c13ec}{CAN\+\_\+\+F9\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d8d812323030dd39f417318c36b8dc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6411880c098bbbe9e746ae660f1d3643}{CAN\+\_\+\+F9\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065bba6dde8a5b81b42c2618204bf0be}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9112971db909b1bf0bd272c687ca44ba}{CAN\+\_\+\+F9\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade5290535026c192f7e94a4cb98e48b4}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a276cb2e015ee7b075eec7a16686ac3}{CAN\+\_\+\+F9\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac7e7544d60c3084da344ee20ab6a760}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664cbbe2443064efe7fb3129550c226b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae965845f1e45d1f45831be60829e63bc}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21473aad3bbd0a024b0e714c9bbf4e47}{CAN\+\_\+\+F9\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63bbecf009bf6bd61dc9e8fe0603da73}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23124d9ac50f080e32aebae3449ee1a0}{CAN\+\_\+\+F9\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga834cf606ef4b69b0c459b8cb9e836a9b}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c149f89a9b7f6a847fc01fe55304dd2}{CAN\+\_\+\+F9\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c833e07b7a842ba7425291f628c9a11}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d278d95612c8049d4ade5a1a30fabe}{CAN\+\_\+\+F9\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18ef7c7bae75406a267e6a333c549a9f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3863b24c5580c3f1dcf4dcfccb08796f}{CAN\+\_\+\+F9\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616898121d5befed0eb5ab61492872f2}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac774a841f16adc00aaa2ec9fc7e19fcb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24b6ba1e723098e55e4affc793558c5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a4ed750a26abda88304eac5be92b6a5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b7fc9db4e77e216f37bf088d7b7703c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf87f405ddb1abb90958df292c6fc0a4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2348cdfff622628147e2c1df0a35363c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fd1293748da16cb1139224b528082c4}{CAN\+\_\+\+F10\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebde0ea1e0aaf38fdcf1584e9c9b2063}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445fedfbaf84b454483c73e6b72bedfe}{CAN\+\_\+\+F10\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5b32b71c86c6dc7040b3044be61af7}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b37e77455ba2d98eee41464c2fe039}{CAN\+\_\+\+F10\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df7daa799c7c73d9a56de5f92285aca}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f57e8c16bb81bb9291c5ebb4a04b1a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed755173b9d4375b40d73cab90396adc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6d86237a0fff09a8f49360d47f28d05}{CAN\+\_\+\+F10\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a8d08fea6e7307f6d1d602e113a6d27}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad459c18ab4e613bb142e5c1f78691bb8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aecdda55a484aa0e96c89f5d0f42aba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ac6067a7226de096a846276a7770e9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da658bf0a044b327c5efcc592e0ebe1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb490d175c5c7ea273dc5a2ed089028}{CAN\+\_\+\+F10\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6ec91db97da763ae1da98ef3a3f7fea}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga898eafb1c345981f1feaa3e1750f7c32}{CAN\+\_\+\+F10\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62bba82d177602a29448acf481a7f691}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d87b23898f43c4c310c9e9098e78b9}{CAN\+\_\+\+F10\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce79aa37f7a175695fb910f986b7d81}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7044a16f8b7a80cfaeaca7c1c8b244f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf31488587e33ea32b60a5c21f3e3aff}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccaaa620579ebfb8e1d78f1c3a0960c8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8c7c289c07afb023bb3eedfe4d5a9b1}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44ba649751e52a75f36d5279ae51668}{CAN\+\_\+\+F10\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74258ab493246fefc21ddc475dcfda4a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b8427af5b1aa6b8275902848c766a6a}{CAN\+\_\+\+F10\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf9f2daaa27f340a8cd4e64533f5caf}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bc510b54127fe09c9fc93d265f197fd}{CAN\+\_\+\+F10\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b8ad53931f4cb3bebb3f557d8686066}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15818be97fc1df403386e5fa3791f02f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0b00c508bddf59fd290091e738a340}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdc7ed5a571a970931be36e0883c9821}{CAN\+\_\+\+F10\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb9db852d4bf1332f748a0cfc0063364}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31df60197cdd2e5914c14a7dd75e026b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga616164fcd20341e4eed5b10a8fd2837c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19dd43ea7d9942f810f2d93169ff5ca6}{CAN\+\_\+\+F10\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae70893925ea53547e9ce780c0480587b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace06a38396f56ff90887b648c8683acc}{CAN\+\_\+\+F10\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed74e80c74c6c5e12d26abbc0d923787}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2806783fb4a13314098d247596f8ac9c}{CAN\+\_\+\+F10\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecb5b90d073107f3c5612379aaffa7ce}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad57d7ec2281a4b5a7ecd3db7a80110ba}{CAN\+\_\+\+F10\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga678702522f87f63edfcad21194be3c53}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b18d4f50852e67f214d2c885ab1d96b}{CAN\+\_\+\+F10\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4523c34e7f333636fade643b895b8f5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac022d750541154d1c25ae0b342ff3c8d}{CAN\+\_\+\+F10\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0e55fcb496970abe8fea481561f886}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga441739ed3bdd065bee7417d50afc96ab}{CAN\+\_\+\+F10\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4683223d46d60897b2c46b02addec5}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906bacdcf21c6bffaa9d45fa6746f80e}{CAN\+\_\+\+F10\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df50371abf968f0638faf7e0bf76cc8}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe8c560adab03768e49cad994a71cccb}{CAN\+\_\+\+F10\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab294aa73a3fdfc60672b206bd57a1e08}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7ed61987ecdd8236e5236edc35946f}{CAN\+\_\+\+F10\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de1906dc4119b37b29bbe25e3e6dbe0}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6278728b6cc74ad7d4bc41d6014839f3}{CAN\+\_\+\+F10\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad6560088b586891d446952bbd8fbbe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756b9a7f35ddb243019a737cc9c5d4aa}{CAN\+\_\+\+F11\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81bc667cb0c63aa0448f6e0eb1d105d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73175a30063e3781dd1b5ee2b9ff5c7c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dab8868637d6d6fb707b6a37a5989b5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43042d452e6efb4e24fecc0ef71f0b53}{CAN\+\_\+\+F11\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559246cfa4658a5adaa282e4a3b35dd5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603a033a522647ec072b27204f411c27}{CAN\+\_\+\+F11\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499aebdfc0c14b9c399698e28fde3e50}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f3cc6f8734688ffd55f0eae6d8a3e1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1613d097fe5b7107ff36f97a9263bd38}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100d5a8929cac40dc2d8d6bfaf2effb0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db1830185822d66619059a644d86ffe}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2541f8510aa2f59dd2b2cfbf1bc99c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35bedade0c9f71455abfbbac2edee14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739365d7644847c2b2e9424b5361782}{CAN\+\_\+\+F11\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79ac007ffed536eedddffdd2615c5f7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7159e2db436359c52f6db1dda067a7c2}{CAN\+\_\+\+F11\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5900c2273c405ce35b9bd52b189c102}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d8d29dcf8047b47275915562036f6e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dad5ea347a6a928997a0a1c149369ce}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d867bbf2aeec0751fb8d9bc028a3e20}{CAN\+\_\+\+F11\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9285109080a523012f27b3bdbabc6949}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f02c0270c8560877a6849dc3ec12734}{CAN\+\_\+\+F11\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65cdf759738f8b0cb8c4c3231453aad8}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f27deb61d7cecd98a3707baeee44c33}{CAN\+\_\+\+F11\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24a40efa6debcdcfef0f7ab6d8b3eb04}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e89abf41152c9c443eec298c3c4ee0a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa923634a3432436c4c84e65be1fd39d6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf385990b78e0ad2903adf8ca5d31592d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65bae4ee01f83fe051acee8ee4c8a10e}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac617eb6a2c9da89608e9a1fd20bedb05}{CAN\+\_\+\+F11\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6762f3642ce7a06fff58270ac9f53f}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f7a12de16318eca8c069f7a4a107ba4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c7d6a41708543278980035b64bd31b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6194082f1b79eacc5490d6c4571f2993}{CAN\+\_\+\+F11\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d6d67020cbc5a4d5f0b7c5dc488aa6}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga578e9b0b0fc78522d232926aa5a474b4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07f4a8d606f2063be35b52e1fc5e4b58}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa7935ffacb2eb500c03e6f297c9abf}{CAN\+\_\+\+F11\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c6e5b0076c31b7bee1c9aea94e11fb}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecca1f88d1ccfd94c942c1dba195f566}{CAN\+\_\+\+F11\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93bf815d462dc3a40725f73e107e11f5}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26b076a8a45e423f12d66b72888a62c1}{CAN\+\_\+\+F11\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebe934727476f5fde11c888c424c417}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69a3601ecccef7d68dceacf69694f57c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8324877e56a61c15119f2ebf929894cc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9acb53490837c29f03538f37e92ab7b0}{CAN\+\_\+\+F11\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfd994c36da11529ac494df973b5759c}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54d08ee868e97a722b5e25b145581435}{CAN\+\_\+\+F11\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f3e9d272b625f7d6269057aee5d7761}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e9aaac92b7b5c524dfd488651f66d1b}{CAN\+\_\+\+F11\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5da4d794a9797d14536197679b7b2b14}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769efd27c8d450433589d3a59e4b49b7}{CAN\+\_\+\+F11\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b9a815f36e7c2929f4313ca424c83a}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38daca04f9249b41d451122bfcb63b2d}{CAN\+\_\+\+F11\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf162471f4c070d13fa409d44467373fc}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb214fcb4208a4d5db09465c5260d5e4}{CAN\+\_\+\+F11\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c301fd37e3fa27d3bd28a1f3f553e77}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d6ff5e482dc1d88d0f39a0e2329427}{CAN\+\_\+\+F11\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bdc4ba1d0e44ba4d7a03cfd3197b687}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7be4778f941b5287fcc39a5ce3724e71}{CAN\+\_\+\+F11\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6525c1ff364a229c9ea1b353b11be8c3}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f08f45859f87d045ab080dd511302bd}{CAN\+\_\+\+F11\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fd095552b3108c685514e78e43e52d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8707c57f295a01f74ba15708f138c27}{CAN\+\_\+\+F12\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga450e88e19b2e478e73cbc5eef74a72d2}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c445b90087e01550b4d69a41d01920b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17875db304b98c38e627f7d7db339136}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae07ef8899e2a3d28d760dfd1ecc26534}{CAN\+\_\+\+F12\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2960fee8bc56574e1b51975da7d2f041}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5918b1d48e5c6e30363e5f5274428f6f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3b6f518fae0cb1123aa187138d90b6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7278ef3ee9707ed890c9fe0e6100898e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39cedc414fa80ef987825daf32e11ac4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db42645316b7d12f6761201dde5266e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10aa07474c2e7cf7f2845d0d2b2bd383}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105d22692de0996a549d7381117a9343}{CAN\+\_\+\+F12\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef5f36f6e03969cd952d62a3bc0a9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef9a09cde9defbbef26f0fdb18e2eab}{CAN\+\_\+\+F12\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a946c991cee617b322ff9a372af3512}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997778eae60bd7c86e4ac5f512cf37d1}{CAN\+\_\+\+F12\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0ab582743e96fcd36662a9434b875bd}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d597dd76bca430d66ce6cdc1dab0039}{CAN\+\_\+\+F12\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga854c2b7108e33d263cc8269648f8bbbe}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2fe14171ea2823a2cc42bd77f8285f5}{CAN\+\_\+\+F12\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3de0039e458bac5530d08c2e9af51}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf995048a494eef63803ad6d1ee208669}{CAN\+\_\+\+F12\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad0db6fe916794156f773e98b524b07}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1c705252d4dda9fc1e08a83bf44014}{CAN\+\_\+\+F12\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7a50bd0de8b4e85d9e90c1f48ef7bc8}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5720bd6028451390e7e09643a959eb}{CAN\+\_\+\+F12\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5558cc37c62c5570a5e2716e30ed99}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac46f9e9d46f1bebfa7abcb094e87536}{CAN\+\_\+\+F12\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa511d56f90a2ee10e44e56e378f7ed}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114ed600ca719c7df01b6e0ebd1b46e}{CAN\+\_\+\+F12\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ae08ea078773a1aecbf74e89dc2a5d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94b484b519e43973af447f5f39fa9ea6}{CAN\+\_\+\+F12\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a94ac3d4ba5c16a98fc04144ae3bb86}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a2460e4afab4b8dc064ffc0342f4d9d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9070c9b9eec5dea6b5c4cdbaa1d5918}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63f4ec2056e1d8cee09e7582dd0cc4f}{CAN\+\_\+\+F12\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758cacc8b96577bb3663da1fae36040b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17513f0a12a63dd49ef869f7f69c89b0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db4704807d6df4aaee2eebfcf5210a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98344bb2606581ffe2826c660c129f8b}{CAN\+\_\+\+F12\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3d3fb3a9b4b6b90139024bef933bc3d}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27369d641bde06fff00068460db1fad7}{CAN\+\_\+\+F12\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24e87973f51235e81195d84f78489cb0}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0293d477ec5d1c58228b05da05d5ab9a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e917f2a362569d86a75a34eddce636c}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bb02cff06985ebc935cd0c71033e309}{CAN\+\_\+\+F12\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6e5f2c5de8981fbfc152926fc8fb057}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5942038c40cb69a4523cf59d41addaf}{CAN\+\_\+\+F12\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad1149501e8f926a247aa532405c0b9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab77c232170c49225690370bd7b94cc34}{CAN\+\_\+\+F12\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53538969afd7e43cc7fed4c400ab6f5a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051ec82cb86668c1907e9091bf7db162}{CAN\+\_\+\+F12\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74e04fa5d17a7cc7687c0ca40dd571ce}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1eb6cc6be0e68041cb7e72b9ef73e22}{CAN\+\_\+\+F12\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc1d97354c1649fa5ddc46f4271297d9}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c63cc29f569c165a9b93cb0cb2d7557}{CAN\+\_\+\+F12\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71b870003e469dcb24979e835a2f81a4}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa58b7118e577b7ea51f92ed3d6a86a56}{CAN\+\_\+\+F12\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2894b732a9683d32620fb90b06ba9f62}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fe16c8a9c44110d181e931e96458cee}{CAN\+\_\+\+F12\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11cddebcb4e1ab70b7222a999d0c58a}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677ce6a45ad5da29fbe4b3674294c356}{CAN\+\_\+\+F12\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6865be0c757b49a250a537d73ae85e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5829958d09421fd61fcf0b77d51d2da9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB0\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18df9b2fd549b8991fdd9f8f94e7cbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d158b5eebb1632e54e5be5d97c8ac26}{CAN\+\_\+\+F13\+R2\+\_\+\+FB1\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga034e8f5b7675ce34eb2792531c7e174d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4433c9b9f1466001eaf2305aa5abcf88}{CAN\+\_\+\+F13\+R2\+\_\+\+FB2\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19767c0892dffb6eff8c5a3b0e254f5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab05ac64cc9be63004a672f439a7ab70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB3\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad03b0ab4d686a1ad858f1ba4b679fff9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b936b6b027a2936ab21bd3f46c830aa}{CAN\+\_\+\+F13\+R2\+\_\+\+FB4\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e37522978ae2e88c27f5604c5517d42}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff4ab0ef27b2b9cc09019b73f3cffed1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB5\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf6fff2ca4adf6e093a13b2db77adbb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf96e3c22df9a1af249c91056375c24dc}{CAN\+\_\+\+F13\+R2\+\_\+\+FB6\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabca970c306c9c9b576ef3424f686f324}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d3accaea73cb0bb14c61c8327adff66}{CAN\+\_\+\+F13\+R2\+\_\+\+FB7\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae44e1d120c773c9dc26f418acf3cb6de}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5134cad65b0825f53f4f4e78f0c8e11c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB8\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891d1d97e1a57c4cfa1a714b61b083eb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf13c3a79fcb1bc2bb884dcda8e10ffd0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB9\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4be9c1da46b251c43c0aafe7b04497}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad8207a0741ab38136b3b5c3b1d3d91}{CAN\+\_\+\+F13\+R2\+\_\+\+FB10\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f5215de00574378a489f90eb11eff4}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001860328be3ee22113d0c10f4d3cf23}{CAN\+\_\+\+F13\+R2\+\_\+\+FB11\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bbd5350aeb18966e2a40e2dc4223e3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd232459994d381a778abd4aa43bbb70}{CAN\+\_\+\+F13\+R2\+\_\+\+FB12\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d97199e363dd56cd9a455aec75ef1c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga078d3a3cfba178ef1d8b0499e04326e1}{CAN\+\_\+\+F13\+R2\+\_\+\+FB13\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0731f4e60125130bebf88d33fd4ae3ca}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b3e370df1a4ec6f8a69cd648a823cb}{CAN\+\_\+\+F13\+R2\+\_\+\+FB14\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1683c0cc3b3143a919f4dd59243eba9f}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760672a8bb29f0054fbef52bc3b71c0a}{CAN\+\_\+\+F13\+R2\+\_\+\+FB15\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ed74a0929c6d397c14f49f114f13bf}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce486f2da389ec7cf80e6d102b7bc56}{CAN\+\_\+\+F13\+R2\+\_\+\+FB16\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde6cdff22bf29d31b5be1b309fe4dde}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d552599612053845141e0db3c89ca86}{CAN\+\_\+\+F13\+R2\+\_\+\+FB17\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb873fa1c32fbf6c5a2f3be93ba2f2e6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34fcf71e30ba700e1b975c6273a99de5}{CAN\+\_\+\+F13\+R2\+\_\+\+FB18\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf82a4dfd4d3c7a13232479be997ed1f9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5b5c1ede34327d024575f334f3895b7}{CAN\+\_\+\+F13\+R2\+\_\+\+FB19\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7bf4384e44f002392339a71bc9c912c}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae823f61c39d0a97b05947308792e122}{CAN\+\_\+\+F13\+R2\+\_\+\+FB20\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7023986be02dd8f736e04e658844061}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabea7b7f481ba0bc31d2909460e0bc54e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB21\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd059121f2a882342a409ebef8a96999}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb2f382a4967515fa63a8454131fb9}{CAN\+\_\+\+F13\+R2\+\_\+\+FB22\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ef57f88bf1e6e34b0096013278926c0}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bee64a9c633df1a34f5435406103085}{CAN\+\_\+\+F13\+R2\+\_\+\+FB23\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4847de9f5b54fc5ce00e0fba69564d2d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4176f0f14ef22173c436763a6c483e}{CAN\+\_\+\+F13\+R2\+\_\+\+FB24\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c415fa87c556bd8a4fc0f680d25f160}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55a497a172eeaeb711d04f5cc81f411}{CAN\+\_\+\+F13\+R2\+\_\+\+FB25\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20487222c41a08fe68b9ce58dfd52fff}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117bfac3184445e41ca1709495cd1603}{CAN\+\_\+\+F13\+R2\+\_\+\+FB26\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d5ca021778a6e84fd3c0ad8981255d}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2716a8a28de7a05f7f448d6b581928fe}{CAN\+\_\+\+F13\+R2\+\_\+\+FB27\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0c8c09be20a14f29ab46d53dd712ba}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9c86580fedab6d11c0e935e787fd31}{CAN\+\_\+\+F13\+R2\+\_\+\+FB28\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26161b84a5fc507f959b620c8e380703}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed854c540fda686a9c51d21cf45cff3}{CAN\+\_\+\+F13\+R2\+\_\+\+FB29\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e753550a0a8547c7f64346e22925012}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga812a202cba22a21b94811b815cc57611}{CAN\+\_\+\+F13\+R2\+\_\+\+FB30\+\_\+\+Msk}}
\item 
\#define {\bfseries CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305ac04b1c5198a4f82c78c570ce7f97}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eceafce3dabadee19db4afd0e0884d6}{CAN\+\_\+\+F13\+R2\+\_\+\+FB31\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf4701d3b15924e657942ce3caa4105}{CRC\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd43c14689d281daa4e9a32bf8ec89e1}{CRC\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}~(0x\+FFU $<$$<$ CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a0feb3cf1d8c5871e663ca4a174cc0}{CRC\+\_\+\+IDR\+\_\+\+IDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga306789258d5416a44e545aa2ad6b2f7a}{CRC\+\_\+\+IDR\+\_\+\+IDR\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d57481fb891a0964b40f721354c56d7}{CRC\+\_\+\+CR\+\_\+\+RESET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d46dadb6b31660c4ef0af2b00053f5}{CRC\+\_\+\+CR\+\_\+\+RESET\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa59a490e24d6d3775e71cf03e347ff03}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac936837464e128d0a454320353e96857}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684388729236be158fa8d084003d92ce}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+0}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d58bc44bffc8aac3da25e6f7287e5}{CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+1}}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+POLYSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a6e8ab7464ff35f1e5f424b76c15a}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06f0d41ead26a009a4dd09129f2fd5f}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92fda6ff4d3290ee41e59a13e2e8037b}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+0}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffd71a81205713ba49123a7c4e7a7ef}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+1}}~(0x2\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+IN\+\_\+\+Pos)
\item 
\#define {\bfseries CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d72fcad54fe50ab75d2895d6e155f7}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af78df77ce172d08e399e34c5ded959}{CRC\+\_\+\+CR\+\_\+\+REV\+\_\+\+OUT\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa35e084536ff8919f5cd2a88ea86d8b2}{CRC\+\_\+\+INIT\+\_\+\+INIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ebf0e8c81cc54aeb79c3489b5ebf542}{CRC\+\_\+\+INIT\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83c2b37901e5bf6a4b2bf599337c8c9f}{CRC\+\_\+\+POL\+\_\+\+POL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fa75e2e967960b9fbbd5b8d12f9c97c}{CRC\+\_\+\+POL\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88aaf7e89ddcd648227fd514315c9838}{DAC\+\_\+\+CHANNEL2\+\_\+\+SUPPORT}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8cedbb3dda03d56ac0ba92d2d9cefd}{DAC\+\_\+\+CR\+\_\+\+EN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4462abe77801be4a752c73aa2ff9a70}{DAC\+\_\+\+CR\+\_\+\+EN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga998aa4fd791ea2f4626df6ddc8fc7109}{DAC\+\_\+\+CR\+\_\+\+TEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be7eb4a830047b463d611c2c813f437}{DAC\+\_\+\+CR\+\_\+\+TEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf951c1a57a1a19e356df57d908f09c6c}{DAC\+\_\+\+CR\+\_\+\+TSEL1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca56925c2b1f9c7662c850146bec7bd}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dfa13ec123c583136e24b7890add45b}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga265e32c4fc43310acdf3ebea01376766}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa625d7638422e90a616ac93edd4bf408}{DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90491f31219d07175629eecdcdc9271e}{DAC\+\_\+\+CR\+\_\+\+WAVE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d85e9d75f265088a37b911f573e7dd3}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0871e6466e3a7378103c431832ae525a}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e167ae02d2ad5bc9fd30c2f8ea5b37}{DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcf611b2f0b975513325895bf16e085}{DAC\+\_\+\+CR\+\_\+\+MAMP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f4fc31ff760aaa38ad85da8c4f1918a}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4225dcce22b440fcd3a8ad96c5f2baec}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cc15817842cb7992d449c448684f68d}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fefef1d798a2685b03e44bd9fdac06b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc83b4feb742c632ba66f55d102432b}{DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga995c19d8c8de9ee09057ec6151154e17}{DAC\+\_\+\+CR\+\_\+\+DMAEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6509ff097fb987e9f1c592d6d5869356}{DAC\+\_\+\+CR\+\_\+\+DMAEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbb0585e1053abf18cd129ad76a66bea}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad8aa68545055eac63ab43cc5d3da91}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a32a17d51b856044c8e085f8ed0c940}{DAC\+\_\+\+CR\+\_\+\+CEN1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4e84b0b68c51df7a31150f62c73406}{DAC\+\_\+\+CR\+\_\+\+CEN1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65db2420e02fc6813842f57134d898f}{DAC\+\_\+\+CR\+\_\+\+EN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b276403310ffa2407b8c57996456e7}{DAC\+\_\+\+CR\+\_\+\+EN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8fc527f6ddb787123da09d2085b772f}{DAC\+\_\+\+CR\+\_\+\+TEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac16d129b7793ddcfef47bd642478d1df}{DAC\+\_\+\+CR\+\_\+\+TEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b4d0ccff78f7c3862903e7b0e66302}{DAC\+\_\+\+CR\+\_\+\+TSEL2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9339a1dc175b09378d1168ab514333}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9753b87f31e7106ecf77b2f01a99b237}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac79323a6c81bfa5c8239b23cd3db737a}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad3da8a9c5fe9566d8ffe38916caaff}{DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+TSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf24e48cf288db4a4643057dd09e3a7b}{DAC\+\_\+\+CR\+\_\+\+WAVE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0420dd10713d50b05ab6c477ab502893}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d97d8bcbfdd72d5aeb9e9fbc0d592d}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4798bf254010b442b4ac4288c2f1b65f}{DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+WAVE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf03fe2359cb0f11c33f793c2e92bdd}{DAC\+\_\+\+CR\+\_\+\+MAMP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1bce6cad4004ab884396a1d73a1725}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d952192721dbdcea8d707d43096454}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga860032e8196838cd36a655c1749139d6}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2147ffa3282e9ff22475e5d6040f269e}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fe77a2029873111cbe723a5cba9c57}{DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+3}}~(0x8\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+MAMP2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f905c2ac89f976df6c4beffdde58b53}{DAC\+\_\+\+CR\+\_\+\+DMAEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85027944d9eddc64c42ee2ed98611f4}{DAC\+\_\+\+CR\+\_\+\+DMAEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803e3bae78ced744b93aa76615303e15}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239ab4f68c1a74d0e9423bbf6c98c5da}{DAC\+\_\+\+CR\+\_\+\+DMAUDRIE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af867ef3f1cad485aee0da8c74b7ba}{DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ccfa330c76c4dd4129e385b895552e}{DAC\+\_\+\+CR\+\_\+\+CEN2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af867ef3f1cad485aee0da8c74b7ba}{DAC\+\_\+\+CR\+\_\+\+CEN2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga970ef02dffaceb35ff1dd7aceb67acdd}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819696c72cca7dd861aa7a3d9081e425}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e53585b505d21f5c457476bd5a18f8}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga107859f1c6bd2dc30bf632941121bb05}{DAC\+\_\+\+SWTRIGR\+\_\+\+SWTRIG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5295b5cb7f5d71ed2e8a310deb00013d}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203fee3fe672b7468231c91ce8a55e4b}{DAC\+\_\+\+DHR12\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d34667f8f4b753689c8c936c28471c5}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga065dab2c8181ab7e3ff6cb43a86400c4}{DAC\+\_\+\+DHR12\+L1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fc9f022fe4a08f67c51646177b26cb}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde0062be02bb512e2bdc5ee84b4f17f}{DAC\+\_\+\+DHR8\+R1\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7506e369b37d55826042b540b10e44c7}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf4f31c9248dc74d00b813c1f2b2e0}{DAC\+\_\+\+DHR12\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f66bd794202221e1a55547673b7abab}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a67db51971c777b7ee75c4da5bc8e8}{DAC\+\_\+\+DHR12\+L2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da94dc053e6637efb9ccb57b7ae481c}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf3e9e86edc54f83e02d2a0d3f486658}{DAC\+\_\+\+DHR8\+R2\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca45719f3d365c9495bdcf6364ae59f8}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf050c1d3f7c651b461b463c8ae659e}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3edd68db1697af93027e05f6b764c540}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0ae28d5d855fd8fe53de3d5fc2ee437}{DAC\+\_\+\+DHR12\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga203db656bfef6fedee17b99fb77b1bdd}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbf9e7bb591e9c954f648ce36f5f9f90}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8421d613b182aab8d6c58592bcda6c17}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c6a0375af61a42378851c55436f0e23}{DAC\+\_\+\+DHR12\+LD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aee01ad181fa5b541864ed62907d70d}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b85c14a79ef230c7771336ab683678}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC1\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae31631eaac76ebecb059918c351ef3c9}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3520456f0013e51d3d2c3694d86488b6}{DAC\+\_\+\+DHR8\+RD\+\_\+\+DACC2\+DHR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b4192938e039dc25a7df8fcc5f3932a}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae11b4b811ab6ba4e981ee60318f7d1a4}{DAC\+\_\+\+DOR1\+\_\+\+DACC1\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa39c1e82279918918b072fd56db04}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a6d4d4b3b48221d195a3acb51ad6fbe}{DAC\+\_\+\+DOR2\+\_\+\+DACC2\+DOR\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d2048d6b521fb0946dc8c4e577a49c0}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ded00bd7866ed6e38c52beb4854d64}{DAC\+\_\+\+SR\+\_\+\+DMAUDR1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a28933728ad7218c1a35a28f369f237}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11f12c0c3ad12a1df216b909e183a5e}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bb7ec09f274673a0bc638e628a48eb}{DAC\+\_\+\+SR\+\_\+\+BWST1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6f1dcf843c40e189f723b6cf0ccd1f}{DAC\+\_\+\+SR\+\_\+\+BWST1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16e48ab85d9261c5b599c56b14aea5d}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadc59668f44b530b866ebcce6f0c74}{DAC\+\_\+\+SR\+\_\+\+DMAUDR2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e69300cee9ea99e6a4efbe90ad8650}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8625d64b52916aecec4ad1af2151611}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e69300cee9ea99e6a4efbe90ad8650}{DAC\+\_\+\+SR\+\_\+\+CAL\+\_\+\+FLAG2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5d6c95247cc576dc6079a1fee4921b}{DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3b39075eab930b643022442c28cc4}{DAC\+\_\+\+SR\+\_\+\+BWST2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5d6c95247cc576dc6079a1fee4921b}{DAC\+\_\+\+SR\+\_\+\+BWST2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b249a9e80c32dfe3cdcf6965a8ab5e5}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae68d2bd7ed83bfa562b100be5125c1ac}{DAC\+\_\+\+CCR\+\_\+\+OTRIM1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57760c458a22d9a8aaa3acca319d6023}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8fbda0c44d5861b07aa5c41ca8951c}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57760c458a22d9a8aaa3acca319d6023}{DAC\+\_\+\+CCR\+\_\+\+OTRIM2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e19ac9791c5f2d43bfa773d73e7cce9}{DAC\+\_\+\+MCR\+\_\+\+MODE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01bf0067ef0566b80d64f72bc4049a0a}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea553823e38bb50c5ff2e39e147b3f25}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0521d00c2a858985fae3690b53c90d78}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0900c5706930ec452f3b53507755b9e}{DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a70ff5f0e0024c1cc8f021f6cac404}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838e39ec4ee55b31228f2e9bba8ef16a}{DAC\+\_\+\+MCR\+\_\+\+MODE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a70ff5f0e0024c1cc8f021f6cac404}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dfc664918a2b4807e06ca22cb7aa3cf}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b2d83718521b0a334ecdcc2995d30d1}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2a5c85e16c4bc3bf18973851af6fbe}{DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+2}}~(0x4\+UL $<$$<$ DAC\+\_\+\+MCR\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ad9b7f256f60de753a805d0406b66}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7de216bb4a7ca4a346e906f7fbe0efd1}{DAC\+\_\+\+SHSR1\+\_\+\+TSAMPLE1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e1085c39769e751a8a487fe667c0d}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1789069a20befec8ba351561c675a88}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga117e1085c39769e751a8a487fe667c0d}{DAC\+\_\+\+SHSR2\+\_\+\+TSAMPLE2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d74eeffe6401b619b9a98a4c1ea39c1}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee0bdb9d126ca8efe3e79e7df8a8175}{DAC\+\_\+\+SHHR\+\_\+\+THOLD1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848ec898eaad60b545dea7fda7c8f08}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab068ca42052be65caf0fd598e7b29287}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab848ec898eaad60b545dea7fda7c8f08}{DAC\+\_\+\+SHHR\+\_\+\+THOLD2\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0109eb0ed545d5cd473389a8af1f618e}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc55aac5a00d288a3b850bb3524abd61}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH1\+\_\+\+Msk}}
\item 
\#define {\bfseries DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b52d49b6a1389f7c9e46ce0e0fee2f}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fea504a1cb1688942e4b121eb2173d3}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b52d49b6a1389f7c9e46ce0e0fee2f}{DAC\+\_\+\+SHRR\+\_\+\+TREFRESH2\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4393cab2cd3af86cbb75ee16569db3}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad01643e1b9fdae24a6e4a21200a123e6}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a4393cab2cd3af86cbb75ee16569db3}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DFSDMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b96fa379b4037a2b656bba6784e9ca9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d9ddb99bfc5103f56ebd76b7003c0b}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b96fa379b4037a2b656bba6784e9ca9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49b1279f48d77d3693501de9f47a996}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf06aaca33a4f9803b8f4a0715ad3a400}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac49b1279f48d77d3693501de9f47a996}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKOUTDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b86e43c242a559555d2c919e0d0378}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaceec63c5f0918035568b8382bbe3b69}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92b86e43c242a559555d2c919e0d0378}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72594a0b7fa5bba4708544faab5d63aa}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d437e63b9045a12c8d6cc4e7569a25d}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATPACK\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5fef176a6ac3e8bc6cd9bdad521f54}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddaae3662409a67c8afed0579489c332}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c5fef176a6ac3e8bc6cd9bdad521f54}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73beb77478ce011631a5c6a8e4aac694}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ab9eaa035906ed0db6e805fd15cc82c}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+DATMPX\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a6101222f605dedabd22cc6d0a0f6b}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5f1e1631f818f4fc1bc9a8d46194e8}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a6101222f605dedabd22cc6d0a0f6b}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHINSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d969f6218af4751ecb3ccbb39001f9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaced1f34e12333509a41e0420e11f47c3}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29d969f6218af4751ecb3ccbb39001f9}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4468e80d9b6285457d0c5b8d68f6ed}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73dd15825afa4601a44a52a76db4b609}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4468e80d9b6285457d0c5b8d68f6ed}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+CKABEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb307788aff36efdb0aab3df08fb2304}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae1e26bd51dcf6a84368c2ab13ec146}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb307788aff36efdb0aab3df08fb2304}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11667420c4a0426b902060a51bf934ce}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafda8d5f5f6edfb7b82bdc0f81ca4770}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11667420c4a0426b902060a51bf934ce}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7e3ef13cbb13f469828ca44fec4b0b2}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3976592ef1c4da4d90f27909c739ea2}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SPICKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dfb63f608b21a342b3023e208ac2f1}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd51ddd93fce6cd6882930ee01336a2d}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dfb63f608b21a342b3023e208ac2f1}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9f748cfec9d7387461e9a4f97b9b04}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7933bb2955416be37aee87784d8654c}{DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHCFGR1\+\_\+\+SITP\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1872cbd502b25e73ab6fa50769e83bb7}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a5a863edf94aab965cadfb5efb41e83}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1872cbd502b25e73ab6fa50769e83bb7}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+OFFSET\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb263be3ad36fd3613fa3ce7250c2e6}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ce7c4229cb5c8593ecdb946e241960}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb263be3ad36fd3613fa3ce7250c2e6}{DFSDM\+\_\+\+CHCFGR2\+\_\+\+DTRBS\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33d71735b6d52fa148e47ed479d4b05}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc422e62db991d6b8a9e85a60c13d869}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33d71735b6d52fa148e47ed479d4b05}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3f65079f14f0285ce310d4f790af31}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada87005ab384a75acde342c8f36c4a64}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFORD\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5d154fbf91f736fb978a9a96a1c8c8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4189ea28ed783a22d4479308380e3fa8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5d154fbf91f736fb978a9a96a1c8c8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+AWFOSR\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079a368143564a17ed57bcb763bc77e6}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df2260c99dfca1da5577fbc7deb45b8}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079a368143564a17ed57bcb763bc77e6}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+BKSCD\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac41269108063d22b8f08d108a2e189}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5bd00a908d74debd89428f0959bd03}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac41269108063d22b8f08d108a2e189}{DFSDM\+\_\+\+CHAWSCDR\+\_\+\+SCDT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9c44d7ad2e338b3ab4cd7f5fcf0c3b}{DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d4c3e69b19e7720e91296726126500d}{DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9c44d7ad2e338b3ab4cd7f5fcf0c3b}{DFSDM\+\_\+\+CHWDATR\+\_\+\+WDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bac2dc1aaef77e074ebb6234a82672}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab924bfb56de163df51c169055a1e697f}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5bac2dc1aaef77e074ebb6234a82672}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT0\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956b25a514f660c4400d4198990ad5d8}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b4f2a5fb81740ac4dcd996c1deb7b37}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga956b25a514f660c4400d4198990ad5d8}{DFSDM\+\_\+\+CHDATINR\+\_\+\+INDAT1\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3428ba9375d7397f8755b3154706bc}{DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafdd462a56f4759072952dcf6fdd0a0c}{DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3428ba9375d7397f8755b3154706bc}{DFSDM\+\_\+\+FLTCR1\+\_\+\+AWFSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf334d08f7d4c888aa5e6467d885ffb7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b26a11d686215c40b86124618c4e1d6}{DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf334d08f7d4c888aa5e6467d885ffb7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+FAST\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0c493d5a18e07e3054b77d678d62ed}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a337800ee02a94301bff8989f867c9b}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0c493d5a18e07e3054b77d678d62ed}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d9073328aafd32e6d13ed03d7d02a2}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b896809b8973be7d72fce31769f5be0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82d9073328aafd32e6d13ed03d7d02a2}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88832b2c01a18cda86c59fb934fb1a0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga444f7086b0d5aed04d1786e6e01509f3}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88832b2c01a18cda86c59fb934fb1a0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b958221dc97ba4e189a55d9d7c3eecb}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7443f54c7b9002fa10bec57635baae0}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b958221dc97ba4e189a55d9d7c3eecb}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RCONT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5986e657ec998cb3804c63b9c0da362d}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9380339b702b5de8ba81b8e5a35f4ce}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5986e657ec998cb3804c63b9c0da362d}{DFSDM\+\_\+\+FLTCR1\+\_\+\+RSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06649bc711e3583c30a01bbbbb7601d1}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga790186025b6086595574861cbb4a7be6}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06649bc711e3583c30a01bbbbb7601d1}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89e8554da2e4bf0f5038050718add647}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a4218d7b4b428d7c8691e90d36620e}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTEN\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecafe57f60aafd9b4ade4e67548936a5}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58de73c06e689135c3645bc5fbd7f1bf}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecafe57f60aafd9b4ade4e67548936a5}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1ac3399e765498c905f2ed3366fca39}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+2}}~(0x4\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d560e4921ea3f15f5bc41d71cfa617}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b3e6ff0fc7daa7f22c8fd5edfa0fb2}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JEXTSEL\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d5140a48f524c840ca666342d9d270}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe0de7b362971df2a458926ee30b50b}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d5140a48f524c840ca666342d9d270}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d1a837356edbee1f0d075606d07ce9}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga529b30384947f752a33dcad4c42996b4}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d1a837356edbee1f0d075606d07ce9}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSCAN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ae5368be16cea855331a4541dfcc22}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16dd2807004f72158df0ab76f5d71cdf}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ae5368be16cea855331a4541dfcc22}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSYNC\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c92e2c43767e53c9c45edba3e9e98c}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fbc194f6878cb1810b86848c53d588}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7c92e2c43767e53c9c45edba3e9e98c}{DFSDM\+\_\+\+FLTCR1\+\_\+\+JSWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4988da987e65a2314ce9a7f95a7ac7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423ecc4eddc6b34c15fa994850bf708d}{DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed4988da987e65a2314ce9a7f95a7ac7}{DFSDM\+\_\+\+FLTCR1\+\_\+\+DFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab099045c40ceecfbbe6fa3a31de32790}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bd17ef9448e6495d84f898a9b8f90f}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab099045c40ceecfbbe6fa3a31de32790}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea4b3c8a112169536933a97ef529722}{DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1a13644cd06762ad4451c2dd29923d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea4b3c8a112169536933a97ef529722}{DFSDM\+\_\+\+FLTCR2\+\_\+\+EXCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38913e9158c00e8d168777371d075ec4}{DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga670875be1c00d4cc34b2871252b7b35e}{DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38913e9158c00e8d168777371d075ec4}{DFSDM\+\_\+\+FLTCR2\+\_\+\+CKABIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90042cba77b08238648c789edfdf333d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca2bef8aaed0842cd1ebf7254cd0c021}{DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90042cba77b08238648c789edfdf333d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+SCDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4770eb86834213eb9d4fd64d9c2101}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade1e86493b61d14fae73457b1eae7b9d}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb4770eb86834213eb9d4fd64d9c2101}{DFSDM\+\_\+\+FLTCR2\+\_\+\+AWDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1098fdec7931a6d5889925aa8e9470}{DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44298bb6ea8ed2251517165c4363797}{DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1098fdec7931a6d5889925aa8e9470}{DFSDM\+\_\+\+FLTCR2\+\_\+\+ROVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50fe556d31e2afa646c7913e8166d96}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d725e8f2c98f510955a1894cd3396c}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50fe556d31e2afa646c7913e8166d96}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JOVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4156eef7e8ca48df70a57202028b4eea}{DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga827fa1c77ef1817ffaa6994ae337502c}{DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4156eef7e8ca48df70a57202028b4eea}{DFSDM\+\_\+\+FLTCR2\+\_\+\+REOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b79b86dea1a88ce476e6e7b521f0a6}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6598008195ecf24e5d1bea4a254c0a2}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b79b86dea1a88ce476e6e7b521f0a6}{DFSDM\+\_\+\+FLTCR2\+\_\+\+JEOCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282795a46389ab06287548500833ec70}{DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b220f1486225a65cbae55901f0bfb03}{DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga282795a46389ab06287548500833ec70}{DFSDM\+\_\+\+FLTISR\+\_\+\+SCDF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b131638efdc63d0e235229daaf965e}{DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcf9b44ec742a2d0ab08eb665e6b382}{DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b131638efdc63d0e235229daaf965e}{DFSDM\+\_\+\+FLTISR\+\_\+\+CKABF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebe174d6f5aefd7f52466042b5ba921}{DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff907ddcf8d00cd88f3a3fe79ff8105}{DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebe174d6f5aefd7f52466042b5ba921}{DFSDM\+\_\+\+FLTISR\+\_\+\+RCIP\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975fa050c0613c221eced735fc897795}{DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b0a726264f800cf6741a998944b5ab}{DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga975fa050c0613c221eced735fc897795}{DFSDM\+\_\+\+FLTISR\+\_\+\+JCIP\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d012c2b581041ee5d28e8e4bcb6a1cb}{DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga157092712e166161c3f56799cff7b8f7}{DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d012c2b581041ee5d28e8e4bcb6a1cb}{DFSDM\+\_\+\+FLTISR\+\_\+\+AWDF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906a56058311832712a05a5d32d333d5}{DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2df1657fd8272295989e2eaabc641aaa}{DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906a56058311832712a05a5d32d333d5}{DFSDM\+\_\+\+FLTISR\+\_\+\+ROVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92aefa70d5a99ee5862610107cf66d31}{DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacae30cffa9451c3ab16ad15ed9cb23e7}{DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92aefa70d5a99ee5862610107cf66d31}{DFSDM\+\_\+\+FLTISR\+\_\+\+JOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de68177135a808c33c38b7e0fba5cd1}{DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91c8ad1d385ff6f8874eefee32245627}{DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9de68177135a808c33c38b7e0fba5cd1}{DFSDM\+\_\+\+FLTISR\+\_\+\+REOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9002e97feebc89726201d3c8d764e2bc}{DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef1e6dc513e78d71a1e0e3d10dee0dd}{DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9002e97feebc89726201d3c8d764e2bc}{DFSDM\+\_\+\+FLTISR\+\_\+\+JEOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1675bc9cda1220b0f2cb8104f9ef0700}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4970c7ba01778dd924106232eca6d26}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1675bc9cda1220b0f2cb8104f9ef0700}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRSCDF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887f2cf6bb774c327faede33a30245ec}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga708aeeb25ba642e772c59095c80d2c18}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887f2cf6bb774c327faede33a30245ec}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRCKABF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcbbc6822865a201d20f524405707d2}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8466d67e9efb261a8a1dfa50238ee0ec}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcbbc6822865a201d20f524405707d2}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRROVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f3063195d6928c3a4f7704615acdc4}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671d4ade002807420d4f07ad3d1a82d3}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f3063195d6928c3a4f7704615acdc4}{DFSDM\+\_\+\+FLTICR\+\_\+\+CLRJOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18f46d5dc5dce99ffa561ddbc425550}{DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4b96059d73144172cf2340b6619dd7}{DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18f46d5dc5dce99ffa561ddbc425550}{DFSDM\+\_\+\+FLTJCHGR\+\_\+\+JCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efdc1f9f4286f87ca6cdf2e1c10db93}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91433a380778edd3d7ea1d051e81a62a}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efdc1f9f4286f87ca6cdf2e1c10db93}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9adcd54c6ca0808b83d99d1cfd5185}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+2}}~(0x4\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab67197a4a282b8fea2f7538cc3f1ea1f}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+1}}~(0x2\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8da4224aef759de753f06831872c84}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+0}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FORD\+\_\+\+Pos)
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1097debba7bfe6d969853ccc4d01032}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f06d2770c0ebe51576fa82820483454}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1097debba7bfe6d969853ccc4d01032}{DFSDM\+\_\+\+FLTFCR\+\_\+\+FOSR\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb3a2e770f10ace8864c51c6b5467bb}{DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8128b32ae58ba065c9edb1d9e9531c6f}{DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb3a2e770f10ace8864c51c6b5467bb}{DFSDM\+\_\+\+FLTFCR\+\_\+\+IOSR\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49b4507f745ac5d8aeea8a80c551ebe}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a36a61fd972100bc59a763ed2f33904}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49b4507f745ac5d8aeea8a80c551ebe}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58109f73b527417d5e63273a70282f1c}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cb962b42a9e2c8755471999a7f6e69b}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58109f73b527417d5e63273a70282f1c}{DFSDM\+\_\+\+FLTJDATAR\+\_\+\+JDATACH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2ead7bf41049288bb75b080d34131}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28fc90dfb6656fc39d7947300e619d}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2ead7bf41049288bb75b080d34131}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5396905f91bcadbff8b916a402455213}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7942e51fce347d2d933a2fcbad01f4c}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5396905f91bcadbff8b916a402455213}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cfcbbb6741b7e57537a3d6568bc5a84}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff35e147c720b6add837974fcc3bbf09}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cfcbbb6741b7e57537a3d6568bc5a84}{DFSDM\+\_\+\+FLTRDATAR\+\_\+\+RDATACH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e16bd86870f8ec9d6463e5e476ee22}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c544e94da40907dc8a12f31fef5127d}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6e16bd86870f8ec9d6463e5e476ee22}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+AWHT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cbc51dc3180ee8f155052f0f0f678b}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5407027129a700d61b1928163e60d027}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9cbc51dc3180ee8f155052f0f0f678b}{DFSDM\+\_\+\+FLTAWHTR\+\_\+\+BKAWH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635f584fae30936c62136b0d0dec90fe}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ee6dffc9b12b173b4e7e8f7e3e931}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635f584fae30936c62136b0d0dec90fe}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+AWLT\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b133b830234547f7d4b484770566aa}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga167cde3da03aa0e79ac5dd7a97956ebf}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37b133b830234547f7d4b484770566aa}{DFSDM\+\_\+\+FLTAWLTR\+\_\+\+BKAWL\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb3eebf92ee6a2c854d7399c79bab8f}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61d739fd7df7251e6acf32636e8664a9}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fb3eebf92ee6a2c854d7399c79bab8f}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWHTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5308d127d1d44b268a3344a9ef1e5a}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4a07ca25156e5cc903cdd6d8b94de9}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5308d127d1d44b268a3344a9ef1e5a}{DFSDM\+\_\+\+FLTAWSR\+\_\+\+AWLTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde1606cd1a83f43f73e7423ea03c4f1}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ae85655dfb066469073cf652fb85284}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacde1606cd1a83f43f73e7423ea03c4f1}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWHTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc42fc5ec7f6c7dfff7c09a875704b2}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc761f0ff79dc3659db1ec4d9920fba3}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc42fc5ec7f6c7dfff7c09a875704b2}{DFSDM\+\_\+\+FLTAWCFR\+\_\+\+CLRAWLTF\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf334d99e08d8beb9a8388b27ab70ac}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9189c2aeb0cbc28231f67b991bd127d9}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf334d99e08d8beb9a8388b27ab70ac}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAX\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0d6d6374ad0c894ea7eb38faa1d6d}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd2a135d52cd00623d77280160610107}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d0d6d6374ad0c894ea7eb38faa1d6d}{DFSDM\+\_\+\+FLTEXMAX\+\_\+\+EXMAXCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed95eaf8fcaaefaddbeebf32c87997b}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a839013d37fce60c0c151c7a3317ca4}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafed95eaf8fcaaefaddbeebf32c87997b}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMIN\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e712596e897de2f42e438797a0348fa}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf588faa4a8fa60c29431030ccfd4f601}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e712596e897de2f42e438797a0348fa}{DFSDM\+\_\+\+FLTEXMIN\+\_\+\+EXMINCH\+\_\+\+Msk}}
\item 
\#define {\bfseries DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085406bf896ecf5c0b52cbde5ffcfa9b}{DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Msk}}~(0x\+FFFFFFFUL $<$$<$ DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3925ad7c3718a33374e66e2e203de2c}{DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga085406bf896ecf5c0b52cbde5ffcfa9b}{DFSDM\+\_\+\+FLTCNVTIMR\+\_\+\+CNVCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b7fb0e497398daa1cc4d02ada0eae4d}{DMA\+\_\+\+ISR\+\_\+\+GIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29314e2049064fc12ddbd114b0f2cbcb}{DMA\+\_\+\+ISR\+\_\+\+TCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31cf7d467ec0d235311f50e8d8162295}{DMA\+\_\+\+ISR\+\_\+\+HTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5ca21ac0d204814ea8a873071ecfc8}{DMA\+\_\+\+ISR\+\_\+\+TEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac75a526c8aac9bdfaf3db0290f0781}{DMA\+\_\+\+ISR\+\_\+\+GIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cba5cd2bbdf76f4206143c0c18e61d6}{DMA\+\_\+\+ISR\+\_\+\+TCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c9ae1424366d705993a2de8cdbf3400}{DMA\+\_\+\+ISR\+\_\+\+HTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2f5189928f8033af127152c40bd2}{DMA\+\_\+\+ISR\+\_\+\+TEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888129f3fae78a9763597f14b7a48a71}{DMA\+\_\+\+ISR\+\_\+\+GIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434871909597255878953a0e27b1a432}{DMA\+\_\+\+ISR\+\_\+\+TCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40a268abeee7a69bc3ee0f1f0a420fc0}{DMA\+\_\+\+ISR\+\_\+\+HTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad915d8bae703b9a1cd7a9a4ed4fd4389}{DMA\+\_\+\+ISR\+\_\+\+TEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1229ea1ac5c5284e8549f50019a6d7a9}{DMA\+\_\+\+ISR\+\_\+\+GIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542e49d2553c1157e974dea31e518512}{DMA\+\_\+\+ISR\+\_\+\+TCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa109d5a133cd65d183be685a163647d6}{DMA\+\_\+\+ISR\+\_\+\+HTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e569fd8008285c7aa126ddf890c54f4}{DMA\+\_\+\+ISR\+\_\+\+TEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169d06cc9417604632ffa031928f358c}{DMA\+\_\+\+ISR\+\_\+\+GIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga473fad688ae2575d0b4ab15264175f8e}{DMA\+\_\+\+ISR\+\_\+\+TCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b0a9aa745af883265f25aa38cfe7fc4}{DMA\+\_\+\+ISR\+\_\+\+HTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab126644e992e1bef28e92be896ed1fa1}{DMA\+\_\+\+ISR\+\_\+\+TEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf020c2884b4b0cdb989a03444bfc73e}{DMA\+\_\+\+ISR\+\_\+\+GIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bbc2f4cd53304a1205bd7ee0815bb62}{DMA\+\_\+\+ISR\+\_\+\+TCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0a1c7f7eb939ef3c23e5bbf3df6dd90}{DMA\+\_\+\+ISR\+\_\+\+HTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadddb0950434096cb39a761f9cc2f1f1e}{DMA\+\_\+\+ISR\+\_\+\+TEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf1e2d659efe7036b98c32743da70fb}{DMA\+\_\+\+ISR\+\_\+\+GIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a70e344cc5c4ef3973c0aabec11a02}{DMA\+\_\+\+ISR\+\_\+\+TCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b77f87a8292a16891e424759e92da}{DMA\+\_\+\+ISR\+\_\+\+HTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0c9b3644d220947be34de82ae99cde}{DMA\+\_\+\+ISR\+\_\+\+TEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ad797334d9fb70750ace14b16e0122}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafca81339ca59945af094e77a64b662a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60085fa798cf77f80365839e7d88c8f1}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad220bbe162cb8ddb8e73cbb535546893}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e9aa2475130fbf63db304ceea019eb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93362ac1d0ec5c893aa665656f3833c4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989699cace2fa87efa867b825c1deb29}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f46e33af7bcd81267658ad0887f2b5}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab907e446bbf1e1400dc5fdbd929d0e5f}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71192de2619477e600004737575fdadd}{DMA\+\_\+\+IFCR\+\_\+\+CGIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8505b947a04834750e164dc320dfae09}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c49b9f3a3f134f771e34ee9dbf54b6a}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e769c78024a22b4d1f528ce03ccc760}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2526b7323a7b8b1e57b0a2d421ade04}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abb0afb7dbe362c150bf80c4c751a67}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4739de2a7cb002b64c620a8c96fac104}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d98e88c334091e20e931372646a6b0d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga629d1c4d7f7168ce1f41f76461033705}{DMA\+\_\+\+IFCR\+\_\+\+CGIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb4c0c5e0f2e01dec12ba366b83cb4d}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2127474579593af9d87b1407265d2fe0}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dea86ca2ec8aa945b840f2c1866e1f6}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3e461cfd535f48d2d99f0c824966d6f}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59bad79f1ae37b69b048834808e8d067}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28803defcca6317abbaeccc5605cf8b3}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73d22139e4567c89e2afcb4aef71104c}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559688e76f9ea0d0097398dfc1675e87}{DMA\+\_\+\+IFCR\+\_\+\+CGIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b431fd4e034f8333e44594712f75eb}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d5a73a1c30d08e5d638983c71a7a11c}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga950664b81ec2d4d843f89ef102107d7b}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f626bff6ed0977787a137db9e5bf8f3}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fdda8f7f2507c1d3988c7310a35d46c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4822afffc3effe5915ef34bd2b63a544}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943245d2a8300854d53fd07bb957a6fc}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbcd140135e230eb7269bc76765d382a}{DMA\+\_\+\+IFCR\+\_\+\+CGIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4c7d1d10beb535aec39de9a8bdc327}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f172003a70896fc632ee13e577bc684}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c23c727a4dbbc45a356c8418299275d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ead1ae728d11546c609a4b3258a43cd}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ec6326d337a773b4ced9d8a680c05a9}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2c3111dd90e84f62722510e32697e4}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc61098c5cf9a7d53ddcb155e34c984}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1c47744a404b385329674a94579b4d}{DMA\+\_\+\+IFCR\+\_\+\+CGIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dca486df2f235aac8f3975f5f4ab75}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0a844b994d2de4e44b2666d3ee4020}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67273db02ffd8f2bfe0a5c93e9282a4}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b1313e55a28937bdd073af20eb2d3cb}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e523c5cbf5594ffe8540c317bce6933}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47f9c6315d0d006a4e8ea49508114c0}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9f01dfeb289156448f5a5a0ad54099}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efd58f74d49c8fa034d52a38f5649ed}{DMA\+\_\+\+IFCR\+\_\+\+CGIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac26181e8c2bd1fddc1e774cb7b621e5b}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50594831aa1c987fae982c611a9e15fc}{DMA\+\_\+\+IFCR\+\_\+\+CTCIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7378f7a26730bfd5c950b7c7efb9272}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394b27f69e703bd1dc9a9f33a37a990d}{DMA\+\_\+\+IFCR\+\_\+\+CHTIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4076bf1ed67fb39d4a0175e5943d5f2d}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a126a30edb722263251fe5d0ceae6c}{DMA\+\_\+\+IFCR\+\_\+\+CTEIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c98f3e087f4c044397cfd2d7e5ce7af}{DMA\+\_\+\+CCR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef79d2345bc6bf22d465e0c8ef3592e0}{DMA\+\_\+\+CCR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf0cff13434afd29515a971b42a37f6}{DMA\+\_\+\+CCR\+\_\+\+HTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b604ae976f8a76fd8bec74cf8a740f}{DMA\+\_\+\+CCR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f1ece172cf3c3e696b86d401d7345a2}{DMA\+\_\+\+CCR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5dcfd5d097dbde187a6685bb211c26}{DMA\+\_\+\+CCR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga445471396e741418bcd6f63404f4052c}{DMA\+\_\+\+CCR\+\_\+\+CIRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae193971f396ec153ee7b0548a3c48b43}{DMA\+\_\+\+CCR\+\_\+\+CIRC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028cb96357bd24868a74ee1134a35b7e}{DMA\+\_\+\+CCR\+\_\+\+PINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b94c11e212ec0d02a1c318909033437}{DMA\+\_\+\+CCR\+\_\+\+PINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189138f534283d876f654ec9474987e}{DMA\+\_\+\+CCR\+\_\+\+MINC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2ca356e4f635c16849392655d3b9dd}{DMA\+\_\+\+CCR\+\_\+\+MINC\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a8d824b9bff520523fccfbe57b07516}{DMA\+\_\+\+CCR\+\_\+\+PSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae59fa854e52290fc47acef7ddd6f8d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b3726c7d0fd3b00e33637f163c79128}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8d8786f16dda2bef035ba2df15b69d}{DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga492495253fe3f05ea83dd3c3dbb5dddf}{DMA\+\_\+\+CCR\+\_\+\+MSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c808385ecd238b095a02d85298c9f6}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600d3f8200fc42ea6e1c7c8abbd327ad}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b9958fbde96f69160ca7edf92d4c27}{DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97726688157629243aa59bb60e33c284}{DMA\+\_\+\+CCR\+\_\+\+PL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58ab0dfa59b749016e1c6a40e0c8d831}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa935d7f115297c5e9e10a62efd065247}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+0}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82819927445c9617409bb08e09dc4cd8}{DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+1}}~(0x2\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+PL\+\_\+\+Pos)
\item 
\#define {\bfseries DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c87a41026384e25fe2312d03af76215}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97140fa074f33a93bcbd77519b5eb383}{DMA\+\_\+\+CCR\+\_\+\+MEM2\+MEM\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fb27883d05db94d55f910f05d5c430}{DMA\+\_\+\+CNDTR\+\_\+\+NDT\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3f5ad05ab0a37eb49692c4d77730eb1}{DMA\+\_\+\+CPAR\+\_\+\+PA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac27c56cf129fefefab11773b3f40100a}{DMA\+\_\+\+CPAR\+\_\+\+PA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacd9100e19b17a0641359cd158ea0cb7}{DMA\+\_\+\+CMAR\+\_\+\+MA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga586545e18a7bb57d01798ae3376cf6af}{DMA\+\_\+\+CMAR\+\_\+\+MA\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd53db80746c6060aba454e4db7af03}{DMA\+\_\+\+CSELR\+\_\+\+C1\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14cb7e311c0b6368694302d65dc8b2c}{DMA\+\_\+\+CSELR\+\_\+\+C1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedd53db80746c6060aba454e4db7af03}{DMA\+\_\+\+CSELR\+\_\+\+C1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C2\+S\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3952266eb2f32d31d5ccc9aba2ced1c5}{DMA\+\_\+\+CSELR\+\_\+\+C2\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9360427bc45cbe8b5d821b0b08344e32}{DMA\+\_\+\+CSELR\+\_\+\+C2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3952266eb2f32d31d5ccc9aba2ced1c5}{DMA\+\_\+\+CSELR\+\_\+\+C2\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C3\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace242dfd00b84c920fb33172ecb01dfb}{DMA\+\_\+\+CSELR\+\_\+\+C3\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c2fdf6c3f7cb1a4e73f4b832263806}{DMA\+\_\+\+CSELR\+\_\+\+C3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace242dfd00b84c920fb33172ecb01dfb}{DMA\+\_\+\+CSELR\+\_\+\+C3\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C4\+S\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7309d87144e86335daf2c3dc7e296c7}{DMA\+\_\+\+CSELR\+\_\+\+C4\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1de39e3828fd46a91674b5eaa3c93a68}{DMA\+\_\+\+CSELR\+\_\+\+C4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7309d87144e86335daf2c3dc7e296c7}{DMA\+\_\+\+CSELR\+\_\+\+C4\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C5\+S\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c492256daf1208d514d346af38e7599}{DMA\+\_\+\+CSELR\+\_\+\+C5\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C5\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72157f1b7ffd73b62c931ee18b18ee63}{DMA\+\_\+\+CSELR\+\_\+\+C5S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c492256daf1208d514d346af38e7599}{DMA\+\_\+\+CSELR\+\_\+\+C5\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C6\+S\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06db7a3a6447c5c68092c4d85d05e190}{DMA\+\_\+\+CSELR\+\_\+\+C6\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C6\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b8ba99f8996370b4fe2e410a3d512a3}{DMA\+\_\+\+CSELR\+\_\+\+C6S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06db7a3a6447c5c68092c4d85d05e190}{DMA\+\_\+\+CSELR\+\_\+\+C6\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries DMA\+\_\+\+CSELR\+\_\+\+C7\+S\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917910bf2ce4a15696b5eb38bb45ab11}{DMA\+\_\+\+CSELR\+\_\+\+C7\+S\+\_\+\+Msk}}~(0x\+FUL $<$$<$ DMA\+\_\+\+CSELR\+\_\+\+C7\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1fa46ea50b120c90999cb32e59d6d9a}{DMA\+\_\+\+CSELR\+\_\+\+C7S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917910bf2ce4a15696b5eb38bb45ab11}{DMA\+\_\+\+CSELR\+\_\+\+C7\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa272f68e9e26fdbfa4c7f54d23bd8ae1}{EXTI\+\_\+\+IMR1\+\_\+\+IM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f42b06020fcd7ff375a0ead3f85db0}{EXTI\+\_\+\+IMR1\+\_\+\+IM0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c3931dfef9b112e4ea9417d6f5d2aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d0f559fdac46d60a21522da41a863c}{EXTI\+\_\+\+IMR1\+\_\+\+IM1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb98616b792bfc0c7b298129a6a3673}{EXTI\+\_\+\+IMR1\+\_\+\+IM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92306287f95d4950e4bd1568d1951a6}{EXTI\+\_\+\+IMR1\+\_\+\+IM2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ef33d1cc58c973df7c4e36ec3174cf}{EXTI\+\_\+\+IMR1\+\_\+\+IM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga658f5141d6d71b5fb352e99f44ee6938}{EXTI\+\_\+\+IMR1\+\_\+\+IM3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a37b70f0864c9f66856da5cf66d245}{EXTI\+\_\+\+IMR1\+\_\+\+IM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3014b3c3642a6fb2968dbcc56eb4535d}{EXTI\+\_\+\+IMR1\+\_\+\+IM4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae26c5e58b2239d0868c92046dc0e05f1}{EXTI\+\_\+\+IMR1\+\_\+\+IM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f31f2c17f0304f194e3804c919548c}{EXTI\+\_\+\+IMR1\+\_\+\+IM5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b985aee183566ac4ed97eda517234dd}{EXTI\+\_\+\+IMR1\+\_\+\+IM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga025f4616ee47a1f79910fcf3c65d5672}{EXTI\+\_\+\+IMR1\+\_\+\+IM6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb28e642123c5651492ece188bced09b}{EXTI\+\_\+\+IMR1\+\_\+\+IM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga906e5935713dcdd32cccfea7536ec547}{EXTI\+\_\+\+IMR1\+\_\+\+IM7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaded3e1e03ee9568073fe43e55b2da0}{EXTI\+\_\+\+IMR1\+\_\+\+IM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7853c80efeb994f31ae59dcbf5b832e7}{EXTI\+\_\+\+IMR1\+\_\+\+IM8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18193265978bd173dedfb912e2e5c1d}{EXTI\+\_\+\+IMR1\+\_\+\+IM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9e81862a1dad239df8b9afa8cfcf484}{EXTI\+\_\+\+IMR1\+\_\+\+IM9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8153cb7b84f435c263bdbb4c9f1602e}{EXTI\+\_\+\+IMR1\+\_\+\+IM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014dfa194dac37af3ebddbe7efb54b72}{EXTI\+\_\+\+IMR1\+\_\+\+IM10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db66607c1039a11a8e49393d7093697}{EXTI\+\_\+\+IMR1\+\_\+\+IM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20090ec310bbc616f438a4207f7dd8f}{EXTI\+\_\+\+IMR1\+\_\+\+IM11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadafb7b965518887a3e3098c12f73c3c7}{EXTI\+\_\+\+IMR1\+\_\+\+IM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbac77a8cd4244e9e8d70b5a0d515ef}{EXTI\+\_\+\+IMR1\+\_\+\+IM12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4962c2025662416f8dfd486f294dfd7e}{EXTI\+\_\+\+IMR1\+\_\+\+IM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5848b42ddaed3e12eb420f8aef1b80e3}{EXTI\+\_\+\+IMR1\+\_\+\+IM13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1563fa3b791a788e15ae48c8408d3f06}{EXTI\+\_\+\+IMR1\+\_\+\+IM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b4d5142a2d53010d20087b63e91d33}{EXTI\+\_\+\+IMR1\+\_\+\+IM14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b89e1052116258842b0cc0935d72fc6}{EXTI\+\_\+\+IMR1\+\_\+\+IM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga694e7e09df7b5b2a942b88335913e4f0}{EXTI\+\_\+\+IMR1\+\_\+\+IM15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bac4551decbfbbb98e8a5e19f526a39}{EXTI\+\_\+\+IMR1\+\_\+\+IM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a7d1869b0c0916f48c7a99e9dfdaa}{EXTI\+\_\+\+IMR1\+\_\+\+IM16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279a6b8fad429681c2d78085cb0c6f5a}{EXTI\+\_\+\+IMR1\+\_\+\+IM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7adf120051dcc543abdb29c008694b}{EXTI\+\_\+\+IMR1\+\_\+\+IM17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226e1af2518349964010b359a27dea2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20817f14762d0f47d94d2fee7e19980c}{EXTI\+\_\+\+IMR1\+\_\+\+IM18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1f64187c69e561662e99b8d1cac3ac4}{EXTI\+\_\+\+IMR1\+\_\+\+IM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adb626e8129960e971bd2a07790dfe5}{EXTI\+\_\+\+IMR1\+\_\+\+IM19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c906952cfd83d59c5db12a50f0cd8d1}{EXTI\+\_\+\+IMR1\+\_\+\+IM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43c5dbf4d08dbd8344aca850f46851b3}{EXTI\+\_\+\+IMR1\+\_\+\+IM20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcc1164a7c9628817e0be18db178a2e}{EXTI\+\_\+\+IMR1\+\_\+\+IM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf181a6ae97c2f3d24a099cfc580e0f07}{EXTI\+\_\+\+IMR1\+\_\+\+IM21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a588942e7cd5fe77afcb0d8d43b8c5}{EXTI\+\_\+\+IMR1\+\_\+\+IM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa1468a68343da3412682e012ba69ba}{EXTI\+\_\+\+IMR1\+\_\+\+IM22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4d3c64cb86bad3f7f1f43f614ef34f}{EXTI\+\_\+\+IMR1\+\_\+\+IM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b5b078ed53b1f76c105398c9d33180}{EXTI\+\_\+\+IMR1\+\_\+\+IM23\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25f38f19a139df71bfe597f649c96f08}{EXTI\+\_\+\+IMR1\+\_\+\+IM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga031caa7c15af0ae0d54b3e69de1623e5}{EXTI\+\_\+\+IMR1\+\_\+\+IM24\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaad02bd55120cd25badd4cb3785b152f}{EXTI\+\_\+\+IMR1\+\_\+\+IM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa27b09d02d1e543e201b563cbf1f1182}{EXTI\+\_\+\+IMR1\+\_\+\+IM25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga317909c5bf2a6ef54fd2d5e6fb1fbfa6}{EXTI\+\_\+\+IMR1\+\_\+\+IM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b08af846b714a4ab718336ea6c5fb9}{EXTI\+\_\+\+IMR1\+\_\+\+IM26\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3983785743d35d1cab919a25de1a583}{EXTI\+\_\+\+IMR1\+\_\+\+IM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1d81584fc0834f4b6d0af327be12b6}{EXTI\+\_\+\+IMR1\+\_\+\+IM27\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045dfba3673ba30828bcf63b03c768f7}{EXTI\+\_\+\+IMR1\+\_\+\+IM28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbef0da2107e184320bdfb70f183088c}{EXTI\+\_\+\+IMR1\+\_\+\+IM28\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690d2335a127df0dd20e52921ac5466c}{EXTI\+\_\+\+IMR1\+\_\+\+IM29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d3e280cd1e68a1be511612f21ac1da}{EXTI\+\_\+\+IMR1\+\_\+\+IM29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga007ffdff3550d9bccfabea1d2f27b206}{EXTI\+\_\+\+IMR1\+\_\+\+IM30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d21792be40efe0bb448a8f08a7f31a9}{EXTI\+\_\+\+IMR1\+\_\+\+IM30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae587966adfea396ebe0b1ef5e1f683f4}{EXTI\+\_\+\+IMR1\+\_\+\+IM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7307fd01ac2d3123bd4de805330a89aa}{EXTI\+\_\+\+IMR1\+\_\+\+IM31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fdcb30cc5bf0a600f5894f84012202c}{EXTI\+\_\+\+IMR1\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6de5e725478878d8c3250db79c8fa5}{EXTI\+\_\+\+IMR1\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2afd48d09cfb87d68809c58a95472fb6}{EXTI\+\_\+\+EMR1\+\_\+\+EM0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e11b6b839fe35d1970a3b691afdd26}{EXTI\+\_\+\+EMR1\+\_\+\+EM0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae06a6a531ec53ff20dde0456ca5c638c}{EXTI\+\_\+\+EMR1\+\_\+\+EM1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb79c5f6557919ba0fb37687f4694f5f}{EXTI\+\_\+\+EMR1\+\_\+\+EM1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f7253dc04390084158db4ac4cf55aa0}{EXTI\+\_\+\+EMR1\+\_\+\+EM2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga531e4ba6d4d5bf294324ac7307ab363a}{EXTI\+\_\+\+EMR1\+\_\+\+EM2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05bbdaa2b221154fd847f5d857a17080}{EXTI\+\_\+\+EMR1\+\_\+\+EM3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3164d6ea1aefb1e92a742cbb027e1497}{EXTI\+\_\+\+EMR1\+\_\+\+EM3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46368343defa0387fb67a748eae20dfb}{EXTI\+\_\+\+EMR1\+\_\+\+EM4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2672f92c8e414edd6ae0d628a6956db}{EXTI\+\_\+\+EMR1\+\_\+\+EM4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71acf82905a434d12cb76dc2338ace66}{EXTI\+\_\+\+EMR1\+\_\+\+EM5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988b22dd34c206f4ed7e1854c3d02262}{EXTI\+\_\+\+EMR1\+\_\+\+EM5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b1a2278ad2235095804912fb1a45b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace57a3c3958d21af417d242760bdfd5a}{EXTI\+\_\+\+EMR1\+\_\+\+EM6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352600168d2da5960124d01fc404f15d}{EXTI\+\_\+\+EMR1\+\_\+\+EM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8769ae0218c535263164bab3b623346}{EXTI\+\_\+\+EMR1\+\_\+\+EM7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d7e479303396cc59c0f5e46a3ec205}{EXTI\+\_\+\+EMR1\+\_\+\+EM8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8642b695914cbf948298e1afa4cba891}{EXTI\+\_\+\+EMR1\+\_\+\+EM8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64bf4417d17ee6dbe04fd23746281014}{EXTI\+\_\+\+EMR1\+\_\+\+EM9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77194467df298b0692e14f6ca06c7ca3}{EXTI\+\_\+\+EMR1\+\_\+\+EM9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7bfe67d1747aa934a035766d75b3c9}{EXTI\+\_\+\+EMR1\+\_\+\+EM10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4998699f2707182f3ebad67b9745c4e5}{EXTI\+\_\+\+EMR1\+\_\+\+EM10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6fe632805ed87a13ceead43312a3f47}{EXTI\+\_\+\+EMR1\+\_\+\+EM11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d4b20b706b12ec6df472db1d377b88}{EXTI\+\_\+\+EMR1\+\_\+\+EM11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d7d8f172638887e1cbe8b45675ac6a}{EXTI\+\_\+\+EMR1\+\_\+\+EM12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac45a400878cfb23979b72c48a268f3}{EXTI\+\_\+\+EMR1\+\_\+\+EM12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4e767c6892865a0ec12b89b254a8bc3}{EXTI\+\_\+\+EMR1\+\_\+\+EM13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9686157418e65ec2c03108aff803ff}{EXTI\+\_\+\+EMR1\+\_\+\+EM13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17bea6be6d7a32d2460c36a7d524c1b7}{EXTI\+\_\+\+EMR1\+\_\+\+EM14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a5493bbf61f6b582c84fdc8ebdfabe9}{EXTI\+\_\+\+EMR1\+\_\+\+EM14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590b66e93724f03d4d07ab1ae3842934}{EXTI\+\_\+\+EMR1\+\_\+\+EM15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cab17bc35637455413f3025f1b41acc}{EXTI\+\_\+\+EMR1\+\_\+\+EM15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6c0843c6f6e8fc77fc87567ad1ae00}{EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbc56e042dc83b1be5551305b07cc0c}{EXTI\+\_\+\+EMR1\+\_\+\+EM16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a6c0843c6f6e8fc77fc87567ad1ae00}{EXTI\+\_\+\+EMR1\+\_\+\+EM16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47aed69544022d8e5c09446e16fccacf}{EXTI\+\_\+\+EMR1\+\_\+\+EM17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6892a50c2596f4efd0d73fa6fb7863d2}{EXTI\+\_\+\+EMR1\+\_\+\+EM17\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4109175184f0832af835ae75fcde4a14}{EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab4eb503317046815b203c3ca11db31}{EXTI\+\_\+\+EMR1\+\_\+\+EM18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4109175184f0832af835ae75fcde4a14}{EXTI\+\_\+\+EMR1\+\_\+\+EM18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315bd5207cd3292266d1218fa39b9bf5}{EXTI\+\_\+\+EMR1\+\_\+\+EM19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3968a578a56b157d4da68e8654b55d0f}{EXTI\+\_\+\+EMR1\+\_\+\+EM19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dec367d98c133c3f6902f3716c67dbb}{EXTI\+\_\+\+EMR1\+\_\+\+EM20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0aeb59f234122592d381155d31a92c}{EXTI\+\_\+\+EMR1\+\_\+\+EM20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f4e00086202963c7c1bf226efaea1c}{EXTI\+\_\+\+EMR1\+\_\+\+EM21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac802bfea19ceb03059c8fbf330d042c3}{EXTI\+\_\+\+EMR1\+\_\+\+EM21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e72400d7177abb5fa53ea0335fcf6ae}{EXTI\+\_\+\+EMR1\+\_\+\+EM22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a7ca91266eba269dbc8469c1e0b92a}{EXTI\+\_\+\+EMR1\+\_\+\+EM22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7806f42e02a5a2abcde24acc024c8e96}{EXTI\+\_\+\+EMR1\+\_\+\+EM23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64a64fa5d603050f5599b262582521d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM23\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea41a6d2bef55ff5bfb93828ee5b458}{EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a06313c55836447926088dc793c4fd}{EXTI\+\_\+\+EMR1\+\_\+\+EM24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ea41a6d2bef55ff5bfb93828ee5b458}{EXTI\+\_\+\+EMR1\+\_\+\+EM24\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7216555b4148f5c5ae1654ee697b6f6}{EXTI\+\_\+\+EMR1\+\_\+\+EM25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae33aeb5e97432f52e3ed720bf87f0f2b}{EXTI\+\_\+\+EMR1\+\_\+\+EM25\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ddaa2d5e96d034a0f4167ef02b3da8e}{EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae44d904647e0b78b2b0b1ebff48565}{EXTI\+\_\+\+EMR1\+\_\+\+EM26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ddaa2d5e96d034a0f4167ef02b3da8e}{EXTI\+\_\+\+EMR1\+\_\+\+EM26\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376aa0e429cf09d2a0efe013ecb3daa9}{EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a72a1ccdba10ba1c02c86ad424a9f4}{EXTI\+\_\+\+EMR1\+\_\+\+EM27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376aa0e429cf09d2a0efe013ecb3daa9}{EXTI\+\_\+\+EMR1\+\_\+\+EM27\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71214595a88cddb3eb5d027068d545d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a517efb55e7251705875d9faa3fcde4}{EXTI\+\_\+\+EMR1\+\_\+\+EM28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71214595a88cddb3eb5d027068d545d7}{EXTI\+\_\+\+EMR1\+\_\+\+EM28\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf62c7010ae9dc12f6657ce08c5809eb}{EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8282996fe448d097d579f081ad7697ce}{EXTI\+\_\+\+EMR1\+\_\+\+EM29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf62c7010ae9dc12f6657ce08c5809eb}{EXTI\+\_\+\+EMR1\+\_\+\+EM29\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57aa04a83fd1131836e2ad15c1a36a4b}{EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72023982c6b86eec4f2d573d56ad8c7}{EXTI\+\_\+\+EMR1\+\_\+\+EM30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57aa04a83fd1131836e2ad15c1a36a4b}{EXTI\+\_\+\+EMR1\+\_\+\+EM30\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a031566208f2eb94309d82a80a38541}{EXTI\+\_\+\+EMR1\+\_\+\+EM31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051f33bd2802184038103fc8d07e2079}{EXTI\+\_\+\+EMR1\+\_\+\+EM31\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6bff21e548722b17199668dec68acf2}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f056e8145a1820697f5fca602b6fe6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc675bd41bb0a76b878624663c21a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514d6a2d57e5845bfbe1b1d68ec29b7a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0782791f56d09bb8e274d769afdb3c8}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dbec6fc8f14f968da630271973bb6d6}{EXTI\+\_\+\+RTSR1\+\_\+\+RT2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4974072d53fc9bd190763935e60f8a7e}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29a3b171faaadbac744fc82528182073}{EXTI\+\_\+\+RTSR1\+\_\+\+RT3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0bdaec8755d6d4269dd64324ab6c07}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cbe00ac4348e348ff78c3a6eb20f26b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a1abd80aa759bb8050a387960f7c495}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3951b511294cc7eb2e78867517077f6c}{EXTI\+\_\+\+RTSR1\+\_\+\+RT5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de90819a3d912de47f4f843709d789}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3095350dcf21464fea9359475a17cdb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae77ba5dcf668a513ef5b84533e45e919}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8859722cd5ddbe02582b4fc15ecbea4f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff997b170ecbe5557cde1fd6f03fc9df}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d4f3c2fb61fa96c0cc1154e47a81ab}{EXTI\+\_\+\+RTSR1\+\_\+\+RT8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a502af1250a5dfa7af888160e74e6f7}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f6ee70b7bcd9d625a9ef9779e70486a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b34fb6c6d11203cba1e7a904cfc1868}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97711fc12146b3ea9db1ed74b032a66b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e16b30acaa8c4c2bb547baf3ec9b3a}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6bb17971dc44db19715e2da5ed7ae45}{EXTI\+\_\+\+RTSR1\+\_\+\+RT11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fc1748eecd4bfceaa36dd1d79b94d36}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fcfd6f193368b54f873b94f97c0de4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf9a6dbd973e8e9202c1d3c3d4eb040}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb81e99ceef7b6b8ddbce37bb8c4984}{EXTI\+\_\+\+RTSR1\+\_\+\+RT13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53737548b255936ed026b36048a0732f}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed62b0987df41cb626d75348898f7e3}{EXTI\+\_\+\+RTSR1\+\_\+\+RT14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed959bca0fc5892a10e066ccd2dd7bf}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0062425d59c225405b2d5cafa76d10f4}{EXTI\+\_\+\+RTSR1\+\_\+\+RT15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ae52a0d0f2711e4972f1b1728f3466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97869a710206ddbd450690296e103466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26ae52a0d0f2711e4972f1b1728f3466}{EXTI\+\_\+\+RTSR1\+\_\+\+RT16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a38757e1896b99685310c4df911e05}{EXTI\+\_\+\+RTSR1\+\_\+\+RT18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae4290eca004780f5bcc0e85681fbdc}{EXTI\+\_\+\+RTSR1\+\_\+\+RT18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6a38757e1896b99685310c4df911e05}{EXTI\+\_\+\+RTSR1\+\_\+\+RT18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79588a3642f41c89ea7ba11d08fc9f7b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9f8a3b97a8ab03b16d1fec8fb0e006}{EXTI\+\_\+\+RTSR1\+\_\+\+RT19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79588a3642f41c89ea7ba11d08fc9f7b}{EXTI\+\_\+\+RTSR1\+\_\+\+RT19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d621c5a913e2466766e051aec54a558}{EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga721a6f14367cd9e96966057321ac1bfb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d621c5a913e2466766e051aec54a558}{EXTI\+\_\+\+RTSR1\+\_\+\+RT20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9797bae407294939871ceb00afc80beb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2248e0a7413a0ed28784ef8752628639}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9797bae407294939871ceb00afc80beb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad95adf212da62cac2f4a0af0a0cf26fb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8132bb47cc6f36482abe82d01e147149}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad95adf212da62cac2f4a0af0a0cf26fb}{EXTI\+\_\+\+RTSR1\+\_\+\+RT22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209889f21ba08ebf88d6c9457beb77cf}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed26148136ad51468b9d0a66ea5f12e2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80ecbb9c921eda4885e3cf81a458ab45}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5300a230371896b925e5a2f3fb4be480}{EXTI\+\_\+\+FTSR1\+\_\+\+FT1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga213cb9c3578baa0cacf9927eed8863f9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3d6a2e29c6db6c3fc0cdea6acf3c1b5}{EXTI\+\_\+\+FTSR1\+\_\+\+FT2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga255fe73433e37c6fe1615dd0098c6260}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec2b117f32b307b167c7592d4624b9b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb954d551c600e8b9e08c22c310d9e03}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ad7bb9c52dee32a35e285bf1538d97c}{EXTI\+\_\+\+FTSR1\+\_\+\+FT4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99872e576c9227a5aae6872743d0d8c3}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24d3992ed0d850f814be539aabb91eda}{EXTI\+\_\+\+FTSR1\+\_\+\+FT5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7da46f6c3212ad6ac7db4b447f6ff01}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe0c32b25c265a1efa448733d276221}{EXTI\+\_\+\+FTSR1\+\_\+\+FT6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81471817661fc0b1b2b7d77a69c419e7}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga930ed7defb8024ee51badba8f3342d51}{EXTI\+\_\+\+FTSR1\+\_\+\+FT7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea7326e04f8a9ab9459ba7685ed86b9}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15115f5a34273b2f0790db563915bd20}{EXTI\+\_\+\+FTSR1\+\_\+\+FT8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadff1452aaa80ba824f1c9512d153b8dc}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89c06b57f23683c733ad316f46cd9f06}{EXTI\+\_\+\+FTSR1\+\_\+\+FT9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa77ab895851c3c41f0723b0c72bc5fab}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6c1ba0b4f3a85863a2674f57514a0fa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab12f3c98bbbc82aaacd33e26cd2789ba}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94450fe67ed7859ca7456ec83ca7beeb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f6ba9c06451ebc2fcba3639a6a779a0}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9514ff56f15b6392dbbd5239f099dba6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f9accd948d854fdba6493d8e03744bb}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853424f0e742b96897995c6edab65a0f}{EXTI\+\_\+\+FTSR1\+\_\+\+FT13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b0f0ea270f54aa0ecd3af4023a9858}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b1dcf9fdc1b8b4fd6d2a1eab452d4d}{EXTI\+\_\+\+FTSR1\+\_\+\+FT14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ef0426c67b6dafbf4aae002847ac2ce}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a39999e90335f31f19f34b90f0e5ac2}{EXTI\+\_\+\+FTSR1\+\_\+\+FT15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff41d474247f6b2c8b76f793988fa6a6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ef9eae39e592af4f7d31f484fbaaa}{EXTI\+\_\+\+FTSR1\+\_\+\+FT16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9848d93616d80bf1d5eb18a3220e002}{EXTI\+\_\+\+FTSR1\+\_\+\+FT18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga072268a681b4ea3f4b9f8d876faeaa87}{EXTI\+\_\+\+FTSR1\+\_\+\+FT18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9848d93616d80bf1d5eb18a3220e002}{EXTI\+\_\+\+FTSR1\+\_\+\+FT18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c0ceceeac3a7b41c78daff962b3360}{EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e911aa29e35ff19d8f61691c4eb77d1}{EXTI\+\_\+\+FTSR1\+\_\+\+FT19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27c0ceceeac3a7b41c78daff962b3360}{EXTI\+\_\+\+FTSR1\+\_\+\+FT19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc68e3996949580b11c36240fb5995e6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc072696ac885d802663ef95e1d8fe86}{EXTI\+\_\+\+FTSR1\+\_\+\+FT20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc68e3996949580b11c36240fb5995e6}{EXTI\+\_\+\+FTSR1\+\_\+\+FT20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb2318fd101bbb4599df74ecbb11680}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103caad0cc333cff4d3c75045969fd0b}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb2318fd101bbb4599df74ecbb11680}{EXTI\+\_\+\+FTSR1\+\_\+\+FT21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99cb3667b8d0c4f20cebfe641abb3984}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8949e3c06562ffd37295d68793cf3d77}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99cb3667b8d0c4f20cebfe641abb3984}{EXTI\+\_\+\+FTSR1\+\_\+\+FT22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05b5a8cb63bf02e4134aa189fae34ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga822c499ef4b35cd172e18a35f64bd8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fb19b1afc008d8d7b6ad0926acdcd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe229858cdcebcc40011241fae18f65}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa12ac7e4e39988eab687da8f3debf40b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c35db86e88dacc2b1ec76c47fabac}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1e997989e38c8e9debdd12c145e6f0}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac38e309327428244171bc6d2351b25d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b506b5e6e42bda664de59d131df87da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga443d31484bc70ffce21cc1f2c935b8ab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3f0e59ced76a37ab7dd308f20ad14d}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99647953e08cc233a35934f50563d103}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9df63e324e9549e08ee2a16eed32983}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafae218d06e25cfcdf95cf018eb7b9a17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3a565bf8039395ee1018fbc96b9ee2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdfb4ea767acf34a5e4b9e329d916fd2}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9c2ad6d4d483c3a0477fce1df67d3e}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c285f73d5ec5a7663dd82f6b41e8ada}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73a5bcb04aefed10128844fa296e7a1a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2e4fca258d49450f0e8be423e8a32da}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d129999fcb4318b0df6b84438866235}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga286a63af757f3e1bbeccd5c00ad5615a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43fa9277109423f6baed6a423916cab}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2dc9b212e328572900472d2dcf455a}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf501ac61fc9bd206a1ed05af5034a7cc}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6239a825b527ba1ebc321bdc741768d5}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac18cc42ba779ebbad2328ba1e2f6506b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43778c8c1b2dd1799564e2b9e86cb8a8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1b93e6892ced86e4831a4a8b170c17}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fca442fcaa6ba70488fd0653d61139c}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46560400f33953bf74d67444f648edae}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff260e44c114c2edae69ddbd0c377b58}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea54f1e542f9fe029f8149098ab18bd8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1e56adfd1b75170f0439a3b2b179f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea54f1e542f9fe029f8149098ab18bd8}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6822a6bca437cd743d5a3d2d5e19875}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95e26b178056f2732f4b2074d5b1321f}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6822a6bca437cd743d5a3d2d5e19875}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04839ee46b8f53210a97a1355cf44a4}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66ebecc5b5757363603d016399c30a55}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04839ee46b8f53210a97a1355cf44a4}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e40d8db1af85ce3d9367c78b1ee3f8b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c57c9517e94390f5191ff5cb8c87bb}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e40d8db1af85ce3d9367c78b1ee3f8b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac2e74a2213778c2e959f5f5f589330}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf664b5aed998eaa5aed9ad58c676d70}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ac2e74a2213778c2e959f5f5f589330}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e430f985250afc82f6ac62f8790a6b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690f9e84c454e329196a6e82483a9213}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36e430f985250afc82f6ac62f8790a6b}{EXTI\+\_\+\+SWIER1\+\_\+\+SWI22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10457635259f8079c4ff5777ba1071e8}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a15d5ce3274be23c659744a1b7fd25f}{EXTI\+\_\+\+PR1\+\_\+\+PIF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10457635259f8079c4ff5777ba1071e8}{EXTI\+\_\+\+PR1\+\_\+\+PIF0\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac156a121bbef00120d29a85ad7f2c1b2}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga739e136817f54771016f77daea08102d}{EXTI\+\_\+\+PR1\+\_\+\+PIF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac156a121bbef00120d29a85ad7f2c1b2}{EXTI\+\_\+\+PR1\+\_\+\+PIF1\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga828ad2828782a115cab34700499b330e}{EXTI\+\_\+\+PR1\+\_\+\+PIF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93f45a4b8b7bd41194a9ff25e68f520}{EXTI\+\_\+\+PR1\+\_\+\+PIF2\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab327a738c5979868e4bea255cd5763f3}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cf380cffdf5d4eab1c881df0e00686f}{EXTI\+\_\+\+PR1\+\_\+\+PIF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab327a738c5979868e4bea255cd5763f3}{EXTI\+\_\+\+PR1\+\_\+\+PIF3\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122d977807478936fc7406c3f139bcf6}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga291bcd9c3bb8aa3b878dcdffbc72822d}{EXTI\+\_\+\+PR1\+\_\+\+PIF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga122d977807478936fc7406c3f139bcf6}{EXTI\+\_\+\+PR1\+\_\+\+PIF4\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0659bc32e4cc2c7f9f188c9fce67746e}{EXTI\+\_\+\+PR1\+\_\+\+PIF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga461e9ea65e9764cf18be791ca5a1a8a9}{EXTI\+\_\+\+PR1\+\_\+\+PIF5\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e90ad8230427fdd2a7e9fe644666fe}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4410b8a994cbb681fd1652a21087b7f5}{EXTI\+\_\+\+PR1\+\_\+\+PIF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e90ad8230427fdd2a7e9fe644666fe}{EXTI\+\_\+\+PR1\+\_\+\+PIF6\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e81851f1c71d274c3da1891f60be30c}{EXTI\+\_\+\+PR1\+\_\+\+PIF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66dbcfe3233eb2d0e650fde3bc14ef7}{EXTI\+\_\+\+PR1\+\_\+\+PIF7\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa919b977684430cc30236169d4425d6b}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga509be357198911032a9135076f95033e}{EXTI\+\_\+\+PR1\+\_\+\+PIF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa919b977684430cc30236169d4425d6b}{EXTI\+\_\+\+PR1\+\_\+\+PIF8\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08c06e9b632cefb95e0de83d8f9f61a}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c9e6983c2c35d089467e1814bd6c1ad}{EXTI\+\_\+\+PR1\+\_\+\+PIF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab08c06e9b632cefb95e0de83d8f9f61a}{EXTI\+\_\+\+PR1\+\_\+\+PIF9\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481579973729f68fca32cb2dd26cdb7b}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a542c450c3297062e07456b5700fec}{EXTI\+\_\+\+PR1\+\_\+\+PIF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga481579973729f68fca32cb2dd26cdb7b}{EXTI\+\_\+\+PR1\+\_\+\+PIF10\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1380de67a96cad335c1863c19f9798}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b8aea6b33a7b14d6f2171069d95ca}{EXTI\+\_\+\+PR1\+\_\+\+PIF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef1380de67a96cad335c1863c19f9798}{EXTI\+\_\+\+PR1\+\_\+\+PIF11\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88671277972e4a3579b7f70877646f6d}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecc60519bff381ae5e449a5fc630c2a}{EXTI\+\_\+\+PR1\+\_\+\+PIF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88671277972e4a3579b7f70877646f6d}{EXTI\+\_\+\+PR1\+\_\+\+PIF12\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga818df633e6c3320a2de6297774185197}{EXTI\+\_\+\+PR1\+\_\+\+PIF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e5be5f2a26fa3d2d26827a0375b7d1c}{EXTI\+\_\+\+PR1\+\_\+\+PIF13\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01ceef88b2ddd4555020a8b2784cca4f}{EXTI\+\_\+\+PR1\+\_\+\+PIF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadc1bc8d5831e5d2ebfd04eb9e62ecc1}{EXTI\+\_\+\+PR1\+\_\+\+PIF14\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f98978924a53ccdb77fcc03d7174fde}{EXTI\+\_\+\+PR1\+\_\+\+PIF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad73bdb9aad3c12bbe2cecc3745004f5d}{EXTI\+\_\+\+PR1\+\_\+\+PIF15\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08cf49821914f84ab220fa8b91451674}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c511277c9965314d6c2c6355e14d3e4}{EXTI\+\_\+\+PR1\+\_\+\+PIF16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08cf49821914f84ab220fa8b91451674}{EXTI\+\_\+\+PR1\+\_\+\+PIF16\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6362c830d4fa0ce4732f2aeb032cf2b}{EXTI\+\_\+\+PR1\+\_\+\+PIF18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206513ed1272a83f804fd0163f3e2d04}{EXTI\+\_\+\+PR1\+\_\+\+PIF18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6362c830d4fa0ce4732f2aeb032cf2b}{EXTI\+\_\+\+PR1\+\_\+\+PIF18\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1411be0343e9eca5c4cd9f1aff8ffc9}{EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga816e423db0662553aeded23405949145}{EXTI\+\_\+\+PR1\+\_\+\+PIF19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1411be0343e9eca5c4cd9f1aff8ffc9}{EXTI\+\_\+\+PR1\+\_\+\+PIF19\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0195cdda7f1fa02835d97fc220ba55}{EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34bd548367e6b2225c27ca2a569affa3}{EXTI\+\_\+\+PR1\+\_\+\+PIF20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace0195cdda7f1fa02835d97fc220ba55}{EXTI\+\_\+\+PR1\+\_\+\+PIF20\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60236251e550e233db4b7851a75f0e38}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fd747315627c7acd8a870c8d743930}{EXTI\+\_\+\+PR1\+\_\+\+PIF21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60236251e550e233db4b7851a75f0e38}{EXTI\+\_\+\+PR1\+\_\+\+PIF21\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764a4e5b37f0049282640e2403f087b}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d3b54143cc4f9f82d2f6ee80b8a298}{EXTI\+\_\+\+PR1\+\_\+\+PIF22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764a4e5b37f0049282640e2403f087b}{EXTI\+\_\+\+PR1\+\_\+\+PIF22\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a63f1099eb607872249ecec558f6}{EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ef7117f4a02d3b0091032e2333ab90}{EXTI\+\_\+\+IMR2\+\_\+\+IM32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8135a63f1099eb607872249ecec558f6}{EXTI\+\_\+\+IMR2\+\_\+\+IM32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5211c6c9f8b28b3f1f6a6b970f42dd}{EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fdeeaf7fc1d77abd9d973a14fda650b}{EXTI\+\_\+\+IMR2\+\_\+\+IM33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f5211c6c9f8b28b3f1f6a6b970f42dd}{EXTI\+\_\+\+IMR2\+\_\+\+IM33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc35e911e950e87830b0ce7696168204}{EXTI\+\_\+\+IMR2\+\_\+\+IM34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeca63ef9908faf98055e62f00ae63e69}{EXTI\+\_\+\+IMR2\+\_\+\+IM34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11b2e818a950f14e5dfe043ee8a232a}{EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ecc8d0d6db5a9d9e08d5274c45e726}{EXTI\+\_\+\+IMR2\+\_\+\+IM35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf11b2e818a950f14e5dfe043ee8a232a}{EXTI\+\_\+\+IMR2\+\_\+\+IM35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff7a2fb9c4f2232f5603f45091a7031f}{EXTI\+\_\+\+IMR2\+\_\+\+IM36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905395fde4979edbdb70ade62ad7007}{EXTI\+\_\+\+IMR2\+\_\+\+IM36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee539b1022ffcdc64430836c8102952f}{EXTI\+\_\+\+IMR2\+\_\+\+IM37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd53ce59460d42263711b46c0113e8aa}{EXTI\+\_\+\+IMR2\+\_\+\+IM37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c7613cc983adec4e575946d914be50}{EXTI\+\_\+\+IMR2\+\_\+\+IM38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde171be889b878c3c36daddb0b609e4}{EXTI\+\_\+\+IMR2\+\_\+\+IM38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4371e2b61ed9855d2734bd776ab51d11}{EXTI\+\_\+\+IMR2\+\_\+\+IM39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01f1bba74aa64b4917a33766af2f16}{EXTI\+\_\+\+IMR2\+\_\+\+IM39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a9736ea3bf615cbc74991a73aa7859}{EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeac58f586011ddbcf64ed6ea965e7a1}{EXTI\+\_\+\+IMR2\+\_\+\+IM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5a9736ea3bf615cbc74991a73aa7859}{EXTI\+\_\+\+IMR2\+\_\+\+IM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79208c18aeb1348306879f2c62af8789}{EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26be1e9bacf99f2be09c5d0585dedabc}{EXTI\+\_\+\+EMR2\+\_\+\+EM32}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79208c18aeb1348306879f2c62af8789}{EXTI\+\_\+\+EMR2\+\_\+\+EM32\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632598dd075dfc900f7c3d61bb71546}{EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad77ca88e9cf602a79086c1cc0a623f95}{EXTI\+\_\+\+EMR2\+\_\+\+EM33}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad632598dd075dfc900f7c3d61bb71546}{EXTI\+\_\+\+EMR2\+\_\+\+EM33\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59732ecb1dad1e5ded2cfe730b5f312e}{EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b27e9d6e3192dae8d5a0a84abe48f8}{EXTI\+\_\+\+EMR2\+\_\+\+EM34}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59732ecb1dad1e5ded2cfe730b5f312e}{EXTI\+\_\+\+EMR2\+\_\+\+EM34\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9f29c7c664f6abc3a3aff40bf30c00}{EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb772d3c4f30b6a502d70d94ebd1169b}{EXTI\+\_\+\+EMR2\+\_\+\+EM35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f9f29c7c664f6abc3a3aff40bf30c00}{EXTI\+\_\+\+EMR2\+\_\+\+EM35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8bfa75055b903ba2fff6b3adaee28}{EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2e09492cbf666e5361156993c5288c6}{EXTI\+\_\+\+EMR2\+\_\+\+EM36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd8bfa75055b903ba2fff6b3adaee28}{EXTI\+\_\+\+EMR2\+\_\+\+EM36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c656c535a87a63990f61153ee0ab1}{EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86904cef72908be8734827f2754c48ee}{EXTI\+\_\+\+EMR2\+\_\+\+EM37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga811c656c535a87a63990f61153ee0ab1}{EXTI\+\_\+\+EMR2\+\_\+\+EM37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c705cbbe1d8b65795ae7980ba3a02b8}{EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41dd58e4f519d31dd9ed5681416d634e}{EXTI\+\_\+\+EMR2\+\_\+\+EM38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c705cbbe1d8b65795ae7980ba3a02b8}{EXTI\+\_\+\+EMR2\+\_\+\+EM38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b256d30e548f0489a7004a94059e00}{EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575cb0d294b49be5f29bdb33c78b4526}{EXTI\+\_\+\+EMR2\+\_\+\+EM39}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b256d30e548f0489a7004a94059e00}{EXTI\+\_\+\+EMR2\+\_\+\+EM39\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b3f5fe087e155f87fc6c786a2e58e6}{EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284f9c90df0546f54d5b5f472a8a7e02}{EXTI\+\_\+\+EMR2\+\_\+\+EM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58b3f5fe087e155f87fc6c786a2e58e6}{EXTI\+\_\+\+EMR2\+\_\+\+EM\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebdd78e04bf88b491595a86a40be0c2a}{EXTI\+\_\+\+RTSR2\+\_\+\+RT35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75eb5ec83d357b12458f967cec55d693}{EXTI\+\_\+\+RTSR2\+\_\+\+RT35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebdd78e04bf88b491595a86a40be0c2a}{EXTI\+\_\+\+RTSR2\+\_\+\+RT35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2117994390fab6821ec4667f6818f979}{EXTI\+\_\+\+RTSR2\+\_\+\+RT36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7895116f239c52b0b4ef9db38c632}{EXTI\+\_\+\+RTSR2\+\_\+\+RT36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2117994390fab6821ec4667f6818f979}{EXTI\+\_\+\+RTSR2\+\_\+\+RT36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c2ecc10f75ed59b3d2d25c1819cdc0}{EXTI\+\_\+\+RTSR2\+\_\+\+RT37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352db8a1c0cea0368f5223552ee64c95}{EXTI\+\_\+\+RTSR2\+\_\+\+RT37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57c2ecc10f75ed59b3d2d25c1819cdc0}{EXTI\+\_\+\+RTSR2\+\_\+\+RT37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f1cea3f389c5e9178548287933a371}{EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679c525ada9c4c7e8132a05d46087859}{EXTI\+\_\+\+RTSR2\+\_\+\+RT38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6f1cea3f389c5e9178548287933a371}{EXTI\+\_\+\+RTSR2\+\_\+\+RT38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26113237fe289cd785532fbb1009692b}{EXTI\+\_\+\+FTSR2\+\_\+\+FT35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc5c542983297f29737b33f7d62f3c2}{EXTI\+\_\+\+FTSR2\+\_\+\+FT35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26113237fe289cd785532fbb1009692b}{EXTI\+\_\+\+FTSR2\+\_\+\+FT35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c125a73da83aa0a0eb9235ff59b73d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f9930a9e4ef18dff8a1bfb57b36209d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c125a73da83aa0a0eb9235ff59b73d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade46279c9edb6e58e179fc7ac554479d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21e1d86c2cbfdcb5130afe8ff174b521}{EXTI\+\_\+\+FTSR2\+\_\+\+FT37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade46279c9edb6e58e179fc7ac554479d}{EXTI\+\_\+\+FTSR2\+\_\+\+FT37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd90787a2a6cc644abe64bad6361f6b}{EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c071cec097857d6d3599bf743079d95}{EXTI\+\_\+\+FTSR2\+\_\+\+FT38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd90787a2a6cc644abe64bad6361f6b}{EXTI\+\_\+\+FTSR2\+\_\+\+FT38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f3f9ac926dc1636fa70074f710eb5c}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9453ce6fc270292b457378bbd45983bc}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f3f9ac926dc1636fa70074f710eb5c}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbff43c996ef609748c2c7df381cec7e}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727fe65f6ddcbd674df02481f192f7fe}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbff43c996ef609748c2c7df381cec7e}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae478bb40250c3c9329a5327f6bbb6}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39c78621e300c4f67dd1d0bcf051f16}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ae478bb40250c3c9329a5327f6bbb6}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82ea58896cefab56738cfd0463a8ca7}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga538446209596aff09cf19a23806ffc1b}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82ea58896cefab56738cfd0463a8ca7}{EXTI\+\_\+\+SWIER2\+\_\+\+SWI38\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF35\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5934cc62ff384d86a2fa8b59b7ab2a75}{EXTI\+\_\+\+PR2\+\_\+\+PIF35\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF35\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a2cdf766f561110036eb52ebeed0c23}{EXTI\+\_\+\+PR2\+\_\+\+PIF35}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5934cc62ff384d86a2fa8b59b7ab2a75}{EXTI\+\_\+\+PR2\+\_\+\+PIF35\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF36\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24188fe9bdac955f7deb877a1f7277b}{EXTI\+\_\+\+PR2\+\_\+\+PIF36\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF36\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48a5118d4ec4e4000b7371276aa9b2df}{EXTI\+\_\+\+PR2\+\_\+\+PIF36}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad24188fe9bdac955f7deb877a1f7277b}{EXTI\+\_\+\+PR2\+\_\+\+PIF36\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF37\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1147214c7d624ee80a633f4ef152b54}{EXTI\+\_\+\+PR2\+\_\+\+PIF37\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF37\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9189255b7081174b12cf4d1b44e1c68d}{EXTI\+\_\+\+PR2\+\_\+\+PIF37}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1147214c7d624ee80a633f4ef152b54}{EXTI\+\_\+\+PR2\+\_\+\+PIF37\+\_\+\+Msk}}
\item 
\#define {\bfseries EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794937f66865dc3fb190218e6bc699ae}{EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Msk}}~(0x1\+UL $<$$<$ EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5fa96add686bac9aed047fa0549fc8d}{EXTI\+\_\+\+PR2\+\_\+\+PIF38}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga794937f66865dc3fb190218e6bc699ae}{EXTI\+\_\+\+PR2\+\_\+\+PIF38\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdcd07c55bf5197e31d5ad9ab61747a3}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0\+WS}~(0x00000000\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1\+WS}~(0x00000001\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+2\+WS}~(0x00000002\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+3\+WS}~(0x00000003\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+4\+WS}~(0x00000004\+UL)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+PRFTEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga727504c465ce30a499631159bc419179}{FLASH\+\_\+\+ACR\+\_\+\+PRFTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b43999203bce2ccdea6eba1f9925b9}{FLASH\+\_\+\+ACR\+\_\+\+ICEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d8386ca0c38a2a5546714a068e63d5}{FLASH\+\_\+\+ACR\+\_\+\+DCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+ICRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga009d7ec202f2ec4e6322d6051731dcea}{FLASH\+\_\+\+ACR\+\_\+\+ICRST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+DCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab292276bf617270acde9e91828cbaede}{FLASH\+\_\+\+ACR\+\_\+\+DCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdefe9f6d86431c2b254aa5cd02616d1}{FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e344e1a7d1c78c8c9b22e83cb96cda}{FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdefe9f6d86431c2b254aa5cd02616d1}{FLASH\+\_\+\+ACR\+\_\+\+RUN\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab550ccebb2fcea69b39f4de976666bb8}{FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe351b40c2a8d34733c07234d3bcba4}{FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab550ccebb2fcea69b39f4de976666bb8}{FLASH\+\_\+\+ACR\+\_\+\+SLEEP\+\_\+\+PD\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+EOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga386f68b5d2c3622b29811577932360ed}{FLASH\+\_\+\+SR\+\_\+\+EOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc6b83794dbfe429f2f2e78f3806962}{FLASH\+\_\+\+SR\+\_\+\+OPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PROGERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd47983e10b1ce9c0cc5f42c34d373}{FLASH\+\_\+\+SR\+\_\+\+PROGERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+WRPERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a2ec1cfe4fece014bacf2c1332e659}{FLASH\+\_\+\+SR\+\_\+\+WRPERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGAERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433ad5d791f6ffcb202165a0131d00de}{FLASH\+\_\+\+SR\+\_\+\+PGAERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+SIZERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db57d912111108537a3eaf9eb758ae7}{FLASH\+\_\+\+SR\+\_\+\+SIZERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+PGSERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf315476e1c4d69765908a72e0d1946be}{FLASH\+\_\+\+SR\+\_\+\+PGSERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+MISERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83861ee6528a0e3a397b2f9e096fab29}{FLASH\+\_\+\+SR\+\_\+\+MISERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+FASTERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48fb95ef8e7e6b31a11fede8b86bad33}{FLASH\+\_\+\+SR\+\_\+\+FASTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+RDERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d0e0debbd78e7ce2553cea4f904fd8}{FLASH\+\_\+\+SR\+\_\+\+RDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+OPTVERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae279970931fdbe11b18608b0a58c83e7}{FLASH\+\_\+\+SR\+\_\+\+OPTVERR\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+SR\+\_\+\+BSY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3564806c8fbd6e0b6ddde539c3e37045}{FLASH\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc468bdb6b58e9db0f91752dea96b1a}{FLASH\+\_\+\+CR\+\_\+\+PG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ebb9718882d5ced359b67417421da6b}{FLASH\+\_\+\+CR\+\_\+\+PER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60750e83578469bb065bc073919e3e45}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60750e83578469bb065bc073919e3e45}{FLASH\+\_\+\+CR\+\_\+\+MER1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+PNB}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1f55759d1dd1b685b59a59662aa4e47}{FLASH\+\_\+\+CR\+\_\+\+PNB\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3478c82ec35004ec20ad53f6d39310}{FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+BKER}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d3478c82ec35004ec20ad53f6d39310}{FLASH\+\_\+\+CR\+\_\+\+BKER\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ffe11268f3994451d06818a909179}{FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+MER2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ffe11268f3994451d06818a909179}{FLASH\+\_\+\+CR\+\_\+\+MER2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce773f84ec7782c408a8d9cef09f496}{FLASH\+\_\+\+CR\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTSTRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b32caccb440e31387c7c668d4cffa7}{FLASH\+\_\+\+CR\+\_\+\+OPTSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+FSTPG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0b70f82a409108a90cb35c0cbf8b00}{FLASH\+\_\+\+CR\+\_\+\+FSTPG\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+EOPIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0866e1ddcbf0e7a895ca9a4794db4bd}{FLASH\+\_\+\+CR\+\_\+\+EOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+ERRIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9f1e535996ab89de1ca07a32a11e526}{FLASH\+\_\+\+CR\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3a080e6c25fb66b1521928a00c855}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+RDERRIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd3a080e6c25fb66b1521928a00c855}{FLASH\+\_\+\+CR\+\_\+\+RDERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d932ff27f0cdc1a36e8af25d369081}{FLASH\+\_\+\+CR\+\_\+\+OBL\+\_\+\+LAUNCH\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+OPTLOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ffe81601a398cefe6f047f772a512a}{FLASH\+\_\+\+CR\+\_\+\+OPTLOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+CR\+\_\+\+LOCK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7954a2bc4dd25495e8c164454817a966}{FLASH\+\_\+\+CR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga608d6fad4d124cc2a92253ca121fa97f}{FLASH\+\_\+\+ECCR\+\_\+\+ADDR\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391933d994c03921e29a7c45ec5bd27c}{FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga391933d994c03921e29a7c45ec5bd27c}{FLASH\+\_\+\+ECCR\+\_\+\+BK\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ee260455ce39ba4b855df6aa84f038c}{FLASH\+\_\+\+ECCR\+\_\+\+SYSF\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb5bcc2f952eea305a849a34f87ee5a}{FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb5bcc2f952eea305a849a34f87ee5a}{FLASH\+\_\+\+ECCR\+\_\+\+ECCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga905bed05e9ada2f968a4abc5a1f308f3}{FLASH\+\_\+\+ECCR\+\_\+\+ECCC\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+ECCR\+\_\+\+ECCD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbad1648ebc2138c85d3e4e3870f772}{FLASH\+\_\+\+ECCR\+\_\+\+ECCD\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaef7a914d7c984b49f310256f2917208}{FLASH\+\_\+\+OPTR\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1bf0815f5a0ac875792a80d00d6b728}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1bf0815f5a0ac875792a80d00d6b728}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d4565fab0d7bc0d0d716f5cca2c74e5}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+0}}~(0x0\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga363dcbb44b36b39793ffca4b853c7ab4}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+1}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf7343e5c2156b55af67e2f289583b5}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+2}}~(0x2\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70135fcd60396a801bf22da5712fabe0}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+3}}~(0x3\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2064814810437d1db18555fb746aa9}{FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+4}}~(0x4\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BOR\+\_\+\+LEV\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a661846fb85a87a54375078047f2330}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab35c9de7bd3fdf80e8d19962b2636e87}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f4b3af56ffe8d024b6fe158d0611e9}{FLASH\+\_\+\+OPTR\+\_\+n\+RST\+\_\+\+SHDW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e00145c01a860a10b533c5509807696}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac608586327b23f907d92637d3a3b5b77}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8c82333fc841a4b2d57c520e25c343}{FLASH\+\_\+\+OPTR\+\_\+\+IWDG\+\_\+\+STDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84398d7ac1a9a3f6e5ea9b346394ec85}{FLASH\+\_\+\+OPTR\+\_\+\+WWDG\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3cf5c49bb2fac95de4638b92cdeb1a}{FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+BFB2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff3cf5c49bb2fac95de4638b92cdeb1a}{FLASH\+\_\+\+OPTR\+\_\+\+BFB2\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+DUALBANK\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7016d01390ba4b3c33b175e1d7eda81e}{FLASH\+\_\+\+OPTR\+\_\+\+DUALBANK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+DUALBANK\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+DUALBANK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7016d01390ba4b3c33b175e1d7eda81e}{FLASH\+\_\+\+OPTR\+\_\+\+DUALBANK\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258f688bad4199c6aa053c9c4ad1bb43}{FLASH\+\_\+\+OPTR\+\_\+n\+BOOT1\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3afd40f028cc88b5bcd0a5e392882f}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a3afd40f028cc88b5bcd0a5e392882f}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259510b55797ea574e549d4facced86b}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga259510b55797ea574e549d4facced86b}{FLASH\+\_\+\+OPTR\+\_\+\+SRAM2\+\_\+\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891b8c7381019f4fd48599f4c5b10253}{FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891b8c7381019f4fd48599f4c5b10253}{FLASH\+\_\+\+PCROP1\+SR\+\_\+\+PCROP1\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ec1c9a08d33a2756b2eaae00cc705f}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ec1c9a08d33a2756b2eaae00cc705f}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP1\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afcd401bb7265097723026385dfc7a4}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3afcd401bb7265097723026385dfc7a4}{FLASH\+\_\+\+PCROP1\+ER\+\_\+\+PCROP\+\_\+\+RDP\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be90ea8d520502e62641dd0e834f096}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a22ddd46eea1f85710528d5eb33bb4}{FLASH\+\_\+\+WRP1\+AR\+\_\+\+WRP1\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga576b462c86a539f578618f35b1c372ee}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd3ec1eebfe8573aae9b9c59e0b6264f}{FLASH\+\_\+\+WRP1\+BR\+\_\+\+WRP1\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b06fcd1fafb6a137f17d7a5291b700}{FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b06fcd1fafb6a137f17d7a5291b700}{FLASH\+\_\+\+PCROP2\+SR\+\_\+\+PCROP2\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5091a8713bbb643e7c36c171737cd501}{FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5091a8713bbb643e7c36c171737cd501}{FLASH\+\_\+\+PCROP2\+ER\+\_\+\+PCROP2\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1daae628ffedac2354a599a20f9bb941}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1daae628ffedac2354a599a20f9bb941}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95eb4a564db9b2f492b34799d80494c8}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95eb4a564db9b2f492b34799d80494c8}{FLASH\+\_\+\+WRP2\+AR\+\_\+\+WRP2\+A\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d05fbacfce61cfce6d6ee7d018155b6}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d05fbacfce61cfce6d6ee7d018155b6}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+STRT\+\_\+\+Msk}}
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27b757bdeb1974165ed9afb1df99d2a}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Pos)
\item 
\#define {\bfseries FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27b757bdeb1974165ed9afb1df99d2a}{FLASH\+\_\+\+WRP2\+BR\+\_\+\+WRP2\+B\+\_\+\+END\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac584fdb8c76d8407c6653ed8ab97ccef}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae873484b8a524889aa32c553d5e72f8a}{FMC\+\_\+\+BCR1\+\_\+\+CCLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8a214706473974f9a83a608d4ed8bf}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e6aaaf5c3a78550ae8226963624489b}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee8a214706473974f9a83a608d4ed8bf}{FMC\+\_\+\+BCRx\+\_\+\+MBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cd75686a848f71b2f11928714e17d5}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b5ef3624608b114a13ae3b1555e3f9}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cd75686a848f71b2f11928714e17d5}{FMC\+\_\+\+BCRx\+\_\+\+MUXEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fad402d428574c2c268f569d21270}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02f8ffcd59ed3d8074480ee776b824b1}{FMC\+\_\+\+BCRx\+\_\+\+MTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27fad402d428574c2c268f569d21270}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d37f3727bc356135f3c8dcb6cf8c205}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4ce15ca0c75e3b0d7c67c022d7b3df}{FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MTYP\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251399789f4b1acbf07f685801357388}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc7b2a969824443050fcbe98ed77fba8}{FMC\+\_\+\+BCRx\+\_\+\+MWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga251399789f4b1acbf07f685801357388}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa79dbf444f006decf3142101db039f7a}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fdc5d2bf3f535bbd25749a834ce0c0}{FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+MWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f8e07d0b23ca6d448f6dbbbd21a56b}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade9fb0d48f45a7c73d6641f698d37995}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f8e07d0b23ca6d448f6dbbbd21a56b}{FMC\+\_\+\+BCRx\+\_\+\+FACCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3e5281f9400be4fe3d6bbe103dd5a}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa592a384c66fe0c0d9e9d16d9f27de4e}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9b3e5281f9400be4fe3d6bbe103dd5a}{FMC\+\_\+\+BCRx\+\_\+\+BURSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656d9326cc7722cce8f912227fe7353c}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed5477407a9b62a1a6f36933f01cf4f6}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656d9326cc7722cce8f912227fe7353c}{FMC\+\_\+\+BCRx\+\_\+\+WAITPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32354f802a9fee70d813ea68c457890a}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4939b39fb415f4c15dfeba1c986e1cf}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32354f802a9fee70d813ea68c457890a}{FMC\+\_\+\+BCRx\+\_\+\+WAITCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa854dfe6ebb27f291cb268c8d851d192}{FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c60dc80fab132122b4581d136d669b0}{FMC\+\_\+\+BCRx\+\_\+\+WREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa854dfe6ebb27f291cb268c8d851d192}{FMC\+\_\+\+BCRx\+\_\+\+WREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f7679f16a23cb61dc15c15e050f0ad}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0c15803bdf26cb7b611576b7bdfa}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f7679f16a23cb61dc15c15e050f0ad}{FMC\+\_\+\+BCRx\+\_\+\+WAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac049128e27c1729d21629d65f48b264c}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0854cedd5f3cba1e77c328d0b1aa03a7}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac049128e27c1729d21629d65f48b264c}{FMC\+\_\+\+BCRx\+\_\+\+EXTMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf364c9d1a19cfefd6b05298381c6d8ff}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5563562206d8ca90177b3da453651f97}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf364c9d1a19cfefd6b05298381c6d8ff}{FMC\+\_\+\+BCRx\+\_\+\+ASYNCWAIT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2ac499d293c203a48162a586e2d07}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3379277bc88eca7e309876ac963081f2}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2ac499d293c203a48162a586e2d07}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef4b0ec70fe034432e3658f659b866ce}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b75528c786afa4234c58a1078fb77c8}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b915089298515b977423b514ba470f}{FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CPSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2af02abf7ca2b98527accd9636cb1f}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga966b7de22cf4a03a341d2de404f724c6}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2af02abf7ca2b98527accd9636cb1f}{FMC\+\_\+\+BCRx\+\_\+\+CBURSTRW\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b49f535d6d82d961dbea1b53c4ab2e}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa864b2bf05088cf7e48f63129dbf683a}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73b49f535d6d82d961dbea1b53c4ab2e}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa4d0037543263f7b3034dafe193bb13}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga171f37e6447eb947c1e3f00cd0fcc365}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9caa604f1af1f5dcba5399869fa2e6}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfae8ff8be26148283cefa3640c08bc9}{FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c08c10f3c34b4810d5c491462533cfe}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f94dcf9d2587bb66d060f236753e98}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c08c10f3c34b4810d5c491462533cfe}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803f668052af6ba9fc26dfa698e18d1d}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82cea6665c4241e496816fbd76480ae7}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653dee92077380d2d1823c0d6204dc97}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7959388fdf7d70b5b181100dfec595a5}{FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aad68812fdd81886aa789bd21696c13}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de96f46c54f6c68fdadb1f79019e872}{FMC\+\_\+\+BTRx\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aad68812fdd81886aa789bd21696c13}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a2aec43200ccbdc7b45eaa8bc1083a6}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4002c2a1b342576279c8cf87185602cc}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a37e826483da6bac72d3437a1e31923}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a4d00f1b989ff84473fe317bc4e0db8}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16eda6b42cc771fb0d779328e3ba2906}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263a574caaed0358bcddadfe1b62b679}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0caedfea292f26b84745d0f36ee2321}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga416d4053215d01b582c8cd41280b188f}{FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac0ec8ef5ecb23195e0580f715690bd}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2923756ee152a1af19a87469bb63a840}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac0ec8ef5ecb23195e0580f715690bd}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3def068292588e6f4df3e6e30caf121}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaeadbedf5b0bd63d68d65615a1cb3957}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14c965ba8fbf0f5b7cf92e03c4c693f}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01851060a12cda9ab6a240ef15fe1b09}{FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae327f3b4b5b9ab315d4d5c9c32730d9}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbafdb66e6638b43f34ff89263a02783}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae327f3b4b5b9ab315d4d5c9c32730d9}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dba124384d3ded633716b3667896679}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d707a185dcc058c581e88bb3fa235d}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815e2e1f92d2b1eba50249d2230803ba}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3e07c085a25c1e04f0ec58fbbfe621}{FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c0b89f8e805a86911140b07eca0e42}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae863fd85857b0ea9988b1fb272a578e0}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c0b89f8e805a86911140b07eca0e42}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba668ab1bc649a0f8da0c48ad8d20ed}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b8058cee89011770739915c718379b2}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d9b412eafc2133cdd8eb38f8009c16b}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881ceef27bba0462f01ec61282ba35b1}{FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+DATLAT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a5f918210fbb43d6d24bf4c068ec09}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79d06dde6b9a2582478c2d3df313b2d0}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a5f918210fbb43d6d24bf4c068ec09}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07c7d677d194af3f461f182a2be22efe}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1978131a2edb949b0ae486ef489c72d8}{FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c740901799e4f61c355ee58fdec90}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98861548948fd13a0051846e0da47762}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83c740901799e4f61c355ee58fdec90}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f904b8dffaa9640b6c03401bef80667}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b70137f9fb8c9551349910974ca6935}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b1f70825e02c9c6e9c5f6f0d389744}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5df73886730bae686b559bae3ee530}{FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9119d9904577dada277ab192c1c47f07}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331b5916c57cb552d52ae840b2dc4c2f}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9119d9904577dada277ab192c1c47f07}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcb587d0229238fa49dda00a6b95a43}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8520063b109d68553554bba8b2d23333}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd87b9e15778406ea68a5bf8b9ae0e3a}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3762f834ffd423cb793a619f07d4199}{FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ADDHLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c320dee676e05ab8fc795c1d521ba}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga735dd40a69c3ae03830ed0ec7ef56a26}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c8c320dee676e05ab8fc795c1d521ba}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09779751645bc37dcb06cbdca52e60b}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c8bede30776d3bc2c1ca535c9839f3a}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c3424c3ce7e401e39acd416df8590d9}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad547817fa85a4f090c32352d395c422f}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga319a12581e1205cf9b90bd87adf868af}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad39e91cc229c24a4dcb68e20add65b4d}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f1872ce58c000c56f31d4e458dc7dde}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae88b01729a0c60cdf82d15d1c5d17199}{FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+DATAST\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91280804772b39ca410a22435c9d9f81}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c087fcb08da9a656cc64cb0a63be64}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91280804772b39ca410a22435c9d9f81}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429ede962d2ce6254ea737a258ac8022}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa34e12f8af66366f79fd698de1728ebb}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga712e75447944e7da22a9213e55439e1f}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa65144921d0b622988f563733f3fa1e1}{FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+BUSTURN\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8b09076b4dda4e7d24423ec271661f}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207b3285044731cb0c29adefff17e505}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8b09076b4dda4e7d24423ec271661f}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf4c88c69984cc5514be7cf620c306df}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga051b394b157dffab95ac5f99c0a49426}{FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+BWTRx\+\_\+\+ACCMOD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b226dd185159177700c050eaebd89c}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6524a8e5c52b642ce3cc64a065b47dc8}{FMC\+\_\+\+PCR\+\_\+\+PWAITEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4062c4c6a263064cc1f042bde7f86ecc}{FMC\+\_\+\+PCR\+\_\+\+PBKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c2bd24bad9e8ba5e56c0bf1adbc5ac1}{FMC\+\_\+\+PCR\+\_\+\+PBKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea882e39f83a7f1e3f8740f89bec836d}{FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d40acee4f143a939766ca5060dabbc5}{FMC\+\_\+\+PCR\+\_\+\+PTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea882e39f83a7f1e3f8740f89bec836d}{FMC\+\_\+\+PCR\+\_\+\+PTYP\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0267dc43fe73bd853d831334f7703cca}{FMC\+\_\+\+PCR\+\_\+\+PWID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f8516c0c1dd88ad5be2365d6b1ebf2}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98a640f2d438d41cbcc23928b4da3a7}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b52de31fd35b8dc7f4221716af7c409}{FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+PWID\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002da315c29cdb3bfd54e7599be390e2}{FMC\+\_\+\+PCR\+\_\+\+ECCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cb7955fad2fa1c4c00b94f80e6c776a}{FMC\+\_\+\+PCR\+\_\+\+ECCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac351e99858e39068f5648922532b3b83}{FMC\+\_\+\+PCR\+\_\+\+TCLR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62ec9f44bbc7379819bbf357df58ef2b}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dfb2bfc148ac53966ba85e1f9f3df5}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cd5294f9a446254bca9d4180242c60}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ddcbb186ef456e1483ed5c4569034a8}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13215b798f1f2fa9810f33332cee48af}{FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TCLR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}}~(0x\+FUL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43de633621aabb2082fe473ca03ade77}{FMC\+\_\+\+PCR\+\_\+\+TAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef10f40acb0bffeb3f0c54acda23c499}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab21b100c7beac8f93e8b71390d7911fc}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8005a8fc79fbc6223bdbfbe2a757b35e}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c4750f3b5a9ea6390d88d0d0484415}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9b704d6cc46440bcfd15ca17fe68e17}{FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+3}}~(0x8\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+TAR\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9728603378fb317f3bf09bccf54bfd93}{FMC\+\_\+\+PCR\+\_\+\+ECCPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3015d6c2d2cc60c524ac5be7b7fb441}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9fc3b26f39a0e2c37dba42f640de40}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+0}}~(0x1\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ef871b2203dbd43703a386813525df8}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+1}}~(0x2\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37ac9de3e357eb07f3d7984f52240b30}{FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+2}}~(0x4\+UL $<$$<$ FMC\+\_\+\+PCR\+\_\+\+ECCPS\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aebba9887843a75f0d74a1aadfaec5c}{FMC\+\_\+\+SR\+\_\+\+IRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e6c61b137e7d9878c4b22abc3eb805}{FMC\+\_\+\+SR\+\_\+\+IRS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1e176fe54bfbadddf0d5a1c604717c2}{FMC\+\_\+\+SR\+\_\+\+ILS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa177393f7f319fc17add811a45ead7fe}{FMC\+\_\+\+SR\+\_\+\+ILS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21b08396fc575bea43e7cdcf5f1c2e46}{FMC\+\_\+\+SR\+\_\+\+IFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41aed2dfec2e67254335ebeef38319ed}{FMC\+\_\+\+SR\+\_\+\+IFS\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aaa1d8af3b7c74a2d35ef2516a7de31}{FMC\+\_\+\+SR\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e32b88997e3f631759f08b5edd8fba}{FMC\+\_\+\+SR\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4249519a136c06341a8b3573aa3cc74d}{FMC\+\_\+\+SR\+\_\+\+ILEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13081bdd4409f571590495c5adabcecd}{FMC\+\_\+\+SR\+\_\+\+ILEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53eb6a944e89ae29d338c46aa444ff1c}{FMC\+\_\+\+SR\+\_\+\+IFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab90b14d3c29013e670d3b06e33140794}{FMC\+\_\+\+SR\+\_\+\+IFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92ff4285fb3cb9a2ea538348090006e0}{FMC\+\_\+\+SR\+\_\+\+FEMPT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84e6611e05db6d8c5aa4c7d316b90046}{FMC\+\_\+\+SR\+\_\+\+FEMPT\+\_\+\+Msk}}
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7332c8440a71870c212ae69f3d1287f4}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf90ce5a9d36e9ee0673c274d479c08e}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7332c8440a71870c212ae69f3d1287f4}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d90ad164ff34d5dd3a501e269084be6}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab2f30076413823eebc36710e86aea9}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab983a739921e778ccd649db67e8350c5}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29f5e630bda2f996885bc26438a84f3f}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a234bec8d1d3f9bf9772e068d5ed567}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7e6e598ae1be589d97771849dab9a90}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fca299f9510247ca48b2f9b0e10a1c}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f961c00dca52b5d2cb7ec18dfeb1a5a}{FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cb5e571821fca92bc076e0fe055a6}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bdb176835bd20ab1ae1232d869a430}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1cb5e571821fca92bc076e0fe055a6}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abbc02e39f32cd0c738901ee43b0b9f}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101d8a02f6364fc405f4ae9190b57d8b}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga671c7c042e6d8d065c208b406f5da561}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78dccfa7d7256f9779582f16fbe07a9a}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1b10d19c123a5666302823602433446}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20399d852f087c954fb4b77021b2554e}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b08be0e9527174305a7a75a5c4e0b85}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c08f8f447d328f33ed517e7a5409f5}{FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMWAIT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320ec0c28391154e901bd8a6a7a92bb}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3057545ddb60e892f3a9dadb66903571}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320ec0c28391154e901bd8a6a7a92bb}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c95bfd2c43727808f9e52e025d2e2a4}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2047c4a3f3d5e7f513c0fb513480b12}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bb8ef205add8629d80e48dfc5c6d7f}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8db80b359b4bbac978f734344c1ca865}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f1cb4d652c1659638da5d5b94260a8c}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eefb37a3add84fa2b160122c0d3d7a2}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e02ed8def98d1906091ef7927159a0}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76632c8e9e9b10c8e453888c7b66e995}{FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115df294463d53c376a73cddb9ae06b1}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa23b667a2f5a0321836138c9e63e25ca}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga115df294463d53c376a73cddb9ae06b1}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5aab10d0b54e5d8157cb270bb58620}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15329268b47170af8e25a8f703c5fdcc}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037412488e73d69fbbc859d1788dc7d}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1fdbddfb6acaddd7b20c8db03f6e0d}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae54d3408adbae76d0632124bf0bdfd5a}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4486c74507994312aad12067522dded}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b8df51eb34b0fb3af124dd04055af4}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4804ea9e875b8616b0bddd3ce15293ca}{FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PMEM\+\_\+\+MEMHIZ\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec682e4c2561cf75055d843e20c0573}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b5500db2d5fa97a36bb16b1edfd0b}{FMC\+\_\+\+PATT\+\_\+\+ATTSET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafec682e4c2561cf75055d843e20c0573}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5ea0293a363fe3d14102b4f0aed3c87}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd8aca16c1038a5d8aca355d63530a38}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef037cd0d8766647636df67ac044dbc1}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7869c81f47d1b1bc5dc06048936122ff}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270f9d95f1df947fd9b71d07316f491b}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e9be5157db21e22a466750617c10a4}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376387a8c3caece3e65071baad517485}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e2bc771600c2b384f32fb14a09c8b8}{FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTSET\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6523168f55b6564f7c6a46529b762f14}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef208aba330f60d546b58cfae1f1c5c}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6523168f55b6564f7c6a46529b762f14}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddaeccc1725caf8a84ba134aaf1da807}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614265be5edb61680ae071f2d3ab4efe}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b638900956b3421c78586013ec2f040}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5148de8b523081678bdf66f7784b40}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5981f4d0c175b3f9fa52945029626be}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85aa2047f8743346df75dbe59b59003c}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga554df4747e47e0b35a36bcc20d7b5039}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f1ee6ae3143dd210df6925903cb88f3}{FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTWAIT\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184e5da05305a07375bbb37ec41c773}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c2de6db92ab1e5089eadae74ed01047}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4184e5da05305a07375bbb37ec41c773}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24afe523ebffef2ff5cb9bc877c91776}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04c0c7432fd33a9d167354989c2b177}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88143cc178d033b197b8d971a2578faf}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53cb9b38d134668e5fb74433e09ef318}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeed587c4e842209c017a9c8e50672c06}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097d9fd6acaa5ed5a2b8d9755bd92952}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17592ac6bc74d368dbaf391dd4bc7b02}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb7d6e02e1197387c8908fd0ae303dd8}{FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHOLD\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1de7a2c6bf3c1e72d022cfa5e90649}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f32ef5db79c30d534b213636975756}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1de7a2c6bf3c1e72d022cfa5e90649}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f068d3b6e129165ced06c083b638d}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+0}}~(0x01\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9989b07a61d01ea711a393d919f504}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+1}}~(0x02\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8925d6d6096f8d083ac07c90d5cd9c82}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+2}}~(0x04\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b30ea19a3e957656506b7dd37a3fc54}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+3}}~(0x08\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6087b251f04c2c6d5d076f4d3744a1b}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+4}}~(0x10\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb703963f77fafd362c7a65e6442cf3c}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+5}}~(0x20\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed939c7b03ac2bfce80ecf770d414cde}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+6}}~(0x40\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f0a9ca81064b5dc58ad8d7ed60847b0}{FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+7}}~(0x80\+UL $<$$<$ FMC\+\_\+\+PATT\+\_\+\+ATTHIZ\+\_\+\+Pos)
\item 
\#define {\bfseries FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b75f2917fea3a099b147a28046d85a}{FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70adbd67c460987bcf92a3191a42e621}{FMC\+\_\+\+ECCR\+\_\+\+ECC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b75f2917fea3a099b147a28046d85a}{FMC\+\_\+\+ECCR\+\_\+\+ECC\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cff105dfdd73e5a1705a3a52bfe4953}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d7601c96266dc29ab8d67804154b3f}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a188e7809bffb5a963302debcc602bf}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4eaea23a16c4fb39e27d295ce0e5b94}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9b416b464e6bcd73aa11bf0ef734b47}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecdacbc580acb1d0045366bab0605a3}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga923f7562b497aa9e864872e6314aec8b}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395417bce21078a26c0930132c9853ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7b281c031a88069e827a6ac710e0c5}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acba3f02fb730df350c2d938792fd74}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc0dafc52e2eb8562733153c8658e8f4}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga313382ddc024a2cde3a1a3bb6ff1fc4d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bab0d5ff031fcff49dedb0c36073008}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02c48c21d983bab6115b056239d84217}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ee9ecd8c12612d429efa6b2694b8a25}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODE15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdbb728d5db2fb68bbedd6e4374827b}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0}~GPIO\+\_\+\+MODER\+\_\+\+MODE0
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21859652224406f970f4c99d5198d16}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a47a04b8e25a1de3250bd4921eeddc}{GPIO\+\_\+\+MODER\+\_\+\+MODE0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1}~GPIO\+\_\+\+MODER\+\_\+\+MODE1
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd2690fbea56b2d7dd8af222370cc95}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a240f6f0b335fe9595019531b4607b9}{GPIO\+\_\+\+MODER\+\_\+\+MODE1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2}~GPIO\+\_\+\+MODER\+\_\+\+MODE2
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a90c798fa54047f30b83f3eec1821b}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae88847b33d3c78142f99e5d1753451e}{GPIO\+\_\+\+MODER\+\_\+\+MODE2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3}~GPIO\+\_\+\+MODER\+\_\+\+MODE3
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga908f28256ab03cf88ed6e2fce3a2a70d}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99db34fd563915c2fc4eb16ef2505c98}{GPIO\+\_\+\+MODER\+\_\+\+MODE3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4}~GPIO\+\_\+\+MODER\+\_\+\+MODE4
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2336f60fe03642339cbfd4e994812875}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae946375c36dfb3b3669864ee62002e62}{GPIO\+\_\+\+MODER\+\_\+\+MODE4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5}~GPIO\+\_\+\+MODER\+\_\+\+MODE5
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9fbe729f8b1780ef0a6a24ce46a5dc9}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fd33570c7059e94708cb99a1d88e55}{GPIO\+\_\+\+MODER\+\_\+\+MODE5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6}~GPIO\+\_\+\+MODER\+\_\+\+MODE6
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9fe86e9e52f1ba692d5ea66c2e43678}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ef7f24d9e982418baef863fbe1ffe5f}{GPIO\+\_\+\+MODER\+\_\+\+MODE6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7}~GPIO\+\_\+\+MODER\+\_\+\+MODE7
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac77ebcfb844a2b8893641ee9de058178}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f64e364157865520082d72aa98ab0ee}{GPIO\+\_\+\+MODER\+\_\+\+MODE7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8}~GPIO\+\_\+\+MODER\+\_\+\+MODE8
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1715680209944bc7593cedf31f491b}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3197ca6a90d936e5a564d377bd4126fd}{GPIO\+\_\+\+MODER\+\_\+\+MODE8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9}~GPIO\+\_\+\+MODER\+\_\+\+MODE9
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga659899030e816750c2e4ecbf4250cc91}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a408c473d172282468a1fccad482bb}{GPIO\+\_\+\+MODER\+\_\+\+MODE9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10}~GPIO\+\_\+\+MODER\+\_\+\+MODE10
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2a41e913180598b59b20ffafc4a47}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59d8ec1da352c55b9cb65b751f193e1}{GPIO\+\_\+\+MODER\+\_\+\+MODE10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11}~GPIO\+\_\+\+MODER\+\_\+\+MODE11
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb4ecb54a0dc7f304007367e112725d}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7b954225f0a664d602cba0ed1e03d4}{GPIO\+\_\+\+MODER\+\_\+\+MODE11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12}~GPIO\+\_\+\+MODER\+\_\+\+MODE12
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc7e3ea6e86a627d7697dafbb7feab6}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2313be3f7d3fb0f2203456beaa4efe}{GPIO\+\_\+\+MODER\+\_\+\+MODE12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13}~GPIO\+\_\+\+MODER\+\_\+\+MODE13
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga575519f151a9dda7c8e24d7c9e625b0f}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad93a355f773bc67b68b0a665c5a15136}{GPIO\+\_\+\+MODER\+\_\+\+MODE13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14}~GPIO\+\_\+\+MODER\+\_\+\+MODE14
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa664199b48953065ec3b16e7de90d9b}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e8638837bc4e6d69cd7635296a51730}{GPIO\+\_\+\+MODER\+\_\+\+MODE14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15}~GPIO\+\_\+\+MODER\+\_\+\+MODE15
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace9ec013afbf2e01286ca61726e92332}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+MODER\+\_\+\+MODER15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7055ea8ec31fe604f1b5f04e2b194c4}{GPIO\+\_\+\+MODER\+\_\+\+MODE15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dbf22f662367e7f4033c6ef85f69162}{GPIO\+\_\+\+OTYPER\+\_\+\+OT0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d6d2752a99a69a1ed6fde751477f65e}{GPIO\+\_\+\+OTYPER\+\_\+\+OT1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90c1021a385b3e3ad84b5c3f55dcd2bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac467eaf271fc0abc674a0f1657b754b9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab826bfea8ea3e5500900e31d24603a3f}{GPIO\+\_\+\+OTYPER\+\_\+\+OT4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41f6d81f21b5d4c984d318c3d5ea5fc}{GPIO\+\_\+\+OTYPER\+\_\+\+OT5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04845f8e00f58279129c9d7cbc40340}{GPIO\+\_\+\+OTYPER\+\_\+\+OT6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4371991d169bbce9043ef03eebc3e7}{GPIO\+\_\+\+OTYPER\+\_\+\+OT7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88986ea0ef6829d98ea063355ed574bd}{GPIO\+\_\+\+OTYPER\+\_\+\+OT8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23374263ed146dfa55de5e09a9984520}{GPIO\+\_\+\+OTYPER\+\_\+\+OT9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108993b457894e46ee48421cf847d6b6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f833cf9e36cd48b282a838ee5d4d269}{GPIO\+\_\+\+OTYPER\+\_\+\+OT11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac138e0a10703e6da87ff724a9e8314e6}{GPIO\+\_\+\+OTYPER\+\_\+\+OT12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc65a535136ed14fbaba9d5557d766a9}{GPIO\+\_\+\+OTYPER\+\_\+\+OT13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a50883c2c1f5f71ffed16b182b4690}{GPIO\+\_\+\+OTYPER\+\_\+\+OT14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe5d4eaffe4617f72cc460127fc20cf5}{GPIO\+\_\+\+OTYPER\+\_\+\+OT15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+0}~GPIO\+\_\+\+OTYPER\+\_\+\+OT0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+1}~GPIO\+\_\+\+OTYPER\+\_\+\+OT1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+2}~GPIO\+\_\+\+OTYPER\+\_\+\+OT2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+3}~GPIO\+\_\+\+OTYPER\+\_\+\+OT3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+4}~GPIO\+\_\+\+OTYPER\+\_\+\+OT4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+5}~GPIO\+\_\+\+OTYPER\+\_\+\+OT5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+6}~GPIO\+\_\+\+OTYPER\+\_\+\+OT6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+7}~GPIO\+\_\+\+OTYPER\+\_\+\+OT7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+8}~GPIO\+\_\+\+OTYPER\+\_\+\+OT8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+9}~GPIO\+\_\+\+OTYPER\+\_\+\+OT9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+10}~GPIO\+\_\+\+OTYPER\+\_\+\+OT10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+11}~GPIO\+\_\+\+OTYPER\+\_\+\+OT11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+12}~GPIO\+\_\+\+OTYPER\+\_\+\+OT12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+13}~GPIO\+\_\+\+OTYPER\+\_\+\+OT13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+14}~GPIO\+\_\+\+OTYPER\+\_\+\+OT14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+OT\+\_\+15}~GPIO\+\_\+\+OTYPER\+\_\+\+OT15
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab411afa3d01185fcac7de1834855b03b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga788188c5bf4669f2b316aa0c6b723e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a287b69df598692ea5425ac903ee934}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1932d5de59094f3b77d1c38c3363e022}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91182962d406df7459584b8cb9646e9e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe5071dcf994ca5836756cd44c7df76}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f07ebb84c0aa6967ca9057d75f3d5cc}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab238b715009a8081e4299a04464f8fba}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b220cadf1c6f35a7a5ee9141b353361}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf713561b3fe73574b8566e54dbb7da}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa2187e9c9634216889077d878c85ae}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc4df43b3ca66616ef75c75d828031f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941e03858f17e677f54ee229faacdeaa}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087816fdc310c1d74fa885b608c620c9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb875fe73210c3a4e1c269e030a357b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c126130830699c993c2d790c31f5e6}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae999b23bc1e7f750599e3919db67bba7}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa211d91a2e8fa199d4d1c64e20c2283c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08097ab565c4771df00762e15e93642c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2eaafcac4ea42ea17c030512fd59d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e96818c186656af3af439dcfa16528b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2548db9b2371c3502f92f75566344141}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d54448afbd578a80e745bf88141f15}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7445a434c85d73f0343f07e4b1abd2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bc92d4bc48eb29f15eeda3b4f2b7729}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1074b9afc9555d005eed1283990ee2e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51db6938ff53112b1546ea2955c6bec8}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33507bcb6d4a5f11748cd0f81483e900}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c483d24d4f8aefdf89578af2a66a5}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d7d80ccb16466efc06dc08334539fe}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga241f032a5afcf9fbaf7a03ca6756dae3}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55510fcf6f51a1badbd0507b0174ca82}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9cc347eada649f592544fe46a60d61f}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001e0393d3563dce9de7822581d99f74}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3d503027ce61ba59f5362579c8c75}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cf1f4b8620e0003ea2ee281c4d1a86e}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4af74162b730df90c198dd5375c93db}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42c58e1c4f708bb1702b980d7335481}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac1765e06791c8f44a8ab2771ce6e3e0}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad48d309936025096bfc6cb30fa37464c}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga227ef84ae7d0d0ed7f2e01c26804ad0b}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42e694529900596202d4cdd7ba188427}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d214e42ae822601fe8469c5310337d}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2ce26af8af11b3592c5e70fddf24a1a}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf32f167e31bfe8d231d99369cad3a932}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7a469a29270897c6a7f44e94fca1f2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15}~GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4114c96c51d3cee45535ff5265b47b2}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+OSPEEDER\+\_\+\+OSPEEDR15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01afd6d3720d359e6b8c76d03e6c5eb9}{GPIO\+\_\+\+OSPEEDR\+\_\+\+OSPEED15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0be0e927e30b38360486e4d57854c20}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac529eb9b34ed26a9fb436c230cbad882}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71a5ea0b0b124a1af187ef2160b412a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fbaf3b066dac1e0986a5b68ce30b0d3}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f0de7c586465d6dfb0e50d1194271cf}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dca8d52990a63a4185d8185d3100222}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841c8e128f84ac7451f431d24a222072}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268436f429d673b3b39ea443656997ad}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750db53344fb2cc3fb432ff0d7faa85c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae60c0e898107eed9a832cc445d00e8f8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8b1bfa375b95aa586d4e657d810c1}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0f388b7d8039e4b3d8dd573bc8f429}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30a14d0a21b413ff9c5ff1efdec903bc}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadebe9101a2f2de81d563e9e982c186cd}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e0dc8ebc4e7c81e65265cae3b23aa4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}~(0x3\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae63e9b1d8c9e5f92cbb3f8ad67304f67}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ecb6eae6b933d78446834bf320cc235}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR0\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8177954b7806374d1cbba3bbbfe034}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD0\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6512d7fee2b400279ebd0843a5e481c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR1\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb010cc75a60effd883969c35611f5c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD1\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga044bf572e114a7746127135a3f38caef}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR2\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06efd822240e0026cb83e661b88a9e3c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD2\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f885f83700f6710d75e8a23135e4449}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR3\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713dc2ffd7e76239f05399299043538a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD3\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25af0133be08cc46bd64d19913f090c}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR4\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac699c89b1b15ad635a1a1109cbe2963e}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD4\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e7a8da20fb184d4bca472726c98058}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR5\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c3f4ba96ad50d3d5230fa8fb89f637d}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD5\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa2ea03e1632d3dfe812911bfd97f0b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR6\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5d490177e16ae30cd5264012feaa87}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD6\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2954be6ab54a7d922b2d0f9e5d173f4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR7\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb959dd401c4890303c5c7fd962bcc08}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD7\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga430de706497b304d9821b50b3a51ac49}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR8\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9a687c70a3cd5ef5ccef3a13e431b89}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD8\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6a86ea34af6c236caa23893d34e6d2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR9\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07fb1faf433996b633d49c8307ce9bb2}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD9\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71dc18b0db03b06216a30e15bb08c81f}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR10\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga955fdb4da04d3702e3566d5068d9fd0a}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD10\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc6eda43958a03426815a0db4a494b}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR11\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2666e7ba5f50abf8502ba8e0f0f57430}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD11\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac3dea5943de3917f93772936539e74}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR12\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90f8b6c555a779ed1bef06e7ab1a0600}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD12\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4f37903148418084e6059041ac2d3c8}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR13\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4dd950825a4c5bb9e89e44f4398f050}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD13\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2312d606bfcd3b62e9885d7d7b316b39}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR14\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88f904affe99bf7a5045c1c3704d1146}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD14\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15}~GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39538a30aef08d4bbf9ce88ee22d1b46}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+0}}
\item 
\#define {\bfseries GPIO\+\_\+\+PUPDR\+\_\+\+PUPDR15\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24352127803f5fbe718ff22e7a1062b4}{GPIO\+\_\+\+PUPDR\+\_\+\+PUPD15\+\_\+1}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe6424f42570902856737fb45f7d321}{GPIO\+\_\+\+IDR\+\_\+\+ID0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00dbb77370754ad461600ed3cf418dba}{GPIO\+\_\+\+IDR\+\_\+\+ID1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48dad5247c404dda274ab5e5fde340}{GPIO\+\_\+\+IDR\+\_\+\+ID2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca640e7db8f27244ae9515a58910ae3}{GPIO\+\_\+\+IDR\+\_\+\+ID3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1d6c2b8346744bc456ea65d4365c207}{GPIO\+\_\+\+IDR\+\_\+\+ID4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b44907427286bcb72189dbef6fc0148}{GPIO\+\_\+\+IDR\+\_\+\+ID5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb18ccf8bb22161f83ad929a18d4c4aa}{GPIO\+\_\+\+IDR\+\_\+\+ID6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9835db5c12b661eae0c5a0a69af5a}{GPIO\+\_\+\+IDR\+\_\+\+ID7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08a268c98dea54059f48bbda7edd8e74}{GPIO\+\_\+\+IDR\+\_\+\+ID8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dad9a902a8200c53d60ba02de858315}{GPIO\+\_\+\+IDR\+\_\+\+ID9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33d3d411ebb4a1009e148df02d2ac54}{GPIO\+\_\+\+IDR\+\_\+\+ID10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad068577edb9af03083fcd0f4de0f8758}{GPIO\+\_\+\+IDR\+\_\+\+ID11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a2965de2040e7c131ca5ab24a6724c}{GPIO\+\_\+\+IDR\+\_\+\+ID12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38255de273b95c94e29c1bdaa637579e}{GPIO\+\_\+\+IDR\+\_\+\+ID13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba67a5c308fb3b335dcd8979625b1b3}{GPIO\+\_\+\+IDR\+\_\+\+ID14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+ID15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c156b5eb9356ecd1ba66c96864d5a5}{GPIO\+\_\+\+IDR\+\_\+\+ID15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define {\bfseries GPIO\+\_\+\+IDR\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+0}~GPIO\+\_\+\+IDR\+\_\+\+ID0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+1}~GPIO\+\_\+\+IDR\+\_\+\+ID1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+2}~GPIO\+\_\+\+IDR\+\_\+\+ID2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+3}~GPIO\+\_\+\+IDR\+\_\+\+ID3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+4}~GPIO\+\_\+\+IDR\+\_\+\+ID4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+5}~GPIO\+\_\+\+IDR\+\_\+\+ID5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+6}~GPIO\+\_\+\+IDR\+\_\+\+ID6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+7}~GPIO\+\_\+\+IDR\+\_\+\+ID7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+8}~GPIO\+\_\+\+IDR\+\_\+\+ID8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+9}~GPIO\+\_\+\+IDR\+\_\+\+ID9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+10}~GPIO\+\_\+\+IDR\+\_\+\+ID10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+11}~GPIO\+\_\+\+IDR\+\_\+\+ID11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+12}~GPIO\+\_\+\+IDR\+\_\+\+ID12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+13}~GPIO\+\_\+\+IDR\+\_\+\+ID13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+14}~GPIO\+\_\+\+IDR\+\_\+\+ID14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+IDR\+\_\+15}~GPIO\+\_\+\+IDR\+\_\+\+ID15
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c08637123e42a30fbf4e9e49feb650f}{GPIO\+\_\+\+ODR\+\_\+\+OD0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284902fc92059f740dc599945071d767}{GPIO\+\_\+\+ODR\+\_\+\+OD1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b7c3794b7948875eea27a4b09bac063}{GPIO\+\_\+\+ODR\+\_\+\+OD2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b3312000af1016c233b04590b8c054c}{GPIO\+\_\+\+ODR\+\_\+\+OD3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27b415dc46e3832b021eb0d697f1b13}{GPIO\+\_\+\+ODR\+\_\+\+OD4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga530c4cdcbeb559b2f990a237b4765631}{GPIO\+\_\+\+ODR\+\_\+\+OD5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga965661d93777219b16fee1d210831622}{GPIO\+\_\+\+ODR\+\_\+\+OD6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad697f4e743a67aad8ad37560a176ed25}{GPIO\+\_\+\+ODR\+\_\+\+OD7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacad5442c3f20d25fdb0b24d78d1eab5b}{GPIO\+\_\+\+ODR\+\_\+\+OD8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871215a04902f7abbc8e4753aa523d87}{GPIO\+\_\+\+ODR\+\_\+\+OD9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e3aca353a76254fd8d02debede2fae}{GPIO\+\_\+\+ODR\+\_\+\+OD10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5432eff2238e4c6adf1f5c5cda9a797d}{GPIO\+\_\+\+ODR\+\_\+\+OD11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae85ad24a6fcfac506e330e0f896b1e23}{GPIO\+\_\+\+ODR\+\_\+\+OD12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93481785eb62b6669b8aceb1907b8e13}{GPIO\+\_\+\+ODR\+\_\+\+OD13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf028b3836cb425dab56d38dd1df17062}{GPIO\+\_\+\+ODR\+\_\+\+OD14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+OD15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a07f39cf1e55d17f56df37cd875288}{GPIO\+\_\+\+ODR\+\_\+\+OD15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define {\bfseries GPIO\+\_\+\+ODR\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+0}~GPIO\+\_\+\+ODR\+\_\+\+OD0
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+1}~GPIO\+\_\+\+ODR\+\_\+\+OD1
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+2}~GPIO\+\_\+\+ODR\+\_\+\+OD2
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+3}~GPIO\+\_\+\+ODR\+\_\+\+OD3
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+4}~GPIO\+\_\+\+ODR\+\_\+\+OD4
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+5}~GPIO\+\_\+\+ODR\+\_\+\+OD5
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+6}~GPIO\+\_\+\+ODR\+\_\+\+OD6
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+7}~GPIO\+\_\+\+ODR\+\_\+\+OD7
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+8}~GPIO\+\_\+\+ODR\+\_\+\+OD8
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+9}~GPIO\+\_\+\+ODR\+\_\+\+OD9
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+10}~GPIO\+\_\+\+ODR\+\_\+\+OD10
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+11}~GPIO\+\_\+\+ODR\+\_\+\+OD11
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+12}~GPIO\+\_\+\+ODR\+\_\+\+OD12
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+13}~GPIO\+\_\+\+ODR\+\_\+\+OD13
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+14}~GPIO\+\_\+\+ODR\+\_\+\+OD14
\item 
\#define {\bfseries GPIO\+\_\+\+OTYPER\+\_\+\+ODR\+\_\+15}~GPIO\+\_\+\+ODR\+\_\+\+OD15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga758aadb3c036759a162542216f98fcbc}{GPIO\+\_\+\+BSRR\+\_\+\+BS0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga875bc62855425da548fa2f68d3be0f49}{GPIO\+\_\+\+BSRR\+\_\+\+BS1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d718587115b4b07190c9ade21789ac}{GPIO\+\_\+\+BSRR\+\_\+\+BS2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d8114b4db83d01096d0337750d3099}{GPIO\+\_\+\+BSRR\+\_\+\+BS3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0331d270ba3fe6bad1f3353ed09194bf}{GPIO\+\_\+\+BSRR\+\_\+\+BS4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga502f44e296cddc2c4099ab7e7e9b11d8}{GPIO\+\_\+\+BSRR\+\_\+\+BS5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d6a22635cfd41987e341af34b87a63}{GPIO\+\_\+\+BSRR\+\_\+\+BS6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga635b08b445669748e8fadbcb0d2481e6}{GPIO\+\_\+\+BSRR\+\_\+\+BS7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga765d016146d30e6112499598959a948a}{GPIO\+\_\+\+BSRR\+\_\+\+BS8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e1f12d75678bb5d295b8f77d5db15a0}{GPIO\+\_\+\+BSRR\+\_\+\+BS9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a8f9979581623c5ee8a3b16be563cd1}{GPIO\+\_\+\+BSRR\+\_\+\+BS10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d224601eb9ec2476451efe136693769}{GPIO\+\_\+\+BSRR\+\_\+\+BS11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cc01661d2dec2e9dd4b02528e271393}{GPIO\+\_\+\+BSRR\+\_\+\+BS12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed57c94725261a35387ef04c9675cdbe}{GPIO\+\_\+\+BSRR\+\_\+\+BS13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaaedec226989e8048f5cbde2de6c1c5}{GPIO\+\_\+\+BSRR\+\_\+\+BS14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab40b26153e5c50ae45ebc6deb06cc0fb}{GPIO\+\_\+\+BSRR\+\_\+\+BS15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6ca69cbc7e23bf313dda10288ce21f5}{GPIO\+\_\+\+BSRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9890be2a151b0b31119eba03b36b9df}{GPIO\+\_\+\+BSRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca8d1db9b985749bcdcc4f83d80e25b1}{GPIO\+\_\+\+BSRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7045c8361aeed94f72ed591c604d1f1}{GPIO\+\_\+\+BSRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94341de3b04731a0df5c530c572dad7f}{GPIO\+\_\+\+BSRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d366ba8f09d9211e25c5e76b56a91af}{GPIO\+\_\+\+BSRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga354a942cded8f779316613b5a73b71ad}{GPIO\+\_\+\+BSRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b90d1d54ad1a0def096663cfe9cbd74}{GPIO\+\_\+\+BSRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5460b708647c1a9f742c0ff0d5bcb17b}{GPIO\+\_\+\+BSRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aa6d3943ec6a8d96dd855f436ab8e19}{GPIO\+\_\+\+BSRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f93f6e94ae0d842e5b0cda9ba6a1cd}{GPIO\+\_\+\+BSRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f483f67fbc5614c010aa147e9ce6b3f}{GPIO\+\_\+\+BSRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10f5ee9aeb2eefb25fd195e472c0de8}{GPIO\+\_\+\+BSRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d000805bb6f4ad68ec73159df771422}{GPIO\+\_\+\+BSRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ad1816ec382b6ef6e952cef1408933f}{GPIO\+\_\+\+BSRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8c00dff452eea9a285e36a81c5abd79}{GPIO\+\_\+\+BSRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BS0
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BS1
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BS2
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BS3
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BS4
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BS5
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BS6
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BS7
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BS8
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BS9
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BS10
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BS11
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BS12
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BS13
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BS14
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BS\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BS15
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BSRR\+\_\+\+BR0
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BSRR\+\_\+\+BR1
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BSRR\+\_\+\+BR2
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BSRR\+\_\+\+BR3
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BSRR\+\_\+\+BR4
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BSRR\+\_\+\+BR5
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BSRR\+\_\+\+BR6
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BSRR\+\_\+\+BR7
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BSRR\+\_\+\+BR8
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BSRR\+\_\+\+BR9
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BSRR\+\_\+\+BR10
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BSRR\+\_\+\+BR11
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BSRR\+\_\+\+BR12
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BSRR\+\_\+\+BR13
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BSRR\+\_\+\+BR14
\item 
\#define {\bfseries GPIO\+\_\+\+BSRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BSRR\+\_\+\+BR15
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b01ced29f1324ec2711a784f35504dd}{GPIO\+\_\+\+LCKR\+\_\+\+LCK0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4780ec15743062227ad0808efb16d633}{GPIO\+\_\+\+LCKR\+\_\+\+LCK1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8315e9687b2a21a55a2abe39d42fdf}{GPIO\+\_\+\+LCKR\+\_\+\+LCK2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2a02d88e51b603d4b80078ccf691e0}{GPIO\+\_\+\+LCKR\+\_\+\+LCK3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c6dff29eb48ca0a5f6da2bc0bf3639}{GPIO\+\_\+\+LCKR\+\_\+\+LCK4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc6ac7aca22480f300049102d2b1c4be}{GPIO\+\_\+\+LCKR\+\_\+\+LCK5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga083a590c26723e38ae5d7fd77e23809c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b322ee1833e0c7d369127406b5ea90e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0e44a9155de4980cdb0f8c4d3afc43e}{GPIO\+\_\+\+LCKR\+\_\+\+LCK8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga551c1ad8749c8ddb6785c06c1461338f}{GPIO\+\_\+\+LCKR\+\_\+\+LCK9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1373c9d71b76f466fd817823e64e7aae}{GPIO\+\_\+\+LCKR\+\_\+\+LCK10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aea84ab5cf33a4b62cdb3af4a819bde}{GPIO\+\_\+\+LCKR\+\_\+\+LCK11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf21271b45020769396b2980a02a4c309}{GPIO\+\_\+\+LCKR\+\_\+\+LCK12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64171a6f566fed1f9ea7418d6a00871c}{GPIO\+\_\+\+LCKR\+\_\+\+LCK13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac42b591ea761bd0ee23287ff8d508714}{GPIO\+\_\+\+LCKR\+\_\+\+LCK14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCK15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3841ea86b5a8200485ab90c2c6511cec}{GPIO\+\_\+\+LCKR\+\_\+\+LCK15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+LCKR\+\_\+\+LCKK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9312bf35ddbae593f8e94b3ea7dce9b5}{GPIO\+\_\+\+LCKR\+\_\+\+LCKK\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214860438ba3256833543e2f5018922f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d64770b98ab6db5eee36068d6e0c45a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf16f4a3f9458d9576accc1695bed4a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab872e44f9df01f18e4f78cee45d5cf43}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a83a0eb943535ea970419f7bb87fa52}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aac45598b88539da585e098fc93d68b}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6834a1a64ce4c42bd71cdb0bc685f06}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f1e8fe3cf48f2dcdd6cd96c88b5754}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38c620ad920142f38db8ef78674df56}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ee3c6fd5280247ff5cb1e4c139ab85d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga729f1e6b663a55ce7f5cfbe1c71489a4}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga566eef02569b14ba89745698e4c7f4cb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99704f0bd6543a391b934faae9f86c0e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e90655a95edd288bda4552137310e7c}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a2b8fe31b1620d99caaa0d5b00214fc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf34ee7b30defbcad60d167a279a8c17d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0eb39bec095e2b4661141b20c1bd80d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97101a6c182091257d9a86f38bbf8015}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97dd08bfd9439ae9a8be2aae31572ab}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga640b17198ae3a4dca834c93941bb459e}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47cfab1b5c3a37414bc4a6ac2cbd746a}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga958dcb0150574251c77490397469d443}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f30587f699e9b28347b41b1752d846}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb379dcb35516d7744e8a7467aa9ddf}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c7a684490eaf01f5e1bd29f89bebfb8}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf514d5f0c3456e2f7fc6d82f2b392051}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fba4a0c264295148200fdbea3645efb}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf532421a6d6665eb9dd82752aa71bda6}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600caf3a081a223a0c9bbd22c1d65fd7}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cf281224f66730f522948ce2f16a9dc}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb4e272e9b14944740fbe643542f0ade}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4eb2b4e77d1338ae80e889bb7f98159}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ae4b89cf40e01fc3d0c1cca38db1de}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace077c57cb72736ef5dca98052403b72}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b1fee857fd7d1b412ed64b1c6572280}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3248acbb1bea59926db7edb98a245b0}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35641566dd5e2c3483d8ac494ff9e50d}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a155fcc736492a694dac6b25c803f85}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31a4fdc80b155797db598779ae7a242f}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac11328845c720331b1d6a12003b3f4d3}{GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL0}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL0
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL1}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL1
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL2}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL2
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL3}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL3
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL4}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL4
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL5}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL5
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL6}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL6
\item 
\#define {\bfseries GPIO\+\_\+\+AFRL\+\_\+\+AFRL7}~GPIO\+\_\+\+AFRL\+\_\+\+AFSEL7
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5be819e7ca1f69e2d5f6d63aaee056c2}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72cc5ca956395dbb409019f45601727d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cb04d03ed3fc80a827dd4fcd092e92}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d2ccbadd52c0de148593218c735ed3}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9fc9adc13e5e90df54b8885522f98e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb779906c49372a9c0d7c8eaf7face71}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44f61f3cb607268196179fa0a28b051e}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6093967302f540000072f05d3e64bf6f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d91556fe4f170bbd818e6d88f5bc56}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68b3750a95f3627dea9867fb5cf4689}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b875b9713ed4640e400fcf126cf105}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9771de8ec013027f8f26d799e7a3fe}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f7170c263301f7b7c55dcdf1acb832}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0b280a9f8a751dcb4a27cf2e9a73598}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1431b847bccbc8841d8ab9a6aa36e5}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76888c8d8080e47339e0fd2e69ab42d8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga711beadb293e4ef285bb813b2e9feb6d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad64e530b4cf96c745f69ac97d23195}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffb839fbc0a35b148f17363553f6647}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga570aa5e92e75568945191853f0196321}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162137694aa110fb89b9afeea1c648f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe1b4dcd4e796a2e145df206f35d6ea}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5933c2c73fec3d2f3c41d32fb64bfa}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ed0f0c148e3c52bf041ab53af1d88bf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbd6cfac7c23742a6e1fe120adfe3183}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc533ac377beb113777896f0deb0ef91}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74ce92f856d5f687b069166f211ecaf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2985f042e79fb320b402a6e1c425f7}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59cb8d2b8ca336c6c169c0e1a07cb2eb}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2ff66c2036fd651e7ae366db237b76c}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae997df2b0bb50f310e7fd17df043e8e8}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf5b6ebd9c3a8039b46748dcbd3eda99}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21985995f6f22d63ba1170ee629bcf02}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c98e75f198a3d84038029711c3f299f}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41d1c1c7ac6886975bca9cc8ef57c73d}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}~(0x\+FUL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94ca202e9ee8d766a5ee7794dba95b6}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga841bd65d5afd409fd7f2bf5f1e859348}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+0}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga233f1ae0a856a18e7b706093c80a6274}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+1}}~(0x2\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaae51ed82039c62ec075b42a192c861}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+2}}~(0x4\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8699f7ff5369b8c20eaa32cfecbe7daf}{GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+3}}~(0x8\+UL $<$$<$ GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH0}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL8
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH1}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL9
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH2}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL10
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH3}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL11
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH4}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL12
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH5}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL13
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH6}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL14
\item 
\#define {\bfseries GPIO\+\_\+\+AFRH\+\_\+\+AFRH7}~GPIO\+\_\+\+AFRH\+\_\+\+AFSEL15
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8094099cbec15df24976405da11376f}{GPIO\+\_\+\+BRR\+\_\+\+BR0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad742debac1d7e18afd61fda41eda1454}{GPIO\+\_\+\+BRR\+\_\+\+BR1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d9b343fe4038316557b5665ad90895}{GPIO\+\_\+\+BRR\+\_\+\+BR2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b86cdd805087a6aa27886a1c8f3f64}{GPIO\+\_\+\+BRR\+\_\+\+BR3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84709afb9f2b311db9916987f5b62803}{GPIO\+\_\+\+BRR\+\_\+\+BR4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fd21ca329283e8f79675f8195d6a7e}{GPIO\+\_\+\+BRR\+\_\+\+BR5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29f8525d511f39db8b6ac9efbae9ecc}{GPIO\+\_\+\+BRR\+\_\+\+BR6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40c636136e51fffad265559938cb9f0}{GPIO\+\_\+\+BRR\+\_\+\+BR7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cd1191844e03a1aa271bd08e608e77}{GPIO\+\_\+\+BRR\+\_\+\+BR8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0621db455e4164529a8e632bb413055d}{GPIO\+\_\+\+BRR\+\_\+\+BR9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga079add3e90617726dd8748c74abaf023}{GPIO\+\_\+\+BRR\+\_\+\+BR10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2be9a16fb6670ebb3492795bf6866a}{GPIO\+\_\+\+BRR\+\_\+\+BR11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3507b082d551500536f8c0c3929dca}{GPIO\+\_\+\+BRR\+\_\+\+BR12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53217d2a5609f35d6b029a5e1eaf2e5f}{GPIO\+\_\+\+BRR\+\_\+\+BR13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga239abb28695da394a23f119ddd5aa724}{GPIO\+\_\+\+BRR\+\_\+\+BR14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032413396d570a1f3041385e84ab009e}{GPIO\+\_\+\+BRR\+\_\+\+BR15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+0}~GPIO\+\_\+\+BRR\+\_\+\+BR0
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+1}~GPIO\+\_\+\+BRR\+\_\+\+BR1
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+2}~GPIO\+\_\+\+BRR\+\_\+\+BR2
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+3}~GPIO\+\_\+\+BRR\+\_\+\+BR3
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+4}~GPIO\+\_\+\+BRR\+\_\+\+BR4
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+5}~GPIO\+\_\+\+BRR\+\_\+\+BR5
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+6}~GPIO\+\_\+\+BRR\+\_\+\+BR6
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+7}~GPIO\+\_\+\+BRR\+\_\+\+BR7
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+8}~GPIO\+\_\+\+BRR\+\_\+\+BR8
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+9}~GPIO\+\_\+\+BRR\+\_\+\+BR9
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+10}~GPIO\+\_\+\+BRR\+\_\+\+BR10
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+11}~GPIO\+\_\+\+BRR\+\_\+\+BR11
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+12}~GPIO\+\_\+\+BRR\+\_\+\+BR12
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+13}~GPIO\+\_\+\+BRR\+\_\+\+BR13
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+14}~GPIO\+\_\+\+BRR\+\_\+\+BR14
\item 
\#define {\bfseries GPIO\+\_\+\+BRR\+\_\+\+BR\+\_\+15}~GPIO\+\_\+\+BRR\+\_\+\+BR15
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc83ece34f2d0f069d18aa06e9917ef2}{GPIO\+\_\+\+ASCR\+\_\+\+ASC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC0\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC0}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc83ece34f2d0f069d18aa06e9917ef2}{GPIO\+\_\+\+ASCR\+\_\+\+ASC0\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e982bd577c89e04c20cf9c1ca1dc17c}{GPIO\+\_\+\+ASCR\+\_\+\+ASC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC1\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e982bd577c89e04c20cf9c1ca1dc17c}{GPIO\+\_\+\+ASCR\+\_\+\+ASC1\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf373a7aa00e00a49069d7d39dc65e1d4}{GPIO\+\_\+\+ASCR\+\_\+\+ASC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC2\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf373a7aa00e00a49069d7d39dc65e1d4}{GPIO\+\_\+\+ASCR\+\_\+\+ASC2\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6249a8de204733ab712277f518237ab6}{GPIO\+\_\+\+ASCR\+\_\+\+ASC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC3\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6249a8de204733ab712277f518237ab6}{GPIO\+\_\+\+ASCR\+\_\+\+ASC3\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69279ba126046b6298876eb34244d2e}{GPIO\+\_\+\+ASCR\+\_\+\+ASC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC4\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69279ba126046b6298876eb34244d2e}{GPIO\+\_\+\+ASCR\+\_\+\+ASC4\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113d6e810f492b2fc8bda85417960441}{GPIO\+\_\+\+ASCR\+\_\+\+ASC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC5\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC5}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga113d6e810f492b2fc8bda85417960441}{GPIO\+\_\+\+ASCR\+\_\+\+ASC5\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116f30438259573caa53e2145bb99f11}{GPIO\+\_\+\+ASCR\+\_\+\+ASC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC6\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC6}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga116f30438259573caa53e2145bb99f11}{GPIO\+\_\+\+ASCR\+\_\+\+ASC6\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f84ebea8fc425b1228b6175551d037}{GPIO\+\_\+\+ASCR\+\_\+\+ASC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC7\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC7}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f84ebea8fc425b1228b6175551d037}{GPIO\+\_\+\+ASCR\+\_\+\+ASC7\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a09fd7f3347e63d808a816c740e4}{GPIO\+\_\+\+ASCR\+\_\+\+ASC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC8\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e98a09fd7f3347e63d808a816c740e4}{GPIO\+\_\+\+ASCR\+\_\+\+ASC8\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41925626b8123066f7eb4fe7927fceea}{GPIO\+\_\+\+ASCR\+\_\+\+ASC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC9\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC9}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41925626b8123066f7eb4fe7927fceea}{GPIO\+\_\+\+ASCR\+\_\+\+ASC9\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab185ee42aeacba65ea08929a2a4576c8}{GPIO\+\_\+\+ASCR\+\_\+\+ASC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC10\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC10}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab185ee42aeacba65ea08929a2a4576c8}{GPIO\+\_\+\+ASCR\+\_\+\+ASC10\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53d9856d1d4eac5987f300c61965b78}{GPIO\+\_\+\+ASCR\+\_\+\+ASC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC11\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC11}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac53d9856d1d4eac5987f300c61965b78}{GPIO\+\_\+\+ASCR\+\_\+\+ASC11\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee7b725d78cef15b063038fb9ad7664}{GPIO\+\_\+\+ASCR\+\_\+\+ASC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC12\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC12}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadee7b725d78cef15b063038fb9ad7664}{GPIO\+\_\+\+ASCR\+\_\+\+ASC12\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f7fcbd2688f2e44558bf10b6142a0}{GPIO\+\_\+\+ASCR\+\_\+\+ASC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC13\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC13}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f7fcbd2688f2e44558bf10b6142a0}{GPIO\+\_\+\+ASCR\+\_\+\+ASC13\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580a3272e07c346e23f8c699d65f5db4}{GPIO\+\_\+\+ASCR\+\_\+\+ASC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC14\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC14}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga580a3272e07c346e23f8c699d65f5db4}{GPIO\+\_\+\+ASCR\+\_\+\+ASC14\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c06934e985bb3551f1f419b009998fd}{GPIO\+\_\+\+ASCR\+\_\+\+ASC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ GPIO\+\_\+\+ASCR\+\_\+\+ASC15\+\_\+\+Pos)
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+ASC15}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c06934e985bb3551f1f419b009998fd}{GPIO\+\_\+\+ASCR\+\_\+\+ASC15\+\_\+\+Msk}}
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+0}~GPIO\+\_\+\+ASCR\+\_\+\+ASC0
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+1}~GPIO\+\_\+\+ASCR\+\_\+\+ASC1
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+2}~GPIO\+\_\+\+ASCR\+\_\+\+ASC2
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+3}~GPIO\+\_\+\+ASCR\+\_\+\+ASC3
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+4}~GPIO\+\_\+\+ASCR\+\_\+\+ASC4
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+5}~GPIO\+\_\+\+ASCR\+\_\+\+ASC5
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+6}~GPIO\+\_\+\+ASCR\+\_\+\+ASC6
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+7}~GPIO\+\_\+\+ASCR\+\_\+\+ASC7
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+8}~GPIO\+\_\+\+ASCR\+\_\+\+ASC8
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+9}~GPIO\+\_\+\+ASCR\+\_\+\+ASC9
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+10}~GPIO\+\_\+\+ASCR\+\_\+\+ASC10
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+11}~GPIO\+\_\+\+ASCR\+\_\+\+ASC11
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+12}~GPIO\+\_\+\+ASCR\+\_\+\+ASC12
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+13}~GPIO\+\_\+\+ASCR\+\_\+\+ASC13
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+14}~GPIO\+\_\+\+ASCR\+\_\+\+ASC14
\item 
\#define {\bfseries GPIO\+\_\+\+ASCR\+\_\+\+EN\+\_\+15}~GPIO\+\_\+\+ASCR\+\_\+\+ASC15
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga953b0d38414808db79da116842ed3262}{I2\+C\+\_\+\+CR1\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga641d1563a97f92a4c5e20dcdd0756986}{I2\+C\+\_\+\+CR1\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bd36da8f72bc91040e63af07dd6b5a4}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd4f19017be50f03d539b01840544e74}{I2\+C\+\_\+\+CR1\+\_\+\+TXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1fc89bf142bfc08ee78763e6e27cd80}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29839b4ea437d36c7d928c676c6d8c32}{I2\+C\+\_\+\+CR1\+\_\+\+RXIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275e85befdb3d7ea7b5eb402cec574ec}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d2a3ad8001084b45c7726712ac4c04f}{I2\+C\+\_\+\+CR1\+\_\+\+ADDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f71f7a55e13a467b2a5ed639e0fe18}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c87dc49b7dcec3e54113291c39591f4}{I2\+C\+\_\+\+CR1\+\_\+\+NACKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f1576cb1a2cd847f55fe2a0820bb166}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20f8d61a4a63bce76bc4519d6550cb3}{I2\+C\+\_\+\+CR1\+\_\+\+STOPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b37e64bdf6399ef12c3df77bcb1634f}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf6fa01b4238634c18595d6dbf6177b}{I2\+C\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75e971012a02f9dad47a1629c6f5d956}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5277a34e4795e0fd26a6f4dbbc82fd41}{I2\+C\+\_\+\+CR1\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ee714428013b4a48aba608f6922bd6}{I2\+C\+\_\+\+CR1\+\_\+\+DNF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ad5fe07f4d728e9cdaec0a1fa83933}{I2\+C\+\_\+\+CR1\+\_\+\+DNF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b33b8e33fa18fd49d6d1d8a69777289}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3920a53ac328fa582e56a3a77dda7ba9}{I2\+C\+\_\+\+CR1\+\_\+\+ANFOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dc661ef13da02e5bcb943f2003d576d}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f58f075ab791157d5a7f73d61ea4a0}{I2\+C\+\_\+\+CR1\+\_\+\+SWRST\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da363db8ccde4108cf707cf86170650}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a5685668ebdd7ef4999ce1bf57f71ef}{I2\+C\+\_\+\+CR1\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a60efaeebfb879bec280f46beb30ea}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8825e168710277ef0edfc6714e6d4}{I2\+C\+\_\+\+CR1\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga973b09b232a3f758409353fd6ed765a2}{I2\+C\+\_\+\+CR1\+\_\+\+SBC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga723f40fbd78cf1a30f21a5fe6ec09ec8}{I2\+C\+\_\+\+CR1\+\_\+\+SBC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga197aaca79f64e832af3a0a0864c2a08c}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4eb2525f0444cc6320f96cc6c01804}{I2\+C\+\_\+\+CR1\+\_\+\+NOSTRETCH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a226d059143573fab07f866853ce75}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1af1b6997e4eb4b14edbb3299f9a62}{I2\+C\+\_\+\+CR1\+\_\+\+WUPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28d4f433e501e727c91097dccc4616c}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722b2ce13c7159d6786a7bd62dc80162}{I2\+C\+\_\+\+CR1\+\_\+\+GCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca44767df3368d7f0a9a17c20c55d27b}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdfb79fbb8e0020837f662dda4b4af9c}{I2\+C\+\_\+\+CR1\+\_\+\+SMBHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656e66b079528ed6d5c282010e51a263}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2231d597fb92b16cfe08f4b3d3b4abbb}{I2\+C\+\_\+\+CR1\+\_\+\+SMBDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2062e827a9d1d14c8c1b58ad6dbbf762}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1eef9b3f7abfe45a6bce7c952710b99}{I2\+C\+\_\+\+CR1\+\_\+\+ALERTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393649f17391feae45fa0db955b3fdf5}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecc632e3f7c22f90dcea5882d164c6e4}{I2\+C\+\_\+\+CR1\+\_\+\+PECEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a0478d3d85fc6aba608390ee2ea2d1c}{I2\+C\+\_\+\+CR2\+\_\+\+SADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac570a7f74b23dcac9760701dd2c6c186}{I2\+C\+\_\+\+CR2\+\_\+\+SADD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268ec714bbe4a75ea098c0e230a87697}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888e78b43e53510c2fc404f752a64a61}{I2\+C\+\_\+\+CR2\+\_\+\+RD\+\_\+\+WRN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5454de5709c0e68a0068f9f5d39e5674}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91a2dc032b0850b2f5d874d39101af57}{I2\+C\+\_\+\+CR2\+\_\+\+ADD10\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2de0f12e6fb297c2c29bee5504e54377}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10R}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804de50ff64b0bcc02f40424acfbc7db}{I2\+C\+\_\+\+CR2\+\_\+\+HEAD10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ac78b87a12a9eaf564f5a3f99928478}{I2\+C\+\_\+\+CR2\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb5a879e6d2e8db18a279790a9fbeb3}{I2\+C\+\_\+\+CR2\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37007be453dd8a637be2d793d3b5f2a2}{I2\+C\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeae72d8a7ce76085731146d329fe42be}{I2\+C\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bcbbaf564cb68e3afed79c3cd34aa1f}{I2\+C\+\_\+\+CR2\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1c42b5631b8c6f79d7c8ae849867f1}{I2\+C\+\_\+\+CR2\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a58895a897ccc34a8cbbe36b412b69}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0444674df6d55acb07278798e4eafafc}{I2\+C\+\_\+\+CR2\+\_\+\+NBYTES\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21a796045451013c964ef8b12ca6c9bb}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5a2344e989bacd2dad6f54ff85d3b2}{I2\+C\+\_\+\+CR2\+\_\+\+RELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf789c74e217ec8967bcabc156a6c54}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79097be4d77200f9e41e345a03e88c57}{I2\+C\+\_\+\+CR2\+\_\+\+AUTOEND\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6989be2db6f3df41bf5cdb856b1a64c7}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67940fdd66f6396cf117e6e907835fb3}{I2\+C\+\_\+\+CR2\+\_\+\+PECBYTE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb954a9a0e3e3898574643b6d725a70f}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga433069f5a49655c045eb78c962907731}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5edd56eaa7593073d586caef6f90ef09}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad6aca1744a212f78d75a300be6eb90}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3bb2ec380e9f35b474eaf148cefc552}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32070b13a17e891ffc59632be181b1a2}{I2\+C\+\_\+\+OAR1\+\_\+\+OA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4627c5a89a3cbe9546321418f8cb9da2}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadad9a246092670c1ae96bbefc963f01d}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d9fa47c0b7a4b893e1a1d8ab891b0e5}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga888d2971aecdd48acf9b556b16ce1ccb}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MSK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6832f5f6ae3cba12e77bfbb98226f0c6}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+NOMASK}}~(0x00000000\+UL)
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2c7eaa20dab6b866f91b87ddd7f900}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c20c37e5ff6658a6067545b343b72c7}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK01\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga748987767694ba4841a91d4c20384b4c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e81da3ec7ddc68acc12e20f2fa1da02}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK02\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad175519e75a05674e5b8c7f8ef939473}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8889c8b265557307da276456ed6a4c0a}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK03\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b947d86f78489dacc5d04d3cfe0cbbc}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8e239413de938965dc36e8ee3492692}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK04\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}~(0x5\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga964d46311d97ccf1ff4a8120184eed81}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a72fdac43da48d36343a253fbe11280}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK05\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}~(0x3\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b6da94c37b8b6358fda4170e49d7fe}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6afb0acf5d17256de2f8255e0ec0b552}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK06\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}~(0x7\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8555f5c7312e5f17f74a7f1371ade84c}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325b288eed3681b816ec41bc7ee81b20}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+MASK07\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6ec62ffdf8a682e5e0983add8fdfa26}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff1c8d990bc5d77a0c17f02a9bbaa}{I2\+C\+\_\+\+OAR2\+\_\+\+OA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2d52eba6adbdaa16094d8241aeb2b20}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337cb482f7c07894d03db35697d43781}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eb185e660b02392b3faac65bae0c8df}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga440dd2f3104fa7cfa533735907eb6142}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLH\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f8fd2508d3b30a732c759443b306e6}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab69e78bf8f76e34def168e4c1b71def}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SDADEL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga952e8751cb0c5f6be6c14cf97d9530d0}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga334b13015d3ebe937fb3ce2653822cd7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+SCLDEL\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x\+FUL $<$$<$ I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5cfdc434959893555b392e7f07bfff7}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9498f600a8b201946de0d623a82889ad}{I2\+C\+\_\+\+TIMINGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a924e7fc2b71c82158224870f9d453}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabf1112407680a49bc19e6affce30075}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0f7b6650f592e9ddc482648a1ea91f2}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5441e50a4709ed78105f9b92f14dc8b7}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d81bce8d2faf7acbef9a38510a8542}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad818dcc77fb5558c7fb19394a60f4cda}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMOUTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5defcd355ce513e94e5f040b2dad75a6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3926da5e1d7036d1ccfe74fc6c0deda6}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TIMEOUTB\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95aa3d29b8e59de06a45d15d03f721af}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63981e2bce46e074377f1e6dc1c3ed11}{I2\+C\+\_\+\+TIMEOUTR\+\_\+\+TEXTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dfec198395c0f88454a86bacff60351}{I2\+C\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f703a0cb3222638e0fb26e2231437}{I2\+C\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa848ab3d120a27401203329941c9dcb5}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b22ba845eabc2297b102913c3d3464b}{I2\+C\+\_\+\+ISR\+\_\+\+TXIS\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0afd4e99e26dcec57a0f3be4dae2c022}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a7580ea50d005aad1d3e45885c95b63}{I2\+C\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a844fb3e55ca9db318d0bc2db4a07}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga639aa794461805d956aecf4b0c27cb6e}{I2\+C\+\_\+\+ISR\+\_\+\+ADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2fb99c13292fc510cfe85bf45ac6b77}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc140d2c72cc4fb51213b7978a92ac3}{I2\+C\+\_\+\+ISR\+\_\+\+NACKF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24dee623aba3059485449f8ce7d061b7}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae056a2c873f7a37de5cf3cf5b3511008}{I2\+C\+\_\+\+ISR\+\_\+\+STOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47bed557caa744aa763e1a8d0eba04d}{I2\+C\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac33477482cff1fa98dad6c661defabfb}{I2\+C\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76008be670a9a4829aaf3753c79b3bbd}{I2\+C\+\_\+\+ISR\+\_\+\+TCR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab60e5624b0054143bb7a5ee15b2af74}{I2\+C\+\_\+\+ISR\+\_\+\+TCR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dd0d8fdc41303a1c31fc7466301be07}{I2\+C\+\_\+\+ISR\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf830061f7f1df62bfbc9fb335a12e431}{I2\+C\+\_\+\+ISR\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54ae33fec99aa351621ba6b483fbead3}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23cc08e323b46817fb4a7a0ef69df228}{I2\+C\+\_\+\+ISR\+\_\+\+ARLO\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5976110d93d2f36f50c4c6467510914}{I2\+C\+\_\+\+ISR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3474223f53eb71f3972d4b31f2d09c30}{I2\+C\+\_\+\+ISR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1d42968194fb42f9cc9bb2c2806281}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga100908b460fd51993e0f32508956f8ab}{I2\+C\+\_\+\+ISR\+\_\+\+PECERR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fc8ce165c42d0d719c45e58a82f574}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39f50e2e0e37bc9b0f66dae74af8d156}{I2\+C\+\_\+\+ISR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c6c779bca999450c595fc797a1fdeec}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c82b2d49a3def61e4d803e7f843c983}{I2\+C\+\_\+\+ISR\+\_\+\+ALERT\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12ba21dc10ca08a2063a1c4672ffb886}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae605cd91e7fd4031ad5d278a25640faf}{I2\+C\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4890d7deb94106f946b28a7309e22aa}{I2\+C\+\_\+\+ISR\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab8c49318377d92649db2e6ad7533f3f}{I2\+C\+\_\+\+ISR\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9050a7e2c1d8777251352f51197e4c80}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d5d5222eadb800dee912f148218ec4}{I2\+C\+\_\+\+ISR\+\_\+\+ADDCODE\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46e27edee02106eec30ede46a143e92}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2228bb1e8125c1d6736b2f38869fa70c}{I2\+C\+\_\+\+ICR\+\_\+\+ADDRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab68515e7c5c0796da616c92943a17472}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c315466a15d1b66f3441a3ea9fe495}{I2\+C\+\_\+\+ICR\+\_\+\+NACKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe59e51ed40569ab397e2cf9da3a347f}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c4b6846e49f463291cfcf9ac155cd38}{I2\+C\+\_\+\+ICR\+\_\+\+STOPCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a64f0841ce0f5d234a72b968705c416}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5dac5bc1f009630f97d82ad1c560be}{I2\+C\+\_\+\+ICR\+\_\+\+BERRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bc8765152bfd75d343a06e3b696805d}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea0d3266ec25c49575c9c7d9fd73a89}{I2\+C\+\_\+\+ICR\+\_\+\+ARLOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d46a31811a8b9489ca63f1c8e4c1021}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga490809ffa8771896ad7d0c9e21adcafc}{I2\+C\+\_\+\+ICR\+\_\+\+OVRCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b8f2f138f5a1dea3c54801a2750ef9d}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c24f10cbf7d0019917000a7b0d5f734}{I2\+C\+\_\+\+ICR\+\_\+\+PECCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a76993c176007a7353a33b53e7d3136}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e5f2779e858742cc33f1207db53b69}{I2\+C\+\_\+\+ICR\+\_\+\+TIMOUTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed440bb0bdb9b1134d7a21ebdf7d3ac3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ba190037b7c242e6926aa8e83089b3}{I2\+C\+\_\+\+ICR\+\_\+\+ALERTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a300f7bcd680b82263f4059f67a89}{I2\+C\+\_\+\+PECR\+\_\+\+PEC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad32ce2bbae8ceb809ade48d0ef4ce65b}{I2\+C\+\_\+\+PECR\+\_\+\+PEC\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54a8527f0da080debfb9cb25c02deaff}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac57fdfd02860115ec16fa83d1ab67d27}{I2\+C\+\_\+\+RXDR\+\_\+\+RXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6081e174c22df812fca8f244c0671787}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73ca69eb7a9949d8f458b6dc13a87ae}{I2\+C\+\_\+\+TXDR\+\_\+\+TXDATA\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga957f7d5f8a0ec1a6956a7f05cfbd97c2}{IWDG\+\_\+\+KR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccb19a688f8e5b1c41626d3718db07e}{IWDG\+\_\+\+KR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de39c5672f17d326fceb5adc9adc090}{IWDG\+\_\+\+PR\+\_\+\+PR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75390b0bbc7eb3073a88536fe7f1c5ff}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b727e7882603df1684cbf230520ca76}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+0}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba2551b90c68d95c736a116224b473e}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+1}}~(0x2\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55a1d7fde4e3e724a8644652ba9bb2b9}{IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+2}}~(0x4\+UL $<$$<$ IWDG\+\_\+\+PR\+\_\+\+PR\+\_\+\+Pos)
\item 
\#define {\bfseries IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87024bbb19f26def4c4c1510b22d3033}{IWDG\+\_\+\+RLR\+\_\+\+RL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga797562ce090da2d4b6576ba3ec62ad12}{IWDG\+\_\+\+RLR\+\_\+\+RL\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga269bd5618ba773d32275b93be004c554}{IWDG\+\_\+\+SR\+\_\+\+PVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e966837f97df9cde2383682f0234a96}{IWDG\+\_\+\+SR\+\_\+\+PVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadffb8339e556a3b10120b15f0dacc232}{IWDG\+\_\+\+SR\+\_\+\+RVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab984dca55296c6bc7aef24d356909c28}{IWDG\+\_\+\+SR\+\_\+\+RVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba26878a5ce95ea1889629b73f4c7ad5}{IWDG\+\_\+\+SR\+\_\+\+WVU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360bccee5c3d7f5538ab71ec17ac2cbe}{IWDG\+\_\+\+SR\+\_\+\+WVU\+\_\+\+Msk}}
\item 
\#define {\bfseries IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a609548fc74e1d2214de4413081e03d}{IWDG\+\_\+\+WINR\+\_\+\+WIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e9f5079599aefad1da9555297ae1f34}{IWDG\+\_\+\+WINR\+\_\+\+WIN\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+CSSA\+\_\+\+ADD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd76599403cff4092a2db15bdbe930d9}{FW\+\_\+\+CSSA\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FW\+\_\+\+CSSA\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21f4723f86ff84442046517a54437639}{FW\+\_\+\+CSSA\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd76599403cff4092a2db15bdbe930d9}{FW\+\_\+\+CSSA\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+CSL\+\_\+\+LENG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5612a40539468c9ccaff50382e13b0c3}{FW\+\_\+\+CSL\+\_\+\+LENG\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FW\+\_\+\+CSL\+\_\+\+LENG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fa33488e9d95973ccbc4eed189c7da}{FW\+\_\+\+CSL\+\_\+\+LENG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5612a40539468c9ccaff50382e13b0c3}{FW\+\_\+\+CSL\+\_\+\+LENG\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+NVDSSA\+\_\+\+ADD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd2668d487f9c5e6ab9fb44f833ddd46}{FW\+\_\+\+NVDSSA\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ FW\+\_\+\+NVDSSA\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3413ee3df412954486f9429fc0b9820}{FW\+\_\+\+NVDSSA\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd2668d487f9c5e6ab9fb44f833ddd46}{FW\+\_\+\+NVDSSA\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+NVDSL\+\_\+\+LENG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3745d001d846403c2a491d2b141f4de4}{FW\+\_\+\+NVDSL\+\_\+\+LENG\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ FW\+\_\+\+NVDSL\+\_\+\+LENG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3531efff755105e7b1992f05557132a}{FW\+\_\+\+NVDSL\+\_\+\+LENG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3745d001d846403c2a491d2b141f4de4}{FW\+\_\+\+NVDSL\+\_\+\+LENG\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+VDSSA\+\_\+\+ADD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9425663b205d3d185c17406d9f09315b}{FW\+\_\+\+VDSSA\+\_\+\+ADD\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ FW\+\_\+\+VDSSA\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ad4f892b670f2021050179741e204e8}{FW\+\_\+\+VDSSA\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9425663b205d3d185c17406d9f09315b}{FW\+\_\+\+VDSSA\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+VDSL\+\_\+\+LENG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8214361d14e7aee21e6476dbdde09891}{FW\+\_\+\+VDSL\+\_\+\+LENG\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ FW\+\_\+\+VDSL\+\_\+\+LENG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45b705b1fb809a0dad406ec93e0b4f03}{FW\+\_\+\+VDSL\+\_\+\+LENG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8214361d14e7aee21e6476dbdde09891}{FW\+\_\+\+VDSL\+\_\+\+LENG\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+CR\+\_\+\+FPA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98a71d65c8fa3d76eda9ef53d38fd8}{FW\+\_\+\+CR\+\_\+\+FPA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FW\+\_\+\+CR\+\_\+\+FPA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ac72c1481916d4563c5f96c8f74add}{FW\+\_\+\+CR\+\_\+\+FPA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c98a71d65c8fa3d76eda9ef53d38fd8}{FW\+\_\+\+CR\+\_\+\+FPA\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+CR\+\_\+\+VDS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126091e997fe3e2ce864d8120ed12982}{FW\+\_\+\+CR\+\_\+\+VDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FW\+\_\+\+CR\+\_\+\+VDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f452419d99466427cf33e1db878f21b}{FW\+\_\+\+CR\+\_\+\+VDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga126091e997fe3e2ce864d8120ed12982}{FW\+\_\+\+CR\+\_\+\+VDS\+\_\+\+Msk}}
\item 
\#define {\bfseries FW\+\_\+\+CR\+\_\+\+VDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160c08aaa9164059d8967defa6f6bc59}{FW\+\_\+\+CR\+\_\+\+VDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ FW\+\_\+\+CR\+\_\+\+VDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e816a182be558f130651f8697c70266}{FW\+\_\+\+CR\+\_\+\+VDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga160c08aaa9164059d8967defa6f6bc59}{FW\+\_\+\+CR\+\_\+\+VDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f44f2d21d09b8200203851c6b7bac5}{PWR\+\_\+\+CR1\+\_\+\+LPR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19c07c31ef996836fa71bf90ced48760}{PWR\+\_\+\+CR1\+\_\+\+LPR\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0de060b7b7fbbb12926c28cf5252c61}{PWR\+\_\+\+CR1\+\_\+\+VOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dfbe64c96ed67690ff013965877df4d}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e74cd6e5c3d16efc03c27d75a4624cb}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+0}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc72946b4e421a4279cd7340f3135db}{PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+1}}~(0x2\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+VOS\+\_\+\+Pos)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09950f76d292eb9d01f72dd825082f1b}{PWR\+\_\+\+CR1\+\_\+\+DBP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f70526c8d2411d1172df0c8830e5689}{PWR\+\_\+\+CR1\+\_\+\+DBP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf533ae177088e3bea24206d65fdb8989}{PWR\+\_\+\+CR1\+\_\+\+LPMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d48b051fd88b83b1aab4183f901aa6a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe01dba9de82ae058e04184f51850807}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP0}}~(0x00000000\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004e217141dd15b482659956bd30a759}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79135a6c5f478987105f2a8855799c4b}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004e217141dd15b482659956bd30a759}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3ba2ca1bdaf842b7aab79647ac26a5}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99c067f922a3d2e2d33266caa197c0b3}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3ba2ca1bdaf842b7aab79647ac26a5}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STOP2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0caae1ab755b7eb1d11d66b15021b69a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac735f4a9afc62e1bb440a8a1a754b318}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0caae1ab755b7eb1d11d66b15021b69a}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969144261924adca8e8ef16a64d8e5cb}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0f919c420ee00308da622a9114098e}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga969144261924adca8e8ef16a64d8e5cb}{PWR\+\_\+\+CR1\+\_\+\+LPMS\+\_\+\+SHUTDOWN\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+USV\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38b2bdcb602072e2751cdf0c77aa51}{PWR\+\_\+\+CR2\+\_\+\+USV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+USV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54c0c5d806608cabfc4e1b32e404b0fa}{PWR\+\_\+\+CR2\+\_\+\+USV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f38b2bdcb602072e2751cdf0c77aa51}{PWR\+\_\+\+CR2\+\_\+\+USV\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+IOSV\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364a5f31612c683509ea6ff169ceb019}{PWR\+\_\+\+CR2\+\_\+\+IOSV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+IOSV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9d8006d773791870872b8b318f3ac14}{PWR\+\_\+\+CR2\+\_\+\+IOSV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364a5f31612c683509ea6ff169ceb019}{PWR\+\_\+\+CR2\+\_\+\+IOSV\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga290b2b19abf9680dfa60b751036d073b}{PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Msk}}~(0x\+FUL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6646b75407dc35a5be0d9599124d495}{PWR\+\_\+\+CR2\+\_\+\+PVME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga290b2b19abf9680dfa60b751036d073b}{PWR\+\_\+\+CR2\+\_\+\+PVME\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbb1bd5671e9bfef4a61f7a27880a03}{PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc43a7ec26ef48575ec9bc3b5ca80780}{PWR\+\_\+\+CR2\+\_\+\+PVME4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbbb1bd5671e9bfef4a61f7a27880a03}{PWR\+\_\+\+CR2\+\_\+\+PVME4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80af65fcb8afdaf6bbe6c2effabbac8c}{PWR\+\_\+\+CR2\+\_\+\+PVME3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e97d48b7fb78a6c61f2ad2a167dd42b}{PWR\+\_\+\+CR2\+\_\+\+PVME3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebdddac278bc35544a57a04a2f1edc}{PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16e14385cd15086e42ecb8a7d85f3d4c}{PWR\+\_\+\+CR2\+\_\+\+PVME2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ebdddac278bc35544a57a04a2f1edc}{PWR\+\_\+\+CR2\+\_\+\+PVME2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd999c28573385415c890cc13ec79a}{PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e924cc135e38863ef1341c784fa4683}{PWR\+\_\+\+CR2\+\_\+\+PVME1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffcd999c28573385415c890cc13ec79a}{PWR\+\_\+\+CR2\+\_\+\+PVME1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8d978a187bb09239f2208baa0416a3}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b697d94b29f811dca702a8dfcd8266}{PWR\+\_\+\+CR2\+\_\+\+PLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8d978a187bb09239f2208baa0416a3}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5001fe6c480f9743f9bd0ddb722617a9}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV0}}~(0x00000000\+UL)
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d74fd5d4d95edc3dcb5783b5f9f3c96}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d2572eaaeb79bb0b5fc42cb1e2c9337}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d74fd5d4d95edc3dcb5783b5f9f3c96}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb1c9c18580e2c0a8decc7f289c3c7b}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f5a92514e4567705daad5627591219e}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfb1c9c18580e2c0a8decc7f289c3c7b}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2ec0508330810bc9f440a41ffd54e5}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325fe32e32cc165ce8a85111a4ee02ab}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2ec0508330810bc9f440a41ffd54e5}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab162707e8817679abd4a29b0b166d94e}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783b9dfbff88a44b12a9badf34786cf5}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab162707e8817679abd4a29b0b166d94e}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e956cba9069b626a148459ca54b8841}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}}~(0x5\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4009091a783a864b3872617ab8850201}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e956cba9069b626a148459ca54b8841}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3ffa6118482f0f799f0331f6e8aa6f}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}}~(0x3\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaa854c75dece3276eed0159a6cc22dc}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3ffa6118482f0f799f0331f6e8aa6f}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963742e2c2d7da7c89bce4abf872d999}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b26aec876888d8eded6a0b36192125a}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963742e2c2d7da7c89bce4abf872d999}{PWR\+\_\+\+CR2\+\_\+\+PLS\+\_\+\+LEV7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8d26c78f270844dbe4d7136d7379b4}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabd4b7fcf83841d5063a413eb6557bd8}{PWR\+\_\+\+CR2\+\_\+\+PVDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace8d26c78f270844dbe4d7136d7379b4}{PWR\+\_\+\+CR2\+\_\+\+PVDE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f500918c09da1102b73a7811099648}{PWR\+\_\+\+CR3\+\_\+\+EIWUL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2217dfc0235df242e58c074f5f3f4de}{PWR\+\_\+\+CR3\+\_\+\+APC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb4b1ac74fe4a4c00d10e4e0e002532}{PWR\+\_\+\+CR3\+\_\+\+APC\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c446f9b9c946e08323166f8cd66feb}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cd066e703bf15c5cde88b673f99686f}{PWR\+\_\+\+CR3\+\_\+\+RRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c446f9b9c946e08323166f8cd66feb}{PWR\+\_\+\+CR3\+\_\+\+RRS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be368dc5402679cb39a078b8d86fb09}{PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac667974055c71c7b08e3ac108aa038df}{PWR\+\_\+\+CR3\+\_\+\+EWUP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8be368dc5402679cb39a078b8d86fb09}{PWR\+\_\+\+CR3\+\_\+\+EWUP5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0490649114bfda685bde9aef8574ec3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05117e0615c20ef3d154b6e1381d88f3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0490649114bfda685bde9aef8574ec3}{PWR\+\_\+\+CR3\+\_\+\+EWUP4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5267c22e9f610ffc0173a8e22a296728}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16bb381527e4565b3bd417c173bde522}{PWR\+\_\+\+CR3\+\_\+\+EWUP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5267c22e9f610ffc0173a8e22a296728}{PWR\+\_\+\+CR3\+\_\+\+EWUP3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036dea83addcbda947918308749aef3e}{PWR\+\_\+\+CR3\+\_\+\+EWUP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab27d5233849940e027f97c8a9319cebb}{PWR\+\_\+\+CR3\+\_\+\+EWUP2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba5b1bb0f7578bd4df5ffd485dad6f7}{PWR\+\_\+\+CR3\+\_\+\+EWUP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga582515d6641006a10ae00fcf387fec7b}{PWR\+\_\+\+CR3\+\_\+\+EWUP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd81a36df9d6c650511a6b4670707748}{PWR\+\_\+\+CR3\+\_\+\+EWUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee069d3f1c0f287f7af6690f9fba6011}{PWR\+\_\+\+CR3\+\_\+\+EWUP\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Pos}~PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Pos
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EIWF\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac399f57ad4513125f3d8c73e7016bac9}{PWR\+\_\+\+CR3\+\_\+\+EIWUL\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR3\+\_\+\+EIWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f500918c09da1102b73a7811099648}{PWR\+\_\+\+CR3\+\_\+\+EIWUL}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+ON\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2fcd24ad0bb8b2c6629585b2d8efa4}{PWR\+\_\+\+CR4\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1b008eb9fe9113073ee1f4cdd37e8f2}{PWR\+\_\+\+CR4\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e2fcd24ad0bb8b2c6629585b2d8efa4}{PWR\+\_\+\+CR4\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6932c5d73145f26e380271c73ac97a8f}{PWR\+\_\+\+CR4\+\_\+\+VBRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1019e7736b4ba30c1e7c2275f5a104b}{PWR\+\_\+\+CR4\+\_\+\+VBRS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cb65a447514614845b72f00250728cb}{PWR\+\_\+\+CR4\+\_\+\+VBE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga349a505f85065abfe716cd1fd35539b4}{PWR\+\_\+\+CR4\+\_\+\+VBE\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0d324279bc55eafa64293c70793c3c}{PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac81b32ad6cd95dab9691cde2fa3462e5}{PWR\+\_\+\+CR4\+\_\+\+WP5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d0d324279bc55eafa64293c70793c3c}{PWR\+\_\+\+CR4\+\_\+\+WP5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81be4a9bea91ccbece744597c04c6d6}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eeb1e8d0f91ac9c298ba6adbb297744}{PWR\+\_\+\+CR4\+\_\+\+WP4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81be4a9bea91ccbece744597c04c6d6}{PWR\+\_\+\+CR4\+\_\+\+WP4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689e4bad5f1bc94a3cda907c478a9acf}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a3b7f0e80a3db7c58fcabcb4c6c0358}{PWR\+\_\+\+CR4\+\_\+\+WP3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689e4bad5f1bc94a3cda907c478a9acf}{PWR\+\_\+\+CR4\+\_\+\+WP3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga633d809286b1e03055734e7eb447b00e}{PWR\+\_\+\+CR4\+\_\+\+WP2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaecbcb453b609f134e765aaa19f46f2c9}{PWR\+\_\+\+CR4\+\_\+\+WP2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb881b2131d164390abd9046375a465}{PWR\+\_\+\+CR4\+\_\+\+WP1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b70dec55bf73ec4176568e1942d71a}{PWR\+\_\+\+CR4\+\_\+\+WP1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9bcd91a779fee2f98a91b1ac734b6c9}{PWR\+\_\+\+SR1\+\_\+\+WUFI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3292409f4ace61d403b652bb0ded849c}{PWR\+\_\+\+SR1\+\_\+\+WUFI\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+RDY\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8aea00e2f9ea22bba3b3439f09b348e}{PWR\+\_\+\+SR1\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f22daae508f1f9b432ab470912bd69}{PWR\+\_\+\+SR1\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8aea00e2f9ea22bba3b3439f09b348e}{PWR\+\_\+\+SR1\+\_\+\+EXT\+\_\+\+SMPS\+\_\+\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46de86e5fa599d3aabe3646e5c83ff13}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52067a339f2800cca29e0373f1b7d5f1}{PWR\+\_\+\+SR1\+\_\+\+SBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46de86e5fa599d3aabe3646e5c83ff13}{PWR\+\_\+\+SR1\+\_\+\+SBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cee25727108665face0ac2f709fcb72}{PWR\+\_\+\+SR1\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab4eafaa5b521406a181e970c4e5f04}{PWR\+\_\+\+SR1\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa81a5e5608d24f04e510b981f23f550}{PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac119a7732cd690d01870ee0fa72b4d20}{PWR\+\_\+\+SR1\+\_\+\+WUF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa81a5e5608d24f04e510b981f23f550}{PWR\+\_\+\+SR1\+\_\+\+WUF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13909fdce06449a0f1138df7635c31}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92613bf31b9b2a8d63c24a0a1e8c5516}{PWR\+\_\+\+SR1\+\_\+\+WUF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a13909fdce06449a0f1138df7635c31}{PWR\+\_\+\+SR1\+\_\+\+WUF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee47e810678a998df7b130c61c76dc6}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff45092647d089b93361f5cbaf6b1a1}{PWR\+\_\+\+SR1\+\_\+\+WUF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ee47e810678a998df7b130c61c76dc6}{PWR\+\_\+\+SR1\+\_\+\+WUF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb2045f5b3571c37bba90051c2b5ea6}{PWR\+\_\+\+SR1\+\_\+\+WUF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2da4b6c791875ae30474e2a13cb0af37}{PWR\+\_\+\+SR1\+\_\+\+WUF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e5ea0407844efe67f89d52468199bf9}{PWR\+\_\+\+SR1\+\_\+\+WUF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7cce63b523402f2ffea81b585fe3ef5}{PWR\+\_\+\+SR1\+\_\+\+WUF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2b0e8f56f9974148ea6272d0152668}{PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb35ad6cec90fea4a2a2770204bfa618}{PWR\+\_\+\+SR2\+\_\+\+PVMO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2b0e8f56f9974148ea6272d0152668}{PWR\+\_\+\+SR2\+\_\+\+PVMO4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3689cfd285737059dbb4a748dbf117e1}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed2a4928dc037f410049cf67cde12a52}{PWR\+\_\+\+SR2\+\_\+\+PVMO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3689cfd285737059dbb4a748dbf117e1}{PWR\+\_\+\+SR2\+\_\+\+PVMO3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3a78d677e571cf3bfbc90344cd7505}{PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae475738960817bd81d391791d494a13c}{PWR\+\_\+\+SR2\+\_\+\+PVMO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3a78d677e571cf3bfbc90344cd7505}{PWR\+\_\+\+SR2\+\_\+\+PVMO2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543077b17f78342367fb22eb2dbb5195}{PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24326eb66176060b4fbfbf9648b149f8}{PWR\+\_\+\+SR2\+\_\+\+PVMO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543077b17f78342367fb22eb2dbb5195}{PWR\+\_\+\+SR2\+\_\+\+PVMO1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fea15ae013036a5a24db22a52ca3147}{PWR\+\_\+\+SR2\+\_\+\+PVDO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bd23d53172d09b3e1a19f7bc7a6d06}{PWR\+\_\+\+SR2\+\_\+\+PVDO\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa16cbf806601b43cdbcba10b444c7f81}{PWR\+\_\+\+SR2\+\_\+\+VOSF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77731b81c1c30295b5638e1502df5ab6}{PWR\+\_\+\+SR2\+\_\+\+VOSF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b4c0d31f1dbb17ccb85a6e582a00b9d}{PWR\+\_\+\+SR2\+\_\+\+REGLPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3314b8d9a65423906e4b7dc6da6152c}{PWR\+\_\+\+SR2\+\_\+\+REGLPF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911a8a399671b6dc3fca4948f1ad6872}{PWR\+\_\+\+SR2\+\_\+\+REGLPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dfb4cf2210dc6d42e3461de677d5cd4}{PWR\+\_\+\+SR2\+\_\+\+REGLPS\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da6bdd44c4392f18d8216d3cc4e9c83}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdddfe059abe4fdb479d6f77d41f5bc5}{PWR\+\_\+\+SCR\+\_\+\+CSBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7da6bdd44c4392f18d8216d3cc4e9c83}{PWR\+\_\+\+SCR\+\_\+\+CSBF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab617e1bb3dca54f12c80d4c5b3a0ee3c}{PWR\+\_\+\+SCR\+\_\+\+CWUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db68cb99dedae6f165584bfe2063920}{PWR\+\_\+\+SCR\+\_\+\+CWUF\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5980fc735db6b2ea9adeb05d3e3c1f1}{PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1cc08299b937e0c1c87e24aa153c005}{PWR\+\_\+\+SCR\+\_\+\+CWUF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5980fc735db6b2ea9adeb05d3e3c1f1}{PWR\+\_\+\+SCR\+\_\+\+CWUF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02905174fda882abf1f543ca487c1ec4}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga032b297a06e80628d63eb25dd1388268}{PWR\+\_\+\+SCR\+\_\+\+CWUF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02905174fda882abf1f543ca487c1ec4}{PWR\+\_\+\+SCR\+\_\+\+CWUF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe80c512090943bc2e4aea5068bed2c0}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b435bfeeeb80cd6e640fa6f9210649a}{PWR\+\_\+\+SCR\+\_\+\+CWUF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe80c512090943bc2e4aea5068bed2c0}{PWR\+\_\+\+SCR\+\_\+\+CWUF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4128b0b9a09d2443ce0e4eef81177a8d}{PWR\+\_\+\+SCR\+\_\+\+CWUF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a59ab189af3edee39d5f86586c1d4a}{PWR\+\_\+\+SCR\+\_\+\+CWUF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a12f5af4994abe5b34cf7eae3dacf70}{PWR\+\_\+\+SCR\+\_\+\+CWUF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga142fa620aec1ce292870d2a88c8e4bfc}{PWR\+\_\+\+SCR\+\_\+\+CWUF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee7372783982d4d000e2e847c8dc630}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b3dcecac6d5bf3fb594f4842d6b97d6}{PWR\+\_\+\+PUCRA\+\_\+\+PA15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee7372783982d4d000e2e847c8dc630}{PWR\+\_\+\+PUCRA\+\_\+\+PA15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fca5031723da3035cd0ac84416c8e2}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ea0cce66170e2ccf02106afb53d1be1}{PWR\+\_\+\+PUCRA\+\_\+\+PA13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30fca5031723da3035cd0ac84416c8e2}{PWR\+\_\+\+PUCRA\+\_\+\+PA13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413606379c8e0c1a3e1038cde7f30868}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24ea01deb040e636ed39d21098f25d4e}{PWR\+\_\+\+PUCRA\+\_\+\+PA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga413606379c8e0c1a3e1038cde7f30868}{PWR\+\_\+\+PUCRA\+\_\+\+PA12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d18f1f2f4dae41593a9485bfa94d3c}{PWR\+\_\+\+PUCRA\+\_\+\+PA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e22caf5cbbfec057ab9b61e47e85ea1}{PWR\+\_\+\+PUCRA\+\_\+\+PA11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe03ce2b32c6d2d99f96eb370471439}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc170ec9f694d2e53e4185386539ab9}{PWR\+\_\+\+PUCRA\+\_\+\+PA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbe03ce2b32c6d2d99f96eb370471439}{PWR\+\_\+\+PUCRA\+\_\+\+PA10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dde6ee2c091baf19521149febaf7dd}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c73bae1a8797e0b0bb20840bbacb96}{PWR\+\_\+\+PUCRA\+\_\+\+PA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9dde6ee2c091baf19521149febaf7dd}{PWR\+\_\+\+PUCRA\+\_\+\+PA9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d5a3368e444f279a7af166c9823cd5}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a388db394ce5118cbcc6f51d63b7aa2}{PWR\+\_\+\+PUCRA\+\_\+\+PA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2d5a3368e444f279a7af166c9823cd5}{PWR\+\_\+\+PUCRA\+\_\+\+PA8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05ab6805e6783126974d0e3dcb2a4d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc5bae0e836f9dced965b9ea5be7efb}{PWR\+\_\+\+PUCRA\+\_\+\+PA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad05ab6805e6783126974d0e3dcb2a4d3}{PWR\+\_\+\+PUCRA\+\_\+\+PA7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403ab985c027f1b20022c764687e00a4}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a03fc634507c4acd78f5a3d862e682a}{PWR\+\_\+\+PUCRA\+\_\+\+PA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403ab985c027f1b20022c764687e00a4}{PWR\+\_\+\+PUCRA\+\_\+\+PA6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28bb70b37b8d2539538d27510c554272}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a21e0d55ef3b7c9e4b7904a51ee4e4}{PWR\+\_\+\+PUCRA\+\_\+\+PA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28bb70b37b8d2539538d27510c554272}{PWR\+\_\+\+PUCRA\+\_\+\+PA5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02aeb0f5747375daee2488ee818535de}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01a7945818e176f22294889671cefcc5}{PWR\+\_\+\+PUCRA\+\_\+\+PA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02aeb0f5747375daee2488ee818535de}{PWR\+\_\+\+PUCRA\+\_\+\+PA4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae0d70425d15078cf339b01c7b8190a}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac091a74842ea29ed914029a65058702d}{PWR\+\_\+\+PUCRA\+\_\+\+PA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae0d70425d15078cf339b01c7b8190a}{PWR\+\_\+\+PUCRA\+\_\+\+PA3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e82a239452bb018157e3656eccf3afb}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4dea15b84bf7b96f70e3ff1b47f5637}{PWR\+\_\+\+PUCRA\+\_\+\+PA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e82a239452bb018157e3656eccf3afb}{PWR\+\_\+\+PUCRA\+\_\+\+PA2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef14597b5a97e2cae2be52962e5323b}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247c10f6a0573e1ac870a1a4de58ecc3}{PWR\+\_\+\+PUCRA\+\_\+\+PA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ef14597b5a97e2cae2be52962e5323b}{PWR\+\_\+\+PUCRA\+\_\+\+PA1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b53d54c8c70d2afc6586b115db7aaf}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169c59fcd30cd6255743d076f51e6332}{PWR\+\_\+\+PUCRA\+\_\+\+PA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59b53d54c8c70d2afc6586b115db7aaf}{PWR\+\_\+\+PUCRA\+\_\+\+PA0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700d6c54773f659bc57c38afeb86bf51}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab64428d4a9dab9efce521cd7d923af64}{PWR\+\_\+\+PDCRA\+\_\+\+PA14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga700d6c54773f659bc57c38afeb86bf51}{PWR\+\_\+\+PDCRA\+\_\+\+PA14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088f08cd4ff10d16a3e8233d50082e40}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91911c5d20a197108c51537b04958b02}{PWR\+\_\+\+PDCRA\+\_\+\+PA12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga088f08cd4ff10d16a3e8233d50082e40}{PWR\+\_\+\+PDCRA\+\_\+\+PA12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af2137078270558bd54576674e11c8}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39758c425db38f7ae510c37b9e64722c}{PWR\+\_\+\+PDCRA\+\_\+\+PA11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3af2137078270558bd54576674e11c8}{PWR\+\_\+\+PDCRA\+\_\+\+PA11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275d31c4a20ced7408cb555667c1d425}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb64169709bc6bb557076f5a85fe1504}{PWR\+\_\+\+PDCRA\+\_\+\+PA10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga275d31c4a20ced7408cb555667c1d425}{PWR\+\_\+\+PDCRA\+\_\+\+PA10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88e244d97c388adb98fd406c08666f24}{PWR\+\_\+\+PDCRA\+\_\+\+PA9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089cccb2c6553fa1b178e4e0ba9220ad}{PWR\+\_\+\+PDCRA\+\_\+\+PA9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a982eda80652cae76ed398ca60ccd0}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcf52d2e7e1c34d4ea601c3ceddd04d}{PWR\+\_\+\+PDCRA\+\_\+\+PA8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a982eda80652cae76ed398ca60ccd0}{PWR\+\_\+\+PDCRA\+\_\+\+PA8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df96cb99663dc62934da321aaecf8b1}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf09275b29798705676d45c9c785f9976}{PWR\+\_\+\+PDCRA\+\_\+\+PA7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df96cb99663dc62934da321aaecf8b1}{PWR\+\_\+\+PDCRA\+\_\+\+PA7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518779284420c211407770d6f434c901}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dca195c3d39108d4e9feb4f1fa431c5}{PWR\+\_\+\+PDCRA\+\_\+\+PA6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga518779284420c211407770d6f434c901}{PWR\+\_\+\+PDCRA\+\_\+\+PA6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bfb96db542041102de79fc11bb01d06}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc699a7651005b7b93e4fae230b3ef2e}{PWR\+\_\+\+PDCRA\+\_\+\+PA5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bfb96db542041102de79fc11bb01d06}{PWR\+\_\+\+PDCRA\+\_\+\+PA5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a027d892d2f7122794c13c4d937140d}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3760e2a24c021505475f49022333a96c}{PWR\+\_\+\+PDCRA\+\_\+\+PA4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a027d892d2f7122794c13c4d937140d}{PWR\+\_\+\+PDCRA\+\_\+\+PA4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44ba6d2692ecba3213aaf1236f6a985}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c253f1fdca9a3927853daad5031d351}{PWR\+\_\+\+PDCRA\+\_\+\+PA3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44ba6d2692ecba3213aaf1236f6a985}{PWR\+\_\+\+PDCRA\+\_\+\+PA3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga771a8cc2433de6e3190618a12211d750}{PWR\+\_\+\+PDCRA\+\_\+\+PA2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc7cc88265568e8ef7b0e8978eeaa3f4}{PWR\+\_\+\+PDCRA\+\_\+\+PA2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa539589ee6592bc1f92bc036675162e6}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89c2b6bcc82f0c028e3e04e393cf264}{PWR\+\_\+\+PDCRA\+\_\+\+PA1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa539589ee6592bc1f92bc036675162e6}{PWR\+\_\+\+PDCRA\+\_\+\+PA1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe33ba93d8caeda571f2d255494f2caa}{PWR\+\_\+\+PDCRA\+\_\+\+PA0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53e3de4f8ac77a779a98b3aa3080a64d}{PWR\+\_\+\+PDCRA\+\_\+\+PA0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b43872f66b27a4b3384744a7de806b8}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a82158bc0e841126c7cf09e466d11ba}{PWR\+\_\+\+PUCRB\+\_\+\+PB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b43872f66b27a4b3384744a7de806b8}{PWR\+\_\+\+PUCRB\+\_\+\+PB15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50352afabef5f92da21a1231e8fc782b}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c81bbc64b7903d2a1b0269d6d52a284}{PWR\+\_\+\+PUCRB\+\_\+\+PB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50352afabef5f92da21a1231e8fc782b}{PWR\+\_\+\+PUCRB\+\_\+\+PB14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65b1ef48ac1593f33850cd9bf05343b3}{PWR\+\_\+\+PUCRB\+\_\+\+PB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39ea122f3c6baf3a4043160d6fcd0cb6}{PWR\+\_\+\+PUCRB\+\_\+\+PB13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bc4091b0e1fbab30f23af34741e3173}{PWR\+\_\+\+PUCRB\+\_\+\+PB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga945c238b75adbc46ffd1f94cc5d35e7e}{PWR\+\_\+\+PUCRB\+\_\+\+PB12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7891d31a8e1a142f7b0fa18bda9e959}{PWR\+\_\+\+PUCRB\+\_\+\+PB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d621fd8a99b329fcc3ebe2e00e0e2be}{PWR\+\_\+\+PUCRB\+\_\+\+PB11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb9df3c7cf2671832def322015e83a4c}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0656dd1959661573b20a5db7ac20708}{PWR\+\_\+\+PUCRB\+\_\+\+PB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb9df3c7cf2671832def322015e83a4c}{PWR\+\_\+\+PUCRB\+\_\+\+PB10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd07d527d46866c35a88f22f54f984b0}{PWR\+\_\+\+PUCRB\+\_\+\+PB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf60a9b563507d91e4e7df6a82bab5b2f}{PWR\+\_\+\+PUCRB\+\_\+\+PB9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52e58aa2430efd8ce4c3b56f25449c2}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325bd47d4e80182dd0d4df86de234f08}{PWR\+\_\+\+PUCRB\+\_\+\+PB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab52e58aa2430efd8ce4c3b56f25449c2}{PWR\+\_\+\+PUCRB\+\_\+\+PB8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229b88fe3d8743a07df6944091110d46}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263cdba9a8ee852bb343a38ebab11833}{PWR\+\_\+\+PUCRB\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga229b88fe3d8743a07df6944091110d46}{PWR\+\_\+\+PUCRB\+\_\+\+PB7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611c3f3c049a2b9fc3df268417d220fe}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdeb9e492aedae104ed536c66f8603db}{PWR\+\_\+\+PUCRB\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga611c3f3c049a2b9fc3df268417d220fe}{PWR\+\_\+\+PUCRB\+\_\+\+PB6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab850e2a2514542723a500e110e08d437}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9178627a0718dfff48a9adf6bc0f963b}{PWR\+\_\+\+PUCRB\+\_\+\+PB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab850e2a2514542723a500e110e08d437}{PWR\+\_\+\+PUCRB\+\_\+\+PB5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5856601dc7cc0fd024c066265cd66ab5}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffa2061e37dad37437f5cb47be294a6}{PWR\+\_\+\+PUCRB\+\_\+\+PB4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5856601dc7cc0fd024c066265cd66ab5}{PWR\+\_\+\+PUCRB\+\_\+\+PB4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90577c39614de0671db781f5168a2086}{PWR\+\_\+\+PUCRB\+\_\+\+PB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3811a7f8aa304f48a6c37260bedbd3b}{PWR\+\_\+\+PUCRB\+\_\+\+PB3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a9b734d743bff18dee0f4ef45f8a72}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ee1eaf52a2e5d28819edc4c0de2e2bd}{PWR\+\_\+\+PUCRB\+\_\+\+PB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4a9b734d743bff18dee0f4ef45f8a72}{PWR\+\_\+\+PUCRB\+\_\+\+PB2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185637d506df5bfb727bc67ff3f0d383}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4868b26376c5ce38025c617d9a45a81}{PWR\+\_\+\+PUCRB\+\_\+\+PB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185637d506df5bfb727bc67ff3f0d383}{PWR\+\_\+\+PUCRB\+\_\+\+PB1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a79251e6862e306db3a66efef348ce}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga511b67a6d2a4745e92351a619b4aaa97}{PWR\+\_\+\+PUCRB\+\_\+\+PB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97a79251e6862e306db3a66efef348ce}{PWR\+\_\+\+PUCRB\+\_\+\+PB0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71a53829f108029eaef213068691ea2f}{PWR\+\_\+\+PDCRB\+\_\+\+PB15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b170531e58f4b880cd586eb0aa0b8d7}{PWR\+\_\+\+PDCRB\+\_\+\+PB15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da678c53f34c77f39409eda53f793e2}{PWR\+\_\+\+PDCRB\+\_\+\+PB14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc0f6e2f3d4d1924889bcd59d2e3f9c4}{PWR\+\_\+\+PDCRB\+\_\+\+PB14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6a69d9995a4bb0349c3abc06455109}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga194138623bfc79166685917211cf171c}{PWR\+\_\+\+PDCRB\+\_\+\+PB13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6a69d9995a4bb0349c3abc06455109}{PWR\+\_\+\+PDCRB\+\_\+\+PB13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108f4c1f332fb89e49cec215be82a6f}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac812e3841c1d2c7e3f17be6934b17754}{PWR\+\_\+\+PDCRB\+\_\+\+PB12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7108f4c1f332fb89e49cec215be82a6f}{PWR\+\_\+\+PDCRB\+\_\+\+PB12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeadd3241eb26dd0de6ad44ac878ffed}{PWR\+\_\+\+PDCRB\+\_\+\+PB11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8b8e6e89b9257dbf271de2a70039ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43185721139c1f82cce33f0c559a333a}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34ce803d2dafb5f99c5b621222a8ccda}{PWR\+\_\+\+PDCRB\+\_\+\+PB10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43185721139c1f82cce33f0c559a333a}{PWR\+\_\+\+PDCRB\+\_\+\+PB10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7950ae13b792c51cbcd96244976dda93}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c7e7fd4f1aa4bb3c3d8482c0601b4ab}{PWR\+\_\+\+PDCRB\+\_\+\+PB9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7950ae13b792c51cbcd96244976dda93}{PWR\+\_\+\+PDCRB\+\_\+\+PB9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1a142c95aca29ea195edcdd1510c5}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff351a0b6cbb045bda3662e11b7b02e}{PWR\+\_\+\+PDCRB\+\_\+\+PB8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba1a142c95aca29ea195edcdd1510c5}{PWR\+\_\+\+PDCRB\+\_\+\+PB8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97c7daa768c5be12529068b9af64711}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49fb2b285d7e997e7a75072a892c28c6}{PWR\+\_\+\+PDCRB\+\_\+\+PB7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf97c7daa768c5be12529068b9af64711}{PWR\+\_\+\+PDCRB\+\_\+\+PB7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8aca8a173ba6e7feebceab89fa9c091}{PWR\+\_\+\+PDCRB\+\_\+\+PB6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ebfbbf6a82ccaa00eb6bbae36946e5}{PWR\+\_\+\+PDCRB\+\_\+\+PB6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c9599e11d339cf5256bfa0d9014c20}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8518c45d35163e51774548032a3670f0}{PWR\+\_\+\+PDCRB\+\_\+\+PB5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88c9599e11d339cf5256bfa0d9014c20}{PWR\+\_\+\+PDCRB\+\_\+\+PB5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e013f883e0f8800bd2b070ff05c6fd}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17c1856e03317e444f6b5f4a54072790}{PWR\+\_\+\+PDCRB\+\_\+\+PB3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e013f883e0f8800bd2b070ff05c6fd}{PWR\+\_\+\+PDCRB\+\_\+\+PB3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185a1fcee5d53fd424293212fc69a67c}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646605e005f43ead924a6fc563fddf0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185a1fcee5d53fd424293212fc69a67c}{PWR\+\_\+\+PDCRB\+\_\+\+PB2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79729f14980ea1adcac3e0137ad4f6ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70a3b62e431b262b4d225d25d2ec1feb}{PWR\+\_\+\+PDCRB\+\_\+\+PB1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79729f14980ea1adcac3e0137ad4f6ec}{PWR\+\_\+\+PDCRB\+\_\+\+PB1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a6344178b5b993cc95a9be40746d0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdff78a4b11bef7547e0d893ee7b7d5}{PWR\+\_\+\+PDCRB\+\_\+\+PB0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15a6344178b5b993cc95a9be40746d0a}{PWR\+\_\+\+PDCRB\+\_\+\+PB0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85fa303abe85c2039ef9e178111dc6d}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fe36860f65a255740c13e5a8eff44cb}{PWR\+\_\+\+PUCRC\+\_\+\+PC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf85fa303abe85c2039ef9e178111dc6d}{PWR\+\_\+\+PUCRC\+\_\+\+PC15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1709fdf9272586848e07ec26681ef02}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e1bc8e91670bb5a3f29e9d05c79d879}{PWR\+\_\+\+PUCRC\+\_\+\+PC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1709fdf9272586848e07ec26681ef02}{PWR\+\_\+\+PUCRC\+\_\+\+PC14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c29d1494321ada2ff34fbb70f053e0}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d0f6a1b0a1d3bb63f223feca0789cc6}{PWR\+\_\+\+PUCRC\+\_\+\+PC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c29d1494321ada2ff34fbb70f053e0}{PWR\+\_\+\+PUCRC\+\_\+\+PC13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf026150987e94e4891d7f00c9266caf}{PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa88b78d46e37804212f567909e51eba9}{PWR\+\_\+\+PUCRC\+\_\+\+PC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf026150987e94e4891d7f00c9266caf}{PWR\+\_\+\+PUCRC\+\_\+\+PC12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c9c1b6a4febc8653cffe8a778017c1}{PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae678987da717d53544d84314fe783fc0}{PWR\+\_\+\+PUCRC\+\_\+\+PC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5c9c1b6a4febc8653cffe8a778017c1}{PWR\+\_\+\+PUCRC\+\_\+\+PC11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9945cb77ea6653b98d13feeaa9037563}{PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b52afac62cb463b0f4e106020fed1d5}{PWR\+\_\+\+PUCRC\+\_\+\+PC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9945cb77ea6653b98d13feeaa9037563}{PWR\+\_\+\+PUCRC\+\_\+\+PC10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce953c68bd6ffa2134a800a9def5048}{PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741ff5b98a4efde33b0132a8b0998c50}{PWR\+\_\+\+PUCRC\+\_\+\+PC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce953c68bd6ffa2134a800a9def5048}{PWR\+\_\+\+PUCRC\+\_\+\+PC9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a04d5ecc2909a7f13bd1da459912634}{PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c318e01011bdafb0c6defb8efd401b4}{PWR\+\_\+\+PUCRC\+\_\+\+PC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a04d5ecc2909a7f13bd1da459912634}{PWR\+\_\+\+PUCRC\+\_\+\+PC8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73c8884274758563b7711bb0377340}{PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf188cafd7b35ac9f997ee4207a978130}{PWR\+\_\+\+PUCRC\+\_\+\+PC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b73c8884274758563b7711bb0377340}{PWR\+\_\+\+PUCRC\+\_\+\+PC7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4c8f7ea80f3289de4ddbebeff6243d}{PWR\+\_\+\+PUCRC\+\_\+\+PC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cb9b3cf8860312c689cab4b3ae050a9}{PWR\+\_\+\+PUCRC\+\_\+\+PC6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a91e26e448892088eecee710d11a8b7}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae162bdf158cd3698678f0a09e1d6f554}{PWR\+\_\+\+PUCRC\+\_\+\+PC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a91e26e448892088eecee710d11a8b7}{PWR\+\_\+\+PUCRC\+\_\+\+PC5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac176491e7a952894ed8e2fb0f3095fdc}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76dc59c81842b8d108b79e0763b57549}{PWR\+\_\+\+PUCRC\+\_\+\+PC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac176491e7a952894ed8e2fb0f3095fdc}{PWR\+\_\+\+PUCRC\+\_\+\+PC4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad22badd8908bc488775ef31d9b7295b6}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b429a4ba2f61690da469884e9d40a42}{PWR\+\_\+\+PUCRC\+\_\+\+PC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad22badd8908bc488775ef31d9b7295b6}{PWR\+\_\+\+PUCRC\+\_\+\+PC3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b1dc9d3096bd558b207f546e38ce5a}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2138683c7ec914c2a9df05985a2a4981}{PWR\+\_\+\+PUCRC\+\_\+\+PC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b1dc9d3096bd558b207f546e38ce5a}{PWR\+\_\+\+PUCRC\+\_\+\+PC2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a4100baf8ef865087244f84dbba9134}{PWR\+\_\+\+PUCRC\+\_\+\+PC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga651dd7a106fea5d8e1de2c1ea8ca56ca}{PWR\+\_\+\+PUCRC\+\_\+\+PC1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga046229fb09e925690d4d6ec66c9ae06b}{PWR\+\_\+\+PUCRC\+\_\+\+PC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06a2e8cae26a5fa6b05ff698a6b65b56}{PWR\+\_\+\+PUCRC\+\_\+\+PC0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea93537beb0f87d616f9dcc75152639}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8583cebcda7ee9ed53b75c783fd8174}{PWR\+\_\+\+PDCRC\+\_\+\+PC15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea93537beb0f87d616f9dcc75152639}{PWR\+\_\+\+PDCRC\+\_\+\+PC15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58433c2ed925858ecf2b4fe7426bfe23}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3d7adc6dc23b6ac775513ddc96c059}{PWR\+\_\+\+PDCRC\+\_\+\+PC14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58433c2ed925858ecf2b4fe7426bfe23}{PWR\+\_\+\+PDCRC\+\_\+\+PC14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4feb5254b2653391c97eaa73792c84}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c6766e19dbd465fdcc14f06aa6bf1a8}{PWR\+\_\+\+PDCRC\+\_\+\+PC13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4feb5254b2653391c97eaa73792c84}{PWR\+\_\+\+PDCRC\+\_\+\+PC13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae960b97fa723fe06422a8e7cab626cd5}{PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb81bfdb3571fc40434c56581efcc97e}{PWR\+\_\+\+PDCRC\+\_\+\+PC12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae960b97fa723fe06422a8e7cab626cd5}{PWR\+\_\+\+PDCRC\+\_\+\+PC12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3}{PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66e7575494e2353a87b4cbe03ff9ab34}{PWR\+\_\+\+PDCRC\+\_\+\+PC11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ba6ea4c3bdeb64a6f35fbc5bcbe3b3}{PWR\+\_\+\+PDCRC\+\_\+\+PC11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f076fecffdd7fa7a4a781efcb95962}{PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cb0b0f596fb905e8c25b4de81df49eb}{PWR\+\_\+\+PDCRC\+\_\+\+PC10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f076fecffdd7fa7a4a781efcb95962}{PWR\+\_\+\+PDCRC\+\_\+\+PC10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6d737962aeb55f54214c8d828ffcb4}{PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbf0c4234a6e4e9ce7ea187e1319d415}{PWR\+\_\+\+PDCRC\+\_\+\+PC9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b6d737962aeb55f54214c8d828ffcb4}{PWR\+\_\+\+PDCRC\+\_\+\+PC9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36fbd72516c26b2fdc68ce7a2aa17b3c}{PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3493966597d083ceb92c90c905267801}{PWR\+\_\+\+PDCRC\+\_\+\+PC8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36fbd72516c26b2fdc68ce7a2aa17b3c}{PWR\+\_\+\+PDCRC\+\_\+\+PC8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2521ee461c38339839884ee84c85361d}{PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0358b2623cf2c91f8debd092131bced5}{PWR\+\_\+\+PDCRC\+\_\+\+PC7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2521ee461c38339839884ee84c85361d}{PWR\+\_\+\+PDCRC\+\_\+\+PC7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a5cb494862dbaf5adfff577d61c727}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240b11fc928de312d5c8f9153e7f923}{PWR\+\_\+\+PDCRC\+\_\+\+PC6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45a5cb494862dbaf5adfff577d61c727}{PWR\+\_\+\+PDCRC\+\_\+\+PC6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e1a8823acaafffc7c6851d708ea166}{PWR\+\_\+\+PDCRC\+\_\+\+PC5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a22ef2ebee09e18ca01bb42691d1a2}{PWR\+\_\+\+PDCRC\+\_\+\+PC5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3149e8820a3f4acda984709cea9e7e}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af268d587a5d3c1a02c06791da6ea4}{PWR\+\_\+\+PDCRC\+\_\+\+PC4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef3149e8820a3f4acda984709cea9e7e}{PWR\+\_\+\+PDCRC\+\_\+\+PC4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78136abe805477e35b3c05e3a46ad6a}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ed3afb5b6228139571eec959f08ca6f}{PWR\+\_\+\+PDCRC\+\_\+\+PC3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab78136abe805477e35b3c05e3a46ad6a}{PWR\+\_\+\+PDCRC\+\_\+\+PC3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7324f79ce0c59e4015119516949ad1b}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0166e629b31c38191eba9daaa6e5857}{PWR\+\_\+\+PDCRC\+\_\+\+PC2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7324f79ce0c59e4015119516949ad1b}{PWR\+\_\+\+PDCRC\+\_\+\+PC2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e369820a995c0d05770e4bdd6ffb21}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9430b83f56aeaa4bc18e56fab9d0933b}{PWR\+\_\+\+PDCRC\+\_\+\+PC1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e369820a995c0d05770e4bdd6ffb21}{PWR\+\_\+\+PDCRC\+\_\+\+PC1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea5b914e2e2d14ff835a0b0038d0076}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08e93891d098e450b30a20f368b3b016}{PWR\+\_\+\+PDCRC\+\_\+\+PC0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeea5b914e2e2d14ff835a0b0038d0076}{PWR\+\_\+\+PDCRC\+\_\+\+PC0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f8b751c23681cf95340024b8faa345}{PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc5bd56c5665a47ee02e3e76c8edd6d8}{PWR\+\_\+\+PUCRD\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66f8b751c23681cf95340024b8faa345}{PWR\+\_\+\+PUCRD\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522375cdd173df1b4bb46a645017a533}{PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f669dfaee1658ca5c9ef9af1c3e47a4}{PWR\+\_\+\+PUCRD\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga522375cdd173df1b4bb46a645017a533}{PWR\+\_\+\+PUCRD\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1326aea7d1cda2024a97f3eb4d50abc5}{PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eec7d31e945de1814d10ee6e0836a70}{PWR\+\_\+\+PUCRD\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1326aea7d1cda2024a97f3eb4d50abc5}{PWR\+\_\+\+PUCRD\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab302411aab51a5552c4b14c9a4457c9a}{PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf6efac6f8b8cde6d0860236e6de685}{PWR\+\_\+\+PUCRD\+\_\+\+PD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab302411aab51a5552c4b14c9a4457c9a}{PWR\+\_\+\+PUCRD\+\_\+\+PD12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d221a707bf1c1a1986ab8323d4ca3b}{PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc9e680c9ba9255c02881b0d57e8515b}{PWR\+\_\+\+PUCRD\+\_\+\+PD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95d221a707bf1c1a1986ab8323d4ca3b}{PWR\+\_\+\+PUCRD\+\_\+\+PD11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a09e53d9db196a1775189cea06da088}{PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69554de42bcf66d7c389543d41b91212}{PWR\+\_\+\+PUCRD\+\_\+\+PD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a09e53d9db196a1775189cea06da088}{PWR\+\_\+\+PUCRD\+\_\+\+PD10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ec836aab56ab64f5f1b3d8ddbd4072}{PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5644350c0d79e1ec4b7ad405c0cc462}{PWR\+\_\+\+PUCRD\+\_\+\+PD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ec836aab56ab64f5f1b3d8ddbd4072}{PWR\+\_\+\+PUCRD\+\_\+\+PD9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4a6b856d89914fc433c92e5c7f6aa9}{PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85ebb38ef949389243c89e984c2e38e}{PWR\+\_\+\+PUCRD\+\_\+\+PD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f4a6b856d89914fc433c92e5c7f6aa9}{PWR\+\_\+\+PUCRD\+\_\+\+PD8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441774a60e5b1bf833f8998ef07bcbb}{PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga279c597e036895138188710e7edd6890}{PWR\+\_\+\+PUCRD\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac441774a60e5b1bf833f8998ef07bcbb}{PWR\+\_\+\+PUCRD\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c44a282c0059237a8bf4a509a529dd}{PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b95d5db45f153e779638e89345e770}{PWR\+\_\+\+PUCRD\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14c44a282c0059237a8bf4a509a529dd}{PWR\+\_\+\+PUCRD\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97a495bf71ce3a6a07cb2947eeb2c9b}{PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bad963c3ef766f6146cdb80b9397e41}{PWR\+\_\+\+PUCRD\+\_\+\+PD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad97a495bf71ce3a6a07cb2947eeb2c9b}{PWR\+\_\+\+PUCRD\+\_\+\+PD5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b23f6bd35fe3c40f48a3f46c613cf7}{PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac68536cc78cc9b6265897e1dd719e417}{PWR\+\_\+\+PUCRD\+\_\+\+PD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97b23f6bd35fe3c40f48a3f46c613cf7}{PWR\+\_\+\+PUCRD\+\_\+\+PD4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972e66fc4db5a5e7b263c6470755b2ff}{PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcdf5a1c04139b070993e5514efdcf55}{PWR\+\_\+\+PUCRD\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga972e66fc4db5a5e7b263c6470755b2ff}{PWR\+\_\+\+PUCRD\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24275189eedc30d97d76263492fdd4}{PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5f7ee4898835aa712e9b348d4950e07}{PWR\+\_\+\+PUCRD\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24275189eedc30d97d76263492fdd4}{PWR\+\_\+\+PUCRD\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5329a2b374d34d3dfe00a681d787d4c}{PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2b7e495016f1164d36a45c7c020d20e}{PWR\+\_\+\+PUCRD\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5329a2b374d34d3dfe00a681d787d4c}{PWR\+\_\+\+PUCRD\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223a1bd49d73fc9006535afcc39da72}{PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5e8a724f7cc5ac5b865f6cff4aaf6}{PWR\+\_\+\+PUCRD\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7223a1bd49d73fc9006535afcc39da72}{PWR\+\_\+\+PUCRD\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2a5791190c6792e13845b92bf8769}{PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69551a4fe0a4674a9eb3a6dbafd977ba}{PWR\+\_\+\+PDCRD\+\_\+\+PD15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cd2a5791190c6792e13845b92bf8769}{PWR\+\_\+\+PDCRD\+\_\+\+PD15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50952f469cbd0c103a3fb2160145420}{PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50d8b6259909445544900b6664a0fde6}{PWR\+\_\+\+PDCRD\+\_\+\+PD14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50952f469cbd0c103a3fb2160145420}{PWR\+\_\+\+PDCRD\+\_\+\+PD14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4111365cba91c18773a2adaa21d48}{PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5c62b80e4cef0f18ca7ce63300e541}{PWR\+\_\+\+PDCRD\+\_\+\+PD13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4111365cba91c18773a2adaa21d48}{PWR\+\_\+\+PDCRD\+\_\+\+PD13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca54ab5f98e3c5661f363dfc71646e5}{PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee91dc58c764bde9990044c864c586d6}{PWR\+\_\+\+PDCRD\+\_\+\+PD12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca54ab5f98e3c5661f363dfc71646e5}{PWR\+\_\+\+PDCRD\+\_\+\+PD12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7cf5e7693860676357c7922e181b0f3}{PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e89187ebe87e2794a0569334798f428}{PWR\+\_\+\+PDCRD\+\_\+\+PD11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7cf5e7693860676357c7922e181b0f3}{PWR\+\_\+\+PDCRD\+\_\+\+PD11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f07c8618d0e174897a197b2895a727}{PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31e190ab3b85e59737e7c92bdb0e3495}{PWR\+\_\+\+PDCRD\+\_\+\+PD10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f07c8618d0e174897a197b2895a727}{PWR\+\_\+\+PDCRD\+\_\+\+PD10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102e2f73011856c06305bcd2eaab360b}{PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83edada9445a94dcf4aace278ce7bc0c}{PWR\+\_\+\+PDCRD\+\_\+\+PD9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102e2f73011856c06305bcd2eaab360b}{PWR\+\_\+\+PDCRD\+\_\+\+PD9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f564f05f9f0a964c17ca1e36d2b4f73}{PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38613286e589fe736154466b3c73ea08}{PWR\+\_\+\+PDCRD\+\_\+\+PD8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f564f05f9f0a964c17ca1e36d2b4f73}{PWR\+\_\+\+PDCRD\+\_\+\+PD8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3066de4fdef4eba282ca555124cabee}{PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1acf92c459b396c26997cdd6118c6402}{PWR\+\_\+\+PDCRD\+\_\+\+PD7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3066de4fdef4eba282ca555124cabee}{PWR\+\_\+\+PDCRD\+\_\+\+PD7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c4a96f2fd9b28720b6a557e567c6f}{PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6c0fcdc9da49a5fc262d023ebefd2ac}{PWR\+\_\+\+PDCRD\+\_\+\+PD6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c4a96f2fd9b28720b6a557e567c6f}{PWR\+\_\+\+PDCRD\+\_\+\+PD6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6b26313078df646fc0adc4d6707299}{PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1717e1f47d2f9901ed12ee755563973b}{PWR\+\_\+\+PDCRD\+\_\+\+PD5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6b26313078df646fc0adc4d6707299}{PWR\+\_\+\+PDCRD\+\_\+\+PD5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6fb3528cfc87314ef6dd0c1702f273d}{PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ccbc3ebdd4ef4c799bb39669ea129b}{PWR\+\_\+\+PDCRD\+\_\+\+PD4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6fb3528cfc87314ef6dd0c1702f273d}{PWR\+\_\+\+PDCRD\+\_\+\+PD4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ed6c631b989fa252d35ec03c0ea0e}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7abf4a6a4b4132dd28c49ed344532375}{PWR\+\_\+\+PDCRD\+\_\+\+PD3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8ed6c631b989fa252d35ec03c0ea0e}{PWR\+\_\+\+PDCRD\+\_\+\+PD3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06503b5cef878ad11d30a1ab3c8133}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada5f536a9ed4498efc381b92ab2b142e}{PWR\+\_\+\+PDCRD\+\_\+\+PD2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb06503b5cef878ad11d30a1ab3c8133}{PWR\+\_\+\+PDCRD\+\_\+\+PD2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ff3dc96bd5edc7707762cb6fb7d555}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63f1696de0249d1278c09aba65ea08}{PWR\+\_\+\+PDCRD\+\_\+\+PD1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5ff3dc96bd5edc7707762cb6fb7d555}{PWR\+\_\+\+PDCRD\+\_\+\+PD1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d543ffaaaf0a81b35d8495a570fddc}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f536123f4db180005115066f224ab}{PWR\+\_\+\+PDCRD\+\_\+\+PD0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78d543ffaaaf0a81b35d8495a570fddc}{PWR\+\_\+\+PDCRD\+\_\+\+PD0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05819fb7d600bb76ba0d7867cf37bc}{PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0233cadfd587347f09050178fe6bb5c}{PWR\+\_\+\+PUCRE\+\_\+\+PE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05819fb7d600bb76ba0d7867cf37bc}{PWR\+\_\+\+PUCRE\+\_\+\+PE15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3e6d3039d4437c2aa20592c7614fe}{PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d189f45137a4296a9286fb0d173db8}{PWR\+\_\+\+PUCRE\+\_\+\+PE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d3e6d3039d4437c2aa20592c7614fe}{PWR\+\_\+\+PUCRE\+\_\+\+PE14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60caeb02cfca32ffdc619a9298bf148e}{PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf513b165d104f400404db5c98830a80c}{PWR\+\_\+\+PUCRE\+\_\+\+PE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60caeb02cfca32ffdc619a9298bf148e}{PWR\+\_\+\+PUCRE\+\_\+\+PE13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe007d494937df3755eb9ab0d42ad8a}{PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37d0a0c0c8cf2d2c2fa567b6d1f6d1bf}{PWR\+\_\+\+PUCRE\+\_\+\+PE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fe007d494937df3755eb9ab0d42ad8a}{PWR\+\_\+\+PUCRE\+\_\+\+PE12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1e0d5113cbe22b5038551b585510eb}{PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0da3a0ed8bcc3e9c92827bbad5f7a0e}{PWR\+\_\+\+PUCRE\+\_\+\+PE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b1e0d5113cbe22b5038551b585510eb}{PWR\+\_\+\+PUCRE\+\_\+\+PE11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f6583650acb3ba7842b4dd5b3698ee}{PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd9582fcfa6944c1850c32f36073c37}{PWR\+\_\+\+PUCRE\+\_\+\+PE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f6583650acb3ba7842b4dd5b3698ee}{PWR\+\_\+\+PUCRE\+\_\+\+PE10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783fa1d0b8cbd7f24e66d1e2a5e10faa}{PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga850ade3df7b34713e9541cdc6877342d}{PWR\+\_\+\+PUCRE\+\_\+\+PE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga783fa1d0b8cbd7f24e66d1e2a5e10faa}{PWR\+\_\+\+PUCRE\+\_\+\+PE9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c238e136e72abf6d10ce064cff14f13}{PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17f82a65faef3d609dd00d43072df919}{PWR\+\_\+\+PUCRE\+\_\+\+PE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c238e136e72abf6d10ce064cff14f13}{PWR\+\_\+\+PUCRE\+\_\+\+PE8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110ef5534cb00ace0a83b8db5ac7b4ef}{PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bdfaeafdb5e66c0e46615a1388eb3a}{PWR\+\_\+\+PUCRE\+\_\+\+PE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110ef5534cb00ace0a83b8db5ac7b4ef}{PWR\+\_\+\+PUCRE\+\_\+\+PE7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1eaf993a3f19128f560c678e75e959}{PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4fceb50bf3800c43cbf7aa5e3ac8e71}{PWR\+\_\+\+PUCRE\+\_\+\+PE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd1eaf993a3f19128f560c678e75e959}{PWR\+\_\+\+PUCRE\+\_\+\+PE6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0907c0f76bf84a5243298e79cbd17ca6}{PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga559430d3c48f29fbd0bf28ee68588bfa}{PWR\+\_\+\+PUCRE\+\_\+\+PE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0907c0f76bf84a5243298e79cbd17ca6}{PWR\+\_\+\+PUCRE\+\_\+\+PE5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff84de041499f3952abd235e4c2d059}{PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6723cfa1c5693e808535219da05cc570}{PWR\+\_\+\+PUCRE\+\_\+\+PE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ff84de041499f3952abd235e4c2d059}{PWR\+\_\+\+PUCRE\+\_\+\+PE4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3a5a63412c153d083891be0e8169f}{PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc1f44ffaad30426bbb8116f8551fb54}{PWR\+\_\+\+PUCRE\+\_\+\+PE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00c3a5a63412c153d083891be0e8169f}{PWR\+\_\+\+PUCRE\+\_\+\+PE3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga549132188850f4b6fca1624518b9e200}{PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5040171c31a8b50135e96eb6452e2832}{PWR\+\_\+\+PUCRE\+\_\+\+PE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga549132188850f4b6fca1624518b9e200}{PWR\+\_\+\+PUCRE\+\_\+\+PE2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea589137631934b7b740092064a50759}{PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5774f3d94cf9f89286522a9b83a93be}{PWR\+\_\+\+PUCRE\+\_\+\+PE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea589137631934b7b740092064a50759}{PWR\+\_\+\+PUCRE\+\_\+\+PE1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8946014c33a6af386712b08a118e2133}{PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e4fb9ccc053df09dd7f8f6d0300d8b}{PWR\+\_\+\+PUCRE\+\_\+\+PE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8946014c33a6af386712b08a118e2133}{PWR\+\_\+\+PUCRE\+\_\+\+PE0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8d5f3d876d23aa47036233df81d37c}{PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae48e5eca7ea41aa6ae2ac884fc288826}{PWR\+\_\+\+PDCRE\+\_\+\+PE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd8d5f3d876d23aa47036233df81d37c}{PWR\+\_\+\+PDCRE\+\_\+\+PE15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393349cce38d07c09cdfc7c412b1a52c}{PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f556d604a348596b80f923779194033}{PWR\+\_\+\+PDCRE\+\_\+\+PE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393349cce38d07c09cdfc7c412b1a52c}{PWR\+\_\+\+PDCRE\+\_\+\+PE14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae489842c8b5d3c31b07e286a64eb0fd5}{PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae71331f7cfcb9dd16b734e93aebfdbf5}{PWR\+\_\+\+PDCRE\+\_\+\+PE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae489842c8b5d3c31b07e286a64eb0fd5}{PWR\+\_\+\+PDCRE\+\_\+\+PE13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae020453d765e9c658f6a4e044b4b6d12}{PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40595053f24ce567f58df775fc08c482}{PWR\+\_\+\+PDCRE\+\_\+\+PE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae020453d765e9c658f6a4e044b4b6d12}{PWR\+\_\+\+PDCRE\+\_\+\+PE12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149b971a5f6b9b828e15415db5ca27e3}{PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedaa66deadbec61b0388110f5814c45a}{PWR\+\_\+\+PDCRE\+\_\+\+PE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga149b971a5f6b9b828e15415db5ca27e3}{PWR\+\_\+\+PDCRE\+\_\+\+PE11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52fcba43cb760925ceac9b793d6b537}{PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeceb6b5c9e52dcc760351826d869fa3c}{PWR\+\_\+\+PDCRE\+\_\+\+PE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae52fcba43cb760925ceac9b793d6b537}{PWR\+\_\+\+PDCRE\+\_\+\+PE10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67299343ddc232ff15e1f6087d39f61a}{PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64190680f2006aaa84cbd90d8afa4bb2}{PWR\+\_\+\+PDCRE\+\_\+\+PE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67299343ddc232ff15e1f6087d39f61a}{PWR\+\_\+\+PDCRE\+\_\+\+PE9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe803830f196d3bb8a99e4a3dfce4b8}{PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44721d3319fab6aa421517e283d19921}{PWR\+\_\+\+PDCRE\+\_\+\+PE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe803830f196d3bb8a99e4a3dfce4b8}{PWR\+\_\+\+PDCRE\+\_\+\+PE8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16ce0ea85e27fff18a2e3be53537bd1}{PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974372f2e1a29a17c48a7290a0eeb8ea}{PWR\+\_\+\+PDCRE\+\_\+\+PE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16ce0ea85e27fff18a2e3be53537bd1}{PWR\+\_\+\+PDCRE\+\_\+\+PE7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaff2c750a376fa322e5978f8b9a1213}{PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f644d2399d456762c48acec6a3a4f4}{PWR\+\_\+\+PDCRE\+\_\+\+PE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaff2c750a376fa322e5978f8b9a1213}{PWR\+\_\+\+PDCRE\+\_\+\+PE6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9746265d405a1db591a6fbffc174eb8e}{PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0dd63eb3ad80e969610a43bbcdd9f2}{PWR\+\_\+\+PDCRE\+\_\+\+PE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9746265d405a1db591a6fbffc174eb8e}{PWR\+\_\+\+PDCRE\+\_\+\+PE5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79618a5306bf31dde6b96daca12d6bda}{PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a4c1a7af2605a2bb863b92bac4c3cbe}{PWR\+\_\+\+PDCRE\+\_\+\+PE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79618a5306bf31dde6b96daca12d6bda}{PWR\+\_\+\+PDCRE\+\_\+\+PE4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be087e29eb4adc9b2196dd4671240aa}{PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24b0b7a2d44f7d1e03aa9179d5736842}{PWR\+\_\+\+PDCRE\+\_\+\+PE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2be087e29eb4adc9b2196dd4671240aa}{PWR\+\_\+\+PDCRE\+\_\+\+PE3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec5e0d96cbaee4213a6494f5c2dcb180}{PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a4930a5d9b5763878b6d998b027dc1}{PWR\+\_\+\+PDCRE\+\_\+\+PE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec5e0d96cbaee4213a6494f5c2dcb180}{PWR\+\_\+\+PDCRE\+\_\+\+PE2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a82c526a71cc9af18468c9ecc3e0c2}{PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5fff1717fb62be399e203f5aca413f7}{PWR\+\_\+\+PDCRE\+\_\+\+PE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99a82c526a71cc9af18468c9ecc3e0c2}{PWR\+\_\+\+PDCRE\+\_\+\+PE1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ddf6f68bce1719ffdf5ce3e4ad2103}{PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2f164a27e668086dd0d43da488395a5}{PWR\+\_\+\+PDCRE\+\_\+\+PE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7ddf6f68bce1719ffdf5ce3e4ad2103}{PWR\+\_\+\+PDCRE\+\_\+\+PE0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8676434b06a4ec8ad75a83fcdba689e5}{PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga744793e56dc442910b228c2159a4c2e2}{PWR\+\_\+\+PUCRF\+\_\+\+PF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8676434b06a4ec8ad75a83fcdba689e5}{PWR\+\_\+\+PUCRF\+\_\+\+PF15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ef070b26a84786186fc773d05bef4b}{PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcd65f8497b677c26aae91a9276b342f}{PWR\+\_\+\+PUCRF\+\_\+\+PF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ef070b26a84786186fc773d05bef4b}{PWR\+\_\+\+PUCRF\+\_\+\+PF14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab04f5576c8582db069dd122fd37819}{PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac46cc445dccae146104367714dc3c69d}{PWR\+\_\+\+PUCRF\+\_\+\+PF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab04f5576c8582db069dd122fd37819}{PWR\+\_\+\+PUCRF\+\_\+\+PF13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2799d1509abf98538790eb23a22b36d5}{PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7907794168a5463ecc0962fdc01c5c60}{PWR\+\_\+\+PUCRF\+\_\+\+PF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2799d1509abf98538790eb23a22b36d5}{PWR\+\_\+\+PUCRF\+\_\+\+PF12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792037fe47e820aeaa7b201db93dc894}{PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c73bb2786874268ab35abdee7b8aff5}{PWR\+\_\+\+PUCRF\+\_\+\+PF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga792037fe47e820aeaa7b201db93dc894}{PWR\+\_\+\+PUCRF\+\_\+\+PF11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5206adad5dbf78a87ba0c3b005bbc7c}{PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe3fe132859d8148a04dd978ba9c03f4}{PWR\+\_\+\+PUCRF\+\_\+\+PF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5206adad5dbf78a87ba0c3b005bbc7c}{PWR\+\_\+\+PUCRF\+\_\+\+PF10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20940dc038844ed8747d86de78c3344f}{PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16d9983ac94f739c01372bf31976aaf}{PWR\+\_\+\+PUCRF\+\_\+\+PF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20940dc038844ed8747d86de78c3344f}{PWR\+\_\+\+PUCRF\+\_\+\+PF9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0af3d7161373b3bb38365b79efc439c}{PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7bf02423b4362d954fc874beaaa51e8}{PWR\+\_\+\+PUCRF\+\_\+\+PF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0af3d7161373b3bb38365b79efc439c}{PWR\+\_\+\+PUCRF\+\_\+\+PF8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d79af7df347e65c79fa891f864924ff}{PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62dfe4b403b9dbb07788389340db4bca}{PWR\+\_\+\+PUCRF\+\_\+\+PF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d79af7df347e65c79fa891f864924ff}{PWR\+\_\+\+PUCRF\+\_\+\+PF7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e}{PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48dcf8e0d7cc31f251b741ddcb2ab16c}{PWR\+\_\+\+PUCRF\+\_\+\+PF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b9c66b864ea83f4fa4fa1f3fe4d4d8e}{PWR\+\_\+\+PUCRF\+\_\+\+PF6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1684ba62149e8c93c667d441efa06e}{PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85721d1ebc65ffbefc822502c4ec752b}{PWR\+\_\+\+PUCRF\+\_\+\+PF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c1684ba62149e8c93c667d441efa06e}{PWR\+\_\+\+PUCRF\+\_\+\+PF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2993490899c428b492dceb1bc27d4d2b}{PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91ececfb2a323e83ea05c23e7a8eace4}{PWR\+\_\+\+PUCRF\+\_\+\+PF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2993490899c428b492dceb1bc27d4d2b}{PWR\+\_\+\+PUCRF\+\_\+\+PF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac404e9ad698a05daac075e074ce4408e}{PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac99cd902858e931386db989b62a61d30}{PWR\+\_\+\+PUCRF\+\_\+\+PF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac404e9ad698a05daac075e074ce4408e}{PWR\+\_\+\+PUCRF\+\_\+\+PF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9330fd0b4ae948c2f229d924b1599fc4}{PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0acf54dc862562b2666bea4c13218aac}{PWR\+\_\+\+PUCRF\+\_\+\+PF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9330fd0b4ae948c2f229d924b1599fc4}{PWR\+\_\+\+PUCRF\+\_\+\+PF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395f50325aa63842357ae846b1076693}{PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae241ad04514a90942bd41df864b77e2d}{PWR\+\_\+\+PUCRF\+\_\+\+PF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395f50325aa63842357ae846b1076693}{PWR\+\_\+\+PUCRF\+\_\+\+PF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f24c15efad79f6baeaf441ed46ed25}{PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb4e583babc6ff6894c11e7c0b2b074}{PWR\+\_\+\+PUCRF\+\_\+\+PF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f24c15efad79f6baeaf441ed46ed25}{PWR\+\_\+\+PUCRF\+\_\+\+PF0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93289e4967423f8f0baa28071ac679f}{PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b69350dc35b106adfc43d9a53ae266}{PWR\+\_\+\+PDCRF\+\_\+\+PF15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93289e4967423f8f0baa28071ac679f}{PWR\+\_\+\+PDCRF\+\_\+\+PF15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48797c9c561b5c7da09ab0a09a4d3b2}{PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bf5f0c74062209eef6330535bd60e96}{PWR\+\_\+\+PDCRF\+\_\+\+PF14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48797c9c561b5c7da09ab0a09a4d3b2}{PWR\+\_\+\+PDCRF\+\_\+\+PF14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e850a08b9bb8a53c0f67e1b8bf86e7}{PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6149d6bd8a4a375310fd9853e89e3ee}{PWR\+\_\+\+PDCRF\+\_\+\+PF13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e850a08b9bb8a53c0f67e1b8bf86e7}{PWR\+\_\+\+PDCRF\+\_\+\+PF13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7c68cd541affd9e0b2107fefe08a61}{PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4c636997d4502073f132030d8de431d}{PWR\+\_\+\+PDCRF\+\_\+\+PF12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b7c68cd541affd9e0b2107fefe08a61}{PWR\+\_\+\+PDCRF\+\_\+\+PF12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e81506f4a61663bd29ac24efae9e5f}{PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d8a2c76c994c0d3034a7b70b4a9d94c}{PWR\+\_\+\+PDCRF\+\_\+\+PF11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e81506f4a61663bd29ac24efae9e5f}{PWR\+\_\+\+PDCRF\+\_\+\+PF11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c17b45354df6ca826cd741661954e8}{PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16962678e8dd2a32dcc10b8ee832251e}{PWR\+\_\+\+PDCRF\+\_\+\+PF10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9c17b45354df6ca826cd741661954e8}{PWR\+\_\+\+PDCRF\+\_\+\+PF10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192ccabe19be59647bf84c2d2b6fa414}{PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b14a30b78e98d40f35e877c05f13ea0}{PWR\+\_\+\+PDCRF\+\_\+\+PF9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga192ccabe19be59647bf84c2d2b6fa414}{PWR\+\_\+\+PDCRF\+\_\+\+PF9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6eae23341a240d50b01bcf4ffbfd2a7}{PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8352de183e3e22d0a9f7e4a50a4b56ed}{PWR\+\_\+\+PDCRF\+\_\+\+PF8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6eae23341a240d50b01bcf4ffbfd2a7}{PWR\+\_\+\+PDCRF\+\_\+\+PF8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c075cee548c2e134b51ca2591e41a4e}{PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe437f1eb8066e6f0f7c19d7db3fc74a}{PWR\+\_\+\+PDCRF\+\_\+\+PF7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c075cee548c2e134b51ca2591e41a4e}{PWR\+\_\+\+PDCRF\+\_\+\+PF7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36493c29794076214f45f9473f4463f1}{PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga853a5c86aa7d5b506e82c7ebd63a644c}{PWR\+\_\+\+PDCRF\+\_\+\+PF6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36493c29794076214f45f9473f4463f1}{PWR\+\_\+\+PDCRF\+\_\+\+PF6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad587cd8384a60cd3bbb3ff39d0b51e}{PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ae08ae30520cb73f7961275fac69c4}{PWR\+\_\+\+PDCRF\+\_\+\+PF5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad587cd8384a60cd3bbb3ff39d0b51e}{PWR\+\_\+\+PDCRF\+\_\+\+PF5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b768b416736e7ffe150d7d62c1fa55}{PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d83890f3459bc74e083b59ad67be58}{PWR\+\_\+\+PDCRF\+\_\+\+PF4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b768b416736e7ffe150d7d62c1fa55}{PWR\+\_\+\+PDCRF\+\_\+\+PF4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca631040e53c061928c57d3e91448f2}{PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b2a58b5ea32b7c1b4d2da1984f2a88b}{PWR\+\_\+\+PDCRF\+\_\+\+PF3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca631040e53c061928c57d3e91448f2}{PWR\+\_\+\+PDCRF\+\_\+\+PF3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce9de9c589bb552be6c6346f22c6764}{PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada94afc66422cadec5c5c83d9ff5fdc2}{PWR\+\_\+\+PDCRF\+\_\+\+PF2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabce9de9c589bb552be6c6346f22c6764}{PWR\+\_\+\+PDCRF\+\_\+\+PF2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85bea195f101806236868218fe7c78}{PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da53e455b188682c255788e03b8c71b}{PWR\+\_\+\+PDCRF\+\_\+\+PF1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e85bea195f101806236868218fe7c78}{PWR\+\_\+\+PDCRF\+\_\+\+PF1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a352d2fe38e474ff998d075d7b6b3}{PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1249460084b7832b927b6cc9a8292657}{PWR\+\_\+\+PDCRF\+\_\+\+PF0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2a352d2fe38e474ff998d075d7b6b3}{PWR\+\_\+\+PDCRF\+\_\+\+PF0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b09fe1f8cbbf1e4c19c84c9b0a92e9}{PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga951f03fc24736f7b0ae95f92bfecdfe2}{PWR\+\_\+\+PUCRG\+\_\+\+PG15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b09fe1f8cbbf1e4c19c84c9b0a92e9}{PWR\+\_\+\+PUCRG\+\_\+\+PG15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04840d197520fe2d16a1ea3049fa7b8e}{PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b6971a31d379eb6ac999707ecc4bd4c}{PWR\+\_\+\+PUCRG\+\_\+\+PG14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04840d197520fe2d16a1ea3049fa7b8e}{PWR\+\_\+\+PUCRG\+\_\+\+PG14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1801804e792104acb1d41f292dd012c9}{PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ea26d5e7d2b4a08d060b105d5f5ac7}{PWR\+\_\+\+PUCRG\+\_\+\+PG13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1801804e792104acb1d41f292dd012c9}{PWR\+\_\+\+PUCRG\+\_\+\+PG13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd68dfd6f97a3c52fc05cd9c555313a}{PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52ce6de30b2c255f0013cd20dd12c6c7}{PWR\+\_\+\+PUCRG\+\_\+\+PG12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bd68dfd6f97a3c52fc05cd9c555313a}{PWR\+\_\+\+PUCRG\+\_\+\+PG12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e4bef334be6223fdf44b4f82a4dd0e}{PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga097c24c8c0f2e3d16a2fd84638b74f25}{PWR\+\_\+\+PUCRG\+\_\+\+PG11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e4bef334be6223fdf44b4f82a4dd0e}{PWR\+\_\+\+PUCRG\+\_\+\+PG11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fe56b737fcf275060ac7e41c1632c2}{PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a6a56d985de87709d49f4337c4ea6e}{PWR\+\_\+\+PUCRG\+\_\+\+PG10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5fe56b737fcf275060ac7e41c1632c2}{PWR\+\_\+\+PUCRG\+\_\+\+PG10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d92ffb1e39d274946f3a3b618edc746}{PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf99c7c40a168e52a0ab6253049747935}{PWR\+\_\+\+PUCRG\+\_\+\+PG9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d92ffb1e39d274946f3a3b618edc746}{PWR\+\_\+\+PUCRG\+\_\+\+PG9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027401391d97af6c999b8a03eaf834d7}{PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331df7856684cbd6c4554c6554f37d7a}{PWR\+\_\+\+PUCRG\+\_\+\+PG8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027401391d97af6c999b8a03eaf834d7}{PWR\+\_\+\+PUCRG\+\_\+\+PG8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6ef75169247b4367b235838f407cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90258c68c16453d53916ca819867c793}{PWR\+\_\+\+PUCRG\+\_\+\+PG7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6ef75169247b4367b235838f407cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf798961da76aecc04dabeefaed4b614f}{PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75f06bfa6e0eb028886f482782e5b80d}{PWR\+\_\+\+PUCRG\+\_\+\+PG6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf798961da76aecc04dabeefaed4b614f}{PWR\+\_\+\+PUCRG\+\_\+\+PG6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5e3f338e014d7737a7da4a942cbcb4}{PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87998eff589b6a4d9cf5641462fbda6c}{PWR\+\_\+\+PUCRG\+\_\+\+PG5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5e3f338e014d7737a7da4a942cbcb4}{PWR\+\_\+\+PUCRG\+\_\+\+PG5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f33d2da595b8d34916267319fb4629}{PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e64a3d953c10a10e4584db062119607}{PWR\+\_\+\+PUCRG\+\_\+\+PG4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6f33d2da595b8d34916267319fb4629}{PWR\+\_\+\+PUCRG\+\_\+\+PG4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae188205cbe1f548e5707a3af8f225f85}{PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb97b33373b2b6bf4b076519d86061e}{PWR\+\_\+\+PUCRG\+\_\+\+PG3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae188205cbe1f548e5707a3af8f225f85}{PWR\+\_\+\+PUCRG\+\_\+\+PG3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fd5a93dabe310ad2904ced4ef77cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e51bd0b11cc601c6b6238b18d35f71}{PWR\+\_\+\+PUCRG\+\_\+\+PG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga119fd5a93dabe310ad2904ced4ef77cd}{PWR\+\_\+\+PUCRG\+\_\+\+PG2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50641a4e7f79fb245054808ea417c61}{PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebf7017273eee06e9f9770ed8f0c6915}{PWR\+\_\+\+PUCRG\+\_\+\+PG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad50641a4e7f79fb245054808ea417c61}{PWR\+\_\+\+PUCRG\+\_\+\+PG1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d01989dc49d8c9c953f3c3bf88ab99}{PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e299f9a02ffcbfd8517562ba04e888}{PWR\+\_\+\+PUCRG\+\_\+\+PG0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d01989dc49d8c9c953f3c3bf88ab99}{PWR\+\_\+\+PUCRG\+\_\+\+PG0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3c2cd477541dc565890db2c851c2d}{PWR\+\_\+\+PDCRG\+\_\+\+PG15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb869d1e08281efa930d778fb21e30}{PWR\+\_\+\+PDCRG\+\_\+\+PG15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9db3c2cd477541dc565890db2c851c2d}{PWR\+\_\+\+PDCRG\+\_\+\+PG15\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfa05d3efc66290a96dd5eda84d61d2}{PWR\+\_\+\+PDCRG\+\_\+\+PG14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb4a71d797c412ef500ffac29a2aae37}{PWR\+\_\+\+PDCRG\+\_\+\+PG14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bfa05d3efc66290a96dd5eda84d61d2}{PWR\+\_\+\+PDCRG\+\_\+\+PG14\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401d89059fe775f99c5df1ab7390880b}{PWR\+\_\+\+PDCRG\+\_\+\+PG13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9474dd3a7b174274809748102bfda182}{PWR\+\_\+\+PDCRG\+\_\+\+PG13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401d89059fe775f99c5df1ab7390880b}{PWR\+\_\+\+PDCRG\+\_\+\+PG13\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d9d75ac3ad67a5793795b6ce9b8b048}{PWR\+\_\+\+PDCRG\+\_\+\+PG12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20dc93b90a7b96eb5ac541c5baa16cc}{PWR\+\_\+\+PDCRG\+\_\+\+PG12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d9d75ac3ad67a5793795b6ce9b8b048}{PWR\+\_\+\+PDCRG\+\_\+\+PG12\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7f94fd97da6a288129fad717fe9de71}{PWR\+\_\+\+PDCRG\+\_\+\+PG11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39dad5ff231dee29047fe09a81b5ca50}{PWR\+\_\+\+PDCRG\+\_\+\+PG11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7f94fd97da6a288129fad717fe9de71}{PWR\+\_\+\+PDCRG\+\_\+\+PG11\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ced4c4cfb9b49224d42bc1d4a09a90a}{PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf888b5033e7022024868a74597b6c061}{PWR\+\_\+\+PDCRG\+\_\+\+PG10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ced4c4cfb9b49224d42bc1d4a09a90a}{PWR\+\_\+\+PDCRG\+\_\+\+PG10\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44b8d1b3c6172c748782dccbdebeded}{PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd223001a7df6843c553e64c1f20446}{PWR\+\_\+\+PDCRG\+\_\+\+PG9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac44b8d1b3c6172c748782dccbdebeded}{PWR\+\_\+\+PDCRG\+\_\+\+PG9\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75131ceca84aaef475ce9aebae159c0f}{PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfcc8bb90b591507ede5da8dcbfb7437}{PWR\+\_\+\+PDCRG\+\_\+\+PG8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75131ceca84aaef475ce9aebae159c0f}{PWR\+\_\+\+PDCRG\+\_\+\+PG8\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d547ffa1fbf54d8467b428812c341}{PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa471cdd56d60a4bceade041626469ed7}{PWR\+\_\+\+PDCRG\+\_\+\+PG7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d547ffa1fbf54d8467b428812c341}{PWR\+\_\+\+PDCRG\+\_\+\+PG7\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e0b112f9d3431abc1c440a9a06e886}{PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga741cc32579dca58d57d2f546d9c26e12}{PWR\+\_\+\+PDCRG\+\_\+\+PG6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9e0b112f9d3431abc1c440a9a06e886}{PWR\+\_\+\+PDCRG\+\_\+\+PG6\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80bac0853fb582dd0406761728e445a}{PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7adb7e755a9f3f60e423ccaaeaa7f271}{PWR\+\_\+\+PDCRG\+\_\+\+PG5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae80bac0853fb582dd0406761728e445a}{PWR\+\_\+\+PDCRG\+\_\+\+PG5\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79eb6f02434ee021b2b28cedf70fda8}{PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a8e17fdb3744e26cb8367958e5d319}{PWR\+\_\+\+PDCRG\+\_\+\+PG4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad79eb6f02434ee021b2b28cedf70fda8}{PWR\+\_\+\+PDCRG\+\_\+\+PG4\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b20531f069564ae27c7470b971ae28d}{PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga016ee40af4c7d0042df72a8b4d3b4172}{PWR\+\_\+\+PDCRG\+\_\+\+PG3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b20531f069564ae27c7470b971ae28d}{PWR\+\_\+\+PDCRG\+\_\+\+PG3\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a9f70ab17d3f34df593147e977b02}{PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8b4e3b261acaa35368f3a37060b236b}{PWR\+\_\+\+PDCRG\+\_\+\+PG2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f2a9f70ab17d3f34df593147e977b02}{PWR\+\_\+\+PDCRG\+\_\+\+PG2\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee233d7b3f859331ef07a0e6916ca583}{PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab71ccc625beecf1fd0e0b47864efc10a}{PWR\+\_\+\+PDCRG\+\_\+\+PG1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee233d7b3f859331ef07a0e6916ca583}{PWR\+\_\+\+PDCRG\+\_\+\+PG1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e543028568f148269cbf422f3acea2d}{PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f8e0ed9011d69ebcf4bfb7ffa75301}{PWR\+\_\+\+PDCRG\+\_\+\+PG0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e543028568f148269cbf422f3acea2d}{PWR\+\_\+\+PDCRG\+\_\+\+PG0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRH\+\_\+\+PH1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad252c7c7b4413c1a87ed648431d3c801}{PWR\+\_\+\+PUCRH\+\_\+\+PH1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRH\+\_\+\+PH1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55938313629a9fc68c0470c05a832b3e}{PWR\+\_\+\+PUCRH\+\_\+\+PH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad252c7c7b4413c1a87ed648431d3c801}{PWR\+\_\+\+PUCRH\+\_\+\+PH1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PUCRH\+\_\+\+PH0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab335397c4379a79cd6281bec43edbaae}{PWR\+\_\+\+PUCRH\+\_\+\+PH0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PUCRH\+\_\+\+PH0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7906b8b297c591da74d9a983258c6205}{PWR\+\_\+\+PUCRH\+\_\+\+PH0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab335397c4379a79cd6281bec43edbaae}{PWR\+\_\+\+PUCRH\+\_\+\+PH0\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRH\+\_\+\+PH1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b52c8ddd94cabf3c9a79ac885cea90}{PWR\+\_\+\+PDCRH\+\_\+\+PH1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRH\+\_\+\+PH1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64e7d5ee5365aafe64e965ca5a0f2bbe}{PWR\+\_\+\+PDCRH\+\_\+\+PH1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11b52c8ddd94cabf3c9a79ac885cea90}{PWR\+\_\+\+PDCRH\+\_\+\+PH1\+\_\+\+Msk}}
\item 
\#define {\bfseries PWR\+\_\+\+PDCRH\+\_\+\+PH0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfd4fe0137a998eaad00b3ff716c69f}{PWR\+\_\+\+PDCRH\+\_\+\+PH0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ PWR\+\_\+\+PDCRH\+\_\+\+PH0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04b24077c71f01ce3b07c5dba7f35fe9}{PWR\+\_\+\+PDCRH\+\_\+\+PH0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bfd4fe0137a998eaad00b3ff716c69f}{PWR\+\_\+\+PDCRH\+\_\+\+PH0\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RCC\+\_\+\+PLLP\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6678f6988653901c00f542758b70b29}{RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee09fff7bffaaabc64d99627f2249795}{RCC\+\_\+\+CR\+\_\+\+MSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6678f6988653901c00f542758b70b29}{RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27836f21843376e52e2cbadcf0afa162}{RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38ef564d136d79b5e22b564db8d2b07}{RCC\+\_\+\+CR\+\_\+\+MSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27836f21843376e52e2cbadcf0afa162}{RCC\+\_\+\+CR\+\_\+\+MSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ff3ea1e8503643a51db52e4d02d5d}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cff3de5ace8d67ac612240c20421f}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ff3ea1e8503643a51db52e4d02d5d}{RCC\+\_\+\+CR\+\_\+\+MSIPLLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9fe651935b1c8d2ef316e2514bf17e}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49933766dd383651a6757d47f76649de}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b9fe651935b1c8d2ef316e2514bf17e}{RCC\+\_\+\+CR\+\_\+\+MSIRGSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65edff6ae9901530fadc85fc4a473bf}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07ad83eab3b62a51d110572d0a78c833}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad65edff6ae9901530fadc85fc4a473bf}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69cfc8a5af1ebbf3da2e6ec542dbbb61}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+0}}~(0x0\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54b7707236b2d49d9ffd684b87254659}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+1}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6db35bd687b9dca2cc29cb93c410341b}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+2}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ee2a9068c2cd1a9a14ca53055735fd2}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+3}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac68bcd3b8886b4215530f85c82e77ddc}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+4}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6bd2007f991cdfc3a407f527dd2a67a}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+5}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5abf051c589f319fa511d657d16a39}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+6}}~(0x6\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b69dd0b3f60cafa016bcd6b5bf30dbf}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+7}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a464ebf18ac4aa5851b2683ae027ff8}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+8}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeabf82994437ed9358094e7bd082702}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+9}}~(0x9\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ec71a5c7973dca2767574eee342838}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+10}}~(0x\+AUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc2574c5e3e2a8d0a3ba0c3ba10892a4}{RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+11}}~(0x\+BUL $<$$<$ RCC\+\_\+\+CR\+\_\+\+MSIRANGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4fcacf94a97f7d49a70e089b39cf474}{RCC\+\_\+\+CR\+\_\+\+HSION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21adcb31640b6407baff549c0e7d1af0}{RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9172ae30b26b2daad9442579b8e2dd0}{RCC\+\_\+\+CR\+\_\+\+HSIKERON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082ffaaa797e5be06892b682090c5366}{RCC\+\_\+\+CR\+\_\+\+HSIKERON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dbac3f2bc04f04ebafe1e66ae3fcf0d}{RCC\+\_\+\+CR\+\_\+\+HSIRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55c613573a83b8399c228dca39063947}{RCC\+\_\+\+CR\+\_\+\+HSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0a2c25fa13d836b8758e4ff5ca4a58}{RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f0aba1e728b2409378cda9d59e6a506}{RCC\+\_\+\+CR\+\_\+\+HSIASFS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb0a2c25fa13d836b8758e4ff5ca4a58}{RCC\+\_\+\+CR\+\_\+\+HSIASFS\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8228c9020595b4cf9995137b8c9a7d}{RCC\+\_\+\+CR\+\_\+\+HSEON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f5167bea85df0b393de9d3846ea8d1}{RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86a34e00182c83409d89ff566cb02cc4}{RCC\+\_\+\+CR\+\_\+\+HSERDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993e8ee50d7049e18ec9ee1e5ddcaa64}{RCC\+\_\+\+CR\+\_\+\+HSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3288090671af5a959aae4d7f7696d55}{RCC\+\_\+\+CR\+\_\+\+HSEBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac04d2021b54bf9a1b66578c67a436b45}{RCC\+\_\+\+CR\+\_\+\+HSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc05308869ad055e1e6f2c32d738aecd}{RCC\+\_\+\+CR\+\_\+\+CSSON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf02f4983b7cd9e1b664729cf6abb1f5}{RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0e73d5b0a4883e074d40029b49ee47e}{RCC\+\_\+\+CR\+\_\+\+PLLON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dd7c471ec3ba4587e0cecdc8238f87}{RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa12d7ac6a7f0f91d066aeb2c6071888}{RCC\+\_\+\+CR\+\_\+\+PLLRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga237ae9216a3ae5c1f6833a52995413df}{RCC\+\_\+\+CR\+\_\+\+PLLRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+ON\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101af5a14657f6efec9c9ef4b863675d}{RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bc2db1b1f4c7ac0cfe6d20cca83dad}{RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101af5a14657f6efec9c9ef4b863675d}{RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+RDY\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb21404ea1aace8cf2f827642c6c88a7}{RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03f945af02fdacbf4f32c4ee9879c608}{RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb21404ea1aace8cf2f827642c6c88a7}{RCC\+\_\+\+CR\+\_\+\+PLLSAI1\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+ON\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67e5160c86fd064cfda3fa4ca27e099}{RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+ON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+ON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cc3af461cbbcf3a3adc706e13413606}{RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+ON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67e5160c86fd064cfda3fa4ca27e099}{RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+ON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+RDY\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab123e35795c6a8e2dae3cfe8bcd9f66}{RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18f6984411778c7017c3fee82ecbede3}{RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab123e35795c6a8e2dae3cfe8bcd9f66}{RCC\+\_\+\+CR\+\_\+\+PLLSAI2\+RDY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe30dc896a8551c02e495dddf4a2850}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae18406d77831ffad4799394913ca472c}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefe30dc896a8551c02e495dddf4a2850}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20a8154d0851502948a49b5dad52f2f5}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+0}}~(0x01\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57b1b03017f6219427fa6d413164db39}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+1}}~(0x02\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa62020fa9147b25d7a766e0693fc0697}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+2}}~(0x04\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa33ad9a30aac3f21971d532a07c36108}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+3}}~(0x08\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa2fffb6a7fe8681787aefced2acc4bd}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+4}}~(0x10\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4342bf359d6dcbdf2e3c63c93e649b41}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+5}}~(0x20\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b1a8decf30b08e569aef2bc9f41ed9}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+6}}~(0x40\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6eeb0f1c3a3c01835563e39ef2eb5dd}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+7}}~(0x80\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga815d38932ab8c6f6447e2a880b816660}{RCC\+\_\+\+ICSCR\+\_\+\+MSICAL\+\_\+\+Pos}})
\item 
\#define {\bfseries RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd6049e7fb74d1fb11b66274ba68b60}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f61335b01758a4336598e7fa97445e6}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdd6049e7fb74d1fb11b66274ba68b60}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58e247a57d9e1a34a88602a394523f4b}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad833ca39281f192201d5c3de65a07cf5}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dbb8512fadb819d9eef32f35c4bc3ef}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafebdfdd0c20ca65889dc858154a0fde8}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66732208e1c5a51bb87bb6ba0fa53656}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f222eb01b0d5100aa7fa17438dbdc8c}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87db511c33efd93a257745239d72266}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99927d7a2bb5557d32eff562de6624fa}{RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+7}}~(0x80\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+MSITRIM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98dfeb8365fd0b721394fc6a503b40b}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373a4eb46907791e6cd67dc3414fd0ef}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6688742a2bc2e5ea2b702ce3e8ba2141}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d4a13a545aa927c0798a8c9d2e19b9c}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93a51d24a0526539fc1b887e495448ff}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c33c0fd16ffda9c72e5bfcf9fd664a2}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa093104b6fe728a9316d2a91f9d093d2}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeb5ecf162fa836674dc702b33fd1dfc}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20b19d7f5baccc4a317b4f7c19d9f62}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638580a837912f0c0cd133f8131c26f6}{RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+7}}~(0x80\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSICAL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab79c333962d5bd80636eca9997759804}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1b117a700548e3dfb84e8e215e68aa}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga796dd9b257a665ff659f3fd40ad0eb2c}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fdf632fe37d9899d684fc1a80073102}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bc6417d0cbbbb5895833fdf228bf7a9}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545703865fb4ca029ffc560de246032d}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac34fb8669719bb81fd869780c725f61a}{RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+ICSCR\+\_\+\+HSITRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}~(0x3\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ad7777386bbf5555ef8b02939197aa}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99f08d86fd41824058a7fdf817f7e2fd}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+0}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72d51cb5d66ee1aa4d2c6f14796a072f}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+1}}~(0x2\+UL $<$$<$ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cf9dd749ab13a3b9d55308e24f60160}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf76678c7a8f1366e115dbdd95e3568eb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+MSI}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbac8bae4f0808b3c3a5185aa10081fb}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSI}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb563f217242d969f4355d0818fde705}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+HSE}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87389cacb2eaf53730da13a2a33cd487}{RCC\+\_\+\+CFGR\+\_\+\+SW\+\_\+\+PLL}}~(0x00000003\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0b6cd7629c047bcc4ac3e88d920e25}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eae59112c51def51979e31e8695b39f}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3a5718999d7259f216137a23c2a379}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab22f5fe5aca788772b1596d5155628c5}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+MSI}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6764639cf221e1ebc0b5448dcaed590a}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSI}}~(0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09a0202f441c1a43e69c62331d50a08}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+HSE}}~(0x00000008\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c67e2279804a83ef24438267d9d4a6c}{RCC\+\_\+\+CFGR\+\_\+\+SWS\+\_\+\+PLL}}~(0x0000000\+CUL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65804e0ce7ec3204e9a56bb848428460}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88ece6ca270b3ecf6f63bf20893bc172}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbdd3a02814178ba02b8ebbaccd91599}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadac734bddb507eed4a62a0af4cef74a3}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a1180512cc5f3dde7895040a9037286}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+3}}~(0x8\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b7d7f29b09a49c31404fc0d44645c84}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV1}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eeb5e38e53e79b08a4ac438497ebea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV2}}~(0x00000080\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffe860867ae4b1b6d28473ded1546d91}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV4}}~(0x00000090\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca71d6b42bdb83b5ff5320578869a058}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV8}}~(0x000000\+A0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3806da4f1afc9e5be0fca001c8c57815}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV16}}~(0x000000\+B0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1caeba8dc2b4c0bb11be600e983e3370}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV64}}~(0x000000\+C0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga280da821f0da1bec1f4c0e132ddf8eab}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV128}}~(0x000000\+D0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga089930cedd5b2cb201e717438f29d25b}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV256}}~(0x000000\+E0\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5088dcbaefc55d4b6693e9b1e595ed0}{RCC\+\_\+\+CFGR\+\_\+\+HPRE\+\_\+\+DIV512}}~(0x000000\+F0\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48842716ad7c2280b8ddbac071cdc773}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d37c20686faa340a77021117f5908b7}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad41049f8a28fdced6bb4d9267845ffa2}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fcb524f6ca203ddff1862c124d4f89f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8f6562bb2ecf65055a2f42cbb48ef11}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV1}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf832ad6844c907d9bb37c1536defcb0d}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV2}}~(0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e340725f46e9462d9b02a079b9fa8ae}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV4}}~(0x00000500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ddd6d657837e1971bb86e3bf1c15e72}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV8}}~(0x00000600\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c38ba326bde7c7a18c4f7f2aacf823f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1\+\_\+\+DIV16}}~(0x00000700\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga489e055e843ee5090c0174bbb9af9a67}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ca63155494ed59eb5e34bec1e5f4e9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdb19c9e76fe8e8a7c991714c92e937f}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adc802687eab5b6ece99a20793219db}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga247aebf1999a38ea07785558d277bb1a}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV1}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d9c91eaad122460d324a71cc939d1b}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV2}}~(0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4340fc3fc52eca36eb302959fbecb715}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV4}}~(0x00002800\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412b382a1134e0ee5614e0f4bcf97552}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV8}}~(0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaece3ee58d4138f7452733bfa1ad37eb9}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2\+\_\+\+DIV16}}~(0x00003800\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6143e405db23a48628ba159ca1bae0e5}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga623e4f1eb613f4793d3d500c1cfd746a}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6143e405db23a48628ba159ca1bae0e5}{RCC\+\_\+\+CFGR\+\_\+\+STOPWUCK\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76304e842d0244575776a28f82cafcfd}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67461a9427595f48765650366e57574b}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab02d2500aaedb40c512793f8c38290a9}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85fcf02df023f6a18ceb6ba85478ff64}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga136d5fb2b22442eca6796b45dfa72d84}{RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d800fa49d4ed43fde0f5342dc9d2831}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98f09d53898c8b449c4bb3c4e7d5fb9}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2226fb2d3a83378d6736065c3ca2e71b}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53ae1dca228a7e8ff1e1af07b9adc246}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bd335b38b0a72a0f42661829727fbd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV1}}~(0x00000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41db56060b3511b3091d081c7c1ef659}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV2}}~(0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98d1559e9bebb8a7221f23e87772dd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV4}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb847ba58050383bb4f73e743fb05ee4}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV8}}~(0x30000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa21720ceabda4cee4c9dcb8684ccf}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV16}}~(0x40000000\+UL)
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c2055812655d6acfda9a73dd2e94e10}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bd335b38b0a72a0f42661829727fbd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV1}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41db56060b3511b3091d081c7c1ef659}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV2}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae98d1559e9bebb8a7221f23e87772dd}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV4}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb847ba58050383bb4f73e743fb05ee4}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV8}}
\item 
\#define {\bfseries RCC\+\_\+\+CFGR\+\_\+\+MCO\+\_\+\+PRE\+\_\+16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa21720ceabda4cee4c9dcb8684ccf}{RCC\+\_\+\+CFGR\+\_\+\+MCOPRE\+\_\+\+DIV16}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30516f483e85323f76dab980af3be393}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+MSI\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8979fbee0f58954e5d2eecb4fc12ed}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+MSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+MSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f9ff55348d0249c2f23e7946d9174ac}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+MSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada8979fbee0f58954e5d2eecb4fc12ed}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+MSI\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0cf8b92e20fe74cc2371ebb8477e04}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf688c4f038f29247cc0280dbdda24a7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0cf8b92e20fe74cc2371ebb8477e04}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSI\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3a86c3918526efe2258ecbb34b91587}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858f2c21bc43e423136f370f6c410909}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLSRC\+\_\+\+HSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04d893187396788d18a3eb1cc7028686}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813e3d6b41b4338ae5aea47a2bdbab01}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84ae6e7405926717249a9852acda1f10}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989f5ea1ac0275a2c15bf09408c8a4c6}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+2}}~(0x4\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLM\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc41ec903faa2ebee1356f88451a70be}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade84dfb497ed82c0cbbc40049ef3da2c}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54b80f8edb3a1f34d390382580edaf3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c165a47d134f31f9dff12d1e6f709f3}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b19e3e1f2dbe4c2327ebee7e9647365}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb4707942496f45d3cf85acfdeb37475}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb9ac3678faab95ddc7d42b2316b8ab}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddfba8f0f4b9b772986a0d214dcced39}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d796f7b71c3f1b372cc47b51657cef5}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944643170311f50335c87c581ee11eca}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8da6f0ef1b6c71ca3b961d4182ca3bf}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61e97c300a1e833572204b270398158f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56fe140a22f66d2dd7250bb1f39ab451}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7703def670b8ef3ec634f8f09a56ce00}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLQ\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17486e6d7892417919d5fa25599c7fb7}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf714d3c7a4109d65005b727a8e1d359}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga027e178a5cc3e86c8f1994b1a182781e}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e60c52e5aab5a5edbccac0f55283c7f}{RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLCFGR\+\_\+\+PLLR\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42710e250306a60fd0cfa3e90d90b4ed}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1N}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42710e250306a60fd0cfa3e90d90b4ed}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f874abd91457f0da6e862d6ee22dd8}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17814d573a76fe7b00542a3e1c981fd7}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1d473f28806c3d988f102c77a36c137}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ff7d9c812923f839bbb220059bc574}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaded7c036724ee42bae6b036abe0d8022}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc693bba94ff75e2f9ea17805e47a91}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93efbf1390f9786dbce586e22fa870b}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+N\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+PEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145075f25795aa67e4b559333cf45339}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+PEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+PEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+PEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145075f25795aa67e4b559333cf45339}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+PEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+P\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cfa254ac1d7d97273531d97315cf4bf}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+P\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1P}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cfa254ac1d7d97273531d97315cf4bf}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+QEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b62119fdb9b816a59d451b67ffcbaa}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+QEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+QEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+QEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b62119fdb9b816a59d451b67ffcbaa}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+QEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ccea35dea1b8aaac2e7be8b08c84c0}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1Q}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ccea35dea1b8aaac2e7be8b08c84c0}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebf2bd775eff514f899e35b5ccddced}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93406fa0a3dc5994226965854339ab22}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+Q\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+REN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04bcf3766f3ec1e0c294824d6197ec5}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+REN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+REN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+REN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad04bcf3766f3ec1e0c294824d6197ec5}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+REN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739a16de1644af31037da2e0f022f6b}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2739a16de1644af31037da2e0f022f6b}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6a3a87f1927b9de65ec6fb36c62a6}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga036bb02f0be13bbb62a0f0c3b5ad3c0b}{RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLSAI1\+CFGR\+\_\+\+PLLSAI1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49201a20a94309576e0755e0b5b32a0}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2N}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf49201a20a94309576e0755e0b5b32a0}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18668eb7e28ecbba27a310968b512283}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+0}}~(0x01\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf643a4db2c58201d5fe2ec538f95bfe}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+1}}~(0x02\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5dda24c5ef2557602b0fee52759eef9}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+2}}~(0x04\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d032f8c569338526d0c45a16bd12253}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+3}}~(0x08\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5dcf293a2d50c8f19759b5b958ed01}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+4}}~(0x10\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8df5ff58559db6f1374c914e8144fce7}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+5}}~(0x20\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e684881b1bbd411c251e12e65998ae}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+6}}~(0x40\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+N\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+PEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5203e5bdfa2e42fa58a6c67fbd47683}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+PEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+PEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+PEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5203e5bdfa2e42fa58a6c67fbd47683}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+PEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+P\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca4acb9b993774d6ab394541e2d3fb}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+P\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2P}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70ca4acb9b993774d6ab394541e2d3fb}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+REN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8979a7b60ce82f1a934e9937fc674935}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+REN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+REN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+REN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8979a7b60ce82f1a934e9937fc674935}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+REN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab481c0ac9dbae4f5f6e5290aab691cb9}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab481c0ac9dbae4f5f6e5290aab691cb9}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86c469077b6f86038b59960aef9415ca}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b7de046093ef1f00dd68782c6c73e6}{RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+PLLSAI2\+CFGR\+\_\+\+PLLSAI2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af1012b1cdd87ec22b6aee5276f6531}{RCC\+\_\+\+CIER\+\_\+\+LSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61aee7f1d942d3c9bb884d911ceced34}{RCC\+\_\+\+CIER\+\_\+\+LSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5422b66970132da3343462de20f2597d}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5422b66970132da3343462de20f2597d}{RCC\+\_\+\+CIER\+\_\+\+MSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec4b0b4830075a4477e1d13848b4be10}{RCC\+\_\+\+CIER\+\_\+\+HSIRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+HSERDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aed0a9126463d4053397a611b2319d8}{RCC\+\_\+\+CIER\+\_\+\+HSERDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c76cb4e90ea58001ef71ffebb79b0f}{RCC\+\_\+\+CIER\+\_\+\+PLLRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLSAI1\+RDYIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaedc259f5fe50af65a69994d636afa2}{RCC\+\_\+\+CIER\+\_\+\+PLLSAI1\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLLSAI1\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLSAI1\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaedc259f5fe50af65a69994d636afa2}{RCC\+\_\+\+CIER\+\_\+\+PLLSAI1\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLSAI2\+RDYIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27b29f84005a53ec4b951a2ee96e8f0}{RCC\+\_\+\+CIER\+\_\+\+PLLSAI2\+RDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+PLLSAI2\+RDYIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+PLLSAI2\+RDYIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae27b29f84005a53ec4b951a2ee96e8f0}{RCC\+\_\+\+CIER\+\_\+\+PLLSAI2\+RDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIER\+\_\+\+LSECSSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5feaa65daf2f2198ab7dd466bb3ba392}{RCC\+\_\+\+CIER\+\_\+\+LSECSSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f25634eb3a208e97271f65fc86da047}{RCC\+\_\+\+CIFR\+\_\+\+LSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b0e6acf9d011e906dfa1edf50a750a2}{RCC\+\_\+\+CIFR\+\_\+\+LSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf1c00d2272bd0bf2cfca73c4972574}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdf1c00d2272bd0bf2cfca73c4972574}{RCC\+\_\+\+CIFR\+\_\+\+MSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4de214162b81a435d7cd6f6e2684b7c}{RCC\+\_\+\+CIFR\+\_\+\+HSIRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+HSERDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2722bfd4effde4066caf3f74477ce72}{RCC\+\_\+\+CIFR\+\_\+\+HSERDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15095a042dbcb07e91de0e3473c07ee}{RCC\+\_\+\+CIFR\+\_\+\+PLLRDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLSAI1\+RDYF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6847c9816ac8f86697135e835649a7}{RCC\+\_\+\+CIFR\+\_\+\+PLLSAI1\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLLSAI1\+RDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLSAI1\+RDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6847c9816ac8f86697135e835649a7}{RCC\+\_\+\+CIFR\+\_\+\+PLLSAI1\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLSAI2\+RDYF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2adcd3544ae2c6dd3695beb8ac604cd}{RCC\+\_\+\+CIFR\+\_\+\+PLLSAI2\+RDYF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+PLLSAI2\+RDYF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+PLLSAI2\+RDYF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2adcd3544ae2c6dd3695beb8ac604cd}{RCC\+\_\+\+CIFR\+\_\+\+PLLSAI2\+RDYF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+CSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d5e54bf2efb5e58f9864c1a25499e}{RCC\+\_\+\+CIFR\+\_\+\+CSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CIFR\+\_\+\+LSECSSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bcaa72ae38f4b5735a7b4a0d860603e}{RCC\+\_\+\+CIFR\+\_\+\+LSECSSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e655cc34feada1a64b60fbefa4541f}{RCC\+\_\+\+CICR\+\_\+\+LSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3a48f2067bdfc3ed5b8836dfb8579e5}{RCC\+\_\+\+CICR\+\_\+\+LSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cec1d1765dd7c4f6138c219659243c}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+MSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3cec1d1765dd7c4f6138c219659243c}{RCC\+\_\+\+CICR\+\_\+\+MSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSIRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb3333a9cd24d04041f5f69ac345b428}{RCC\+\_\+\+CICR\+\_\+\+HSIRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+HSERDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b58e826fdabf870a68dc01e88c3845e}{RCC\+\_\+\+CICR\+\_\+\+HSERDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLRDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6459b12ab87a5d3598caf8561c15ab57}{RCC\+\_\+\+CICR\+\_\+\+PLLRDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLSAI1\+RDYC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc19fda21a71bce19017bc0a7ae6859}{RCC\+\_\+\+CICR\+\_\+\+PLLSAI1\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLLSAI1\+RDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLSAI1\+RDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc19fda21a71bce19017bc0a7ae6859}{RCC\+\_\+\+CICR\+\_\+\+PLLSAI1\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLSAI2\+RDYC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905279fce15c29b9d1bab8d2bcc332d}{RCC\+\_\+\+CICR\+\_\+\+PLLSAI2\+RDYC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+PLLSAI2\+RDYC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+PLLSAI2\+RDYC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2905279fce15c29b9d1bab8d2bcc332d}{RCC\+\_\+\+CICR\+\_\+\+PLLSAI2\+RDYC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+CSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a46bb299823d9474f17fc1a8f8758a7}{RCC\+\_\+\+CICR\+\_\+\+CSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CICR\+\_\+\+LSECSSC}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e7944506eb4db0f439911ab33b94ea}{RCC\+\_\+\+CICR\+\_\+\+LSECSSC\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c336fca84fc656b8412d0a0dab8317e}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e2d5af9f21f5df26e53863392f46ce}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+DMA2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e6d96ec7c819a23dd42ce4907e4fb7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72e6d96ec7c819a23dd42ce4907e4fb7}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+FLASHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf0f9e76b934af78155abddaacf568e4}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+CRCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+TSCRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fd558a2647cb1190c1c36075e390bf}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+TSCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+RSTR\+\_\+\+TSCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+RSTR\+\_\+\+TSCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03fd558a2647cb1190c1c36075e390bf}{RCC\+\_\+\+AHB1\+RSTR\+\_\+\+TSCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb17f567072d723a77a7778ae57b5481}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb17f567072d723a77a7778ae57b5481}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOARST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eedf92cf433c581b7526a8f53c359a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27eedf92cf433c581b7526a8f53c359a}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa335d9251d3a17e6df1ec64da739fe8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa335d9251d3a17e6df1ec64da739fe8}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53208792b9ac6ac8ea0e8e958a6ed39}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa53208792b9ac6ac8ea0e8e958a6ed39}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIODRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69491a2f9d32be1415fe4d39f884947}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac69491a2f9d32be1415fe4d39f884947}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOERST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0273e386bb5e3ea82f80f86e12d9ff}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a0273e386bb5e3ea82f80f86e12d9ff}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOFRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bfb6ccfaf2900a8fb9a56fc64696f3}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36bfb6ccfaf2900a8fb9a56fc64696f3}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b46261b4159cd6ef1a29ea2845c554d}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b46261b4159cd6ef1a29ea2845c554d}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+GPIOHRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba439d5c37535fc904630d55dd8d204}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacba439d5c37535fc904630d55dd8d204}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+OTGFSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35292b47aecca607f58a3bf5e2dd178}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35292b47aecca607f58a3bf5e2dd178}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+ADCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ac557e9b39e599539fb5cc2a100de60}{RCC\+\_\+\+AHB2\+RSTR\+\_\+\+RNGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0968f088792a5ad3f40a5dc428832448}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+FMCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98041f2a18e7e7441d43b9c33e609a4}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac98041f2a18e7e7441d43b9c33e609a4}{RCC\+\_\+\+AHB3\+RSTR\+\_\+\+QSPIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb00e530a3073c366408a20a172f32ea}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb00e530a3073c366408a20a172f32ea}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade041eeb01183aba282dc501b8efe20c}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade041eeb01183aba282dc501b8efe20c}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ca1e6b5398307c8400e1a1345061d7}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ca1e6b5398307c8400e1a1345061d7}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1e2260e579fc8c4b2c5d32092c811b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf1e2260e579fc8c4b2c5d32092c811b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8819ca575afd4145aa6f0eb4cba97697}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8819ca575afd4145aa6f0eb4cba97697}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM6\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4227ddd1a4373fdc60f59b85073cbc}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d4227ddd1a4373fdc60f59b85073cbc}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+TIM7\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LCDRST\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbccae314da9c637af8c5ad24e414ae5}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LCDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LCDRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LCDRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbccae314da9c637af8c5ad24e414ae5}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LCDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e807b6dd8ad5174bad9f3650dd86f1}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346737c0528ea4c24681bd64b888321b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga346737c0528ea4c24681bd64b888321b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+SPI3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6564ab1a7ec3faffdb9d4ca1c7a36ec3}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054f7c9f0e63b4f7db3411cab6855782}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga054f7c9f0e63b4f7db3411cab6855782}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+USART3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cb687fdefdcc0c3110f6f54e53908f}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2cb687fdefdcc0c3110f6f54e53908f}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART4\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d0e072507fdae64eea915cbf327d97}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38d0e072507fdae64eea915cbf327d97}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+UART5\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d1af736dd0609a32d4e4e901ff93c9}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d1af736dd0609a32d4e4e901ff93c9}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab329e61bbba4ee9a36b0cb6a9a168d12}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066ecf3af25b719d13e4368775f58160}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga066ecf3af25b719d13e4368775f58160}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+I2\+C3\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CAN1\+RST\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52738bdddb060c666d3f85d97ba83443}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CAN1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CAN1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CAN1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52738bdddb060c666d3f85d97ba83443}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+CAN1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4176b98bc3ac2b957226d7a88d9c138d}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4176b98bc3ac2b957226d7a88d9c138d}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+PWRRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DAC1\+RST\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf491e7781b52dfd387e393fbbb13c881}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DAC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DAC1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DAC1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf491e7781b52dfd387e393fbbb13c881}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+DAC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadf175d1fe226b0f118d22f1bc113c}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccadf175d1fe226b0f118d22f1bc113c}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+OPAMPRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af0a2085a4517992d6663c87809948b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2af0a2085a4517992d6663c87809948b}{RCC\+\_\+\+APB1\+RSTR1\+\_\+\+LPTIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2143adec508f5e6c9e8ec950183e195}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2143adec508f5e6c9e8ec950183e195}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPUART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+SWPMI1\+RST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34e313fe06fa5980962a72a4bcd1592}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+SWPMI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+SWPMI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+SWPMI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae34e313fe06fa5980962a72a4bcd1592}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+SWPMI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bd14050c9b631ea341df4f681d725c}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bd14050c9b631ea341df4f681d725c}{RCC\+\_\+\+APB1\+RSTR2\+\_\+\+LPTIM2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89f656408c45d2f67a99cc1c093d3e45}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SYSCFGRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5edc70a0b5cf7020f8013eb04a781c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDMMC1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5edc70a0b5cf7020f8013eb04a781c}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SDMMC1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fc9f88241816d51a87a8b4a537c5a2e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7fb16a3052da4a7d11cbdbe838689}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SPI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14242f5f656c5860137bd75f2a0515e}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM8\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49f18e05ca4a63d5b8fe937eb8613005}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+USART1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad033dd35fed6a86bd2cb338cd6f4d393}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM15\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2de81b2d9a2d058ee856301979c283}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM16\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f4e95a698b3e22ecd11f48fc97d6be}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+TIM17\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09c08b8ccdb047c6864b28af9869854}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI2\+RST\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca24f222815a04c54aae355be3cc750}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI2\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI2\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI2\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaca24f222815a04c54aae355be3cc750}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+SAI2\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b12e73ba48eec13072a5448400bbbda}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b12e73ba48eec13072a5448400bbbda}{RCC\+\_\+\+APB2\+RSTR\+\_\+\+DFSDM1\+RST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04b66dc0d69d098db894416722e9871}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb95b569d5ea1d4c9483fbfd7df37f3a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e5f87c2477f3529028abd3bd534c60}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96e5f87c2477f3529028abd3bd534c60}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+FLASHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b467a2c6329ecb8ca42c1d9e1116035}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+TSCEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab320f620aefd59075ad6a9b95ec47b07}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+TSCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+ENR\+\_\+\+TSCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+ENR\+\_\+\+TSCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab320f620aefd59075ad6a9b95ec47b07}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+TSCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4555512f6767b69cda6eedddc9bc050e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4555512f6767b69cda6eedddc9bc050e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc11f38a9a05e29db1fdebd880d943a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc11f38a9a05e29db1fdebd880d943a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOBEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e42ed2487f18a13a35b391d38d5f1d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e42ed2487f18a13a35b391d38d5f1d}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f736b54cb8942c349d43e3fc124dca1}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f736b54cb8942c349d43e3fc124dca1}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIODEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a0472aea88cfb025e7992debf385ac}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a0472aea88cfb025e7992debf385ac}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOEEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4a690d89994da84933ebe902bee11a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4a690d89994da84933ebe902bee11a}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7dca536d67df03798c4cc614e8e856c}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7dca536d67df03798c4cc614e8e856c}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4a0bd82d29a4e39bf5ead3bbe26b8e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c4a0bd82d29a4e39bf5ead3bbe26b8e}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+GPIOHEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c92c5e4271a2a493a92fb41fbc7e3fd}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c92c5e4271a2a493a92fb41fbc7e3fd}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+OTGFSEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea51d7b390dfe1c9c8b9399c27770d6}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea51d7b390dfe1c9c8b9399c27770d6}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+ADCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe2170ecd918ffe5d888e76c3dcd5cab}{RCC\+\_\+\+AHB2\+ENR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga092fdcfd514ac903cd960c11ee20c2a9}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+FMCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4526ab85b9c1248db40b197e5e25c8ca}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4526ab85b9c1248db40b197e5e25c8ca}{RCC\+\_\+\+AHB3\+ENR\+\_\+\+QSPIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497a8de1be77c7bddc50d24d053f976}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae497a8de1be77c7bddc50d24d053f976}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95965977cbfa7e7fbd28cc9f48d5462f}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95965977cbfa7e7fbd28cc9f48d5462f}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe94578d6ed29e42914082e2f05ccda9}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe94578d6ed29e42914082e2f05ccda9}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae209230dbb65877c25f2bc1441f07e}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae209230dbb65877c25f2bc1441f07e}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91f970a678f399abbb2567995b4d5a2}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac91f970a678f399abbb2567995b4d5a2}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM6\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d6b9443b655c4b98073dd57c890825}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d6b9443b655c4b98073dd57c890825}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+TIM7\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+LCDEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2caf128234b67610a3e9e3bf2ebe40c}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LCDEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+LCDEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2caf128234b67610a3e9e3bf2ebe40c}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcab16c1a9d657a951e90fa8d6c43828}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcab16c1a9d657a951e90fa8d6c43828}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+WWDGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16b0b72048819e7bb16d27d861b2e45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf16b0b72048819e7bb16d27d861b2e45}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8802fede794db20804b92df2ab6ec9b}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8802fede794db20804b92df2ab6ec9b}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+SPI3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0cc00179f2463f8b18c7f6ce54e84d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564415c5f8c6b651fd55233c6aa93ce0}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga564415c5f8c6b651fd55233c6aa93ce0}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+USART3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e28582b89e84c02d17e25c65c7b9a3}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00e28582b89e84c02d17e25c65c7b9a3}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART4\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36bd7e875e6c5fe7e07a9596de1b6cd}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf36bd7e875e6c5fe7e07a9596de1b6cd}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+UART5\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b43762ccbf1f28880397a02e06e01}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7b43762ccbf1f28880397a02e06e01}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af9b25dc4096d7abb1523cdf097d492}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3af9b25dc4096d7abb1523cdf097d492}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf402ef0571cfe699900a76584d10cb49}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf402ef0571cfe699900a76584d10cb49}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+I2\+C3\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+CAN1\+EN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f05ddee4180216e13d723ca051edd83}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+CAN1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+CAN1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+CAN1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f05ddee4180216e13d723ca051edd83}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+CAN1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8867cbab378fe603de09a31b24718595}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8867cbab378fe603de09a31b24718595}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+PWREN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+DAC1\+EN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94845ec4db6061d85117f0e6bf08819d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DAC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+DAC1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+DAC1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94845ec4db6061d85117f0e6bf08819d}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+DAC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+OPAMPEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3614f66015ad640557859103eb32cc4a}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+OPAMPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+OPAMPEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+OPAMPEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3614f66015ad640557859103eb32cc4a}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+OPAMPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa24e73c9e2a632e0f6742e97e5e2d4d1}{RCC\+\_\+\+APB1\+ENR1\+\_\+\+LPTIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6534a027eaf292d920532060d8bb331}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6534a027eaf292d920532060d8bb331}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPUART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+SWPMI1\+EN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484abecb86a5fa5eb5a968d2b04e380d}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+SWPMI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+SWPMI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+SWPMI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga484abecb86a5fa5eb5a968d2b04e380d}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+SWPMI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90d6be9c34e3f17e211ad719dec8992}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae90d6be9c34e3f17e211ad719dec8992}{RCC\+\_\+\+APB1\+ENR2\+\_\+\+LPTIM2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781c030e54df45c8f190c9f03d20f4a5}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SYSCFGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+FWEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963dc93238f2e25d70b344908494cea0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+FWEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+FWEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+FWEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963dc93238f2e25d70b344908494cea0}{RCC\+\_\+\+APB2\+ENR\+\_\+\+FWEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2626485fb8cc6836d78ca2d260b004ac}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2626485fb8cc6836d78ca2d260b004ac}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SDMMC1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1216bf89d48094b55a4abcc859b037fa}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefba87e52830d0d82cd94eb11089aa1b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SPI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace08df04fccb33baccbda0fa4697dc04}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM8\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a185f9bf1e72599fc7d2e02716ee40b}{RCC\+\_\+\+APB2\+ENR\+\_\+\+USART1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932f2230a1983d1fdbe80b1980773ada}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM15\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42f53c33bf4b9222ff46ddea57402bf4}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM16\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978d11590b2379114a036bc62d642e0d}{RCC\+\_\+\+APB2\+ENR\+\_\+\+TIM17\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83e14d9a33829f5038150d52a8654515}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e215543b29de828cef45d4a280dc17}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e215543b29de828cef45d4a280dc17}{RCC\+\_\+\+APB2\+ENR\+\_\+\+SAI2\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f97a159e8d159cf7b46e76887e4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f97a159e8d159cf7b46e76887e4309}{RCC\+\_\+\+APB2\+ENR\+\_\+\+DFSDM1\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7169a7acd52e3ce5e49d4988dc4e56a}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed651b012fcff622e029937639280c1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed651b012fcff622e029937639280c1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+DMA2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05163a7b2434f66f832a78a885a712d7}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05163a7b2434f66f832a78a885a712d7}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+FLASHSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb5b54f3dba267bfbb07087662298e8}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb5b54f3dba267bfbb07087662298e8}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+SRAM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63fa634d0d6db64bf205082d3e5e4cb1}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+CRCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda9455b5f2b86aa11d82b52226aa136}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda9455b5f2b86aa11d82b52226aa136}{RCC\+\_\+\+AHB1\+SMENR\+\_\+\+TSCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3039863a420e3704a9e31adc02ade737}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3039863a420e3704a9e31adc02ade737}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOASMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7900f2d0a8f153923dab6ad5d02f6c8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOBSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dde010421ea24731449699ab57a9f78}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dde010421ea24731449699ab57a9f78}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cf31894c52a48ff39b40e809923bb9}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62cf31894c52a48ff39b40e809923bb9}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIODSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4059fb44036b1501db35c62ce1c3184d}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4059fb44036b1501db35c62ce1c3184d}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOESMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a4c8a9903376b4320508c32492a54}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a4c8a9903376b4320508c32492a54}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOFSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51ed60af9cb6c0a2b5231c1062ecf3e}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab51ed60af9cb6c0a2b5231c1062ecf3e}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3df86eb67978ce5c6cc4497fa7d0e8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f3df86eb67978ce5c6cc4497fa7d0e8}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+GPIOHSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bf588c8ac1af9c63398fbc354c5015}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bf588c8ac1af9c63398fbc354c5015}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+SRAM2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+OTGFSSMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f22b228bb17866a6bbfa90df954999}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+OTGFSSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+OTGFSSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+OTGFSSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f22b228bb17866a6bbfa90df954999}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+OTGFSSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03aaec838a23878c773ead679deadfc}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03aaec838a23878c773ead679deadfc}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+ADCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364048c7483c792b4b7d9381c7285893}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364048c7483c792b4b7d9381c7285893}{RCC\+\_\+\+AHB2\+SMENR\+\_\+\+RNGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae693d64bdedbea3bb1d60cc48c49d57e}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae693d64bdedbea3bb1d60cc48c49d57e}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+FMCSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974a2a8bddee2130eb9e7cce2c8527f6}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga974a2a8bddee2130eb9e7cce2c8527f6}{RCC\+\_\+\+AHB3\+SMENR\+\_\+\+QSPISMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68935395c485fba8fdec3afe05ebe8f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68935395c485fba8fdec3afe05ebe8f8}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2feac27aed3ef1611a9f08bbb9de8e9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2feac27aed3ef1611a9f08bbb9de8e9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1beb33ba793695efab7329ca407db}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ae1beb33ba793695efab7329ca407db}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14c60377bb3df1128ac1d7d7a170b42}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab14c60377bb3df1128ac1d7d7a170b42}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM5\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086a9f03386135b2968bc74987da140}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3086a9f03386135b2968bc74987da140}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM6\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb461872be64ce72628264ac3f573a9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabb461872be64ce72628264ac3f573a9}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+TIM7\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LCDSMEN\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb392628ff42d7e6b3a37c3535344eb0}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LCDSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LCDSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LCDSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb392628ff42d7e6b3a37c3535344eb0}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LCDSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efdaf8d838714816da754c9821d9040}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efdaf8d838714816da754c9821d9040}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+WWDGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3d09c9ae801ca7257378237ba3d5d5e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d7d2d43835684daf1866c1839d9e4}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d7d2d43835684daf1866c1839d9e4}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+SPI3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67691a6ace367bfe8e5c7b6423767c1a}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67691a6ace367bfe8e5c7b6423767c1a}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f78847ae83b30c9190a869d1133c69d}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f78847ae83b30c9190a869d1133c69d}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+USART3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62d95336987392e114ad5784422ba5}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee62d95336987392e114ad5784422ba5}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART4\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564491d59f258eca337bcee433677b3}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1564491d59f258eca337bcee433677b3}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+UART5\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fda98dc78cf57c35722090e700416e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2fda98dc78cf57c35722090e700416e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c393395f3f540e117ca2586d4cb3155}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c393395f3f540e117ca2586d4cb3155}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c12e41f2e8b35e3a65945be2eaf9de}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+I2\+C3\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CAN1\+SMEN\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64cadf420e194b5d218750e1780ae9f}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CAN1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CAN1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CAN1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae64cadf420e194b5d218750e1780ae9f}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+CAN1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab536664d67aa5568e7dcf1d6f194617e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab536664d67aa5568e7dcf1d6f194617e}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+PWRSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DAC1\+SMEN\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc3a8cde82849dba8514cf033bcc552}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DAC1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DAC1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DAC1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc3a8cde82849dba8514cf033bcc552}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+DAC1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b3d7ecb9f40920e3f068347bbca0fe}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6b3d7ecb9f40920e3f068347bbca0fe}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+OPAMPSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df08ba98e00061a10143a0a360127a6}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6df08ba98e00061a10143a0a360127a6}{RCC\+\_\+\+APB1\+SMENR1\+\_\+\+LPTIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d483fb35f102a4053655e82a32b528}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94d483fb35f102a4053655e82a32b528}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPUART1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+SWPMI1\+SMEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacada31e51e39dd6f1e28071995b96351}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+SWPMI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+SWPMI1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+SWPMI1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacada31e51e39dd6f1e28071995b96351}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+SWPMI1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2df5f59330d16dd28f9b60a4618b70}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2df5f59330d16dd28f9b60a4618b70}{RCC\+\_\+\+APB1\+SMENR2\+\_\+\+LPTIM2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7582a7d20adbb7ade623b4a32548de02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7582a7d20adbb7ade623b4a32548de02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SYSCFGSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SDMMC1\+SMEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f23108f05808798aea59784187fabd1}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SDMMC1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SDMMC1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SDMMC1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f23108f05808798aea59784187fabd1}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SDMMC1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a300d39481d05a858e932955e81a22b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a300d39481d05a858e932955e81a22b}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c3a0d28ba25424e20830078024ec02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c3a0d28ba25424e20830078024ec02}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SPI1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bb027e1fee72f6e7edd61d64761a85}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19bb027e1fee72f6e7edd61d64761a85}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM8\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a58d50d3832c8888a70cba643b79921}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a58d50d3832c8888a70cba643b79921}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+USART1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1439a7a7cd0898f2708586af0606}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab74c1439a7a7cd0898f2708586af0606}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM15\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d56a4298409c5a622f07b8b1109eca}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d56a4298409c5a622f07b8b1109eca}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM16\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9403bc76bdeabe82643eaf3ed545dfe4}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+TIM17\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8070b0fba416b2852dcab80b7c448846}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8070b0fba416b2852dcab80b7c448846}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI2\+SMEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33ec6ac002f6862324b456a4ab0e697}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI2\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI2\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI2\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33ec6ac002f6862324b456a4ab0e697}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+SAI2\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+DFSDM1\+SMEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d82e579bd5a8b322a8d78a43c5c9a71}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+DFSDM1\+SMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+APB2\+SMENR\+\_\+\+DFSDM1\+SMEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+APB2\+SMENR\+\_\+\+DFSDM1\+SMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d82e579bd5a8b322a8d78a43c5c9a71}{RCC\+\_\+\+APB2\+SMENR\+\_\+\+DFSDM1\+SMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74b4a5560f21d5d32c154f6b6f178047}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6dd3eb41f18788e0a23e69aa381c70c}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad47cd43189231fab97390f10ca36708e}{RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f49cf1fc087d6a93311d498bbc4e1f3}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1490e1fbe2652068968465672856e2a}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac25b3af6ced5f74059e46853bb0394ad}{RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3862d0c53657b287e8f576da2ca497bf}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3862d0c53657b287e8f576da2ca497bf}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5f40ee5384baedc9f14ee2f1558286a}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d10091587b8184d315def88623e9b6}{RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+USART3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf60a5973564291638dc12f8826c170}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddf60a5973564291638dc12f8826c170}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad87980225c5aca52a7747bf14a641614}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7aa551ad8d87771101aebda7a8fbb9bf}{RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART4\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d3056f0662dbaee0cd93d12294a7dd}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23d3056f0662dbaee0cd93d12294a7dd}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccb2a3483335b6fb8bf233564372dc55}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga080b2b855f0911398ca3232fbd269506}{RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+UART5\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7894041a687c5edac21bee3099914}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f7894041a687c5edac21bee3099914}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc899330ac150c5a6c3c491df3cbcd15}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0b151d2b2b4ccac4bc4e7417d462de}{RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPUART1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00ba7eb729c4dab340204694c17030e8}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f25be5114707e38b2e8acc9dbb6da7}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e71b9151729a98fa44ac992f06aeda}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e19597291a6e6eee9ac54f5379b86}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887e19597291a6e6eee9ac54f5379b86}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de86cec5bfb22251fc71089f81042a4}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5a9a7eca644074f5340a85bf1ea3645}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f96c2a69970f3e336311b7c9d712d3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f96c2a69970f3e336311b7c9d712d3}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0e8aee6feb929026ce03f0e79bfc004}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78e9d517a1d55788cd4b9272789106c2}{RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+I2\+C3\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ad40708a0463efa8074707594aa855}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68ad40708a0463efa8074707594aa855}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e0ed727cae5d39d8bc65c94a9ce9d8b}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc1b11ae30a53195d0a67e7236b573b2}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f35429cdd315141b77a741958a38ee}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f35429cdd315141b77a741958a38ee}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2046ed52b8ab7758a53e6879451cbc0a}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3036b5eb8ec5ee22477c4c733164dca3}{RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+LPTIM2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6066127249cbd00ca50c8e35594a24}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e6066127249cbd00ca50c8e35594a24}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f5839e9de9112d61cae5e716a4878e7}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae00534cd8347338399de234e04279d}{RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd41c04e6724763bfbb1c18f35511c3}{RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfd41c04e6724763bfbb1c18f35511c3}{RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93816248fb0bd9998e487e215e8e5437}{RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48d3dcb3157fec5173aa395a7cdf0c9d}{RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SAI2\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c7fd4d359af4b2e7de67b8d3345bd1}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7c7fd4d359af4b2e7de67b8d3345bd1}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e1d3d07db2806498c00898bd305537}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1af2495dfbb2dda93bc3b8f8a88ea1a}{RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+CLK48\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09eca5ca06c9d3f7e105c19446e700c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09eca5ca06c9d3f7e105c19446e700c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad10b1e9c342fc4fd2d4b19df7849db2a}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ec606efbea74aa3425b7f911f51fe6c}{RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+ADCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SWPMI1\+SEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041eb26af1ea49f0946a1c15c2ce6d69}{RCC\+\_\+\+CCIPR\+\_\+\+SWPMI1\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+SWPMI1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+SWPMI1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga041eb26af1ea49f0946a1c15c2ce6d69}{RCC\+\_\+\+CCIPR\+\_\+\+SWPMI1\+SEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+DFSDM1\+SEL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781d45babeab6b898e4f4126eb012356}{RCC\+\_\+\+CCIPR\+\_\+\+DFSDM1\+SEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CCIPR\+\_\+\+DFSDM1\+SEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CCIPR\+\_\+\+DFSDM1\+SEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga781d45babeab6b898e4f4126eb012356}{RCC\+\_\+\+CCIPR\+\_\+\+DFSDM1\+SEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85556465021c4272f4788d52251b29f4}{RCC\+\_\+\+BDCR\+\_\+\+LSEON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSERDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35093bcccacfeda073a2fb815687549c}{RCC\+\_\+\+BDCR\+\_\+\+LSERDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEBYP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5eba5220ddabddf14901a8d44abaf2}{RCC\+\_\+\+BDCR\+\_\+\+LSEBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSEDRV}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36967244dfcda4039d640f6d9e1e55c6}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf168a5913ecf4eb6eb5f87a825aa58}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9a3c17caf7eb216d874b7cf1d90358e}{RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSEDRV\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd642ca3ebb0b8f811bce9eaa066ba6}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSON\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSECSSD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b86cd62114e3d5e7f1f9baa255e1b6d}{RCC\+\_\+\+BDCR\+\_\+\+LSECSSD\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57377b1880634589201dfe8887287e0e}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6701d58e40e4c16e9be49436fcbe23d0}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+0}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac4e378027f3293ec520ed6d18c633f4}{RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+1}}~(0x2\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+RTCEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4b2e482dc6f5c75861f08de8057d1e2}{RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+BDRST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a3b3c81018daa0d5b80480a86bc7a17}{RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga180e546bb330c924e12a1d225562720d}{RCC\+\_\+\+BDCR\+\_\+\+LSCOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12720e5ac2ce93d3b16bce539a519299}{RCC\+\_\+\+BDCR\+\_\+\+LSCOSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSION}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63b332158f8886948205ff9edcf248}{RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LSIRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49a5c93576efd3e5d284351db6125373}{RCC\+\_\+\+CSR\+\_\+\+LSIRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028a2e519dd51f81f858ebd2e82c6cff}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+MSISRANGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga028a2e519dd51f81f858ebd2e82c6cff}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3baa8c9e82bc503b452df7424d2bec4}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+1}}~(0x4\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd964f489128d72f66b67a078e2aaf1b}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+2}}~(0x5\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fce251b7da2b91fdfaff7c7c6675463}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+4}}~(0x6\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0aee679ac0c83d13430dc45d3b9dd78}{RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+8}}~(0x7\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+MSISRANGE\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+RMVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82a7f8a2897bcc1313d58389fc18ad4c}{RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+FWRSTF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f66bbf66df7118a41b3835ce9904fed}{RCC\+\_\+\+CSR\+\_\+\+FWRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+FWRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+FWRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f66bbf66df7118a41b3835ce9904fed}{RCC\+\_\+\+CSR\+\_\+\+FWRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+OBLRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga467cb2b4f51473b0be7b4e416a86bd5d}{RCC\+\_\+\+CSR\+\_\+\+OBLRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+PINRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13e888e00c5b2226b70179c6c69b77a6}{RCC\+\_\+\+CSR\+\_\+\+PINRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+BORRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55345f6a3e5c36cad82d85c3c7c9114c}{RCC\+\_\+\+CSR\+\_\+\+BORRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+SFTRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7217efb6cbdb6fbf39721fe496249225}{RCC\+\_\+\+CSR\+\_\+\+SFTRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb81cb1777e6e846b6199b64132bcb97}{RCC\+\_\+\+CSR\+\_\+\+IWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d9afc0a5d27d08ef63dde9f0a39514d}{RCC\+\_\+\+CSR\+\_\+\+WWDGRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Pos)
\item 
\#define {\bfseries RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b42e835fb77d45779cdf4d22a0ea22a}{RCC\+\_\+\+CSR\+\_\+\+LPWRRSTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+RNGEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeee66d4dd5c33fa16a98b001dd63bd73}{RNG\+\_\+\+CR\+\_\+\+RNGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+CR\+\_\+\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8253017bd1f0d7652f107266ffb0297b}{RNG\+\_\+\+CR\+\_\+\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+DRDY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd19bcfa8894faf2ac5f57d287f00a8b}{RNG\+\_\+\+SR\+\_\+\+DRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga699d24eb133814c5be46fe6e588cc093}{RNG\+\_\+\+SR\+\_\+\+CECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SECS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a312837097b7b3c2528e17a2cfc5f7d}{RNG\+\_\+\+SR\+\_\+\+SECS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+CEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3efcca0c0381982a8044d09aaa6b6df9}{RNG\+\_\+\+SR\+\_\+\+CEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Pos)
\item 
\#define {\bfseries RNG\+\_\+\+SR\+\_\+\+SEIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d78e80e064c7746b98ed89304aab367}{RNG\+\_\+\+SR\+\_\+\+SEIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPER1\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPER2\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPER3\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RTC\+\_\+\+WAKEUP\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RTC\+\_\+\+BACKUP\+\_\+\+SUPPORT}
\item 
\#define {\bfseries RTC\+\_\+\+BKP\+\_\+\+NUMBER}~32U
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98be62b42b64aa8dee5df4f84ec1679}{RTC\+\_\+\+TR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f00fc20610b447daa4b2fcf4730e94}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c9af54381689d893ba1b11eb33cd866}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b3ba2cc471b86d041df3c2a1a9ef121}{RTC\+\_\+\+TR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be6ca68f00b9467ddad84d37f1b6a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddad920d5681960fa702b988ef1f82be}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6206d385d3b3e127b1e63be48f83a63}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e264504542ec2d9b06036e938f7f79d}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40763d3ed48e9f707784bdfd65a9c3ca}{RTC\+\_\+\+TR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87978332f15306d7db05c3bce2df2c7f}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga752747aa90bf35bd57b16bffc7294dfc}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1837f65a11192dd9b8bf249c31ccef7}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f27fb43718df0797664acd2d9c95c1a}{RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8240cd693ae8c3bf069e10ab08f3adcd}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad91d7700822050a352e53aff372a697b}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9c3087e3d4cd490af8334e99467f1dc}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac01a9e4b358ea062bf1c66069a28c126}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b76249e63af249061c0c5532a2a4e5}{RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ae841c3e4f90face971c95f1228419}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a53dc60816e0790ba69eaff3e87cb0}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948beb7166b70f1fa9e9148a8b6bd3f9}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5f0413990c26a5cf9a857d10243e9b}{RTC\+\_\+\+TR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac65138b7d68cf4db6e391a5e3d31d4a5}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4132b0e9d72ff72df7e0062a1e081ca3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eef03c1de3719d801c970eec53e7500}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbe7e738c8adaaf24f6faca467d6fde2}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab44e19720b6691f63ba4f0c38a1fd7f3}{RTC\+\_\+\+TR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ad13d2dbed87fd51194b4d7b080f759}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a733698a85cc8f26d346ec8c61c7937}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa48c7c9f31a74b6d3b04443ce0414ce9}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c15cd22daf2ef6f9ea6f7341897a435}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e7cf7875d489f89d949178e0294d555}{RTC\+\_\+\+DR\+\_\+\+YT\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+YU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261de093e10c99df510d650bea7b65bb}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeda03e9857e9009b6212df5f97a5d09f}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb0b5f7684e31cb1665a848b91601249}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f200469dbc8159adc3b4f25375b601}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592372ccddc93b10e81ed705c9c0f9bc}{RTC\+\_\+\+DR\+\_\+\+YU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+YU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa60c7147ae02cf5d6e2ee2c87fb5e7}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30cb803b191670a41aea89a91e53fe61}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd26d3601bf8b119af8f96a65a1de60e}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e907e5efced7628e9933e7cfb4cac6}{RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5358d94c842b122b8bd260a855afb483}{RTC\+\_\+\+DR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga614964ed52cb7da4ee76a0f3d16e57bb}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f64678df9fe08a2afd732c275ae7a0}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7845ded502c4cc9faeeb6215955f6f1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a14479cfe6791d300b9a556d158abe}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a420b221dec229c053295c44bcac1b1}{RTC\+\_\+\+DR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47c3834615b1c186a5122c0735e03e09}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8823ee9be7a191912aeef8252517b8a6}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546b218e45c1297e39a586204268cf9d}{RTC\+\_\+\+DR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+DR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4549c0127eff71ac5e1e3b7ef07bf158}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffd9b610a0ba3f1caad707ff2fb0a3f}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79b5d9f674be2ecf85c964da6ac0a2a4}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1668f84ec4ddec10f6bcff65983df05b}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad54e249241aebdda778618f35dce9f66}{RTC\+\_\+\+DR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+DR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ITSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae780c849bc9af9fb23d805fa41d6ec4f}{RTC\+\_\+\+CR\+\_\+\+ITSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35471924ed2a9a83b6af8bd8e2251f8b}{RTC\+\_\+\+CR\+\_\+\+COE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+OSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb684c910bd8e726378e0b51732f952f}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe506838823e3b172a9ed4a3fec7321a}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15fb33aaad62c71bbba2f96652eefb8c}{RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+OSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+POL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717b2d78f96be49ba9d262f3a0eb09e4}{RTC\+\_\+\+CR\+\_\+\+POL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+COSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8dc824636e99382fcd50b39a6fce8dc}{RTC\+\_\+\+CR\+\_\+\+COSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BKP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+SUB1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62402c843252c70670b4b6c9ffec5880}{RTC\+\_\+\+CR\+\_\+\+SUB1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ADD1H}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01aac32ee74fbafd54de75ee53bf1417}{RTC\+\_\+\+CR\+\_\+\+ADD1\+H\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b81fdfb0dbd9719e0eee7b39450bb31}{RTC\+\_\+\+CR\+\_\+\+TSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83d862c5a5e56813b86246d22821ac9b}{RTC\+\_\+\+CR\+\_\+\+WUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e79f603f18cfbc266cc55162b739260}{RTC\+\_\+\+CR\+\_\+\+ALRBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efcbd64f981117d73fe6d631c48f45e}{RTC\+\_\+\+CR\+\_\+\+ALRAIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2675d723ea5e54a4e6a7c7bd975efcc}{RTC\+\_\+\+CR\+\_\+\+TSE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUTE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b45d595cd44d31a7f34609b6e7bf1a}{RTC\+\_\+\+CR\+\_\+\+WUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRBE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae811bd5a731a4d12d5fabc1c1701e7a}{RTC\+\_\+\+CR\+\_\+\+ALRBE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+ALRAE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc6f86be463291c228b8a2bd3cfa40}{RTC\+\_\+\+CR\+\_\+\+ALRAE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+FMT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6634873135b509b3a483abcbd1e0f347}{RTC\+\_\+\+CR\+\_\+\+FMT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BYPSHAD}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e690c1dc87dff6f36fea71cf6bb57c}{RTC\+\_\+\+CR\+\_\+\+BYPSHAD\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+REFCKON}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd611d89bc17e379525602d5ea3a7d54}{RTC\+\_\+\+CR\+\_\+\+REFCKON\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+TSEDGE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea0c6b68ad8797d97693cbc7fe76d8e}{RTC\+\_\+\+CR\+\_\+\+TSEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+WUCKSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1961b22823e4f592ac8d1733e079e2a}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f03056e9aa78c133af90b60af72ba79}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360f7ccf7a89c5091f4affe6d1019215}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad247ac722f6900744cdc16f8f45ed923}{RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+CR\+\_\+\+WUCKSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BCK\+\_\+\+Pos}~RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Pos
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BCK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3675c7d64de46ab9f1cf279d7abaffe2}{RTC\+\_\+\+CR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CR\+\_\+\+BCK}~RTC\+\_\+\+CR\+\_\+\+BKP
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1d8251602e94c317d362ba3e7dee08}{RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ITSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada1d8251602e94c317d362ba3e7dee08}{RTC\+\_\+\+ISR\+\_\+\+ITSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RECALPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ab18f49ac6ab32322ebb58131a456ea}{RTC\+\_\+\+ISR\+\_\+\+RECALPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af8934cc02fa8dd3e931bfce66c9a2a}{RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP3F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af8934cc02fa8dd3e931bfce66c9a2a}{RTC\+\_\+\+ISR\+\_\+\+TAMP3\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP2F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga436cbba9b17ad91735e876596c8a6914}{RTC\+\_\+\+ISR\+\_\+\+TAMP2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TAMP1F}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84bbb84dba6aef26a16b2410c3a3ec5d}{RTC\+\_\+\+ISR\+\_\+\+TAMP1\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSOVF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a44c6cf950526be3f768c9175e3e62e}{RTC\+\_\+\+ISR\+\_\+\+TSOVF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+TSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5151d79a2761d423ddbc0b6c3cca1f}{RTC\+\_\+\+ISR\+\_\+\+TSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53360cc2baf2a2142289493b2a16c372}{RTC\+\_\+\+ISR\+\_\+\+WUTF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac80e30a64a34bd547229f68b76d63a87}{RTC\+\_\+\+ISR\+\_\+\+ALRBF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5aeb3a57686a3bca74ebce43559161e}{RTC\+\_\+\+ISR\+\_\+\+ALRAF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INIT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e864e670cc4643c1e65b21da150c74}{RTC\+\_\+\+ISR\+\_\+\+INIT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a29ce1f3e261024726679c17f42a9b1}{RTC\+\_\+\+ISR\+\_\+\+INITF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+RSF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f87ecd7737391a4ff0c236a17dbfd32}{RTC\+\_\+\+ISR\+\_\+\+RSF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+INITS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25131777233cef2dfffdc178667559e4}{RTC\+\_\+\+ISR\+\_\+\+INITS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+SHPF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36cc41c7b626c5047f97fac12337395d}{RTC\+\_\+\+ISR\+\_\+\+SHPF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+WUTWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga673f0ff6267142391ca1d37289b305f2}{RTC\+\_\+\+ISR\+\_\+\+WUTWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRBWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cf9f3b0159c2f29749babdc55ef1a1b}{RTC\+\_\+\+ISR\+\_\+\+ALRBWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ISR\+\_\+\+ALRAWF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d96dae4fdd343fe6e9ebc7c5f7d80d}{RTC\+\_\+\+ISR\+\_\+\+ALRAWF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+A}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f883861bb963a097885c5773f3c0b15}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+A\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga776acde6c1789c37371eb440492825ab}{RTC\+\_\+\+PRER\+\_\+\+PREDIV\+\_\+\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WUTR\+\_\+\+WUT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c2d178daf42c0febdbf67583a83b6a0}{RTC\+\_\+\+WUTR\+\_\+\+WUT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ade8f686276ed4761f3741cd928b500}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf0424c522933862730917c9c79f81b}{RTC\+\_\+\+ALRMAR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b864018e7de62c954d6fff34bde926f}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb880cece843ba5314120abcf14e9fc}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2e76ce2645d0c9d2587d4172edcd58}{RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f818fa2666247ad93611752020097b1}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga687a85ed4e7623bdb60196f706ab62e9}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2ec65de047fdece20083f030cc6cfd}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb0050d5e8d64e4f684e325446ea173a}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79a55db963d0707fc0ae14bffc51c297}{RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b72eca3af2788a6df2aab8efdf48c7e}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ed4ff622a2ac83edfaadc596995c61a}{RTC\+\_\+\+ALRMAR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfbc262cd63d3a1c5cdf4937cc57ec37}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4165b904cdf6bdf4ed6c892d73953453}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50f98903ad0183c52c40375d45d4d77}{RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d3da70f04ca3c7c2f90ee0d0d3c9201}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756c2c137f6d1f89bba95347245b014c}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2068b4116fca73a63b1c98f51902acef}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7642e83ff425a1fe2695d1100ce7c35}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f516916142b3ea6110619e8dc600d2a}{RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe0fda62acb0b820b859291e4b45e409}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac320cc91348b22f3e5c0d6106594c09e}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dab36fbc475b7ec4442020f159601c6}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6782f11cc7f8edf401dec2ff436d7968}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf766f39637efe114b38a1aceb352328d}{RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac05e67cdb4da1882dd5b8f5a8fe51bb2}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb5ead84647f92b0d1efcf8decb0dd8f}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga656311cb5632dbc9b4fb5dd2288a6e66}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc164d7ff70842858281cfaff5f29374}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e1199b4140613e8a1dbe283dd89c772}{RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga838b33a3595df6fe68152bb31f812beb}{RTC\+\_\+\+ALRMAR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f558ae0134c82f7f64c31a4d8bb33f0}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae5c1ad41702da26788f5ef52c0d05ca}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e771d8055c52a1186d3f47dd567457a}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fdfe4a92c7ab0c326dc9f2638318f97}{RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMAR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37bf69143ae7921782d1baa390c1c866}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf99585af681202a201178f8156dffe}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d7edbd0609415ca3a328f8498c4a63c}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a8c274aa56f705dc1363484d7085f}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9d41833996dbd77a0bfbcd9889957a2}{RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMAR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK4}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6359d5b79cd667e4f7f093e0d0ee8320}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK4\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff53d89da5c55043f8d32e800319b0c0}{RTC\+\_\+\+ALRMBR\+\_\+\+WDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf438133a0350e3c1f9e956ea59c165e}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34531fadcc9d2a702b3b7138831fb4c8}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeb8410cfd578e600049846a694dc00d}{RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba5234dbab35f4bcc6b1a49b633c9d83}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9886cb39e9c89c40ddc33c6e7659db5}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga121e8284bdc7ebd634f71e5810dc4f85}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78b99f99d3666212ab673dbc9f7f3192}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8551995a404be9f58511ea22dca71f1a}{RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK3}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a10ef06416ab43ddcc978f7c484fd30}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK3\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb73d11c2f8f01d03b143bf0eb50a3c1}{RTC\+\_\+\+ALRMBR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1a64e9998a2032590d32d8e93ac89ad}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbddfb1b1ff41f1b76f5ccfb6eb29362}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3219c5b314ca459c8dcb93c140b210cb}{RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f950667f6001e8b23b88b355cc072a}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0223058b7ae0a4ae57a7a7997440385e}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a7c34c4e83f374790e3ed27a3e23443}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e6d673134918e74d9a0f06ca4dc479}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae538b44aa24031a294442dc47f6849f5}{RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK2}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a678de5920eddb36f8edc45c992aa10}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK2\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4abe6f205a3aafc2fdd5930b06ca5250}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1170e6bedeafe4da96568080fe3bbe3}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56977652001bc709e4c37fce5647eb40}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbdfd2b2b1fc039fe8efdd6df612b220}{RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ee879ec288fff19824ee589b54972b}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93830709da4736a2e8da1cf3a3596dda}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9cab4a9df6a1e45e2a3212b357e1bef}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869e14a514b3d140a2dcad669e2ab3e0}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec666ddc3d2c205d46d4e1e5bdcf9243}{RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+MSK1}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f741db655cf45b9b6b254c491f3738d}{RTC\+\_\+\+ALRMBR\+\_\+\+MSK1\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1a51469b2ad8675eeee8a39ea29ff7}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2514a54011c9ff7b48939e9cbd13f859}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6b6e10efeaeac2898a754e2a360fb27}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e1673ab928b5e43e9fa9b65d2122c}{RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b09e067d4a36bd9c6a85ec3193da6d2}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa325b93084bf6fdc494842e1f0b652}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72ed3dd8ae6a59462a99f8c3d8c316e5}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac21f97b7b207139ffb0d1e6ede81bb91}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b548175b400ee92c11c2c446d6d129b}{RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+WPR\+\_\+\+KEY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81983eda15eb251ae9e94a8290450cb1}{RTC\+\_\+\+WPR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e04530ca01c9863f847c09f51f64304}{RTC\+\_\+\+SSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58c15ddd7f663060a1e540ded10aab86}{RTC\+\_\+\+SHIFTR\+\_\+\+SUBFS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+SHIFTR\+\_\+\+ADD1S}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga145edd31d622a96121168d7f54af1f63}{RTC\+\_\+\+SHIFTR\+\_\+\+ADD1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+PM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga844125f323c84655caa5d09de90d676a}{RTC\+\_\+\+TSTR\+\_\+\+PM\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c592f62a64ad486af67101a02badba}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b682daaa79917786d55c2bf44a80325}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35c1a1f98f2aeb73235d940922f9cf}{RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+HU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd9c8067bccd2967bbbb5cd3bad9375}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a235fd8965c706e7f57327f6e5ce72d}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f2bc31a8d01d7621de40d146b15fb7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d848f11cf3130bb6560d117f97b7da3}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c813d88b2c9ab350cb0218ff4bbe7}{RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+HU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eefd1e26e643f63b5550cebcfb7a597}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf04bea9e3f4645257b8bd955f3ba80ce}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf30459ae8455ad0fb382dd866446c83}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f78562b18cfc36f52e80be9cb20d5}{RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+MNU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989ebeea3d902970e5189c667f08dd57}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8ff1f79f2ab33d00a979979d486bc44}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506d192fef16558c9b0b7ed9e1a9147c}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407a93c758b95a1ebf3c41c36fb6f07e}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac55cd85d2e58a819637d15f70f7179a0}{RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+MNU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+ST}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga653df3d0cdd6c8235762f5152dda55c9}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d733a561ad71ee4c63c4e0a3ed5f32}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga807073dc98612721530a79df5b5c265a}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee05d278bdd457b4f61d797e45520d13}{RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+ST\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSTR\+\_\+\+SU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf868c2dda50075428856aa7551f712c4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8990f4d1d493012289778e854c52e97e}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab6f4275d2a15e7307363124c03a64a4}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5610b3103a8a6653204f4fe7e9ea8587}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28790ae937a50ba6fb4aff5a9f5afbcb}{RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSTR\+\_\+\+SU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+WDU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9022409e82c29cf18da7efe49032caf}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e9cbf062e41eecacccde522e24452c1}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44259df3c6dc88e8168c7dcd5e6abf91}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f2add59486679cc53f521c139d72852}{RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+WDU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab11fc35bffeed3dbfb7f08e75f8319da}{RTC\+\_\+\+TSDR\+\_\+\+MT\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+MU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85638fe2912aec33b38fcfc51e97aa2e}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cf9d23d49e121268a25445a7eed2f35}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49093134e4ead8b4990e5e1628db0692}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7f31eb674f5a67402b6a3eb578b70a5}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad67666c54ef1be79a500484a5e755827}{RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+MU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e5fcdf15ef6bff31a9fa1857f88811}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81e02a917946bddaa027a04538576533}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886739ae0e8c0f6144dbd774c203ed5f}{RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSDR\+\_\+\+DU}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f1e801e7d2a8c93a4ac5272a6037dde}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08b7eccac0c3cd20a3f3cd8bce1693ad}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa43ed53b8109ff32755885127ba987ce}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b3d774b7df9cff6e6eecafa7c42a059}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga209573a43dd1f21ef569d75593ad03f8}{RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+TSDR\+\_\+\+DU\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TSSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d13c3c83f99d3bdf8fc33ea42b3aecd}{RTC\+\_\+\+TSSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5632e54eb1a07b95a3024c2a52665a24}{RTC\+\_\+\+CALR\+\_\+\+CALP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW8}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4a1d426d16a747f07e8d8cf98c7275e}{RTC\+\_\+\+CALR\+\_\+\+CALW8\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALW16}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa75bb89101a1da73b2d78c1486dbf2e2}{RTC\+\_\+\+CALR\+\_\+\+CALW16\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+CALR\+\_\+\+CALM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347a7b8bed29029bd0d8a78ce03268c8}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeffec95cc4cbbdbc77e907818b8c7ebd}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+0}}~(0x001\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b908b77786838e5e2e8a1ee2cbbeeff}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+1}}~(0x002\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad09f14c1ff24a01d51d5b6c0bba220d6}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+2}}~(0x004\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9146fbef6a53896f3160c89ed651b90}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+3}}~(0x008\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fe04fc9762d3f680f9145a50898c27b}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+4}}~(0x010\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4966c71cab83be4069e0566222d375}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+5}}~(0x020\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae240b185d0c9c6e314a456627e6e4834}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+6}}~(0x040\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8880325073e167137366402f15d5683}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+7}}~(0x080\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8381cc75166acfc4b4c686ad7e5e599a}{RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+8}}~(0x100\+UL $<$$<$ RTC\+\_\+\+CALR\+\_\+\+CALM\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fc9861710ade347f6319dd2e0557fa}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04fc9861710ade347f6319dd2e0557fa}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b5e3123c535b8419033b6de0e55c1e}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02b5e3123c535b8419033b6de0e55c1e}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a71fe7662f4501cd5dcd1e09816850}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11a71fe7662f4501cd5dcd1e09816850}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e42e3f2105ebbd437767143307e59}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf46e42e3f2105ebbd437767143307e59}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd62373ee6c45984fb0a10f46038a9}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4cd62373ee6c45984fb0a10f46038a9}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d200b5a4d223f5f883e82972d6a954}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74d200b5a4d223f5f883e82972d6a954}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ddda0bb239c1cdc09098d2c3e7c85}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga392ddda0bb239c1cdc09098d2c3e7c85}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+MF\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c661b45c53ad9a79a9ceb3417b411}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb8c661b45c53ad9a79a9ceb3417b411}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+NOERASE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6408b00ac101c2ab28d69cbc7e24cef}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6408b00ac101c2ab28d69cbc7e24cef}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387baf51c02f993befac41120b14f953}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387baf51c02f993befac41120b14f953}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPUDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ddaea72771ecfc43a3e229ee8074de}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ddaea72771ecfc43a3e229ee8074de}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9871e15634e7eb50948fda4de85894fd}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8806827095c8ed730640a2f63600a357}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPPRCH\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f1e38b01a7e076ae5cdb2c3f76cf75}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8f1e38b01a7e076ae5cdb2c3f76cf75}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883ca16d0d05d580b8dc6c82ed1d7305}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1abede0bb2ad9d291aad5969994b603a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFLT\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091ed26cee7a39a2e233e6f0f2365d9a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}~(0x7\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga091ed26cee7a39a2e233e6f0f2365d9a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd672b571bc4d8c189b1fa7b664d5c74}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga907933e9d7271be72a1b592b33e14ca2}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26dc177350926d6a57c613606f3ff0e9}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPFREQ\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a23829006d1a9f0ba904bee377c5fc4}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a23829006d1a9f0ba904bee377c5fc4}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPTS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32920dc4eeebf6f7bb6b22bc6e1cbb7}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32920dc4eeebf6f7bb6b22bc6e1cbb7}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b414d0129aa9330890b5b9c9629c4b}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42b414d0129aa9330890b5b9c9629c4b}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c76825aa7e07daf3adabfeb954a2b1}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c76825aa7e07daf3adabfeb954a2b1}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55380f23454d9ca6a1c583e87831d86f}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55380f23454d9ca6a1c583e87831d86f}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bce01844bee9283177678304dd07d5a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bce01844bee9283177678304dd07d5a}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1045f3fcfcf33653b8e849630b3d8246}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1045f3fcfcf33653b8e849630b3d8246}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+TRG\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e37d74a7531f6a4ee2184f6fc71e45}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1E}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98e37d74a7531f6a4ee2184f6fc71e45}{RTC\+\_\+\+TAMPCR\+\_\+\+TAMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77d71d0606814b6d20253a645bdb5936}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeebbc0dfc0a20887ef3582feaa5f1c2b}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbdb202f388835593843f480c3b3af57}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95feb5de45a74d7c75c1fc6515c32870}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94c65876a1baf0984a6f85aa836b8d0}{RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMASSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadba25e1519a8aa3222912425ae4c4229}{RTC\+\_\+\+ALRMASSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54f65537e9a664f30ca7f3099c6fcc5f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4d60185d1ac432b24b0a95e2918902f}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+0}}~(0x1\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9763a1a382e40cc2ebfa6d84369580df}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+1}}~(0x2\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga598283f8a8926f0dcb7916a2224f79bc}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+2}}~(0x4\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf017c71fc7eb34519de3945a028677b}{RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+3}}~(0x8\+UL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+MASKSS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}~(0x7\+FFFUL $<$$<$ RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+ALRMBSSR\+\_\+\+SS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea93544826ca1a8e920ffd0f46c2bbe}{RTC\+\_\+\+ALRMBSSR\+\_\+\+SS\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e7883e788f17a0fb71f53c65ecc66b}{RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1e7883e788f17a0fb71f53c65ecc66b}{RTC\+\_\+\+OR\+\_\+\+OUT\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b2b81aa8e0fcbce6d8d199e31d7724}{RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2b2b81aa8e0fcbce6d8d199e31d7724}{RTC\+\_\+\+OR\+\_\+\+ALARMOUTTYPE\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP0\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP0\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP0R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65152adac13a55042ab984b782cf785b}{RTC\+\_\+\+BKP0\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP1\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP1\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP1R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1232543b3a22da7aac7131e173182686}{RTC\+\_\+\+BKP1\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP2\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP2\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP2R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe778fc6aa04076af499bfe4eef8f5e1}{RTC\+\_\+\+BKP2\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP3\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP3\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP3R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e99106bc39a8e81bf48352827d0ddaf}{RTC\+\_\+\+BKP3\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP4\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP4\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP4R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64613b1fe898ececd40ffe481df742ab}{RTC\+\_\+\+BKP4\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP5\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP5\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP5R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2335682b85414d8d53d4fffdfc3bf190}{RTC\+\_\+\+BKP5\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP6\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP6\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP6R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cca326be267e10381f4d4f9d5951c32}{RTC\+\_\+\+BKP6\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP7\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP7\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP7R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3ad5bf67535cba7d3de78d72ae79d79}{RTC\+\_\+\+BKP7\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP8\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP8\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP8R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ae366e9c0ad90225479d0d6d4e1544}{RTC\+\_\+\+BKP8\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP9\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP9\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP9R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf039d5e2bf31dc293bd3b84a186bd8c8}{RTC\+\_\+\+BKP9\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP10\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP10\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP10R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425836775a344f3d199760028c01b22f}{RTC\+\_\+\+BKP10\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP11\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP11\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP11R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga803ec730ae4020d5b80df83b21990b31}{RTC\+\_\+\+BKP11\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP12\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP12\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP12R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed050277146eb1c2fa2a8e8eb778888}{RTC\+\_\+\+BKP12\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP13\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP13\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP13R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1c04da88aaae10d0bcf45816608b8e}{RTC\+\_\+\+BKP13\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP14\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP14\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP14R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceeefc705b2bd138b6ec84bd606dbe86}{RTC\+\_\+\+BKP14\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP15\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP15\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP15R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55844e319f165ba23ba0b2d5a9ff2ee}{RTC\+\_\+\+BKP15\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP16\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP16\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP16R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad53cd82e4d08160a2169cf0d6122ba7a}{RTC\+\_\+\+BKP16\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP17\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP17\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP17R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb00d71ec7bae68636740347f971bb05}{RTC\+\_\+\+BKP17\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP18\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP18\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP18R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad06553479e94b2bbd23fde19bbcf0667}{RTC\+\_\+\+BKP18\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP19\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP19\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP19R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd25b421b61fc893df921c7ea4d58f1}{RTC\+\_\+\+BKP19\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP20\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b5f19073a66dcee2eaca0c90923b50}{RTC\+\_\+\+BKP20\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP20\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP20R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8b5f19073a66dcee2eaca0c90923b50}{RTC\+\_\+\+BKP20\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP21\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecfa2f5cd0f514b1398e458bb5fc886}{RTC\+\_\+\+BKP21\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP21\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP21R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeecfa2f5cd0f514b1398e458bb5fc886}{RTC\+\_\+\+BKP21\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP22\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c7c67e5da8197c53cdafa2ff254160}{RTC\+\_\+\+BKP22\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP22\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP22R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7c7c67e5da8197c53cdafa2ff254160}{RTC\+\_\+\+BKP22\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP23\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14790c23a043d02c4634985264dfd2f}{RTC\+\_\+\+BKP23\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP23\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP23R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14790c23a043d02c4634985264dfd2f}{RTC\+\_\+\+BKP23\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP24\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dd76626ef5b916473f3d74b2000c5e}{RTC\+\_\+\+BKP24\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP24\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP24R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2dd76626ef5b916473f3d74b2000c5e}{RTC\+\_\+\+BKP24\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP25\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0c53403a0c62c71fec1de162c4c9a}{RTC\+\_\+\+BKP25\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP25\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP25R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0c53403a0c62c71fec1de162c4c9a}{RTC\+\_\+\+BKP25\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP26\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f3b1aa74472f46601499d01f9dcd7}{RTC\+\_\+\+BKP26\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP26\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP26R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga859f3b1aa74472f46601499d01f9dcd7}{RTC\+\_\+\+BKP26\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP27\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada28f0d813aa2126009ecb2cb2a609b9}{RTC\+\_\+\+BKP27\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP27\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP27R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada28f0d813aa2126009ecb2cb2a609b9}{RTC\+\_\+\+BKP27\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP28\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333796bde935736450d94b4127801eab}{RTC\+\_\+\+BKP28\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP28\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP28R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333796bde935736450d94b4127801eab}{RTC\+\_\+\+BKP28\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP29\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab1e15c7f06179a39265ce4ee573c4b}{RTC\+\_\+\+BKP29\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP29\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP29R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ab1e15c7f06179a39265ce4ee573c4b}{RTC\+\_\+\+BKP29\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP30\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7968c29d465d088120c8307a66f19e31}{RTC\+\_\+\+BKP30\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP30\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP30R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7968c29d465d088120c8307a66f19e31}{RTC\+\_\+\+BKP30\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries RTC\+\_\+\+BKP31\+R\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720a52ec33ec62ce994f2f31d6a91b70}{RTC\+\_\+\+BKP31\+R\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ RTC\+\_\+\+BKP31\+R\+\_\+\+Pos)
\item 
\#define {\bfseries RTC\+\_\+\+BKP31R}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga720a52ec33ec62ce994f2f31d6a91b70}{RTC\+\_\+\+BKP31\+R\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc29912477e15bf48a732a8a3b55ae81}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae142457b7ad834dc9568aa2113156e57}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d53daedcc93ebd30f9c358955cd3362}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c65de3f7ddbf31c90da6b1453a2ff69}{SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCIN\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0b9aa1a30108cdfe3088c4cacaeb27e}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d05f2b8f20817217b51ba114dd846b2}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3a859999059ec321655a71ff53440f}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2c03899faccbae6c741743eb032dedc}{SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+\+GCR\+\_\+\+SYNCOUT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51af4b787c1e5e049f3bb22b82902866}{SAI\+\_\+x\+CR1\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7d51e6ffc2732a2278709de466a3bf}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24269e60d3836bf6524a8e56b2f8bba1}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c25169081899de44a05e793e46d7ca5}{SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf8432db16a815678078cb1ffbd31a6f}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa61c528ed530fec9d29caea0801c9471}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d920226316389ecf03b9854ddf9755}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8714977ece0c80ddb952222a0923d81d}{SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+PRTCFG\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c1204482a8c5427bffe720848696097}{SAI\+\_\+x\+CR1\+\_\+\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1442faec160eb3d9bfd355651f5660bb}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb5dd23287a176f80d241f0dfb8fcc7d}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4148a11a2d9ac1a97da766bd585e5c8a}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab50b27e8638b16d12ef00e80bf0f097e}{SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dbec701e43531946ca96792b63e5ff}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7090401d3536d75a130fc37ba5abba59}{SAI\+\_\+x\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c0c68bf65088e0ddeb9a1759aff3f7}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0551438c4a6dafc7e3bf406e1d65b70c}{SAI\+\_\+x\+CR1\+\_\+\+CKSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0179f00f5bd962763b6425d930d449db}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf4c02b5747362be1f6cb43a13a195f3}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62d1d3571fbfe85bdaa913b2911856e}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad59a87c05a0e147d3ed2364ccf91b18b}{SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SYNCEN\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f2b989e1a54b2c4393cd222e54f4d2}{SAI\+\_\+x\+CR1\+\_\+\+MONO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd95ae102a9e7119e97ec3280d9a749}{SAI\+\_\+x\+CR1\+\_\+\+MONO\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c79a642d52f20f97ab575f655b1ddea}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga106626aa8411c5971efa5b6e3624fae8}{SAI\+\_\+x\+CR1\+\_\+\+OUTDRIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7916f81ebe07b5109b0ca405d41eb95b}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eca508bb68775d39b9c7882ddf6e329}{SAI\+\_\+x\+CR1\+\_\+\+SAIEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed9d19f7ddcdf86b0db1843a1b0d6cd}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27a095203e269d44ceef7182016d190a}{SAI\+\_\+x\+CR1\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98132c4a713c61f232c51b5c5e73622d}{SAI\+\_\+x\+CR1\+\_\+\+NODIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f67f1090f09a579226e8e54a0423967}{SAI\+\_\+x\+CR1\+\_\+\+NODIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d3161434e2c4613f37ebe676735aaf}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1ea9e4df0935736849dcdf54611a04d}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga485a62dda2c1af628ead9fd7db830c69}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa253fffbd9bb4a514266afd305016485}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95fa7d8a7306afaacd841374f5baa3e9}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac064c863cb6d75c11728a4642079fe99}{SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+3}}~(0x8\+UL $<$$<$ SAI\+\_\+x\+CR1\+\_\+\+MCKDIV\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga713102e56f4bb8c7c942662c82d04463}{SAI\+\_\+x\+CR2\+\_\+\+FTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad40a81a34d00d587f50972ded31d0149}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71082a8712881f93ee19875609c699a}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada48fb2897794cd0d5436909c9706046}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d5eb07982aa5bbfff3e392351ad7735}{SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FTH\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2baa86fa37d7709b06a04664a52be0a1}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff96f0a1e53a70d90ec40732d61d6ae}{SAI\+\_\+x\+CR2\+\_\+\+FFLUSH\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb67ecd983af1e4f8c9a5935c013752d}{SAI\+\_\+x\+CR2\+\_\+\+TRIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6efc5e456fdef347eb5b4a628f2cce}{SAI\+\_\+x\+CR2\+\_\+\+TRIS\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga000d56139b0c8d823a8000c8c210b247}{SAI\+\_\+x\+CR2\+\_\+\+MUTE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fb7d3f1efe45598ee57465c7cbb2cb2}{SAI\+\_\+x\+CR2\+\_\+\+MUTE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ba4ba2073e0737d432aeca306cc47e2}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga619f2e0d05d31d7500c5f9f1311a5c34}{SAI\+\_\+x\+CR2\+\_\+\+MUTEVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeea35e023c198d82d24fa64ab3081d9}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1cbc4c7a73e43a210179d0c78911e5}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738aaa45d7140ea8adb69990c6b73f11}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8646398473c7b5d42ae6172796848562}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga008e089b87f5e7a0a63c565e1f59c206}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1271dbdafa65f001779fedc9c9320166}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa52897b581b1d2f36a23027f74770}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga296db2ad211b0c3b4330a4c3b1f0233f}{SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+MUTECNT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a8f6db7fd5fe5f0e264fa6c184d02e1}{SAI\+\_\+x\+CR2\+\_\+\+CPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c39ecaa057468ee1fad2365094ab81e}{SAI\+\_\+x\+CR2\+\_\+\+CPL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8732274be296455ea01ac0b95232c4d}{SAI\+\_\+x\+CR2\+\_\+\+COMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3dd7923dfbd89cb44d9879c1359f522}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e73ed73e3404aa41ae0edad8af036f8}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07d441ea4c041f91e4879a5b32278128}{SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+CR2\+\_\+\+COMP\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7145cd48fe5f1135082db1dd5bab5697}{SAI\+\_\+x\+FRCR\+\_\+\+FRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d6ce2796117236185a5b2b438a63bd5}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeeb587d1dd769e9dba21d96c15b0a5d}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0c5bdfa2777ca5890798d7aaf7067b9}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e705e32fff1ba410938636af8b5bc38}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad568d991beac0d0f1970ec66731c974b}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c72db15f0f18329f497d1809be47298}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ef47f5def6ac6f7e18c52349e427a0a}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e4b5d4429a6b6558bf92565a16de6a}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+6}}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a63a0bbb35ceb0fedbd1f32c0205544}{SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+7}}~(0x80\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FRL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5da4d6d92e108bac869ca37a1d9510c}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7018a5b8b4675c935bcff34b09112d}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a6c7e235ee451ed574092b0ceb974e1}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a74c00e149382365fa40c1fe4535794}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3a7f33c72264a5adeb95cb02e413601}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a31862f1e9c31bf35e35eea8920f38}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcbbf60f36e99c371327f02a9d151ae}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga520f01c1d1fa3f61c3b1acb5864cd6aa}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+5}}~(0x20\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga523a1caf60b37eb9cc56f19e7d0dd91a}{SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+6}}~(0x40\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSALL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b9e1700cf196e3dec87c1362023ca29}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa196b6a2d38399d7609dc00d616d1df8}{SAI\+\_\+x\+FRCR\+\_\+\+FSDEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01e8613bc470ec537f6ee8e93bf06324}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd52ffc70b461802914f63872ba9b818}{SAI\+\_\+x\+FRCR\+\_\+\+FSPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga250708d79ab12828bb6388390790a406}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9f50db25a669948f7ce3fb922fb281}{SAI\+\_\+x\+FRCR\+\_\+\+FSOFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7765ebf87061237afaa5995af169e52}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6d036ba3f7e36c803c71a2a79672d6}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b408483c0ead128ebc644ae18f56640}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+0}}~(0x01\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bccac768ad131f506077eb62bae5735}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+1}}~(0x02\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bd460f33d3668f3ff845d5bcdb09d1a}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+2}}~(0x04\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49d37e327ea19b508974044944370f67}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+3}}~(0x08\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4dc62365e1f26821a794a1d6d445e65}{SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+4}}~(0x10\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+FBOFF\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d5a75af6a1bddfb90900eb32a954b79}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf70a983dcea1fe337fec2bf4021507ac}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43df0af67bd0155111e18bcecbdf7ad}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf84f10c4f64d886eed350d7227f112a2}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTSZ\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17cb9f8174d764be83e5317d3e1035d7}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d4d243f58aa0f58500eeb7452f0bb1}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4da866d6d37aa5bf683719627e987d}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fa38bb50c74d9be58506d6254fcb9eb}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6583a05ab1fb085bd3a8efb549a66cd0}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbba380cbd21b4a615f3e3c6f5787f5b}{SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+3}}~(0x8\+UL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+NBSLOT\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3be5abc4ae85eb99423ad87c2742813}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517cf20ca5da6d17ec05b9e5049758c8}{SAI\+\_\+x\+SLOTR\+\_\+\+SLOTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19cf98322a8a9297bf189674085a3c4d}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf65abc8ca7397bba3e07784810672867}{SAI\+\_\+x\+IMR\+\_\+\+OVRUDRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86d1812361eb7081a60d575fbc1c664e}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga026858e17c0efd7ad04e831b042834b4}{SAI\+\_\+x\+IMR\+\_\+\+MUTEDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bce2334c9381068661356c84b947507}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bfd2169a8c13e6f15fe1a132225b95b}{SAI\+\_\+x\+IMR\+\_\+\+WCKCFGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ddbd32ec7f069219827247614454f9}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c7dbd857d1a5b9c88784aca909afc08}{SAI\+\_\+x\+IMR\+\_\+\+FREQIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16c51a8eacd28e521cf3da6d3a427a32}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af01186ba392eafd14821bd46230fe7}{SAI\+\_\+x\+IMR\+\_\+\+CNRDYIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef4af228a1ce820c6d83615aa5cd5c}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga339fb62c537f4287f9f2d89b5c847ddf}{SAI\+\_\+x\+IMR\+\_\+\+AFSDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac59347c7f574af79b586a793b2160f}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf94fce570eda325f7d87e569e83066a7}{SAI\+\_\+x\+IMR\+\_\+\+LFSDETIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac935e26343913d548d1fa4a1d53d37df}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae93f1eec99b3a94d70572bfd2954baf3}{SAI\+\_\+x\+SR\+\_\+\+OVRUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92f97a8a22c3301d76e3704fb70d1234}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78f2790587c0d4cf75f370439ad149e2}{SAI\+\_\+x\+SR\+\_\+\+MUTEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac85199d384ead397bc7e5874b948e798}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95859114172ea9c219fcb679529a77e}{SAI\+\_\+x\+SR\+\_\+\+WCKCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5530f57526edd6dc0d2774042f8f5cc}{SAI\+\_\+x\+SR\+\_\+\+FREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1520380c57359677cdecbd5821749707}{SAI\+\_\+x\+SR\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59176cbf38a7bf9913215ca9cc716da7}{SAI\+\_\+x\+SR\+\_\+\+CNRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e66797308c7eab1cacda93d61b1ebe6}{SAI\+\_\+x\+SR\+\_\+\+CNRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5acc2e10428061bed46dc98ae7aa7f31}{SAI\+\_\+x\+SR\+\_\+\+AFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1e59c0b337ca328c2762652b846ba48}{SAI\+\_\+x\+SR\+\_\+\+AFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa2d45adbe2be27461e25ecbf736e0500}{SAI\+\_\+x\+SR\+\_\+\+LFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0075c459d115ed3ee6e6085209179cf7}{SAI\+\_\+x\+SR\+\_\+\+LFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59818375f1cff9c6f6f7236282786e05}{SAI\+\_\+x\+SR\+\_\+\+FLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e049ae91d8dbee879191ddab9b6d283}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997ab54aae94ba235453fdfabd9d87ce}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+0}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga506ef457d3e6a1b29c0d2d823574d30a}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+1}}~(0x2\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ba36509d0ee8a339bd65002529fe5d}{SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+2}}~(0x4\+UL $<$$<$ SAI\+\_\+x\+SR\+\_\+\+FLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2055a162a6d48320dd850efe26666986}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d7ea4f5a57b4c811beae7dbe80d320b}{SAI\+\_\+x\+CLRFR\+\_\+\+COVRUDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc93014165f8d5f1543f08ee91602b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8dac615bfe4da6dbe25987d38121b8}{SAI\+\_\+x\+CLRFR\+\_\+\+CMUTEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac253542238f77deb2ea84843653cb06b}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2b83aede02830c000ee104dcd47e7db}{SAI\+\_\+x\+CLRFR\+\_\+\+CWCKCFG\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6594324f23f4ead6abc8fec3b94e4606}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1762733aaa63488c13faacbbe4a0f4a2}{SAI\+\_\+x\+CLRFR\+\_\+\+CFREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef77e53ee176c9ba61416ca5503ac717}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27141ab0eca0964c54981371066f7f4b}{SAI\+\_\+x\+CLRFR\+\_\+\+CCNRDY\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dc76390a8daf386c8932b54957a6569}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92a40e4dfe0d74b96b89dd6810450fc3}{SAI\+\_\+x\+CLRFR\+\_\+\+CAFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf27f000890347520975d00db031f8998}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8e9b047302722b8705c3d4d9aeda620}{SAI\+\_\+x\+CLRFR\+\_\+\+CLFSDET\+\_\+\+Msk}}
\item 
\#define {\bfseries SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define {\bfseries SAI\+\_\+x\+DR\+\_\+\+DATA}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f238903828ee3057a5e83c564e99323}{SAI\+\_\+x\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+CR\+\_\+\+LCDEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af2ae391a32e6106f7a73d24e83dd52}{LCD\+\_\+\+CR\+\_\+\+LCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+LCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61abf5d141101dd94334064b4f2d78ed}{LCD\+\_\+\+CR\+\_\+\+LCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af2ae391a32e6106f7a73d24e83dd52}{LCD\+\_\+\+CR\+\_\+\+LCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+CR\+\_\+\+VSEL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f07b7c0ec40b9869908612871824725}{LCD\+\_\+\+CR\+\_\+\+VSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+VSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92ad348089092948b8730a2cc08eee1}{LCD\+\_\+\+CR\+\_\+\+VSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f07b7c0ec40b9869908612871824725}{LCD\+\_\+\+CR\+\_\+\+VSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ed1b16780d0f80ba8510be8ad41f35}{LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc5175fd82ae61247dbd79db4397a794}{LCD\+\_\+\+CR\+\_\+\+DUTY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69ed1b16780d0f80ba8510be8ad41f35}{LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11d4d20862251ad5031f83abeff1822d}{LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga464f4f54856bd3d4127e75c1074a91ba}{LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf838a811aba1e1d7c85beef3ca1075da}{LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+2}}~(0x4\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+DUTY\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d0aadb3b0b74e6dac13148b634e42d}{LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4397609bc1c4864c0700e598c75896c5}{LCD\+\_\+\+CR\+\_\+\+BIAS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d0aadb3b0b74e6dac13148b634e42d}{LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga321ef6b637dc7d77bd7a50eadf5f7f4c}{LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef2acc23783afb145f10a09c0c805d75}{LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+BIAS\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+CR\+\_\+\+MUX\+\_\+\+SEG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00aac8c1e10e42e322c38aeb0d58f11e}{LCD\+\_\+\+CR\+\_\+\+MUX\+\_\+\+SEG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+MUX\+\_\+\+SEG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa000a53825d3b8de33bf5c1175df17d0}{LCD\+\_\+\+CR\+\_\+\+MUX\+\_\+\+SEG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00aac8c1e10e42e322c38aeb0d58f11e}{LCD\+\_\+\+CR\+\_\+\+MUX\+\_\+\+SEG\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+CR\+\_\+\+BUFEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68fb73bc882d8e8436dddc060c8797cf}{LCD\+\_\+\+CR\+\_\+\+BUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CR\+\_\+\+BUFEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaeff7f8027fada7917c43baf2ca9b9b}{LCD\+\_\+\+CR\+\_\+\+BUFEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68fb73bc882d8e8436dddc060c8797cf}{LCD\+\_\+\+CR\+\_\+\+BUFEN\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+HD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60caae4d2486c7c541386db6c4fd664}{LCD\+\_\+\+FCR\+\_\+\+HD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+HD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb56fb376147906eb7721ce5485fd9bd}{LCD\+\_\+\+FCR\+\_\+\+HD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa60caae4d2486c7c541386db6c4fd664}{LCD\+\_\+\+FCR\+\_\+\+HD\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+SOFIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8998f460920b85637d62c4fd1b5d33e}{LCD\+\_\+\+FCR\+\_\+\+SOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+SOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93b0c2155e8a5433ac5a8f939ddc5daf}{LCD\+\_\+\+FCR\+\_\+\+SOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8998f460920b85637d62c4fd1b5d33e}{LCD\+\_\+\+FCR\+\_\+\+SOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+UDDIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f0d83b37471d845c62e5dc105a0890}{LCD\+\_\+\+FCR\+\_\+\+UDDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+UDDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad248b9bb8b5c851269efa899c871213d}{LCD\+\_\+\+FCR\+\_\+\+UDDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06f0d83b37471d845c62e5dc105a0890}{LCD\+\_\+\+FCR\+\_\+\+UDDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94043398f059f197d619cc5ff3e0220}{LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88601874331aec2df88db92c766cef7e}{LCD\+\_\+\+FCR\+\_\+\+PON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac94043398f059f197d619cc5ff3e0220}{LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6000d35c986e02ad994377ddff7f0116}{LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4b9748e9b5d5fbed815703263cea68}{LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77924f460c41623e94426355bcf8c1c5}{LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+2}}~(0x4\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+PON\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd04501758526002cc2fad44ddf9a85}{LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ffc36386c01f57b590e112a9d033a61}{LCD\+\_\+\+FCR\+\_\+\+DEAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dd04501758526002cc2fad44ddf9a85}{LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6eb94c7ac631988791d732096abe0e38}{LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4843bf446f93b7b61f57d21dfa0f9ed6}{LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89db21c68833f67d7ac005f0dcaabea8}{LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+2}}~(0x4\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+DEAD\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148d8e2502cec7ddd7fef261c61584ae}{LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983bbe7a0d28e2ec90613ae091c49109}{LCD\+\_\+\+FCR\+\_\+\+CC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148d8e2502cec7ddd7fef261c61584ae}{LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6e4f982be62b336908e5de428f410e}{LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga287da2fa10a3d67624d6ded92093bf01}{LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4746b780884c6e8f466e5a1dde2f2837}{LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+2}}~(0x4\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+CC\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20116fcfe0a15724c25e76ca0eaa4aa2}{LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c4bce5d67305640a8d581483ff68502}{LCD\+\_\+\+FCR\+\_\+\+BLINKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20116fcfe0a15724c25e76ca0eaa4aa2}{LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd10a6e9b9a0124317a03f4da8d42f0e}{LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a9930d11bb778d0c1cb4c2c97e1d77e}{LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff7dc633b07c2df975ae030cf074391}{LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+2}}~(0x4\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINKF\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bfff7448a7d577afe1d05203dccfaf}{LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64173ee59436883ede2d4b7b9d5b7fe9}{LCD\+\_\+\+FCR\+\_\+\+BLINK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11bfff7448a7d577afe1d05203dccfaf}{LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab05cab944d6911f3ea12c683c4da9f}{LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+0}}~(0x1\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989d4e0b019f1ad923e903152d9391de}{LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+1}}~(0x2\+UL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+BLINK\+\_\+\+Pos)
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+DIV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e922a8476dd1f8729006da4607e8c1c}{LCD\+\_\+\+FCR\+\_\+\+DIV\+\_\+\+Msk}}~(0x\+FUL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+DIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2530d4faede144d475c7ffecac76a064}{LCD\+\_\+\+FCR\+\_\+\+DIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e922a8476dd1f8729006da4607e8c1c}{LCD\+\_\+\+FCR\+\_\+\+DIV\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+FCR\+\_\+\+PS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2899710c3e07f288959b5777212561a5}{LCD\+\_\+\+FCR\+\_\+\+PS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ LCD\+\_\+\+FCR\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea016a68295da006c27124544d10413f}{LCD\+\_\+\+FCR\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2899710c3e07f288959b5777212561a5}{LCD\+\_\+\+FCR\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+SR\+\_\+\+ENS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f6537173c9ab9f3af17160c687cd49}{LCD\+\_\+\+SR\+\_\+\+ENS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+SR\+\_\+\+ENS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4ee676b44117516e00a1b26dd236c7}{LCD\+\_\+\+SR\+\_\+\+ENS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1f6537173c9ab9f3af17160c687cd49}{LCD\+\_\+\+SR\+\_\+\+ENS\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+SR\+\_\+\+SOF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e683a36d941c0b089dc011992aecde}{LCD\+\_\+\+SR\+\_\+\+SOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+SR\+\_\+\+SOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga394cb9312119b288d21c60701706488e}{LCD\+\_\+\+SR\+\_\+\+SOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e683a36d941c0b089dc011992aecde}{LCD\+\_\+\+SR\+\_\+\+SOF\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ef495a94f446c3b96d950fb722816a}{LCD\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bf114a777bdeb33d47941c1497df317}{LCD\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71ef495a94f446c3b96d950fb722816a}{LCD\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+SR\+\_\+\+UDD\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661fb7bee4e9a51cd4e67c23b3a0a623}{LCD\+\_\+\+SR\+\_\+\+UDD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+SR\+\_\+\+UDD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee96fbee4ff2e98bf625b80b6ab010c}{LCD\+\_\+\+SR\+\_\+\+UDD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661fb7bee4e9a51cd4e67c23b3a0a623}{LCD\+\_\+\+SR\+\_\+\+UDD\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+SR\+\_\+\+RDY\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ca39e5e459804916e9d854616a7972}{LCD\+\_\+\+SR\+\_\+\+RDY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+SR\+\_\+\+RDY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d84dae053fd48fa2e262836732d3d9}{LCD\+\_\+\+SR\+\_\+\+RDY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ca39e5e459804916e9d854616a7972}{LCD\+\_\+\+SR\+\_\+\+RDY\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+SR\+\_\+\+FCRSR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e716cb7d8b8cbe9b0f908cc1419f3d}{LCD\+\_\+\+SR\+\_\+\+FCRSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+SR\+\_\+\+FCRSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1318e3c0ca61e23fabd6768d3f118b90}{LCD\+\_\+\+SR\+\_\+\+FCRSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62e716cb7d8b8cbe9b0f908cc1419f3d}{LCD\+\_\+\+SR\+\_\+\+FCRSR\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+CLR\+\_\+\+SOFC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b1d95f030caac584aefb221303e2b4}{LCD\+\_\+\+CLR\+\_\+\+SOFC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CLR\+\_\+\+SOFC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga867e710879aff8343966538f96fa9c90}{LCD\+\_\+\+CLR\+\_\+\+SOFC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5b1d95f030caac584aefb221303e2b4}{LCD\+\_\+\+CLR\+\_\+\+SOFC\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+CLR\+\_\+\+UDDC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d414792d400eb27fd4c30b4fb9f394}{LCD\+\_\+\+CLR\+\_\+\+UDDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LCD\+\_\+\+CLR\+\_\+\+UDDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f8ca2fa7b8e712cad529fe1e1ea1f7f}{LCD\+\_\+\+CLR\+\_\+\+UDDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d414792d400eb27fd4c30b4fb9f394}{LCD\+\_\+\+CLR\+\_\+\+UDDC\+\_\+\+Msk}}
\item 
\#define {\bfseries LCD\+\_\+\+RAM\+\_\+\+SEGMENT\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34511e69a9a097a868533514e988e073}{LCD\+\_\+\+RAM\+\_\+\+SEGMENT\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ LCD\+\_\+\+RAM\+\_\+\+SEGMENT\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9b1f11891e4cb10b1a0898731b1f1ca}{LCD\+\_\+\+RAM\+\_\+\+SEGMENT\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34511e69a9a097a868533514e988e073}{LCD\+\_\+\+RAM\+\_\+\+SEGMENT\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ece8aee836b92776b043a2e243b6a88}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb122df0347f33b2b7f232c50bc0af16}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ece8aee836b92776b043a2e243b6a88}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2679cbd7f8c7dfe0e96d0ee940e96fbe}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c5707a613bd54a0d92cde038de8227e}{SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+POWER\+\_\+\+PWRCTRL\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93ba5d177e66f4e4f11a954040949f4}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea90a0b47f6a5cb3f973622bfb5be61b}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93ba5d177e66f4e4f11a954040949f4}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKDIV\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b34803ea41c89ff1a7a7084f5d4e39}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1e13de2f05aca8fb35f2ed47a4e02a6}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19b34803ea41c89ff1a7a7084f5d4e39}{SDMMC\+\_\+\+CLKCR\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514b5ee6c39566250af03c468ec52a9e}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f0786d18e491c195c762e38f745312d}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga514b5ee6c39566250af03c468ec52a9e}{SDMMC\+\_\+\+CLKCR\+\_\+\+PWRSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d20dacf81569d1b897f68d6d12f1fd}{SDMMC\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28d168ec6bd3d9524bb9787397b8d351}{SDMMC\+\_\+\+CLKCR\+\_\+\+BYPASS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d20dacf81569d1b897f68d6d12f1fd}{SDMMC\+\_\+\+CLKCR\+\_\+\+BYPASS\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a47b44bd68134a7088c9cec6bd9e38}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53238d15f901373c70f4948c466422c2}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a47b44bd68134a7088c9cec6bd9e38}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4201a1808b7e3218a3fa13dc4d6b0f9}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab699ad42b7dddd3af4dd41e1ef7a410b}{SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+WIDBUS\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b05a37027a07f6d1d02f095095892}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5575dd4b16e8f76db8ffa3ab84205e5}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19b05a37027a07f6d1d02f095095892}{SDMMC\+\_\+\+CLKCR\+\_\+\+NEGEDGE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dda351734eb6ee72ce16471677f02d}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73898c6efbc8f7962ba99dc8ae678473}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5dda351734eb6ee72ce16471677f02d}{SDMMC\+\_\+\+CLKCR\+\_\+\+HWFC\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f1613daa7e41d81100e54e47737284}{SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb98ca0913d067ef24dc5ae77aaead9}{SDMMC\+\_\+\+ARG\+\_\+\+CMDARG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64f1613daa7e41d81100e54e47737284}{SDMMC\+\_\+\+ARG\+\_\+\+CMDARG\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e2dd2faef1f17b22b9ea4ce1c93401}{SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e1c15c9588468c1302c1e4e77261653}{SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4e2dd2faef1f17b22b9ea4ce1c93401}{SDMMC\+\_\+\+CMD\+\_\+\+CMDINDEX\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0615e5c80745c9562df25ba38455f52e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d333417d67929cdd916b947323cf7e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0615e5c80745c9562df25ba38455f52e}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad02708f4a3f5070683c373c7aeb3f035}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1144b1791761945500d7627c969fffec}{SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITRESP\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dc8444e9112af14cf5df67b0dac58d}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1e27932e37eb3de74eea7f9f07e689a}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60dc8444e9112af14cf5df67b0dac58d}{SDMMC\+\_\+\+CMD\+\_\+\+WAITINT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86cb576711ccd02b011f8bce7cda1eb}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae91836cca981d6b0fde3621876ce078}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab86cb576711ccd02b011f8bce7cda1eb}{SDMMC\+\_\+\+CMD\+\_\+\+WAITPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705b5643c32bd79d28c802fd6d591df8}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0a08be5009835b5537cc75db92378bc}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga705b5643c32bd79d28c802fd6d591df8}{SDMMC\+\_\+\+CMD\+\_\+\+CPSMEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28fd0f700af6b19868a71c043aa391f}{SDMMC\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb2a41639369a8c17cdb7b900b645a9}{SDMMC\+\_\+\+CMD\+\_\+\+SDIOSUSPEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac28fd0f700af6b19868a71c043aa391f}{SDMMC\+\_\+\+CMD\+\_\+\+SDIOSUSPEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ced7ecfc7e7ce124f94a8bbf5aa05b}{SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e206f7adb1bda900b3135789664ba34}{SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ced7ecfc7e7ce124f94a8bbf5aa05b}{SDMMC\+\_\+\+RESPCMD\+\_\+\+RESPCMD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5f25c0eb9d05c502574d632299316f}{SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9197b64efae54c6d08eb26f0062b4c}{SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6b5f25c0eb9d05c502574d632299316f}{SDMMC\+\_\+\+RESP1\+\_\+\+CARDSTATUS1\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4655758dfbab01311fa6ad93a1feb6b2}{SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a856daa6999644c52d7ff763d3560}{SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4655758dfbab01311fa6ad93a1feb6b2}{SDMMC\+\_\+\+RESP2\+\_\+\+CARDSTATUS2\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9f01b01440fd4141a39c86374ff564}{SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa2d1998f2f5f3321d551b7e8603744}{SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c9f01b01440fd4141a39c86374ff564}{SDMMC\+\_\+\+RESP3\+\_\+\+CARDSTATUS3\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72504409b88bdf4b360a21ad51e8f46}{SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab93a5368ecfc5d22784f2c238ad97304}{SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf72504409b88bdf4b360a21ad51e8f46}{SDMMC\+\_\+\+RESP4\+\_\+\+CARDSTATUS4\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcb55be7404b6bf6cf65cb394ddb09}{SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga224a428df9ecc9189df6e22a04097571}{SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0abcb55be7404b6bf6cf65cb394ddb09}{SDMMC\+\_\+\+DTIMER\+\_\+\+DATATIME\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545b4c7955a454414ac35b694ee093ae}{SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5fae2078793d7d6047316af60ab1ab0}{SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga545b4c7955a454414ac35b694ee093ae}{SDMMC\+\_\+\+DLEN\+\_\+\+DATALENGTH\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4cfb920cdcef069f1b74331b67940b}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90892e49a5447bde575387ef238e6342}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad4cfb920cdcef069f1b74331b67940b}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29de6487f02ebee5705f55de1d77b19}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa92ab89c4db40d4cec9f0f1e26c5f27d}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29de6487f02ebee5705f55de1d77b19}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2316657b2dc125d7fe591b57783d68d0}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae043db7a31c549b3386ff112319a9cf4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2316657b2dc125d7fe591b57783d68d0}{SDMMC\+\_\+\+DCTRL\+\_\+\+DTMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64efa392421ee3abb21f8565e5824c13}{SDMMC\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47f4fcb4a5ec9a4e8d077a5edc82ebf8}{SDMMC\+\_\+\+DCTRL\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64efa392421ee3abb21f8565e5824c13}{SDMMC\+\_\+\+DCTRL\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95a5821888043cfff50ef1f10c57f5a}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84dfb9cba5c3ad118b6379617c909ac8}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae95a5821888043cfff50ef1f10c57f5a}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacd555221e3b669839f2bdc24531c06}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+0}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed289ccb613a89c9fbada5cd541b88c4}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+1}}~(0x2\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bd54ea3ef213738e740a02667bc2d1f}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+2}}~(0x4\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70acaa28f679dee46b20847e6627b80c}{SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+3}}~(0x8\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+DBLOCKSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7177b577a694fe00cb8ca41e00cbe4c}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4302f186ec1e43bc38a4357db38fc0fa}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7177b577a694fe00cb8ca41e00cbe4c}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTART\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389305134007d2210ad22904f124c018}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68b631bb91b55ad41472640bff5e2d34}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga389305134007d2210ad22904f124c018}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWSTOP\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f98e0254fae787e28b682894f1c5f10}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabac7b9cf875b9f9cac927c94387fe911}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f98e0254fae787e28b682894f1c5f10}{SDMMC\+\_\+\+DCTRL\+\_\+\+RWMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8cf4ce28da73970e89fb4ed6c4adc9}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab66312264da16d4693a3c9a9cba33c9e}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8cf4ce28da73970e89fb4ed6c4adc9}{SDMMC\+\_\+\+DCTRL\+\_\+\+SDIOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19011ada4453b82820b715aaec1013a}{SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}}~(0x1\+FFFFFFUL $<$$<$ SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8938cd27cee75bf6bd0440768df5a510}{SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf19011ada4453b82820b715aaec1013a}{SDMMC\+\_\+\+DCOUNT\+\_\+\+DATACOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234b4881b38c72981207003455dc065}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae302f98431500f3be2d22e8a2b1997c2}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa234b4881b38c72981207003455dc065}{SDMMC\+\_\+\+STA\+\_\+\+CCRCFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508fc9b6e8e359676441a1307bdbbe09}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga512955c76ca837d151737835bfe0b50a}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508fc9b6e8e359676441a1307bdbbe09}{SDMMC\+\_\+\+STA\+\_\+\+DCRCFAIL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc41e88f430c966ded0ebd9d0ef8ee22}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a1bea5b39c521d3338af0a0a2f4f465}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc41e88f430c966ded0ebd9d0ef8ee22}{SDMMC\+\_\+\+STA\+\_\+\+CTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21cf9adb974ab3a76ffaf9865d72b8}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0330b309e3b0256dab5ae86898b4304d}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e21cf9adb974ab3a76ffaf9865d72b8}{SDMMC\+\_\+\+STA\+\_\+\+DTIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae052bbe1680ab8f0f0335809138fc2c}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3c8e7dcc980af5b6b74e20832de070a}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae052bbe1680ab8f0f0335809138fc2c}{SDMMC\+\_\+\+STA\+\_\+\+TXUNDERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333620673b6e6e3aecfbd07a53a86983}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b94ec1d6c9711c6f8de9de06afa13e}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga333620673b6e6e3aecfbd07a53a86983}{SDMMC\+\_\+\+STA\+\_\+\+RXOVERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a39273895d1f73c3180603afafc0d4}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f91ee311a3dd0a6fbfda33edba14b7}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47a39273895d1f73c3180603afafc0d4}{SDMMC\+\_\+\+STA\+\_\+\+CMDREND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ab134f7a81f6ecb2121340a0fb2560}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4d61f93bc59474799dd7a797dfd51e7}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ab134f7a81f6ecb2121340a0fb2560}{SDMMC\+\_\+\+STA\+\_\+\+CMDSENT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d903e6c8693d2b89e4801b8d5aa5844}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa4a59f94c4d0b9d9b93a26811241ee}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d903e6c8693d2b89e4801b8d5aa5844}{SDMMC\+\_\+\+STA\+\_\+\+DATAEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d30f5e6dcc2d93b1d6e3f98b27d04b}{SDMMC\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c4c08feb220bf0bb07b46ee58ea2667}{SDMMC\+\_\+\+STA\+\_\+\+STBITERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d30f5e6dcc2d93b1d6e3f98b27d04b}{SDMMC\+\_\+\+STA\+\_\+\+STBITERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f8867c26102dc18e2be5e3b99ac432}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a8db621c7560073204b68378eaf0c85}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f8867c26102dc18e2be5e3b99ac432}{SDMMC\+\_\+\+STA\+\_\+\+DBCKEND\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06cfa39828fda1ee4145f760179b09f}{SDMMC\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eebe0785df11a86e5573c91fcff644e}{SDMMC\+\_\+\+STA\+\_\+\+CMDACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac06cfa39828fda1ee4145f760179b09f}{SDMMC\+\_\+\+STA\+\_\+\+CMDACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada460ba8f1554cf8788e10bfe8ccb5b8}{SDMMC\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga417041ec24db14a797d66ab0a28248ab}{SDMMC\+\_\+\+STA\+\_\+\+TXACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada460ba8f1554cf8788e10bfe8ccb5b8}{SDMMC\+\_\+\+STA\+\_\+\+TXACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae804c90468599ac594a7cd13a9660ee3}{SDMMC\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ba3e4fac9a3fb8640f3ec37eb6fa713}{SDMMC\+\_\+\+STA\+\_\+\+RXACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae804c90468599ac594a7cd13a9660ee3}{SDMMC\+\_\+\+STA\+\_\+\+RXACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af1df28c953f69b55a79c7457f2e689}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d6e9baf9d62e51f9a8335431a8ed551}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4af1df28c953f69b55a79c7457f2e689}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOHE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f05e47fd34ca1294203a8bcb15e22f9}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44d2b6e021df0f11ff532c7a506d006a}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f05e47fd34ca1294203a8bcb15e22f9}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOHF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcfde3b93c5b2a6f6755dda56f157d}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9915e386adbb6f619afdd3c68f32e83c}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6dcfde3b93c5b2a6f6755dda56f157d}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f872c8872d4cd0a2d6f1ae2b85a669}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b2cb55bae08438649aba0995776fce}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72f872c8872d4cd0a2d6f1ae2b85a669}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOF\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278a58e345f48697e2531b7451b3a1f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae8a094d8aec9a4bd0e0518cfd0c758f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9278a58e345f48697e2531b7451b3a1f}{SDMMC\+\_\+\+STA\+\_\+\+TXFIFOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8afb1d9e3d1b258c10b72a6d5e79432}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3993acde757e2b254ae14d3b15cda2fa}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8afb1d9e3d1b258c10b72a6d5e79432}{SDMMC\+\_\+\+STA\+\_\+\+RXFIFOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7474836cf7a6a3329b56323462f74a}{SDMMC\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29e69944dcbe2004de5079de2a49d1a3}{SDMMC\+\_\+\+STA\+\_\+\+TXDAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7474836cf7a6a3329b56323462f74a}{SDMMC\+\_\+\+STA\+\_\+\+TXDAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab75b5892dae1b997452dd8ffd86dc3}{SDMMC\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddd70e83dc5be9b22fc04f9a2c84313c}{SDMMC\+\_\+\+STA\+\_\+\+RXDAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ab75b5892dae1b997452dd8ffd86dc3}{SDMMC\+\_\+\+STA\+\_\+\+RXDAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660476cf75cbd2e4ab14381936b5b97}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a7e34b8909f8c570efdd57ef929508e}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac660476cf75cbd2e4ab14381936b5b97}{SDMMC\+\_\+\+STA\+\_\+\+SDIOIT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb65734116da9329c340d3327ee56e1}{SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad83fbc32bc786012bb9b90fc703dcfd3}{SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffb65734116da9329c340d3327ee56e1}{SDMMC\+\_\+\+ICR\+\_\+\+CCRCFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84fd78526fbd510af28c06c1e0c8af7}{SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fdaa1d0d4dab3e2fb0dfc5953dbdb9a}{SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab84fd78526fbd510af28c06c1e0c8af7}{SDMMC\+\_\+\+ICR\+\_\+\+DCRCFAILC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1545c58478c5b9a791cf5d828072cd}{SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc65fc61278d59088020aebc497f9c2}{SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c1545c58478c5b9a791cf5d828072cd}{SDMMC\+\_\+\+ICR\+\_\+\+CTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd844f054c29cd0765721df9502945b}{SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae327f9bfc612122e72bb3d8ad85c0745}{SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabdd844f054c29cd0765721df9502945b}{SDMMC\+\_\+\+ICR\+\_\+\+DTIMEOUTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217d5b66bbf1cd7d4045e2276c5f8e39}{SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf861351ba48e0105588338afc6ef820f}{SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga217d5b66bbf1cd7d4045e2276c5f8e39}{SDMMC\+\_\+\+ICR\+\_\+\+TXUNDERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5017b8de88212e6d81cf835e3880e61}{SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90fa040c41b860b3e23720097faa4ead}{SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5017b8de88212e6d81cf835e3880e61}{SDMMC\+\_\+\+ICR\+\_\+\+RXOVERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff36a3974f99b9ca41bb5878ea19f30}{SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeef1096013967e7ea2280e6b6ae6124d}{SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ff36a3974f99b9ca41bb5878ea19f30}{SDMMC\+\_\+\+ICR\+\_\+\+CMDRENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25999e2fe3c3cb22c6fa697703f3ac5c}{SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c205f09223ac35ccca5ea601ec0fba5}{SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25999e2fe3c3cb22c6fa697703f3ac5c}{SDMMC\+\_\+\+ICR\+\_\+\+CMDSENTC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5e19c95917581edf00a096e5cfa2d0}{SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96c103b6ac08359740e9ca80298cc410}{SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad5e19c95917581edf00a096e5cfa2d0}{SDMMC\+\_\+\+ICR\+\_\+\+DATAENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cb58f6ae7830a872f86a44ec46e323}{SDMMC\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bb176d44d8fb397b3f8ca6bd328a86d}{SDMMC\+\_\+\+ICR\+\_\+\+STBITERRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48cb58f6ae7830a872f86a44ec46e323}{SDMMC\+\_\+\+ICR\+\_\+\+STBITERRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae513babc7447e5d77871814ca78fb59f}{SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf008ab7e72d0981f3f3673bc4fb9dfa8}{SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae513babc7447e5d77871814ca78fb59f}{SDMMC\+\_\+\+ICR\+\_\+\+DBCKENDC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa8a23e8512ee76ca6532b18c22a7e4}{SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cecc5c9bf78ffc7532c52be4b7c180d}{SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6aa8a23e8512ee76ca6532b18c22a7e4}{SDMMC\+\_\+\+ICR\+\_\+\+SDIOITC\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f53ad8fa719a572615a316567912dc}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a873f6bcf24503608a81b6421bcf498}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f53ad8fa719a572615a316567912dc}{SDMMC\+\_\+\+MASK\+\_\+\+CCRCFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3ee8ccc1010f225a10a6dd3c6da456}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cac11d9c336275fc081926d506472cd}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd3ee8ccc1010f225a10a6dd3c6da456}{SDMMC\+\_\+\+MASK\+\_\+\+DCRCFAILIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c063f7a74e0d5f34ffa3ad8e1a05f8}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1582096d88149174070136210f5f54}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c063f7a74e0d5f34ffa3ad8e1a05f8}{SDMMC\+\_\+\+MASK\+\_\+\+CTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9923d4ce3dbdb5116c1203e079f2c5}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0dc352e940bb9dc846c616cb810fac}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e9923d4ce3dbdb5116c1203e079f2c5}{SDMMC\+\_\+\+MASK\+\_\+\+DTIMEOUTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7876ef7ddf4a1048dbdf7b711c6927}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b22913915bd1e095cc552f0a53a3020}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d7876ef7ddf4a1048dbdf7b711c6927}{SDMMC\+\_\+\+MASK\+\_\+\+TXUNDERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f83163c01c190e803a120ebfe359cd6}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e3da0f009468fd95c0faf0acb1ab39c}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f83163c01c190e803a120ebfe359cd6}{SDMMC\+\_\+\+MASK\+\_\+\+RXOVERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce9c6538d4f477ba8cf987867b2fb23}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52fddc0264c1d580f934b996a301e263}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce9c6538d4f477ba8cf987867b2fb23}{SDMMC\+\_\+\+MASK\+\_\+\+CMDRENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a592952372605a16f5737689bd607cc}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fbb652c5a5fc0202b2968db294fceae}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a592952372605a16f5737689bd607cc}{SDMMC\+\_\+\+MASK\+\_\+\+CMDSENTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dae505961284711cc658641289075ff}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40f44297d348d1b907741d4bdfdd95d3}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9dae505961284711cc658641289075ff}{SDMMC\+\_\+\+MASK\+\_\+\+DATAENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6907e342f66be5e6639e6f9c2fb746}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5714c9eed25a6c9c457400e67c3d4869}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b6907e342f66be5e6639e6f9c2fb746}{SDMMC\+\_\+\+MASK\+\_\+\+DBCKENDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad9a7581dd3913dc22afa4f683d6a65}{SDMMC\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2135ff3f4d07885003542a2c77e5c298}{SDMMC\+\_\+\+MASK\+\_\+\+CMDACTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad9a7581dd3913dc22afa4f683d6a65}{SDMMC\+\_\+\+MASK\+\_\+\+CMDACTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0219395a93de90f900ef53997a6022}{SDMMC\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61ec98cfb1e81bb87ab43525d08b8026}{SDMMC\+\_\+\+MASK\+\_\+\+TXACTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0219395a93de90f900ef53997a6022}{SDMMC\+\_\+\+MASK\+\_\+\+TXACTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d3170863c2e0504b6de84f1f7356f9}{SDMMC\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40016c28ec53690fc705e4bfe377f2f}{SDMMC\+\_\+\+MASK\+\_\+\+RXACTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d3170863c2e0504b6de84f1f7356f9}{SDMMC\+\_\+\+MASK\+\_\+\+RXACTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7731c5e5a353c451b06662868451dd}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e212d6b3567d8d867a06c145d0a85bc}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf7731c5e5a353c451b06662868451dd}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOHEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa633821eaf65777ffd22f606fb5c8e88}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccc3ecb9e532649bcf00984f605334a2}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa633821eaf65777ffd22f606fb5c8e88}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOHFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ae003b7765dd9ff257b43555fcd70d}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec9e1b2992ec76b0b9a4ff7741959b1c}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ae003b7765dd9ff257b43555fcd70d}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584f82c9e89fa0ec8b0eecaeef337223}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cb15c414998ec91dffa1a6f6e71dccf}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga584f82c9e89fa0ec8b0eecaeef337223}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94dbf1975bb083f8a7adee53dcc29c68}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abd2ea143ff14edea5893515b627e2d}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94dbf1975bb083f8a7adee53dcc29c68}{SDMMC\+\_\+\+MASK\+\_\+\+TXFIFOEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30bd18666e323a1690401f414cb3019}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8bc3495f156f8060c0bc14a188fa5b}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae30bd18666e323a1690401f414cb3019}{SDMMC\+\_\+\+MASK\+\_\+\+RXFIFOEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c844c0554b70f74761e75f2f1b28e0b}{SDMMC\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea9f0882cdb9fdb6e38eaf27125f3c7}{SDMMC\+\_\+\+MASK\+\_\+\+TXDAVLIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c844c0554b70f74761e75f2f1b28e0b}{SDMMC\+\_\+\+MASK\+\_\+\+TXDAVLIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997cd037d94e74fb89e324388d34339a}{SDMMC\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77c954fbe6ad93e536aae24f697ee952}{SDMMC\+\_\+\+MASK\+\_\+\+RXDAVLIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga997cd037d94e74fb89e324388d34339a}{SDMMC\+\_\+\+MASK\+\_\+\+RXDAVLIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f890419caf9165d24fb4709039db71}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c15c65b9b3f1ae7483001a151685a9}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94f890419caf9165d24fb4709039db71}{SDMMC\+\_\+\+MASK\+\_\+\+SDIOITIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1550fd5f8db72e18c1297ffd2bbc8d2}{SDMMC\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ SDMMC\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga456ca456a64b3b58292c6ae0ea4bf275}{SDMMC\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1550fd5f8db72e18c1297ffd2bbc8d2}{SDMMC\+\_\+\+FIFOCNT\+\_\+\+FIFOCOUNT\+\_\+\+Msk}}
\item 
\#define {\bfseries SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a6cfccd02f1c02f57ec119254c3ea9}{SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac678209427653bd955455e84ee76a3f0}{SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5a6cfccd02f1c02f57ec119254c3ea9}{SDMMC\+\_\+\+FIFO\+\_\+\+FIFODATA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97602d8ded14bbd2c1deadaf308755a3}{SPI\+\_\+\+CR1\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07233629d8982af09168080501d30522}{SPI\+\_\+\+CR1\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2616a10f5118cdc68fbdf0582481e124}{SPI\+\_\+\+CR1\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95caab18b821909a9547771f9316e2b0}{SPI\+\_\+\+CR1\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b3b6ae107fc37bf18e14506298d7a55}{SPI\+\_\+\+CR1\+\_\+\+MSTR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab94621170d4ce16d6e7f2310461df97d}{SPI\+\_\+\+CR1\+\_\+\+MSTR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261af22667719a32b3ce566c1e261936}{SPI\+\_\+\+CR1\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec378749f03998b5d2769c3d83deef23}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa364b123cf797044094cc229330ce321}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e93d18c8966964ed1926d5ca87ef46}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28b823d564e9d90150bcc6744b4ed622}{SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5a646d978d3b98eb7c6a5d95d75c3f9}{SPI\+\_\+\+CR1\+\_\+\+SPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf4679f3fe8cfa50ecbac5b45d084bb}{SPI\+\_\+\+CR1\+\_\+\+SPE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab929e9d5ddbb66f229c501ab18d0e6e8}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfc0bbf312eaf7e0a5bbe54fdcc2f12e}{SPI\+\_\+\+CR1\+\_\+\+LSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f154374b58c0234f82ea326cb303a1e}{SPI\+\_\+\+CR1\+\_\+\+SSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0bfe153c59ffd52199d4b37e3287f89}{SPI\+\_\+\+CR1\+\_\+\+SSI\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e236047e05106cf1ba7929766311382}{SPI\+\_\+\+CR1\+\_\+\+SSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43417092a8ed735def35b386a251a7bb}{SPI\+\_\+\+CR1\+\_\+\+SSM\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ffecf774b84a8cdc11ab1f931791883}{SPI\+\_\+\+CR1\+\_\+\+RXONLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6321808ed988c60d703e062d58b64}{SPI\+\_\+\+CR1\+\_\+\+RXONLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3828b6114d16fada0dea07b902377a5c}{SPI\+\_\+\+CR1\+\_\+\+CRCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33ffaaa88b53e1ca8d7b176d95363b00}{SPI\+\_\+\+CR1\+\_\+\+CRCL\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57072f13c2e54c12186ae8c5fdecb250}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebbf9ed4a9723901f5414654f151d816}{SPI\+\_\+\+CR1\+\_\+\+CRCNEXT\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9339b7c6466f09ad26c26b3bb81c51b}{SPI\+\_\+\+CR1\+\_\+\+CRCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5a712f31c65ea8ee829377edc5ede3}{SPI\+\_\+\+CR1\+\_\+\+CRCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga378953916b7701bd49f063c0366b703f}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcee503ed5669187bb980faf90d57ca}{SPI\+\_\+\+CR1\+\_\+\+BIDIOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43608d3c2959fc9ca64398d61cbf484e}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c9301aa73d6795e9739f8d12d42c15}{SPI\+\_\+\+CR1\+\_\+\+BIDIMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf23c590d98279634af05550702a806da}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae038c9a5d545c01038bf6628492cdc6e}{SPI\+\_\+\+CR2\+\_\+\+RXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eee671793983a3bd669c9173b2ce210}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884bb8bbd8b60cea7b7fb11a23231678}{SPI\+\_\+\+CR2\+\_\+\+TXDMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94612b95395eff626f5f3d7d28352dd}{SPI\+\_\+\+CR2\+\_\+\+SSOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4de245d8ff3e31709fd9a665e58f15c1}{SPI\+\_\+\+CR2\+\_\+\+SSOE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e7d9d05424a68e6b02b82280541dbd2}{SPI\+\_\+\+CR2\+\_\+\+NSSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1281722c6a39352d7a245ab1d6fd4509}{SPI\+\_\+\+CR2\+\_\+\+NSSP\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3f41fa2150831afaac191046087f2}{SPI\+\_\+\+CR2\+\_\+\+FRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47060f3941e2410bd9bc3b570f39a3d1}{SPI\+\_\+\+CR2\+\_\+\+FRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fb21a03a7b4e7bd38520e2909063c92}{SPI\+\_\+\+CR2\+\_\+\+ERRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad371f3900a415251ab34cd186d9a44}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d3cd4fd2b7dca5e43332a3e2a36641}{SPI\+\_\+\+CR2\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad72d3bea8f7b00a3aed164205560883e}{SPI\+\_\+\+CR2\+\_\+\+DS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7db0848da7dbee5d397a27c6f51a865}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c8b0bd4da867611af0da029844516da}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6a617224e715578574d6ecd4218624e}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadab568575d59e159d7b607216a02c802}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+2}}~(0x4\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab05715df3b87f83b5caf3509e7b2eb34}{SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+3}}~(0x8\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+DS\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e02994914afef4270508bc3219db477}{SPI\+\_\+\+CR2\+\_\+\+FRXTH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aeae96a86eaad0ace634241b0de7ce2}{SPI\+\_\+\+CR2\+\_\+\+FRXTH\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9d127b9a82de6ac3bbd50943f4691cc}{SPI\+\_\+\+CR2\+\_\+\+LDMARX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328a229d4b4e8e5a84f2d2561796e985}{SPI\+\_\+\+CR2\+\_\+\+LDMARX\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1fe5d3bde9983ff16a5227671642e1d}{SPI\+\_\+\+CR2\+\_\+\+LDMATX}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17aed0276aab29fd9f996bfd02db3ce}{SPI\+\_\+\+CR2\+\_\+\+LDMATX\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85e7198d3d1f577cae637c8295e7691e}{SPI\+\_\+\+SR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee9564d438c48424c767347324a2eb03}{SPI\+\_\+\+SR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga226666adbdbd46974bcc4a05772bbfc4}{SPI\+\_\+\+SR\+\_\+\+CHSIDE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ceaae6d492b8b844ff2b83e3251d28e}{SPI\+\_\+\+SR\+\_\+\+UDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e543fa9584fd636032a3ee735f750b}{SPI\+\_\+\+SR\+\_\+\+CRCERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4f508924f9e531136bf0d4fadb68d48}{SPI\+\_\+\+SR\+\_\+\+CRCERR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa043349833dc7b8138969c64f63adf}{SPI\+\_\+\+SR\+\_\+\+MODF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3db9b07f317546b9f724067956b07e9c}{SPI\+\_\+\+SR\+\_\+\+MODF\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73daf0783ad13468420bbf4d05e150dd}{SPI\+\_\+\+SR\+\_\+\+OVR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcecff7ba1632cf4035a83dd588c4421}{SPI\+\_\+\+SR\+\_\+\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7e467f149f7b4f7c6eb2deb8be5338}{SPI\+\_\+\+SR\+\_\+\+FRE\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60df84101c523802832c4d1a2895d665}{SPI\+\_\+\+SR\+\_\+\+FRLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55736e2e0d0d6c79de7ab2de1780f1e1}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa71097020570fca9a40525ab885006c6}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab005ca7ab6c83b59888e4f6185fd2495}{SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FRLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17880f1e186033ebc6917c008a623371}{SPI\+\_\+\+SR\+\_\+\+FTLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15785f5b333e50c39392193acc5f2bd}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39582c6501a37d23965a05094b45b960}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+0}}~(0x1\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaecd73445c075217abe6443b3788d702}{SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+1}}~(0x2\+UL $<$$<$ SPI\+\_\+\+SR\+\_\+\+FTLVL\+\_\+\+Pos)
\item 
\#define {\bfseries SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4da7d7f05a28d1aaa52ec557e55e1ad}{SPI\+\_\+\+DR\+\_\+\+DR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf50021b52352481a497f21c72c33e966}{SPI\+\_\+\+DR\+\_\+\+DR\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae968658ab837800723eafcc21af10247}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67c234978a817dee4fc561201b3ef056}{SPI\+\_\+\+CRCPR\+\_\+\+CRCPOLY\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a01a578c2c7bb4e587a8f1610843181}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3318f05b5d1bebf96434ae4bc88e46da}{SPI\+\_\+\+RXCRCR\+\_\+\+RXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c69dc721e89e40056999b64572dff09}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca1f646ca0bb6ae44744956b39b0702d}{SPI\+\_\+\+TXCRCR\+\_\+\+TXCRC\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cef7c03db0d2f56c0162e46f6d5b7e}{QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050f00e199825fdcbf074c6c1f8607e3}{QUADSPI\+\_\+\+CR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46cef7c03db0d2f56c0162e46f6d5b7e}{QUADSPI\+\_\+\+CR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3943d288eb9c96ca27136a6bf897cd7}{QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad099d47035fb63f8793169d7f0eb0ae3}{QUADSPI\+\_\+\+CR\+\_\+\+ABORT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3943d288eb9c96ca27136a6bf897cd7}{QUADSPI\+\_\+\+CR\+\_\+\+ABORT\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fec485d7854f604b165a742784c302a}{QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7806b1bf9954ff72139fd657f193732}{QUADSPI\+\_\+\+CR\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fec485d7854f604b165a742784c302a}{QUADSPI\+\_\+\+CR\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b5767d370f90eb6dbbbb4f11599ebc}{QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932b50af86c9c97f801efd75f342638a}{QUADSPI\+\_\+\+CR\+\_\+\+TCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76b5767d370f90eb6dbbbb4f11599ebc}{QUADSPI\+\_\+\+CR\+\_\+\+TCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4750dc0e2b6b04adb40fae6401694a98}{QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac649059660621f63f0fad2475c9054de}{QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4750dc0e2b6b04adb40fae6401694a98}{QUADSPI\+\_\+\+CR\+\_\+\+SSHIFT\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a4c063ab026506633d7fae01b756b9}{QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}}~(0x\+FUL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga082e8164b4758a9259244923b602b3ea}{QUADSPI\+\_\+\+CR\+\_\+\+FTHRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65a4c063ab026506633d7fae01b756b9}{QUADSPI\+\_\+\+CR\+\_\+\+FTHRES\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f93e9c1c1c20a032b6fbdff478db62}{QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25e8a6f3a65548cd3507bb01e1d505c4}{QUADSPI\+\_\+\+CR\+\_\+\+TEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74f93e9c1c1c20a032b6fbdff478db62}{QUADSPI\+\_\+\+CR\+\_\+\+TEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2b833518483dfbfac21a5cba9c38}{QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b40d2fa562d560e20c1be773996e9ba}{QUADSPI\+\_\+\+CR\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa50a2b833518483dfbfac21a5cba9c38}{QUADSPI\+\_\+\+CR\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25c42df9850be004b2a905418247d0ff}{QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2045af0479b1dac21baee49c33e8e42f}{QUADSPI\+\_\+\+CR\+\_\+\+FTIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25c42df9850be004b2a905418247d0ff}{QUADSPI\+\_\+\+CR\+\_\+\+FTIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8269f74372f54434546644791504dfa}{QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f95f4be636467b6fde77aa7a5785459}{QUADSPI\+\_\+\+CR\+\_\+\+SMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8269f74372f54434546644791504dfa}{QUADSPI\+\_\+\+CR\+\_\+\+SMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a6933c16c6f2f599eb2400be00449c}{QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24de4f12fa1b925837252613f85e4c94}{QUADSPI\+\_\+\+CR\+\_\+\+TOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23a6933c16c6f2f599eb2400be00449c}{QUADSPI\+\_\+\+CR\+\_\+\+TOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d5cbc8c43b952d08dd1211406d102e}{QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d623300af29d42d1233140873c43db6}{QUADSPI\+\_\+\+CR\+\_\+\+APMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96d5cbc8c43b952d08dd1211406d102e}{QUADSPI\+\_\+\+CR\+\_\+\+APMS\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f020bd6457b98962d55bd5bf198a944}{QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ccf439c54bb374d15bb1407e3018e4a}{QUADSPI\+\_\+\+CR\+\_\+\+PMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f020bd6457b98962d55bd5bf198a944}{QUADSPI\+\_\+\+CR\+\_\+\+PMM\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62974bf5335f5adb1703e8cd978dbea9}{QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114d302227e035a45dc61fdf1ac1b779}{QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62974bf5335f5adb1703e8cd978dbea9}{QUADSPI\+\_\+\+CR\+\_\+\+PRESCALER\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08d28379992cc33a77c8b179eb2ed33}{QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8832f18ae10c2d8d1406182e340561bf}{QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf08d28379992cc33a77c8b179eb2ed33}{QUADSPI\+\_\+\+DCR\+\_\+\+CKMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffcf3d688615c78fd05559dc3d3ad03}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe63f0111a0ed3bcdcfabfd618da1909}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaffcf3d688615c78fd05559dc3d3ad03}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac912ef20933fcfb0a1618f78d4809a35}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6964dc08cfe39a49142c172efec76c62}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c3f2d244cf216043f65940860f39ed}{QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+2}}~(0x4\+UL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+CSHT\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368780b3973790e6ed38d4ec1f84d3c5}{QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf584e24757c37b02f1dd151c03e20561}{QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga368780b3973790e6ed38d4ec1f84d3c5}{QUADSPI\+\_\+\+DCR\+\_\+\+FSIZE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f735f87bc58b45b805955787f44dc48}{QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cec647b2b62709c4518c4f82eb38b1d}{QUADSPI\+\_\+\+SR\+\_\+\+TEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f735f87bc58b45b805955787f44dc48}{QUADSPI\+\_\+\+SR\+\_\+\+TEF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf5b7079925037717377eb190962cf3}{QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c813dad6149701606c0ff42663b64c9}{QUADSPI\+\_\+\+SR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacf5b7079925037717377eb190962cf3}{QUADSPI\+\_\+\+SR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9c43d86edbd0af2ef0acbbe1ee83d}{QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad96f31e896e12ca3a3f2e836a115bb09}{QUADSPI\+\_\+\+SR\+\_\+\+FTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45c9c43d86edbd0af2ef0acbbe1ee83d}{QUADSPI\+\_\+\+SR\+\_\+\+FTF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d593adbb4f4147a3a10328128817d6}{QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33328be6c9c4f951ba6d04c80ed846a5}{QUADSPI\+\_\+\+SR\+\_\+\+SMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85d593adbb4f4147a3a10328128817d6}{QUADSPI\+\_\+\+SR\+\_\+\+SMF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c908040b579907946bac113088a3bbf}{QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76452c78d891392aad440842dc2882f6}{QUADSPI\+\_\+\+SR\+\_\+\+TOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c908040b579907946bac113088a3bbf}{QUADSPI\+\_\+\+SR\+\_\+\+TOF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade769c50d3921188ecf13db3619bd13d}{QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27254c6ca941e4ca5d2f46e5bc7fdf0d}{QUADSPI\+\_\+\+SR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade769c50d3921188ecf13db3619bd13d}{QUADSPI\+\_\+\+SR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340ed2c87acf50c9a031fdd32039caad}{QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d4c03a504a1e187cdac3f993580f050}{QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340ed2c87acf50c9a031fdd32039caad}{QUADSPI\+\_\+\+SR\+\_\+\+FLEVEL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63058292a090cdbe5e8549c26a874016}{QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4884ff79878b8b4a9bbf4cab3719b72f}{QUADSPI\+\_\+\+FCR\+\_\+\+CTEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63058292a090cdbe5e8549c26a874016}{QUADSPI\+\_\+\+FCR\+\_\+\+CTEF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9137481f0934856da91f1c00395970}{QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44c6130ef9224cad78ad7c8161782886}{QUADSPI\+\_\+\+FCR\+\_\+\+CTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9137481f0934856da91f1c00395970}{QUADSPI\+\_\+\+FCR\+\_\+\+CTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0356f5d6bc4282392be36d2473ab61c9}{QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e4a83d65aa38256bcfa4e88621bc514}{QUADSPI\+\_\+\+FCR\+\_\+\+CSMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0356f5d6bc4282392be36d2473ab61c9}{QUADSPI\+\_\+\+FCR\+\_\+\+CSMF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf086299045c80044206d34a27e5f20a}{QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6694075780a7586b8a4dcaa97fd86dd}{QUADSPI\+\_\+\+FCR\+\_\+\+CTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf086299045c80044206d34a27e5f20a}{QUADSPI\+\_\+\+FCR\+\_\+\+CTOF\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22282d2a69a2db801a310ccbbfea3f}{QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59fb9f95ad0078959c752e92cde27249}{QUADSPI\+\_\+\+DLR\+\_\+\+DL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22282d2a69a2db801a310ccbbfea3f}{QUADSPI\+\_\+\+DLR\+\_\+\+DL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cefca385410f735408a014b4d2db8f0}{QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75ed7a5064224daa407ad9029eb42b28}{QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cefca385410f735408a014b4d2db8f0}{QUADSPI\+\_\+\+CCR\+\_\+\+INSTRUCTION\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00234074a8f3c422b37b27c4018637c}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68f4596d166dc7ab94d2da7a5dd7539d}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa00234074a8f3c422b37b27c4018637c}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab695f13859f6781ad3e7628bf3a49e}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga823ea8041e96d5f07da42bab62eff812}{QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+IMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8933f698cf4d1e2fe6be5c058c92ac}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f9864b837f30e0a71c01f2e0bdb2aca}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f8933f698cf4d1e2fe6be5c058c92ac}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf621124ab63b71e0eb81bd3f5de5a692}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b17d18d09eaa2d0b3964a8bba2987f}{QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bb9e881487896c02827b587129cf09}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c1450a577fbd8a23f4eae6bacd19e0e}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bb9e881487896c02827b587129cf09}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa8bcf22a33048f216cb2f4cb04a804c}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac494d4650497b178db83a0d2e2f76523}{QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ADSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1a75ed248abae68c5c7886f935229b}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f909348c71158503ac2c88920a83b47}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf1a75ed248abae68c5c7886f935229b}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3479cace0fc2a6484e4d8972a5f6527f}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5152b4a6f79afebad47e48b3b00164c}{QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a51af71674f5a81bf660f99d7f98}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07e06ab4a72b1a656dc5109865c094cd}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e9a51af71674f5a81bf660f99d7f98}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc04385fd4c11faea9bfc69abdaeffd4}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9edfe20cd5f17adf58431043c60e8e4d}{QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+ABSIZE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d644c4058a425e82f939b37323005}{QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga668f5eab7fce95556ef4a5d963b816e5}{QUADSPI\+\_\+\+CCR\+\_\+\+DCYC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea9d644c4058a425e82f939b37323005}{QUADSPI\+\_\+\+CCR\+\_\+\+DCYC\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cd83632f1d5c4e110d5c9bd1702466}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c416cd5ebdbcf7ba0a4c909dc83d9b6}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11cd83632f1d5c4e110d5c9bd1702466}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1be8dd1cabe88ebfc68fec73a3323fda}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga620fa9db75387cc03044997325b2c291}{QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3c279c3e9cadbba9b29040eed3bedb}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8bc946580d9e262135bec9bd61deef0}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b3c279c3e9cadbba9b29040eed3bedb}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fffb292781550aa45bfa9c7794fd831}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+0}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ddd04f00327d4b6110472fc5627d7d0}{QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+1}}~(0x2\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+FMODE\+\_\+\+Pos)
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2acd179421e6fb0f74dfed3f9bb686}{QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga688f887b33af465540dbaf97ee924497}{QUADSPI\+\_\+\+CCR\+\_\+\+SIOO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb2acd179421e6fb0f74dfed3f9bb686}{QUADSPI\+\_\+\+CCR\+\_\+\+SIOO\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3446a45e544546887305d64341e245}{QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884faae87510ac6026871e24a517f3d8}{QUADSPI\+\_\+\+CCR\+\_\+\+DDRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd3446a45e544546887305d64341e245}{QUADSPI\+\_\+\+CCR\+\_\+\+DDRM\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0d5af1a1214bb00a732c7213a9e69c}{QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac204c686bdf36b5d6e848467d4ce3d86}{QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa0d5af1a1214bb00a732c7213a9e69c}{QUADSPI\+\_\+\+AR\+\_\+\+ADDRESS\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28c0dbb70fc72098cc10d75edf6131}{QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacec428dde9b33f356fb630b6944d9ab4}{QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee28c0dbb70fc72098cc10d75edf6131}{QUADSPI\+\_\+\+ABR\+\_\+\+ALTERNATE\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47d752f67a4d6a3fabf8c71da0426b}{QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae10dc21fda848c12e954e5627f73fb1c}{QUADSPI\+\_\+\+DR\+\_\+\+DATA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47d752f67a4d6a3fabf8c71da0426b}{QUADSPI\+\_\+\+DR\+\_\+\+DATA\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7258eb53f55c15e6c90a2b539d4e391d}{QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b390cb9922c1fc26e0c2140f783806}{QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7258eb53f55c15e6c90a2b539d4e391d}{QUADSPI\+\_\+\+PSMKR\+\_\+\+MASK\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20175d341b7f273f0d221424184bd52}{QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga539a30463ce63b7e73fdf85292296d1c}{QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20175d341b7f273f0d221424184bd52}{QUADSPI\+\_\+\+PSMAR\+\_\+\+MATCH\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec0ecb3086582dca75aebe34c421c0}{QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c199545122e685c22c56c3cb89cb22}{QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcec0ecb3086582dca75aebe34c421c0}{QUADSPI\+\_\+\+PIR\+\_\+\+INTERVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad959445e1e5968ae309857547f79ba6}{QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18ac0dc4be5d70af1fbbfb7443d8c49}{QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad959445e1e5968ae309857547f79ba6}{QUADSPI\+\_\+\+LPTR\+\_\+\+TIMEOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c05039ec67573c00da29f58b914f258}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1309dcedba4fee11e085cdfaf974cc3d}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d5f406535f94faea2e7f924d50201b}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5d76e8b4d801b35c31ef352b33407be}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42eb2e54640311449d074871dc352819}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+2}}~(0x4\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+MEM\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44340ce037b50dd5f517ece326707c4}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7765535faf23de1a7038d97d44f014}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad44340ce037b50dd5f517ece326707c4}{SYSCFG\+\_\+\+MEMRMP\+\_\+\+FB\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+FWDIS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecf5ba43eab92e2cbb8dff94c7a824a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FWDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+FWDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c84f10bd275f2abb8214e3e78c2da15}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FWDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ecf5ba43eab92e2cbb8dff94c7a824a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FWDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga948471b86a4c7bf56000670b10b203ab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb31e569eae913f4707024e66fde991}{SYSCFG\+\_\+\+CFGR1\+\_\+\+BOOSTEN\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee5a1ca3b0408d359907fdc8ae1e44ae}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga301d3b5ac2e8801ba6ff3c00c55299e1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB6\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga218ec7f8116e53121ba41a9a57f2ab9c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac594ec163e1f4c32fce0d01c8ec73187}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB7\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa82a8f51624e4fa343996c0d6166c2}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61b4b8600bf8f38f0efe204db6b02b9d}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB8\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbc009692a61536e59a135d5a6b63afc}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga988f9843b6c6d9a38ec09b30193f1037}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C\+\_\+\+PB9\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e28a2c5e89597d5d447b3d206a3fd6}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea318d04aaef50492a399bd5a8e3ac4}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C1\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga465e2f2a75b970e887cd2c8fb0b11e54}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga789d8696c461275e1679e60953dd5cab}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C2\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd593ab3a28fd7074715d3b8194fa27f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6d532c7b92bc3454f375f1792062a7a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd593ab3a28fd7074715d3b8194fa27f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+I2\+C3\+\_\+\+FMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed60c67f0551da302b2fcbf7a45d56c}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+0}}~(0x04000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35f8d70bddd719864e4ee1cfa871217a}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+1}}~(0x08000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7707762bd4192fee7875ec7d5f1f27a1}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+2}}~(0x10000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf085379d759b80ce28d1672eb4a8a69f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+3}}~(0x20000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8838d130a5c7a34402c789f98d812828}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+4}}~(0x40000000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebd31d4d65b65a38f34b7dd2915679f}{SYSCFG\+\_\+\+CFGR1\+\_\+\+FPU\+\_\+\+IE\+\_\+5}}~(0x80000000\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75b70d07448c3037234bc2abb8e3d884}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c2b219e4d77fac522233905dc0d8de8}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fc84838c77f799cb7e57d6e97c6c16d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac033e65cf79968349e0fa5e52ebf4ccd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d0a0a6b8223777937d8c9012658d6cd}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1383ce11441c048c62e317e78eff0545}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3bf2306f79ebb709da5ecf83e59ded4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90072fd2defc44f0975836484c9d9bbf}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de6aa8e32ae5cd07fd69e42e7226bd1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI0 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf43c9ef6b61e39655cbe969967c79a69}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PB}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga861a4d7b48ffd93997267baaad12fd51}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PC}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6439042c8cd14f99fe3813cff47c0ee}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PD}}~(0x00000003\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb087e2ded8ac927ee9e1fc0234bfdef}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PE}}~(0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa897f1ac8311e57339eaf7813239eaf4}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PF}}~(0x00000005\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98b2d929e79e5cc2ee7961a75a0ab094}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PG}}~(0x00000006\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga766d0bf3501e207b0baa066cf756688f}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI0\+\_\+\+PH}}~(0x00000007\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4b78c30e4ef4fa441582eb3c102865d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI1 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a11fce288d19546c76257483e0dcb6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PB}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45a8c814b13fa19f157364dc715c08a}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PC}}~(0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cb136eaf357affc4a28a8d423cabbb}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PD}}~(0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f5c3d1e914af78112179a13e9c736d6}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PE}}~(0x00000040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43ea410456aa31dfe6ec4889de62428b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PF}}~(0x00000050\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9118efcafa89eeada012ff5ab98387d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PG}}~(0x00000060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ac69d7f391e837d8e8adce27704d87d}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI1\+\_\+\+PH}}~(0x00000070\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4096f472e87e021f4d4c94457ddaf5f1}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI2 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cd240d61fd8a9666621f0dee07a08e5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PB}}~(0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ce7faaf56aa9efcc74af65619e275e}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PC}}~(0x00000200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc35fcdcc89b487fab2901e1f5a7f41b}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PD}}~(0x00000300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f2b7465d81745f7a772e7689a29618}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PE}}~(0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab538769f1da056b3f57fb984adeef252}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PF}}~(0x00000500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe4f5fa56e98b42b64e894f7a9216e05}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI2\+\_\+\+PG}}~(0x00000600\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45ed24773c389f4477944c2c43d106c0}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI3 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga652183838bb096717551bf8a1917c257}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PB}}~(0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1809e5b8a9ebc4b1cbc8967d985929}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PC}}~(0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205440ffa174509d57c2b6a1814f8202}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PD}}~(0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2b33beb6294fd7a257f0f3a36e0dcda}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PE}}~(0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40240ee616b6e06ecd8dabe9d8e56e71}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PF}}~(0x00005000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa73420dbafb7f20f16c350a12b0a0f5}{SYSCFG\+\_\+\+EXTICR1\+\_\+\+EXTI3\+\_\+\+PG}}~(0x00006000\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a57b4872977812e60d521268190e1e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf05f6030b07cf7ca730a2ea8325e7640}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6682a1b97b04c5c33085ffd2827ccd17}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa47b595915b1cd571357a04f31c79656}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c50caf6019fd7d5038d77e61f57ad7b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadbcd9e40a5da23a133cd3479d326c66}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga638ea3bb014752813d064d37b3388950}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97160d2262cb4ab1ae9098809391f52e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51147f1747daf48dbcfad03285ae8889}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI4 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917aeb0df688d6b34785085fc85d9e47}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PB}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ac312beeb19d3bb34a552546477613}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PC}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec62164e18d1b525e8272169b1efe642}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PD}}~(0x00000003\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d2292b6a856a8a71d82f595b580b9b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PE}}~(0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0adc3c72bddc65977e3ef56df74ed40e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PF}}~(0x00000005\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5aad8ed8589e28677332ea0b200617b}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI4\+\_\+\+PG}}~(0x00000006\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb9581c515a4bdf1ed88fe96d8c24794}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI5 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90a3f610234dfa13f56e72c76a12be74}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PB}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33b6bdc1b4bfeda0d4034dc67f1a6046}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PC}}~(0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0eea392f1530c7cb794a63d04e268a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PD}}~(0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a4e6644d0144bfb0f913cf20eaf2f8e}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PE}}~(0x00000040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740e27c5bead2c914a134ac4ed4d05b3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PF}}~(0x00000050\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d78839e577ab90090abcdcff88e18c8}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI5\+\_\+\+PG}}~(0x00000060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e87c78fb6dfde7c8b7f81fe3b65aae9}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI6 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6528de8e4ca8741e86ae254e1d6b2a70}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PB}}~(0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53d8745705d5eb84c70a8554f61d59ac}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PC}}~(0x00000200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c97cdece451441e49120e754020cdc}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PD}}~(0x00000300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga804218f2dd83c72e672143ec4f283ad3}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PE}}~(0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d36de53e52c8a4c7991513fec326df6}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PF}}~(0x00000500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga278997204184bfe7c951c1da327e6fb5}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI6\+\_\+\+PG}}~(0x00000600\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f1bfd3af524288b6ce54d7f9aef410a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI7 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab18d324986b18858f901febbcc2a57b7}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PB}}~(0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f53618d9cf13af2b2ecf191da8595a}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PC}}~(0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38aa3b76227bb8e9d8cedc31c023f63}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PD}}~(0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90d097c1b5cbb62dc86327604907dcd4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PE}}~(0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf2c3a661be3569fffe11515e37de1e4}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PF}}~(0x00005000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga987bc0488e57b14b0a98e4952df2b539}{SYSCFG\+\_\+\+EXTICR2\+\_\+\+EXTI7\+\_\+\+PG}}~(0x00006000\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a656b18cc728e38acb72cf8d7e7935}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab693b7e686ba5646959113dd6b408673}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga002462e4c233adc6dd502de726994575}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea1b3c5cb074a305ad06709a7023689}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fc06b17c3b3d393b749bf9924a43a80}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1803c2719fb53533547496e02c8b07d4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66cc9a579696c8f5c41f5f138ee1e67}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c7d37c95e30bf30ac80d455bfa9a842}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1c6843a871f1a06ca25c0de50048b10}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI8 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4818dc7bffc8dfc2acc48995a62e66c5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PB}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba0d34ff57632d7753981404cef548e2}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PC}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa15260ba354dee354f0a71e7913009c3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PD}}~(0x00000003\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga185287204b8cead31d3760f65c5ca19d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PE}}~(0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga425e41001af4b205b8fbfba723572a81}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PF}}~(0x00000005\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ecc7a12103b805da045093eb626614d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI8\+\_\+\+PG}}~(0x00000006\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93e284e59c4ff887b2e79851ac0a81c4}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI9 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9271cbc1ed09774a5fef4b379cab260}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PB}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cc355176941881870c620c0837cab48}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PC}}~(0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75af3c7a94cfc78361c94b054f9fe064}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PD}}~(0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafce176ef4b389251dadb98d9f59f8fe6}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PE}}~(0x00000040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76ef2422b4d021d0cc038cb6325ed311}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PF}}~(0x00000050\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b37bf746ccfe0750aebd28cfa52a0c}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI9\+\_\+\+PG}}~(0x00000060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25acdbb9e916c440c41a060d861130ee}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI10 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d9aec4349bf38a4a9753b267b7de7e}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PB}}~(0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62d2b81d49e30ab4fe96572be5da8484}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PC}}~(0x00000200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab3553c540cd836d465824939c2e3b79}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PD}}~(0x00000300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde568ef1c8f4bfaf18954e8ee0716a9}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PE}}~(0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09ed841a11367cda67c7a416ed6d9b99}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PF}}~(0x00000500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dff840a6986b440e7633a3671ce57cc}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI10\+\_\+\+PG}}~(0x00000600\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca8a85d4512677eff6ed2aac897a366}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI11 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb3a8cc6b1763e303986553c0e4e7f8}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PB}}~(0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b01c8ba6cb27899a4f5fa494bf2b3f5}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PC}}~(0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a69d636cda0352da0982c54f582787d}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PD}}~(0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44affe06868a0490f8d0cbbba51ff412}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PE}}~(0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66fb050835077047b576b3a510700d64}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PF}}~(0x00005000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7b66390eeb4a8d50ebb7e87e2f281b3}{SYSCFG\+\_\+\+EXTICR3\+\_\+\+EXTI11\+\_\+\+PG}}~(0x00006000\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4b31f4a75d935b6a52afe6a16463d1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabcd55b42c6aa84cdd8c36d7df16fcf5}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f04cda5bfe876431d5ad864302d7fa1}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafaf1614a726586aeefae87ca1d803656}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06df3ec6e357374820a5a615991aa}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95bb6740c8bc08eb716e3ef71841e81a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}~(0x7\+UL $<$$<$ SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd325c27cff1ae3de773d5e205a33f4e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ef44dcc2fb1d5cb2fab3ca7eb1a45a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ceaa63866465faa8145ce0c5d9a44d0}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI12 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8b00a462533a83c75c588340a2fa710}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PB}}~(0x00000001\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d27668b1fa6b1accde06aa144faa970}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PC}}~(0x00000002\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa46ddd43a361d82abcb3cb7779ac74ff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PD}}~(0x00000003\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga102ee111e27fd67228c169836dd0849e}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PE}}~(0x00000004\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad9785209e7e13fcf9c4f82d57bae0837}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PF}}~(0x00000005\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c78af5f130089bec32d6f782288765c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI12\+\_\+\+PG}}~(0x00000006\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0514aaa894c9be44ba47c1346756f90b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI13 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34e6776e3ebfecc9e78c5aec77c48eff}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PB}}~(0x00000010\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7833d4e3c6b7f3878f62a200a6ab14}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PC}}~(0x00000020\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed530f628b3c37281f7a583af1cdb3c}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PD}}~(0x00000030\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dc5424bf39509a989464a81ec0714da}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PE}}~(0x00000040\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf4c995587d7bae6436e6793b8214627}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PF}}~(0x00000050\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dedb6adbf49c40e5a15ad2afc471155}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI13\+\_\+\+PG}}~(0x00000060\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ad140a68e3e4e0406a182a504679ea9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI14 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c1b8a0f2b4f79bd868bbb2b4eff617}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PB}}~(0x00000100\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca668cdd447acb1740566f46de5eb19}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PC}}~(0x00000200\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f20b2bfa9dc8b57a987c127c6dfa6fe}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PD}}~(0x00000300\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c13c49f6d93865ba05361cd86fddabf}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PE}}~(0x00000400\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9df1ee6f60db93301acaa9220a591da9}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PF}}~(0x00000500\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8ae4d091bb2c7148188ef430734020a}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI14\+\_\+\+PG}}~(0x00000600\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2f28920677dd99f9132ed28f7b1d5e2}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PA}}~(0x00000000\+UL)
\begin{DoxyCompactList}\small\item\em EXTI15 configuration. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga412f44d6a8f8f60420d7e7f8b5635e09}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PB}}~(0x00001000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49778592caef3a176ee82c9b83e25148}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PC}}~(0x00002000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e07d92a68cf7f8c3e58b479638885}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PD}}~(0x00003000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefd64bc0ea005d03068f2e9b8f425944}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PE}}~(0x00004000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e88d51ebabe9f70e5b7c2ad60899d54}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PF}}~(0x00005000\+UL)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51d341c45e98ccbd82bf7003bfa56e6b}{SYSCFG\+\_\+\+EXTICR4\+\_\+\+EXTI15\+\_\+\+PG}}~(0x00006000\+UL)
\item 
\#define {\bfseries SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93fe4e059073d97382b75b4dff9fbfa}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2980c87d46dca95c2670581abee8e3c}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93fe4e059073d97382b75b4dff9fbfa}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+ER\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cdd9e14f4d87d0c7615214b3e6ce150}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e9f5f6472989faf6dc577b801caadbf}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cdd9e14f4d87d0c7615214b3e6ce150}{SYSCFG\+\_\+\+SCSR\+\_\+\+SRAM2\+BSY\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37867c85a6455883bf60424879a281f4}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1fc0165248de4dad33629111e39a048}{SYSCFG\+\_\+\+CFGR2\+\_\+\+CLL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbf387c6e12d90c012dd85636c5dc31b}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51c8e9869fb0f6f6fa266974085ac312}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db1bfa9007424bbd53c468e0accd23d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8ca8fa7bb3ae856eb5fc3102cc0ff21}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0db1bfa9007424bbd53c468e0accd23d}{SYSCFG\+\_\+\+CFGR2\+\_\+\+PVDL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae75e85c4c032560b4db88cd8fcb3aaf9}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbcc01e11ce7e4606f73ef4ca5fb4c0}{SYSCFG\+\_\+\+CFGR2\+\_\+\+ECCL\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga155014fba33b6dc281892ec1ff27e4da}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84b73007bdcf65cdd09998fca7d298bc}{SYSCFG\+\_\+\+CFGR2\+\_\+\+SPF\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf802b94d62a0daa17fe5f980fbd438db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02e369a9d753a147d6edbc6561847bab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf802b94d62a0daa17fe5f980fbd438db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE0\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65f465abe61aeb9d54f96f61a26dbcba}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ba1c5a48173a67e9f1dcb153edb05dd}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE1\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb2331d466e56ee5db2aa409a91312}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ab048295a0b4ee0900e91a41dc68fa}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8eeb2331d466e56ee5db2aa409a91312}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE2\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf31208298db0b202aee95c46df7d0db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978517b95be487a0b51c54cb04a5e1e4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf31208298db0b202aee95c46df7d0db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE3\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2436f2c3268b8cc74c1f92c8130fb6a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ab43b0ce28bfc0eeb65002f726c1f04}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE4\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7ab83da2b8c807c41959ef54620db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd9ab12f7ddde4d8932a2581ffac341f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cf7ab83da2b8c807c41959ef54620db}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE5\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63c45b97c76927de3be62599c6057d5c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga071c82ee34adb960c2ef6ffd00b13e4f}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE6\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910f8ca93c564c395a4292ef88b0cfc3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaa18355d5dbdf8b060abd9fdbba7c00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE7\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4f5604474ba3496ae88d94e748b3c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81415c135dbdf0e231976ea32e46c9ab}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a4f5604474ba3496ae88d94e748b3c}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE8\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c6309282309bb6073fef76637a3dc7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e3b118edf79214c51c85b761ee65b8e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75c6309282309bb6073fef76637a3dc7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE9\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f90155839e3d3aa76b76afa731cd089}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga048c2339b904f6441a46d8c6453455d5}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f90155839e3d3aa76b76afa731cd089}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE10\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5732b25b90d05f6d95cb877f49aee62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5270bddc08a881712b88e5f437567f31}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5732b25b90d05f6d95cb877f49aee62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE11\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7087e05033a9836e33422761ac482046}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f08edc0a4ad0a2282f50596afe77ac8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7087e05033a9836e33422761ac482046}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE12\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a433f3826b730688dfa1973225c60d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fa7360a8bec9a1cdcd1625aac70cf6e}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a433f3826b730688dfa1973225c60d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE13\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20213b03f596a6dc496a49368ca9f3cb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e6eadeeb74de0fd0f0f0a56257e8a4b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20213b03f596a6dc496a49368ca9f3cb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE14\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6acf9084f1f326f9febba1cc1109d883}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b16ebcd98ecb80d17ccfe3b3626f5f2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE15\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d8bc8852e7da4ae6d0088ae7e55b91}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85f6f90d61ab931d2d4b67bedff3d9a7}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE16\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fef78893f9931688ad1c7aba187b90}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a806574288dcddf5e7b84786cd47231}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87fef78893f9931688ad1c7aba187b90}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE17\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3884e60c845be484189f84f88ec7d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1713eb14791147c42baef2f6903dd807}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3884e60c845be484189f84f88ec7d8}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE18\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b14d261440f76ea7cb16e74a56d1dff}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa565ec0de8151438994e9eebd13e0548}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b14d261440f76ea7cb16e74a56d1dff}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE19\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b16c3f1a0fad4042413bfc2c35b1be}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabde06181bd9db94f2815eb5e9d5f5eb2}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE20\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa3df1e7cb6574ff5c73b9f66a160f6}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad240ddcb9cbe9d4b627313b9d7a77ca4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE21\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e9671bead83a650aeb4424eba8cb23}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0124bb6ca1ab92a0903aa269e220a3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9e9671bead83a650aeb4424eba8cb23}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE22\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad6161018b18e09bf827694973fd716}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa51b4ac2de2452a3c1c4c8c11cf64d62}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ad6161018b18e09bf827694973fd716}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE23\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab509c0f7f07eb58e1f8df00ee9e90885}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac50051410eec710dfc7e121f872adb4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab509c0f7f07eb58e1f8df00ee9e90885}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE24\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea7b1f3ad191d05b4ed74609432f6b4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55d6d7bbb2f1ef9a0531e544b7c37cb3}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea7b1f3ad191d05b4ed74609432f6b4}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE25\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e39832a94d82fe7db0a299c090bceb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd0e7733bcc420917f170f665d29435b}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e39832a94d82fe7db0a299c090bceb}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE26\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6b93d8eb471f385597386871151405}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ebce7402eb39f201226227aaf0cea78}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f6b93d8eb471f385597386871151405}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE27\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7474bcca745c717b9c2abfb9c0256037}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6352f816d398979661db82f1cbd1de34}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7474bcca745c717b9c2abfb9c0256037}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE28\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f37306bd1a03770d61853b8bfcd21a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa534ab64f683a27becadf2af2f80f0}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41f37306bd1a03770d61853b8bfcd21a}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE29\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cea20bcdd2685bd293ac39fca852b49}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac88442a67eee93208d4485bdf1370f00}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cea20bcdd2685bd293ac39fca852b49}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE30\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ae18bdae6978a65bf218c4966ee602}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dcf0fe89f64583950463de6c50d97b9}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9ae18bdae6978a65bf218c4966ee602}{SYSCFG\+\_\+\+SWPR\+\_\+\+PAGE31\+\_\+\+Msk}}
\item 
\#define {\bfseries SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67abbc594d34875b851dfaf9cb97e4ff}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7c1b594125b1e9b0b112bfcaf3bcc4}{SYSCFG\+\_\+\+SKR\+\_\+\+KEY\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93d86355e5e3b399ed45e1ca83abed2a}{TIM\+\_\+\+CR1\+\_\+\+CEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39f58b244f6d1eb12be39b714e434e5}{TIM\+\_\+\+CR1\+\_\+\+CEN\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4f2a9f0cf7b60e3c623af451f141f3c}{TIM\+\_\+\+CR1\+\_\+\+UDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab930af301c357d666089faef3fe38982}{TIM\+\_\+\+CR1\+\_\+\+UDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06c997c2c23e8bef7ca07579762c113b}{TIM\+\_\+\+CR1\+\_\+\+URS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86b7788d2996e1a0b729c23f6c01df18}{TIM\+\_\+\+CR1\+\_\+\+URS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d1488296350af6d36fbbf71905d29}{TIM\+\_\+\+CR1\+\_\+\+OPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fbbf98af8ecd146d7eae1874c0f115a}{TIM\+\_\+\+CR1\+\_\+\+OPM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacea10770904af189f3aaeb97b45722aa}{TIM\+\_\+\+CR1\+\_\+\+DIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5f92c5c62905feea73880ccbf6836aa}{TIM\+\_\+\+CR1\+\_\+\+DIR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352b3c389bde13dd6049de0afdd874f1}{TIM\+\_\+\+CR1\+\_\+\+CMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4916455eb6d08d131dd9ae5b8013ee}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ca6f7810aba73dc8c12f22092d97a2}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3ee4adcde3c001d3b97d2eae1730ea9}{TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a3ad409f6b147cdcbafbfe29102f3fd}{TIM\+\_\+\+CR1\+\_\+\+ARPE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e508ecc8ac453c2999b2ca7885f24a8}{TIM\+\_\+\+CR1\+\_\+\+ARPE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacacc4ff7e5b75fd2e4e6b672ccd33a72}{TIM\+\_\+\+CR1\+\_\+\+CKD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0894ca61f67f8ce59882c5a9645f68bd}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga458d536d82aa3db7d227b0f00b36808f}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ff2d6c2c350e8b719a8ad49c9a6bcbe}{TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+CKD\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c8b29f2a8d1426cf31270643d811c7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa09b833467a8a80aea28716d5807c5d7}{TIM\+\_\+\+CR1\+\_\+\+UIFREMAP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae22c9c1197107d6fa629f419a29541e}{TIM\+\_\+\+CR2\+\_\+\+CCPC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ccf78eb52ea83a81ed28e4815860df9}{TIM\+\_\+\+CR2\+\_\+\+CCPC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0328c1339b2b1633ef7a8db4c02d0d5}{TIM\+\_\+\+CR2\+\_\+\+CCUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac9908b05b59b90ba3e42124e7ad4347}{TIM\+\_\+\+CR2\+\_\+\+CCUS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade656832d3ec303a2a7a422638dd560e}{TIM\+\_\+\+CR2\+\_\+\+CCDS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57abe8dfa0dc138ec4c9f4b0dd72299b}{TIM\+\_\+\+CR2\+\_\+\+CCDS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa6987d980e5c4c71c7d0faa1eb97a45}{TIM\+\_\+\+CR2\+\_\+\+MMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f6c31bf38844218cb8c8ee98aef46c4}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e55308e84106d6501201e66bd46ab6}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1036929b0a4ba5bd5cced9b8e0f4c3}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb74a815afdd856d51cfcf1ddf3fce6a}{TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad07504497b70af628fa1aee8fe7ef63c}{TIM\+\_\+\+CR2\+\_\+\+TI1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5aef7ed878a1f55f901cfdb25d3842ed}{TIM\+\_\+\+CR2\+\_\+\+TI1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31b26bf058f88d771c33aff85ec89358}{TIM\+\_\+\+CR2\+\_\+\+OIS1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a08d73020c32fdaa4cc403f234792b1}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae61f8d54923999fffb6db381e81f2b69}{TIM\+\_\+\+CR2\+\_\+\+OIS1N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga146f505a2802837aa5799069416206bc}{TIM\+\_\+\+CR2\+\_\+\+OIS1\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61467648a433bd887683b9a4760021fa}{TIM\+\_\+\+CR2\+\_\+\+OIS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb2bd7f9b2666aa8205981e1c7ddb446}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga769146db660b832f3ef26f892b567bd4}{TIM\+\_\+\+CR2\+\_\+\+OIS2N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga831140b7e39cda6b158041797be1ed37}{TIM\+\_\+\+CR2\+\_\+\+OIS2\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad974d7c91edf6f1bd47e892b3b6f7565}{TIM\+\_\+\+CR2\+\_\+\+OIS3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d5376e0d45eef0125cf133db5a7189a}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20fb9b62a7e8d114fbd180abd9f8ceae}{TIM\+\_\+\+CR2\+\_\+\+OIS3N}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1c25a6a16e1d0e6e3ae26eac52d8e08}{TIM\+\_\+\+CR2\+\_\+\+OIS3\+N\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad644f2f4b26e46587abedc8d3164e56e}{TIM\+\_\+\+CR2\+\_\+\+OIS4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8644bc052bc6251ddf877b79a2ef6f48}{TIM\+\_\+\+CR2\+\_\+\+OIS4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c885772c50b24cbef001463b4d6d618}{TIM\+\_\+\+CR2\+\_\+\+OIS5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f3b0a193707e2d7ba1421a526a531e2}{TIM\+\_\+\+CR2\+\_\+\+OIS5\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf1e1eb07347f77426b72990438c934}{TIM\+\_\+\+CR2\+\_\+\+OIS6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47b38c4fd500502e9489ef59908d5633}{TIM\+\_\+\+CR2\+\_\+\+OIS6\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae199132077792fb8efa01b87edd1c033}{TIM\+\_\+\+CR2\+\_\+\+MMS2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f56183c230729b98063b3f3876bad47}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07efe60d8d7305b78085233ddaecb990}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0248e35956d0d22ac66dcd67aab317c5}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa49670c71a446e5201994716b08b1527}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3503937610adbf78153c1fcfa4bcd6ea}{TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CR2\+\_\+\+MMS2\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}~(0x10007\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae92349731a6107e0f3a251b44a67c7ea}{TIM\+\_\+\+SMCR\+\_\+\+SMS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34db507d082a38eb597b9a27bb659ace}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d1ebece401aeb12abd466d2eafa78b2}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+0}}~(0x00001\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa980a3121ab6cda5a4a42b959da8421e}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+1}}~(0x00002\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63847fc3c71f582403e6301b1229c3ed}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+2}}~(0x00004\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf87a33432788ed16b0582056d03bc29}{TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+3}}~(0x10000\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+SMS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga985edf03adbe9e706c4d8cf3b311c5e9}{TIM\+\_\+\+SMCR\+\_\+\+OCCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf5453c5f4636105b0f1a6820dd57105}{TIM\+\_\+\+SMCR\+\_\+\+OCCS\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8680e719bca2b672d850504220ae51fc}{TIM\+\_\+\+SMCR\+\_\+\+TS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aa1e898f53a002c3bddaa336e8888b1}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d1f040f9259acb3c2fba7b0c7eb3d96}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb82212fcc89166a43ff97542da9182d}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf0dbaf4a2ec8759f283f82a958ef6a8}{TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+TS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52101db4ca2c7b3003f1b16a49b2032c}{TIM\+\_\+\+SMCR\+\_\+\+MSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba3fb13f79aeb124c0f496bef33e4b2}{TIM\+\_\+\+SMCR\+\_\+\+MSM\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ed8b32d9eb8eea251bd1dac4f34668}{TIM\+\_\+\+SMCR\+\_\+\+ETF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga423e64cbb40275055b1b92a6d3ab0a12}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43745c2894cfc1e5ee619ac85d8d5a62}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga661e6cce23553cf0ad3a60d8573b9a2c}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5528381fb64ffbcc719de478391ae2}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6082700946fc61a6f9d6209e258fcc14}{TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETF\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebb9e631876435e276211d88e797386}{TIM\+\_\+\+SMCR\+\_\+\+ETPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab319df2e386dc55f421f20a7f4c8a5d4}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00b43cd09557a69ed10471ed76b228d8}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf12f04862dbc92ca238d1518b27b16b}{TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETPS\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga331a1d5f39d5f47b5409054e693fc651}{TIM\+\_\+\+SMCR\+\_\+\+ECE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7322ee5f5ebf6e9c70b7ffe4afe1fa3d}{TIM\+\_\+\+SMCR\+\_\+\+ECE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a5f335c3d7a4f82d1e91dc1511e3322}{TIM\+\_\+\+SMCR\+\_\+\+ETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77f8984e6ac3422454b0a586a2b973e3}{TIM\+\_\+\+SMCR\+\_\+\+ETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c6d3e0495e6c06da4bdd0ad8995a32b}{TIM\+\_\+\+DIER\+\_\+\+UIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47c8f36981860ff345f922f6ba02662}{TIM\+\_\+\+DIER\+\_\+\+UIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ba7f7ca97eeaf6cc23cd6765c6bf678}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cdfb1dc6e58a5f1ba2e4379b02f8be7}{TIM\+\_\+\+DIER\+\_\+\+CC1\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga757c59b690770adebf33e20d3d9dec15}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db58d01a8e92e3403fb44ecc09e5e5e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4edf003f04bcf250bddf5ed284201c2e}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78bd5f90a0f2d2d34132ef5568e18779}{TIM\+\_\+\+DIER\+\_\+\+CC3\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad0f562a014572793b49fe87184338b}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b5230621c6d2f44c44ff672a07ffaf}{TIM\+\_\+\+DIER\+\_\+\+CC4\+IE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8a374e04740aac1ece248b868522fe}{TIM\+\_\+\+DIER\+\_\+\+COMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe9af339214666b3251fff9598277b1f}{TIM\+\_\+\+DIER\+\_\+\+COMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa755fef2c4e96c63f2ea1cd9a32f956a}{TIM\+\_\+\+DIER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf3e781c907ca4774fae5c089e445f5a}{TIM\+\_\+\+DIER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fcb0d6d9fb7486a5901032fd81aef6a}{TIM\+\_\+\+DIER\+\_\+\+BIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad054244795a6fcd3bc1ff35e4c651982}{TIM\+\_\+\+DIER\+\_\+\+BIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9f47792b1c2f123464a2955f445c811}{TIM\+\_\+\+DIER\+\_\+\+UDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66544291fb58960e9f4018509a4dee09}{TIM\+\_\+\+DIER\+\_\+\+UDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae181bb16ec916aba8ba86f58f745fdfd}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40247fa7b772b644df2754b599e71e22}{TIM\+\_\+\+DIER\+\_\+\+CC1\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58f97064991095b28c91028ca3cca28e}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a3a6d017bcc45df793e9b1d19c013d}{TIM\+\_\+\+DIER\+\_\+\+CC2\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1567bff5dc0564b26a8b3cff1f0fe0a4}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade4d3ce6b292c28e2fd7c9e9bd8f6ab6}{TIM\+\_\+\+DIER\+\_\+\+CC3\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaba034412c54fa07024e516492748614}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad81dbfb6c7c8907ec2debd892b48e9ba}{TIM\+\_\+\+DIER\+\_\+\+CC4\+DE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c3fab9d33de953a0a7f7d6516c73bc}{TIM\+\_\+\+DIER\+\_\+\+COMDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ed00410aeabe33fef5feebbaec1a0a6}{TIM\+\_\+\+DIER\+\_\+\+COMDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a752d4295f100708df9b8be5a7f439d}{TIM\+\_\+\+DIER\+\_\+\+TDE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbd5aee3b64fd928be288ae86b4fa020}{TIM\+\_\+\+DIER\+\_\+\+TDE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c03fabc10654d2a3f76ea40fcdbde6}{TIM\+\_\+\+SR\+\_\+\+UIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a713154f9408c97cd7b193f23affab2}{TIM\+\_\+\+SR\+\_\+\+UIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga449a61344a97608d85384c29f003c0e9}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce1be8a563567338d87977ddc0aa2c5}{TIM\+\_\+\+SR\+\_\+\+CC1\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25a48bf099467169aa50464fbf462bd8}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac970c8ac8779185ba8f313e280c40902}{TIM\+\_\+\+SR\+\_\+\+CC2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf234a1059c0a04799e88382cdc0f2}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77b2e69acc55c8d12f789fc5bf9a5f54}{TIM\+\_\+\+SR\+\_\+\+CC3\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacade8a06303bf216bfb03140c7e16cac}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62087fa2c5fa8166d6b4be7e32c60442}{TIM\+\_\+\+SR\+\_\+\+CC4\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91775c029171c4585e9cca6ebf1cd57a}{TIM\+\_\+\+SR\+\_\+\+COMIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8af1c1f93eee747aaa7fdc3a5aeb5337}{TIM\+\_\+\+SR\+\_\+\+COMIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8b16f3ced6ec03e9001276b134846e}{TIM\+\_\+\+SR\+\_\+\+TIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ad9bed9cae745d41a987675821b202a}{TIM\+\_\+\+SR\+\_\+\+TIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d52cd5a57c9a26b0d993c93d9875097}{TIM\+\_\+\+SR\+\_\+\+BIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga778093c3983d94f88d6da49de96c9826}{TIM\+\_\+\+SR\+\_\+\+BIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef0c136d9338baf71a64ff650b385645}{TIM\+\_\+\+SR\+\_\+\+B2\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64da46f96903b3c765a23c742523ceb}{TIM\+\_\+\+SR\+\_\+\+B2\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga819c4b27f8fa99b537c4407521f9780c}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae38020b672e525cf31f3a21a01ee680f}{TIM\+\_\+\+SR\+\_\+\+CC1\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b7798da5863d559ea9a642af6658050}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga772886dce929789865cf7053728488d4}{TIM\+\_\+\+SR\+\_\+\+CC2\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7a2d4c831eb641ba082156e41d03358}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36d466016b806136b3e0251363e7e38d}{TIM\+\_\+\+SR\+\_\+\+CC3\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81ba979e8309b66808e06e4de34bc740}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga36421d430d4fd0d34d02444b5da804b5}{TIM\+\_\+\+SR\+\_\+\+CC4\+OF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6c84655ac31844ff644f796ef638e06}{TIM\+\_\+\+SR\+\_\+\+SBIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0ac27a9dc42c76846ae62f4c9e10ac2}{TIM\+\_\+\+SR\+\_\+\+SBIF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2167773377ba03c863cc49342c67789f}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae03cd6a0a4254e5b25bcd29ef3261f65}{TIM\+\_\+\+SR\+\_\+\+CC5\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad16e2f81b0c4fe28e323f3302c2240db}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3081500be344dacdcb4dfc6e4f7c3a1}{TIM\+\_\+\+SR\+\_\+\+CC6\+IF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16f52a8e9aad153223405b965566ae91}{TIM\+\_\+\+EGR\+\_\+\+UG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ff315da1492025d608eb2c71e1e4462}{TIM\+\_\+\+EGR\+\_\+\+UG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a1318609761df5de5213e9e75b5aa6a}{TIM\+\_\+\+EGR\+\_\+\+CC1G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba7a2fa9e7341df84a32cf5d54e61ad3}{TIM\+\_\+\+EGR\+\_\+\+CC1\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5423de00e86aeb8a4657a509af485055}{TIM\+\_\+\+EGR\+\_\+\+CC2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfa4c983163836490441a78e7bf89b67}{TIM\+\_\+\+EGR\+\_\+\+CC2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064d2030abccc099ded418fd81d6aa07}{TIM\+\_\+\+EGR\+\_\+\+CC3G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab73c2e5ea59b860e342d2ea5f99ff672}{TIM\+\_\+\+EGR\+\_\+\+CC3\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c4e5555dd3be8ab1e631d1053f4a305}{TIM\+\_\+\+EGR\+\_\+\+CC4G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ae87478438e43366db04ac05db1db0e}{TIM\+\_\+\+EGR\+\_\+\+CC4\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb06f8bb364307695c7d6a028391de7b}{TIM\+\_\+\+EGR\+\_\+\+COMG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab04646da2ee78ff6e2d4c483c8050d20}{TIM\+\_\+\+EGR\+\_\+\+COMG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabface433d6adaa2dee3df49852585}{TIM\+\_\+\+EGR\+\_\+\+TG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb01f674152f674c87c21b6147963d5}{TIM\+\_\+\+EGR\+\_\+\+TG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08c5635a0ac0ce5618485319a4fa0f18}{TIM\+\_\+\+EGR\+\_\+\+BG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cbac05839c59f31bd13664890685941}{TIM\+\_\+\+EGR\+\_\+\+BG\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a7335ccbf7565d45b3efd51c213af2}{TIM\+\_\+\+EGR\+\_\+\+B2G}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab679f7e61fd5fed9512b4f0bdd1a81a3}{TIM\+\_\+\+EGR\+\_\+\+B2\+G\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95291df1eaf532c5c996d176648938eb}{TIM\+\_\+\+CCMR1\+\_\+\+CC1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae45972a14def2a4e25e20a688e535b80}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e4968b5500d58d1aebce888da31eb5d}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga299207b757f31c9c02471ab5f4f59dbe}{TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC1\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9c5878e85ce02c22d8a374deebd1b6e}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae9383afb4e7ea68c9254f69461ec626}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aa54ddf87a4b339881a8d5368ec80eb}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6ad2b511f62760051b61edc1d666b02}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ddb3dc889733e71d812baa3873cb13b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45e26a7685848c6cd8572038f06ceab1}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410a4752a98081bad8ab3f72b28e7c5f}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b5f6ec25063483641d6dc065d96d2b5}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac024f6b9972b940925ab5786ee38701b}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93dfe7865726bc84363684b9fa01c93}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f44c50cf9928d2afab014e2ca29baba}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574f991bc328a80c9b44224e9a74d045}{TIM\+\_\+\+CCMR1\+\_\+\+OC1\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacdb0986b78bea5b53ea61e4ddd667cbf}{TIM\+\_\+\+CCMR1\+\_\+\+CC2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1df8354fa71992fddecba93c6309c7f3}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52bb0e50c11c35dcf42aeff7f1c22874}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78303c37fdbe0be80f5fc7d21e9eba45}{TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+CC2\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf610cf77c3c6c936ce7c4f85992e6c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga376f7fd88a0dc62039e03bbc2fdd9569}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddbf508732039730125ab3e87e9d370}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664936de978a62b290fe7da4c2b1c395}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2326bafe64ba2ebdde908d66219eaa6f}{TIM\+\_\+\+CCMR1\+\_\+\+OC2M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7082e88c67576a8ce483e0534b0ae8cb}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbb68b91da16ffd509a6c7a2a397083c}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb673b7e2c016191579de704eb842e4}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad039a41e5fe97ddf904a0f9f95eb539e}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4afde805ac7d80768b0e8a94133cc108}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19a8dd4ea04d262ec4e97b5c7a8677a5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c788cd4e4e8549585b21e050bf91de5}{TIM\+\_\+\+CCMR1\+\_\+\+OC2\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab46b7186665f5308cd2ca52acfb63e72}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7ca2ec3b7bc576b7883702a45823d2}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05673358a44aeaa56daefca67341b29d}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf42b75da9b2f127dca98b6ca616f7add}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0ee123675d8b8f98b5a6eeeccf37912}{TIM\+\_\+\+CCMR1\+\_\+\+IC1F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade8750e792254e281c4999de3fbf9e13}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dde4afee556d2d8d22885f191da65a6}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga201491465e6864088210bccb8491be84}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaa55ab1e0109b055cabef579c32d67b}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23da95530eb6d6451c7c9e451a580f42}{TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC1\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e8e704f9ce5742f45e15e3b3126aa9d}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7570c3a71156c52b0d95b4199f5d3e}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39206b27b5b1c5941b2a14ee8e2f1223}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae861d74943f3c045421f9fdc8b966841}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b942752d686c23323880ff576e7dffb}{TIM\+\_\+\+CCMR1\+\_\+\+IC2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b1456053707716ae50feded2a118887}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d75acd7072f28844074702683d8493f}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e49318b54b16bda6fd7feea7c9a7dd}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932148c784f5cbee4dfcafcbadaf0107}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafece48b6f595ef9717d523fa23cea1e8}{TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR1\+\_\+\+IC2\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eabcc7e322b02c9c406b3ff70308260}{TIM\+\_\+\+CCMR2\+\_\+\+CC3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac236d456c1635745129611f040e50392}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68c04aea2e89f1e89bd323d6d6e5e6c0}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bed6648aad6e8d16196246b355452dc}{TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC3\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6d8d2847058747ce23a648668ce4dba}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef7fdd716098d6370d1fbef9ec6de226}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga276fd2250d2b085b73ef51cb4c099d24}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga340c7064a44bc7478982f5ef7a7655f9}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52095cae524adb237339bfee92e8168a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e306d8b3f5f98f8bfb6002dc2a7ff06}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga899b26ffa9c5f30f143306b8598a537f}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91476ae2cc3449facafcad82569e14f8}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20394da7afcada6c3fc455b05004cff5}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa715c5b88b33870f6f8763f6df5dab4e}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4209d414df704ce96c54abb2ea2df66a}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040e81b609666fec1f0476346bb8b942}{TIM\+\_\+\+CCMR2\+\_\+\+OC3\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga294e216b50edd1c2f891143e1f971048}{TIM\+\_\+\+CCMR2\+\_\+\+CC4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66957133f2ac46cacb14834a6ad46b9b}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabebaa6bffd90b32563bd0fc1ff4a9499}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6386ec77a3a451954325a1512d44f893}{TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+CC4\+S\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70dc197250c2699d470aea1a7a42ad57}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01f0c4e1d96b5dde5af64ea95b2c3880}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e951cd3f6593e321cf79b662a1deaaa}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28c07cee007c349ef4ba4a954b341ff4}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbed61ff3ba57c7fe6d3386ce3b7af2b}{TIM\+\_\+\+CCMR2\+\_\+\+OC4M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ffb46fed2d65aab83a895d8f791f84f}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866f52cce9ce32e3c0d181007b82de5}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd97b1c86dd4953f3382fea317d165af}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431e5cdc0f3dc02fa5a54aa5193ddbab}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae00088921276b0185b802397e30e45f6}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1447dfe94bdd234382bb1f43307ea5c3}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a3897ea2b9197cbc75507df645faefc}{TIM\+\_\+\+CCMR2\+\_\+\+OC4\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc3d11f2e968752bc9ec7131c986c3a6}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabec127dfbd39286e7467a88e42b0e2a2}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga588513395cbf8be6f4749c140fbf811c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd27b9bdcc161c90dc1712074a66f29d}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad218af6bd1de72891e1b85d582b766cd}{TIM\+\_\+\+CCMR2\+\_\+\+IC3F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac13900fc61a22d5b43f579e5854fa2c}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31d5450ebc9ac6ea833a2b341ceea061}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f92a3f831685d6df7ab69e68181849}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7d7a3c2686a6e31adc1adf2ce65df9}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9696c3da027f2b292d077f1ab4cdd14b}{TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC3\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6fd7591e2de10272f7fafb08cdd1b7b0}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga289328a0304739b4459fa74978be5aa4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80f7d206409bc551eab06819e17451e4}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6690f5e98e02addd5e75643767c6d66}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+PSC\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad51653fd06a591294d432385e794a19e}{TIM\+\_\+\+CCMR2\+\_\+\+IC4F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f59cf5cc82d482d733a365cc7d887c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d5fc8b9a6ea27582cb6c25f9654888c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4dcc1562c0c017493e4ee6b32354e85}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b96de7db8b71ac7e414f247b871a53c}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+2}}~(0x4\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25d0f55e5b751f2caed6a943f5682a09}{TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+3}}~(0x8\+UL $<$$<$ TIM\+\_\+\+CCMR2\+\_\+\+IC4\+F\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1bfc494938e6bc6cecf58fe5200956a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41440b5b66b657da3b56d964d5c98e6b}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2efaf0e7c00e772ba4662978f4793666}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc9d1be96a903e2317f0fc926e74f2e0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9288ac5e548cd27131a8178dbb439148}{TIM\+\_\+\+CCMR3\+\_\+\+OC5M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1114d6b40d2a93c67e6d6e8b3544aeac}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97fd07a7ae92aa6a6b2566d91cbe32fb}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafba30d9baa5e308b080bc7c0bc20b388}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc049a5a0b8a82af4416e64229e5a478}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf78cb1c998cc7cf37399aa471e338ab0}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9317192d013659f6d1708faeeda26922}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a806bf0c14b4a19f160feb99409e41a}{TIM\+\_\+\+CCMR3\+\_\+\+OC5\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edb08af3da878d46153477508fbbbf8}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04ba362e1f4bb4f6e1cc441d2c66c8de}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421f1263c2900e4c952424d5cb062476}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1634df85bbd21e3be7b5d09164d961}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}~(0x1007\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41403a6becee1f75d12757fb922559cb}{TIM\+\_\+\+CCMR3\+\_\+\+OC6M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cf8ce57a967a976fa5a23029743d3cf}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bec0b0b21d7f999ac1296bff0d065ca}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+0}}~(0x0001\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga918d4cefba958f09580585eb55e0c253}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+1}}~(0x0002\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7faa4f85b1118969ec7f596ed986cb56}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+2}}~(0x0004\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff0202c101a1709dbf736a349995e7d1}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+3}}~(0x1000\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+M\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d91bdb4d4c027143628767929f996b9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43e090b350a0cf1c09071d94970f5f9}{TIM\+\_\+\+CCMR3\+\_\+\+OC6\+CE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f494b9881e7b97bb2d79f7ad4e79937}{TIM\+\_\+\+CCER\+\_\+\+CC1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga871be5249ffb7666a32f4e2e60e50a8c}{TIM\+\_\+\+CCER\+\_\+\+CC1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ca0aedba14241caff739afb3c3ee291}{TIM\+\_\+\+CCER\+\_\+\+CC1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3006ecce72e486321261536ae385732f}{TIM\+\_\+\+CCER\+\_\+\+CC1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga813056b3f90a13c4432aeba55f28957e}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f84300589fc23c7ad7c688b77adffd6}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga403fc501d4d8de6cabee6b07acb81a36}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22ca6b2d577776a67d48e9a7e1863700}{TIM\+\_\+\+CCER\+\_\+\+CC1\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76392a4d63674cd0db0a55762458f16c}{TIM\+\_\+\+CCER\+\_\+\+CC2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91010bed31fbd01d7013fe9be759b215}{TIM\+\_\+\+CCER\+\_\+\+CC2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3136c6e776c6066509d298b6a9b34912}{TIM\+\_\+\+CCER\+\_\+\+CC2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f10f70479dce9444a304a58dfa52e1}{TIM\+\_\+\+CCER\+\_\+\+CC2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a784649120eddec31998f34323d4156}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga395e49f88082d5e2144801c98047e03b}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga387de559d8b16b16f3934fddd2aa969f}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b294ed91060a15ee77651cd8e688e70}{TIM\+\_\+\+CCER\+\_\+\+CC2\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da114e666b61f09cf25f50cdaa7f81f}{TIM\+\_\+\+CCER\+\_\+\+CC3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga800a18a966d63d71dfc6cf7e3c18ca08}{TIM\+\_\+\+CCER\+\_\+\+CC3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6220a5cd34c7a7a39e10c854aa00d2e5}{TIM\+\_\+\+CCER\+\_\+\+CC3P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647aadf30c1f4c7850a025bce9e264a6}{TIM\+\_\+\+CCER\+\_\+\+CC3\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad46cce61d3bd83b64257ba75e54ee1aa}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34cbf30b58b4fa02ddc7c1bab93420b3}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4029686d3307111d3f9f4400e29e4521}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013c6bc2ba905dea2713cdef67f39c6f}{TIM\+\_\+\+CCER\+\_\+\+CC3\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga940b041ab5975311f42f26d314a4b621}{TIM\+\_\+\+CCER\+\_\+\+CC4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f00da3ce9a145e9c7c0ece18706d05}{TIM\+\_\+\+CCER\+\_\+\+CC4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3faf23dc47e1b0877352d7f5a00f72e1}{TIM\+\_\+\+CCER\+\_\+\+CC4P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22962f81c9abfc88ae30f50b5592d3a7}{TIM\+\_\+\+CCER\+\_\+\+CC4\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41b88bff3f38cec0617ce66fa5aef260}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e263b29e870a454c029f4a825f4f50e}{TIM\+\_\+\+CCER\+\_\+\+CC4\+NP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ee3a244dfa78f27f9e248f142defd0}{TIM\+\_\+\+CCER\+\_\+\+CC5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1aabdb39bf8e7840ea4aa0a6a342650e}{TIM\+\_\+\+CCER\+\_\+\+CC5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8cfe53a9c0e07852a83ec2dd09cbb016}{TIM\+\_\+\+CCER\+\_\+\+CC5P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fb78c4138706b523ac3a879782702c7}{TIM\+\_\+\+CCER\+\_\+\+CC5\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga325a9db5038e4031b332099f9a0c990d}{TIM\+\_\+\+CCER\+\_\+\+CC6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef4ea79463170df9a037e2582631e03}{TIM\+\_\+\+CCER\+\_\+\+CC6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80cc5355d63f2bcf28a31921e2a165e7}{TIM\+\_\+\+CCER\+\_\+\+CC6P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50ce2c07d9587bf60ca858a9d14b555c}{TIM\+\_\+\+CCER\+\_\+\+CC6\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bc45c0315de82c1c3a38a243bcd00fc}{TIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac54bb0107f222981fe8c8416af521fd0}{TIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9060f1ca4c5df1ab6e70af699ac71a16}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31400d488e545a45eba6e90e0958c069}{TIM\+\_\+\+CNT\+\_\+\+UIFCPY\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaefb85e4000ddab0ada67c5964810da35}{TIM\+\_\+\+PSC\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacff3a421342fafac2e25421084bd85df}{TIM\+\_\+\+PSC\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace50256fdecc38f641050a4a3266e4d9}{TIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166174bde137aa84aec495eef6907ed3}{TIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcef8f28580e36cdfda3be1f7561afc7}{TIM\+\_\+\+RCR\+\_\+\+REP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e8380ec8ac6138f401fa53833978fc}{TIM\+\_\+\+RCR\+\_\+\+REP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac927cc11eff415210dcf94657d8dfbe0}{TIM\+\_\+\+CCR1\+\_\+\+CCR1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1052d30a540b5332d39cc9e1e23587bb}{TIM\+\_\+\+CCR1\+\_\+\+CCR1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga751e5efd90bdd1fd5f38609f3f5762ba}{TIM\+\_\+\+CCR2\+\_\+\+CCR2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ef3300e4399d1b036c2e28061d9dd1}{TIM\+\_\+\+CCR2\+\_\+\+CCR2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e85064d37d387851e95c5c1f35315a1}{TIM\+\_\+\+CCR3\+\_\+\+CCR3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3983e861f1f4418bf3df69d263550024}{TIM\+\_\+\+CCR3\+\_\+\+CCR3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15c9dd67a6701b5498926ae536773eca}{TIM\+\_\+\+CCR4\+\_\+\+CCR4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e2e10599fa35e837f604584c742551f}{TIM\+\_\+\+CCR4\+\_\+\+CCR4\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a4e24f3276f4c908874940657dc7e7}{TIM\+\_\+\+CCR5\+\_\+\+CCR5}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0f5145f8b7d32afc9558b07c0dc5e4a}{TIM\+\_\+\+CCR5\+\_\+\+CCR5\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadce130a8f74c02de0f6e2f8cb0f16b6e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e7707fe708a5d704159008c77655f7b}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C1\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66b51c31aab6f353303cffb10593a027}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22b6fd57d6e5600ce69a758e54ffdb98}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C2\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf84ef0edc60a2bb1d724fd28ae522e}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ea9e79e0528eefb3b45918774246531}{TIM\+\_\+\+CCR5\+\_\+\+GC5\+C3\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac811f82d51257abd39a3ade0b7e2d990}{TIM\+\_\+\+CCR6\+\_\+\+CCR6}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf3f84efc6a97c06036734752c90b890}{TIM\+\_\+\+CCR6\+\_\+\+CCR6\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcf985e9c78f15e1e44b2bc4d2bafc67}{TIM\+\_\+\+BDTR\+\_\+\+DTG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c52bd0a743ce97111f4f7210f4f0875}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b575cca31b0e22ef1d5b842aa162bfc}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f33ae1e9b7847a60032a60d0cc7f81d}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f06a132eba960bd6cc972e3580d537c}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7868643a65285fc7132f040c8950f43}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga503b44e30a5fb77c34630d1faca70213}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a12ecb0a8dd21bc164d9a345ea564f}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+5}}~(0x20\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d418cbd0db89991522cb6be34a017e}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+6}}~(0x40\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac945c8bcf5567912a88eb2acee53c45b}{TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+7}}~(0x80\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+DTG\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e4215d17f0548dfcf0b15fe4d0f4651}{TIM\+\_\+\+BDTR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c7b82190b30d879c3c7b3a46b9ab82}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd1736c8172e7cd098bb591264b07bf}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+0}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga756df80ff8c34399435f52dca18e6eee}{TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+1}}~(0x2\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1cf04e70ccf3d4aba5afcf2496a411a}{TIM\+\_\+\+BDTR\+\_\+\+OSSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05ff8c5f843f6587554de55163a0f420}{TIM\+\_\+\+BDTR\+\_\+\+OSSI\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9435f36d53c6be1107e57ab6a82c16e}{TIM\+\_\+\+BDTR\+\_\+\+OSSR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga396c60115df4f4f217ae3b2df15d130c}{TIM\+\_\+\+BDTR\+\_\+\+OSSR\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74250b040dd9fd9c09dcc54cdd6d86d8}{TIM\+\_\+\+BDTR\+\_\+\+BKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2272c6e4c575623c1f46f482cd957415}{TIM\+\_\+\+BDTR\+\_\+\+BKE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3247abbbf0d00260be051d176d88020e}{TIM\+\_\+\+BDTR\+\_\+\+BKP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga101b7d11ccc8db986ee394ec26167130}{TIM\+\_\+\+BDTR\+\_\+\+BKP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59f15008050f91fa3ecc9eaaa971a509}{TIM\+\_\+\+BDTR\+\_\+\+AOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9f2a293cb57e4e53908ff3968b44eda}{TIM\+\_\+\+BDTR\+\_\+\+AOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga277a096614829feba2d0a4fbb7d3dffc}{TIM\+\_\+\+BDTR\+\_\+\+MOE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaead4c63fdacf9c85e3c997275649aa8e}{TIM\+\_\+\+BDTR\+\_\+\+MOE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2be17c432a12ce3ec4a79aa380a01b6}{TIM\+\_\+\+BDTR\+\_\+\+BKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0a7d2ec92bc1d9f2380f35ec05f17b4}{TIM\+\_\+\+BDTR\+\_\+\+BKF\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb338853d60dffd23d45fc67b6649705}{TIM\+\_\+\+BDTR\+\_\+\+BK2F}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5227d19ecfa2559de4271672ed8c3e75}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+F\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50aff10d1577a94de8c4aa46cd2cbdb5}{TIM\+\_\+\+BDTR\+\_\+\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga910d00d0c755277ce1f85e74cdd2ef93}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94911ade52aef76f5ad41613f9fc9590}{TIM\+\_\+\+BDTR\+\_\+\+BK2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b1760db2566652821d0c0853b898049}{TIM\+\_\+\+BDTR\+\_\+\+BK2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf9051ecac123cd89f9d2a835e4cde2e}{TIM\+\_\+\+DCR\+\_\+\+DBA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga603bd90bfdd7e08fb4c749c926ae8d0d}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaaf610e5fe4bb4b10736242df3b62bba}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a0185643c163930e30f0a1cf5fe364e}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa5a89b93b97b0968a7d5563a18ab9d1}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105f44ff18cbbd4ff4d60368c9184430}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bc4b6dd7265dee2857f23d835b2dc}{TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBA\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9e197a78484567d4c6093c28265f3eb}{TIM\+\_\+\+DCR\+\_\+\+DBL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d5bc5ed6177c1603a35d52918e5068}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga677195c0b4892bb6717564c0528126a9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+0}}~(0x01\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad427ba987877e491f7a2be60e320dbea}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+1}}~(0x02\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga369926f2a8ca5cf635ded9bb4619189c}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+2}}~(0x04\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f1ec849c41d1abd46c528a4ac378c03}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+3}}~(0x08\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga607d7b87b1b4bf167aabad36f922a8f9}{TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+4}}~(0x10\+UL $<$$<$ TIM\+\_\+\+DCR\+\_\+\+DBL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afa2fc02bcd75c15122c4eb87d6cf83}{TIM\+\_\+\+DMAR\+\_\+\+DMAB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5d6d71391fa416ce5c1aa65e459d92a}{TIM\+\_\+\+DMAR\+\_\+\+DMAB\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13517c95152ed365bbad78589637140b}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80db36658ca2db54e2a532642dee2abf}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13517c95152ed365bbad78589637140b}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb672043f414e3b80af53f6e695d8a8f}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8a0005b6512395f886a266b9c44f644}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be6bda4331260c3456e8ff9e0595577}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f5fe810de3da8f0131b5224f8fef261}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be6bda4331260c3456e8ff9e0595577}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c730eb1e56a4f23acf9303cd1b712d1}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164c510724b8acd6499fd3bfc60cda24}{TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd117ef11ab350d17d484c834bcfccd6}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001fc39f08ec583f846e9d2c43ccad24}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd117ef11ab350d17d484c834bcfccd6}{TIM1\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654a4cb8881d7bc47550d3634d006c6}{TIM1\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa036fc63b1119b12e72cd11457ca919d}{TIM1\+\_\+\+OR2\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3654a4cb8881d7bc47550d3634d006c6}{TIM1\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48237be7e2da8ce840db9dcdfe11a2}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97c8afd92b2384b9b651fc04275868b9}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b48237be7e2da8ce840db9dcdfe11a2}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ae85d9a294685e8774a97542d50151}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b023ff0a9d7c8ee3adf0c0d1f6ab522}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ae85d9a294685e8774a97542d50151}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc3ee48ca06caa55df495f0938ad28b}{TIM1\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga105fbbf5962cac2bcf8bd19c9f68d486}{TIM1\+\_\+\+OR2\+\_\+\+BKDF1\+BK0E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacc3ee48ca06caa55df495f0938ad28b}{TIM1\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2865ad1339aecb4ca8784c3db52828}{TIM1\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabe7d0e3623f9036737fa080d52338d0}{TIM1\+\_\+\+OR2\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f2865ad1339aecb4ca8784c3db52828}{TIM1\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11296965ae4de06303029783193f01c9}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f0180d3103bac6b5c0ddbf4aa77d8b0}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga11296965ae4de06303029783193f01c9}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10cacc0c85c976ca1f2871b2533f913}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga004086ecac9e73832deec432af15729e}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10cacc0c85c976ca1f2871b2533f913}{TIM1\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa633677607a634714722350b9a73c16}{TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c6d08378a578b8ad9f96b7c2da1497e}{TIM1\+\_\+\+OR2\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa633677607a634714722350b9a73c16}{TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3e052514c680e12126447d91e19545}{TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15caaa7b378d53ceabd4e0cab403ab36}{TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71f9f2e69302de08d2482c03fda79491}{TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM1\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43af5cfc71b33722bfb62a198f8f7983}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4115a1f85d4967a2812a9d2c2a8e3ed4}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43af5cfc71b33722bfb62a198f8f7983}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb94c99778a309a8fcc85a8693ae4f4}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03ae5e8df611d9d1ca9cb46c5b5d0c4a}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeb94c99778a309a8fcc85a8693ae4f4}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4f16034cfcb9dffecba46a8a396dab}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7747fb2808f52869451f0057eecd128}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e4f16034cfcb9dffecba46a8a396dab}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK1\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b8bbb91eaca2be2ca7c1b94ecdfe5}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd46840eab08a0b8260692a5f2c44fd8}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea5b8bbb91eaca2be2ca7c1b94ecdfe5}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94398f71f5f00be4ede698de370a478}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00a7292279f4e565caec40822bcdb913}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae94398f71f5f00be4ede698de370a478}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4bbd23e5869967e2e8d0f69b9da0d88}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga457677f5d24a5a86b7ade31d769b6ca5}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4bbd23e5869967e2e8d0f69b9da0d88}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040eec0b71b179c4a4168c8004a22d62}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc1ed7ad3b9838e4c60cb0839c207e45}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga040eec0b71b179c4a4168c8004a22d62}{TIM1\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcca7dea560b28084fd169676a1b518}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga537af6fd3a4e434592ac476a16d559f6}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fcca7dea560b28084fd169676a1b518}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95b0dbabb0c719e3f98e767b6073286b}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec457fd138e4471f3243e46fc66f0f9d}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC2\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a00af7caa92d3be975aa3a00e9d0f0}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga431616354063fc634d0710b8424cee8c}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41a00af7caa92d3be975aa3a00e9d0f0}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740525efc666cd11b8f3064e481a21fb}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabea7362ca6903f221bd2a871dd7750c}{TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+ETR\+\_\+\+ADC3\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM8\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0435b54b97a8bbb36330d4f05ea8cf}{TIM8\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e87452f690eb45a0610bb81075e7b09}{TIM8\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a0435b54b97a8bbb36330d4f05ea8cf}{TIM8\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62bcd33d90276927afd81c66efea24}{TIM8\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea0616b633f11946ced98c318b601311}{TIM8\+\_\+\+OR2\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62bcd33d90276927afd81c66efea24}{TIM8\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef0ff486abd1482a15119b1c4890e5}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2be43aee91a7d0f52013246051ee52}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabeef0ff486abd1482a15119b1c4890e5}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6af69cb609f95a0d32af66ae9d0293}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dba06de347c7f9fc0f7243c79f45926}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec6af69cb609f95a0d32af66ae9d0293}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3b2dc605f8bdae72e6fe300ea939a4}{TIM8\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga833194b1fa2a418603025f66d588adb6}{TIM8\+\_\+\+OR2\+\_\+\+BKDF1\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d3b2dc605f8bdae72e6fe300ea939a4}{TIM8\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701d72637dda4919eb2406cd2d36fb5a}{TIM8\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga649f5aec8c8dfd17202a4c7ef59f3139}{TIM8\+\_\+\+OR2\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga701d72637dda4919eb2406cd2d36fb5a}{TIM8\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedadbb94dce6ac23dee427200db9d337}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga869ca8f62a8b3735f3965daf70840382}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedadbb94dce6ac23dee427200db9d337}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd214f934aae18396855453f487e855d}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga364670b10ec6142e389f96bc9f065fd9}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd214f934aae18396855453f487e855d}{TIM8\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e8099c24e859808b7fca33e00ecbf}{TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57dae8c49daade56feac5711c746f62e}{TIM8\+\_\+\+OR2\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e5e8099c24e859808b7fca33e00ecbf}{TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae69f949a96f3dc24de20039b63e84bc0}{TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4e8e5764021199225d28e8f81f1a79f}{TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38b0119cc7def59e64f203342fbbbbcb}{TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM8\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60e6ce76b4eca20259cfae7b416986d}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a9f78ef4f9dc874fb28087c7851fd4}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+INE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad60e6ce76b4eca20259cfae7b416986d}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+INE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e6371da862119ff0eab3bd4c7ac4d9}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2009d9612205ab93f4af64b630497196}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0e6371da862119ff0eab3bd4c7ac4d9}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ec8c58d3b01a4248aea10b58c6e1718}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacef10ea5a917d9f3f1f295eaae7a0b7a}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ec8c58d3b01a4248aea10b58c6e1718}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK3\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f365047743074a79406359a13baeae8}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7975e3712d476aa1ce0b308f3f8622c0}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f365047743074a79406359a13baeae8}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+DF1\+BK3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ff5bf059ca13d8273a98d02c79ae26}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga410e2a7a3bf186168a4b17b4ff114cb5}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+INP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4ff5bf059ca13d8273a98d02c79ae26}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+INP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f17642f5d83cbd020ae43f628527057}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca5016a00f24821091434f661c050a4d}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f17642f5d83cbd020ae43f628527057}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb496e9c6c254498a03ae3800fbc4f1}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ebf9ef92abd0f069b5a6d7729fcf3a9}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cb496e9c6c254498a03ae3800fbc4f1}{TIM8\+\_\+\+OR3\+\_\+\+BK2\+CMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM2\+\_\+\+OR1\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052ac237aef85f34231ca70c2c91f07e}{TIM2\+\_\+\+OR1\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM2\+\_\+\+OR1\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93ad5a77c7014fe88ebfc4a69d8ebbac}{TIM2\+\_\+\+OR1\+\_\+\+ITR1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga052ac237aef85f34231ca70c2c91f07e}{TIM2\+\_\+\+OR1\+\_\+\+ITR1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM2\+\_\+\+OR1\+\_\+\+ETR1\+\_\+\+RMP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73fe216e2c8d0f47e8216d91caa5192e}{TIM2\+\_\+\+OR1\+\_\+\+ETR1\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM2\+\_\+\+OR1\+\_\+\+ETR1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47e58f8120c28e0008b40fc2d19ebf2f}{TIM2\+\_\+\+OR1\+\_\+\+ETR1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73fe216e2c8d0f47e8216d91caa5192e}{TIM2\+\_\+\+OR1\+\_\+\+ETR1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db3d61483676ee0ae0834ae3e3d429}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacfeaa3e1e6c9e058134ea3f83dc2c71}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5db3d61483676ee0ae0834ae3e3d429}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7588d98b96a166d39ea3af92e1946719}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4192bd67852ce52f4019a9d73078a9d3}{TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM2\+\_\+\+OR1\+\_\+\+TI4\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064340baf49dd95f23752e2b51e3264a}{TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9132eea26770c23e0b83fc243afbb4e2}{TIM2\+\_\+\+OR2\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga064340baf49dd95f23752e2b51e3264a}{TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c7ea71dea5786423b7988f01826f63a}{TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga808384f5fcc3145d60293f265cdf3d88}{TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaef661c05214e3a3d2d0b9eb13cd6b2e1}{TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM2\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86df9ca8f589a8fe7dfa1b3bafcbbc41}{TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa673a88a8d434bf0cde8777610e16205}{TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86df9ca8f589a8fe7dfa1b3bafcbbc41}{TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7422844f45c8eaef978f4ef64276b471}{TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf60f828fa327fc7d7aaeebc2d2723d6}{TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM3\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d0daf4ac8909ee77846dc58df8ee82}{TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9d9e06137fe7f3b57ac7bda42020b4c}{TIM3\+\_\+\+OR2\+\_\+\+ETRSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56d0daf4ac8909ee77846dc58df8ee82}{TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3099e91b4a6cf8936a4ece90470b6c4a}{TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+0}}~(0x1\+UL $<$$<$ TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd6e6548a9b0c888007d81f720a5a7d6}{TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+1}}~(0x2\+UL $<$$<$ TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga426a02a1626547c1391257cb3fabee89}{TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+2}}~(0x4\+UL $<$$<$ TIM3\+\_\+\+OR2\+\_\+\+ETRSEL\+\_\+\+Pos)
\item 
\#define {\bfseries TIM15\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04847c4ed3247807b1358bb20edea2a0}{TIM15\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa76bfd8c341575564a9dbf80be11b818}{TIM15\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04847c4ed3247807b1358bb20edea2a0}{TIM15\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba9bb13c468c1b475e31fe2d92bee58}{TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafafce5dffb43b8d6ab3c943f2bc2be41}{TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ba9bb13c468c1b475e31fe2d92bee58}{TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1926214375f168b36bed2031900c55d0}{TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45dd1d15644877f49e413aacdf3ea0b8}{TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ TIM15\+\_\+\+OR1\+\_\+\+ENCODER\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b971f00e3179f9d64e4f60ddcb92f6}{TIM15\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga166286208dfebf43cc128e2ec8b0d7b8}{TIM15\+\_\+\+OR2\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b971f00e3179f9d64e4f60ddcb92f6}{TIM15\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5931ec5aff899a54dec49f0b0eb567ad}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf90738725f0e9639678014ec335f506b}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5931ec5aff899a54dec49f0b0eb567ad}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5796550d6b67bb4b98c8307e18884b6}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c864d26aeee88a10cadddfe3601aa96}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5796550d6b67bb4b98c8307e18884b6}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a417355de3b5a57f5338ac651f321}{TIM15\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae14716b031f2bef82187a97f9dfa37ec}{TIM15\+\_\+\+OR2\+\_\+\+BKDF1\+BK0E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac30a417355de3b5a57f5338ac651f321}{TIM15\+\_\+\+OR2\+\_\+\+BKDF1\+BK0\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050af69b7b009c8f2fe65f2b2854e847}{TIM15\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga821042ac7091ca161b708a15170ee20a}{TIM15\+\_\+\+OR2\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga050af69b7b009c8f2fe65f2b2854e847}{TIM15\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e0475b176b1b008e91b0f604a6fd45}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafec81c7dc2ec069a162b684ea64ee83}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68e0475b176b1b008e91b0f604a6fd45}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428f9090a82ceb8ba66946b976700011}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad31c67945e9694f52e37da35974ed011}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428f9090a82ceb8ba66946b976700011}{TIM15\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337d5748f0372b4ad8d1f661cf8b7f96}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f58a3982e5eb51ad70981e7cd943e02}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga337d5748f0372b4ad8d1f661cf8b7f96}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7594e3dcaf59a34b5c6fdac1518a425e}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20ec6a97a69d7492a26cc6240d2d9f8f}{TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM16\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c584ac453cd70a8066d1f8b7820595}{TIM16\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b84463aab08cfc4adf6a772e2ab8709}{TIM16\+\_\+\+OR2\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59c584ac453cd70a8066d1f8b7820595}{TIM16\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19457f92b827b9cf5c7d523f72220b93}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63b58b08a5cdb5465d7c71bc4bb7cbd4}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19457f92b827b9cf5c7d523f72220b93}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63018762bde545b1030f84a4f764b5d}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga513f2292959ebe1e42270fda45c32259}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad63018762bde545b1030f84a4f764b5d}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKDF1\+BK1\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd7dedb4b2c91f68597a0d1b4637ed2}{TIM16\+\_\+\+OR2\+\_\+\+BKDF1\+BK1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKDF1\+BK1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7648fc6abac2ced5240338289d829a91}{TIM16\+\_\+\+OR2\+\_\+\+BKDF1\+BK1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fd7dedb4b2c91f68597a0d1b4637ed2}{TIM16\+\_\+\+OR2\+\_\+\+BKDF1\+BK1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0479002b542d72c1940d2ec93c362c49}{TIM16\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga409afb83345e23760415c928e8507cd0}{TIM16\+\_\+\+OR2\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0479002b542d72c1940d2ec93c362c49}{TIM16\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f714a6a07d3fca370ec34b075dd2e}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06ce1876c73dc7f1cf542559acb0c05b}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga870f714a6a07d3fca370ec34b075dd2e}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9f1997ac97d7a99cbabd1005840746}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21101ba4d03e7a34d8bdb93599079e48}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf9f1997ac97d7a99cbabd1005840746}{TIM16\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15dbd578e33acb78fb423bb3561782dd}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657be07a1106b5a2efbe304a13675542}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15dbd578e33acb78fb423bb3561782dd}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19153e63351a1f8c36766d6f8e6b802c}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+0}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0d8646efede31a45aaf957a1f1619e2}{TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+1}}~(0x2\+UL $<$$<$ TIM17\+\_\+\+OR1\+\_\+\+TI1\+\_\+\+RMP\+\_\+\+Pos)
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc66b0b8f433c074ecb8350bbbf6c1ed}{TIM17\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08518538f281192b6650e1a9ac00e7c2}{TIM17\+\_\+\+OR2\+\_\+\+BKINE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc66b0b8f433c074ecb8350bbbf6c1ed}{TIM17\+\_\+\+OR2\+\_\+\+BKINE\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa399dbc2de192491e4c2d0e983fa00c2}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga120c7fa174a8cec625ec966414b93e9b}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa399dbc2de192491e4c2d0e983fa00c2}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30436bb95450692afeb2027a72e0f2b}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20b0f575b146819103b4025891ce3fe9}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad30436bb95450692afeb2027a72e0f2b}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e697aef8ae8b25706919e08be407f27}{TIM17\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8914458a3642e9adc4730a8cac4d0e2}{TIM17\+\_\+\+OR2\+\_\+\+BKDF1\+BK2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e697aef8ae8b25706919e08be407f27}{TIM17\+\_\+\+OR2\+\_\+\+BKDF1\+BK2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c0b065c02467fb05ecc8d59d71702}{TIM17\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a18f5fd0fb32bc54e2acac2d575dbf8}{TIM17\+\_\+\+OR2\+\_\+\+BKINP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf95c0b065c02467fb05ecc8d59d71702}{TIM17\+\_\+\+OR2\+\_\+\+BKINP\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542a483d8f00c71458745998456cbf56}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61fb7d08d969730c0860f64f9cebbd10}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP1P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga542a483d8f00c71458745998456cbf56}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP1\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210a847308affbac3ce8dd5a96fba6d}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga104155dec98f69105343a104f61a0ceb}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP2P}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3210a847308affbac3ce8dd5a96fba6d}{TIM17\+\_\+\+OR2\+\_\+\+BKCMP2\+P\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad268979549e2ab5d4e0227e37964e29}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd7e374f2dc01057c4b2b4a073de293}{LPTIM\+\_\+\+ISR\+\_\+\+CMPM\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dca1da3466dc935eebf232c120a42f7}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga738f282188e8958763a12993436b396b}{LPTIM\+\_\+\+ISR\+\_\+\+ARRM\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6fe3ef932a42040b0f9530eae1d014}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe7231122f4aa937f6e5496f9a375032}{LPTIM\+\_\+\+ISR\+\_\+\+EXTTRIG\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3cad30aa68cb71dd75c78c01ee3ae870}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3fa25d178519d9d1e07d0a8dd33d5d81}{LPTIM\+\_\+\+ISR\+\_\+\+CMPOK\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab444687af1f8f9863455191ad061a1d1}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaaa9e9c0a0295592da0aa99997aa10a}{LPTIM\+\_\+\+ISR\+\_\+\+ARROK\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5c22c593384daf21fbf0648c7157609}{LPTIM\+\_\+\+ISR\+\_\+\+UP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga517db9f5fee8e5be22e9ed9de34338d7}{LPTIM\+\_\+\+ISR\+\_\+\+UP\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae419eeabea5979ae2658ab6597cb8223}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6924a3b6ec9a7541387f1d40e0726abd}{LPTIM\+\_\+\+ISR\+\_\+\+DOWN\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a73f097347bc05382105a527ee7f2e}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d0e27b84a9db60669043f14f3d89ec8}{LPTIM\+\_\+\+ICR\+\_\+\+CMPMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf43a4be174c9303faef371ec31ab44c}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7a9b52575f7bb462d282dab0754c0fc}{LPTIM\+\_\+\+ICR\+\_\+\+ARRMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bdc0939c831c305f180c9d1518b852f}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe35b22bd38a6b942b777a1ee9fb0c63}{LPTIM\+\_\+\+ICR\+\_\+\+EXTTRIGCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga407e8ab4f0c1dfdca950ca20c5f2527d}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3023d4f15c022e8a57d9d499423efbd6}{LPTIM\+\_\+\+ICR\+\_\+\+CMPOKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e0e5526e60b99a2a4958145207bff7d}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46450f790d87d73e5159faeecd99d226}{LPTIM\+\_\+\+ICR\+\_\+\+ARROKCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cea7a7a350f428dc1255dd6d143969}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5829e2bd6ea624ccbcb9724f03e9a1d}{LPTIM\+\_\+\+ICR\+\_\+\+UPCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d337943cd5849f0b67df2bae113ffe}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28120f6c8dc80f5014fb7fe6fedc6d73}{LPTIM\+\_\+\+ICR\+\_\+\+DOWNCF\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84f1c6ec830c564596756452fac0f057}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4ab547325c45d174b52dab47fb10ae3}{LPTIM\+\_\+\+IER\+\_\+\+CMPMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabddf28358beda70d5cabb8bbd2f7acd7}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6521147a135322a518bbf0bf60c394d}{LPTIM\+\_\+\+IER\+\_\+\+ARRMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2214a5cacaee65aa8487788edac8d1}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a5799cd746b83f50ce3cc0e5e432f56}{LPTIM\+\_\+\+IER\+\_\+\+EXTTRIGIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac117a13cff0f470f7e9645e479301684}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50650b47231f11edf550ffcbc0c510a7}{LPTIM\+\_\+\+IER\+\_\+\+CMPOKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e16757ed47e0ee03238f7ac41f54119}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac72d70b2dafa3445301ce2907ba39b3}{LPTIM\+\_\+\+IER\+\_\+\+ARROKIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f4fea67fb509ddc013229335c241211}{LPTIM\+\_\+\+IER\+\_\+\+UPIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga647df93a691567bdda645f15e5dbf0b3}{LPTIM\+\_\+\+IER\+\_\+\+UPIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e63fa15734a5d03c1879752ac4ea3e4}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf0d38445df80d079702aae01174e30}{LPTIM\+\_\+\+IER\+\_\+\+DOWNIE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51756ab9cdc0e908f6f272ccc3e221a}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f72372ea98b1648628c895894c613a2}{LPTIM\+\_\+\+CFGR\+\_\+\+CKSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b93ee347b6a137a97020e71fe2a44ff}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47dbd26a12c5443fd0955647b4d39a93}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6779ec640b23cf833dd2105b8a220af5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad084d831c97bad9c75bc5fb870f4c605}{LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKPOL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga967fdd5160e383d5740de6c393ae76a5}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff87664b8380f74d415c408fac75d8ef}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d8880e8aa2748a1c125bb93711f764d}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafbe9abc3d0f44a37db62172a80afdb9}{LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+CKFLT\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fbec2ad1910a83bb7ffbf4f2f9ade9c}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0bc1fc6d1ba7310a96dc3e40e94cf1}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0c0cb2093b00a0e32bc31f71c946c9d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014ecb2c212432123a6ee2a01dfc4cce}{LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRGFLT\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd72b0a5dbce113393e4d367b49f5d0c}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadae330680ff9e06c3d69b55523ad85e5}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54ff2bff54f5ff370979c5310f60c16}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dee510fa2963d13fdf4aa81bb995e9a}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga703c870efbbe78646002653cf2333a74}{LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+2}}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRESC\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga519aa19bd79204f1eb94a1d378655634}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga206eab17762f56791b93d8c3ec9c5f15}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga268e349e4278ec2f405603d1bc82eb2d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c3ef431ee899309d6a8b518fc8af88}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3470980d3523263818a124f1642fbbdc}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+2}}~(0x4\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGSEL\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf1ffffa1a91f49efb93dc6a1571ea4}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30f58ca145e568f4be8eadfd7b3f0b6d}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e2a7ee9793909a72ca469ac52cebf6f}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga533f47720800bf4619d3f576043b6ce9}{LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TRIGEN\+\_\+\+Pos)
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ca64047a63144f4d0d4663d1d6ee6da}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9f05dd8291e7351c085cf9fc2549c76}{LPTIM\+\_\+\+CFGR\+\_\+\+TIMOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21d04d4b6c31e68728a6c515aa36571c}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacab9d7a59b17326ad6cedabb70c0faf3}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf953b0b77f31228a0ddac549eb0b470e}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9cccc4a18860c1b4a1500945b0dc6d7}{LPTIM\+\_\+\+CFGR\+\_\+\+WAVPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5dc1fa00988177012c9cb933e50db5d}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ab0c368193e5c00b8961d10f4c9e51}{LPTIM\+\_\+\+CFGR\+\_\+\+PRELOAD\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360d483b0d8b2a36bf8634319cf3c4a0}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga347fd1dcb47397008e30d1c1f371361a}{LPTIM\+\_\+\+CFGR\+\_\+\+COUNTMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd13a5203732ee6743bf9025ad9f9172}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27f19afb5440831244036ec045d842ab}{LPTIM\+\_\+\+CFGR\+\_\+\+ENC\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a1f4b2d79870055c5c7b622a301ad73}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bf077af8a00be1e670e37294915fd2a}{LPTIM\+\_\+\+CR\+\_\+\+ENABLE\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0c59145554d8bfa0d636f225a932514}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9c4bdf05747cce9157336fa8399b7e8}{LPTIM\+\_\+\+CR\+\_\+\+SNGSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c8912f46b6f529d6c632ad2de408ff3}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04b4aa158a5189ff3981bcccb9756e1}{LPTIM\+\_\+\+CR\+\_\+\+CNTSTRT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0da614536f546b3420c0801d6df70f}{LPTIM\+\_\+\+CMP\+\_\+\+CMP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d9327679862c756efafdbb860dcb394}{LPTIM\+\_\+\+CMP\+\_\+\+CMP\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac708b2613ec085499446b969b89e90eb}{LPTIM\+\_\+\+ARR\+\_\+\+ARR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c5a1383d56848f5030c2c2557f8621a}{LPTIM\+\_\+\+ARR\+\_\+\+ARR\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b069fc9f9436dbc473cee09bb67aae}{LPTIM\+\_\+\+CNT\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf423bd32750bf9bda6194a024f9815b8}{LPTIM\+\_\+\+CNT\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09277ff64d91eb2fdf28cbd8ebcc98e4}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Msk}}~(0x3\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga124f0c6d21ae7a3be7d9db1d8b22676d}{LPTIM\+\_\+\+OR\+\_\+\+OR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09277ff64d91eb2fdf28cbd8ebcc98e4}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9be41dfe8310f51f1db3554b438adff}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+0}}~(0x1\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga686096d3d97e19825b09f8804d9aae99}{LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+1}}~(0x2\+UL $<$$<$ LPTIM\+\_\+\+OR\+\_\+\+OR\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fa9eb21f742da9d30243c271f8d874}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6feb7a7d13ffb5a2811aa35c8abed1ed}{COMP\+\_\+\+CSR\+\_\+\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8fa9eb21f742da9d30243c271f8d874}{COMP\+\_\+\+CSR\+\_\+\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3667d685168e6956c9fb211a2aaef436}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf36b6dbc30dfce81263126777bbbce8}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3667d685168e6956c9fb211a2aaef436}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9116e6ea53c492fd022a930dfb14263e}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea5304f1c3b278797ad08d7b9aa2991}{COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+PWRMODE\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3e4c32368ad500afd1021d6623f587}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa449262c64ece0a455de606c9f559a81}{COMP\+\_\+\+CSR\+\_\+\+INMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c3e4c32368ad500afd1021d6623f587}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67b84e4c0acf3c6431a51be269dae47a}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d5160ed0a32d6f3584aa169408365c9}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc34f6719dcd70004614bd539e686f24}{COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a67a31c95b4bdf4012a98618552e15}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb22cd1cc39fd1ef30722547e35156d3}{COMP\+\_\+\+CSR\+\_\+\+INPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83a67a31c95b4bdf4012a98618552e15}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bab22f1c3d0bf9515d5376822d78679}{COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+INPSEL\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e28164807b418b49b06b5ab06eafff1}{COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae82df5f413cb31966809bae67a827a1e}{COMP\+\_\+\+CSR\+\_\+\+WINMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e28164807b418b49b06b5ab06eafff1}{COMP\+\_\+\+CSR\+\_\+\+WINMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c98a00c578925462109788597d5acbc}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga297fb1e2579f708ccbef154f574105f5}{COMP\+\_\+\+CSR\+\_\+\+POLARITY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c98a00c578925462109788597d5acbc}{COMP\+\_\+\+CSR\+\_\+\+POLARITY\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18879dcbd9305b57fbbe19c35a814d25}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}}~(0x3\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe57b321ccbc7cbef7ab5dba15ec851f}{COMP\+\_\+\+CSR\+\_\+\+HYST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18879dcbd9305b57fbbe19c35a814d25}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga921b78b44b1638adb97b4a3fea45e77a}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2453bf9a390028d42fa48f76169f7036}{COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+HYST\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}}~(0x7\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ca5e2f8219ced485e977823f7ee7413}{COMP\+\_\+\+CSR\+\_\+\+BLANKING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dc4b4a57b305dd3c62816ddb6887ad}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d27cdb63579659d435522a93fdcc2e7}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+0}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7f5db2aa58c949351fc161993bb09a0}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+1}}~(0x2\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa140f4d58c5c6fc1e9e916f5e3c76c71}{COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+2}}~(0x4\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BLANKING\+\_\+\+Pos)
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3da6163b861cedb9170575119387ff9}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a75737ca908efc9732e40c55eca9051}{COMP\+\_\+\+CSR\+\_\+\+BRGEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3da6163b861cedb9170575119387ff9}{COMP\+\_\+\+CSR\+\_\+\+BRGEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a7edae58fccd841ccd1b369c2b7081d}{COMP\+\_\+\+CSR\+\_\+\+SCALEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93fd0442d1f2e4acd7c9c79d28b39c64}{COMP\+\_\+\+CSR\+\_\+\+SCALEN\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110e8535f67740fc403c848f40c1ea13}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7671b4d9a10fb07c0b498725ca65d43f}{COMP\+\_\+\+CSR\+\_\+\+VALUE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga110e8535f67740fc403c848f40c1ea13}{COMP\+\_\+\+CSR\+\_\+\+VALUE\+\_\+\+Msk}}
\item 
\#define {\bfseries COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d68a130c778f413c9af23d146fb6ce}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a926a0b464f05c1f53a783275878832}{COMP\+\_\+\+CSR\+\_\+\+LOCK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10d68a130c778f413c9af23d146fb6ce}{COMP\+\_\+\+CSR\+\_\+\+LOCK\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1add886109d22824bba50d8c8625fe6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544aac1da6f16f4eb187e6851b7711f6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1add886109d22824bba50d8c8625fe6}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMPx\+EN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6329d12755634c84a3c320992866b692}{OPAMP\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6d33d2ae8024a1a502bb78b95541e7d}{OPAMP\+\_\+\+CSR\+\_\+\+OPALPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6329d12755634c84a3c320992866b692}{OPAMP\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434bc9b735428da3ea876a899977e706}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace4143795b876dea67e4192fa697c8eb}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga434bc9b735428da3ea876a899977e706}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa72fbae5aa1316f31bb3561bfee66a39}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f43ef81f58ce9712cfb33753cba5db}{OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf5c45c8d658cc0f0a8f4838ca4fac2}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74ac9ae3fa7fe42f154d0daa42789b29}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbf5c45c8d658cc0f0a8f4838ca4fac2}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0d5b9c273620fd0b3c441d522c415e7}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0fde506981f9a5a0d6a195e25b68d99}{OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+PGGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada380b084108367ad911b476c581f68d}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8d844900337686f187b0d8053dff917}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada380b084108367ad911b476c581f68d}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a48fd6fc77e092ad4573e86fbeb8e1e}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46f1f7f5183b41b90fb25cfe3e920460}{OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cc44b01594db558befcb0e66705480}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1adc457f5800c654905ebe4463082910}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1cc44b01594db558befcb0e66705480}{OPAMP\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585abc89695eadf5e9ead9daf6f6e505}{OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7956ed2599bdd9e6527507e543dd687}{OPAMP\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga585abc89695eadf5e9ead9daf6f6e505}{OPAMP\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d1aeb331c459803aa9d4e036946d7a}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac544abc19652bb44e316ffbbbb9e0a40}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d1aeb331c459803aa9d4e036946d7a}{OPAMP\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a137cd44ef80f8a325c81a1ca3c0e07}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bcad44dbf70db471e1cdc52aa3875be}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a137cd44ef80f8a325c81a1ca3c0e07}{OPAMP\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0d384b28dddc30c24a83de506bc7e7}{OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab43dfcde7f913ed8ad5e35b80c520e37}{OPAMP\+\_\+\+CSR\+\_\+\+CALOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd0d384b28dddc30c24a83de506bc7e7}{OPAMP\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328414fe6c71a3165eda6150246776d2}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd85605b59f2ee6480eb2827aaef113c}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga328414fe6c71a3165eda6150246776d2}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6389025343878e6afceb54420dd2d567}{OPAMP1\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14957d15dd5e94d6b25b76d33648aa59}{OPAMP1\+\_\+\+CSR\+\_\+\+OPALPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6389025343878e6afceb54420dd2d567}{OPAMP1\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260dc269ea3d948dbb77914341a94cc2}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae788656b37f651432c5bcef6bee7ac62}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260dc269ea3d948dbb77914341a94cc2}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5db163e9159eee63ff22c65f2b3c8122}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae2b36dc8b6de131b84834851e196c96}{OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a92fe0af3e9f5c203019c0c1e36d9}{OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c2680694266755ad0385ba97b373a7}{OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1a92fe0af3e9f5c203019c0c1e36d9}{OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae55a237bd750afb8c20f34830fde796e}{OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4298e902251bd492922d21b34e647e}{OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dcb65d95398dda89e0f22d4df4777e0}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac959fd04fc7c379ba199deb057de149a}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3dcb65d95398dda89e0f22d4df4777e0}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae85543e740bfa45a368fb0f1b19bb84}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab519fb03bd18cb416f6236f7ef46ab6e}{OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46af5e984dd50b8329c899c7613aa6af}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc8b31cce17c2748b8e4fe9a28961772}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46af5e984dd50b8329c899c7613aa6af}{OPAMP1\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92e7f86f5e42bcc666a65a4de962ab3}{OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga881edbd6128ecfd2d2d847efa0a4f474}{OPAMP1\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab92e7f86f5e42bcc666a65a4de962ab3}{OPAMP1\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6875a32091a2423091132cecb4033300}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bb40e20f70ede081630648396036a1c}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6875a32091a2423091132cecb4033300}{OPAMP1\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c9db62603b3e6c9f4a27d3ab345cd}{OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5f5e943c33c5ba322326443eef14e60}{OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab28c9db62603b3e6c9f4a27d3ab345cd}{OPAMP1\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799a85e4c65cd1c83a371583e19ff5af}{OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e6b10a105915d63752a8b3a63431b55}{OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga799a85e4c65cd1c83a371583e19ff5af}{OPAMP1\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+CSR\+\_\+\+OPARANGE\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d012fc3998782688ad57c89040fafc}{OPAMP1\+\_\+\+CSR\+\_\+\+OPARANGE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP1\+\_\+\+CSR\+\_\+\+OPARANGE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2033f5185fa86838448591b767fe2905}{OPAMP1\+\_\+\+CSR\+\_\+\+OPARANGE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59d012fc3998782688ad57c89040fafc}{OPAMP1\+\_\+\+CSR\+\_\+\+OPARANGE\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b6654f0c0541272970cda438b44c08}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga989826bfe4bd293f5ee6e9816fb19ce6}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60b6654f0c0541272970cda438b44c08}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f27931eaa9192671edae5606cfa42a9}{OPAMP2\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9655c1723d266efe45afd2d4104edee}{OPAMP2\+\_\+\+CSR\+\_\+\+OPALPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f27931eaa9192671edae5606cfa42a9}{OPAMP2\+\_\+\+CSR\+\_\+\+OPALPM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78edb2456481540f8d87f495010df932}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a14681f8b51e020ec028b9fd8799cec}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga78edb2456481540f8d87f495010df932}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8558ced1ded8967308e18f95fceb2348}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4aaee5846c725d65cda56f7cc1ff320}{OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+OPAMODE\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c84f6eae3947d76bf774307b339662f}{OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43352f64323d276cf241016401694d25}{OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c84f6eae3947d76bf774307b339662f}{OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga000ff3b227857cd7792d4942ff67e8bd}{OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebe5b2940ee5c72cb6cd5661831d5647}{OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+PGAGAIN\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b20a570f5e07676fd2034616e5e494}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga992aee87662e9ce16f20d8b8e1e4aa41}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10b20a570f5e07676fd2034616e5e494}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga342d1c6cab886eda343ea75523c12260}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+0}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce54682cf57c873d8d16049024925d2}{OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+1}}~(0x2\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VMSEL\+\_\+\+Pos)
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f6d503ad7dc06aad619d1075428ae5}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77246620071c627adfd6b8b57f37b1b6}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33f6d503ad7dc06aad619d1075428ae5}{OPAMP2\+\_\+\+CSR\+\_\+\+VPSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e47bb9b3b238748e012b72f56eed47}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4759e9791164fc2981f9c7ea01f26130}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3e47bb9b3b238748e012b72f56eed47}{OPAMP2\+\_\+\+CSR\+\_\+\+CALON\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572569d99f2fb9dab693ceb50e08b5a0}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa298f782dc28b6efb7154619bed7928f}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga572569d99f2fb9dab693ceb50e08b5a0}{OPAMP2\+\_\+\+CSR\+\_\+\+CALSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb953ae136cbd3d5404a452d713d5be}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c3c842e7589141e6fb1d9d047595341}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddb953ae136cbd3d5404a452d713d5be}{OPAMP2\+\_\+\+CSR\+\_\+\+USERTRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9cec22aaafc3a8922b53b90970bc5b}{OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b918288dea1ddce23ebe682f8f5dda7}{OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d9cec22aaafc3a8922b53b90970bc5b}{OPAMP2\+\_\+\+CSR\+\_\+\+CALOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ec1a4d9c84acf7cce79800144e474}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8079cde9e7a527d9591c4dbb683efeb5}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe1ec1a4d9c84acf7cce79800144e474}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce7b29d792d02895287ba75f26c3b6f}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c19df17a3c495840a7496397ae6f620}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce7b29d792d02895287ba75f26c3b6f}{OPAMP\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ee6afd2becb687feb39cf27510a784}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8f8d0998d2220a73ee802943dcfaa9c}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1ee6afd2becb687feb39cf27510a784}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359afd4ec85dd0439573ef8888e0a5eb}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0c77514dae780fb3473a9c000a91f55}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga359afd4ec85dd0439573ef8888e0a5eb}{OPAMP1\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158824342911959b698a3488b95a1a0a}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d28d7a551f1d768fed19ee8f5c5ef8a}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158824342911959b698a3488b95a1a0a}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62651728968a537c2c1d2fecedf800fb}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73bd03c39731a0847da6a983cda5bd05}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62651728968a537c2c1d2fecedf800fb}{OPAMP2\+\_\+\+OTR\+\_\+\+TRIMOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23c3ec9c19dd7999df2612b1b2cbba2}{OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f0c334ecf44311827d064478bd696b5}{OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae23c3ec9c19dd7999df2612b1b2cbba2}{OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b0c2fe21b79f39290e1c6883e2ee0f}{OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacbe54c45d2ce7c1cf7452bb92b49850}{OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1b0c2fe21b79f39290e1c6883e2ee0f}{OPAMP\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feea1690d227c4d99bd26059bf9f3f6}{OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga675d86cb0a8d96bcfdc764eb3477d7b8}{OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9feea1690d227c4d99bd26059bf9f3f6}{OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa639befa5c64622bb55fe5a7a43f7f1d}{OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b1b9c0d64c2a227fb97a5fec2258164}{OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa639befa5c64622bb55fe5a7a43f7f1d}{OPAMP1\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4ef8d544386719bb25679b1ef7a484}{OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ca6ee5e9aad37b23598141b8181895e}{OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4ef8d544386719bb25679b1ef7a484}{OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETN\+\_\+\+Msk}}
\item 
\#define {\bfseries OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2be8e9cb74da2ac40f8721674a3360}{OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2149494af32d1cb3eb70b44de56130c}{OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e2be8e9cb74da2ac40f8721674a3360}{OPAMP2\+\_\+\+LPOTR\+\_\+\+TRIMLPOFFSETP\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+TSCE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ebc5401dd0ab889aad87262c7368af}{TSC\+\_\+\+CR\+\_\+\+TSCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+TSCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4bed81b0f4bfd6fc705bfd0fcf1b97a}{TSC\+\_\+\+CR\+\_\+\+TSCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48ebc5401dd0ab889aad87262c7368af}{TSC\+\_\+\+CR\+\_\+\+TSCE\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6e0b8351215ade6a39b8c98df53d65}{TSC\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+START\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac07da87c403a4cbafed1f4755a8fde2d}{TSC\+\_\+\+CR\+\_\+\+START}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6e0b8351215ade6a39b8c98df53d65}{TSC\+\_\+\+CR\+\_\+\+START\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+AM\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a599fd210bd35a872234ced0f59b3}{TSC\+\_\+\+CR\+\_\+\+AM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+AM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade0929fc68617e66ccbfacd72dedcf06}{TSC\+\_\+\+CR\+\_\+\+AM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421a599fd210bd35a872234ced0f59b3}{TSC\+\_\+\+CR\+\_\+\+AM\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+SYNCPOL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7124e0a0d6e40193ee2700105cbf16e}{TSC\+\_\+\+CR\+\_\+\+SYNCPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SYNCPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66cc52adb88fc4b2ce69ad94c3a5c9ad}{TSC\+\_\+\+CR\+\_\+\+SYNCPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac7124e0a0d6e40193ee2700105cbf16e}{TSC\+\_\+\+CR\+\_\+\+SYNCPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+IODEF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4eb9a941c8bac7df95f1571a511b02d}{TSC\+\_\+\+CR\+\_\+\+IODEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+IODEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44583200695245ec9b9ae0ee6a09f3fb}{TSC\+\_\+\+CR\+\_\+\+IODEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4eb9a941c8bac7df95f1571a511b02d}{TSC\+\_\+\+CR\+\_\+\+IODEF\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17037b85b2ee0c7216d128214aaaa927}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb47d1e1d755553b5c7eb90339a4aea0}{TSC\+\_\+\+CR\+\_\+\+MCV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17037b85b2ee0c7216d128214aaaa927}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae35e6d62c7af6a159fcc04a7a524eff5}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+0}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95311743cb5fe9d1037f57edc3666548}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+1}}~(0x2\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb9a6d5a4a9e02bf3a0ec1af61249e49}{TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+2}}~(0x4\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+MCV\+\_\+\+Pos)
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d91b2f01e1f5db927d9f0c8ee1e8a}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Msk}}~(0x7\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae47718eaf04b8c134760ff95b3b1a2b7}{TSC\+\_\+\+CR\+\_\+\+PGPSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga884d91b2f01e1f5db927d9f0c8ee1e8a}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce4a4a0c8479093ee5022b4b9b9956e}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+0}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55e2bfd176fe1ca0ed654bf31abac178}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+1}}~(0x2\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef6afc810b582aee3a1c03afdf4e35c}{TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+2}}~(0x4\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+PGPSC\+\_\+\+Pos)
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+SSPSC\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7cedba08dcd1e814f2cb2c24fcc5ca}{TSC\+\_\+\+CR\+\_\+\+SSPSC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSPSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa60ca84f13e44db29bcf1770e6973ca}{TSC\+\_\+\+CR\+\_\+\+SSPSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7cedba08dcd1e814f2cb2c24fcc5ca}{TSC\+\_\+\+CR\+\_\+\+SSPSC\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+SSE\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f37283d55c905486044b979105ae678}{TSC\+\_\+\+CR\+\_\+\+SSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40821762cfb92e9fbfc34d327df79339}{TSC\+\_\+\+CR\+\_\+\+SSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f37283d55c905486044b979105ae678}{TSC\+\_\+\+CR\+\_\+\+SSE\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c61f8a72a7f2c18beb991bb1c6a5ee}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga179977791be9b9b3678d4a018af6a2f4}{TSC\+\_\+\+CR\+\_\+\+SSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33c61f8a72a7f2c18beb991bb1c6a5ee}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad25247bd394b2751fa11f7295ab83d10}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+0}}~(0x01\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82bafb551613ef3b76c1bc6faa175115}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+1}}~(0x02\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1017ff4525ec7572ca65a1a15e424990}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+2}}~(0x04\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d0829fda8f696eb7a83436b0381b553}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+3}}~(0x08\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be757bc87141e2119bc288de6f3c5ad}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+4}}~(0x10\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace3c89d8a1a5ce9cbf24077f0d3ea6d6}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+5}}~(0x20\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02e21a182ce6bf1dfb8b8518df57a70f}{TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+6}}~(0x40\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+SSD\+\_\+\+Pos)
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed93043587a900045f03dc7bdb9f100}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae51200f6ae20bcbd7032e5b574c272e3}{TSC\+\_\+\+CR\+\_\+\+CTPL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed93043587a900045f03dc7bdb9f100}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6515fc3649f7e277293ef57a0cf05665}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+0}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca1c175c904cf2b969bf9d913028361}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+1}}~(0x2\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5fd1edf6e4e89ca7685ea17e12f4c8}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+2}}~(0x4\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fc9b3da235645afd2122f7aa6ca80c}{TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+3}}~(0x8\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPL\+\_\+\+Pos)
\item 
\#define {\bfseries TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26ab445a22524376d13f0ad96d84d54}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Msk}}~(0x\+FUL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga205e829691df257eac92cfcbd52a9234}{TSC\+\_\+\+CR\+\_\+\+CTPH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf26ab445a22524376d13f0ad96d84d54}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5dd9e63fcd48bc9a5452938602b038d0}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+0}}~(0x1\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25fdddd3bc31aae8a89e5f368a90d2ab}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+1}}~(0x2\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c4a6e9a1e320d513b6f790748dda426}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+2}}~(0x4\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5145023ed1e724732390a6019ee10f96}{TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+3}}~(0x8\+UL $<$$<$ TSC\+\_\+\+CR\+\_\+\+CTPH\+\_\+\+Pos)
\item 
\#define {\bfseries TSC\+\_\+\+IER\+\_\+\+EOAIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4bc66a6198df2ea536b5cf9f887cb7}{TSC\+\_\+\+IER\+\_\+\+EOAIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IER\+\_\+\+EOAIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18609c2bd9f0722e09b7c2a2feb36b98}{TSC\+\_\+\+IER\+\_\+\+EOAIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea4bc66a6198df2ea536b5cf9f887cb7}{TSC\+\_\+\+IER\+\_\+\+EOAIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IER\+\_\+\+MCEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a346fba7028395529a2b6b401f3f3b}{TSC\+\_\+\+IER\+\_\+\+MCEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IER\+\_\+\+MCEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41bcb05f4f38c3cc3ee256d70962b503}{TSC\+\_\+\+IER\+\_\+\+MCEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75a346fba7028395529a2b6b401f3f3b}{TSC\+\_\+\+IER\+\_\+\+MCEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+ICR\+\_\+\+EOAIC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0614611c87dd6635cae48e2000acc}{TSC\+\_\+\+ICR\+\_\+\+EOAIC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+ICR\+\_\+\+EOAIC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga740bad54c77081c9a7bef94b59275dfb}{TSC\+\_\+\+ICR\+\_\+\+EOAIC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98a0614611c87dd6635cae48e2000acc}{TSC\+\_\+\+ICR\+\_\+\+EOAIC\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+ICR\+\_\+\+MCEIC\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeb228f0002927a29b0abb8a88569f01}{TSC\+\_\+\+ICR\+\_\+\+MCEIC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+ICR\+\_\+\+MCEIC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68531ebddec02a9850d537e3b301a245}{TSC\+\_\+\+ICR\+\_\+\+MCEIC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeeb228f0002927a29b0abb8a88569f01}{TSC\+\_\+\+ICR\+\_\+\+MCEIC\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+ISR\+\_\+\+EOAF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62167d0e5acdc7187f94ef017fbf984}{TSC\+\_\+\+ISR\+\_\+\+EOAF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+ISR\+\_\+\+EOAF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9af41466f8ec826c6d53585d7e406c94}{TSC\+\_\+\+ISR\+\_\+\+EOAF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab62167d0e5acdc7187f94ef017fbf984}{TSC\+\_\+\+ISR\+\_\+\+EOAF\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+ISR\+\_\+\+MCEF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949e9e2ce80648d5c80ca97ff62f9f8a}{TSC\+\_\+\+ISR\+\_\+\+MCEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+ISR\+\_\+\+MCEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08fce3de6964b2b9701254ceb90a0c9f}{TSC\+\_\+\+ISR\+\_\+\+MCEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga949e9e2ce80648d5c80ca97ff62f9f8a}{TSC\+\_\+\+ISR\+\_\+\+MCEF\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad914ae8c873cbd6c90a0f85badf108ea}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa25cc0d8b7f3e595bac13268e5e25fc8}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad914ae8c873cbd6c90a0f85badf108ea}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962c5fc27318f21d7b4dba7b4797f204}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4147c9618c6eead6c51b414e94ba7da}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga962c5fc27318f21d7b4dba7b4797f204}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543fd3a284d83450f2a4ac03d83e2ef2}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea8f0d29b3ef4e73ac8b2ea96f32d8cd}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga543fd3a284d83450f2a4ac03d83e2ef2}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85db0d34a6e1784899b5f503fa447137}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48705b45ecd5fafb8ab7dc71f2da1d5d}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85db0d34a6e1784899b5f503fa447137}{TSC\+\_\+\+IOHCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0368c722120c5fe9bc867c44770dec4}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8681571606b6796f2cd981635559c56}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0368c722120c5fe9bc867c44770dec4}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71624ed452582a6a4dcdfa27b6e3c10c}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904f727450371d79dd8ac2fd60b56511}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71624ed452582a6a4dcdfa27b6e3c10c}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6111248a0a3e123059ff72f5ccf7e7aa}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c5d1e914479c16db0ded6f6bce8459a}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6111248a0a3e123059ff72f5ccf7e7aa}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa851496c60c087f91b6bad50d54ed10}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19d7880ae8eb9e743e428b6581fc30cf}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa851496c60c087f91b6bad50d54ed10}{TSC\+\_\+\+IOHCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927fc99e1f7ec64e993ae4bfc9fedc31}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30e4c08dcf346ac63a2eb8c9116b0e75}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga927fc99e1f7ec64e993ae4bfc9fedc31}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94a2279022d718d948cadd9b3384cd27}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad88991f11f855f6ccfdb134f00dede16}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94a2279022d718d948cadd9b3384cd27}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0de3cc891b5799e27b8c78371a9d9bbd}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1551f1d9718e48deb700eb4e37f41302}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0de3cc891b5799e27b8c78371a9d9bbd}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2860b6a0748e9c0a9c8c3be4131afe4}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f2ba2e5bb73229545925d8be8e2ba16}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2860b6a0748e9c0a9c8c3be4131afe4}{TSC\+\_\+\+IOHCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0e106831adfd4d26be14e2fcc27f16}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5995a7a9bb38ddd5c2bd187b9f503c9f}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f0e106831adfd4d26be14e2fcc27f16}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ab26ba1317a9233421d5bbbc98c65f}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0d7e1dbd9de1e8bdce07927851a7a72}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83ab26ba1317a9233421d5bbbc98c65f}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d02a4a8239e984257fad85122f8861}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed99725c69d270e2d63070cffc882e33}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7d02a4a8239e984257fad85122f8861}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679df472f64e3b84144510c54a6c3488}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47234ba070241ad44d8220e88df6b3f8}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga679df472f64e3b84144510c54a6c3488}{TSC\+\_\+\+IOHCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb8a1ef32f3880fdfa7ad9bbacb8c85}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590a418cdb27fd02a4cf121e42e569b2}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2eb8a1ef32f3880fdfa7ad9bbacb8c85}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0945252a4ad54fc2e45c265552f23b1}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade99d60646e3fa1517f799052a6cd5a6}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0945252a4ad54fc2e45c265552f23b1}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8584b8f434a451d286bfc57a580cfa}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1da7c42861ebff9f1368ce0b891cc0aa}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f8584b8f434a451d286bfc57a580cfa}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2e5851c2873baacdbcc9465e1b143d}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa38dc0c9e4de280da91030e4546e04bb}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2e5851c2873baacdbcc9465e1b143d}{TSC\+\_\+\+IOHCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea8df44aad235a3e11d1bb0e79e7892}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b5e8601c2751fbfbcb9d09b4e4e3d6f}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ea8df44aad235a3e11d1bb0e79e7892}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1094f1f19f0e74bd6fde2d84a0eba4ae}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6994edd44c8466c73563ebcecd3c9ab9}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1094f1f19f0e74bd6fde2d84a0eba4ae}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80b053bb58ca972fb4895848218a36a}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508bd77407f2294acef566ec79680f24}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab80b053bb58ca972fb4895848218a36a}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae376d64e0cc9cde21f51f9364b1f558d}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f2dfee7d77600fda369e454119851b7}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae376d64e0cc9cde21f51f9364b1f558d}{TSC\+\_\+\+IOHCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fce707381e8493dabfd6ad661bb4e87}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga084806ce2eeaea2e540a8f8eff7359e8}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fce707381e8493dabfd6ad661bb4e87}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961f8fbdbcdf9b5294126cc65d4fbde8}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga904ec89e24c54b8899aa2578c38580ce}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga961f8fbdbcdf9b5294126cc65d4fbde8}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fabb7ba13605e56c89ad0bbabef4c}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga837cd46add4c630f7d1d335564ecd41c}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a1fabb7ba13605e56c89ad0bbabef4c}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6470cae5e195d31f1519c59c8903df2c}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga482cd03a685f379cc1b748f7684ce395}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6470cae5e195d31f1519c59c8903df2c}{TSC\+\_\+\+IOHCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ab1f7e0f8078c6e7550d4e51892f8}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf93a44c09f3355e4940679eb7c80a068}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c0ab1f7e0f8078c6e7550d4e51892f8}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9da218e2e8f46e887e3894483df4626}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172a21291f2b7b2de95004008721f646}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac9da218e2e8f46e887e3894483df4626}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d0ae7ad8bd6fb3dfa10354fc2964c3}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadaa845a5999eb2ede81a9d5c469a05c1}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4d0ae7ad8bd6fb3dfa10354fc2964c3}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e81f525f7d6dbdb4ed7c5e1ca097a3}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c4a0f449241d88969d59660bbbdac8c}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3e81f525f7d6dbdb4ed7c5e1ca097a3}{TSC\+\_\+\+IOHCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa09269d702707c666f40524b19a623e}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd82b6899411d6e78512ed519d2c9a7f}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa09269d702707c666f40524b19a623e}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2d48bcbf7960828fa3e9d5f1c4b455}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5fefef6a55f39aa48067a1c2524b4a86}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d2d48bcbf7960828fa3e9d5f1c4b455}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262b0da8982b3b6d7bf848435f7c664}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d8ed0949d6947d14af3673b8df8bbed}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0262b0da8982b3b6d7bf848435f7c664}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbe0176b1fedd1f4011715241f5ace0}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga315b64a0b36129c0af07aac7d9a074a1}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bbe0176b1fedd1f4011715241f5ace0}{TSC\+\_\+\+IOASCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16591b29fba47053d84879f23cef06b}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc19a5bdb29490db6f0eb58e38b7e4e}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae16591b29fba47053d84879f23cef06b}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95cedbb5829e94fa393ce715100ed562}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79e85f60dd56c94d292afe16e94f5c1f}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95cedbb5829e94fa393ce715100ed562}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccee997f10fd98f9ce395c923fb7030}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8228c36e743309c19108ec1acd6fa2b}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ccee997f10fd98f9ce395c923fb7030}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e64760d4ef874523278d5d4005c7769}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a8d38ca46cc18da31ab4251d9600a56}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e64760d4ef874523278d5d4005c7769}{TSC\+\_\+\+IOASCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f4ffe36024fbdf67d00cae9777047e}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee85c71c1ab007caab03b89054d905e7}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3f4ffe36024fbdf67d00cae9777047e}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b6b678df5149bb89686879263e65db}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7dabef88c6eefffbfe230d2af841ab1a}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83b6b678df5149bb89686879263e65db}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2d8586f095e4cc5792b56045475311}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c9bcda9c707d944ae3bc69ff990e0c1}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b2d8586f095e4cc5792b56045475311}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87ca7670a4709954c37a71b02b68975}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b9496dae3ecdea0127cc48ca1f3b9bc}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa87ca7670a4709954c37a71b02b68975}{TSC\+\_\+\+IOASCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401dcce908c8dd2e3e782f8e9cffbfb6}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf630bc82f376391d7846b34d280abc94}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga401dcce908c8dd2e3e782f8e9cffbfb6}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0c507ef19330f9cf31b0a5025132d2}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac784e0da3d24f283c2d466c1ac100ac7}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0c507ef19330f9cf31b0a5025132d2}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e69bb653b51d1861578ba8c73a95b9}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43060d8fa5382ba390da40a1386b93ff}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e69bb653b51d1861578ba8c73a95b9}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c17e45ef43f63f08bcf41492c70210}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd55955f843445f11d1c7d75c024ddaf}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84c17e45ef43f63f08bcf41492c70210}{TSC\+\_\+\+IOASCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad34a714d41af8b7cdc4ec7d5773f246}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea67e6299dd4afdd1fbddfb9e810400b}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad34a714d41af8b7cdc4ec7d5773f246}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3762f9820146f0f36a8e513e33f7efd}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac473ea3827fd3b8be7f680e2312c2c7b}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3762f9820146f0f36a8e513e33f7efd}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d35a0a520577e30094465abae4821fd}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ead086568ecc51e20d0b7b1854e1cbe}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d35a0a520577e30094465abae4821fd}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbc7d3ac2bf5ccd39fb67376d15ce3b}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf712c84f43d1f00a89d3a351142588cb}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbbc7d3ac2bf5ccd39fb67376d15ce3b}{TSC\+\_\+\+IOASCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aed3c04dc60408ca9b1654ca7df9bfc}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab57e0cb1a489a65adcece563c1b2b657}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aed3c04dc60408ca9b1654ca7df9bfc}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b7565f413adf8873d3d1c6585c8e75}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486fc83799f0b599a86535ac648f1966}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b7565f413adf8873d3d1c6585c8e75}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad396c410ad97506ad10e5758b0fd7211}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13390ab79e7b1b53019e41476648a6cb}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad396c410ad97506ad10e5758b0fd7211}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67124969348e0d0f75f4c737cc7043e}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc48485735d1d84555a9b0f9a2bbf63c}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa67124969348e0d0f75f4c737cc7043e}{TSC\+\_\+\+IOASCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139f7858e8d4530a951a83ea11ed0216}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafa6583c19f4cccd7408c0640d9a527b}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga139f7858e8d4530a951a83ea11ed0216}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f1279e16bcf3017f87fed1cf121480}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f18b8a1325536d2a6b6d4419201a88d}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9f1279e16bcf3017f87fed1cf121480}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde272e6f06a5b19c7ec89d7e1ad912b}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81b2a03cdd4a4e1c9698d6b8269c9b0e}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde272e6f06a5b19c7ec89d7e1ad912b}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f57b238fbda53139212d5abf1021b1}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc37ecf4d213bfe1e6a7eadad1ef712e}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f57b238fbda53139212d5abf1021b1}{TSC\+\_\+\+IOASCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683c3aa8078685026f6e1ea60842056b}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0bcfcacd23e4066b94e96123dfe3550f}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga683c3aa8078685026f6e1ea60842056b}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aba7a06cc8e84782422517cf6224619}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf488334e8d87ba645f797bcf0f52387b}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0aba7a06cc8e84782422517cf6224619}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57559d29e05611e3bb967a2846efcf75}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe93979868348844bde9664877060414}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57559d29e05611e3bb967a2846efcf75}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73fadd629ba04109a01bbc9f796cf02}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab85fdad743c240d1d8d0baaaec875298}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73fadd629ba04109a01bbc9f796cf02}{TSC\+\_\+\+IOASCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff8fe8f8e9a66ca9672b87620c936}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7c90514a2b21ef121eb157ee318ba9}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7ff8fe8f8e9a66ca9672b87620c936}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a2f13637fb1b60c88339cff4b6846d}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07a670311bcc0188d80a2836eb58a573}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37a2f13637fb1b60c88339cff4b6846d}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c13e0a928b3bfb225c632c83df17fa}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ccc80420fa141c83253ec8d0d5d8c75}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c13e0a928b3bfb225c632c83df17fa}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f79d7e177e5ef12b9b24cffdff837a8}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7a5de5458401ef7f637ac791bd03e}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f79d7e177e5ef12b9b24cffdff837a8}{TSC\+\_\+\+IOSCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cd2e2ec9e78afcccc386072f3c659a}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2642e94fd0535556cb1214b25ab54e82}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50cd2e2ec9e78afcccc386072f3c659a}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04885cf284fad1f9af14eb4a49820b4}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a7fdcf0810e671eae57b7fa808bb1e1}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa04885cf284fad1f9af14eb4a49820b4}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40f5012709a3535f8a581d1c8397554}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d07ef55b7a38154430c79df3792ef85}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae40f5012709a3535f8a581d1c8397554}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7955bcf502358391fed1d90388e26b1}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c5701fea4de413a0446bb50299db78e}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7955bcf502358391fed1d90388e26b1}{TSC\+\_\+\+IOSCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e31b548e3d044006179b16761e9292}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbd5b56543201db684a3c3cf840fe9b4}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7e31b548e3d044006179b16761e9292}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98e962b11b5b11e8bf38028a95af823}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga521dd998ded4c56b5ae57a3bc7a73969}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae98e962b11b5b11e8bf38028a95af823}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f29c92008db0f471237c00c1e2d2d85}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42558ab59e1d8fe5b95d9c9d608926e8}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f29c92008db0f471237c00c1e2d2d85}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a444353be81a4b2b7510f44be736fca}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fd6be0181629a724bcd0ff9927ef3d8}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a444353be81a4b2b7510f44be736fca}{TSC\+\_\+\+IOSCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8f14899ff5b049f17080ab4ad73a78e}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0fe02bf1d436cd1b3a80ea7eaa3cd2c1}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bb5c84572928683b1e3726645a47bf}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0edd6df22a62893fd06d623eed97818f}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30bb5c84572928683b1e3726645a47bf}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52af0e483b4c0f16ebd978762f359c79}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6ce6cc8fb0bbfe02e85987ddf5fa5621}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52af0e483b4c0f16ebd978762f359c79}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada625217dddcaaa2cbbd23fb0be80a4d}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga56f71a21108c7bdf517abe879ef990cd}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada625217dddcaaa2cbbd23fb0be80a4d}{TSC\+\_\+\+IOSCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95d0f4b101b7bb7e70e48945833612}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33091ef62bc05b2f348482a75d545593}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e95d0f4b101b7bb7e70e48945833612}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0878d85e59ea87465f5f7a565c33cb7}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10aec0233213b68740bb80772a1930f}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0878d85e59ea87465f5f7a565c33cb7}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d58564c4873af55be6e9aaf7e94b93}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87ba5a303406fdf8c9fb1bf25e074c0f}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8d58564c4873af55be6e9aaf7e94b93}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66167169ade2aecfa807d195f77004f}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7cf2c83b88ec100e948aaee0b1c7bb9}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa66167169ade2aecfa807d195f77004f}{TSC\+\_\+\+IOSCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707ab1cd11f782bc4a90d09fc344c84}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ed2e2b03e262d35c994f14cfb5f172d}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac707ab1cd11f782bc4a90d09fc344c84}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10910084daf3742e31d946000a2e08f}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f210fae3d97341f2d94e753538a5ef1}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac10910084daf3742e31d946000a2e08f}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1fb9b9531ffd2f18a83296dcdbbe5c}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd96d6ff53e6ab99a00904cc71117022}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1fb9b9531ffd2f18a83296dcdbbe5c}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b53ffcb149360f9af8e16fa1fd5284}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab39c8dcda3f5d1c74ddedbaf709741d5}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03b53ffcb149360f9af8e16fa1fd5284}{TSC\+\_\+\+IOSCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb749eb1546b62e01407c49b533caedd}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3385f46a99278be65b40c3586ee86c52}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb749eb1546b62e01407c49b533caedd}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f0b7faf6608525baf7f8e823928704}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50b39ba39a76106db42595b8db7c5e4b}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f0b7faf6608525baf7f8e823928704}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8327b6d4d3003b1df036a8b2d921c538}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3de8ce4041a5aab4e1de11ba4bc1aec}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8327b6d4d3003b1df036a8b2d921c538}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d08886637658b11527e3fc2d4a24aef}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a494df48044ec17a5963f05dc22757}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d08886637658b11527e3fc2d4a24aef}{TSC\+\_\+\+IOSCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1104c6bb629bbb3f8dfce46dc5e9b5}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69d54f4e80ce860f644918a08577125f}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d1104c6bb629bbb3f8dfce46dc5e9b5}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760772c6d1f913965ec00689e13e8de1}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c0f96e7bbe62fb765286e5af061bd5c}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga760772c6d1f913965ec00689e13e8de1}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5082ac40b6fa0567cdb35dfcec67fc7}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf54d34d7bb01be0253b7a38f9a00de76}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5082ac40b6fa0567cdb35dfcec67fc7}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1328638fe293d6d0d5d4f578d847df0}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga978a6c0ce3c2748fdd73a015512b33ff}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1328638fe293d6d0d5d4f578d847df0}{TSC\+\_\+\+IOSCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc766def6bc8b7f38e409fcdda26d3ac}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab72b81eebb75e5eb63d86e79e0a230db}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacc766def6bc8b7f38e409fcdda26d3ac}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a44c8c440d6c806bd80e8190621340c}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed313819c3f07d83f966a707e71006a3}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a44c8c440d6c806bd80e8190621340c}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33266be848627b8bd7e31919ef105af5}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd978624dad34d428b0588fa6eda6940}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33266be848627b8bd7e31919ef105af5}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad676b978fd7f34ba827b8b0792c530a0}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga41c929d5e60d13b71ff1d6745e281c4f}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad676b978fd7f34ba827b8b0792c530a0}{TSC\+\_\+\+IOCCR\+\_\+\+G1\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce859a4764f32f1e5ab0ee1ef0dcbbd}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa5754aa934264634361e0dda64c67f72}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ce859a4764f32f1e5ab0ee1ef0dcbbd}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a2dcd8c6f546142aebf9a19c41da60}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6bd0a2c23d06434ce49b8271df3c6a5}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4a2dcd8c6f546142aebf9a19c41da60}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20f493734669ce077066c7bd56231a2}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66346940b2e277bb02afb360614a0e8a}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab20f493734669ce077066c7bd56231a2}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a4636b9e1448e80181d2d1d0c24f57}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4078647a88048212fa079fb24dddbbd4}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2a4636b9e1448e80181d2d1d0c24f57}{TSC\+\_\+\+IOCCR\+\_\+\+G2\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d00466c6d53eefd70916d523c3a6c3}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga753ebf022dcbf06c303d3bf21eb3518f}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0d00466c6d53eefd70916d523c3a6c3}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0a21d88b6caa0577a3518aa22fec80}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8c5c738f9eda3f412821c588fc7ca7d}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb0a21d88b6caa0577a3518aa22fec80}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab393cf3406cfc3defe5363c42da28bc2}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ff45a42f7cb42606c71a6e31117e87c}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab393cf3406cfc3defe5363c42da28bc2}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64616fba6e56d37976d801e100cd484e}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f69b350a1c5606bcdbfa92bb5065c29}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64616fba6e56d37976d801e100cd484e}{TSC\+\_\+\+IOCCR\+\_\+\+G3\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3218b0cb4b6397958bfbd8af6a9a0c}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625564916e51f7c314c9697fb846407d}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed3218b0cb4b6397958bfbd8af6a9a0c}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6cfa5ac41df0bdff1781687702f6d}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3079a52ff10b641604f4a0f6e9feb39}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3a6cfa5ac41df0bdff1781687702f6d}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73353b8af78f6ceb6e5f319adb810d97}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafc53df7e1044fb53600ae195f2ca2d4b}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73353b8af78f6ceb6e5f319adb810d97}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393761f1b497329a4dc3be452dc95489}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261d0ef6bfce853e8b015cb02968365b}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga393761f1b497329a4dc3be452dc95489}{TSC\+\_\+\+IOCCR\+\_\+\+G4\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d976f21fdc89965a46d2e117d1240}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7282fe34b896af2a10d956b296d6721e}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa85d976f21fdc89965a46d2e117d1240}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220db925a6a897ed29f7693e16c00382}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdff67a963895adb140a7097a33d9eb7}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga220db925a6a897ed29f7693e16c00382}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23c36b7b88c9a3d8b7b8dcd0f9e221}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b69671302430ce7d25ea62c9db1eb7e}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa23c36b7b88c9a3d8b7b8dcd0f9e221}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499b4fb92bc126b6933648955241c304}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga246a8e90cd92cdcadbbe9cd6229de582}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499b4fb92bc126b6933648955241c304}{TSC\+\_\+\+IOCCR\+\_\+\+G5\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe81857d2e901e0974eaa49de013dbf7}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1eadf59ed3695683921fe7de6bf95d12}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe81857d2e901e0974eaa49de013dbf7}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc75c66b5287af8534c37434fcbb68}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6ca002c2c5c77326e9f4ede0e6e2ff0}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dcc75c66b5287af8534c37434fcbb68}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886a2c8170bee68546a617cf525b928b}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeead1322b93830f3d62e940d7240e2f3}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga886a2c8170bee68546a617cf525b928b}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc869043f6068e14c3a6bd3998b0ca34}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd5115b9bdeb46a1cf8d3d69ab064d4c}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc869043f6068e14c3a6bd3998b0ca34}{TSC\+\_\+\+IOCCR\+\_\+\+G6\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3f751970b553e2d0ce3061e185093b}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadf1cc88082b9e690efa07ebf84f86a6}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad3f751970b553e2d0ce3061e185093b}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89740a411ce7de48719a9538113d85e}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7c9394233e52ad08b5a331878d5f0b8}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae89740a411ce7de48719a9538113d85e}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e367b7fed70b4861269a875024aa978}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab55ddd0d3ee2fdfca995f82982396ba7}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e367b7fed70b4861269a875024aa978}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea698982cfe54dd98f9fb1a9910ac53c}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a35ca0ae1a952d2058adc0cbed163f4}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea698982cfe54dd98f9fb1a9910ac53c}{TSC\+\_\+\+IOCCR\+\_\+\+G7\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99285fcff4714b49b2154531c4573d5d}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga505d18ed8927c2ef746006682f671344}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99285fcff4714b49b2154531c4573d5d}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO1\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea719cdd5a40b4bcaccbb2823d23c6e1}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03064c73fd25c29ead1dd1c361a6b911}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO2}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaea719cdd5a40b4bcaccbb2823d23c6e1}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO2\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31663888ed7a52678cdf5a70b540a2d8}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6a8c3cead6d177c759df7f09f2a4152}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO3}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31663888ed7a52678cdf5a70b540a2d8}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO3\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4c0c84830281f611eeabe9a3345800}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad69b9268364a0c32da12dccc2f33ffac}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO4}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4c0c84830281f611eeabe9a3345800}{TSC\+\_\+\+IOCCR\+\_\+\+G8\+\_\+\+IO4\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G1\+E\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f21087070fcd6dada1007960035bd33}{TSC\+\_\+\+IOGCSR\+\_\+\+G1\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G1\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18c3723e70c9f2fd76ee3b077cd6b491}{TSC\+\_\+\+IOGCSR\+\_\+\+G1E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f21087070fcd6dada1007960035bd33}{TSC\+\_\+\+IOGCSR\+\_\+\+G1\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G2\+E\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b7bd9d1522f1243ac1bae1e9c9a69f}{TSC\+\_\+\+IOGCSR\+\_\+\+G2\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G2\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f40198e18f4fda5b1aa9a8c77e67f10}{TSC\+\_\+\+IOGCSR\+\_\+\+G2E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34b7bd9d1522f1243ac1bae1e9c9a69f}{TSC\+\_\+\+IOGCSR\+\_\+\+G2\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G3\+E\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71ce1fb59a0f35865122534d4b260fa}{TSC\+\_\+\+IOGCSR\+\_\+\+G3\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G3\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fa19847b92a1cf45e004f0567fe867f}{TSC\+\_\+\+IOGCSR\+\_\+\+G3E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad71ce1fb59a0f35865122534d4b260fa}{TSC\+\_\+\+IOGCSR\+\_\+\+G3\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G4\+E\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d028fd6f7ea711eb4f47c2c0063d4ae}{TSC\+\_\+\+IOGCSR\+\_\+\+G4\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G4\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga486b5c9d1448b68e82321c2a06679157}{TSC\+\_\+\+IOGCSR\+\_\+\+G4E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d028fd6f7ea711eb4f47c2c0063d4ae}{TSC\+\_\+\+IOGCSR\+\_\+\+G4\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G5\+E\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8658c22b99568a8ec9f3b7cae1202d62}{TSC\+\_\+\+IOGCSR\+\_\+\+G5\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G5\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c0350f2951a8932f68644cc46e0768b}{TSC\+\_\+\+IOGCSR\+\_\+\+G5E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8658c22b99568a8ec9f3b7cae1202d62}{TSC\+\_\+\+IOGCSR\+\_\+\+G5\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G6\+E\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75285f522404179e701e62721ea23a13}{TSC\+\_\+\+IOGCSR\+\_\+\+G6\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G6\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31fa42d25ae9646ec8a0d6a53023ffff}{TSC\+\_\+\+IOGCSR\+\_\+\+G6E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga75285f522404179e701e62721ea23a13}{TSC\+\_\+\+IOGCSR\+\_\+\+G6\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G7\+E\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2cdb078ee27ab4337fc41628a70cd9}{TSC\+\_\+\+IOGCSR\+\_\+\+G7\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G7\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15d928b53c999dd82c372e340e369402}{TSC\+\_\+\+IOGCSR\+\_\+\+G7E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2cdb078ee27ab4337fc41628a70cd9}{TSC\+\_\+\+IOGCSR\+\_\+\+G7\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G8\+E\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943c9ca7a6bf2cdc3346e3749c27a95f}{TSC\+\_\+\+IOGCSR\+\_\+\+G8\+E\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G8\+E\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9736702559c92cf102b195cb85737431}{TSC\+\_\+\+IOGCSR\+\_\+\+G8E}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga943c9ca7a6bf2cdc3346e3749c27a95f}{TSC\+\_\+\+IOGCSR\+\_\+\+G8\+E\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G1\+S\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf57b3cef584f063a8eac29331102412}{TSC\+\_\+\+IOGCSR\+\_\+\+G1\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G1\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86fdc03c565bec02f1f5e32c5df65459}{TSC\+\_\+\+IOGCSR\+\_\+\+G1S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf57b3cef584f063a8eac29331102412}{TSC\+\_\+\+IOGCSR\+\_\+\+G1\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G2\+S\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb8e3daceffa8a453f8fef78b4eff74}{TSC\+\_\+\+IOGCSR\+\_\+\+G2\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G2\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaabb77752f29df4122ed3e7d146ecfbd}{TSC\+\_\+\+IOGCSR\+\_\+\+G2S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedb8e3daceffa8a453f8fef78b4eff74}{TSC\+\_\+\+IOGCSR\+\_\+\+G2\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G3\+S\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga188040db0594a1afdb879605c0db4df7}{TSC\+\_\+\+IOGCSR\+\_\+\+G3\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G3\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0efba4a5e486fb9085528cebfa27d93}{TSC\+\_\+\+IOGCSR\+\_\+\+G3S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga188040db0594a1afdb879605c0db4df7}{TSC\+\_\+\+IOGCSR\+\_\+\+G3\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G4\+S\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15112e6e2ba56ad049927272187e5e88}{TSC\+\_\+\+IOGCSR\+\_\+\+G4\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G4\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2430ab8b88a76cf62aced0c8bb1efd9a}{TSC\+\_\+\+IOGCSR\+\_\+\+G4S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15112e6e2ba56ad049927272187e5e88}{TSC\+\_\+\+IOGCSR\+\_\+\+G4\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G5\+S\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599e152092c66662d0525bcc5cc8f635}{TSC\+\_\+\+IOGCSR\+\_\+\+G5\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G5\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86780b4dc1a9d63b9bafb358ee0e87ed}{TSC\+\_\+\+IOGCSR\+\_\+\+G5S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga599e152092c66662d0525bcc5cc8f635}{TSC\+\_\+\+IOGCSR\+\_\+\+G5\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G6\+S\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21020c4a6977314ffbeeaf2b05134170}{TSC\+\_\+\+IOGCSR\+\_\+\+G6\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G6\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf71d10228aa7a2440394403cf31f5519}{TSC\+\_\+\+IOGCSR\+\_\+\+G6S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21020c4a6977314ffbeeaf2b05134170}{TSC\+\_\+\+IOGCSR\+\_\+\+G6\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G7\+S\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646101f5a31d62a1a7a7b15873e8ee5c}{TSC\+\_\+\+IOGCSR\+\_\+\+G7\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G7\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03a59bde1aa432fbae77923c67cd9eb2}{TSC\+\_\+\+IOGCSR\+\_\+\+G7S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646101f5a31d62a1a7a7b15873e8ee5c}{TSC\+\_\+\+IOGCSR\+\_\+\+G7\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGCSR\+\_\+\+G8\+S\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1449bd63454fcce6742b285748ca3caf}{TSC\+\_\+\+IOGCSR\+\_\+\+G8\+S\+\_\+\+Msk}}~(0x1\+UL $<$$<$ TSC\+\_\+\+IOGCSR\+\_\+\+G8\+S\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2291afe0635f467c88e0b364304f159}{TSC\+\_\+\+IOGCSR\+\_\+\+G8S}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1449bd63454fcce6742b285748ca3caf}{TSC\+\_\+\+IOGCSR\+\_\+\+G8\+S\+\_\+\+Msk}}
\item 
\#define {\bfseries TSC\+\_\+\+IOGXCR\+\_\+\+CNT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645148609fb21a6bac2b5f3279c907eb}{TSC\+\_\+\+IOGXCR\+\_\+\+CNT\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ TSC\+\_\+\+IOGXCR\+\_\+\+CNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38399b5dcfbab2a1766fd39be2f35b8d}{TSC\+\_\+\+IOGXCR\+\_\+\+CNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645148609fb21a6bac2b5f3279c907eb}{TSC\+\_\+\+IOGXCR\+\_\+\+CNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bb650676aaae4a5203f372d497d5947}{USART\+\_\+\+CR1\+\_\+\+UE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b32c050e6d9482a819e0107ceb9f83}{USART\+\_\+\+CR1\+\_\+\+UE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf035f3a6674183945975fdda9e5d3a}{USART\+\_\+\+CR1\+\_\+\+UESM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c1b9313fa3cc9ed8f080deb97c42abe}{USART\+\_\+\+CR1\+\_\+\+UESM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada0d5d407a22264de847bc1b40a17aeb}{USART\+\_\+\+CR1\+\_\+\+RE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625927bbfd40ce911de7183cae92e682}{USART\+\_\+\+CR1\+\_\+\+RE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade7f090b04fd78b755b43357ecaa9622}{USART\+\_\+\+CR1\+\_\+\+TE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0c5e02008c2fde7c5f0070d94ee77bce}{USART\+\_\+\+CR1\+\_\+\+TE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5221d09eebd12445a20f221bf98066f8}{USART\+\_\+\+CR1\+\_\+\+IDLEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ad37a38ae2c8a059a922f5b33c5c2aa}{USART\+\_\+\+CR1\+\_\+\+IDLEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91118f867adfdb2e805beea86666de04}{USART\+\_\+\+CR1\+\_\+\+RXNEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2e4ba1ab97599cbf7f182d2cfc80543}{USART\+\_\+\+CR1\+\_\+\+RXNEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17130690a1ca95b972429eb64d4254e}{USART\+\_\+\+CR1\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3ff7666f8e81e2cf6d40bebaf0a84b7}{USART\+\_\+\+CR1\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70422871d15f974b464365e7fe1877e9}{USART\+\_\+\+CR1\+\_\+\+TXEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65436dd25155a36250ee090dd940caa5}{USART\+\_\+\+CR1\+\_\+\+TXEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27405d413b6d355ccdb076d52fef6875}{USART\+\_\+\+CR1\+\_\+\+PEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad99fb4719a46d6d1d423d7ffe7ce06e1}{USART\+\_\+\+CR1\+\_\+\+PEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e159d36ab2c93a2c1942df60e9eebbe}{USART\+\_\+\+CR1\+\_\+\+PS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08638afebc30caad3337f1faac6d904e}{USART\+\_\+\+CR1\+\_\+\+PS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f8fcf084f9a8514efafb617c70b074}{USART\+\_\+\+CR1\+\_\+\+PCE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60894c2937928b5ca83fe73e60e1c9c1}{USART\+\_\+\+CR1\+\_\+\+PCE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad831dfc169fcf14b7284984dbecf322d}{USART\+\_\+\+CR1\+\_\+\+WAKE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0bc41f3a11fced743f19684211eacd6}{USART\+\_\+\+CR1\+\_\+\+WAKE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}~(0x10001\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95f0288b9c6aaeca7cb6550a2e6833e2}{USART\+\_\+\+CR1\+\_\+M}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b5f5bc798207f9cc9e54ab080637634}{USART\+\_\+\+CR1\+\_\+\+M\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf15ab248c1ff14e344bf95a494c3ad8}{USART\+\_\+\+CR1\+\_\+\+M0}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50313a1d273a0fdbeea56839fb97996d}{USART\+\_\+\+CR1\+\_\+\+M0\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ae32b0c22f90fa8295d2ed96c2fd54d}{USART\+\_\+\+CR1\+\_\+\+MME}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1337df7835fb7605f567f8c23336510}{USART\+\_\+\+CR1\+\_\+\+MME\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac6e25c121fc78142f8866809bc98aaa}{USART\+\_\+\+CR1\+\_\+\+CMIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b5174025558ca07302b4cbd4c3a3c93}{USART\+\_\+\+CR1\+\_\+\+CMIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed6caeb0cb48f1a7b34090f31a92a8e2}{USART\+\_\+\+CR1\+\_\+\+OVER8}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac009e53008167c20955efe87a147ea02}{USART\+\_\+\+CR1\+\_\+\+OVER8\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2d95af966e08146e1172c4b828bda38}{USART\+\_\+\+CR1\+\_\+\+DEDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9847feffa692f728663f3c612cbf4f2e}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b664114104da4e943d96b59ba37142}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9691b8bc3d8dcc892379bf7d920b6396}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeafaf7f6ddcceffd20558f162dd9c8e1}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe2670a86aa9a616ff375b6930ffa70b}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa005f970098bde194883b57529b0d306}{USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEDT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bdc2e80e4545996ecb5901915d13e28}{USART\+\_\+\+CR1\+\_\+\+DEAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf428b58fe78a921cec6d585556253c7}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3c5a5427a9d6f31a4dff944079379c3}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+0}}~(0x01\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga915c67729309721386a3211e7ef9c097}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+1}}~(0x02\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37334305484b5177eb2b0c0fbd38f333}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+2}}~(0x04\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad9044f6093b026dae8651416935dd2a}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+3}}~(0x08\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21679d47bc5412b3ff3821da03d3695e}{USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+4}}~(0x10\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+DEAT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfe55005a97f8ea7ca8e630e6c08912d}{USART\+\_\+\+CR1\+\_\+\+RTOIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb1575795973e3e34e3fe4bb420a8d58}{USART\+\_\+\+CR1\+\_\+\+RTOIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae527749fded038f642974711b1d53ba3}{USART\+\_\+\+CR1\+\_\+\+EOBIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c5a159ef2d22e88ce651ee3b9ea54a6}{USART\+\_\+\+CR1\+\_\+\+EOBIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae19a4c9577dfb1569cf6f564fe6c4949}{USART\+\_\+\+CR1\+\_\+\+M1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93c47c9950e9e8727dfc74abaf4be164}{USART\+\_\+\+CR1\+\_\+\+M1\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8588feb26d8b36054a060d6b691823}{USART\+\_\+\+CR2\+\_\+\+ADDM7}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d874b6e6c6b5631df3733e355ed295a}{USART\+\_\+\+CR2\+\_\+\+ADDM7\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7f9bc41700717fd93548e0e95b6072ed}{USART\+\_\+\+CR2\+\_\+\+LBDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8d54a2e633ef8dda121c9d5670a5de5}{USART\+\_\+\+CR2\+\_\+\+LBDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa02ef5d22553f028ea48e5d9f08192b4}{USART\+\_\+\+CR2\+\_\+\+LBDIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad55383a0b8d928fd50c18c62faf44a7b}{USART\+\_\+\+CR2\+\_\+\+LBDIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{USART\+\_\+\+CR2\+\_\+\+LBCL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d515f33359c44365712bfbcf34c7e94}{USART\+\_\+\+CR2\+\_\+\+LBCL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga362976ce813e58310399d113d2cf09cb}{USART\+\_\+\+CR2\+\_\+\+CPHA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga65c8198c5780edaa8ef67706d7d1ea34}{USART\+\_\+\+CR2\+\_\+\+CPHA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb4336ac93d94d4e78f9fb7b3a0dc68}{USART\+\_\+\+CR2\+\_\+\+CPOL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga182e2b837ab775c53868a37a1e4eb05a}{USART\+\_\+\+CR2\+\_\+\+CPOL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42a396cde02ffa0c4d3fd9817b6af853}{USART\+\_\+\+CR2\+\_\+\+CLKEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f6a20180f8b2ad531009b33ecec1ed2}{USART\+\_\+\+CR2\+\_\+\+CLKEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf993e483318ebcecffd18649de766dc6}{USART\+\_\+\+CR2\+\_\+\+STOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf73b228efa85f04a6b9a42e01b7f916c}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee6ee01c6e5325b378b2209ef20d0a61}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b24d14f0e5d1c76c878b08aad44d02b}{USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8931efa62c29d92f5c0ec5a05f907ef}{USART\+\_\+\+CR2\+\_\+\+LINEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga500c59de0f57986002b962dc9bccfbe8}{USART\+\_\+\+CR2\+\_\+\+LINEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4aecba5721df1c1adb6d0264625accad}{USART\+\_\+\+CR2\+\_\+\+SWAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4501114beca5a00c44cd2182a979eb}{USART\+\_\+\+CR2\+\_\+\+SWAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4be966e1261f1182e90a9727ae00fed8}{USART\+\_\+\+CR2\+\_\+\+RXINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc2ad93cdc6d8f138f455a2fb671a211}{USART\+\_\+\+CR2\+\_\+\+TXINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bdf6d30f688b739455d262344d9145d}{USART\+\_\+\+CR2\+\_\+\+TXINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f743bbd3df209bd1d434b17e08a78fe}{USART\+\_\+\+CR2\+\_\+\+DATAINV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga12a526b2f220467ea5f83c7d5e1f0ded}{USART\+\_\+\+CR2\+\_\+\+DATAINV\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7342ab16574cebf157aa885a79986812}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32464cf4e8b224ac8f6dc9e8ca8ee46f}{USART\+\_\+\+CR2\+\_\+\+MSBFIRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa290a89959d43fecf43f89d66123a0a}{USART\+\_\+\+CR2\+\_\+\+ABREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b8b21a9bb234c28cba2ba46eb91d47}{USART\+\_\+\+CR2\+\_\+\+ABREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b0a61926b32b1bbe136944c4133d2be}{USART\+\_\+\+CR2\+\_\+\+ABRMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07277ae996d117d7ad0dd6039b550bee}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74a9e3740bd087f5170c58b85bc4e689}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac439d0281ee2e6f20261076a50314cff}{USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ABRMODE\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89524eda63950f55bc47208a66b7dca}{USART\+\_\+\+CR2\+\_\+\+RTOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca386418170bcbfd458e6976c29deed3}{USART\+\_\+\+CR2\+\_\+\+RTOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ee77fac25142271ad56d49685e518b3}{USART\+\_\+\+CR2\+\_\+\+ADD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ee87cc9cdc865b0f5a61af0c26ec28}{USART\+\_\+\+CR2\+\_\+\+ADD\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaed1a39c551b1641128f81893ff558d0}{USART\+\_\+\+CR3\+\_\+\+EIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0414669386ae8dd26b993ddf96d7b0}{USART\+\_\+\+CR3\+\_\+\+EIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31c66373bfbae7724c836ac63b8411dd}{USART\+\_\+\+CR3\+\_\+\+IREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3c0575491453dbd478d5a3413ac759c}{USART\+\_\+\+CR3\+\_\+\+IREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22af8d399f1adda62e31186f0309af80}{USART\+\_\+\+CR3\+\_\+\+IRLP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67262b96751aebc3a04d3a6d46213633}{USART\+\_\+\+CR3\+\_\+\+IRLP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5553c10996ceb918244202407347848d}{USART\+\_\+\+CR3\+\_\+\+HDSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f3b70b2ee9ff0b59e952fd7ab04373c}{USART\+\_\+\+CR3\+\_\+\+NACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga214ed21d5354e7a14f013fd4954e4d3a}{USART\+\_\+\+CR3\+\_\+\+NACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9180b9249a26988f71d4bb2b0c3eec27}{USART\+\_\+\+CR3\+\_\+\+SCEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff592b0d891ba78201de2e08cd9305b8}{USART\+\_\+\+CR3\+\_\+\+SCEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff130f15493c765353ec2fd605667c5a}{USART\+\_\+\+CR3\+\_\+\+DMAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd0232a385ce9760635c92556c3eadf}{USART\+\_\+\+CR3\+\_\+\+DMAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bb515d3814d448f84e2c98bf44f3993}{USART\+\_\+\+CR3\+\_\+\+DMAT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga114a52251ccd0dae87055bbd336add29}{USART\+\_\+\+CR3\+\_\+\+DMAT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5d6fcd84a4728cda578a0339b4cac2}{USART\+\_\+\+CR3\+\_\+\+RTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae20cda51a847495ad5f32c5f5c252152}{USART\+\_\+\+CR3\+\_\+\+RTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa125f026b1ca2d76eab48b191baed265}{USART\+\_\+\+CR3\+\_\+\+CTSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga97e4c254d292233d827a898bda170fa4}{USART\+\_\+\+CR3\+\_\+\+CTSE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga636d5ec2e9556949fc68d13ad45a1e90}{USART\+\_\+\+CR3\+\_\+\+CTSIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ca77aa980a93f5b35bf318c20f500cc}{USART\+\_\+\+CR3\+\_\+\+CTSIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a96fb1a7beab602cbc8cb0393593826}{USART\+\_\+\+CR3\+\_\+\+ONEBIT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09e3e99ce53ca74ca3396b63a51f18ac}{USART\+\_\+\+CR3\+\_\+\+ONEBIT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33d63c7953788124179cd18a8890a91a}{USART\+\_\+\+CR3\+\_\+\+OVRDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69c80447cea2eb076e1213e1d9a3a9b1}{USART\+\_\+\+CR3\+\_\+\+OVRDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1f1b53b09336e82958755747853a753}{USART\+\_\+\+CR3\+\_\+\+DDRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga508139f92a04e0324a84c6173b5afbc7}{USART\+\_\+\+CR3\+\_\+\+DDRE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacd65f9fd10ee8e99db1118828deb0441}{USART\+\_\+\+CR3\+\_\+\+DEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a24555d522b37f1bef42cb08539ff6f}{USART\+\_\+\+CR3\+\_\+\+DEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2000c42015289291da1c58fe27800d64}{USART\+\_\+\+CR3\+\_\+\+DEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacaf5c087ecc921b7b5c18b5682b12245}{USART\+\_\+\+CR3\+\_\+\+DEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac63401e737dd8c4ac061a67e092fbece}{USART\+\_\+\+CR3\+\_\+\+SCARCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b0f17cc3f0bad54811dd313232e3afc}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab41fee0ce74f648c1da1bdf5afb0f88e}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga236904fec78373f4fa02948bbf1db56a}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81fd59d184128d73b8b82d249614cb27}{USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+2}}~(0x4\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+SCARCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76d102b464f15cbe18b0d83b61150293}{USART\+\_\+\+CR3\+\_\+\+WUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4b2294e603dc3950aa2615678db8d17}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cfcb3873910e786d2ead7e7d4fb6bf}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+0}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3187bcba3c2e213f8a0523aa02837b32}{USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+1}}~(0x2\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUS\+\_\+\+Pos)
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8006ca5d160f9805977f2c77f146a75c}{USART\+\_\+\+CR3\+\_\+\+WUFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga690139593d7b232c96b0427fcc088d15}{USART\+\_\+\+CR3\+\_\+\+WUFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+CR3\+\_\+\+UCESM\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga991d97d122d02582264e56427abafe25}{USART\+\_\+\+CR3\+\_\+\+UCESM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+CR3\+\_\+\+UCESM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef05c9c30c2040e0e9a74526f12641e}{USART\+\_\+\+CR3\+\_\+\+UCESM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga991d97d122d02582264e56427abafe25}{USART\+\_\+\+CR3\+\_\+\+UCESM\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d26e25a2acc22989a0522951e1c406}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d7dd57632bcc0f7f3b635da39b4be3e}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27d26e25a2acc22989a0522951e1c406}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+FRACTION\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8739f2a9ca35ed93f81353a7a206a0b}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac5ff609d9d5f5cb4bdbd3a5c0c9a8c2}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8739f2a9ca35ed93f81353a7a206a0b}{USART\+\_\+\+BRR\+\_\+\+DIV\+\_\+\+MANTISSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0b423f0f4baf7d510ea70477e5c9203}{USART\+\_\+\+GTPR\+\_\+\+PSC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga742100366bd139204afb3402a052a588}{USART\+\_\+\+GTPR\+\_\+\+PSC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e927fad0bfa430f54007e158e01f43b}{USART\+\_\+\+GTPR\+\_\+\+GT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaddc06fc01cf5031610706007672f2780}{USART\+\_\+\+GTPR\+\_\+\+GT\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}~(0x\+FFFFFFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f6cdc5aefbbb5959a978588c1a6047e}{USART\+\_\+\+RTOR\+\_\+\+RTO}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37e9b1afb41db79336ba8c3878df0ac}{USART\+\_\+\+RTOR\+\_\+\+RTO\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14f65309076ce671d0efac5265eb276d}{USART\+\_\+\+RTOR\+\_\+\+BLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87f1b7f22208b8cbe9bb08aa8b232b58}{USART\+\_\+\+RTOR\+\_\+\+BLEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad261e1474dfb5329b5520e22790b026b}{USART\+\_\+\+RQR\+\_\+\+ABRRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be4966a4dbf9dac2d188e9d22e7b088}{USART\+\_\+\+RQR\+\_\+\+ABRRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d1a36c6b492c425b4e5cc94d983ecf1}{USART\+\_\+\+RQR\+\_\+\+SBKRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70d25e0fe4eee65b95095bfaac60209f}{USART\+\_\+\+RQR\+\_\+\+SBKRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2aae0f4fb0a74822ce212ea7d9b8463a}{USART\+\_\+\+RQR\+\_\+\+MMRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6c2d00c30c9e4ce60ceaad9e9f79a0d}{USART\+\_\+\+RQR\+\_\+\+MMRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b148ee7c697bbcf836648063613612a}{USART\+\_\+\+RQR\+\_\+\+RXFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3d7f833b412f9dc19d62f39873deae4}{USART\+\_\+\+RQR\+\_\+\+RXFRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa40d2e52b5955b30c9399eb3dec769e8}{USART\+\_\+\+RQR\+\_\+\+TXFRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae86eecea8a18aa3405e5b165c2ab0d83}{USART\+\_\+\+RQR\+\_\+\+TXFRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa10e69d231b67d698ab59db3d338baa6}{USART\+\_\+\+ISR\+\_\+\+PE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7b9eb35da82f39c93d867ef97354973}{USART\+\_\+\+ISR\+\_\+\+PE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27cc4dfb6d5e817a69c80471b87deb4b}{USART\+\_\+\+ISR\+\_\+\+FE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15aa492a3f8ad47d62541e2f8ef4b9a4}{USART\+\_\+\+ISR\+\_\+\+FE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09c7d19477a091689f50bd0ef5b6a3d8}{USART\+\_\+\+ISR\+\_\+\+NE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015a59198487b53f88535babb98ae0a3}{USART\+\_\+\+ISR\+\_\+\+NE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e5b4a08e3655bed8ec3022947cfc542}{USART\+\_\+\+ISR\+\_\+\+ORE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3251573623cdc120a509cc5bb7a8f542}{USART\+\_\+\+ISR\+\_\+\+ORE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacee745b19e0a6073280d234fdc96e627}{USART\+\_\+\+ISR\+\_\+\+IDLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab963ebe456544ea82d31400edd16f1f1}{USART\+\_\+\+ISR\+\_\+\+IDLE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39da7549976e5a5c91deff40e6044f03}{USART\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee4f6c9b26f5024994031f93cf2b0982}{USART\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa41e8667b30453a6b966aded9f5e8cbb}{USART\+\_\+\+ISR\+\_\+\+TC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga544469a72f23eb8f779ba88a1340b0db}{USART\+\_\+\+ISR\+\_\+\+TC\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab59be9f02a6e304a82da3e298c6a72ab}{USART\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7656f40932ea96165e47eeb35472b5ba}{USART\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf00a820cca1d3bb31f9f4f602f070c44}{USART\+\_\+\+ISR\+\_\+\+LBDF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29c9402e7e831f8133c378ce663801e}{USART\+\_\+\+ISR\+\_\+\+LBDF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fb259765d41183dc3c5fd36831358d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f1e26361131f3e1be62de88e1c06d1}{USART\+\_\+\+ISR\+\_\+\+CTSIF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89131b07184422c83fda07ca20d4ce4c}{USART\+\_\+\+ISR\+\_\+\+CTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac402a118b5a829c25754df846ab7b492}{USART\+\_\+\+ISR\+\_\+\+CTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f8a368294fb6a5c47de1193484f3b8}{USART\+\_\+\+ISR\+\_\+\+RTOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa529be006a377dfbafebe935763db981}{USART\+\_\+\+ISR\+\_\+\+RTOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32ba49f7fad9ab499c6f2a1a1780c904}{USART\+\_\+\+ISR\+\_\+\+EOBF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac041e9e09aa899892e8173dc61d40c0c}{USART\+\_\+\+ISR\+\_\+\+EOBF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae762a0bed3b7ecde26377eccd40d1e10}{USART\+\_\+\+ISR\+\_\+\+ABRE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac97cda0ddd3329946d67b46214d96cac}{USART\+\_\+\+ISR\+\_\+\+ABRE\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbbfac6c1ba908d265572184b02daed2}{USART\+\_\+\+ISR\+\_\+\+ABRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e8b15750ee8b3a0ed3cf3a2dc1bce70}{USART\+\_\+\+ISR\+\_\+\+ABRF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb7fb858e7f0dec99740570ecfb922cc}{USART\+\_\+\+ISR\+\_\+\+BUSY}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d8dedfdce1809a617b2c5b13ab89d09}{USART\+\_\+\+ISR\+\_\+\+BUSY\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8199e4dab14311318c87b77ef758c2f9}{USART\+\_\+\+ISR\+\_\+\+CMF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e6c248ec80835fb56ee72dfced7e405}{USART\+\_\+\+ISR\+\_\+\+CMF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74aecf8406973a8fd5c02615d8a7b2d1}{USART\+\_\+\+ISR\+\_\+\+SBKF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9adfc9ed603cc7747ba2613a25429b1c}{USART\+\_\+\+ISR\+\_\+\+SBKF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0df19201dd47f3bd43954621c88ef4a3}{USART\+\_\+\+ISR\+\_\+\+RWU}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafedbe8b2dbf38c7bec1e82d00f23a8a2}{USART\+\_\+\+ISR\+\_\+\+RWU\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ea420fd72b3f22e3ae5c22242c6b72}{USART\+\_\+\+ISR\+\_\+\+WUF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad628ee3720d183f191e3c1d677b4bcd4}{USART\+\_\+\+ISR\+\_\+\+WUF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf1433ae77d20ec6da645117cde536f81}{USART\+\_\+\+ISR\+\_\+\+TEACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43418a8f527a186c95e5ceda1768ac59}{USART\+\_\+\+ISR\+\_\+\+TEACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa513c61dd111de0945d8dd0778e70ad5}{USART\+\_\+\+ISR\+\_\+\+REACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47d1c2dde620b507955a50a0a3c57cda}{USART\+\_\+\+ISR\+\_\+\+REACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga404185136eb68f679e82e0187d66e411}{USART\+\_\+\+ICR\+\_\+\+PECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3ae5c3629d557d5168f585cf9283f87d}{USART\+\_\+\+ICR\+\_\+\+PECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8400b4500c41800e5f18fc7291a64c9f}{USART\+\_\+\+ICR\+\_\+\+FECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa1db0b71d6de4f3f03923402ea0663c}{USART\+\_\+\+ICR\+\_\+\+FECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fffe176d75c707e6bef9d15406331}{USART\+\_\+\+ICR\+\_\+\+NECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375f76b0670ffeb5d2691592d9e7c422}{USART\+\_\+\+ICR\+\_\+\+ORECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa973cb1d530a801f5ddbce2bb08f6500}{USART\+\_\+\+ICR\+\_\+\+ORECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d4d7675c0d36ce4347c3509d27c0760}{USART\+\_\+\+ICR\+\_\+\+IDLECF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga263b55ba3b39d7be9c6564b80ffa3db8}{USART\+\_\+\+ICR\+\_\+\+IDLECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacf92ea54425a962dde662b10b61d0250}{USART\+\_\+\+ICR\+\_\+\+TCCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5af980293332522d448518b1b900b410}{USART\+\_\+\+ICR\+\_\+\+TCCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae7d1bc407d9e4168d7059043fe8e50f}{USART\+\_\+\+ICR\+\_\+\+LBDCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1537d0f3d76831a93415c9c8a423240}{USART\+\_\+\+ICR\+\_\+\+LBDCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a630d4a5e4ce10ad6fdb9da47126f4f}{USART\+\_\+\+ICR\+\_\+\+CTSCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e99d6521968fbc8d2c54411ec22ceb7}{USART\+\_\+\+ICR\+\_\+\+CTSCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d2a589246fecc7a05607c22ea7e7ee3}{USART\+\_\+\+ICR\+\_\+\+RTOCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf22f99c4160ffe0d1b69fe1cc54bc820}{USART\+\_\+\+ICR\+\_\+\+RTOCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42bb71b7141c9fe56a06377a0071b616}{USART\+\_\+\+ICR\+\_\+\+EOBCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga887888dd86afede52295a519069de826}{USART\+\_\+\+ICR\+\_\+\+EOBCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5478360c2639166c4d645b64cbf371be}{USART\+\_\+\+ICR\+\_\+\+CMCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec57e194646688f2e0c948d9a67746ff}{USART\+\_\+\+ICR\+\_\+\+CMCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0526db5696016ae784e46b80027044fa}{USART\+\_\+\+ICR\+\_\+\+WUCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbcdc69e2f8586917570a36557be4483}{USART\+\_\+\+ICR\+\_\+\+WUCF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+NCF\+\_\+\+Pos}~USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Pos
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+NCF\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bab7991f51b57e8357676d684564cf7}{USART\+\_\+\+ICR\+\_\+\+NECF\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+ICR\+\_\+\+NCF}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac93fffe176d75c707e6bef9d15406331}{USART\+\_\+\+ICR\+\_\+\+NECF}}
\item 
\#define {\bfseries USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec1e63e26cd15479d01a5f13991e1184}{USART\+\_\+\+RDR\+\_\+\+RDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43f1d9dce9a56259f3e4fd169dc1f35d}{USART\+\_\+\+RDR\+\_\+\+RDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab55732f51dc738c19c3d5b6d6d9d081}{USART\+\_\+\+TDR\+\_\+\+TDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada03ee92e9e0d55959dbd64f19c5c43d}{USART\+\_\+\+TDR\+\_\+\+TDR\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad506a05807c0934e9da102a8e8a19a25}{SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b774e62102d97e990efeadd1ff4954d}{SWPMI\+\_\+\+CR\+\_\+\+RXDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad506a05807c0934e9da102a8e8a19a25}{SWPMI\+\_\+\+CR\+\_\+\+RXDMA\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2067ff05c3b5b1344cbf3a55b5bf61c}{SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2c56d1ccec83d10f9ba54eaa491145a}{SWPMI\+\_\+\+CR\+\_\+\+TXDMA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2067ff05c3b5b1344cbf3a55b5bf61c}{SWPMI\+\_\+\+CR\+\_\+\+TXDMA\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga125873ae0bb0b50ec7e4a48fbcba4f81}{SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e1cf4aac9dd5866da51fbed03678801}{SWPMI\+\_\+\+CR\+\_\+\+RXMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga125873ae0bb0b50ec7e4a48fbcba4f81}{SWPMI\+\_\+\+CR\+\_\+\+RXMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3cdd18448e90090d75e56664ae0621}{SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1803321432fd17a057df230e97d302}{SWPMI\+\_\+\+CR\+\_\+\+TXMODE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e3cdd18448e90090d75e56664ae0621}{SWPMI\+\_\+\+CR\+\_\+\+TXMODE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b1f4161579d0707c9a32ab22e81409}{SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabaf7259a3b0e2a2fd94e4042e1382cba}{SWPMI\+\_\+\+CR\+\_\+\+LPBK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15b1f4161579d0707c9a32ab22e81409}{SWPMI\+\_\+\+CR\+\_\+\+LPBK\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab543034b0aee0d1cb757028937351c3e}{SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7d359e331feda075fe1e4c37ab40b36}{SWPMI\+\_\+\+CR\+\_\+\+SWPACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab543034b0aee0d1cb757028937351c3e}{SWPMI\+\_\+\+CR\+\_\+\+SWPACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c8efc11e1c2db99267532716488a8d}{SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cd2b82a4a06a62651f4ebe3ce63501a}{SWPMI\+\_\+\+CR\+\_\+\+DEACT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34c8efc11e1c2db99267532716488a8d}{SWPMI\+\_\+\+CR\+\_\+\+DEACT\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef0ee838710834710751b371960c47}{SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ef2fd2c58efa2d4225e9d0a7dc8a039}{SWPMI\+\_\+\+BRR\+\_\+\+BR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadeef0ee838710834710751b371960c47}{SWPMI\+\_\+\+BRR\+\_\+\+BR\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e918492defd628775cf088aa759536}{SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab657019d4bf07a604b8585e950556383}{SWPMI\+\_\+\+ISR\+\_\+\+RXBFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3e918492defd628775cf088aa759536}{SWPMI\+\_\+\+ISR\+\_\+\+RXBFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4044cb63fec7db43cfc9316e19a55282}{SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ec659f145ef11434ce850968f4c1eb1}{SWPMI\+\_\+\+ISR\+\_\+\+TXBEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4044cb63fec7db43cfc9316e19a55282}{SWPMI\+\_\+\+ISR\+\_\+\+TXBEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2f81580878f5d7cad3c0502a8d738a}{SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1af7e02024021bb6ceb1114f8c3c2f9a}{SWPMI\+\_\+\+ISR\+\_\+\+RXBERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a2f81580878f5d7cad3c0502a8d738a}{SWPMI\+\_\+\+ISR\+\_\+\+RXBERF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c7eade109267c52cc3820ae8aa20ed}{SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52d047cd7bdb75385c5dc621872d4407}{SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7c7eade109267c52cc3820ae8aa20ed}{SWPMI\+\_\+\+ISR\+\_\+\+RXOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd19139289f8b6d9954e8d43f8625e1}{SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf12480cc451cbabe20ad892fd0312845}{SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8dd19139289f8b6d9954e8d43f8625e1}{SWPMI\+\_\+\+ISR\+\_\+\+TXUNRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58627c9125c800124897c843cbcb938b}{SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70fc9db5d5402daf9685e2043adf4a9d}{SWPMI\+\_\+\+ISR\+\_\+\+RXNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga58627c9125c800124897c843cbcb938b}{SWPMI\+\_\+\+ISR\+\_\+\+RXNE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689b36772a0a0b7c8b651f06a3fbc65a}{SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7987cd54eaca79c0a63660acfe6471}{SWPMI\+\_\+\+ISR\+\_\+\+TXE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga689b36772a0a0b7c8b651f06a3fbc65a}{SWPMI\+\_\+\+ISR\+\_\+\+TXE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5451c80dba9a7d18b46df0cb0ee86530}{SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1128f9e2f4038ecc07903f53bd5f6b28}{SWPMI\+\_\+\+ISR\+\_\+\+TCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5451c80dba9a7d18b46df0cb0ee86530}{SWPMI\+\_\+\+ISR\+\_\+\+TCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6724d7bd7dcccdc5ff9b74be8dc23}{SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaed7f07db23903f296291e123b92213c3}{SWPMI\+\_\+\+ISR\+\_\+\+SRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69e6724d7bd7dcccdc5ff9b74be8dc23}{SWPMI\+\_\+\+ISR\+\_\+\+SRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64151a48f2a8c5579011e6fecb750521}{SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8a0a213d0a5065380755a4351694e26}{SWPMI\+\_\+\+ISR\+\_\+\+SUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64151a48f2a8c5579011e6fecb750521}{SWPMI\+\_\+\+ISR\+\_\+\+SUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8caedc006ef1c2ecb90e5906ee692f1}{SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f20b1b9c06221af08964faf23ae042c}{SWPMI\+\_\+\+ISR\+\_\+\+DEACTF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8caedc006ef1c2ecb90e5906ee692f1}{SWPMI\+\_\+\+ISR\+\_\+\+DEACTF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47624c25817887f8e918f5ae4566ffc1}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5648b9a5210d7c8f23a89f67b3444b3}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga47624c25817887f8e918f5ae4566ffc1}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBFF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ed1ce03384ca021474be8d62c2d7a}{SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fd23e939297943224b16590cda892ad}{SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga169ed1ce03384ca021474be8d62c2d7a}{SWPMI\+\_\+\+ICR\+\_\+\+CTXBEF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceade2e64268261cdedd1bc5f894e4bd}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf16c6c7f28d2bc2db8f9e9ce1e0c6a4}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaceade2e64268261cdedd1bc5f894e4bd}{SWPMI\+\_\+\+ICR\+\_\+\+CRXBERF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3384657bb2928a0ce9fac5cf0556f6bb}{SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4cbaee14c6c8e88a10ce8786fef15d93}{SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3384657bb2928a0ce9fac5cf0556f6bb}{SWPMI\+\_\+\+ICR\+\_\+\+CRXOVRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc4ec015c2a67c188dd9a4399db98bf}{SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0c208e2b6548759822432e9aa6204d2}{SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcc4ec015c2a67c188dd9a4399db98bf}{SWPMI\+\_\+\+ICR\+\_\+\+CTXUNRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a9dce42c4cecff7c076d6f2fe8fe6f}{SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c724e6355b9fd00eb4ac34e90d67adc}{SWPMI\+\_\+\+ICR\+\_\+\+CTCF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4a9dce42c4cecff7c076d6f2fe8fe6f}{SWPMI\+\_\+\+ICR\+\_\+\+CTCF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e2eef0cc3db6caedf9758632a7f707}{SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57ef1468e5e6944785f9a07135f18f1a}{SWPMI\+\_\+\+ICR\+\_\+\+CSRF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5e2eef0cc3db6caedf9758632a7f707}{SWPMI\+\_\+\+ICR\+\_\+\+CSRF\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2406c5b170a70489779d9ba6e93e4ea}{SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf6210cc2de48cc96db4647af12c8d557}{SWPMI\+\_\+\+IER\+\_\+\+SRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2406c5b170a70489779d9ba6e93e4ea}{SWPMI\+\_\+\+IER\+\_\+\+SRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd5cbdae496c0754552dff5c788b049}{SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84eb68b87a068836b38de10e610537bf}{SWPMI\+\_\+\+IER\+\_\+\+TCIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabcd5cbdae496c0754552dff5c788b049}{SWPMI\+\_\+\+IER\+\_\+\+TCIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d40a8944feb4e7900236a2bcbdc23}{SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442c3c2dcf8cc61afda98ba42b1938b5}{SWPMI\+\_\+\+IER\+\_\+\+TIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga003d40a8944feb4e7900236a2bcbdc23}{SWPMI\+\_\+\+IER\+\_\+\+TIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaab1ffcd1fff5fb9a2f9441524bc544c}{SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62f56eec6f77ac62d18f56a875e49741}{SWPMI\+\_\+\+IER\+\_\+\+RIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaab1ffcd1fff5fb9a2f9441524bc544c}{SWPMI\+\_\+\+IER\+\_\+\+RIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499ac87a04d5b7a004d763fde24943d4}{SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga767af27d70f57851b647ac5a8868848b}{SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499ac87a04d5b7a004d763fde24943d4}{SWPMI\+\_\+\+IER\+\_\+\+TXUNRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e19141afea8ebf1f89c92320c232c8}{SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab23c9606fc2f1798d529105da884dad}{SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5e19141afea8ebf1f89c92320c232c8}{SWPMI\+\_\+\+IER\+\_\+\+RXOVRIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d8418532b7bbbac3b708367cfbc2ec3}{SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa99c15b90b0efc7ee1aad0283259f23c}{SWPMI\+\_\+\+IER\+\_\+\+RXBERIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d8418532b7bbbac3b708367cfbc2ec3}{SWPMI\+\_\+\+IER\+\_\+\+RXBERIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17879032f5b01ae751a1e77dfdf913c}{SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga28e8e7184b3274f7a0767b4b24c0dc00}{SWPMI\+\_\+\+IER\+\_\+\+TXBEIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae17879032f5b01ae751a1e77dfdf913c}{SWPMI\+\_\+\+IER\+\_\+\+TXBEIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga762cb52f332a3529d6c2481feb1fb38c}{SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99ecfabdafe249707544e3f30da7824c}{SWPMI\+\_\+\+IER\+\_\+\+RXBFIE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga762cb52f332a3529d6c2481feb1fb38c}{SWPMI\+\_\+\+IER\+\_\+\+RXBFIE\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6641ebe2d8e3aa9eff785fc975f4f586}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16870ffbc408d4cab1c48c19b2a9da07}{SWPMI\+\_\+\+RFL\+\_\+\+RFL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6641ebe2d8e3aa9eff785fc975f4f586}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+0\+\_\+1\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47f4ea28a204e735a5d500e2bda4fdd}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+0\+\_\+1\+\_\+\+Msk}}~(0x3\+UL $<$$<$ SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+0\+\_\+1\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga24acc0249bb22f896611fc7995d9424f}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+0\+\_\+1}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab47f4ea28a204e735a5d500e2bda4fdd}{SWPMI\+\_\+\+RFL\+\_\+\+RFL\+\_\+0\+\_\+1\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59a745f395b08ab304fa3b16ee50e6}{SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89b9d7f1b24be16f741f906df147150}{SWPMI\+\_\+\+TDR\+\_\+\+TD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d59a745f395b08ab304fa3b16ee50e6}{SWPMI\+\_\+\+TDR\+\_\+\+TD\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa6cf0f9dc6245a3e06a9965f70576}{SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa05c97da612073226390634b0d31220a}{SWPMI\+\_\+\+RDR\+\_\+\+RD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8aaa6cf0f9dc6245a3e06a9965f70576}{SWPMI\+\_\+\+RDR\+\_\+\+RD\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6bb5184180a8e43033195f837867885}{SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae51f8fa27a58ef04f67a5310ba4d2de}{SWPMI\+\_\+\+OR\+\_\+\+TBYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6bb5184180a8e43033195f837867885}{SWPMI\+\_\+\+OR\+\_\+\+TBYP\+\_\+\+Msk}}
\item 
\#define {\bfseries SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8cbc0799a2c045318029c6cd8b16a7}{SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e76440d0421f60c0572770116f2baab}{SWPMI\+\_\+\+OR\+\_\+\+CLASS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d8cbc0799a2c045318029c6cd8b16a7}{SWPMI\+\_\+\+OR\+\_\+\+CLASS\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20bab4e4f333ddecff9bf922c7d93a02}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb01560c98053108bd6dcc46784a128d}{VREFBUF\+\_\+\+CSR\+\_\+\+ENVR\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d4cf5943c63ae8ff694e1446266bcc}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac554abd13f0d71d7aaa066a159e4c443}{VREFBUF\+\_\+\+CSR\+\_\+\+HIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad4670ed4900a7abf116f8f13378ea6a8}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70e2e51d50d09d6bb78999809b6c93a1}{VREFBUF\+\_\+\+CSR\+\_\+\+VRS\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf40ce35d91ad9aaedeaf6c3f3d618c33}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63d409c5a5d01f1646b672fd5ea18140}{VREFBUF\+\_\+\+CSR\+\_\+\+VRR\+\_\+\+Msk}}
\item 
\#define {\bfseries VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga352e19b53b9986eb54de8fd79b27d052}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga993f0949dcde6dd6b1148750dfa1640e}{VREFBUF\+\_\+\+CCR\+\_\+\+TRIM\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga400774feb33ed7544d57d6a0a76e0f70}{WWDG\+\_\+\+CR\+\_\+T}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8676c7d294b92a9ea0d0f1b088308ed}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga305c0da4633020b9696d64a1785fa29c}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44e5ea3baea1e37b0446e56e910c3409}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67e7b9fa1867ecd6a9dd4b28381e4229}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64ede5bff80b5b979a44d073205f5930}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbc9c4a71473ceb1fde58a1d6054a7fe}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9f41b8c9b91c0632521373203bcb5b64}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8abc0d44e390aabc2c7f787f2ed0b632}{WWDG\+\_\+\+CR\+\_\+\+T\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+T\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab647e9997b8b8e67de72af1aaea3f52f}{WWDG\+\_\+\+CR\+\_\+\+WDGA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06bd586be3859790f803c1275ea52390}{WWDG\+\_\+\+CR\+\_\+\+WDGA\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfbb9991bd6a3699399ca569c71fe8c9}{WWDG\+\_\+\+CFR\+\_\+W}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aed21af49014ce535798f9beead136d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26f4016f9990c2657acdf7521233d16d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+0}}~(0x01\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga546410b3ec62e976c0f590cf9f216bb3}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+1}}~(0x02\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3de841283deaea061d977392805211d}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+2}}~(0x04\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0394248f2a4e4b6ba6c28024fa961a99}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+3}}~(0x08\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25594b7ced3e1277b636caf02416a4e7}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+4}}~(0x10\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e730800b000f6fe3be5ea43a6e29cf9}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+5}}~(0x20\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9fc25f8d5c23a76d364c1cb5d7518a17}{WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+6}}~(0x40\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+W\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}~(0x3\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga067b1d8238f1d5613481aba71a946638}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga627018d443463abccf249b1b848e2b64}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab94b761166186987f91d342a5f79695}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+0}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9120ceb094ab327ec766a06fc66ef401}{WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+1}}~(0x2\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+WDGTB\+\_\+\+Pos)
\item 
\#define {\bfseries WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931941dc5d795502371ac5dd8fbac1e9}{WWDG\+\_\+\+CFR\+\_\+\+EWI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca4ed7e970421b1b4b4b0f94e3296117}{WWDG\+\_\+\+CFR\+\_\+\+EWI\+\_\+\+Msk}}
\item 
\#define {\bfseries WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96cf9ddd91b6079c5aceef6f3e857b69}{WWDG\+\_\+\+SR\+\_\+\+EWIF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga284cdb5e7c17598a03a9a0790dd7508c}{WWDG\+\_\+\+SR\+\_\+\+EWIF\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf18661126fecb64b8c7d7d4e590fb33}{DBGMCU\+\_\+\+IDCODE\+\_\+\+DEV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d92c620aed9b19c7e8d9d12f743b258}{DBGMCU\+\_\+\+IDCODE\+\_\+\+REV\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga127e0531bc305bb460fd2417106bee61}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+SLEEP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71cd122085cdadba462f9e251ac35349}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52e9a797b04f9577456af2499f5bd9ff}{DBGMCU\+\_\+\+CR\+\_\+\+DBG\+\_\+\+STANDBY\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga18007dc2c11d41a5dc449e37cb8c0c56}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+IOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}~(0x3\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad641a08b344645d47a0789ffa25d7079}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d41a4027853783633d929a43f8d6d85}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+0}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ba3a830051b53d43d850768242c503e}{DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+1}}~(0x2\+UL $<$$<$ DBGMCU\+\_\+\+CR\+\_\+\+TRACE\+\_\+\+MODE\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1afef8611e0e9e20665bae18b9c7e7ef}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e1f007bd11a4feb803ce4d802cfd71}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9e1f007bd11a4feb803ce4d802cfd71}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6ea683859a6863bf479631b82c1c07}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5d6ea683859a6863bf479631b82c1c07}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM4\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c802c6f8e79243f196a97765a89ed6b}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c802c6f8e79243f196a97765a89ed6b}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM5\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1484e716d08809f741faf461aa3f8e52}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1484e716d08809f741faf461aa3f8e52}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM6\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ab05256c54308d1aa3286592841319}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63ab05256c54308d1aa3286592841319}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+TIM7\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9914a6ac7dcf0d7c0933fa937b8e0158}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+RTC\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bb6b060ccabb7753bce2f61476ea57}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80bb6b060ccabb7753bce2f61476ea57}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+WWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac718e5c6fb75090420d1e3954bfc3d72}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac718e5c6fb75090420d1e3954bfc3d72}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+IWDG\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2db1f62185d8f2baaa12824b0e88681}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2db1f62185d8f2baaa12824b0e88681}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4acf2bdbddacd9685a8a06575d371e}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d4acf2bdbddacd9685a8a06575d371e}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacb3a00bc63c19c794fb7ef4205c9ff8}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+I2\+C3\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+CAN\+\_\+\+STOP\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b62e9ea56a16f0f3cbefd64afa4519b}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+CAN\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+CAN\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+CAN\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7b62e9ea56a16f0f3cbefd64afa4519b}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+CAN\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460fdf42d752a57ded9376a5eaf11b21}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga460fdf42d752a57ded9376a5eaf11b21}{DBGMCU\+\_\+\+APB1\+FZR1\+\_\+\+DBG\+\_\+\+LPTIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6fbf7cdc7570d60422665a8b053f871}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6fbf7cdc7570d60422665a8b053f871}{DBGMCU\+\_\+\+APB1\+FZR2\+\_\+\+DBG\+\_\+\+LPTIM2\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ca3a8aa9824edb8a8304d50f687ffd}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27ca3a8aa9824edb8a8304d50f687ffd}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM1\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac367b97cc38d7d9c1ea69446e6b7514e}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac367b97cc38d7d9c1ea69446e6b7514e}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM8\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a92143a8dc627934c1de6ac66148d5b}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a92143a8dc627934c1de6ac66148d5b}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM15\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8b2f12692582e5b6aefdc3b4df3148}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c8b2f12692582e5b6aefdc3b4df3148}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM16\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8fae3fd65d40fd52cab4c782294784}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Pos)
\item 
\#define {\bfseries DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f8fae3fd65d40fd52cab4c782294784}{DBGMCU\+\_\+\+APB2\+FZ\+\_\+\+DBG\+\_\+\+TIM17\+\_\+\+STOP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae09ab672e632dfd87bfb97e10563dfac}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27144da12fabf5f20058022b7a060375}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQSCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade39c1039ab30f1ca7ff7c33dd3e1c1b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga911bbd5c9dff39b1539db5afda218133}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+SRQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fa7360667db727cf57de6600f7aef5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421b6ddffc33aff647c7dee57ac2d2fd}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72fa7360667db727cf57de6600f7aef5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f253d70aa89bda1be7494bf0a3abd74}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga84d6d26c3d269e98e2c0ced9018da790}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f253d70aa89bda1be7494bf0a3abd74}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+VBVALOVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee30fd82295c5f1992451191507e936}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee7cdad48daaec5fb1ce7b8a700f7b7f}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabee30fd82295c5f1992451191507e936}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858631050caa5bb484df66ba03e991b8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1fe7da2f7b997400513681d1a0094e7}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga858631050caa5bb484df66ba03e991b8}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+AVALOVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63eefbe1e617c87c4630a4af26cad809}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ec01fd29e6a1474505ed0289671eef6}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63eefbe1e617c87c4630a4af26cad809}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcb1f928647f5b7d6526daee389a49b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf024b4f1ed6426306267073eec40d178}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcb1f928647f5b7d6526daee389a49b}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BVALOVAL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd6b6a179c6c0b664bda471e29d05e5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60d8d5e1dc7a7d3c98af8e0a4c0b626d}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6bd6b6a179c6c0b664bda471e29d05e5}{USB\+\_\+\+OTG\+\_\+\+GOTGCTL\+\_\+\+BSESVLD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46e79a60810179da2479104fbf514a70}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa244dfb48bb953763802745e978649b2}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SEDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c5094462de3569f89fdcc641ead7d47}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750e5c8cbb573197c89318c8b99771e0}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+SRSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga50fcdec0f5ff7e594b726dc63175a1f3}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga83eeecbc4aa4d8bc1c1c6cac82695577}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNSSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab16a656720e4914c0935ef597f9719ef}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c87ba48d57c205ce011dfa8b6888a9f}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+HNGDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac73e4e50f0fbe8376e87b833872f4b40}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e2f3eeb46b9addf20afbc0f4e0c3196}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+ADTOCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa17e41c826fded604c1837cacae0b66}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e2ad3f6e96de9fbe88f1e5f6d3be7d4}{USB\+\_\+\+OTG\+\_\+\+GOTGINT\+\_\+\+DBCDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd1bbe9e90d56d2aa225ff5532e15c6e}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadfab3e804f69049a10d08b30d986ecf0}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+GINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ffbca11bd10b4d94843a5084078fdd4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f129cc1f698c1a272851d848541397c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacccaf834ac65b3859e6f0519d2c4d75d}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga944e91046cd27e0bea8954bd56a45a94}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b9994176dc5115431b0a537ad26900c}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ac6781cf82fd4c21a342b4e8c8f25f8}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+HBSTLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46b9ace9572bb6ec977594c8b4b0825f}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67d9f42ed7111f4a498e213ceae2d357}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a8af9d1d89b731426db773905ae4450}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadbed93fcc3e44debab0f9a6b8f56a4e4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+TXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7443f8ddb5b67b506637b282923a0c57}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ce05358bc5a54302af1f296bd1338c4}{USB\+\_\+\+OTG\+\_\+\+GAHBCFG\+\_\+\+PTXFELVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb035573c48f1055126d94a3c15dd5f3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa03324441e7f1d314a3d553097a97d98}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9afeebc0fdfffa134586228627d0994}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad406f5ebd83521f075d973f1afae39f8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c336a75d6e5035c376667f9794d9aae}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TOCAL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2148059ec3e6a804d102ed9964c9a005}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3373712099429d9b7186af1f2bf1e662}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYSEL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26cadf8d7d278615a2681c308d69a1f4}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffdc662f62192d4b3b04c2967dc17499}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+SRPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e220d23f5739e07442461204a70a2c7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga014d25d1f767f3db5ad0c60e7c752607}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+HNPCAP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedf4c990f79714f2747232ccb7470d4c}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec02000199e190ce726adc091bd9fc18}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09f21fcd7d2ba96955088e33afa034e5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad316e69d3679d7fa0a73caf577e1d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad8ecdc45ec0654c353bee6da6d17a9a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga019e347f4b9b5a2bf980b90e921c23f0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TRDT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga87e134cc67f7b77efcb1506f7ca57b64}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga754ace191e8556620eec7c93ba53a914}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PHYLPCS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ad0a14d1e0b69f72209ac0de8290862}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff2a24486b52bc1e86707e5e4f9ebbd9}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIFSLS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9996da3f96fd45ce80d12a1db533b89d}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2787eb50165fdc318425a15808e195d7}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIAR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7f25e19a542791bcb97956262637e9b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb75fefda7133445f8372502ee6dc415}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPICSM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafad0b734f8f4511d7839385a01f105b6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51f99055d4e1309feeba94e88c767f03}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a57c032717ceeeef110b7fd33cddd79}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04c1b32f50469cd6f5b5728b85af1ad0}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIEVBUSI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1cdbe63bf7a5b2212e602f88a16796}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4f3f8f8230c13d226cfc088d2ef2f5b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+TSDPS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos}~(23U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae325703f616d90c6c22198c288fa4f28}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga013f30e987d548455287896e9f5600a6}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PCCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga55174040ef4566af2326b0a424bff30a}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab89a6d18ebdbf9a78551b167eedf7c2f}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+PTCI\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga240a106dc942384f0c0dae11a7efc018}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3c2349edc84b6a82c2e350ae60c3c49b}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+ULPIIPD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2bafa204b663017c8c08dcd42c1c031}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8b9aae8e1a49ed8a7d8b3d8a779581a3}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FHMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga012379ec9a2c86e7d28f5dc882fed0c5}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cc2f6447eb4b2e36588e604b66d2b8}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+FDMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0efb62f80533abcf9cecd96815200380}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90ac2f68e29f0584ba980f3d396eb1e2}{USB\+\_\+\+OTG\+\_\+\+GUSBCFG\+\_\+\+CTXPKT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2e85306ee6705e7120877dee47d50b0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff29d2fa7bd837e8130717b43e71a04}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+CSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88a5f9be64498b49d12a3dc7b5bb4d0c}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff92f8742438f99c8e81d37c63e8fbf0}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+HSRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae6417d13d2568b05676800c9eda4bdfb}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e8b8125ce36876edcb9041304fb0d81}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+FCRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacbe28fdd671e34e48f5d96119fd91cab}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e6d47098a622dd1002f38438db5db6d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+RXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac92d0ccd406f33733199edbee13eeb7b}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7a3ea77b9f0bdd2cb5e6c104d28278de}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFFLSH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x1\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1d15f7c8d94dbf1b67b6d7fda680a5ad}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15516a0193e467d3a42dfe24a7a20b09}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga30d4785ae9db0a59b8e945be32582fa3}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga260a76595ceb569e47b30fc946ce7f84}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82fc2f146c00833e94244fdb640fcbd4}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga625608800e950e7540f7888a281ab91e}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafacdf091f563680eafdd5500809c912f}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf152b268977d411b34bf47e674a8239a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac32cd68230279be0476ab2bafd5f8e1d}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+DMAREQ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfc525ece665c5448d652166bf962b7a}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dd9f38aa1f6dcc20c4eeb13a6547a46}{USB\+\_\+\+OTG\+\_\+\+GRSTCTL\+\_\+\+AHBIDL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga357496f2734867ddaf5a00cc61ff0191}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac38b6e32c779099c6cdba55e857f33e0}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CMOD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab0c1ac0fa6a6a1b95d1dfc2b90383a39}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6421c9e8b57f5343e197c85008ae82d5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+MMIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4a7ff1e46bfa5481522003726a1b6304}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7154d80c30c1c71720c35ce47aed996b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga478373e0aea76bfad1c9d8e93c33a2f8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga574b32ff2365c138b8454bec261a44e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd7c264becfe7a116ae20933173b1e5b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb089db587ace41b14385dda34247e5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+RXFLVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa84f417f4c311418505bcd04e6b9cbdf}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga750ef2111fed4186378990d5b4604911}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+NPTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcf16d8b480c90018eaf6a717c989100}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac8bce3f4c26db797f4d5bc1fbbf56a3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+GINAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2966f09bafa5de7b1ee2bbddfc2628fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2197d4cc945121d9c75d7d9701e64c5}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+BOUTNAKEFF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99d72bb12c0c5bf1d17290c49b392027}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d506f6959a079205ed975944e8e1189}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ESUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd16c90192e1c43d95c16265f86cdd5d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e012bb063b871af8f27698f652d757d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga446f240725aaa8a702b70763cef41661}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2cc0c061635f5ac73557643af51a1441}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88d4e3bdfdfc08a0cc2db20a34cbd598}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4300a8cbfa6b81490d1747b67966f63b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ENUMDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad550fd1c59868de214b47c06ef72af16}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca4fde1933a925bf08275f0dc66fab3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+ISOODRP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e72bb03e22a40500af8f0cf4a34d4a8}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab1c09e625f1d9bc1b803c5930d0e0298}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+EOPF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba3464cca97f65b232975c7ede5f3928}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa17b5ac65578ca653e41479144a6f1fc}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7191a4ff25e5834f2ebdf0b61103294b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga005e49f60424a85b2abd5315691093dd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64d9ad7356460a81cfb01e4a39d9fe14}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf380deb48e6ff5e99ab18c74684dd51e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+IISOIXFR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga590d7ef0d41e8499b968429da4bbe289}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga038bf029239a7327a134697d89adf4d2}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PXFR\+\_\+\+INCOMPISOOUT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e3ca6a1a8087c2c60a6980fa365776d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0f4c8c2bbc97f303685f3d236bb0b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DATAFSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaea3470d78914a470f9aba4367f7609d}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d8553b58efc1196c9390088c8c28cac}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HPRTINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaedc1e52a9576a68e762d473c74225d2a}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga367de65d703dfe6cb6db52c76f996f85}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+HCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2ce397157106fc508c7f067d8efb7396}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16028501b6619df3019f71876b649884}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+PTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3686797a49169645f92ceabe07da070f}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3bacabfd433c848b456fc4f8dfea341b}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3686797a49169645f92ceabe07da070f}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+LPMINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga931ec3cde136bc655953191000a16855}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga99288d13e884a0c4c554d3219bf56f51}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+CIDSCHG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7ef887fec0170857c82ad7a142cce98}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9bf091e3d68accaeb0237700d77c9fc3}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6f152a76e8a4457cf7f2cd93a95d3fd}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37cf1033876ca51d197c2652b87bd084}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+SRQINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60bc942876444a039c20070d3a91055e}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0607db8d81e1637d4f91fbddb26bc25}{USB\+\_\+\+OTG\+\_\+\+GINTSTS\+\_\+\+WKUINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49ccdddf721bcdb2d44915f210b3e2e2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5ccb0f8c7955022c74175b060f1a5e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+MMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1138fd4386ac29900b5c46ec7754b4ff}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaff43c3b891b1e76c1e0242a2bab658c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OTGINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabbd83cf86e077c35fdc47e2a2666b391}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga03618e5abf25fbd2f495b47e6121402a}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SOFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca853066f092884b6c6af005eee77ed}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2e0f9299eaf0a9987bb07d6d4ba05228}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+RXFLVLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b7860f3dc90a9f46e46e2dc133f2e4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67278c309dddbbaa4cc520416c60d9be}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+NPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eb2bbcd11ddee87630472eb01897d3d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53aed86becf8549f65f3038d0d5da115}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GINAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9de7677f70e7fcb4dab90228bdb484}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga360c770dba2809d002ba1cf317179988}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+GONAKEFFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa0fc70a7e7198d7d6f179d9cae29394}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed33a7a408afafbce8c6243e2345433}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ESUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7afb2b0396964430aeb1c7650012fe6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga44cee5301fb072bbea3e3b095d12e08d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0935f9f5fb77fee0755ceaaa787bb7f6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9356341b405c61209433fd206e5edc4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+USBRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6066078d17a4216093855cc210ab6764}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc647118b4e7ef089e014a6da2e42f9e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ENUMDNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e01710480bf4d5edf5c344798c88624}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga442bbb88091efa2c2f707909e51477f3}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+ISOODRPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd06eee1627ac5ba7212a728f19e4fe8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga53404953b235600349f7f631caff940b}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EOPFM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga35ecb8ef940b0ace19712f5fefa1193c}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf538166d934b884ae39bdfe98cbd16b6}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+EPMISM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7b0d0879e3d57e3a21610ab590da6ae}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae283ace2a396c147245a581322b25761}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff1341cabf6155e197f657b12237dbb8}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafcdffda36a1a980f7d77038e2e5acb29}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9a505c6af38c507dfe84028d6194e08e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga932753540aef5f14f8801ea26789cef4}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+IISOIXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7fc2d5326991ca1857dcc4825688d21}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PXFRM\+\_\+\+IISOOXFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae29d6ecd5e6c802a6214b814f6466b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga941f4e537d06501247b906cbd37410c7}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+FSUSPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8b1d4a903966e3ad62a8c299875a082}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2f3349ecf1e586219b22452f93d3725}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PRTIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ff8e84db67f2f7c46998c2236f9c6cc}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91482bd34447d0e44c2bf4ad9b9e3aa0}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+HCIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2744ae4d8e4c018a9a541af8ce68d01d}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7146797fddc3a6bae1b081568810f35e}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+PTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5081096cd7b3cb3494272718b992898}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga73e7fc8641a07a92999fcd15be89a203}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5081096cd7b3cb3494272718b992898}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+LPMINTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe390b69b7379dc93f9c25b6b35a71f2}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae4b71ca238b78977cad1c0362044065}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+CIDSCHGM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6de24048cab1948503c26d09ee5a4397}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f387040509ac1ea94b3dbc95302e54}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+DISCINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896592b90dc012f3c4d004cd2280fb8f}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga075abd906877496518197feccbd33643}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+SRQIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab641d285c79ab1b54c1d0c615afe87f5}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf042e8854e22eacdba2faa356fe1b58}{USB\+\_\+\+OTG\+\_\+\+GINTMSK\+\_\+\+WUIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e22ae686ec18ff21f8f576178463115}{USB\+\_\+\+OTG\+\_\+\+CHNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46419059b5b49059f5bdebe1b72722ef}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1901249182b97582cbe4a3644f31d20f}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda64fd2296cefde4a9f304c0b5150e3}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e852ea3f7aca27ba6cd281d1fdc5117}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga045af9896fe21c27d155de0bb98eb3bb}{USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CHNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91d336fd8272e4c22fc474e468b81af9}{USB\+\_\+\+OTG\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa45e8d6116688de705fd0d55680e1a87}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61585b0ce43fd0b1e6b228598afc219c}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga483d3ad09cb1f0a2c0b162c8a55ed7c6}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2438798104047b9b51f8c773d02858a}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42c2df6bfed558ca73545573166296bf}{USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga69105bca4abdabe5c66a1c44ae714776}{USB\+\_\+\+OTG\+\_\+\+FRMNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3dde44ba66dda008f4f22e73d6de3eb}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6a9a2d9f4d804f38e9ee29038139498d}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d93a3bde8de46b481691a1e87b36bfd}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f8be72a63a9942462f0752d5371e619}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9b50095fee4cb94be4d1d02aadd3964e}{USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+FRMNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85cc2bdcb428f49f2de38db43a6da61b}{USB\+\_\+\+OTG\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8835a43d2c40f61caee8af97be8de8d3}{USB\+\_\+\+OTG\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba9fdf0a57d7a204dff9217d6b7e7a60}{USB\+\_\+\+OTG\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a99858955bd807f3b3ab817ccb22dbf}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cb8aeddd0bc7c194224de1c601c3aea}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8822d847cc21c903bfe427927f3ebd8f}{USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04a5d91a12a215c4eeeb06ce604c22e5}{USB\+\_\+\+OTG\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac0bbc3a438b82f7739fdb08721163c3b}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77111a987b72536f21bfd7bb08594b35}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa2fb9acefebdda4d1178fd41152354a}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab280bdccc1f515e8b031ca572a40dbeb}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad095ea293b9f4a79f215502575bc3c70}{USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga09b6ae9c0db0348ae11d171912651bf2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34de745d37102b0c8d8bc0daac0437a4}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7cc28354cac4479286e02df84b82eaa}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffd3da88ae4fb7c15b79e072e2230441}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+BCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89a85cea9c8ee8cea016f80c1354b0e2}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76f9198db9bcb93fc1823fe6278c06ad}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga968cdd119ee75647a2ab2a6beecd54fc}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga02d6c9af341038ba6622a9ac14e0aeda}{USB\+\_\+\+OTG\+\_\+\+GRXSTSP\+\_\+\+PKTSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga645e153273d36f18999be31a5f9c152b}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga19912b7862dbda078a7c986251282051}{USB\+\_\+\+OTG\+\_\+\+GRXFSIZ\+\_\+\+RXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7288bc9a03bd0068584bfbf7a00de132}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d574718d661d828fdbd50dd9de84f79}{USB\+\_\+\+OTG\+\_\+\+NPTXFSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa42909f04dfa46977d5d95ba84a81f7a}{USB\+\_\+\+OTG\+\_\+\+NPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga925ee7600d2f4c33f4ada106ad2da436}{USB\+\_\+\+OTG\+\_\+\+NPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga878564768aedb86dd987f933edd56ded}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1135e855d8d6bd816ab72978a82217d5}{USB\+\_\+\+OTG\+\_\+\+TX0\+FSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd6ed0dba3c92506928f19a8dae4a4cd}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae9db88da5ed817b0e836a7fe631b8a3c}{USB\+\_\+\+OTG\+\_\+\+TX0\+FD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e0f0efb60ff9965a1ef407bb36b0c9b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f2d1e26e3ce0e261b8fbe6fe2797edc}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0dbb974d940609afd19b073574c40019}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaca3b71a13949ca23c81dfd7901d5078e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7731a3940c52add8741a9102d1d921b4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaead027a78b6c561c4ab16a7b138373c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0af12c08cce383a26e0eef3c6a6fa72}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga896f6671b046ebcba5dde1f267508c2f}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga207fc30605e39e471f9790f69e3fac74}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d2c61ea0a8811b95ea5880adf869e0b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga787291b79ab2b19dcd87a188a8ad0c7b}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1212da7f367d7ccc3bb3db806c0293c}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTQXSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga111271d7bfdc7155f029c2402d2bac41}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga730120d7b71007fb05f5e74b8d3e6264}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e940aac39f5922c0b7c6ffa797ce691}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4ff80fe229f3a0ca31450cf037ad3117}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacb3f5554d1d052c25cba115f406d6f07}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9fd208770d7a63c0c031fed2b650d19}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga963a180ae1705b5161555d23fc8f9a1e}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad681db11aef73b8b65b2528f31fa9668}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba22a705c0bd9f3c18a22afcddd3edc4}{USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GNPTXSTS\+\_\+\+NPTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03a4e3dc01c2193ac2e90cdcc99621b}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8e987bb77ad54ed39c9c41d9f48a2e1}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab03a4e3dc01c2193ac2e90cdcc99621b}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e54778edac461c4424ed8855ed8323d}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaec017e7dd012045c2777befd7c302683}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e54778edac461c4424ed8855ed8323d}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb8091a5e80d700b00a309da109a2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e560bdcd7289694df175d4e7600680}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga432bb8091a5e80d700b00a309da109a2}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed7c09aa505fca1c47285ebcc1f98aa}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga141b277d174e6fdcb2e19f4917e79ff5}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ed7c09aa505fca1c47285ebcc1f98aa}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PS2\+DET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c298cedbc73302fae613084ad098b22}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga29705f28087b457d2e6d6ade469b8da8}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PWRDWN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33953ef15dd3e02a2bff0f6607558585}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7afb48bc4e632c3417c7730f0750599}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33953ef15dd3e02a2bff0f6607558585}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+BCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efedf97a7216c15d9864174168a3e71}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf8a4621fbf72cab488df21f4afe37bef}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6efedf97a7216c15d9864174168a3e71}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+DCDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261ed3b6f8ff2ccf4f06abaec0ee60cb}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d30801c464c774aa1aaa9326b571fb0}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga261ed3b6f8ff2ccf4f06abaec0ee60cb}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+PDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0061fca92d0ba895c9c471ed10f2ca88}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5c909ab9b96baad071f8d65f91f517e}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0061fca92d0ba895c9c471ed10f2ca88}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+SDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9fcd5fdf624b7d7ae33c866b86d244}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14b16d9352a86d5d488323a9de3a9134}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaff9fcd5fdf624b7d7ae33c866b86d244}{USB\+\_\+\+OTG\+\_\+\+GCCFG\+\_\+\+VBDEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bad40ec1b2cb101eaa49a5605f7a097}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2c0749f0863635f439e2d8b760eeee17}{USB\+\_\+\+OTG\+\_\+\+CID\+\_\+\+PRODUCT\+\_\+\+ID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1647a683973cf726b9e5388feed83}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1d1647a683973cf726b9e5388feed83}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+ENBESL\+\_\+\+Msk}}    /$\ast$ Enable best effort service latency $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Pos}~(25U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f7794ebed9994466a856414baa3800}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63f7794ebed9994466a856414baa3800}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNTSTS\+\_\+\+Msk}} /$\ast$ LPM retry count status $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3955ada7dbdde1c533dc439203cd9dc1}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3955ada7dbdde1c533dc439203cd9dc1}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SNDLPM\+\_\+\+Msk}}    /$\ast$ Send LPM transaction $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabeb4af3201e457891fdf075e1507c2}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadabeb4af3201e457891fdf075e1507c2}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRCNT\+\_\+\+Msk}}   /$\ast$ LPM retry count $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219b4515bc0d5b35040a6b2725996dab}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga219b4515bc0d5b35040a6b2725996dab}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMCHIDX\+\_\+\+Msk}}  /$\ast$ LPMCHIDX\+: $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c815065a007b97b6ece0011d29e7f9}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c815065a007b97b6ece0011d29e7f9}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Msk}} /$\ast$ Sleep State Resume OK $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bd5449a2af8d95a59b707c3d855ef}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1bd5449a2af8d95a59b707c3d855ef}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+SLPSTS\+\_\+\+Msk}}    /$\ast$ Port sleep status $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e7bffd4f03afdf4cf3d1acaebc0904}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3e7bffd4f03afdf4cf3d1acaebc0904}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMRSP\+\_\+\+Msk}}    /$\ast$ LPM response $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7def8e7db7d0e2393ffe218c3fd7416b}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7def8e7db7d0e2393ffe218c3fd7416b}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+DSEN\+\_\+\+Msk}}    /$\ast$ L1 deep sleep enable $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0057a58d6b344bfe4153c0ee9f2f7dc}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0057a58d6b344bfe4153c0ee9f2f7dc}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESLTHRS\+\_\+\+Msk}}  /$\ast$ BESL threshold $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318036c1f8869fcb47b5236e592b5333}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga318036c1f8869fcb47b5236e592b5333}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+SSEN\+\_\+\+Msk}}    /$\ast$ L1 shallow sleep enable $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64dfa01803730902759afdc8485d5ee}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad64dfa01803730902759afdc8485d5ee}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+REMWAKE\+\_\+\+Msk}}   /$\ast$ b\+Remote\+Wake value received with last ACKed LPM Token $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63186c9029bfd53c10ee1acf13be27a6}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63186c9029bfd53c10ee1acf13be27a6}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+BESL\+\_\+\+Msk}}      /$\ast$ BESL value received with last ACKed LPM Token  $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755447ce911b9ed158ec5edae2b5a0f3}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga755447ce911b9ed158ec5edae2b5a0f3}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMACK\+\_\+\+Msk}}    /$\ast$ LPM Token acknowledge enable$\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7acb6e59252826d4a83d87b728b4cbb}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7acb6e59252826d4a83d87b728b4cbb}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+LPMEN\+\_\+\+Msk}}     /$\ast$ LPM support enable  $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+Resume\+OK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+Resume\+OK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4c815065a007b97b6ece0011d29e7f9}{USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+Resume\+OK}~USB\+\_\+\+OTG\+\_\+\+GLPMCFG\+\_\+\+L1\+RSMOK
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+DISABLEVBUS\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069ef691e4e588356cce42da8756eee3}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+DISABLEVBUS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+DISABLEVBUS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafdc28198e26fad8b77d816100cfd435f}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+DISABLEVBUS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069ef691e4e588356cce42da8756eee3}{USB\+\_\+\+OTG\+\_\+\+GPWRDN\+\_\+\+DISABLEVBUS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62a28fc8c8ab16a52858febfbb0382ef}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9be1af071c308f74cf353d2ce3d691b9}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga85a628f9094f55c620b2846635803781}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b5b79b979f2e9443324066faaa92245}{USB\+\_\+\+OTG\+\_\+\+HPTXFSIZ\+\_\+\+PTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga731c1eaaf15ec1b7f24e055172f7e0cf}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5b86ac57a1176451f435dda801dbddb}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXSA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga015ec5caee27272afa335fa9d5892a40}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb927bfa114a368eea25db7d46c85f}{USB\+\_\+\+OTG\+\_\+\+DIEPTXF\+\_\+\+INEPTXFD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a881de3c707878018490b8b3db282f7}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad2eed76dce0ee687f52e08f16bc4c1b}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad229aff8e0584e5b5abbf80629e141cc}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga981001cbade2d922b72e1b06d6069da0}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSPCS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98190493ea5b039322c77341e3cf61f8}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebb27b8d77f15f8100c1d27149fb7186}{USB\+\_\+\+OTG\+\_\+\+HCFG\+\_\+\+FSLSS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8345933ec4180c4ea9013291ce085a2d}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaadcdb6f745b118b51a607d89bbf864a0}{USB\+\_\+\+OTG\+\_\+\+HFIR\+\_\+\+FRIVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab240bcea196fe42725639b82a3ceac75}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34a555bd57d9e8f2a41d5b9499ad7c44}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FRNUM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51a24f44589040844690a0d6d2f23c13}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad58aef8796a09f03191b07f54244b67f}{USB\+\_\+\+OTG\+\_\+\+HFNUM\+\_\+\+FTREM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab37734d4115211633d584e59cbeabe19}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab49ec3e222a628b813a802f9ebb28448}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXFSAVL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga338e5e7a3613da0d1dbca7bcdced15ca}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga57a34e5dc4826091ab53667fa1d0d6d7}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0029668daec1137fa7373e7b151099ac}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga96badb4855acc006656a4045db4170f2}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51e29269f12dd3a01bdccd31b5fefcdf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac36241d1f9e6a781b55952f6ae8ca4ea}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccf8f748b5a048fd46fc3c710daddf2a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaac0ab79df9fad1b945edb6384dbc8e3d}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba458280e9d6532dd12837a90742f408}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga873ee2b3f86e357de46cd936a899ed31}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQSAV\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}~(0x\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4c9381ee78a71b8c91e76a974fd633f1}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4378a888dfbf5185446cdf184521471b}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc4f9d82388f22aedd70ffc2074f8526}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b75ae59aa46eb3f366e0c0eb18a953e}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49c079a1cad8c676ff57e997fddcc939}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37f71961a65f5c88a0bcfea71c88bfab}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga10291d16c7f539b1fb2d6e0b22fd7cbf}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8bac7d58ce0353c4570601a5a8c04090}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164af5e3ff7a7c104028840b5ccb8447}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad66e43fdfea8df808ae46b41537c5b0a}{USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+7}}~(0x80\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPTXSTS\+\_\+\+PTXQTOP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13f6ce630f54df1a49314012a612d98d}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d40f68bf4ce28cec78ad449152f16e2}{USB\+\_\+\+OTG\+\_\+\+HAINT\+\_\+\+HAINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1f2419baf94819340bd759b09004121}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga326da6d7c5280028f57cf69bc5958b4a}{USB\+\_\+\+OTG\+\_\+\+HAINTMSK\+\_\+\+HAINTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01b303083e66f3018e57dbb275b6f4b5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6277ab1fc490e322b3da7f1ebab56dce}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bd9f8a9da09f9d52f19b8e68551c285}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd445d6f75df03444eb8b978d39f1e6f}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PCDET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga95ad10f10631095aeb7a27e0475242f0}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8068309917d8be1de7bc9a2d9dea22e6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7d84be9a2f9c7f8750ee448c99164821}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2e7655490c7bdff631166769d46838d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PENCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4d510d6215d72faac65ad3109f009af}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf14c79e04bc40d676bb24be0b41145ca}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabc46d2c0e7f2525ad2d1dcb41c5e3814}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63a4749bf5614ee8388364463ef039d6}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+POCCHNG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga643fdc3285aa718952214857d15dadfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3cf39420fbe05f13da97b9d4f54c753}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRES\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98db6454c00ab942c1ca969ebb192f67}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5b1f55077b63ba7fda82f1d5d06de23}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5741bb0728c8ccf320ef609699c3425a}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26c4eb727f6b37a90e1b9a2aaa64414d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PRST\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0a3c8eb0d6b7eea1f4aaf60bb27b15c}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2b757dac879fce7dae5214b192863ea2}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bbb5a9719331ba00d44ff01b267bf7d}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae87cecc544d0c1d8e778c3a598da9276}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PLSTS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20965e6de30c19d8b0f355f62680c180}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6cd2ac835835be4a80bc43659d300ebe}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PPWR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01677a7e4ccb6c54d7bce0cba3899bfb}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3a02e11d6a1f700ee19fcc08117ebe16}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4faf063b47c7bc83c090e6000e9162}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga791b063b5e86ffbbfd6980f447408e83}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6491b21dbe177ecb91628169d02b8c76}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga087d26522b46212d380ca5a1e1c16fed}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PTCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a28ddd62304e263536ff9b5cd855ff5}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66c65cc05ea21eebd9013f9f84880385}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac47d8caa24e4f5e6b66e4d70d549d5fa}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1b8f7977f0d956d6955efd2640530f73}{USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HPRT\+\_\+\+PSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7d25c42363f797cf4c2c308006de784}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaacaf54f4394f57b2eea234e1aeb4bb43}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae0ac25b2f10b80c3f529c97f225be728}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7341e59397aba116872d63a3606d0cb6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fa97e03ed82c3f48b7b8ceb38db62bf}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3898f15c5f3db168ab867f1dbfc8d3b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb6e82877f06b262cc0ec2143821ebf3}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3977b57bb81f942fcdde8f4d5e9fe24}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303898c1943aede8d1ed6b9f259b9d0c}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga93cab809dbd5a48454d9370b5cc83571}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPDIR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20e48f56546fe73be76efe518c239114}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3a41d259407f924e05803713ee882b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+LSDEV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1dcca7cc02f8f9f2adf14fdd36b36055}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga108a8e59d323596cb35aae675e3422eb}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1a360a7769f0c9ec5a44bdf11b0787b5}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga88b483febece6e61c20347d02dd98b8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga373dce758b81f5555b484092be97f4f7}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab76a960e55c3396d2d3ef9b790ff9d44}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f3c212ab7781f5f354c8081d4ef1a60}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad5ecb48ef55ed2a5c7cf5f4ab6f0fac9}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+MC\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1ef60bbb223f7605a2b58d99b0c1734}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08d35b165b6c8ca666c72993bee4a098}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3fd299a559b62badc881da2a5372ebc}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga172f14d42d36a6782891fc2bb8069258}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e9e1a9dee8376aaa948b7caf6f8e}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9209069e0fc607042c54ef7394aa6b61}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga835ff39312f6b7b6b8610cdf0dcd3b99}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79ad8aecc4f86e9d3446691c747a48da}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0063e054d76ae8962838b7bf9d14ef2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad866d817dedea4edb9514815ab3f5ae6}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf3b86db5b44b232005a73d7c660ee326}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+ODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga39de05e23016253698aa5348fffdf8a2}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga917118333ba8be9747a356d0a27e71ae}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1e7dc29241b644b8bcce53440658c93f}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacfdd5a74cad64a4655be2486fce7230b}{USB\+\_\+\+OTG\+\_\+\+HCCHAR\+\_\+\+CHENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga332b761dd88ddfacac9ebff6fced8846}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae073b77821aa500ba31c336cc510a2dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4ecd695c1cc06335445a49780888bb1}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga177761d89d797f8d6194e6618792be8d}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+CHH\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae8b909ca659271857d9f3fcc817d8a4a}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab7250908e6d8ad8ab40adccafdae4f9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe1d65156f846dcecac479a451b5109e}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd9b71968e54876f10fca2af973a95fb}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga069dfb657cf84125520ec5e4f20b8da0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga62c4fd21ba532f275b90104da9c69825}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7bdbdb2fe8526b144ca06b537c5acdd0}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ab325ca96f65ccaea0b7abb66b33702}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+ACK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0f54751dc8abdbd65c786d2736cc2038}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga516eea514a6024132cc66218882582dd}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e34974081aceef1865b83e47d48d158}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga158802078f5364292b4b93103aef6b1f}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+TXERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3b7e21abc4b3e5ea1eff06eb0850441}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71fa9e120a3bfed31484cfd157f11fbc}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+BBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7805a112e2897572bffee4c25042cc9}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa98c0c3233732702f627741e818b08ae}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+FRMOR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0089841c8301b5e572e29da28ef95467}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac35a8a3f2a57b8881cb825c07f263570}{USB\+\_\+\+OTG\+\_\+\+HCINT\+\_\+\+DTERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3647bba98a8f2c2234aadb2f9441874}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e1633eb41c92d2a0716e893d10ea404}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f359b89c79fba4414e0838645f13a6b}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa6cb390f8f0cf8a561f41a88a8339d7e}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+CHHM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf281bb6b61c559e8b068ab32114572af}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga70c101e1a4e376d61f77fcf4f5f32bf6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+AHBERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga001d17d4511b40850fd7c338be250f08}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga60f5b08f1a892221f86f3cb370260ef6}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+STALLM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51b9246da6c3a45ab697edc1cac74651}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga51cc9dd53764be5f1d2ff3d5c7241fd3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21eb5c0fa8aafa12a725ab52f85023d1}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga372e5e68431087f0fb3b25408ce9eec9}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+ACKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga059e35d45f848183cf19399ac1e21ff5}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac6b099d2da095f8d31fe49ad9b9ecc90}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5322b79193b042004614b21c391d4880}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbe2d77401d28701eb827ac3d4cd149}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+TXERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ae263bd38eec1c423b0a70904b5099a}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f9165c1fbf87679bb83efa46571b96c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+BBERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2178eb0791f9ea69122edfbd567ba48}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gada017fb34e00a15702d759ff174d33ff}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+FRMORM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7ab7105e77ce288988037b1df3406ab3}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1cbd167749a70c575efd955503111f5c}{USB\+\_\+\+OTG\+\_\+\+HCINTMSK\+\_\+\+DTERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga983ec8ca0ffac66eea9219acb008fe9c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3d0ecc462bdb146edeb44b1e1bf3ae08}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2177151366a5539b446104cb87d3059}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae242d5b51bdad2968cc7f59f2356195b}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dcc4677244eb50d430a62870b90c30c}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63444676f787b5850bcd74a3dac24c06}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DOPING\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7037fb804f6e2a4a3e0c08bd3e345f18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66d5133c860991521246501b6e1c055d}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae5509a0f869a4c7ba34f45be4b733b23}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5ae95b441c770521507da1d1d4c51d18}{USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCTSIZ\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab2980c7f7c60bf5ff4842dc9e363ea7b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2a98df839cd4108ef0b1b814d0f7020b}{USB\+\_\+\+OTG\+\_\+\+HCDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f008e2b969946597b56824fef3cc7ef}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0b6bf36ee06f07105efb0568bfb3c06d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f73c1cb1213fd6e28ce7409fc3c63d1}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7d4f6f3e5002c73be03457ab3ac4023}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7c492b6fc8389b58b1879aa7d822137f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaa785273cbe79b53e609ed2715cfbf98}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+NZLSOHSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf9fd5819883e2d18cad4c19af8146e1d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67fabe86ac6ef650b9ad01a026b67a5d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34aa0076cdeff59113e9880458ae79ba}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga646ba21ce25f42e2fbf706295a5ad031}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2d495202852341acc620ce02043281a6}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fa407810d17c7f3795fe268bd01120b}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72351ad7cdbbd7992f70892b49a2a669}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga61f0d5b909af5196782bbe6e03855f06}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae949fe90d15c793eb011958a4f600ac}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+DAD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga08ae423d6325aa35bb037304ba8f8235}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga273b5f0a16f8276d0f0e76f216caa03f}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf4e78c573f8cd0548bce86ce8593353d}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9cc973db831fb86b1e122443a58aa7c}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PFIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos}~(24U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8fb78d02bad573871d6b9d92100561a4}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4407194cfda70b7408523c537ba03060}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eef8bf8e73d8b94b0caf98caa978c11}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e47455432a6c8c7c7400024427c25d8}{USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCFG\+\_\+\+PERSCHIVL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e87febbcda52c3b0b4679ce4fc10aae}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6caa072b60a7c1c580d47f5ac1d4a63d}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+RWUSIG\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga148c9f1be1abbca2c8568a079894c9d0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f43895b41cdf03141fd07278679e9c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d3d6c5c6827fad61f6f8fa5553935fa}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf928315cb36f5a39a14f58cb15468ec8}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GINSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga199625403480a432df8f653b9bee0bd4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa880c9c7c5ee16534e0156380cf04d28}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+GONSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}~(0x7\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaebcf7c6c98c93f075f635cf0969c16f4}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad771cd9b6f19e1f335016426d41dec48}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48750394a0e7d020b3b1e4c4b73b981f}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga27636cb092fce5a35e0dd25debc50294}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82ad49a50f4cb5a7c310e94d92daa889}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+TCTL\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafde278c400411575329026a0a8a67fa0}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa822717fd13eed433f8496f8c0b81482}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga200f87e323c35612737fbaeb7b1c52f2}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45fb8854f9cb1d9e5aa9b55e4392af8b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGINAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga717ea6d52263b0b9938ebf1f3ef4b409}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga54678325db99694db585d8ec50f46ae6}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+SGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos}~(10U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga232f28bae3c9cd354b2fca1be518d043}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga07b9fd237b82bf4b3556a7a344a0058c}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+CGONAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace837326945cc056aef6969fc24e1a09}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2daaa82f3b3ea2bbfb3c0677c46b93b}{USB\+\_\+\+OTG\+\_\+\+DCTL\+\_\+\+POPRGDNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8faf1dcd3fb686cc4acf23ca6f4b71ec}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga474e845231f3f8f1de1d4be1e99167ca}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+SUSPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf68e749d3365b8b6aba2002718a16e94}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga270bfa6f7139f8a15af6a55c4b48c167}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4b85a30093b2120bd2f0dca9a2fabd46}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga38dcfba81d842a0514d24f42fbea815c}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+ENUMSPD\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab9787add94a212edfffa82dd2fe47863}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3125d311d52b88b33109ffd3b1c2b194}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+EERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}~(0x3\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga047ff56c1d9fbd02b738f2a5bf768a45}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9aa7bb17de01b147c98b6c23e4f146cd}{USB\+\_\+\+OTG\+\_\+\+DSTS\+\_\+\+FNSOF\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac4413974123f59fa698d3f79b8218016}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4d4f31482f2ac26051500e0c8f3a0869}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+XFRCM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6f5c0badd33dc95fa7897bd4bb558ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+XFRCM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5f93bf9a17e71b2f6d82c485ec81c464}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+EPDM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd42de5994316c7c765e349aceaf1718}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+EPDM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae3ef8fc38aa3179714c5ac82ac381e94}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TOM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7329fbd5f4d78564704e80cbdcfb6a8f}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TOM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa7c9ebfa6013f1aed7b853573298a0a}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+ITTXFEMSK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52a6c7819bcf9554d7f20c9ba4ad99dd}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+ITTXFEMSK}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9558bbbb276b63f32baf0dc2c9e37a87}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNMM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga34f85531f0e6f963d30dbc284c23fb92}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNMM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+INEPNEM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26a366ee28afa322e37670c3eb5d0722}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+INEPNEM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e7e1dc554fdd79e23762aac9e2338b0}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+TXFURM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8d10ab688d3bf47aaf8180daf0624e9d}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+TXFURM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaf510f548548201cdaef6370c77bd644}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+BIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2dd5dbb2c67a3dd71a8fe6563441d243}{USB\+\_\+\+OTG\+\_\+\+DIEPMSK\+\_\+\+BIM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa4089e9aeb641963584d76c932f78e06}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga63e3d316ebc4d1b530ac5da37be23e6e}{USB\+\_\+\+OTG\+\_\+\+DIEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga722790431dd642e348bcded588d7e824}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+XFRCM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9e4371d47a5b0cfcc1235fbb9fbd7931}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+XFRCM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3b3d4b03a79afdb9c3a5b9e40d07158}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+EPDM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6078d0855016e26c85d0a5b935e6f6ba}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+EPDM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafccb9d1a7a0af8c8ed2be97eff94a8d1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TOM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb61e805f1e512b80a7b33efcca6182e}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+STUPM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7df1cf9a2583c2a2c079c2743db0c0a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+ITTXFEMSK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad472667f09c79f0ca122586ae032e9df}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OTEPDM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos}~(5U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga20d91d742e89a430937207cca6dd0a1a}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0193a714c31b0cf57e25588071cc637}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNMM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga990e43476d2858b9b8b0a1e10ddd3ca1}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+INEPNEM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga59ef878371c32d6157a619ec42144c09}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+B2\+BSTUP}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf413b92fd7377313378c481fbf28c6f0}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+TXFURM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga26bf486957377a746a55ae6203ea697c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+OPEM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa93f1e928648830df23013e8868ed53a}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BIM}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga980f37cfb000d12f7752530986d5069c}{USB\+\_\+\+OTG\+\_\+\+DOEPMSK\+\_\+\+BOIM}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3eecdae7aa0c9b1b40f219e8b0c18879}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb8873ed6ca0091147855a58b22054ed}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+BERRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98fa7db10f7b8e4998d30646a9e8e266}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga94cf1998cd40af00f7295c221fd4850b}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NAKM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bcea3bd49b83367b4f62c554815770e}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5cfdf8dc17970f375d544ff23c3369fc}{USB\+\_\+\+OTG\+\_\+\+DOEPEACHMSK1\+\_\+\+NYETM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac640d7686606412f8b3593fc3bc76976}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0458c7203562b2f88f6301ee5914b5be}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+IEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1da6e6b0cb689727710c7c23162fb5d}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaae1224c9e9728d40025d9326e31a0c6b}{USB\+\_\+\+OTG\+\_\+\+DAINT\+\_\+\+OEPINT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa9eaacec55a1e6d5ea06babfacf6a77c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff61f58b2d93be3d36f44794981e80c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+IEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad1e90f8633158170a810a7b739d280aa}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86dad56d8d5e8ced81ff1486b8f8b82c}{USB\+\_\+\+OTG\+\_\+\+DAINTMSK\+\_\+\+OEPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga749c7152aea411faaaeec1b43afb43e5}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05d481daeec0e3867bc14ddbf33c668b}{USB\+\_\+\+OTG\+\_\+\+DVBUSDIS\+\_\+\+VBUSDT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}~(0x\+FFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dc9a44df3a6bf09319feb0ade70219b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa0f53728ef57cfd0c9099458e5ede08b}{USB\+\_\+\+OTG\+\_\+\+DVBUSPULSE\+\_\+\+DVBUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga90deedb84e953f01c80f382926cc07f7}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafb5a75e2c30cc44403d12a7fa3f3bbd6}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+NONISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04e741a79f38ab24adc52bd7143af049}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace1a2aa524f45130efc83e053acb865b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ISOTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos}~(2U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89abc875678e55dd6f0404d06fd71ac4}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga43e14dc940b6baf117c256d9c60aa2e0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6dc7e5363efa0a295aa92980b6cc04fa}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77e5b0ffa7872b1a86a5c1b595e1010e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05f69f648818f4c055d939afc66946ae}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf30c1d04c0cdd9d55beae15953ec7693}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga49b7ac9081652b86cba455dd0241ec67}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5adde0e7e9543650a413afa08241a990}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d34b0ad2fc0bb5c9fef41cf8d139a2}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86ac850ea713f1545dcd207e2e5bd104}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4eafc52de58d4605d63ba125ceb08e93}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+TXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaccd6ccdda30038743b8857ec89c897d0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad7ea756a244f4f1c30f3d1feab40f90d}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHREN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}~(0x1\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga33dd5d34180983c398a1944eafd47fac}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga86e3d673a7dffea2edb0212199ca55d8}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabfb6edd2de6ee8c4680a604711920b83}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+0}}~(0x001\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga933148ffeb4784606b66a3229d77b921}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+1}}~(0x002\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4208cac73e194db119277ed12a69eedd}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+2}}~(0x004\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1c499a8120b848257819105790c44aef}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+3}}~(0x008\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b8e7493d15184845243110b44ef4e45}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+4}}~(0x010\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1a10cc9b79775c3c0067a1b005862f0}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+5}}~(0x020\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaee1447a1041c5a2b2a88fd2edacb9cdf}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+6}}~(0x040\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2f753e4d8650b04a44a092c7581cda36}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+7}}~(0x080\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabb2dbf9b5e747cff136273b67258c36e}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+8}}~(0x100\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+RXTHRLEN\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gababbacdcc33bdd2be91513fd31c4efbc}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac23e9fc77b37f86b49a3e6f9bb4f711b}{USB\+\_\+\+OTG\+\_\+\+DTHRCTL\+\_\+\+ARPEN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8129b6a9f51c5131fb60ae0b92887af}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8e5d9742bbb59530bdf7648a369aa31a}{USB\+\_\+\+OTG\+\_\+\+DIEPEMPMSK\+\_\+\+INEPTXFEM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadc58bf6e4389a56f5482f3c3b9f0afae}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad029d48387a2d3e0e29661bab1848c41}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+IEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga303cb170236d7f710cc125fb1af37179}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga15176fb77b4e56480776944239113e2d}{USB\+\_\+\+OTG\+\_\+\+DEACHINT\+\_\+\+OEP1\+INT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga258a2e60f2796217e28607252d4c57bf}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8771cbb994263301333d9847621094e}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+IEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1fc88b5e76ded044e77ec4bebbe91ec5}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga429749723f28d5ac2c69768ec5340d17}{USB\+\_\+\+OTG\+\_\+\+DEACHINTMSK\+\_\+\+OEP1\+INTM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabda35dcaaa3faa8443bec36b9edc438e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ea4a7999fe1ba166d761a56a5f045aa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga52604d4a0d7b24ad619a2860003e8fe3}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf2847317d82bfe14ae48839902c177dd}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1f908cbb98598542f631c746bc3a85a1}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab4d849a015e877f7b9e4a82291a9997b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EONUM\+\_\+\+DPID\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aa35782f7d920f0c6520db137bce768}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48e2e960476f1b5e1e205bef19c30b5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2fc1b4e978ef3a22450da75f2608dff2}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf416ce016be26169bcb25b1eea153f08}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4da4d418faa4245347a4ad3c1b8334d9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae2ca76cb985239ed613062b1087075ab}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab313ac4b4a0d85f45af3733d574cb9a9}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga72b289fbf1a810cefd61091e9affcf62}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos}~(22U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}~(0x\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2a4ce33e0e644c9439c9cce59b2edfa}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6e8e627baaad5f7ed0176d106ec0f43a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf0cd18c0071ac8c9676fbc010a07ef49}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e710b13ec4621897335fe9e18c7398c}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1bf5811bde53bd29c3c91ab07fdc2a5b}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+2}}~(0x4\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae67a96234e062d1304a4af3afc938164}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+3}}~(0x8\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+TXFNUM\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7aa93621e2379266fd2901742f9d652}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4398c0cf3ff27735935e0ec567d28dcc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga04939f2cc7cab01a34b516197883c542}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79c45bf1dcfa6b08ee039f3dde83926a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac5ea132b2710076fcc0ef9ebaffe7e1e}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7cabb03e5a98b0496a9f019d337362dc}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae874b1d1b15b4ada193bab411634a37a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga06e1743fc6505d240ba8929c579a807a}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9cc396ddf6cd0c0781acec4e278aa815}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c56726a11ab538f4108a37ffd15f254}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad6951a1febc2510628114a0297170bce}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5eb8f53ab834ffe44f784baab031791}{USB\+\_\+\+OTG\+\_\+\+DIEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab01f771d126cb58a8cb83841e08bec9b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac2947aa5667ae63ee9bcb747ae955a0b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga657c139dc16514808c516bff6e523531}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8a90367a919959f753ed93ac388259d}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga253fce8bc78be1504c85d684f232dc43}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga1ca3db2648c05083065675eda6aaef0e}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TOC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad0f91471274c3411579a7ede5a7d80f8}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad15ffda9000245db34322f4a75b31780}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+ITTXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40fbe18a5838e768b9afca5c1695dbb3}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga98ecb4c61f48a1fc073cda01f1599ad6}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+INEPNE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae4770cce2b4f601e88fb512f6db688ec}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadea85fa99c59be521a394f7cfeeadf25}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFE\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos}~(8U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga934d166eae0af7663585c903567ebe2b}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaffc8a052f72319f433728b6571098ba0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+TXFIFOUDRN\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos}~(9U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga22983c7c561dedc17e8688d313a50fb0}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92124e1fe13558df5464e356658e67b2}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BNA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos}~(11U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bf74048c663e9dcc21c282a8c7be576}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bbb4304aaa31dceb651eb6ebea21ca4}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+PKTDRPSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos}~(12U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga496c09a9096346e6141acc2464742b4c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7902d1f040d0669ad22a9cb4a1e88bdd}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+BERR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos}~(13U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9d91e68b693b9c8ff6fb2236093975cf}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaafb6909297147bb09786d5e20715656c}{USB\+\_\+\+OTG\+\_\+\+DIEPINT\+\_\+\+NAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5497667d259391162884390afd456f62}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b953496e53318844d2444b0d3982d2d}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga664b39d163f9f2e400aa9fe2577ffc06}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4032f4b698ca8efd7417e13471d834e0}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga428da482bfd499096cff02a3d8aa6738}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5b2138444cba4a94fea9ab112d212e1c}{USB\+\_\+\+OTG\+\_\+\+DIEPTSIZ\+\_\+\+MULCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}~(0x\+FFFFFFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab177fc20463978ff09c399cb56e904bb}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga17d3f62d2f03495bb28e7b65f00dbafa}{USB\+\_\+\+OTG\+\_\+\+DIEPDMA\+\_\+\+DMAADDR\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}~(0x\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae1789e8c79b7a271a58f56cbff4bd03a}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c1a0115d517ac979a61c81763f4ce8f}{USB\+\_\+\+OTG\+\_\+\+DTXFSTS\+\_\+\+INEPTFSAV\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}~(0x7\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0ebce086e91feb566f223ae07d01ff57}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga103ef4c7123cb64007a1eb050d96c4b7}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+MPSIZ\+\_\+\+Msk}}     /$\ast$!$<$ Maximum packet size $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos}~(15U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabed242624f140356cc793039988d89df}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga31ba8e0d0b5bf08b034ba5cf27eaef4c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+USBAEP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos}~(17U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa1735002d3abf233ca0cbe473da2d8fb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gacca51b95d03a684417745d2870bc02aa}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+NAKSTS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos}~(28U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0a06b55e9caa25873e734fb15cafbc51}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac1b8b770cb957bf0f4148311ddfef503}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SD0\+PID\+\_\+\+SEVNFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga77ddb336230fa5a497dbb2393a180ae6}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4f4b73b3f5f6813412b392b8b619a1ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SODDFRM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos}~(18U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4e347921b96b8435ec2ef6cc9b3470d8}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab5fea8cfdb01a643000019dc830fc30f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga48b0660b499862424b72cd59bca9226e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga89595201dd98cc05712d046e98c142fd}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPTYP\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos}~(20U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga14ef1fba78e67a55f665495ae7f8732e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga592d0d387403b49dd841153e1c8ef922}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNPM\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos}~(21U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5e6aea29335780171f8ce42aba031699}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga600dc33e80274fdf8ec793bce5df9ad4}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+STALL\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos}~(26U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabd05c0aa7833e7467e0ff66cfa1f20cb}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga92c45d7d3e789caf1b5a8967592939ae}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+CNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos}~(27U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga05a3e120b2c56a13ff622b0a507f48ee}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6be0f6d6ed75219981fc07465ba09298}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+SNAK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos}~(30U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf170f97217b0a2e3f66a33a67257674e}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga46881c1a50c0a2b48f4d107a9cdc540f}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8875f7311dfde66125b78dd715fd2d7c}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga891f80e6cdbf19579db62d0214bc09b5}{USB\+\_\+\+OTG\+\_\+\+DOEPCTL\+\_\+\+EPENA\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0e51a7b1cc412e304246176c207cbcb8}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga71bec204f2c5886251295d5ea7739331}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+XFRC\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32e18140ad2c7902fe788947cea557d2}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gad2bee78f4eead58dd6e9d772d77c843d}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+EPDISD\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos}~(3U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga76444bdecd4d6def6c718ed1bb8e8b8c}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga42dda03dc0034c884c0a51c1f749edfb}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+STUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3f4c92b08606cf934de16b353053dd78}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab8a3dd1c173d5cd66abf1d5aff97f894}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+OTEPDIS\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos}~(6U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga82261faaf818baade125d4de42f78fa5}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7623d1db984217c12acc54117994337}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+B2\+BSTUP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf63ba909dd472b7ce95b05e8ed984ac3}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8ea8387720c1dd29d7c4689f4b83792f}{USB\+\_\+\+OTG\+\_\+\+DOEPINT\+\_\+\+NYET\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}~(0x7\+FFFFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab954bdd4334a2643622e3d33fee16ad5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab5ef41f398424f0a7e6a4c7cd6010c2}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+XFRSIZ\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos}~(19U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}~(0x3\+FFUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae7bc1fb16d2d5b7a8d92fce5a61a038f}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga285281ff18968724fb73d8dc292b930b}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+PKTCNT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos}~(29U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a99a82646ef5a7a7785bec2d07334b5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadcb0c6895cd600227f3a037dfbddbbc5}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0cabae65ef4f05c5314de57beed11000}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3b109418cfad831c4f292eb86d132f0e}{USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+DOEPTSIZ\+\_\+\+STUPCNT\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9d864ffa4fe8bd78175e0f5126246a}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa574786f6d1a58765d895bcff54d435}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9d864ffa4fe8bd78175e0f5126246a}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Pos}~(1U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e2ecacf8e032cb63f2626df26d8e18}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f4bd826aea1d04ba238f003491881b}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e2ecacf8e032cb63f2626df26d8e18}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos}~(4U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9d864ffa4fe8bd78175e0f5126246a}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STOPCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa574786f6d1a58765d895bcff54d435}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e2ecacf8e032cb63f2626df26d8e18}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATECLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f4bd826aea1d04ba238f003491881b}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaab9d864ffa4fe8bd78175e0f5126246a}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+STPPCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa574786f6d1a58765d895bcff54d435}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+STPPCLK}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga37e2ecacf8e032cb63f2626df26d8e18}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+GATEHCLK}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac3f4bd826aea1d04ba238f003491881b}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+GATEHCLK}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Pos}~USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Pos
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP\+\_\+\+Msk}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac29bcd967dad8f66da440480b32b7b5d}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+PCGCR\+\_\+\+PHYSUSP}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8f07a7549ecc61ab2df0775ea177df12}{USB\+\_\+\+OTG\+\_\+\+PCGCCTL\+\_\+\+PHYSUSP}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GHWCFG3\+\_\+\+LPMMode\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d9ba4c43374bb4c7e9f3404854125}{USB\+\_\+\+OTG\+\_\+\+GHWCFG3\+\_\+\+LPMMode\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+GHWCFG3\+\_\+\+LPMMode\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+GHWCFG3\+\_\+\+LPMMode}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga375d9ba4c43374bb4c7e9f3404854125}{USB\+\_\+\+OTG\+\_\+\+GHWCFG3\+\_\+\+LPMMode\+\_\+\+Msk}}   /$\ast$ LPM mode specified for Mode of Operation $\ast$/
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos}~(0U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4fdaef6145025430a8d9d3742b11bf06}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2bf43d5ac1fcccf90a4a257da69fe9b9}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga212d74a7af2379f1b7065bb46fbb9d2a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0704e2d889ef64707ab85a66962e1004}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab33fa67bd58f2fa736d8f64bfbea4e5c}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac813f65324490b9885be03ff12328185}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6201a61e92821955efb64d3ccffb0da}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga2617f8146fa1656b415f31e9717fd875}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6c80e6a85b5960c708594433db74b713}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+PRTADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos}~(7U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}~(0x7\+FUL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga01754e9ee191528767bb4e9c4acb92d8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga16a3d74ca420462ff6493c0a299b49f8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6181cfe518eacf85a1fac93dd66327ec}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+0}}~(0x01\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeb05271f1a273bc14380c9ad00288701}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+1}}~(0x02\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6d1c70b3d92a311b13635ff67f491ec0}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+2}}~(0x04\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafbb8d9ca0465a572fa7be1afcfa430a8}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+3}}~(0x08\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad738cccdb8cd3c9db582d8f4aebc3e25}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+4}}~(0x10\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaeaa7e01257224ccaedb6ac4b34b962cf}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+5}}~(0x20\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga32808c2fdb053958a30c5ca464534557}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+6}}~(0x40\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+HUBADDR\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos}~(14U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}~(0x3\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8a144d40531b5f7565d81ca90012f2f}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6229c6f4ebd9ee5ca4cc7feeda5d3e15}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gae22d65d33e06b57429f285a7ae7e655e}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+0}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d1c8241b689b9771dce804274470e08}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+1}}~(0x2\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+XACTPOS\+\_\+\+Pos)
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos}~(16U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab3f351343c90321b0a43d3a86902bff1}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga74893ad7550eb4c2d08e5568f1c75c6b}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+COMPLSPLT\+\_\+\+Msk}}
\item 
\#define {\bfseries USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos}~(31U)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Pos)
\item 
\#define \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa189a5468eabc8d2e05b2c94660060e4}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafa1a7031a99e4d180e1510827a84f09a}{USB\+\_\+\+OTG\+\_\+\+HCSPLT\+\_\+\+SPLITEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga2204b62b378bcf08b3b9006c184c7c23}{IS\+\_\+\+ADC\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+MULTIMODE\+\_\+\+MASTER\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC1)
\item 
\#define {\bfseries IS\+\_\+\+ADC\+\_\+\+COMMON\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == ADC123\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+CAN\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CAN1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaefa161742156617f25fb34aec6354427}{IS\+\_\+\+COMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+COMP\+\_\+\+COMMON\+\_\+\+INSTANCE}(COMMON\+\_\+\+INSTANCE)~((COMMON\+\_\+\+INSTANCE) == COMP12\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+COMP\+\_\+\+WINDOWMODE\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == COMP2)
\item 
\#define {\bfseries IS\+\_\+\+CRC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == CRC)
\item 
\#define {\bfseries IS\+\_\+\+DAC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == DAC1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaad5f82d5d122fc729740ab55aeeaf24e}{IS\+\_\+\+DFSDM\+\_\+\+FILTER\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga38fc52c62795f2146ee2d6def3fb6666}{IS\+\_\+\+DFSDM\+\_\+\+CHANNEL\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga40beb02b397c5f47e22a83fc28034afe}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga783626dd2431afebea836a102e318957}{IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+AF\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+GPIO\+\_\+\+LOCK\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+GPIO\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacdf0149a4e8c41a6814c13613c38a6b2}{IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+I2\+C\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}(INSTANCE)~IS\+\_\+\+I2\+C\+\_\+\+ALL\+\_\+\+INSTANCE(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+LCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LCD)
\item 
\#define {\bfseries IS\+\_\+\+HCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB\+\_\+\+OTG\+\_\+\+FS)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae5b0e32617bd58801736b0d18218df98}{IS\+\_\+\+OPAMP\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+OPAMP\+\_\+\+COMMON\+\_\+\+INSTANCE}(COMMON\+\_\+\+INSTANCE)~((COMMON\+\_\+\+INSTANCE) == OPAMP12\+\_\+\+COMMON)
\item 
\#define {\bfseries IS\+\_\+\+PCD\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == USB\+\_\+\+OTG\+\_\+\+FS)
\item 
\#define {\bfseries IS\+\_\+\+QSPI\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == QUADSPI)
\item 
\#define {\bfseries IS\+\_\+\+RNG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RNG)
\item 
\#define {\bfseries IS\+\_\+\+RTC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == RTC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga15b86b76ac837e1e08e615e24b073ff3}{IS\+\_\+\+SAI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SDMMC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == SDMMC1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf492fcfe71eab8d1dadf4d837b840af6}{IS\+\_\+\+SMBUS\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga59c7619a86c03df3ebeb4bd8aaef982c}{IS\+\_\+\+SPI\+\_\+\+ALL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+SWPMI\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == SWPMI1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga61a90af30828ab8e254ea2a3c27e8077}{IS\+\_\+\+LPTIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+LPTIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPTIM1)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaba506eb03409b21388d7c5a6401a4f98}{IS\+\_\+\+TIM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac41867bf288927ff8ff10a85e67a591b}{IS\+\_\+\+TIM\+\_\+32\+B\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68b8d9ca22720c9034753c604d83500d}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga99d4e13b270b8dba4bce38dc3dd32e1f}{IS\+\_\+\+TIM\+\_\+\+BREAKSOURCE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga64ee0eb39ee44221618c397a8f74c7b8}{IS\+\_\+\+TIM\+\_\+\+BKIN2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c02efc77b1bfb640d7f6593f58ad464}{IS\+\_\+\+TIM\+\_\+\+CC1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6ef84d278cf917c7e420b94687b39c7c}{IS\+\_\+\+TIM\+\_\+\+CC2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0c37cb8f925fd43622cce7a4c00fd95e}{IS\+\_\+\+TIM\+\_\+\+CC3\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gae72b7182a73d81c33196265b31091c07}{IS\+\_\+\+TIM\+\_\+\+CC4\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga792dfa11e701c0e2dad3ed9e6b32fdff}{IS\+\_\+\+TIM\+\_\+\+CC5\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga41866b98e60d00f42889a97271d2fefa}{IS\+\_\+\+TIM\+\_\+\+CC6\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga8111ef18a809cd882ef327399fdbfc8f}{IS\+\_\+\+TIM\+\_\+\+CCDMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad51d77b3bcc12a3a5c308d727b561371}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad80a186286ce3daa92249a8d52111aaf}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+CC\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga1ed43d4e9823446a1b9d43afc452f42e}{IS\+\_\+\+TIM\+\_\+\+DMABURST\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+CCX\+\_\+\+INSTANCE}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7181cfd1649c4e65e24b7c863e94a54f}{IS\+\_\+\+TIM\+\_\+\+CCXN\+\_\+\+INSTANCE}}(INSTANCE,  CHANNEL)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac54b9f42e8ab07c41abe7d96d13d698a}{IS\+\_\+\+TIM\+\_\+\+CLOCK\+\_\+\+DIVISION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga0ca20886f56bf7611ad511433b9caade}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE1\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7beb8f84094e6a1567d10177cc4fdae9}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ETRMODE2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd23fd1f9f73dc249b16c89131a671c}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+TIX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga57882c3c75fddf0ccf0c6ecf99b3d3df}{IS\+\_\+\+TIM\+\_\+\+CLOCKSOURCE\+\_\+\+ITRX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga51daa1c0bd3d45064f3e7a77ca35bc1d}{IS\+\_\+\+TIM\+\_\+\+COMBINED3\+PHASEPWM\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga5f61206c3c8b20784f9d237dce300afd}{IS\+\_\+\+TIM\+\_\+\+COMMUTATION\+\_\+\+EVENT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaac0e3e7e7a18fd8eb81734b2baf9e3be}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE\+\_\+\+SELECT\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacb14170c4996e004849647d8cb626402}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga979ea18ba0931f5ed15cc2f3ac84794b}{IS\+\_\+\+TIM\+\_\+\+HALL\+\_\+\+SENSOR\+\_\+\+INTERFACE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gac71942c3817f1a893ef84fefe69496b7}{IS\+\_\+\+TIM\+\_\+\+ETR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gad7e5f47436a6e962b6f5d9e0599e0ecb}{IS\+\_\+\+TIM\+\_\+\+ETRSEL\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98104b1522d066b0c20205ca179d0eba}{IS\+\_\+\+TIM\+\_\+\+MASTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3ba7d4187dba8dfb4ffd610312e8af14}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7bf2abf939c55a4c8284c184735accdc}{IS\+\_\+\+TIM\+\_\+\+OCXREF\+\_\+\+CLEAR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6bb03cf116b07bfe1bd527f8ab61a7f9}{IS\+\_\+\+TIM\+\_\+\+REMAP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga3b470612fd4c4e29fb985247056b1e07}{IS\+\_\+\+TIM\+\_\+\+REPETITION\+\_\+\+COUNTER\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga68305c0173caf4e109020403624d252f}{IS\+\_\+\+TIM\+\_\+\+TRGO2\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6e06388143bb7bb111c78a3686dd753a}{IS\+\_\+\+TIM\+\_\+\+XOR\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7e85353dbe9dc9d80ad06f0b935c12e1}{IS\+\_\+\+TIM\+\_\+\+ADVANCED\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+TSC\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == TSC)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gafbce654f84a7c994817453695ac91cbe}{IS\+\_\+\+USART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gacbd2efab4cd39d4867c4dbeacb87e84b}{IS\+\_\+\+UART\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga4130cef42f8cada5a91c38b85f76939e}{IS\+\_\+\+USART\+\_\+\+AUTOBAUDRATE\+\_\+\+DETECTION\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98f122ffe4d77f03a13f682301e2d596}{IS\+\_\+\+UART\+\_\+\+DRIVER\+\_\+\+ENABLE\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga69c4aa0c561c4c39c621710fbbb0cb7b}{IS\+\_\+\+UART\+\_\+\+HALFDUPLEX\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gaf9a11d0720f3efa780126414a4ac50ad}{IS\+\_\+\+UART\+\_\+\+HWFLOW\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga7d2763df993c77cfa6e249ec7bc80482}{IS\+\_\+\+UART\+\_\+\+LIN\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga6303097822ab1977cc83f05319a10f1e}{IS\+\_\+\+UART\+\_\+\+WAKEUP\+\_\+\+FROMSTOP\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_ga98ae6698dc54d8441fce553a65bf5429}{IS\+\_\+\+IRDA\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define \mbox{\hyperlink{group___exported__macros_gab2734c105403831749ccb34eeb058988}{IS\+\_\+\+SMARTCARD\+\_\+\+INSTANCE}}(INSTANCE)
\item 
\#define {\bfseries IS\+\_\+\+LPUART\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == LPUART1)
\item 
\#define {\bfseries IS\+\_\+\+IWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == IWDG)
\item 
\#define {\bfseries IS\+\_\+\+WWDG\+\_\+\+ALL\+\_\+\+INSTANCE}(INSTANCE)~((INSTANCE) == WWDG)
\item 
\#define {\bfseries TIM6\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}}
\item 
\#define {\bfseries ADC1\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM8\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\+\_\+\+UP\+\_\+\+IRQn}}
\item 
\#define {\bfseries HASH\+\_\+\+RNG\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}}
\item 
\#define {\bfseries DFSDM0\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a62d53531a01f8711dcdf721b9f3b2689}{DFSDM1\+\_\+\+FLT0\+\_\+\+IRQn}}
\item 
\#define {\bfseries DFSDM1\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff51805df3d6b855d17a4d27a9bc2755}{DFSDM1\+\_\+\+FLT1\+\_\+\+IRQn}}
\item 
\#define {\bfseries DFSDM2\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0c5dd0a58ec98e00df6bc3219b6f42f}{DFSDM1\+\_\+\+FLT2\+\_\+\+IRQn}}
\item 
\#define {\bfseries DFSDM3\+\_\+\+IRQn}~\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a73d61bf8bbd27b267b6f5f704e40bf7c}{DFSDM1\+\_\+\+FLT3\+\_\+\+IRQn}}
\item 
\#define {\bfseries TIM6\+\_\+\+IRQHandler}~TIM6\+\_\+\+DAC\+\_\+\+IRQHandler
\item 
\#define {\bfseries ADC1\+\_\+\+IRQHandler}~ADC1\+\_\+2\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQHandler}~TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQHandler
\item 
\#define {\bfseries TIM8\+\_\+\+IRQHandler}~TIM8\+\_\+\+UP\+\_\+\+IRQHandler
\item 
\#define {\bfseries HASH\+\_\+\+RNG\+\_\+\+IRQHandler}~RNG\+\_\+\+IRQHandler
\item 
\#define {\bfseries DFSDM0\+\_\+\+IRQHandler}~DFSDM1\+\_\+\+FLT0\+\_\+\+IRQHandler
\item 
\#define {\bfseries DFSDM1\+\_\+\+IRQHandler}~DFSDM1\+\_\+\+FLT1\+\_\+\+IRQHandler
\item 
\#define {\bfseries DFSDM2\+\_\+\+IRQHandler}~DFSDM1\+\_\+\+FLT2\+\_\+\+IRQHandler
\item 
\#define {\bfseries DFSDM3\+\_\+\+IRQHandler}~DFSDM1\+\_\+\+FLT3\+\_\+\+IRQHandler
\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___peripheral__interrupt__number__definition_ga7e1129cd8a196f4284d41db3e82ad5c8}{IRQn\+\_\+\+Type}} \{ \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ade177d9c70c89e084093024b932a4e30}{Non\+Maskable\+Int\+\_\+\+IRQn}} = -\/14
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab1a222a34a32f0ef5ac65e714efc1f85}{Hard\+Fault\+\_\+\+IRQn}} = -\/13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a33ff1cf7098de65d61b6354fee6cd5aa}{Memory\+Management\+\_\+\+IRQn}} = -\/12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8693500eff174f16119e96234fee73af}{Bus\+Fault\+\_\+\+IRQn}} = -\/11
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6895237c9443601ac832efa635dd8bbf}{Usage\+Fault\+\_\+\+IRQn}} = -\/10
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4ce820b3cc6cf3a796b41aadc0cf1237}{SVCall\+\_\+\+IRQn}} = -\/5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8e033fcef7aed98a31c60a7de206722c}{Debug\+Monitor\+\_\+\+IRQn}} = -\/4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a03c3cc89984928816d81793fc7bce4a2}{Pend\+SV\+\_\+\+IRQn}} = -\/2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7}{Sys\+Tick\+\_\+\+IRQn}} = -\/1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a971089d7566ef902dfa0c80ac3a8fd52}{WWDG\+\_\+\+IRQn}} = 0
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adf63a7857ebc4223f721c0dd73c92b4b}{PVD\+\_\+\+PVM\+\_\+\+IRQn}} = 1
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac127cca7ae48bcf93924209f04e5e5a1}{TAMP\+\_\+\+STAMP\+\_\+\+IRQn}} = 2
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a173ccc3f31df1f7e43de2ddeab3d1777}{RTC\+\_\+\+WKUP\+\_\+\+IRQn}} = 3
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a91b73963ce243a1d031576d49e137fab}{FLASH\+\_\+\+IRQn}} = 4
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5710b22392997bac63daa5c999730f77}{RCC\+\_\+\+IRQn}} = 5
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6aa6f87d26bbc6cf99b067b8d75c2f7}{EXTI0\+\_\+\+IRQn}} = 6
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae4badcdecdb94eb10129c4c0577c5e19}{EXTI1\+\_\+\+IRQn}} = 7
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a082cb3f7839069a0715fd76c7eacbbc9}{EXTI2\+\_\+\+IRQn}} = 8
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8add889c84ba5de466ced209069e05d602}{EXTI3\+\_\+\+IRQn}} = 9
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab70a40106ca4486770df5d2072d9ac0e}{EXTI4\+\_\+\+IRQn}} = 10
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3ccf41a34f494246c67d3239afa9c97f}{DMA1\+\_\+\+Channel1\+\_\+\+IRQn}} = 11
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a1c7824eed187b747bcf8a3b4cd22c8fc}{DMA1\+\_\+\+Channel2\+\_\+\+IRQn}} = 12
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3d575a484e3cb668a42e6f9074112d23}{DMA1\+\_\+\+Channel3\+\_\+\+IRQn}} = 13
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ae36905d55d7cbb8ffb2de44c9b88bb31}{DMA1\+\_\+\+Channel4\+\_\+\+IRQn}} = 14
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abf98e4379328f74686524faa05bf6177}{DMA1\+\_\+\+Channel5\+\_\+\+IRQn}} = 15
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aab3710849c919f2327eaa001d9e2a7a0}{DMA1\+\_\+\+Channel6\+\_\+\+IRQn}} = 16
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6617c3c1d75470b8bfcc48f82ff38fd1}{DMA1\+\_\+\+Channel7\+\_\+\+IRQn}} = 17
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a19cf421347f52d547d370887640c158a}{ADC1\+\_\+2\+\_\+\+IRQn}} = 18
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9ceb5175f7c10cf436955173c2246877}{CAN1\+\_\+\+TX\+\_\+\+IRQn}} = 19
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab6bf73ac43a9856b3f2759a59f3d25b5}{CAN1\+\_\+\+RX0\+\_\+\+IRQn}} = 20
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af71ef06c4f9ff0e1691c21ff3670acd4}{CAN1\+\_\+\+RX1\+\_\+\+IRQn}} = 21
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0f5f129d88a5606a378811e43039e274}{CAN1\+\_\+\+SCE\+\_\+\+IRQn}} = 22
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa3aa50e0353871985facf62d055faa52}{EXTI9\+\_\+5\+\_\+\+IRQn}} = 23
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8dc25281ae7cf5a9e866a3b9f69c296e}{TIM1\+\_\+\+BRK\+\_\+\+TIM15\+\_\+\+IRQn}} = 24
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ace5676d446329834dd12515a1ea71646}{TIM1\+\_\+\+UP\+\_\+\+TIM16\+\_\+\+IRQn}} = 25
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e8877dfe9231e48010f08246bb2b05c}{TIM1\+\_\+\+TRG\+\_\+\+COM\+\_\+\+TIM17\+\_\+\+IRQn}} = 26
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af312f0a21f600f9b286427e50c549ca9}{TIM1\+\_\+\+CC\+\_\+\+IRQn}} = 27
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3a4e2095a926e4095d3c846eb1c98afa}{TIM2\+\_\+\+IRQn}} = 28
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a985574288f66e2a00e97387424a9a2d8}{TIM3\+\_\+\+IRQn}} = 29
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a368b899ca740b9ae0d75841f3abf68c4}{TIM4\+\_\+\+IRQn}} = 30
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9852dbbe8c014e716ce7e03a7b809751}{I2\+C1\+\_\+\+EV\+\_\+\+IRQn}} = 31
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a2ec363869f4488782dc10a60abce3b34}{I2\+C1\+\_\+\+ER\+\_\+\+IRQn}} = 32
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3020193786527c47d2e4d8c92ceee804}{I2\+C2\+\_\+\+EV\+\_\+\+IRQn}} = 33
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a60c35f2d48d512bd6818bc9fef7053d7}{I2\+C2\+\_\+\+ER\+\_\+\+IRQn}} = 34
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aacdff1a9c42582ed663214cbe62c1174}{SPI1\+\_\+\+IRQn}} = 35
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a505fbd4ccf7c2a14c8b76dc9e58f7ede}{SPI2\+\_\+\+IRQn}} = 36
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ad97cb163e1f678367e37c50d54d161ab}{USART1\+\_\+\+IRQn}} = 37
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a3f9c48714d0e5baaba6613343f0da68e}{USART2\+\_\+\+IRQn}} = 38
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afb13802afc1f5fdf5c90e73ee99e5ff3}{USART3\+\_\+\+IRQn}} = 39
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9fb0ad0c850234d1983fafdb17378e2f}{EXTI15\+\_\+10\+\_\+\+IRQn}} = 40
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afe09d6563a21a1540f658163a76a3b37}{RTC\+\_\+\+Alarm\+\_\+\+IRQn}} = 41
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a73d61bf8bbd27b267b6f5f704e40bf7c}{DFSDM1\+\_\+\+FLT3\+\_\+\+IRQn}} = 42
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac2465727aec26e840077f8df9b7af33a}{TIM8\+\_\+\+BRK\+\_\+\+IRQn}} = 43
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af20a30306a1b6d4fc8a2da095a2ca7e9}{TIM8\+\_\+\+UP\+\_\+\+IRQn}} = 44
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a01458aa0285988970fb26ba382d62bcb}{TIM8\+\_\+\+TRG\+\_\+\+COM\+\_\+\+IRQn}} = 45
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a637750639eff4e2b4aae80ed6f3cf67f}{TIM8\+\_\+\+CC\+\_\+\+IRQn}} = 46
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5df6270d4d1ecf305aeeb70945c27d16}{ADC3\+\_\+\+IRQn}} = 47
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab58dc79a081058857f73965f5305479b}{FMC\+\_\+\+IRQn}} = 48
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a9e68a13bbec7d366e6245c1a44a85e9d}{SDMMC1\+\_\+\+IRQn}} = 49
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aed2eb3f4bb721d55fcc1003125956645}{TIM5\+\_\+\+IRQn}} = 50
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a4e9331739fb76a2ca7781fede070ae44}{SPI3\+\_\+\+IRQn}} = 51
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aded5314b20c6e4e80cb6ab0668ffb8d5}{UART4\+\_\+\+IRQn}} = 52
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac55a11a64aae7432544d0ab0d4f7de09}{UART5\+\_\+\+IRQn}} = 53
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5f581e9aedfaccd9b1db9ec793804b45}{TIM6\+\_\+\+DAC\+\_\+\+IRQn}} = 54
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a53cadc1e164ec85d0ea4cd143608e8e1}{TIM7\+\_\+\+IRQn}} = 55
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abe9f38bb58d55fd4a58854bd0edacdd0}{DMA2\+\_\+\+Channel1\+\_\+\+IRQn}} = 56
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac78d6b1f0f3b4adbff1c1fa48628e490}{DMA2\+\_\+\+Channel2\+\_\+\+IRQn}} = 57
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adc1fa33023c357ca97ede35f9ad55898}{DMA2\+\_\+\+Channel3\+\_\+\+IRQn}} = 58
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a0d761f0d0a93b5aa3dc821480dc3f6c0}{DMA2\+\_\+\+Channel4\+\_\+\+IRQn}} = 59
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ac411f23d16ba0034c22b68b10013532a}{DMA2\+\_\+\+Channel5\+\_\+\+IRQn}} = 60
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a62d53531a01f8711dcdf721b9f3b2689}{DFSDM1\+\_\+\+FLT0\+\_\+\+IRQn}} = 61
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aff51805df3d6b855d17a4d27a9bc2755}{DFSDM1\+\_\+\+FLT1\+\_\+\+IRQn}} = 62
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8ab0c5dd0a58ec98e00df6bc3219b6f42f}{DFSDM1\+\_\+\+FLT2\+\_\+\+IRQn}} = 63
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8adb10d9f65a589b451cfeecb27fc04616}{COMP\+\_\+\+IRQn}} = 64
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa52967af3850dd051e31eee8807171c6}{LPTIM1\+\_\+\+IRQn}} = 65
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a5e28ae70dfc1e247104f6ef44437257b}{LPTIM2\+\_\+\+IRQn}} = 66
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e}{OTG\+\_\+\+FS\+\_\+\+IRQn}} = 67
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a87c638c1633339c44c4fb73bbe106d92}{DMA2\+\_\+\+Channel6\+\_\+\+IRQn}} = 68
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a449eef63e2428ac9a226c5c5e30e56a7}{DMA2\+\_\+\+Channel7\+\_\+\+IRQn}} = 69
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8af5ac0e39fc168694d2b7d39018c6cc0a}{LPUART1\+\_\+\+IRQn}} = 70
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e}{QUADSPI\+\_\+\+IRQn}} = 71
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a8326db2d570cb865ffa1d49fa29d562a}{I2\+C3\+\_\+\+EV\+\_\+\+IRQn}} = 72
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a6e954232d164a6942ebc7a6bd6f7736e}{I2\+C3\+\_\+\+ER\+\_\+\+IRQn}} = 73
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a367d6b48746f32fe63507226f80e51da}{SAI1\+\_\+\+IRQn}} = 74
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8abb6512c897a27e0eb1da361bce1597be}{SAI2\+\_\+\+IRQn}} = 75
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a931b31bb58497694297ce1ce49f9d3c4}{SWPMI1\+\_\+\+IRQn}} = 76
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8afdbb36a3cd235dc3dbf379e5ba53ced6}{TSC\+\_\+\+IRQn}} = 77
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a161916b33cc34138d17e57eaa8464568}{LCD\+\_\+\+IRQn}} = 78
, \newline
\mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8a90c4647e57cff99fac635c532802c4b5}{RNG\+\_\+\+IRQn}} = 80
, \mbox{\hyperlink{group___peripheral__interrupt__number__definition_gga7e1129cd8a196f4284d41db3e82ad5c8aa6b8ff01b016a798c6e639728c179e4f}{FPU\+\_\+\+IRQn}} = 81
 \}
\begin{DoxyCompactList}\small\item\em STM32\+L4\+XX Interrupt Number Definition, according to the selected device in \mbox{\hyperlink{group___library__configuration__section}{Library\+\_\+configuration\+\_\+section}}. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
CMSIS STM32\+L476xx Device Peripheral Access Layer Header File. 

\begin{DoxyAuthor}{Author}
MCD Application Team \begin{DoxyVerb}     This file contains:
      - Data structures and the address mapping for all peripherals
      - Peripheral's registers declarations and bits definition
      - Macros to access peripheral's registers hardware
\end{DoxyVerb}

\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 