#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul  4 14:38:01 2022
# Process ID: 4988
# Current directory: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado
# Command line: vivado
# Log file: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/vivado.log
# Journal file: /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/josue/Documentos/GitHub/proyecto-especializacion-final/programa_2/vivado/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_data_fifo:2.0 axis_data_fifo_0
endgroup
delete_bd_objs [get_bd_cells axis_data_fifo_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_protocol_checker:2.0 axis_protocol_checker_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_fifo_mm_s_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_fifo_mm_s_0/S_AXI]
regenerate_bd_layout
connect_bd_net [get_bd_pins axis_protocol_checker_0/aclk] [get_bd_pins axis_protocol_checker_0/pc_asserted]
undo
connect_bd_net [get_bd_pins axis_protocol_checker_0/aclk] [get_bd_pins axis_protocol_checker_0/pc_status]
undo
