[INF:CM0023] Creating log file ../../build/regression/PortExpr/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<52> s<51> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<24> s<3> l<1:1> el<1:7>
n<top> u<3> t<StringConst> p<24> s<23> l<1:8> el<1:11>
n<op> u<4> t<StringConst> p<22> s<21> l<2:5> el<2:7>
n<op> u<5> t<StringConst> p<12> s<11> l<2:9> el<2:11>
n<79> u<6> t<IntConst> p<7> l<2:12> el<2:14>
n<> u<7> t<Primary_literal> p<8> c<6> l<2:12> el<2:14>
n<> u<8> t<Constant_primary> p<9> c<7> l<2:12> el<2:14>
n<> u<9> t<Constant_expression> p<10> c<8> l<2:12> el<2:14>
n<> u<10> t<Constant_bit_select> p<11> c<9> l<2:11> el<2:15>
n<> u<11> t<Constant_select> p<12> c<10> l<2:11> el<2:15>
n<> u<12> t<Port_reference> p<21> c<5> s<20> l<2:9> el<2:15>
n<op> u<13> t<StringConst> p<20> s<19> l<2:17> el<2:19>
n<78> u<14> t<IntConst> p<15> l<2:20> el<2:22>
n<> u<15> t<Primary_literal> p<16> c<14> l<2:20> el<2:22>
n<> u<16> t<Constant_primary> p<17> c<15> l<2:20> el<2:22>
n<> u<17> t<Constant_expression> p<18> c<16> l<2:20> el<2:22>
n<> u<18> t<Constant_bit_select> p<19> c<17> l<2:19> el<2:23>
n<> u<19> t<Constant_select> p<20> c<18> l<2:19> el<2:23>
n<> u<20> t<Port_reference> p<21> c<13> l<2:17> el<2:23>
n<> u<21> t<Port_expression> p<22> c<12> l<2:8> el<2:24>
n<> u<22> t<Port> p<23> c<4> l<2:4> el<2:25>
n<> u<23> t<List_of_ports> p<24> c<22> l<2:3> el<2:26>
n<> u<24> t<Module_nonansi_header> p<49> c<2> s<36> l<1:1> el<2:27>
n<> u<25> t<Data_type_or_implicit> p<26> l<4:11> el<4:11>
n<> u<26> t<Net_port_type> p<34> c<25> s<33> l<4:11> el<4:11>
n<op> u<27> t<StringConst> p<33> s<32> l<4:11> el<4:13>
n<79> u<28> t<IntConst> p<29> l<4:14> el<4:16>
n<> u<29> t<Primary_literal> p<30> c<28> l<4:14> el<4:16>
n<> u<30> t<Constant_primary> p<31> c<29> l<4:14> el<4:16>
n<> u<31> t<Constant_expression> p<32> c<30> l<4:14> el<4:16>
n<> u<32> t<Unpacked_dimension> p<33> c<31> l<4:13> el<4:17>
n<> u<33> t<List_of_port_identifiers> p<34> c<27> l<4:11> el<4:17>
n<> u<34> t<Output_declaration> p<35> c<26> l<4:4> el<4:17>
n<> u<35> t<Port_declaration> p<36> c<34> l<4:4> el<4:17>
n<> u<36> t<Module_item> p<49> c<35> s<48> l<4:4> el<4:19>
n<> u<37> t<Data_type_or_implicit> p<38> l<5:11> el<5:11>
n<> u<38> t<Net_port_type> p<46> c<37> s<45> l<5:11> el<5:11>
n<op> u<39> t<StringConst> p<45> s<44> l<5:11> el<5:13>
n<78> u<40> t<IntConst> p<41> l<5:14> el<5:16>
n<> u<41> t<Primary_literal> p<42> c<40> l<5:14> el<5:16>
n<> u<42> t<Constant_primary> p<43> c<41> l<5:14> el<5:16>
n<> u<43> t<Constant_expression> p<44> c<42> l<5:14> el<5:16>
n<> u<44> t<Unpacked_dimension> p<45> c<43> l<5:13> el<5:17>
n<> u<45> t<List_of_port_identifiers> p<46> c<39> l<5:11> el<5:17>
n<> u<46> t<Output_declaration> p<47> c<38> l<5:4> el<5:17>
n<> u<47> t<Port_declaration> p<48> c<46> l<5:4> el<5:17>
n<> u<48> t<Module_item> p<49> c<47> l<5:4> el<5:19>
n<> u<49> t<Module_declaration> p<50> c<24> l<1:1> el<6:10>
n<> u<50> t<Description> p<51> c<49> l<1:1> el<6:10>
n<> u<51> t<Source_text> p<52> c<50> l<1:1> el<6:10>
n<> u<52> t<Top_level_rule> c<1> l<1:1> el<7:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@top".

[NTE:CP0309] dut.sv:4:11: Implicit port type (wire) for "op".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PortExpr/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PortExpr/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PortExpr/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.op), line:4:11, endln:4:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op
    |vpiFullName:work@top.op
  |vpiPort:
  \_port: , line:2:4, endln:2:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiDirection:3
  |vpiPort:
  \_port: (op), line:4:11, endln:4:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.op), line:4:11, endln:4:13
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
  |vpiName:work@top
  |vpiDefName:work@top
  |vpiTop:1
  |vpiArrayNet:
  \_array_net: (work@top.op), line:4:11, endln:4:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiSize:78
    |vpiName:op
    |vpiFullName:work@top.op
    |vpiRange:
    \_range: , line:5:14, endln:5:16
      |vpiLeftRange:
      \_constant: , line:5:14, endln:5:15
        |vpiParent:
        \_range: , line:5:14, endln:5:16
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: 
        |vpiParent:
        \_range: , line:5:14, endln:5:16
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:5:14, endln:5:16
          |vpiDecompile:78
          |vpiSize:64
          |UINT:78
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiNet:
    \_logic_net: (work@top.op), line:4:11, endln:4:13
      |vpiParent:
      \_array_net: (work@top.op), line:4:11, endln:4:13
      |vpiTypespec:
      \_logic_typespec: , line:5:11, endln:5:11
      |vpiFullName:work@top.op
  |vpiTopModule:1
  |vpiPort:
  \_port: (op), line:2:4, endln:2:25
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op
    |vpiDirection:3
    |vpiLowConn:
    \_operation: , line:2:9, endln:2:15
      |vpiParent:
      \_port: (op), line:2:4, endln:2:25
      |vpiOpType:33
      |vpiOperand:
      \_bit_select: (work@top.op)
        |vpiParent:
        \_ref_obj: (work@top.op)
          |vpiParent:
          \_operation: , line:2:9, endln:2:15
          |vpiFullName:work@top.op
        |vpiFullName:work@top.op
        |vpiIndex:
        \_constant: , line:2:12, endln:2:14
          |vpiParent:
          \_bit_select: 
          |vpiDecompile:79
          |vpiSize:64
          |UINT:79
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@top.op)
        |vpiParent:
        \_ref_obj: (work@top.op)
          |vpiParent:
          \_operation: , line:2:9, endln:2:15
          |vpiFullName:work@top.op
        |vpiFullName:work@top.op
        |vpiIndex:
        \_constant: , line:2:20, endln:2:22
          |vpiParent:
          \_bit_select: 
          |vpiDecompile:78
          |vpiSize:64
          |UINT:78
          |vpiConstType:9
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
  |vpiPort:
  \_port: (op), line:4:11, endln:4:13
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
    |vpiName:op
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.op), line:4:11, endln:4:13
      |vpiParent:
      \_port: (op), line:4:11, endln:4:13
      |vpiName:op
      |vpiFullName:work@top.op
      |vpiActual:
      \_array_net: (work@top.op), line:4:11, endln:4:13
    |vpiTypedef:
    \_logic_typespec: , line:5:11, endln:5:11
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:1:1, endln:6:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6


[roundtrip]: ${SURELOG_DIR}/tests/PortExpr/dut.sv | ${SURELOG_DIR}/build/regression/PortExpr/roundtrip/dut_000.sv | 4 | 6 | 

