$date
	Fri Nov 11 21:19:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module micro_top $end
$scope module microprocessor $end
$var wire 1 ! clk $end
$var wire 4 " data_in [3:0] $end
$var wire 1 # reset $end
$var wire 1 $ s9 $end
$var wire 1 % s8 $end
$var wire 1 & s7 $end
$var wire 1 ' s6 $end
$var wire 10 ( s5 [9:0] $end
$var wire 1 ) s4 $end
$var wire 4 * s3 [3:0] $end
$var wire 1 + s2 $end
$var wire 1 , s12 $end
$var wire 1 - s11 $end
$var wire 1 . s10 $end
$var wire 1 / s1 $end
$var wire 4 0 s0 [3:0] $end
$var wire 4 1 accum [3:0] $end
$scope module addr_gen_i0 $end
$var wire 1 ! clk $end
$var wire 1 + load_mar $end
$var wire 1 # reset $end
$var wire 1 2 s0 $end
$var wire 1 / use_pc $end
$var wire 4 3 pc [3:0] $end
$var wire 4 4 mar [3:0] $end
$var wire 4 5 data_bus [3:0] $end
$var wire 4 6 addr_bus [3:0] $end
$scope module four_bit_mux_i2 $end
$var wire 1 2 sel $end
$var wire 4 7 y [3:0] $end
$var wire 1 8 s9 $end
$var wire 1 9 s8 $end
$var wire 1 : s7 $end
$var wire 1 ; s6 $end
$var wire 1 < s5 $end
$var wire 1 = s4 $end
$var wire 1 > s3 $end
$var wire 1 ? s2 $end
$var wire 1 @ s11 $end
$var wire 1 A s10 $end
$var wire 1 B s1 $end
$var wire 1 C s0 $end
$var wire 4 D b [3:0] $end
$var wire 4 E a [3:0] $end
$scope module two_bit_mux_i0 $end
$var wire 1 C a $end
$var wire 1 9 b $end
$var wire 1 2 s $end
$var wire 1 = y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 B a $end
$var wire 1 8 b $end
$var wire 1 2 s $end
$var wire 1 < y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 ? a $end
$var wire 1 A b $end
$var wire 1 2 s $end
$var wire 1 ; y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 > a $end
$var wire 1 @ b $end
$var wire 1 2 s $end
$var wire 1 : y $end
$upscope $end
$upscope $end
$scope module four_bit_reg_i1 $end
$var wire 1 ! clk $end
$var wire 1 + enable $end
$var wire 4 F q [3:0] $end
$var wire 1 # reset $end
$var wire 4 G s8 [3:0] $end
$var wire 1 H s7 $end
$var wire 1 I s6 $end
$var wire 1 J s5 $end
$var wire 1 K s4 $end
$var wire 1 L s3 $end
$var wire 1 M s2 $end
$var wire 1 N s1 $end
$var wire 1 O s0 $end
$var wire 4 P q_temp [3:0] $end
$var wire 4 Q d [3:0] $end
$scope module DIG_D_FF_AS_1bit_i0 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 O D $end
$var wire 1 N Q $end
$var wire 1 R Set $end
$var wire 1 S \~Q $end
$var reg 1 T state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i1 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 M D $end
$var wire 1 L Q $end
$var wire 1 U Set $end
$var wire 1 V \~Q $end
$var reg 1 W state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i2 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 K D $end
$var wire 1 J Q $end
$var wire 1 X Set $end
$var wire 1 Y \~Q $end
$var reg 1 Z state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i3 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 I D $end
$var wire 1 H Q $end
$var wire 1 [ Set $end
$var wire 1 \ \~Q $end
$var reg 1 ] state $end
$upscope $end
$scope module four_bit_mux_i4 $end
$var wire 4 ^ a [3:0] $end
$var wire 1 + sel $end
$var wire 4 _ y [3:0] $end
$var wire 1 ` s9 $end
$var wire 1 a s8 $end
$var wire 1 b s7 $end
$var wire 1 c s6 $end
$var wire 1 d s5 $end
$var wire 1 e s4 $end
$var wire 1 f s3 $end
$var wire 1 g s2 $end
$var wire 1 h s11 $end
$var wire 1 i s10 $end
$var wire 1 j s1 $end
$var wire 1 k s0 $end
$var wire 4 l b [3:0] $end
$scope module two_bit_mux_i0 $end
$var wire 1 k a $end
$var wire 1 a b $end
$var wire 1 + s $end
$var wire 1 e y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 j a $end
$var wire 1 ` b $end
$var wire 1 + s $end
$var wire 1 d y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 g a $end
$var wire 1 i b $end
$var wire 1 + s $end
$var wire 1 c y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 f a $end
$var wire 1 h b $end
$var wire 1 + s $end
$var wire 1 b y $end
$upscope $end
$upscope $end
$upscope $end
$scope module program_ctr_i0 $end
$var wire 1 ! clk $end
$var wire 1 / enable $end
$var wire 4 m q [3:0] $end
$var wire 1 # reset $end
$var wire 4 n s0 [3:0] $end
$var wire 4 o q_temp [3:0] $end
$scope module four_bit_reg_i0 $end
$var wire 1 ! clk $end
$var wire 1 / enable $end
$var wire 4 p q [3:0] $end
$var wire 1 # reset $end
$var wire 4 q s8 [3:0] $end
$var wire 1 r s7 $end
$var wire 1 s s6 $end
$var wire 1 t s5 $end
$var wire 1 u s4 $end
$var wire 1 v s3 $end
$var wire 1 w s2 $end
$var wire 1 x s1 $end
$var wire 1 y s0 $end
$var wire 4 z q_temp [3:0] $end
$var wire 4 { d [3:0] $end
$scope module DIG_D_FF_AS_1bit_i0 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 y D $end
$var wire 1 x Q $end
$var wire 1 | Set $end
$var wire 1 } \~Q $end
$var reg 1 ~ state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i1 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 w D $end
$var wire 1 v Q $end
$var wire 1 !" Set $end
$var wire 1 "" \~Q $end
$var reg 1 #" state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i2 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 u D $end
$var wire 1 t Q $end
$var wire 1 $" Set $end
$var wire 1 %" \~Q $end
$var reg 1 &" state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i3 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 s D $end
$var wire 1 r Q $end
$var wire 1 '" Set $end
$var wire 1 (" \~Q $end
$var reg 1 )" state $end
$upscope $end
$scope module four_bit_mux_i4 $end
$var wire 4 *" a [3:0] $end
$var wire 1 / sel $end
$var wire 4 +" y [3:0] $end
$var wire 1 ," s9 $end
$var wire 1 -" s8 $end
$var wire 1 ." s7 $end
$var wire 1 /" s6 $end
$var wire 1 0" s5 $end
$var wire 1 1" s4 $end
$var wire 1 2" s3 $end
$var wire 1 3" s2 $end
$var wire 1 4" s11 $end
$var wire 1 5" s10 $end
$var wire 1 6" s1 $end
$var wire 1 7" s0 $end
$var wire 4 8" b [3:0] $end
$scope module two_bit_mux_i0 $end
$var wire 1 7" a $end
$var wire 1 -" b $end
$var wire 1 / s $end
$var wire 1 1" y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 6" a $end
$var wire 1 ," b $end
$var wire 1 / s $end
$var wire 1 0" y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 3" a $end
$var wire 1 5" b $end
$var wire 1 / s $end
$var wire 1 /" y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 2" a $end
$var wire 1 4" b $end
$var wire 1 / s $end
$var wire 1 ." y $end
$upscope $end
$upscope $end
$upscope $end
$scope module increment_i1 $end
$var wire 4 9" a [3:0] $end
$var wire 1 :" inc $end
$var wire 4 ;" y [3:0] $end
$var wire 1 <" s9 $end
$var wire 1 =" s8 $end
$var wire 1 >" s7 $end
$var wire 1 ?" s6 $end
$var wire 1 @" s5 $end
$var wire 1 A" s4 $end
$var wire 1 B" s3 $end
$var wire 1 C" s2 $end
$var wire 1 D" s10 $end
$var wire 1 E" s1 $end
$var wire 1 F" s0 $end
$var wire 1 G" cry $end
$scope module half_adder_i0 $end
$var wire 1 @" a $end
$var wire 1 :" b $end
$var wire 1 =" cry $end
$var wire 1 D" sum $end
$upscope $end
$scope module half_adder_i1 $end
$var wire 1 A" a $end
$var wire 1 =" b $end
$var wire 1 ?" cry $end
$var wire 1 <" sum $end
$upscope $end
$scope module half_adder_i2 $end
$var wire 1 B" a $end
$var wire 1 ?" b $end
$var wire 1 E" cry $end
$var wire 1 >" sum $end
$upscope $end
$scope module half_adder_i3 $end
$var wire 1 F" a $end
$var wire 1 E" b $end
$var wire 1 G" cry $end
$var wire 1 C" sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module brainless_i2 $end
$var wire 1 . acc_to_db $end
$var wire 4 H" accum [3:0] $end
$var wire 4 I" addr_bus [3:0] $end
$var wire 4 J" alu_out [3:0] $end
$var wire 1 ' arith $end
$var wire 1 ! clk $end
$var wire 4 K" data_bus [3:0] $end
$var wire 4 L" data_in [3:0] $end
$var wire 1 & invert $end
$var wire 1 $ load_acc $end
$var wire 1 % pass $end
$var wire 1 - read $end
$var wire 1 # reset $end
$var wire 1 , write $end
$var wire 4 M" s1 [3:0] $end
$var wire 4 N" s0 [3:0] $end
$var wire 4 O" data_bus_temp [3:0] $end
$var wire 4 P" alu_out_temp [3:0] $end
$var wire 4 Q" accum_temp [3:0] $end
$scope module alu_i0 $end
$var wire 1 ' arith $end
$var wire 1 R" cin $end
$var wire 1 & invert $end
$var wire 1 % pass $end
$var wire 4 S" y [3:0] $end
$var wire 4 T" s0 [3:0] $end
$var wire 1 U" overfl $end
$var wire 1 V" cout $end
$var wire 4 W" b [3:0] $end
$var wire 4 X" a [3:0] $end
$scope module and_add_i1 $end
$var wire 1 ' add $end
$var wire 1 R" cin $end
$var wire 1 % pass $end
$var wire 4 Y" y [3:0] $end
$var wire 4 Z" s2 [3:0] $end
$var wire 4 [" s1 [3:0] $end
$var wire 4 \" s0 [3:0] $end
$var wire 1 U" overfl $end
$var wire 1 V" cout $end
$var wire 4 ]" b [3:0] $end
$var wire 4 ^" a [3:0] $end
$scope module four_bit_adder_i0 $end
$var wire 1 R" cin $end
$var wire 1 V" cout $end
$var wire 1 U" overfl $end
$var wire 4 _" y [3:0] $end
$var wire 1 `" s9 $end
$var wire 1 a" s8 $end
$var wire 1 b" s7 $end
$var wire 1 c" s6 $end
$var wire 1 d" s5 $end
$var wire 1 e" s4 $end
$var wire 1 f" s3 $end
$var wire 1 g" s2 $end
$var wire 1 h" s14 $end
$var wire 1 i" s13 $end
$var wire 1 j" s12 $end
$var wire 1 k" s11 $end
$var wire 1 l" s10 $end
$var wire 1 m" s1 $end
$var wire 1 n" s0 $end
$var wire 1 o" cout_temp $end
$var wire 4 p" b [3:0] $end
$var wire 4 q" a [3:0] $end
$scope module full_adder_i0 $end
$var wire 1 f" a $end
$var wire 1 b" b $end
$var wire 1 R" cin $end
$var wire 1 j" cout $end
$var wire 1 h" sum $end
$upscope $end
$scope module full_adder_i1 $end
$var wire 1 g" a $end
$var wire 1 c" b $end
$var wire 1 j" cin $end
$var wire 1 l" cout $end
$var wire 1 i" sum $end
$upscope $end
$scope module full_adder_i2 $end
$var wire 1 m" a $end
$var wire 1 d" b $end
$var wire 1 l" cin $end
$var wire 1 a" cout $end
$var wire 1 k" sum $end
$upscope $end
$scope module full_adder_i3 $end
$var wire 1 n" a $end
$var wire 1 e" b $end
$var wire 1 a" cin $end
$var wire 1 o" cout $end
$var wire 1 `" sum $end
$upscope $end
$upscope $end
$scope module four_bit_mux_i1 $end
$var wire 4 r" a [3:0] $end
$var wire 4 s" b [3:0] $end
$var wire 1 ' sel $end
$var wire 4 t" y [3:0] $end
$var wire 1 u" s9 $end
$var wire 1 v" s8 $end
$var wire 1 w" s7 $end
$var wire 1 x" s6 $end
$var wire 1 y" s5 $end
$var wire 1 z" s4 $end
$var wire 1 {" s3 $end
$var wire 1 |" s2 $end
$var wire 1 }" s11 $end
$var wire 1 ~" s10 $end
$var wire 1 !# s1 $end
$var wire 1 "# s0 $end
$scope module two_bit_mux_i0 $end
$var wire 1 "# a $end
$var wire 1 v" b $end
$var wire 1 ' s $end
$var wire 1 z" y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 !# a $end
$var wire 1 u" b $end
$var wire 1 ' s $end
$var wire 1 y" y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 |" a $end
$var wire 1 ~" b $end
$var wire 1 ' s $end
$var wire 1 x" y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 {" a $end
$var wire 1 }" b $end
$var wire 1 ' s $end
$var wire 1 w" y $end
$upscope $end
$upscope $end
$scope module four_bit_mux_i2 $end
$var wire 4 ## a [3:0] $end
$var wire 1 % sel $end
$var wire 4 $# y [3:0] $end
$var wire 1 %# s9 $end
$var wire 1 &# s8 $end
$var wire 1 '# s7 $end
$var wire 1 (# s6 $end
$var wire 1 )# s5 $end
$var wire 1 *# s4 $end
$var wire 1 +# s3 $end
$var wire 1 ,# s2 $end
$var wire 1 -# s11 $end
$var wire 1 .# s10 $end
$var wire 1 /# s1 $end
$var wire 1 0# s0 $end
$var wire 4 1# b [3:0] $end
$scope module two_bit_mux_i0 $end
$var wire 1 0# a $end
$var wire 1 &# b $end
$var wire 1 % s $end
$var wire 1 *# y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 /# a $end
$var wire 1 %# b $end
$var wire 1 % s $end
$var wire 1 )# y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 ,# a $end
$var wire 1 .# b $end
$var wire 1 % s $end
$var wire 1 (# y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 +# a $end
$var wire 1 -# b $end
$var wire 1 % s $end
$var wire 1 '# y $end
$upscope $end
$upscope $end
$upscope $end
$scope module not_neg_i0 $end
$var wire 1 & invert $end
$var wire 1 ' neg $end
$var wire 1 2# s0 $end
$var wire 4 3# y [3:0] $end
$var wire 4 4# s1 [3:0] $end
$var wire 1 5# cry $end
$var wire 4 6# a [3:0] $end
$scope module increment_i0 $end
$var wire 4 7# a [3:0] $end
$var wire 1 2# inc $end
$var wire 4 8# y [3:0] $end
$var wire 1 9# s9 $end
$var wire 1 :# s8 $end
$var wire 1 ;# s7 $end
$var wire 1 <# s6 $end
$var wire 1 =# s5 $end
$var wire 1 ># s4 $end
$var wire 1 ?# s3 $end
$var wire 1 @# s2 $end
$var wire 1 A# s10 $end
$var wire 1 B# s1 $end
$var wire 1 C# s0 $end
$var wire 1 5# cry $end
$scope module half_adder_i0 $end
$var wire 1 =# a $end
$var wire 1 2# b $end
$var wire 1 :# cry $end
$var wire 1 A# sum $end
$upscope $end
$scope module half_adder_i1 $end
$var wire 1 ># a $end
$var wire 1 :# b $end
$var wire 1 <# cry $end
$var wire 1 9# sum $end
$upscope $end
$scope module half_adder_i2 $end
$var wire 1 ?# a $end
$var wire 1 <# b $end
$var wire 1 B# cry $end
$var wire 1 ;# sum $end
$upscope $end
$scope module half_adder_i3 $end
$var wire 1 C# a $end
$var wire 1 B# b $end
$var wire 1 5# cry $end
$var wire 1 @# sum $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module four_bit_mux_i2 $end
$var wire 1 . sel $end
$var wire 4 D# y [3:0] $end
$var wire 1 E# s9 $end
$var wire 1 F# s8 $end
$var wire 1 G# s7 $end
$var wire 1 H# s6 $end
$var wire 1 I# s5 $end
$var wire 1 J# s4 $end
$var wire 1 K# s3 $end
$var wire 1 L# s2 $end
$var wire 1 M# s11 $end
$var wire 1 N# s10 $end
$var wire 1 O# s1 $end
$var wire 1 P# s0 $end
$var wire 4 Q# b [3:0] $end
$var wire 4 R# a [3:0] $end
$scope module two_bit_mux_i0 $end
$var wire 1 P# a $end
$var wire 1 F# b $end
$var wire 1 . s $end
$var wire 1 J# y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 O# a $end
$var wire 1 E# b $end
$var wire 1 . s $end
$var wire 1 I# y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 L# a $end
$var wire 1 N# b $end
$var wire 1 . s $end
$var wire 1 H# y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 K# a $end
$var wire 1 M# b $end
$var wire 1 . s $end
$var wire 1 G# y $end
$upscope $end
$upscope $end
$scope module four_bit_mux_i4 $end
$var wire 4 S# a [3:0] $end
$var wire 1 - sel $end
$var wire 4 T# y [3:0] $end
$var wire 1 U# s9 $end
$var wire 1 V# s8 $end
$var wire 1 W# s7 $end
$var wire 1 X# s6 $end
$var wire 1 Y# s5 $end
$var wire 1 Z# s4 $end
$var wire 1 [# s3 $end
$var wire 1 \# s2 $end
$var wire 1 ]# s11 $end
$var wire 1 ^# s10 $end
$var wire 1 _# s1 $end
$var wire 1 `# s0 $end
$var wire 4 a# b [3:0] $end
$scope module two_bit_mux_i0 $end
$var wire 1 `# a $end
$var wire 1 V# b $end
$var wire 1 - s $end
$var wire 1 Z# y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 _# a $end
$var wire 1 U# b $end
$var wire 1 - s $end
$var wire 1 Y# y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 \# a $end
$var wire 1 ^# b $end
$var wire 1 - s $end
$var wire 1 X# y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 [# a $end
$var wire 1 ]# b $end
$var wire 1 - s $end
$var wire 1 W# y $end
$upscope $end
$upscope $end
$scope module four_bit_reg_i1 $end
$var wire 1 ! clk $end
$var wire 4 b# d [3:0] $end
$var wire 1 $ enable $end
$var wire 4 c# q [3:0] $end
$var wire 1 # reset $end
$var wire 4 d# s8 [3:0] $end
$var wire 1 e# s7 $end
$var wire 1 f# s6 $end
$var wire 1 g# s5 $end
$var wire 1 h# s4 $end
$var wire 1 i# s3 $end
$var wire 1 j# s2 $end
$var wire 1 k# s1 $end
$var wire 1 l# s0 $end
$var wire 4 m# q_temp [3:0] $end
$scope module DIG_D_FF_AS_1bit_i0 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 l# D $end
$var wire 1 k# Q $end
$var wire 1 n# Set $end
$var wire 1 o# \~Q $end
$var reg 1 p# state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i1 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 j# D $end
$var wire 1 i# Q $end
$var wire 1 q# Set $end
$var wire 1 r# \~Q $end
$var reg 1 s# state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i2 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 h# D $end
$var wire 1 g# Q $end
$var wire 1 t# Set $end
$var wire 1 u# \~Q $end
$var reg 1 v# state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i3 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 f# D $end
$var wire 1 e# Q $end
$var wire 1 w# Set $end
$var wire 1 x# \~Q $end
$var reg 1 y# state $end
$upscope $end
$scope module four_bit_mux_i4 $end
$var wire 4 z# a [3:0] $end
$var wire 4 {# b [3:0] $end
$var wire 1 $ sel $end
$var wire 4 |# y [3:0] $end
$var wire 1 }# s9 $end
$var wire 1 ~# s8 $end
$var wire 1 !$ s7 $end
$var wire 1 "$ s6 $end
$var wire 1 #$ s5 $end
$var wire 1 $$ s4 $end
$var wire 1 %$ s3 $end
$var wire 1 &$ s2 $end
$var wire 1 '$ s11 $end
$var wire 1 ($ s10 $end
$var wire 1 )$ s1 $end
$var wire 1 *$ s0 $end
$scope module two_bit_mux_i0 $end
$var wire 1 *$ a $end
$var wire 1 ~# b $end
$var wire 1 $ s $end
$var wire 1 $$ y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 )$ a $end
$var wire 1 }# b $end
$var wire 1 $ s $end
$var wire 1 #$ y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 &$ a $end
$var wire 1 ($ b $end
$var wire 1 $ s $end
$var wire 1 "$ y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 %$ a $end
$var wire 1 '$ b $end
$var wire 1 $ s $end
$var wire 1 !$ y $end
$upscope $end
$upscope $end
$upscope $end
$scope module program_ram_i3 $end
$var wire 4 +$ addr [3:0] $end
$var wire 1 ! clk $end
$var wire 4 ,$ data_in [3:0] $end
$var wire 1 , write $end
$var wire 4 -$ data_out [3:0] $end
$scope module DIG_RAMDualPort_i0 $end
$var wire 4 .$ A [3:0] $end
$var wire 1 ! C $end
$var wire 4 /$ D [3:0] $end
$var wire 4 0$ Din [3:0] $end
$var wire 1 1$ ld $end
$var wire 1 , str $end
$upscope $end
$upscope $end
$upscope $end
$scope module controller_i1 $end
$var wire 1 ! clk $end
$var wire 4 2$ data_bus [3:0] $end
$var wire 1 ) load_ir $end
$var wire 1 # reset $end
$var wire 2 3$ step_reg [1:0] $end
$var wire 2 4$ s1 [1:0] $end
$var wire 6 5$ s0 [5:0] $end
$var wire 14 6$ rom_out [13:0] $end
$var wire 4 7$ instr_reg [3:0] $end
$var wire 10 8$ control [9:0] $end
$scope module DIG_ROM_64X14_microcodeROM_i2 $end
$var wire 6 9$ A [5:0] $end
$var wire 1 :$ sel $end
$var reg 14 ;$ D [13:0] $end
$upscope $end
$scope module _two_bit_reg_i1 $end
$var wire 1 ! clk $end
$var wire 2 <$ d [1:0] $end
$var wire 1 =$ enable $end
$var wire 2 >$ q [1:0] $end
$var wire 1 # reset $end
$var wire 2 ?$ s4 [1:0] $end
$var wire 1 @$ s3 $end
$var wire 1 A$ s2 $end
$var wire 1 B$ s1 $end
$var wire 1 C$ s0 $end
$var wire 2 D$ q_temp [1:0] $end
$scope module DIG_D_FF_AS_1bit_i0 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 C$ D $end
$var wire 1 B$ Q $end
$var wire 1 E$ Set $end
$var wire 1 F$ \~Q $end
$var reg 1 G$ state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i1 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 A$ D $end
$var wire 1 @$ Q $end
$var wire 1 H$ Set $end
$var wire 1 I$ \~Q $end
$var reg 1 J$ state $end
$upscope $end
$scope module _two_bit_bus_mux_i2 $end
$var wire 2 K$ a [1:0] $end
$var wire 2 L$ b [1:0] $end
$var wire 1 =$ sel $end
$var wire 2 M$ y [1:0] $end
$var wire 1 N$ s5 $end
$var wire 1 O$ s4 $end
$var wire 1 P$ s3 $end
$var wire 1 Q$ s2 $end
$var wire 1 R$ s1 $end
$var wire 1 S$ s0 $end
$scope module two_bit_mux_i0 $end
$var wire 1 S$ a $end
$var wire 1 O$ b $end
$var wire 1 =$ s $end
$var wire 1 Q$ y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 R$ a $end
$var wire 1 N$ b $end
$var wire 1 =$ s $end
$var wire 1 P$ y $end
$upscope $end
$upscope $end
$upscope $end
$scope module four_bit_reg_i0 $end
$var wire 1 ! clk $end
$var wire 4 T$ d [3:0] $end
$var wire 1 ) enable $end
$var wire 4 U$ q [3:0] $end
$var wire 1 # reset $end
$var wire 4 V$ s8 [3:0] $end
$var wire 1 W$ s7 $end
$var wire 1 X$ s6 $end
$var wire 1 Y$ s5 $end
$var wire 1 Z$ s4 $end
$var wire 1 [$ s3 $end
$var wire 1 \$ s2 $end
$var wire 1 ]$ s1 $end
$var wire 1 ^$ s0 $end
$var wire 4 _$ q_temp [3:0] $end
$scope module DIG_D_FF_AS_1bit_i0 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 ^$ D $end
$var wire 1 ]$ Q $end
$var wire 1 `$ Set $end
$var wire 1 a$ \~Q $end
$var reg 1 b$ state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i1 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 \$ D $end
$var wire 1 [$ Q $end
$var wire 1 c$ Set $end
$var wire 1 d$ \~Q $end
$var reg 1 e$ state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i2 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 Z$ D $end
$var wire 1 Y$ Q $end
$var wire 1 f$ Set $end
$var wire 1 g$ \~Q $end
$var reg 1 h$ state $end
$upscope $end
$scope module DIG_D_FF_AS_1bit_i3 $end
$var wire 1 ! C $end
$var wire 1 # Clr $end
$var wire 1 X$ D $end
$var wire 1 W$ Q $end
$var wire 1 i$ Set $end
$var wire 1 j$ \~Q $end
$var reg 1 k$ state $end
$upscope $end
$scope module four_bit_mux_i4 $end
$var wire 4 l$ a [3:0] $end
$var wire 4 m$ b [3:0] $end
$var wire 1 ) sel $end
$var wire 4 n$ y [3:0] $end
$var wire 1 o$ s9 $end
$var wire 1 p$ s8 $end
$var wire 1 q$ s7 $end
$var wire 1 r$ s6 $end
$var wire 1 s$ s5 $end
$var wire 1 t$ s4 $end
$var wire 1 u$ s3 $end
$var wire 1 v$ s2 $end
$var wire 1 w$ s11 $end
$var wire 1 x$ s10 $end
$var wire 1 y$ s1 $end
$var wire 1 z$ s0 $end
$scope module two_bit_mux_i0 $end
$var wire 1 z$ a $end
$var wire 1 p$ b $end
$var wire 1 ) s $end
$var wire 1 t$ y $end
$upscope $end
$scope module two_bit_mux_i1 $end
$var wire 1 y$ a $end
$var wire 1 o$ b $end
$var wire 1 ) s $end
$var wire 1 s$ y $end
$upscope $end
$scope module two_bit_mux_i2 $end
$var wire 1 v$ a $end
$var wire 1 x$ b $end
$var wire 1 ) s $end
$var wire 1 r$ y $end
$upscope $end
$scope module two_bit_mux_i3 $end
$var wire 1 u$ a $end
$var wire 1 w$ b $end
$var wire 1 ) s $end
$var wire 1 q$ y $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0z$
0y$
0x$
1w$
0v$
0u$
0t$
1s$
0r$
1q$
0p$
1o$
b101 n$
b101 m$
b0 l$
0k$
1j$
0i$
0h$
1g$
0f$
0e$
1d$
0c$
0b$
1a$
0`$
b0 _$
1^$
0]$
0\$
0[$
1Z$
0Y$
0X$
0W$
b101 V$
b0 U$
b101 T$
0S$
0R$
0Q$
1P$
0O$
1N$
b1 M$
b1 L$
b0 K$
0J$
1I$
0H$
0G$
1F$
0E$
b0 D$
1C$
0B$
0A$
0@$
b1 ?$
b0 >$
1=$
b1 <$
b1001000000101 ;$
1:$
b0 9$
b1000000101 8$
b0 7$
b1001000000101 6$
b0 5$
b1 4$
b0 3$
b101 2$
11$
b101 0$
b101 /$
b0 .$
b101 -$
b101 ,$
b0 +$
0*$
0)$
0($
0'$
0&$
0%$
0$$
0#$
0"$
0!$
0~#
0}#
b0 |#
b0 {#
b0 z#
0y#
1x#
0w#
0v#
1u#
0t#
0s#
1r#
0q#
0p#
1o#
0n#
b0 m#
0l#
0k#
0j#
0i#
0h#
0g#
0f#
0e#
b0 d#
b0 c#
b0 b#
b101 a#
0`#
0_#
0^#
1]#
0\#
0[#
0Z#
1Y#
0X#
1W#
0V#
1U#
b101 T#
b0 S#
b101 R#
b0 Q#
0P#
1O#
0N#
0M#
0L#
1K#
0J#
1I#
0H#
1G#
0F#
0E#
b101 D#
0C#
0B#
1A#
0@#
1?#
0>#
1=#
0<#
1;#
0:#
09#
b101 8#
b101 7#
b101 6#
05#
b101 4#
b101 3#
02#
b101 1#
00#
0/#
0.#
1-#
0,#
0+#
0*#
0)#
0(#
0'#
0&#
1%#
b0 $#
b0 ##
0"#
0!#
0~"
1}"
0|"
0{"
0z"
0y"
0x"
0w"
0v"
1u"
b0 t"
b101 s"
b0 r"
b101 q"
b0 p"
0o"
0n"
1m"
0l"
1k"
0j"
0i"
1h"
0g"
1f"
0e"
0d"
0c"
0b"
0a"
0`"
b101 _"
b101 ^"
b0 ]"
b101 \"
b0 ["
b0 Z"
b0 Y"
b101 X"
b0 W"
0V"
0U"
b101 T"
b0 S"
0R"
b0 Q"
b0 P"
b101 O"
b101 N"
b101 M"
b0 L"
b101 K"
b0 J"
b0 I"
b0 H"
0G"
0F"
0E"
1D"
0C"
0B"
0A"
0@"
0?"
0>"
0="
0<"
b1 ;"
1:"
b0 9"
b1 8"
07"
06"
05"
14"
03"
02"
01"
00"
0/"
1."
0-"
0,"
b1 +"
b0 *"
0)"
1("
0'"
0&"
1%"
0$"
0#"
1""
0!"
0~
1}
0|
b1 {
b0 z
1y
0x
0w
0v
0u
0t
0s
0r
b1 q
b0 p
b0 o
b1 n
b0 m
b101 l
0k
0j
0i
1h
0g
0f
0e
0d
0c
0b
0a
1`
b0 _
b0 ^
0]
1\
0[
0Z
1Y
0X
0W
1V
0U
0T
1S
0R
b101 Q
b0 P
0O
0N
0M
0L
0K
0J
0I
0H
b0 G
b0 F
b0 E
b0 D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
b0 7
b0 6
b101 5
b0 4
b0 3
02
b0 1
b101 0
1/
0.
1-
0,
0+
b0 *
1)
b1000000101 (
0'
0&
0%
0$
1#
b0 "
0!
$end
#5
1!
#10
0#
0!
#15
0j#
1f#
0"$
1$$
0($
1~#
0(#
1*#
0,#
10#
0x"
1z"
1u"
1h#
0l#
1k"
0~"
1#$
b1100 d#
b1100 |#
0!$
0w$
0h
1v"
0i"
b100 0
b100 5
b100 Q
b100 l
b100 K"
b100 2$
b100 T$
b100 m$
b100 O"
b100 X"
b100 6#
b100 D#
b100 ,$
b100 0$
0G#
1`"
1%#
1m"
1}#
0'$
0}"
1;#
0.#
0g"
1)#
b1100 J"
b1100 P"
b1100 S"
b1100 Y"
b1100 $#
b1100 b#
b1100 {#
0'#
b1100 \"
b1100 _"
b1100 s"
0h"
1w
0K#
1&#
1n"
09#
1/"
0y
b100 N"
b100 R#
b100 T#
0W#
0C$
1Z$
1^$
1@#
1/#
0+#
1<#
0-#
0f"
b10 q
b10 +"
0."
b0 ?$
b0 M$
0P$
1s$
b101 V$
b101 n$
1q$
1C#
0?#
1>#
1=#
1y"
b1100 Z"
b1100 t"
b1100 ##
0w"
1:#
b1100 T"
b1100 ^"
b1100 q"
b1100 1#
b1100 3#
b1100 8#
0A#
15"
0]#
b1011 4#
b1011 7#
12#
1<"
04"
b100 M"
b100 a#
b100 -$
b100 /$
b1 *
b1 6
b1 7
b1 I"
b1 +$
b1 .$
1:
0N$
0)
1$
1&
1'
1="
b10 n
b10 {
b10 8"
b10 ;"
0D"
b0 4$
b0 <$
b0 L$
b1011010100 (
b1011010100 8$
0}
12"
1@"
1>
0F$
1R$
0a$
1u$
0g$
1y$
b1011010100 6$
b1011010100 ;$
b1 3
b1 E
b1 m
b1 o
b1 p
b1 9"
b1 z
b1 *"
1x
1~
b1 3$
b1 >$
b1 D$
b1 K$
1B$
1G$
1]$
1b$
b10101 5$
b10101 9$
b101 7$
b101 U$
b101 _$
b101 l$
1Y$
1h$
1!
#20
0!
#25
0}#
0)#
0/#
0y"
0U"
0~#
0%#
0m"
b0 J"
b0 P"
b0 S"
b0 Y"
b0 $#
b0 b#
b0 {#
0*#
0;#
0Z$
0s$
00#
b0 Z"
b0 t"
b0 ##
0z"
0o$
0`
b0 0
b0 5
b0 Q
b0 l
b0 K"
b0 2$
b0 T$
b0 m$
b0 O"
b0 X"
b0 6#
b0 D#
b0 ,$
b0 0$
0I#
0}"
0h"
0u
0O#
0^$
0&#
0n"
1y
00"
1w
b0 N"
b0 R#
b0 T#
0Y#
1C$
b0 V$
b0 n$
0q$
1f#
1h#
0@#
0<#
0-#
0f"
1."
b11 q
b11 +"
1/"
b1 ?$
b1 M$
1P$
1$$
b1100 d#
b1100 |#
1#$
0C#
0?#
0>#
0=#
0:#
b0 T"
b0 ^"
b0 q"
b0 1#
b0 3#
b0 8#
0A#
0,"
0U#
1u"
1v"
b0 4#
b0 7#
02#
14"
0:
0>"
15"
b0 M"
b0 a#
b0 -$
b0 /$
b10 *
b10 6
b10 7
b10 I"
b10 +$
b10 .$
1;
1k"
0a"
0!#
b1100 \"
b1100 _"
b1100 s"
1`"
0V"
0o"
0"#
1N$
1)
0$
0&
0'
0="
1D"
0?"
b11 n
b11 {
b11 8"
b11 ;"
1<"
b0 ["
b0 r"
b1 4$
b1 <$
b1 L$
b1000000101 (
b1000000101 8$
1}
02"
0@"
0>
0""
13"
1A"
1?
0u#
1)$
1E#
1d"
0x#
1*$
1F#
1e"
1F$
0R$
b1001000000101 6$
b1001000000101 ;$
0x
0~
b10 3
b10 E
b10 m
b10 o
b10 p
b10 9"
b10 z
b10 *"
1v
1#"
1g#
1v#
b1100 1
b1100 H"
b1100 Q"
b1100 W"
b1100 ]"
b1100 p"
b1100 Q#
b1100 c#
b1100 m#
b1100 z#
1e#
1y#
b10100 5$
b10100 9$
b0 3$
b0 >$
b0 D$
b0 K$
0B$
0G$
1!
#30
0!
#35
1u
10"
0w
0f#
0h#
0/"
0y
0C$
0$$
b0 d#
b0 |#
0#$
1,"
b100 q
b100 +"
0."
b0 ?$
b0 M$
0P$
1>"
05"
1?"
0<"
04"
b11 *
b11 6
b11 7
b11 I"
b11 +$
b11 .$
1:
0N$
0)
1$
1%
1="
b100 n
b100 {
b100 8"
b100 ;"
0D"
b0 4$
b0 <$
b0 L$
b1000110100 (
b1000110100 8$
0}
12"
1@"
1>
0F$
1R$
1a$
0u$
1g$
0y$
b1000110100 6$
b1000110100 ;$
b11 3
b11 E
b11 m
b11 o
b11 p
b11 9"
b11 z
b11 *"
1x
1~
b1 3$
b1 >$
b1 D$
b1 K$
1B$
1G$
0]$
0b$
b1 5$
b1 9$
b0 7$
b0 U$
b0 _$
b0 l$
0Y$
0h$
1!
#40
0!
#45
1}"
1h"
1-#
1f"
1%#
1m"
1A#
1^$
b101 T"
b101 ^"
b101 q"
b101 1#
b101 3#
b101 8#
1;#
1Z$
1=#
1q$
1?#
b101 V$
b101 n$
1s$
b101 4#
b101 7#
1w$
1h
1o$
1`
1G#
b101 0
b101 5
b101 Q
b101 l
b101 K"
b101 2$
b101 T$
b101 m$
b101 O"
b101 X"
b101 6#
b101 D#
b101 ,$
b101 0$
1I#
1K#
1O#
0s
1y
1W#
0w
b101 N"
b101 R#
b101 T#
1Y#
01"
1u
1C$
1."
0/"
b101 q
b101 +"
10"
b1 ?$
b1 M$
1P$
1]#
1U#
0-"
1u"
0v"
14"
0:
05"
b101 M"
b101 a#
b101 -$
b101 /$
0;
0C"
1,"
b100 *
b100 6
b100 7
b100 I"
b100 +$
b100 .$
1<
1k"
b101 \"
b101 _"
b101 s"
0`"
1N$
1)
0$
0%
0="
1D"
0?"
0<"
0E"
b101 n
b101 {
b101 8"
b101 ;"
1>"
b1 4$
b1 <$
b1 L$
b1000000101 (
b1000000101 8$
1}
02"
0@"
0>
1""
03"
0A"
0?
0%"
16"
1B"
1B
1u#
0)$
0E#
0d"
1x#
0*$
0F#
0e"
1F$
0R$
b1001000000101 6$
b1001000000101 ;$
0x
0~
0v
0#"
b100 3
b100 E
b100 m
b100 o
b100 p
b100 9"
b100 z
b100 *"
1t
1&"
0g#
0v#
b0 1
b0 H"
b0 Q"
b0 W"
b0 ]"
b0 p"
b0 Q#
b0 c#
b0 m#
b0 z#
0e#
0y#
b0 5$
b0 9$
b0 3$
b0 >$
b0 D$
b0 K$
0B$
0G$
1!
#50
0!
#55
0j#
1f#
0"$
1$$
0($
1~#
0(#
1*#
0,#
10#
0x"
1z"
1u"
1h#
0l#
1k"
0~"
1#$
b1100 d#
b1100 |#
0!$
0w$
0h
1v"
0i"
b100 0
b100 5
b100 Q
b100 l
b100 K"
b100 2$
b100 T$
b100 m$
b100 O"
b100 X"
b100 6#
b100 D#
b100 ,$
b100 0$
0G#
1`"
1%#
1m"
1}#
0'$
0}"
1;#
0.#
0g"
1)#
b1100 J"
b1100 P"
b1100 S"
b1100 Y"
b1100 $#
b1100 b#
b1100 {#
0'#
b1100 \"
b1100 _"
b1100 s"
0h"
1w
0K#
1&#
1n"
09#
1/"
0y
b100 N"
b100 R#
b100 T#
0W#
0C$
1Z$
1^$
1@#
1/#
0+#
1<#
0-#
0f"
b110 q
b110 +"
0."
b0 ?$
b0 M$
0P$
1s$
b101 V$
b101 n$
1q$
1C#
0?#
1>#
1=#
1y"
b1100 Z"
b1100 t"
b1100 ##
0w"
1:#
b1100 T"
b1100 ^"
b1100 q"
b1100 1#
b1100 3#
b1100 8#
0A#
15"
0]#
b1011 4#
b1011 7#
12#
1<"
04"
b100 M"
b100 a#
b100 -$
b100 /$
b101 *
b101 6
b101 7
b101 I"
b101 +$
b101 .$
1:
0N$
0)
1$
1&
1'
1="
b110 n
b110 {
b110 8"
b110 ;"
0D"
b0 4$
b0 <$
b0 L$
b1011010100 (
b1011010100 8$
0}
12"
1@"
1>
0F$
1R$
0a$
1u$
0g$
1y$
b1011010100 6$
b1011010100 ;$
b101 3
b101 E
b101 m
b101 o
b101 p
b101 9"
b101 z
b101 *"
1x
1~
b1 3$
b1 >$
b1 D$
b1 K$
1B$
1G$
1]$
1b$
b10101 5$
b10101 9$
b101 7$
b101 U$
b101 _$
b101 l$
1Y$
1h$
1!
#60
0!
#65
0}#
0)#
0/#
0y"
0U"
0~#
0%#
0m"
b0 J"
b0 P"
b0 S"
b0 Y"
b0 $#
b0 b#
b0 {#
0*#
0;#
0Z$
0s$
00#
b0 Z"
b0 t"
b0 ##
0z"
0o$
0`
b0 0
b0 5
b0 Q
b0 l
b0 K"
b0 2$
b0 T$
b0 m$
b0 O"
b0 X"
b0 6#
b0 D#
b0 ,$
b0 0$
0I#
0}"
0s
0h"
01"
1u
0O#
0^$
0&#
0n"
1y
10"
1w
b0 N"
b0 R#
b0 T#
0Y#
1C$
b0 V$
b0 n$
0q$
1f#
1h#
0@#
0<#
0-#
0f"
1."
0-"
b111 q
b111 +"
1/"
b1 ?$
b1 M$
1P$
1$$
b1100 d#
b1100 |#
1#$
0C#
0?#
0>#
0=#
0:#
b0 T"
b0 ^"
b0 q"
b0 1#
b0 3#
b0 8#
0A#
0C"
1,"
0U#
1u"
1v"
b0 4#
b0 7#
02#
14"
0:
0E"
1>"
15"
b0 M"
b0 a#
b0 -$
b0 /$
b110 *
b110 6
b110 7
b110 I"
b110 +$
b110 .$
1;
1k"
0a"
0!#
b1100 \"
b1100 _"
b1100 s"
1`"
0V"
0o"
0"#
1N$
1)
0$
0&
0'
0="
1D"
0?"
b111 n
b111 {
b111 8"
b111 ;"
1<"
b0 ["
b0 r"
b1 4$
b1 <$
b1 L$
b1000000101 (
b1000000101 8$
1}
02"
0@"
0>
0""
13"
1A"
1?
0u#
1)$
1E#
1d"
0x#
1*$
1F#
1e"
1F$
0R$
b1001000000101 6$
b1001000000101 ;$
0x
0~
b110 3
b110 E
b110 m
b110 o
b110 p
b110 9"
b110 z
b110 *"
1v
1#"
1g#
1v#
b1100 1
b1100 H"
b1100 Q"
b1100 W"
b1100 ]"
b1100 p"
b1100 Q#
b1100 c#
b1100 m#
b1100 z#
1e#
1y#
b10100 5$
b10100 9$
b0 3$
b0 >$
b0 D$
b0 K$
0B$
0G$
1!
#69
