Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sun Feb 11 00:08:17 2024
| Host         : DESKTOP-LCJND1O running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              24 |            9 |
| Yes          | No                    | No                     |               8 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                                    Enable Signal                                   |                                  Set/Reset Signal                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_pin_IBUF_BUFG | system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0 | system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx                            |                2 |              4 |         2.00 |
|  clk_pin_IBUF_BUFG |                                                                                    | system_i/uart_led_0/inst/uart_rx_i0/uart_baud_gen_rx_i0/internal_count[6]_i_1_n_0 |                2 |              7 |         3.50 |
|  clk_pin_IBUF_BUFG | system_i/uart_led_0/inst/meta_harden_rst_i0/signal_dst_reg_0[0]                    |                                                                                   |                1 |              8 |         8.00 |
|  clk_pin_IBUF_BUFG | system_i/uart_led_0/inst/uart_rx_i0/uart_rx_ctl_i0/E[0]                            | system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx                            |                2 |              8 |         4.00 |
|  clk_pin_IBUF_BUFG |                                                                                    |                                                                                   |               10 |             15 |         1.50 |
|  clk_pin_IBUF_BUFG |                                                                                    | system_i/uart_led_0/inst/meta_harden_rst_i0/rst_clk_rx                            |                7 |             17 |         2.43 |
+--------------------+------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+----------------+--------------+


