./sim_define.v

//../../src/rtl/refCPU/pipeline/rev00_protect/SMU_RV32I_Pipeline_System.vp
../../../source/myCPU/pipeline_async/rev02/SMU_RV32I_System.v
../../../source/myCPU/pipeline_async/rev02/ASYNC_RAM_DP_WBE.v
../../../source/myCPU/pipeline_async/rev02/datapath.sv
../../../source/myCPU/pipeline_async/rev02/maindec.sv
../../../source/myCPU/pipeline_async/rev02/branch_logic.sv
../../../source/myCPU/pipeline_async/rev02/aludec.sv
../../../source/myCPU/pipeline_async/rev02/alu.sv
../../../source/myCPU/pipeline_async/rev02/controller.sv
../../../source/myCPU/pipeline_async/rev02/riscvpipeline.sv
../../../source/myCPU/pipeline_async/rev02/reg_file_async.v
../../../source/myCPU/pipeline_async/rev02/data_mux.sv
../../../source/myCPU/pipeline_async/rev02/mem_path.vh
../../../source/myCPU/pipeline_async/rev02/Addr_Decoder.sv
//../../../source/myCPU/pipeline_async/rev01/ID_EX.sv
//../../../source/myCPU/pipeline_async/rev01/EX_MEM.sv
//../../../source/myCPU/pipeline_async/rev01/IF_ID.sv
//../../../source/myCPU/pipeline_async/rev01/MEM_WB.sv
//../../../source/myCPU/pipeline_async/rev01/hazard_unit.sv

../../../source/myCPU/pipeline_async/rev02/building_blocks/BE_logic.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/adder.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/mux1.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/mux3.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/mux2.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/extend.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/flopr.sv
../../../source/myCPU/pipeline_async/rev02/building_blocks/flopenr.sv


../../testbench/c_tests_tb.v
