\doxysection{Topics}
Here is a list of all topics with brief descriptions\+:\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Instruction Interface}{\pageref{group___c_m_s_i_s___core___instruction_interface}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS Global Defines}{\pageref{group___c_m_s_i_s__glob__defs}}{}
\item \contentsline{section}{Defines and Type Definitions}{\pageref{group___c_m_s_i_s__core__register}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Status and Control Registers}{\pageref{group___c_m_s_i_s___c_o_r_e}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Nested Vectored Interrupt Controller (NVIC)}{\pageref{group___c_m_s_i_s___n_v_i_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Control Block (SCB)}{\pageref{group___c_m_s_i_s___s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Controls not in SCB (SCn\+SCB)}{\pageref{group___c_m_s_i_s___s_cn_s_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Backwards Compatibility Aliases}{\pageref{group___c_m_s_i_s__register__aliases}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{PAC Key functions}{\pageref{group___c_m_s_i_s___core___pac_key_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Debug Control Functions}{\pageref{group___c_m_s_i_s___core___d_c_b_functions}}{}
\item \contentsline{section}{Memory System Control Registers (IMPLEMENTATION DEFINED)}{\pageref{group___mem_sys_ctl___type}}{}
\item \contentsline{section}{Power Mode Control Registers}{\pageref{group___pwr_mod_ctl___type}}{}
\item \contentsline{section}{External Wakeup Interrupt Controller Registers}{\pageref{group___e_w_i_c___type}}{}
\item \contentsline{section}{Error Banking Registers (IMPLEMENTATION DEFINED)}{\pageref{group___err_bnk___type}}{}
\item \contentsline{section}{Processor Configuration Information Registers (IMPLEMENTATION DEFINED)}{\pageref{group___prc_cfg_inf___type}}{}
\item \contentsline{section}{Software Test Library Observation Registers}{\pageref{group___s_t_l___type}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Implementation Control Block register (ICB)}{\pageref{group___c_m_s_i_s___i_c_b}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{System Tick Timer (Sys\+Tick)}{\pageref{group___c_m_s_i_s___sys_tick}}{}
\item \contentsline{section}{Instrumentation Trace Macrocell (ITM)}{\pageref{group___c_m_s_i_s___i_t_m}}{}
\item \contentsline{section}{Data Watchpoint and Trace (DWT)}{\pageref{group___c_m_s_i_s___d_w_t}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\item \contentsline{section}{Backwards Compatibility Aliases}{\pageref{group___c_m_s_i_s__register__aliases}}{}
\item \contentsline{section}{Functions and Instructions Reference}{\pageref{group___c_m_s_i_s___core___function_interface}}{}
\item \contentsline{section}{Cache Functions}{\pageref{group___c_m_s_i_s___core___cache_functions}}{}
\item \contentsline{section}{CMSIS Core Register Access Functions}{\pageref{group___c_m_s_i_s___core___reg_acc_functions}}{}
\item \contentsline{section}{CMSIS SIMD Intrinsics}{\pageref{group___c_m_s_i_s___s_i_m_d__intrinsics}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{PAC Key functions}{\pageref{group___c_m_s_i_s___core___pac_key_functions}}{}
\item \contentsline{section}{NVIC Functions}{\pageref{group___c_m_s_i_s___core___n_v_i_c_functions}}{}
\item \contentsline{section}{FPU Functions}{\pageref{group___c_m_s_i_s___core___fpu_functions}}{}
\item \contentsline{section}{MVE Functions}{\pageref{group___c_m_s_i_s___core___mve_functions}}{}
\item \contentsline{section}{SAU Functions}{\pageref{group___c_m_s_i_s___core___s_a_u_functions}}{}
\item \contentsline{section}{Debug Control Functions}{\pageref{group___c_m_s_i_s___core___d_c_b_functions}}{}
\item \contentsline{section}{Memory System Control Registers (IMPLEMENTATION DEFINED)}{\pageref{group___mem_sys_ctl___type}}{}
\item \contentsline{section}{Power Mode Control Registers}{\pageref{group___pwr_mod_ctl___type}}{}
\item \contentsline{section}{External Wakeup Interrupt Controller Registers}{\pageref{group___e_w_i_c___type}}{}
\item \contentsline{section}{Error Banking Registers (IMPLEMENTATION DEFINED)}{\pageref{group___err_bnk___type}}{}
\item \contentsline{section}{Processor Configuration Information Registers (IMPLEMENTATION DEFINED)}{\pageref{group___prc_cfg_inf___type}}{}
\item \contentsline{section}{Software Test Library Observation Registers}{\pageref{group___s_t_l___type}}{}
\item \contentsline{section}{Trace Port Interface (TPI)}{\pageref{group___c_m_s_i_s___t_p_i}}{}
\item \contentsline{section}{Floating Point Unit (FPU)}{\pageref{group___c_m_s_i_s___f_p_u}}{}
\item \contentsline{section}{Core Debug Registers (Core\+Debug)}{\pageref{group___c_m_s_i_s___core_debug}}{}
\item \contentsline{section}{Debug Control Block}{\pageref{group___c_m_s_i_s___d_c_b}}{}
\item \contentsline{section}{Debug Identification Block}{\pageref{group___c_m_s_i_s___d_i_b}}{}
\item \contentsline{section}{Core register bit field macros}{\pageref{group___c_m_s_i_s__core__bitfield}}{}
\item \contentsline{section}{Core Definitions}{\pageref{group___c_m_s_i_s__core__base}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS-\/\+DAP Debug Unit Information}{\pageref{group___d_a_p___config___debug__gr}}{}
\item \contentsline{section}{CMSIS-\/\+DAP Hardware I/O Pin Access}{\pageref{group___d_a_p___config___port_i_o__gr}}{}
\item \contentsline{section}{CMSIS-\/\+DAP Hardware Status LEDs}{\pageref{group___d_a_p___config___l_e_ds__gr}}{}
\item \contentsline{section}{CMSIS-\/\+DAP Timestamp}{\pageref{group___d_a_p___config___timestamp__gr}}{}
\item \contentsline{section}{CMSIS-\/\+DAP Initialization}{\pageref{group___d_a_p___config___initialization__gr}}{}
\item \contentsline{section}{Adapt Vendor Commands}{\pageref{group___d_a_p___vendor___adapt__gr}}{}
\item \contentsline{section}{Examples}{\pageref{group__group_examples}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Bayes Example}{\pageref{group___bayes_example}}{}
\item \contentsline{section}{Class Marks Example}{\pageref{group___class_marks}}{}
\item \contentsline{section}{Convolution Example}{\pageref{group___convolution_example}}{}
\item \contentsline{section}{Dot Product Example}{\pageref{group___dotproduct_example}}{}
\item \contentsline{section}{Frequency Bin Example}{\pageref{group___frequency_bin}}{}
\item \contentsline{section}{FIR Lowpass Filter Example}{\pageref{group___f_i_r_l_p_f}}{}
\item \contentsline{section}{Graphic Audio Equalizer Example}{\pageref{group___g_e_q5_band}}{}
\item \contentsline{section}{Linear Interpolate Example}{\pageref{group___linear_interp_example}}{}
\item \contentsline{section}{Matrix Example}{\pageref{group___matrix_example}}{}
\item \contentsline{section}{Signal Convergence Example}{\pageref{group___signal_convergence}}{}
\item \contentsline{section}{Sine\+Cosine Example}{\pageref{group___sin_cos_example}}{}
\item \contentsline{section}{SVM Example}{\pageref{group___s_v_m_example}}{}
\item \contentsline{section}{Variance Example}{\pageref{group___variance_example}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Basic Math Functions}{\pageref{group__group_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Vector Absolute Value}{\pageref{group___basic_abs}}{}
\item \contentsline{section}{Vector Addition}{\pageref{group___basic_add}}{}
\item \contentsline{section}{Vector bitwise AND}{\pageref{group___and}}{}
\item \contentsline{section}{Elementwise clipping}{\pageref{group___basic_clip}}{}
\item \contentsline{section}{Vector Dot Product}{\pageref{group___basic_dot_prod}}{}
\item \contentsline{section}{Vector Multiplication}{\pageref{group___basic_mult}}{}
\item \contentsline{section}{Vector Negate}{\pageref{group___basic_negate}}{}
\item \contentsline{section}{Vector bitwise NOT}{\pageref{group___not}}{}
\item \contentsline{section}{Vector Offset}{\pageref{group___basic_offset}}{}
\item \contentsline{section}{Vector bitwise inclusive OR}{\pageref{group___or}}{}
\item \contentsline{section}{Vector Scale}{\pageref{group___basic_scale}}{}
\item \contentsline{section}{Vector Shift}{\pageref{group___basic_shift}}{}
\item \contentsline{section}{Vector Subtraction}{\pageref{group___basic_sub}}{}
\item \contentsline{section}{Vector bitwise exclusive OR}{\pageref{group___xor}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Bayesian estimators}{\pageref{group__group_bayes}}{}
\item \contentsline{section}{Complex Math Functions}{\pageref{group__group_cmplx_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Complex Conjugate}{\pageref{group__cmplx__conj}}{}
\item \contentsline{section}{Complex Dot Product}{\pageref{group__cmplx__dot__prod}}{}
\item \contentsline{section}{Complex Magnitude}{\pageref{group__cmplx__mag}}{}
\item \contentsline{section}{Complex Magnitude Squared}{\pageref{group__cmplx__mag__squared}}{}
\item \contentsline{section}{Complex-\/by-\/\+Complex Multiplication}{\pageref{group___cmplx_by_cmplx_mult}}{}
\item \contentsline{section}{Complex-\/by-\/\+Real Multiplication}{\pageref{group___cmplx_by_real_mult}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Controller Functions}{\pageref{group__group_controller}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PID Motor Control}{\pageref{group___p_i_d}}{}
\item \contentsline{section}{Vector Park Transform}{\pageref{group__park}}{}
\item \contentsline{section}{Vector Inverse Park transform}{\pageref{group__inv__park}}{}
\item \contentsline{section}{Vector Clarke Transform}{\pageref{group__clarke}}{}
\item \contentsline{section}{Vector Inverse Clarke Transform}{\pageref{group__inv__clarke}}{}
\item \contentsline{section}{Sine Cosine}{\pageref{group___sin_cos}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Distance functions}{\pageref{group__group_distance}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Boolean Distances}{\pageref{group___bool_dist}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Fast Math Functions}{\pageref{group__group_fast_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Arc\+Tan2}{\pageref{group__atan2}}{}
\item \contentsline{section}{Cosine}{\pageref{group__cos}}{}
\item \contentsline{section}{Fixed point division}{\pageref{group__divide}}{}
\item \contentsline{section}{Sine}{\pageref{group__sin}}{}
\item \contentsline{section}{Vector Log}{\pageref{group__vlog}}{}
\item \contentsline{section}{Square Root}{\pageref{group___s_q_r_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Filtering Functions}{\pageref{group__group_filters}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{High Precision Q31 Biquad Cascade Filter}{\pageref{group___biquad_cascade_d_f1__32x64}}{}
\item \contentsline{section}{Biquad Cascade IIR Filters Using Direct Form I Structure}{\pageref{group___biquad_cascade_d_f1}}{}
\item \contentsline{section}{Biquad Cascade IIR Filters Using a Direct Form II Transposed Structure}{\pageref{group___biquad_cascade_d_f2_t}}{}
\item \contentsline{section}{Convolution}{\pageref{group___conv}}{}
\item \contentsline{section}{Partial Convolution}{\pageref{group___partial_conv}}{}
\item \contentsline{section}{Correlation}{\pageref{group___corr}}{}
\item \contentsline{section}{Finite Impulse Response (FIR) Decimator}{\pageref{group___f_i_r__decimate}}{}
\item \contentsline{section}{Finite Impulse Response (FIR) Filters}{\pageref{group___f_i_r}}{}
\item \contentsline{section}{Finite Impulse Response (FIR) Lattice Filters}{\pageref{group___f_i_r___lattice}}{}
\item \contentsline{section}{Finite Impulse Response (FIR) Sparse Filters}{\pageref{group___f_i_r___sparse}}{}
\item \contentsline{section}{Infinite Impulse Response (IIR) Lattice Filters}{\pageref{group___i_i_r___lattice}}{}
\item \contentsline{section}{Levinson Durbin Algorithm}{\pageref{group___l_d}}{}
\item \contentsline{section}{Least Mean Square (LMS) Filters}{\pageref{group___l_m_s}}{}
\item \contentsline{section}{Normalized LMS Filters}{\pageref{group___l_m_s___n_o_r_m}}{}
\item \contentsline{section}{Finite Impulse Response (FIR) Interpolator}{\pageref{group___f_i_r___interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Interpolation Functions}{\pageref{group__group_interpolation}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Bilinear Interpolation}{\pageref{group___bilinear_interpolate}}{}
\item \contentsline{section}{Linear Interpolation}{\pageref{group___linear_interpolate}}{}
\item \contentsline{section}{Cubic Spline Interpolation}{\pageref{group___spline_interpolate}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Matrix Functions}{\pageref{group__group_matrix}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Matrix Addition}{\pageref{group___matrix_add}}{}
\item \contentsline{section}{Cholesky and LDLT decompositions}{\pageref{group___matrix_chol}}{}
\item \contentsline{section}{Complex Matrix Multiplication}{\pageref{group___cmplx_matrix_mult}}{}
\item \contentsline{section}{Complex Matrix Transpose}{\pageref{group___matrix_complex_trans}}{}
\item \contentsline{section}{Matrix Initialization}{\pageref{group___matrix_init}}{}
\item \contentsline{section}{Matrix Inverse}{\pageref{group___matrix_inv}}{}
\item \contentsline{section}{Matrix Multiplication}{\pageref{group___matrix_mult}}{}
\item \contentsline{section}{Matrix Scale}{\pageref{group___matrix_scale}}{}
\item \contentsline{section}{Matrix Subtraction}{\pageref{group___matrix_sub}}{}
\item \contentsline{section}{Matrix Transpose}{\pageref{group___matrix_trans}}{}
\item \contentsline{section}{Matrix Vector Multiplication}{\pageref{group___matrix_vect_mult}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Quaternion Math Functions}{\pageref{group__group_quaternion_math}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Quaternion conversions}{\pageref{group___quat_conv}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Quaternion to Rotation}{\pageref{group___quat_rot}}{}
\item \contentsline{section}{Rotation to Quaternion}{\pageref{group___rot_quat}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Quaternion Conjugate}{\pageref{group___quat_conjugate}}{}
\item \contentsline{section}{Quaternion Inverse}{\pageref{group___quat_inverse}}{}
\item \contentsline{section}{Quaternion Norm}{\pageref{group___quat_norm}}{}
\item \contentsline{section}{Quaternion normalization}{\pageref{group___quat_normalized}}{}
\item \contentsline{section}{Quaternion Product}{\pageref{group___quat_prod}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Elementwise Quaternion Product}{\pageref{group___quat_prod_vect}}{}
\item \contentsline{section}{Quaternion Product}{\pageref{group___quat_prod_single}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Statistics Functions}{\pageref{group__group_stats}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Absolute Maximum}{\pageref{group___abs_max}}{}
\item \contentsline{section}{Absolute Minimum}{\pageref{group___abs_min}}{}
\item \contentsline{section}{Maximum}{\pageref{group___max}}{}
\item \contentsline{section}{Minimum}{\pageref{group___min}}{}
\item \contentsline{section}{Mean Square Error}{\pageref{group___m_s_e}}{}
\item \contentsline{section}{Power}{\pageref{group__power}}{}
\item \contentsline{section}{Root mean square (RMS)}{\pageref{group___r_m_s}}{}
\item \contentsline{section}{Standard deviation}{\pageref{group___s_t_d}}{}
\item \contentsline{section}{Variance}{\pageref{group__variance}}{}
\item \contentsline{section}{Mean}{\pageref{group__mean}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Support Functions}{\pageref{group__group_support}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Vector sorting algorithms}{\pageref{group___sorting}}{}
\item \contentsline{section}{Vector Copy}{\pageref{group__copy}}{}
\item \contentsline{section}{Vector Fill}{\pageref{group___fill}}{}
\item \contentsline{section}{Convert 32-\/bit floating point value}{\pageref{group__float__to__x}}{}
\item \contentsline{section}{Convert 16-\/bit fixed point value}{\pageref{group__q15__to__x}}{}
\item \contentsline{section}{Convert 32-\/bit fixed point value}{\pageref{group__q31__to__x}}{}
\item \contentsline{section}{Convert 8-\/bit fixed point value}{\pageref{group__q7__to__x}}{}
\item \contentsline{section}{Basic Math Functions for Neural Network Computation}{\pageref{group___n_n_basic_math}}{}
\item \contentsline{section}{Neural Network Data Conversion Functions}{\pageref{group__nndata__convert}}{}
\item \contentsline{section}{Softmax Functions}{\pageref{group___softmax}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SVM Functions}{\pageref{group__group_s_v_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Linear SVM}{\pageref{group__linearsvm}}{}
\item \contentsline{section}{Polynomial SVM}{\pageref{group__polysvm}}{}
\item \contentsline{section}{RBF SVM}{\pageref{group__rbfsvm}}{}
\item \contentsline{section}{Sigmoid SVM}{\pageref{group__sigmoidsvm}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Transform Functions}{\pageref{group__group_transforms}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Complex FFT Functions}{\pageref{group___complex_f_f_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Complex FFT Tables}{\pageref{group___c_f_f_t___c_i_f_f_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DCT Type IV Functions}{\pageref{group___d_c_t4___i_d_c_t4}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DCT Type IV Tables}{\pageref{group___d_c_t4___i_d_c_t4___table}}{}
\end{DoxyCompactList}
\item \contentsline{section}{MFCC}{\pageref{group___m_f_c_c}}{}
\item \contentsline{section}{Real FFT Functions}{\pageref{group___real_f_f_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Real FFT Tables}{\pageref{group___real_f_f_t___table}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Distance Functions}{\pageref{group___d_i_s_t_a_n_c_e_f}}{}
\item \contentsline{section}{Neural Network Functions}{\pageref{group__group_n_n}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Activation Functions}{\pageref{group___acti}}{}
\item \contentsline{section}{Basic math functions}{\pageref{group___basic_math}}{}
\item \contentsline{section}{Concatenation Functions}{\pageref{group___concatenation}}{}
\item \contentsline{section}{Convolution Functions}{\pageref{group___n_n_conv}}{}
\item \contentsline{section}{Fully-\/connected Layer Functions}{\pageref{group___f_c}}{}
\item \contentsline{section}{Pooling Functions}{\pageref{group___pooling}}{}
\item \contentsline{section}{Reshape Functions}{\pageref{group___reshape}}{}
\item \contentsline{section}{Softmax Functions}{\pageref{group___softmax}}{}
\item \contentsline{section}{SVDF Layer Functions}{\pageref{group___s_v_d_f}}{}
\end{DoxyCompactList}
\item \contentsline{section}{HAL CRYP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___defines}}{}
\item \contentsline{section}{HAL ADC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___defines}}{}
\item \contentsline{section}{HAL CEC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_e_c___aliased___defines}}{}
\item \contentsline{section}{HAL COMP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___defines}}{}
\item \contentsline{section}{HAL CORTEX Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_o_r_t_e_x___aliased___defines}}{}
\item \contentsline{section}{CRC API aliases}{\pageref{group___c_r_c___aliases}}{}
\item \contentsline{section}{HAL CRC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_r_c___aliased___defines}}{}
\item \contentsline{section}{HAL DAC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___defines}}{}
\item \contentsline{section}{HAL DMA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_m_a___aliased___defines}}{}
\item \contentsline{section}{HAL FLASH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___defines}}{}
\item \contentsline{section}{HAL JPEG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___j_p_e_g___aliased___macros}}{}
\item \contentsline{section}{HAL SYSCFG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_y_s_c_f_g___aliased___defines}}{}
\item \contentsline{section}{LL FMC Aliased Defines maintained for compatibility purpose}{\pageref{group___l_l___f_m_c___aliased___defines}}{}
\item \contentsline{section}{LL FSMC Aliased Defines maintained for legacy purpose}{\pageref{group___l_l___f_s_m_c___aliased___defines}}{}
\item \contentsline{section}{HAL GPIO Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___g_p_i_o___aliased___macros}}{}
\item \contentsline{section}{HAL GTZC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___g_t_z_c___aliased___defines}}{}
\item \contentsline{section}{HAL HRTIM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___macros}}{}
\item \contentsline{section}{HAL I2C Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___defines}}{}
\item \contentsline{section}{HAL IRDA Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___defines}}{}
\item \contentsline{section}{HAL IWDG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___defines}}{}
\item \contentsline{section}{HAL LPTIM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___defines}}{}
\item \contentsline{section}{HAL NAND Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_a_n_d___aliased___defines}}{}
\item \contentsline{section}{HAL NOR Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___n_o_r___aliased___defines}}{}
\item \contentsline{section}{HAL OPAMP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___defines}}{}
\item \contentsline{section}{HAL I2S Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___defines}}{}
\item \contentsline{section}{HAL PCCARD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_c_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{HAL RTC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___defines}}{}
\item \contentsline{section}{HAL SMARTCARD Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___defines}}{}
\item \contentsline{section}{HAL SMBUS Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___defines}}{}
\item \contentsline{section}{HAL SPI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___defines}}{}
\item \contentsline{section}{HAL TIM Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___defines}}{}
\item \contentsline{section}{HAL TSC Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___t_s_c___aliased___defines}}{}
\item \contentsline{section}{HAL UART Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___defines}}{}
\item \contentsline{section}{HAL USART Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___defines}}{}
\item \contentsline{section}{HAL WWDG Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___w_w_d_g___aliased___defines}}{}
\item \contentsline{section}{HAL CAN Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___c_a_n___aliased___defines}}{}
\item \contentsline{section}{HAL ETH Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___defines}}{}
\item \contentsline{section}{HAL DCMI Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___d_c_m_i___aliased___defines}}{}
\item \contentsline{section}{HAL PPP Aliased Defines maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___defines}}{}
\item \contentsline{section}{HAL CRYP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___c_r_y_p___aliased___functions}}{}
\item \contentsline{section}{HAL DCACHE Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___d_c_a_c_h_e___aliased___functions}}{}
\item \contentsline{section}{HASH API alias}{\pageref{group___h_a_s_h__alias}}{}
\item \contentsline{section}{HAL HASH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_a_s_h___aliased___functions}}{}
\item \contentsline{section}{HAL Generic Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___aliased___functions}}{}
\item \contentsline{section}{HAL FLASH Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___functions}}{}
\item \contentsline{section}{HAL I2C Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___functions}}{}
\item \contentsline{section}{HAL PWR Aliased maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased}}{}
\item \contentsline{section}{HAL RTC Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___functions}}{}
\item \contentsline{section}{HAL SMBUS Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___functions}}{}
\item \contentsline{section}{HAL SPI Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___functions}}{}
\item \contentsline{section}{HAL TIM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___functions}}{}
\item \contentsline{section}{HAL UART Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___functions}}{}
\item \contentsline{section}{HAL LTDC Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___functions}}{}
\item \contentsline{section}{HAL PPP Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___functions}}{}
\item \contentsline{section}{HAL CRYP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_e_s___aliased___macros}}{}
\item \contentsline{section}{HAL Generic Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___aliased___macros}}{}
\item \contentsline{section}{HAL ADC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___a_d_c___aliased___macros}}{}
\item \contentsline{section}{HAL DAC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_a_c___aliased___macros}}{}
\item \contentsline{section}{HAL DBGMCU Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___d_b_g_m_c_u___aliased___macros}}{}
\item \contentsline{section}{HAL COMP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___c_o_m_p___aliased___macros}}{}
\item \contentsline{section}{HAL FLASH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___f_l_a_s_h___aliased___macros}}{}
\item \contentsline{section}{HAL I2C Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_c___aliased___macros}}{}
\item \contentsline{section}{HAL I2S Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i2_s___aliased___macros}}{}
\item \contentsline{section}{HAL IRDA Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_r_d_a___aliased___macros}}{}
\item \contentsline{section}{HAL IWDG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___i_w_d_g___aliased___macros}}{}
\item \contentsline{section}{HAL LPTIM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_p_t_i_m___aliased___macros}}{}
\item \contentsline{section}{HAL OPAMP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___o_p_a_m_p___aliased___macros}}{}
\item \contentsline{section}{HAL PWR Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_w_r___aliased___macros}}{}
\item \contentsline{section}{HAL RCC Aliased maintained for legacy purpose}{\pageref{group___h_a_l___r_c_c___aliased}}{}
\item \contentsline{section}{HAL RNG Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_n_g___aliased___macros}}{}
\item \contentsline{section}{HAL RTC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___r_t_c___aliased___macros}}{}
\item \contentsline{section}{HAL SD/\+MMC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_d___aliased___macros}}{}
\item \contentsline{section}{HAL SMARTCARD Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_a_r_t_c_a_r_d___aliased___macros}}{}
\item \contentsline{section}{HAL SMBUS Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_m_b_u_s___aliased___macros}}{}
\item \contentsline{section}{HAL SPI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_i___aliased___macros}}{}
\item \contentsline{section}{HAL UART Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_a_r_t___aliased___macros}}{}
\item \contentsline{section}{HAL USART Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_a_r_t___aliased___macros}}{}
\item \contentsline{section}{HAL USB Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___u_s_b___aliased___macros}}{}
\item \contentsline{section}{HAL TIM Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___t_i_m___aliased___macros}}{}
\item \contentsline{section}{HAL ETH Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___e_t_h___aliased___macros}}{}
\item \contentsline{section}{HAL LTDC Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___l_t_d_c___aliased___macros}}{}
\item \contentsline{section}{HAL SAI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_a_i___aliased___macros}}{}
\item \contentsline{section}{HAL SPDIFRX Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___s_p_d_i_f_r_x___aliased___macros}}{}
\item \contentsline{section}{HAL HRTIM Aliased Functions maintained for legacy purpose}{\pageref{group___h_a_l___h_r_t_i_m___aliased___functions}}{}
\item \contentsline{section}{HAL QSPI Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___q_s_p_i___aliased___macros}}{}
\item \contentsline{section}{HAL Generic Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___generic___aliased___macros}}{}
\item \contentsline{section}{HAL PPP Aliased Macros maintained for legacy purpose}{\pageref{group___h_a_l___p_p_p___aliased___macros}}{}
\item \contentsline{section}{FMC LL Private Functions}{\pageref{group___f_m_c___l_l___private___functions}}{}
\item \contentsline{section}{FSMC LL Private Functions}{\pageref{group___f_s_m_c___l_l___private___functions}}{}
\item \contentsline{section}{x\+Co\+Routine\+Create}{\pageref{group__x_co_routine_create}}{}
\item \contentsline{section}{v\+Co\+Routine\+Schedule}{\pageref{group__v_co_routine_schedule}}{}
\item \contentsline{section}{cr\+START}{\pageref{group__cr_s_t_a_r_t}}{}
\item \contentsline{section}{cr\+DELAY}{\pageref{group__cr_d_e_l_a_y}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+SEND}{\pageref{group__cr_q_u_e_u_e___s_e_n_d}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+RECEIVE}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+SEND\+\_\+\+FROM\+\_\+\+ISR}{\pageref{group__cr_q_u_e_u_e___s_e_n_d___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{cr\+QUEUE\+\_\+\+RECEIVE\+\_\+\+FROM\+\_\+\+ISR}{\pageref{group__cr_q_u_e_u_e___r_e_c_e_i_v_e___f_r_o_m___i_s_r}}{}
\item \contentsline{section}{Event\+Group}{\pageref{group___event_group}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Event\+Group\+Handle\+\_\+t}{\pageref{group___event_group_handle__t}}{}
\item \contentsline{section}{x\+Event\+Group\+Create}{\pageref{group__x_event_group_create}}{}
\item \contentsline{section}{x\+Event\+Group\+Wait\+Bits}{\pageref{group__x_event_group_wait_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits}{\pageref{group__x_event_group_clear_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Clear\+Bits\+From\+ISR}{\pageref{group__x_event_group_clear_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits}{\pageref{group__x_event_group_set_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Set\+Bits\+From\+ISR}{\pageref{group__x_event_group_set_bits_from_i_s_r}}{}
\item \contentsline{section}{x\+Event\+Group\+Sync}{\pageref{group__x_event_group_sync}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits}{\pageref{group__x_event_group_get_bits}}{}
\item \contentsline{section}{x\+Event\+Group\+Get\+Bits\+From\+ISR}{\pageref{group__x_event_group_get_bits_from_i_s_r}}{}
\end{DoxyCompactList}
\item \contentsline{section}{x\+Message\+Buffer\+Create}{\pageref{group__x_message_buffer_create}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Create\+Static}{\pageref{group__x_message_buffer_create_static}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send}{\pageref{group__x_message_buffer_send}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+From\+ISR}{\pageref{group__x_message_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive}{\pageref{group__x_message_buffer_receive}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+From\+ISR}{\pageref{group__x_message_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Reset}{\pageref{group__x_message_buffer_reset}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Space\+Available}{\pageref{group__x_message_buffer_space_available}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Next\+Length\+Bytes}{\pageref{group__x_message_buffer_next_length_bytes}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Send\+Completed\+From\+ISR}{\pageref{group__x_message_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Message\+Buffer\+Receive\+Completed\+From\+ISR}{\pageref{group__x_message_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Create}{\pageref{group__x_queue_create}}{}
\item \contentsline{section}{x\+Queue\+Create\+Static}{\pageref{group__x_queue_create_static}}{}
\item \contentsline{section}{x\+Queue\+Send}{\pageref{group__x_queue_send}}{}
\item \contentsline{section}{x\+Queue\+Overwrite}{\pageref{group__x_queue_overwrite}}{}
\item \contentsline{section}{x\+Queue\+Peek}{\pageref{group__x_queue_peek}}{}
\item \contentsline{section}{x\+Queue\+Peek\+From\+ISR}{\pageref{group__x_queue_peek_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive}{\pageref{group__x_queue_receive}}{}
\item \contentsline{section}{ux\+Queue\+Messages\+Waiting}{\pageref{group__ux_queue_messages_waiting}}{}
\item \contentsline{section}{v\+Queue\+Delete}{\pageref{group__v_queue_delete}}{}
\item \contentsline{section}{x\+Queue\+Send\+From\+ISR}{\pageref{group__x_queue_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Overwrite\+From\+ISR}{\pageref{group__x_queue_overwrite_from_i_s_r}}{}
\item \contentsline{section}{x\+Queue\+Receive\+From\+ISR}{\pageref{group__x_queue_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Semaphore\+Create\+Binary}{\pageref{group__v_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary}{\pageref{group__x_semaphore_create_binary}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Binary\+Static}{\pageref{group__x_semaphore_create_binary_static}}{}
\item \contentsline{section}{x\+Semaphore\+Take}{\pageref{group__x_semaphore_take}}{}
\item \contentsline{section}{x\+Semaphore\+Take\+Recursive}{\pageref{group__x_semaphore_take_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give}{\pageref{group__x_semaphore_give}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+Recursive}{\pageref{group__x_semaphore_give_recursive}}{}
\item \contentsline{section}{x\+Semaphore\+Give\+From\+ISR}{\pageref{group__x_semaphore_give_from_i_s_r}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex}{\pageref{group__x_semaphore_create_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Mutex\+Static}{\pageref{group__x_semaphore_create_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex}{\pageref{group__x_semaphore_create_recursive_mutex}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Recursive\+Mutex\+Static}{\pageref{group__x_semaphore_create_recursive_mutex_static}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting}{\pageref{group__x_semaphore_create_counting}}{}
\item \contentsline{section}{x\+Semaphore\+Create\+Counting\+Static}{\pageref{group__x_semaphore_create_counting_static}}{}
\item \contentsline{section}{v\+Semaphore\+Delete}{\pageref{group__v_semaphore_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create}{\pageref{group__x_stream_buffer_create}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Create\+Static}{\pageref{group__x_stream_buffer_create_static}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send}{\pageref{group__x_stream_buffer_send}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+From\+ISR}{\pageref{group__x_stream_buffer_send_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive}{\pageref{group__x_stream_buffer_receive}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+From\+ISR}{\pageref{group__x_stream_buffer_receive_from_i_s_r}}{}
\item \contentsline{section}{v\+Stream\+Buffer\+Delete}{\pageref{group__v_stream_buffer_delete}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Full}{\pageref{group__x_stream_buffer_is_full}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Is\+Empty}{\pageref{group__x_stream_buffer_is_empty}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Reset}{\pageref{group__x_stream_buffer_reset}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Spaces\+Available}{\pageref{group__x_stream_buffer_spaces_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Bytes\+Available}{\pageref{group__x_stream_buffer_bytes_available}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Set\+Trigger\+Level}{\pageref{group__x_stream_buffer_set_trigger_level}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Send\+Completed\+From\+ISR}{\pageref{group__x_stream_buffer_send_completed_from_i_s_r}}{}
\item \contentsline{section}{x\+Stream\+Buffer\+Receive\+Completed\+From\+ISR}{\pageref{group__x_stream_buffer_receive_completed_from_i_s_r}}{}
\item \contentsline{section}{Task\+Handle\+\_\+t}{\pageref{group___task_handle__t}}{}
\item \contentsline{section}{task\+YIELD}{\pageref{group__task_y_i_e_l_d}}{}
\item \contentsline{section}{task\+ENTER\+\_\+\+CRITICAL}{\pageref{group__task_e_n_t_e_r___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+EXIT\+\_\+\+CRITICAL}{\pageref{group__task_e_x_i_t___c_r_i_t_i_c_a_l}}{}
\item \contentsline{section}{task\+DISABLE\+\_\+\+INTERRUPTS}{\pageref{group__task_d_i_s_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{task\+ENABLE\+\_\+\+INTERRUPTS}{\pageref{group__task_e_n_a_b_l_e___i_n_t_e_r_r_u_p_t_s}}{}
\item \contentsline{section}{x\+Task\+Create}{\pageref{group__x_task_create}}{}
\item \contentsline{section}{x\+Task\+Create\+Static}{\pageref{group__x_task_create_static}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted}{\pageref{group__x_task_create_restricted}}{}
\item \contentsline{section}{x\+Task\+Create\+Restricted\+Static}{\pageref{group__x_task_create_restricted_static}}{}
\item \contentsline{section}{v\+Task\+Delete}{\pageref{group__v_task_delete}}{}
\item \contentsline{section}{v\+Task\+Delay}{\pageref{group__v_task_delay}}{}
\item \contentsline{section}{v\+Task\+Delay\+Until}{\pageref{group__v_task_delay_until}}{}
\item \contentsline{section}{x\+Task\+Abort\+Delay}{\pageref{group__x_task_abort_delay}}{}
\item \contentsline{section}{ux\+Task\+Priority\+Get}{\pageref{group__ux_task_priority_get}}{}
\item \contentsline{section}{v\+Task\+Get\+Info}{\pageref{group__v_task_get_info}}{}
\item \contentsline{section}{v\+Task\+Priority\+Set}{\pageref{group__v_task_priority_set}}{}
\item \contentsline{section}{v\+Task\+Suspend}{\pageref{group__v_task_suspend}}{}
\item \contentsline{section}{v\+Task\+Resume}{\pageref{group__v_task_resume}}{}
\item \contentsline{section}{v\+Task\+Resume\+From\+ISR}{\pageref{group__v_task_resume_from_i_s_r}}{}
\item \contentsline{section}{v\+Task\+Start\+Scheduler}{\pageref{group__v_task_start_scheduler}}{}
\item \contentsline{section}{v\+Task\+End\+Scheduler}{\pageref{group__v_task_end_scheduler}}{}
\item \contentsline{section}{v\+Task\+Suspend\+All}{\pageref{group__v_task_suspend_all}}{}
\item \contentsline{section}{x\+Task\+Resume\+All}{\pageref{group__x_task_resume_all}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count}{\pageref{group__x_task_get_tick_count}}{}
\item \contentsline{section}{x\+Task\+Get\+Tick\+Count\+From\+ISR}{\pageref{group__x_task_get_tick_count_from_i_s_r}}{}
\item \contentsline{section}{ux\+Task\+Get\+Number\+Of\+Tasks}{\pageref{group__ux_task_get_number_of_tasks}}{}
\item \contentsline{section}{pc\+Task\+Get\+Name}{\pageref{group__pc_task_get_name}}{}
\item \contentsline{section}{pc\+Task\+Get\+Handle}{\pageref{group__pc_task_get_handle}}{}
\item \contentsline{section}{v\+Task\+List}{\pageref{group__v_task_list}}{}
\item \contentsline{section}{v\+Task\+Get\+Run\+Time\+Stats}{\pageref{group__v_task_get_run_time_stats}}{}
\item \contentsline{section}{ul\+Task\+Get\+Idle\+Run\+Time\+Counter}{\pageref{group__ul_task_get_idle_run_time_counter}}{}
\item \contentsline{section}{x\+Task\+Notify}{\pageref{group__x_task_notify}}{}
\item \contentsline{section}{x\+Task\+Notify\+Wait}{\pageref{group__x_task_notify_wait}}{}
\item \contentsline{section}{x\+Task\+Notify\+Give}{\pageref{group__x_task_notify_give}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Take}{\pageref{group__ul_task_notify_take}}{}
\item \contentsline{section}{x\+Task\+Notify\+State\+Clear}{\pageref{group__x_task_notify_state_clear}}{}
\item \contentsline{section}{ul\+Task\+Notify\+Value\+Clear}{\pageref{group__ul_task_notify_value_clear}}{}
\item \contentsline{section}{v\+Task\+Set\+Time\+Out\+State}{\pageref{group__v_task_set_time_out_state}}{}
\item \contentsline{section}{x\+Task\+Check\+For\+Time\+Out}{\pageref{group__x_task_check_for_time_out}}{}
\item \contentsline{section}{CMSIS}{\pageref{group___c_m_s_i_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx\+\_\+system}{\pageref{group__stm32f4xx__system}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___private___includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Types\+Definitions}{\pageref{group___s_t_m32_f4xx___system___private___types_definitions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Defines}{\pageref{group___s_t_m32_f4xx___system___private___defines}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___private___macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Variables}{\pageref{group___s_t_m32_f4xx___system___private___variables}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Function\+Prototypes}{\pageref{group___s_t_m32_f4xx___system___private___function_prototypes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___private___functions}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Includes}{\pageref{group___s_t_m32_f4xx___system___includes}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+types}{\pageref{group___s_t_m32_f4xx___system___exported__types}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Constants}{\pageref{group___s_t_m32_f4xx___system___exported___constants}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Macros}{\pageref{group___s_t_m32_f4xx___system___exported___macros}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+System\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_t_m32_f4xx___system___exported___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f4xx}{\pageref{group__stm32f4xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Library\+\_\+configuration\+\_\+section}{\pageref{group___library__configuration__section}}{}
\item \contentsline{section}{Device\+\_\+\+Included}{\pageref{group___device___included}}{}
\item \contentsline{section}{Exported\+\_\+types}{\pageref{group___exported__types}}{}
\item \contentsline{section}{Exported\+\_\+macro}{\pageref{group___exported__macro}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CMSIS\+\_\+\+Device}{\pageref{group___c_m_s_i_s___device}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Stm32f401xc}{\pageref{group__stm32f401xc}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f401xe}{\pageref{group__stm32f401xe}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f405xx}{\pageref{group__stm32f405xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f407xx}{\pageref{group__stm32f407xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f410cx}{\pageref{group__stm32f410cx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f410rx}{\pageref{group__stm32f410rx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f410tx}{\pageref{group__stm32f410tx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f411xe}{\pageref{group__stm32f411xe}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f412cx}{\pageref{group__stm32f412cx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f412rx}{\pageref{group__stm32f412rx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f412vx}{\pageref{group__stm32f412vx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f412zx}{\pageref{group__stm32f412zx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f413xx}{\pageref{group__stm32f413xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f415xx}{\pageref{group__stm32f415xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f417xx}{\pageref{group__stm32f417xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f423xx}{\pageref{group__stm32f423xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f427xx}{\pageref{group__stm32f427xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f429xx}{\pageref{group__stm32f429xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f437xx}{\pageref{group__stm32f437xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f439xx}{\pageref{group__stm32f439xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f446xx}{\pageref{group__stm32f446xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f469xx}{\pageref{group__stm32f469xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Stm32f479xx}{\pageref{group__stm32f479xx}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration\+\_\+section\+\_\+for\+\_\+\+CMSIS}{\pageref{group___configuration__section__for___c_m_s_i_s}}{}
\item \contentsline{section}{Peripheral\+\_\+interrupt\+\_\+number\+\_\+definition}{\pageref{group___peripheral__interrupt__number__definition}}{}
\item \contentsline{section}{Peripheral\+\_\+registers\+\_\+structures}{\pageref{group___peripheral__registers__structures}}{}
\item \contentsline{section}{Peripheral\+\_\+memory\+\_\+map}{\pageref{group___peripheral__memory__map}}{}
\item \contentsline{section}{Peripheral\+\_\+declaration}{\pageref{group___peripheral__declaration}}{}
\item \contentsline{section}{Exported\+\_\+constants}{\pageref{group___exported__constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Hardware\+\_\+\+Constant\+\_\+\+Definition}{\pageref{group___hardware___constant___definition}}{}
\item \contentsline{section}{Peripheral\+\_\+\+Registers\+\_\+\+Bits\+\_\+\+Definition}{\pageref{group___peripheral___registers___bits___definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Exported\+\_\+macros}{\pageref{group___exported__macros}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{Braycurtis}{\pageref{group__braycurtis}}{}
\item \contentsline{section}{Canberra}{\pageref{group___canberra}}{}
\item \contentsline{section}{Chebyshev}{\pageref{group___chebyshev}}{}
\item \contentsline{section}{Manhattan}{\pageref{group___manhattan}}{}
\item \contentsline{section}{Correlation}{\pageref{group___correlation}}{}
\item \contentsline{section}{Cosine\+Dist}{\pageref{group___cosine_dist}}{}
\item \contentsline{section}{Euclidean}{\pageref{group___euclidean}}{}
\item \contentsline{section}{Jensen\+Shannon}{\pageref{group___jensen_shannon}}{}
\item \contentsline{section}{Minkowski}{\pageref{group___minkowski}}{}
\item \contentsline{section}{Entropy}{\pageref{group___entropy}}{}
\item \contentsline{section}{Kullback-\/\+Leibler}{\pageref{group___kullback-_leibler}}{}
\item \contentsline{section}{Log\+Sum\+Exp}{\pageref{group___log_sum_exp}}{}
\item \contentsline{section}{Weightedsum}{\pageref{group__weightedsum}}{}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver}{\pageref{group___s_t_m32_f4xx___h_a_l___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI}{\pageref{group___e_x_t_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI Exported Types}{\pageref{group___e_x_t_i___exported___types}}{}
\item \contentsline{section}{EXTI Exported Constants}{\pageref{group___e_x_t_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{EXTI Line}{\pageref{group___e_x_t_i___line}}{}
\item \contentsline{section}{EXTI Mode}{\pageref{group___e_x_t_i___mode}}{}
\item \contentsline{section}{EXTI Trigger}{\pageref{group___e_x_t_i___trigger}}{}
\item \contentsline{section}{EXTI GPIOSel}{\pageref{group___e_x_t_i___g_p_i_o_sel}}{}
\end{DoxyCompactList}
\item \contentsline{section}{EXTI Exported Macros}{\pageref{group___e_x_t_i___exported___macros}}{}
\item \contentsline{section}{EXTI Private Constants}{\pageref{group___e_x_t_i___private___constants}}{}
\item \contentsline{section}{EXTI Private Macros}{\pageref{group___e_x_t_i___private___macros}}{}
\item \contentsline{section}{EXTI Exported Functions}{\pageref{group___e_x_t_i___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Configuration functions}{\pageref{group___e_x_t_i___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___e_x_t_i___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{GPIOEx}{\pageref{group___g_p_i_o_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Constants}{\pageref{group___g_p_i_o_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Alternate Function Selection}{\pageref{group___g_p_i_o___alternate__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Macros}{\pageref{group___g_p_i_o_ex___exported___macros}}{}
\item \contentsline{section}{GPIO Exported Functions}{\pageref{group___g_p_i_o_ex___exported___functions}}{}
\item \contentsline{section}{GPIO Private Constants}{\pageref{group___g_p_i_o_ex___private___constants}}{}
\item \contentsline{section}{GPIO Private Macros}{\pageref{group___g_p_i_o_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Get Port Index}{\pageref{group___g_p_i_o_ex___get___port___index}}{}
\item \contentsline{section}{GPIO Check Alternate Function}{\pageref{group___g_p_i_o_ex___i_s___alternat__function__selection}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Private Functions}{\pageref{group___g_p_i_o_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{IWDG}{\pageref{group___i_w_d_g}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{IWDG Exported Types}{\pageref{group___i_w_d_g___exported___types}}{}
\item \contentsline{section}{IWDG Exported Constants}{\pageref{group___i_w_d_g___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{IWDG Prescaler}{\pageref{group___i_w_d_g___prescaler}}{}
\end{DoxyCompactList}
\item \contentsline{section}{IWDG Exported Macros}{\pageref{group___i_w_d_g___exported___macros}}{}
\item \contentsline{section}{IWDG Exported Functions}{\pageref{group___i_w_d_g___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and Start functions}{\pageref{group___i_w_d_g___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___i_w_d_g___exported___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{IWDG Private Constants}{\pageref{group___i_w_d_g___private___constants}}{}
\item \contentsline{section}{IWDG Private Macros}{\pageref{group___i_w_d_g___private___macros}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FMC\+\_\+\+LL Private Macros}{\pageref{group___f_m_c___l_l___private___macros}}{}
\item \contentsline{section}{FSMC\+\_\+\+LL Private Macros}{\pageref{group___f_s_m_c___l_l___private___macros}}{}
\item \contentsline{section}{HAL}{\pageref{group___h_a_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HAL Exported Constants}{\pageref{group___h_a_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Tick Frequency}{\pageref{group___h_a_l___t_i_c_k___f_r_e_q}}{}
\end{DoxyCompactList}
\item \contentsline{section}{HAL Exported Macros}{\pageref{group___h_a_l___exported___macros}}{}
\item \contentsline{section}{HAL Private Macros}{\pageref{group___h_a_l___private___macros}}{}
\item \contentsline{section}{HAL Private Variables}{\pageref{group___h_a_l___private___variables}}{}
\item \contentsline{section}{HAL Private Constants}{\pageref{group___h_a_l___private___constants}}{}
\item \contentsline{section}{HAL Exported Functions}{\pageref{group___h_a_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization Functions}{\pageref{group___h_a_l___exported___functions___group1}}{}
\item \contentsline{section}{HAL Control functions}{\pageref{group___h_a_l___exported___functions___group2}}{}
\end{DoxyCompactList}
\item \contentsline{section}{HAL\+\_\+\+Exported\+\_\+\+Variables}{\pageref{group___h_a_l___exported___variables}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC}{\pageref{group___a_d_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Exported Types}{\pageref{group___a_d_c___exported___types}}{}
\item \contentsline{section}{ADC Exported Constants}{\pageref{group___a_d_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Error Code}{\pageref{group___a_d_c___error___code}}{}
\item \contentsline{section}{ADC Clock Prescaler}{\pageref{group___a_d_c___clock_prescaler}}{}
\item \contentsline{section}{ADC Delay Between 2 Sampling Phases}{\pageref{group___a_d_c__delay__between__2__sampling__phases}}{}
\item \contentsline{section}{ADC Resolution}{\pageref{group___a_d_c___resolution}}{}
\item \contentsline{section}{ADC External Trigger Edge Regular}{\pageref{group___a_d_c___external__trigger__edge___regular}}{}
\item \contentsline{section}{ADC External Trigger Source Regular}{\pageref{group___a_d_c___external__trigger___source___regular}}{}
\item \contentsline{section}{ADC Data Align}{\pageref{group___a_d_c___data__align}}{}
\item \contentsline{section}{ADC Common Channels}{\pageref{group___a_d_c__channels}}{}
\item \contentsline{section}{ADC Sampling Times}{\pageref{group___a_d_c__sampling__times}}{}
\item \contentsline{section}{ADC EOC Selection}{\pageref{group___a_d_c___e_o_c_selection}}{}
\item \contentsline{section}{ADC Event Type}{\pageref{group___a_d_c___event__type}}{}
\item \contentsline{section}{ADC Analog Watchdog Selection}{\pageref{group___a_d_c__analog__watchdog__selection}}{}
\item \contentsline{section}{ADC Interrupts Definition}{\pageref{group___a_d_c__interrupts__definition}}{}
\item \contentsline{section}{ADC Flags Definition}{\pageref{group___a_d_c__flags__definition}}{}
\item \contentsline{section}{ADC Channels Type}{\pageref{group___a_d_c__channels__type}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC Exported Macros}{\pageref{group___a_d_c___exported___macros}}{}
\item \contentsline{section}{ADC Private Constants}{\pageref{group___a_d_c___private___constants}}{}
\item \contentsline{section}{ADC Private Macros}{\pageref{group___a_d_c___private___macros}}{}
\item \contentsline{section}{ADC Private Functions}{\pageref{group___a_d_c___private___functions}}{}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___a_d_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___a_d_c___exported___functions___group1}}{}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___a_d_c___exported___functions___group2}}{}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___a_d_c___exported___functions___group3}}{}
\item \contentsline{section}{ADC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group4}{\pageref{group___a_d_c___exported___functions___group4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{ADCEx}{\pageref{group___a_d_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Exported Types}{\pageref{group___a_d_c_ex___exported___types}}{}
\item \contentsline{section}{ADC Exported Constants}{\pageref{group___a_d_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADC Common Mode}{\pageref{group___a_d_c_ex___common__mode}}{}
\item \contentsline{section}{ADC Direct Memory Access Mode For Multi Mode}{\pageref{group___a_d_c_ex___direct__memory__access__mode__for__multi__mode}}{}
\item \contentsline{section}{ADC External Trigger Edge Injected}{\pageref{group___a_d_c_ex___external__trigger__edge___injected}}{}
\item \contentsline{section}{ADC External Trigger Source Injected}{\pageref{group___a_d_c_ex___external__trigger___source___injected}}{}
\item \contentsline{section}{ADC Injected Rank}{\pageref{group___a_d_c_ex__injected__rank}}{}
\item \contentsline{section}{ADC Specific Channels}{\pageref{group___a_d_c_ex__channels}}{}
\end{DoxyCompactList}
\item \contentsline{section}{ADC Exported Macros}{\pageref{group___a_d_c___exported___macros}}{}
\item \contentsline{section}{ADC Private Constants}{\pageref{group___a_d_c_ex___private___constants}}{}
\item \contentsline{section}{ADC Private Macros}{\pageref{group___a_d_c_ex___private___macros}}{}
\item \contentsline{section}{ADC Private Functions}{\pageref{group___a_d_c_ex___private___functions}}{}
\item \contentsline{section}{ADCEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___a_d_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{ADCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___a_d_c_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CEC}{\pageref{group___c_e_c}}{}
\item \contentsline{section}{CORTEX}{\pageref{group___c_o_r_t_e_x}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Cortex Exported Types}{\pageref{group___c_o_r_t_e_x___exported___types}}{}
\item \contentsline{section}{CORTEX Exported Constants}{\pageref{group___c_o_r_t_e_x___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CORTEX Preemption Priority Group}{\pageref{group___c_o_r_t_e_x___preemption___priority___group}}{}
\item \contentsline{section}{CORTEX \+\_\+\+Sys\+Tick clock source}{\pageref{group___c_o_r_t_e_x___sys_tick__clock__source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CORTEX Private Macros}{\pageref{group___c_o_r_t_e_x___private___macros}}{}
\item \contentsline{section}{CORTEX\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___c_o_r_t_e_x___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CORTEX\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___c_o_r_t_e_x___exported___functions___group1}}{}
\item \contentsline{section}{CORTEX\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___c_o_r_t_e_x___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{CRC}{\pageref{group___c_r_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CRC Exported Types}{\pageref{group___c_r_c___exported___types}}{}
\item \contentsline{section}{CRC Exported Constants}{\pageref{group___c_r_c___exported___constants}}{}
\item \contentsline{section}{CRC Exported Macros}{\pageref{group___c_r_c___exported___macros}}{}
\item \contentsline{section}{CRC Private Macros}{\pageref{group___c_r_c___private___macros}}{}
\item \contentsline{section}{CRC Exported Functions}{\pageref{group___c_r_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___c_r_c___exported___functions___group1}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___c_r_c___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group___c_r_c___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{DCMI}{\pageref{group___d_c_m_i}}{}
\item \contentsline{section}{DCMIEx}{\pageref{group___d_c_m_i_ex}}{}
\item \contentsline{section}{DMA}{\pageref{group___d_m_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA Exported Types}{\pageref{group___d_m_a___exported___types}}{}
\item \contentsline{section}{DMA Exported Constants}{\pageref{group___d_m_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMA Error Code}{\pageref{group___d_m_a___error___code}}{}
\item \contentsline{section}{DMA Channel selection}{\pageref{group___d_m_a___channel__selection}}{}
\item \contentsline{section}{DMA Data transfer direction}{\pageref{group___d_m_a___data__transfer__direction}}{}
\item \contentsline{section}{DMA Peripheral incremented mode}{\pageref{group___d_m_a___peripheral__incremented__mode}}{}
\item \contentsline{section}{DMA Memory incremented mode}{\pageref{group___d_m_a___memory__incremented__mode}}{}
\item \contentsline{section}{DMA Peripheral data size}{\pageref{group___d_m_a___peripheral__data__size}}{}
\item \contentsline{section}{DMA Memory data size}{\pageref{group___d_m_a___memory__data__size}}{}
\item \contentsline{section}{DMA mode}{\pageref{group___d_m_a__mode}}{}
\item \contentsline{section}{DMA Priority level}{\pageref{group___d_m_a___priority__level}}{}
\item \contentsline{section}{DMA FIFO direct mode}{\pageref{group___d_m_a___f_i_f_o__direct__mode}}{}
\item \contentsline{section}{DMA FIFO threshold level}{\pageref{group___d_m_a___f_i_f_o__threshold__level}}{}
\item \contentsline{section}{DMA Memory burst}{\pageref{group___d_m_a___memory__burst}}{}
\item \contentsline{section}{DMA Peripheral burst}{\pageref{group___d_m_a___peripheral__burst}}{}
\item \contentsline{section}{DMA interrupt enable definitions}{\pageref{group___d_m_a__interrupt__enable__definitions}}{}
\item \contentsline{section}{DMA flag definitions}{\pageref{group___d_m_a__flag__definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA Exported Functions}{\pageref{group___d_m_a___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___d_m_a___exported___functions___group1}}{}
\item \contentsline{section}{I/O operation functions}{\pageref{group___d_m_a___exported___functions___group2}}{}
\item \contentsline{section}{Peripheral State functions}{\pageref{group___d_m_a___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMA Private Constants}{\pageref{group___d_m_a___private___constants}}{}
\item \contentsline{section}{DMA Private Macros}{\pageref{group___d_m_a___private___macros}}{}
\item \contentsline{section}{DMA Private Functions}{\pageref{group___d_m_a___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMAEx}{\pageref{group___d_m_a_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DMAEx Exported Types}{\pageref{group___d_m_a_ex___exported___types}}{}
\item \contentsline{section}{DMAEx Exported Functions}{\pageref{group___d_m_a_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended features functions}{\pageref{group___d_m_a_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\item \contentsline{section}{DMAEx Private Functions}{\pageref{group___d_m_a_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH}{\pageref{group___f_l_a_s_h}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Exported Types}{\pageref{group___f_l_a_s_h___exported___types}}{}
\item \contentsline{section}{FLASH Exported Constants}{\pageref{group___f_l_a_s_h___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Error Code}{\pageref{group___f_l_a_s_h___error___code}}{}
\item \contentsline{section}{FLASH Type Program}{\pageref{group___f_l_a_s_h___type___program}}{}
\item \contentsline{section}{FLASH Flag definition}{\pageref{group___f_l_a_s_h___flag__definition}}{}
\item \contentsline{section}{FLASH Interrupt definition}{\pageref{group___f_l_a_s_h___interrupt__definition}}{}
\item \contentsline{section}{FLASH Program Parallelism}{\pageref{group___f_l_a_s_h___program___parallelism}}{}
\item \contentsline{section}{FLASH Keys}{\pageref{group___f_l_a_s_h___keys}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH Exported Macros}{\pageref{group___f_l_a_s_h___exported___macros}}{}
\item \contentsline{section}{FLASH Private Variables}{\pageref{group___f_l_a_s_h___private___variables}}{}
\item \contentsline{section}{FLASH Private Constants}{\pageref{group___f_l_a_s_h___private___constants}}{}
\item \contentsline{section}{FLASH Private Macros}{\pageref{group___f_l_a_s_h___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Private macros to check input parameters}{\pageref{group___f_l_a_s_h___i_s___f_l_a_s_h___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH Private Functions}{\pageref{group___f_l_a_s_h___private___functions}}{}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h___exported___functions___group1}}{}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___f_l_a_s_h___exported___functions___group2}}{}
\item \contentsline{section}{FLASH\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___f_l_a_s_h___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FLASHEx}{\pageref{group___f_l_a_s_h_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Exported Types}{\pageref{group___f_l_a_s_h_ex___exported___types}}{}
\item \contentsline{section}{FLASH Exported Constants}{\pageref{group___f_l_a_s_h_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Type Erase}{\pageref{group___f_l_a_s_h_ex___type___erase}}{}
\item \contentsline{section}{FLASH Voltage Range}{\pageref{group___f_l_a_s_h_ex___voltage___range}}{}
\item \contentsline{section}{FLASH WRP State}{\pageref{group___f_l_a_s_h_ex___w_r_p___state}}{}
\item \contentsline{section}{FLASH Option Type}{\pageref{group___f_l_a_s_h_ex___option___type}}{}
\item \contentsline{section}{FLASH Option Bytes Read Protection}{\pageref{group___f_l_a_s_h_ex___option___bytes___read___protection}}{}
\item \contentsline{section}{FLASH Option Bytes IWatchdog}{\pageref{group___f_l_a_s_h_ex___option___bytes___i_watchdog}}{}
\item \contentsline{section}{FLASH Option Bytes n\+RST\+\_\+\+STOP}{\pageref{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p}}{}
\item \contentsline{section}{FLASH Option Bytes n\+RST\+\_\+\+STDBY}{\pageref{group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y}}{}
\item \contentsline{section}{FLASH BOR Reset Level}{\pageref{group___f_l_a_s_h_ex___b_o_r___reset___level}}{}
\item \contentsline{section}{FLASH Advanced Option Type}{\pageref{group___f_l_a_s_h_ex___advanced___option___type}}{}
\item \contentsline{section}{FLASH Latency}{\pageref{group___f_l_a_s_h___latency}}{}
\item \contentsline{section}{FLASH Banks}{\pageref{group___f_l_a_s_h_ex___banks}}{}
\item \contentsline{section}{FLASH Mass Erase bit}{\pageref{group___f_l_a_s_h_ex___mass_erase__bit}}{}
\item \contentsline{section}{FLASH Sectors}{\pageref{group___f_l_a_s_h_ex___sectors}}{}
\item \contentsline{section}{FLASH Option Bytes Write Protection}{\pageref{group___f_l_a_s_h_ex___option___bytes___write___protection}}{}
\item \contentsline{section}{FLASH Option Bytes PC Read\+Write Protection}{\pageref{group___f_l_a_s_h_ex___option___bytes___p_c___read_write___protection}}{}
\item \contentsline{section}{FLASH Dual Boot}{\pageref{group___f_l_a_s_h_ex___dual___boot}}{}
\item \contentsline{section}{FLASH Selection Protection Mode}{\pageref{group___f_l_a_s_h_ex___selection___protection___mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH Private Constants}{\pageref{group___f_l_a_s_h_ex___private___constants}}{}
\item \contentsline{section}{FLASH Private Macros}{\pageref{group___f_l_a_s_h_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASH Private macros to check input parameters}{\pageref{group___f_l_a_s_h_ex___i_s___f_l_a_s_h___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH Private Functions}{\pageref{group___f_l_a_s_h_ex___private___functions}}{}
\item \contentsline{section}{FLASHEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___f_l_a_s_h_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FLASHEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___f_l_a_s_h_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FLASH RAMFUNC}{\pageref{group___f_l_a_s_h___r_a_m_f_u_n_c}}{}
\item \contentsline{section}{FMPI2C}{\pageref{group___f_m_p_i2_c}}{}
\item \contentsline{section}{FMPI2\+CEx}{\pageref{group___f_m_p_i2_c_ex}}{}
\item \contentsline{section}{FMPSMBUS}{\pageref{group___f_m_p_s_m_b_u_s}}{}
\item \contentsline{section}{FMPSMBUSEx}{\pageref{group___f_m_p_s_m_b_u_s_ex}}{}
\item \contentsline{section}{GPIO}{\pageref{group___g_p_i_o}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Types}{\pageref{group___g_p_i_o___exported___types}}{}
\item \contentsline{section}{GPIO Exported Constants}{\pageref{group___g_p_i_o___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO pins define}{\pageref{group___g_p_i_o__pins__define}}{}
\item \contentsline{section}{GPIO mode define}{\pageref{group___g_p_i_o__mode__define}}{}
\item \contentsline{section}{GPIO speed define}{\pageref{group___g_p_i_o__speed__define}}{}
\item \contentsline{section}{GPIO pull define}{\pageref{group___g_p_i_o__pull__define}}{}
\end{DoxyCompactList}
\item \contentsline{section}{GPIO Exported Macros}{\pageref{group___g_p_i_o___exported___macros}}{}
\item \contentsline{section}{GPIO Private Constants}{\pageref{group___g_p_i_o___private___constants}}{}
\item \contentsline{section}{GPIO Private Macros}{\pageref{group___g_p_i_o___private___macros}}{}
\item \contentsline{section}{GPIO Private Functions}{\pageref{group___g_p_i_o___private___functions}}{}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___g_p_i_o___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___g_p_i_o___exported___functions___group1}}{}
\item \contentsline{section}{GPIO\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___g_p_i_o___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2C}{\pageref{group___i2_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Exported Types}{\pageref{group___i2_c___exported___types}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Configuration Structure definition}{\pageref{group___i2_c___configuration___structure__definition}}{}
\item \contentsline{section}{HAL state structure definition}{\pageref{group___h_a_l__state__structure__definition}}{}
\item \contentsline{section}{HAL mode structure definition}{\pageref{group___h_a_l__mode__structure__definition}}{}
\item \contentsline{section}{I2C Error Code definition}{\pageref{group___i2_c___error___code__definition}}{}
\item \contentsline{section}{I2C handle Structure definition}{\pageref{group___i2_c__handle___structure__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Exported Constants}{\pageref{group___i2_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C duty cycle in fast mode}{\pageref{group___i2_c__duty__cycle__in__fast__mode}}{}
\item \contentsline{section}{I2C addressing mode}{\pageref{group___i2_c__addressing__mode}}{}
\item \contentsline{section}{I2C dual addressing mode}{\pageref{group___i2_c__dual__addressing__mode}}{}
\item \contentsline{section}{I2C general call addressing mode}{\pageref{group___i2_c__general__call__addressing__mode}}{}
\item \contentsline{section}{I2C nostretch mode}{\pageref{group___i2_c__nostretch__mode}}{}
\item \contentsline{section}{I2C Memory Address Size}{\pageref{group___i2_c___memory___address___size}}{}
\item \contentsline{section}{I2C Xfer\+Direction definition}{\pageref{group___i2_c___xfer_direction__definition}}{}
\item \contentsline{section}{I2C Xfer\+Options definition}{\pageref{group___i2_c___xfer_options__definition}}{}
\item \contentsline{section}{I2C Interrupt configuration definition}{\pageref{group___i2_c___interrupt__configuration__definition}}{}
\item \contentsline{section}{I2C Flag definition}{\pageref{group___i2_c___flag__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Exported Macros}{\pageref{group___i2_c___exported___macros}}{}
\item \contentsline{section}{I2C Private Constants}{\pageref{group___i2_c___private___constants}}{}
\item \contentsline{section}{I2C Private Macros}{\pageref{group___i2_c___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2C Private macros to check input parameters}{\pageref{group___i2_c___i_s___r_t_c___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2C Private Functions}{\pageref{group___i2_c___private___functions}}{}
\item \contentsline{section}{I2\+C\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___i2_c___exported___functions___group1}}{}
\item \contentsline{section}{Input and Output operation functions}{\pageref{group___i2_c___exported___functions___group2}}{}
\item \contentsline{section}{IRQ Handler and Callbacks}{\pageref{group___i2_c___i_r_q___handler__and___callbacks}}{}
\item \contentsline{section}{Peripheral State, Mode and Error functions}{\pageref{group___i2_c___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{I2\+CEx}{\pageref{group___i2_c_ex}}{}
\item \contentsline{section}{IRDA}{\pageref{group___i_r_d_a}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{IRDA Exported Types}{\pageref{group___i_r_d_a___exported___types}}{}
\item \contentsline{section}{IRDA Exported constants}{\pageref{group___i_r_d_a___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{IRDA Error Code}{\pageref{group___i_r_d_a___error___code}}{}
\item \contentsline{section}{IRDA Word Length}{\pageref{group___i_r_d_a___word___length}}{}
\item \contentsline{section}{IRDA Parity}{\pageref{group___i_r_d_a___parity}}{}
\item \contentsline{section}{IRDA Transfer Mode}{\pageref{group___i_r_d_a___mode}}{}
\item \contentsline{section}{IRDA Low Power}{\pageref{group___i_r_d_a___low___power}}{}
\item \contentsline{section}{IRDA Flags}{\pageref{group___i_r_d_a___flags}}{}
\item \contentsline{section}{IRDA Interrupt Definitions}{\pageref{group___i_r_d_a___interrupt__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{IRDA Exported Macros}{\pageref{group___i_r_d_a___exported___macros}}{}
\item \contentsline{section}{IRDA Private Constants}{\pageref{group___i_r_d_a___private___constants}}{}
\item \contentsline{section}{IRDA Private Macros}{\pageref{group___i_r_d_a___private___macros}}{}
\item \contentsline{section}{IRDA Private Functions}{\pageref{group___i_r_d_a___private___functions}}{}
\item \contentsline{section}{IRDA\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i_r_d_a___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{IRDA\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___i_r_d_a___exported___functions___group1}}{}
\item \contentsline{section}{IRDA\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___i_r_d_a___exported___functions___group2}}{}
\item \contentsline{section}{IRDA\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___i_r_d_a___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{LPTIM}{\pageref{group___l_p_t_i_m}}{}
\item \contentsline{section}{MMC}{\pageref{group___m_m_c}}{}
\item \contentsline{section}{HAL MSP}{\pageref{group___h_a_l___m_s_p}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HAL MSP Private Functions}{\pageref{group___h_a_l___m_s_p___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PCD}{\pageref{group___p_c_d}}{}
\item \contentsline{section}{PCDEx}{\pageref{group___p_c_d_ex}}{}
\item \contentsline{section}{PWR}{\pageref{group___p_w_r}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR Exported Types}{\pageref{group___p_w_r___exported___types}}{}
\item \contentsline{section}{PWR Exported Constants}{\pageref{group___p_w_r___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR Wake\+Up Pins}{\pageref{group___p_w_r___wake_up___pins}}{}
\item \contentsline{section}{PWR PVD detection level}{\pageref{group___p_w_r___p_v_d__detection__level}}{}
\item \contentsline{section}{PWR PVD Mode}{\pageref{group___p_w_r___p_v_d___mode}}{}
\item \contentsline{section}{PWR Regulator state in SLEEP/\+STOP mode}{\pageref{group___p_w_r___regulator__state__in___s_t_o_p__mode}}{}
\item \contentsline{section}{PWR SLEEP mode entry}{\pageref{group___p_w_r___s_l_e_e_p__mode__entry}}{}
\item \contentsline{section}{PWR STOP mode entry}{\pageref{group___p_w_r___s_t_o_p__mode__entry}}{}
\item \contentsline{section}{PWR Flag}{\pageref{group___p_w_r___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWR Exported Macro}{\pageref{group___p_w_r___exported___macro}}{}
\item \contentsline{section}{PWR Private Constants}{\pageref{group___p_w_r___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR PVD EXTI Line}{\pageref{group___p_w_r___p_v_d___e_x_t_i___line}}{}
\item \contentsline{section}{PWR Register alias address}{\pageref{group___p_w_r__register__alias__address}}{}
\item \contentsline{section}{PWR CR Register alias address}{\pageref{group___p_w_r___c_r__register__alias}}{}
\item \contentsline{section}{PWR CSR Register alias address}{\pageref{group___p_w_r___c_s_r__register__alias}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWR Private Macros}{\pageref{group___p_w_r___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWR Private macros to check input parameters}{\pageref{group___p_w_r___i_s___p_w_r___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWR Exported Functions}{\pageref{group___p_w_r___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___p_w_r___exported___functions___group1}}{}
\item \contentsline{section}{Peripheral Control functions}{\pageref{group___p_w_r___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx}{\pageref{group___p_w_r_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Exported Constants}{\pageref{group___p_w_r_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Regulator Voltage Scale}{\pageref{group___p_w_r_ex___regulator___voltage___scale}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx Private Constants}{\pageref{group___p_w_r_ex___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Register alias address}{\pageref{group___p_w_r_ex__register__alias__address}}{}
\item \contentsline{section}{PWRx CSR Register alias address}{\pageref{group___p_w_r_ex___c_s_r__register__alias}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx Private Macros}{\pageref{group___p_w_r_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx Private macros to check input parameters}{\pageref{group___p_w_r_ex___i_s___p_w_r___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{PWREx Exported Functions}{\pageref{group___p_w_r_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{PWREx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___p_w_r_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RCC}{\pageref{group___r_c_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Exported Types}{\pageref{group___r_c_c___exported___types}}{}
\item \contentsline{section}{RCC Exported Constants}{\pageref{group___r_c_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Oscillator Type}{\pageref{group___r_c_c___oscillator___type}}{}
\item \contentsline{section}{HSE Config}{\pageref{group___r_c_c___h_s_e___config}}{}
\item \contentsline{section}{LSE Config}{\pageref{group___r_c_c___l_s_e___config}}{}
\item \contentsline{section}{HSI Config}{\pageref{group___r_c_c___h_s_i___config}}{}
\item \contentsline{section}{LSI Config}{\pageref{group___r_c_c___l_s_i___config}}{}
\item \contentsline{section}{PLL Config}{\pageref{group___r_c_c___p_l_l___config}}{}
\item \contentsline{section}{PLLP Clock Divider}{\pageref{group___r_c_c___p_l_l_p___clock___divider}}{}
\item \contentsline{section}{PLL Clock Source}{\pageref{group___r_c_c___p_l_l___clock___source}}{}
\item \contentsline{section}{System Clock Type}{\pageref{group___r_c_c___system___clock___type}}{}
\item \contentsline{section}{System Clock Source}{\pageref{group___r_c_c___system___clock___source}}{}
\item \contentsline{section}{System Clock Source Status}{\pageref{group___r_c_c___system___clock___source___status}}{}
\item \contentsline{section}{AHB Clock Source}{\pageref{group___r_c_c___a_h_b___clock___source}}{}
\item \contentsline{section}{APB1/\+APB2 Clock Source}{\pageref{group___r_c_c___a_p_b1___a_p_b2___clock___source}}{}
\item \contentsline{section}{RTC Clock Source}{\pageref{group___r_c_c___r_t_c___clock___source}}{}
\item \contentsline{section}{MCO Index}{\pageref{group___r_c_c___m_c_o___index}}{}
\item \contentsline{section}{MCO1 Clock Source}{\pageref{group___r_c_c___m_c_o1___clock___source}}{}
\item \contentsline{section}{MCOx Clock Prescaler}{\pageref{group___r_c_c___m_c_ox___clock___prescaler}}{}
\item \contentsline{section}{Interrupts}{\pageref{group___r_c_c___interrupt}}{}
\item \contentsline{section}{Flags}{\pageref{group___r_c_c___flag}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Exported Macros}{\pageref{group___r_c_c___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{AHB1 Peripheral Clock Enable Disable}{\pageref{group___r_c_c___a_h_b1___clock___enable___disable}}{}
\item \contentsline{section}{AHB1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_h_b1___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{APB1 Peripheral Clock Enable Disable}{\pageref{group___r_c_c___a_p_b1___clock___enable___disable}}{}
\item \contentsline{section}{APB1 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_p_b1___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{APB2 Peripheral Clock Enable Disable}{\pageref{group___r_c_c___a_p_b2___clock___enable___disable}}{}
\item \contentsline{section}{APB2 Peripheral Clock Enable Disable Status}{\pageref{group___r_c_c___a_p_b2___peripheral___clock___enable___disable___status}}{}
\item \contentsline{section}{AHB1 Force Release Reset}{\pageref{group___r_c_c___a_h_b1___force___release___reset}}{}
\item \contentsline{section}{APB1 Force Release Reset}{\pageref{group___r_c_c___a_p_b1___force___release___reset}}{}
\item \contentsline{section}{APB2 Force Release Reset}{\pageref{group___r_c_c___a_p_b2___force___release___reset}}{}
\item \contentsline{section}{AHB1 Peripheral Low Power Enable Disable}{\pageref{group___r_c_c___a_h_b1___low_power___enable___disable}}{}
\item \contentsline{section}{APB1 Peripheral Low Power Enable Disable}{\pageref{group___r_c_c___a_p_b1___low_power___enable___disable}}{}
\item \contentsline{section}{APB2 Peripheral Low Power Enable Disable}{\pageref{group___r_c_c___a_p_b2___low_power___enable___disable}}{}
\item \contentsline{section}{HSI Configuration}{\pageref{group___r_c_c___h_s_i___configuration}}{}
\item \contentsline{section}{LSI Configuration}{\pageref{group___r_c_c___l_s_i___configuration}}{}
\item \contentsline{section}{HSE Configuration}{\pageref{group___r_c_c___h_s_e___configuration}}{}
\item \contentsline{section}{LSE Configuration}{\pageref{group___r_c_c___l_s_e___configuration}}{}
\item \contentsline{section}{RTC Clock Configuration}{\pageref{group___r_c_c___internal___r_t_c___clock___configuration}}{}
\item \contentsline{section}{PLL Configuration}{\pageref{group___r_c_c___p_l_l___configuration}}{}
\item \contentsline{section}{Get Clock source}{\pageref{group___r_c_c___get___clock__source}}{}
\item \contentsline{section}{RCC Extended MCOx Clock Config}{\pageref{group___r_c_c_ex___m_c_ox___clock___config}}{}
\item \contentsline{section}{Flags Interrupts Management}{\pageref{group___r_c_c___flags___interrupts___management}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Private Constants}{\pageref{group___r_c_c___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Bit\+Address Alias\+Region}{\pageref{group___r_c_c___bit_address___alias_region}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC Private Macros}{\pageref{group___r_c_c___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Private macros to check input parameters}{\pageref{group___r_c_c___i_s___r_c_c___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c___exported___functions___group1}}{}
\item \contentsline{section}{RCC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_c_c___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx}{\pageref{group___r_c_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCCEx Exported Types}{\pageref{group___r_c_c_ex___exported___types}}{}
\item \contentsline{section}{RCCEx Exported Constants}{\pageref{group___r_c_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Periph Clock Selection}{\pageref{group___r_c_c_ex___periph___clock___selection}}{}
\item \contentsline{section}{RCC PLLSAI DIVR}{\pageref{group___r_c_c_ex___p_l_l_s_a_i___d_i_v_r}}{}
\item \contentsline{section}{RCC PLLI2\+SP Clock Divider}{\pageref{group___r_c_c_ex___p_l_l_i2_s_p___clock___divider}}{}
\item \contentsline{section}{RCC PLLSAIP Clock Divider}{\pageref{group___r_c_c_ex___p_l_l_s_a_i_p___clock___divider}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx Exported Macros}{\pageref{group___r_c_c_ex___exported___macros}}{}
\item \contentsline{section}{RCCEx Private Constants}{\pageref{group___r_c_c_ex___private___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Bit\+Address Alias\+Region}{\pageref{group___r_c_c_ex___bit_address___alias_region}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx Private Macros}{\pageref{group___r_c_c_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCC Private macros to check input parameters}{\pageref{group___r_c_c_ex___i_s___r_c_c___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RCCEx\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_c_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RCCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_c_c_ex___exported___functions___group1}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RTC}{\pageref{group___r_t_c}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTC Exported Types}{\pageref{group___r_t_c___exported___types}}{}
\item \contentsline{section}{RTC Exported Constants}{\pageref{group___r_t_c___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTC Hour Formats}{\pageref{group___r_t_c___hour___formats}}{}
\item \contentsline{section}{RTC Output Selection Definitions}{\pageref{group___r_t_c___output__selection___definitions}}{}
\item \contentsline{section}{RTC Output Polarity Definitions}{\pageref{group___r_t_c___output___polarity___definitions}}{}
\item \contentsline{section}{RTC Output Type ALARM OUT}{\pageref{group___r_t_c___output___type___a_l_a_r_m___o_u_t}}{}
\item \contentsline{section}{RTC AM PM Definitions}{\pageref{group___r_t_c___a_m___p_m___definitions}}{}
\item \contentsline{section}{RTC Day\+Light Saving Definitions}{\pageref{group___r_t_c___day_light_saving___definitions}}{}
\item \contentsline{section}{RTC Store Operation Definitions}{\pageref{group___r_t_c___store_operation___definitions}}{}
\item \contentsline{section}{RTC Input Parameter Format Definitions}{\pageref{group___r_t_c___input__parameter__format__definitions}}{}
\item \contentsline{section}{RTC Month Date Definitions (in BCD format)}{\pageref{group___r_t_c___month___date___definitions}}{}
\item \contentsline{section}{RTC Week\+Day Definitions}{\pageref{group___r_t_c___week_day___definitions}}{}
\item \contentsline{section}{RTC Alarm Date Week\+Day Definitions}{\pageref{group___r_t_c___alarm_date_week_day___definitions}}{}
\item \contentsline{section}{RTC Alarm Mask Definitions}{\pageref{group___r_t_c___alarm_mask___definitions}}{}
\item \contentsline{section}{RTC Alarms Definitions}{\pageref{group___r_t_c___alarms___definitions}}{}
\item \contentsline{section}{RTC Alarm Sub Seconds Masks Definitions}{\pageref{group___r_t_c___alarm___sub___seconds___masks___definitions}}{}
\item \contentsline{section}{RTC Interrupts Definitions}{\pageref{group___r_t_c___interrupts___definitions}}{}
\item \contentsline{section}{RTC Flags Definitions}{\pageref{group___r_t_c___flags___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RTC Exported Macros}{\pageref{group___r_t_c___exported___macros}}{}
\item \contentsline{section}{RTC Private Constants}{\pageref{group___r_t_c___private___constants}}{}
\item \contentsline{section}{RTC Private Macros}{\pageref{group___r_t_c___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTC Private macros to check input parameters}{\pageref{group___r_t_c___i_s___r_t_c___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RTC Private Functions}{\pageref{group___r_t_c___private___functions}}{}
\item \contentsline{section}{RTC\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___r_t_c___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_t_c___exported___functions___group1}}{}
\item \contentsline{section}{RTC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_t_c___exported___functions___group2}}{}
\item \contentsline{section}{RTC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___r_t_c___exported___functions___group3}}{}
\item \contentsline{section}{RTC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group4}{\pageref{group___r_t_c___exported___functions___group4}}{}
\item \contentsline{section}{RTC\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group5}{\pageref{group___r_t_c___exported___functions___group5}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{RTCEx}{\pageref{group___r_t_c_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTCEx Exported Types}{\pageref{group___r_t_c_ex___exported___types}}{}
\item \contentsline{section}{RTCEx Exported Constants}{\pageref{group___r_t_c_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTCEx Backup Registers Definitions}{\pageref{group___r_t_c_ex___backup___registers___definitions}}{}
\item \contentsline{section}{RTCEx Timestamp Edges Definitions}{\pageref{group___r_t_c_ex___timestamp___edges___definitions}}{}
\item \contentsline{section}{RTC Timestamp Pin Selection}{\pageref{group___r_t_c_ex___timestamp___pin___selection}}{}
\item \contentsline{section}{RTCEx Tamper Pins Definitions}{\pageref{group___r_t_c_ex___tamper___pin___definitions}}{}
\item \contentsline{section}{RTC tamper Pins Selection}{\pageref{group___r_t_c_ex___tamper___pin___selection}}{}
\item \contentsline{section}{RTCEx Tamper Interrupt Definitions}{\pageref{group___r_t_c_ex___tamper___interrupt___definitions}}{}
\item \contentsline{section}{RTCEx Tamper Triggers Definitions}{\pageref{group___r_t_c_ex___tamper___trigger___definitions}}{}
\item \contentsline{section}{RTCEx Tamper Filter Definitions}{\pageref{group___r_t_c_ex___tamper___filter___definitions}}{}
\item \contentsline{section}{RTCEx Tamper Sampling Frequencies Definitions}{\pageref{group___r_t_c_ex___tamper___sampling___frequencies___definitions}}{}
\item \contentsline{section}{RTCEx Tamper Pin Precharge Duration Definitions}{\pageref{group___r_t_c_ex___tamper___pin___precharge___duration___definitions}}{}
\item \contentsline{section}{RTCEx Tamper Pull Up Definitions}{\pageref{group___r_t_c_ex___tamper___pull___up___definitions}}{}
\item \contentsline{section}{RTCEx Tamper Time\+Stamp On Tamper Detection Definitions}{\pageref{group___r_t_c_ex___tamper___time_stamp_on_tamper_detection___definitions}}{}
\item \contentsline{section}{RTCEx Wakeup Timer Definitions}{\pageref{group___r_t_c_ex___wakeup___timer___definitions}}{}
\item \contentsline{section}{RTCEx Coarse Calib Definitions}{\pageref{group___r_t_c_ex___coarse___calibration___definitions}}{}
\item \contentsline{section}{RTCEx Smooth Calib Period Definitions}{\pageref{group___r_t_c_ex___smooth__calib__period___definitions}}{}
\item \contentsline{section}{RTCEx Smooth Calib Plus Pulses Definitions}{\pageref{group___r_t_c_ex___smooth__calib___plus__pulses___definitions}}{}
\item \contentsline{section}{RTCEx Add 1 Second Parameter Definitions}{\pageref{group___r_t_c_ex___add__1___second___parameter___definitions}}{}
\item \contentsline{section}{RTCEx Calib Output Selection Definitions}{\pageref{group___r_t_c_ex___calib___output__selection___definitions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RTCEx Exported Macros}{\pageref{group___r_t_c_ex___exported___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTCEx Wake\+Up Timer}{\pageref{group___r_t_c_ex___wake_up___timer}}{}
\item \contentsline{section}{RTCEx Timestamp}{\pageref{group___r_t_c_ex___timestamp}}{}
\item \contentsline{section}{RTCEx Tamper}{\pageref{group___r_t_c_ex___tamper}}{}
\item \contentsline{section}{EXTI RTC Tamper Timestamp EXTI}{\pageref{group___r_t_c_ex___tamper___timestamp}}{}
\item \contentsline{section}{RTCEx Calibration}{\pageref{group___r_t_c_ex___calibration}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RTCEx Exported Functions}{\pageref{group___r_t_c_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{RTCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___r_t_c_ex___exported___functions___group1}}{}
\item \contentsline{section}{RTCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___r_t_c_ex___exported___functions___group2}}{}
\item \contentsline{section}{RTCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___r_t_c_ex___exported___functions___group3}}{}
\item \contentsline{section}{RTCEx\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group4}{\pageref{group___r_t_c_ex___exported___functions___group4}}{}
\end{DoxyCompactList}
\item \contentsline{section}{RTCEx Private Constants}{\pageref{group___r_t_c_ex___private___constants}}{}
\item \contentsline{section}{RTCEx Private Macros}{\pageref{group___r_t_c_ex___private___macros}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Private macros to check input parameters}{\pageref{group___r_t_c_ex___i_s___r_t_c___definitions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SAI}{\pageref{group___s_a_i}}{}
\item \contentsline{section}{SAIEx}{\pageref{group___s_a_i_ex}}{}
\item \contentsline{section}{SMARTCARD}{\pageref{group___s_m_a_r_t_c_a_r_d}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SMARTCARD Exported Types}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___types}}{}
\item \contentsline{section}{SMARTCARD Exported constants}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SMARTCARD Error Code}{\pageref{group___s_m_a_r_t_c_a_r_d___error___code}}{}
\item \contentsline{section}{SMARTCARD Word Length}{\pageref{group___s_m_a_r_t_c_a_r_d___word___length}}{}
\item \contentsline{section}{SMARTCARD Number of Stop Bits}{\pageref{group___s_m_a_r_t_c_a_r_d___stop___bits}}{}
\item \contentsline{section}{SMARTCARD Parity}{\pageref{group___s_m_a_r_t_c_a_r_d___parity}}{}
\item \contentsline{section}{SMARTCARD Mode}{\pageref{group___s_m_a_r_t_c_a_r_d___mode}}{}
\item \contentsline{section}{SMARTCARD Clock Polarity}{\pageref{group___s_m_a_r_t_c_a_r_d___clock___polarity}}{}
\item \contentsline{section}{SMARTCARD Clock Phase}{\pageref{group___s_m_a_r_t_c_a_r_d___clock___phase}}{}
\item \contentsline{section}{SMARTCARD Last Bit}{\pageref{group___s_m_a_r_t_c_a_r_d___last___bit}}{}
\item \contentsline{section}{SMARTCARD NACK State}{\pageref{group___s_m_a_r_t_c_a_r_d___n_a_c_k___state}}{}
\item \contentsline{section}{SMARTCARD DMA requests}{\pageref{group___s_m_a_r_t_c_a_r_d___d_m_a___requests}}{}
\item \contentsline{section}{SMARTCARD Prescaler}{\pageref{group___s_m_a_r_t_c_a_r_d___prescaler}}{}
\item \contentsline{section}{SMARTCARD Flags}{\pageref{group___smart_card___flags}}{}
\item \contentsline{section}{SMARTCARD Interrupts Definition}{\pageref{group___smart_card___interrupt__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SMARTCARD Exported Macros}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___macros}}{}
\item \contentsline{section}{SMARTCARD Private Constants}{\pageref{group___s_m_a_r_t_c_a_r_d___private___constants}}{}
\item \contentsline{section}{SMARTCARD Private Macros}{\pageref{group___s_m_a_r_t_c_a_r_d___private___macros}}{}
\item \contentsline{section}{SMARTCARD Private Functions}{\pageref{group___s_m_a_r_t_c_a_r_d___private___functions}}{}
\item \contentsline{section}{SMARTCARD\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SMARTCARD\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___functions___group1}}{}
\item \contentsline{section}{SMARTCARD\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___functions___group2}}{}
\item \contentsline{section}{SMARTCARD\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___s_m_a_r_t_c_a_r_d___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SMBUS}{\pageref{group___s_m_b_u_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SMBUS Exported Types}{\pageref{group___s_m_b_u_s___exported___types}}{}
\item \contentsline{section}{SMBUS Exported Constants}{\pageref{group___s_m_b_u_s___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SMBUS Error Code}{\pageref{group___s_m_b_u_s___error___code__definition}}{}
\item \contentsline{section}{SMBUS Analog Filter}{\pageref{group___s_m_b_u_s___analog___filter}}{}
\item \contentsline{section}{SMBUS addressing mode}{\pageref{group___s_m_b_u_s__addressing__mode}}{}
\item \contentsline{section}{SMBUS dual addressing mode}{\pageref{group___s_m_b_u_s__dual__addressing__mode}}{}
\item \contentsline{section}{SMBUS general call addressing mode}{\pageref{group___s_m_b_u_s__general__call__addressing__mode}}{}
\item \contentsline{section}{SMBUS nostretch mode}{\pageref{group___s_m_b_u_s__nostretch__mode}}{}
\item \contentsline{section}{SMBUS packet error check mode}{\pageref{group___s_m_b_u_s__packet__error__check__mode}}{}
\item \contentsline{section}{SMBUS peripheral mode}{\pageref{group___s_m_b_u_s__peripheral__mode}}{}
\item \contentsline{section}{SMBUS Xfer\+Direction definition}{\pageref{group___s_m_b_u_s___xfer_direction__definition}}{}
\item \contentsline{section}{SMBUS Xfer\+Options definition}{\pageref{group___s_m_b_u_s___xfer_options__definition}}{}
\item \contentsline{section}{SMBUS Interrupt configuration definition}{\pageref{group___s_m_b_u_s___interrupt__configuration__definition}}{}
\item \contentsline{section}{SMBUS Flag definition}{\pageref{group___s_m_b_u_s___flag__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SMBUS Exported Macros}{\pageref{group___s_m_b_u_s___exported___macros}}{}
\item \contentsline{section}{SMBUS Private Constants}{\pageref{group___s_m_b_u_s___private___constants}}{}
\item \contentsline{section}{SMBUS Private Macros}{\pageref{group___s_m_b_u_s___private___macros}}{}
\item \contentsline{section}{SMBUS Private Functions}{\pageref{group___s_m_b_u_s___private___functions}}{}
\item \contentsline{section}{SMBUS\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_m_b_u_s___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___s_m_b_u_s___exported___functions___group1}}{}
\item \contentsline{section}{Input and Output operation functions}{\pageref{group___s_m_b_u_s___exported___functions___group2}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Blocking mode Polling}{\pageref{group___blocking__mode___polling}}{}
\item \contentsline{section}{Non-\/\+Blocking mode Interrupt}{\pageref{group___non-_blocking__mode___interrupt}}{}
\item \contentsline{section}{IRQ Handler and Callbacks}{\pageref{group___s_m_b_u_s___i_r_q___handler__and___callbacks}}{}
\end{DoxyCompactList}
\item \contentsline{section}{Peripheral State, Mode and Error functions}{\pageref{group___s_m_b_u_s___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{SPDIFRX}{\pageref{group___s_p_d_i_f_r_x}}{}
\item \contentsline{section}{SPI}{\pageref{group___s_p_i}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Exported Types}{\pageref{group___s_p_i___exported___types}}{}
\item \contentsline{section}{SPI Exported Constants}{\pageref{group___s_p_i___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI Error Code}{\pageref{group___s_p_i___error___code}}{}
\item \contentsline{section}{SPI Mode}{\pageref{group___s_p_i___mode}}{}
\item \contentsline{section}{SPI Direction Mode}{\pageref{group___s_p_i___direction}}{}
\item \contentsline{section}{SPI Data Size}{\pageref{group___s_p_i___data___size}}{}
\item \contentsline{section}{SPI Clock Polarity}{\pageref{group___s_p_i___clock___polarity}}{}
\item \contentsline{section}{SPI Clock Phase}{\pageref{group___s_p_i___clock___phase}}{}
\item \contentsline{section}{SPI Slave Select Management}{\pageref{group___s_p_i___slave___select__management}}{}
\item \contentsline{section}{SPI Baud\+Rate Prescaler}{\pageref{group___s_p_i___baud_rate___prescaler}}{}
\item \contentsline{section}{SPI MSB LSB Transmission}{\pageref{group___s_p_i___m_s_b___l_s_b__transmission}}{}
\item \contentsline{section}{SPI TI Mode}{\pageref{group___s_p_i___t_i__mode}}{}
\item \contentsline{section}{SPI CRC Calculation}{\pageref{group___s_p_i___c_r_c___calculation}}{}
\item \contentsline{section}{SPI Interrupt Definition}{\pageref{group___s_p_i___interrupt__definition}}{}
\item \contentsline{section}{SPI Flags Definition}{\pageref{group___s_p_i___flags__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{SPI Exported Macros}{\pageref{group___s_p_i___exported___macros}}{}
\item \contentsline{section}{SPI Private Macros}{\pageref{group___s_p_i___private___macros}}{}
\item \contentsline{section}{SPI\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___s_p_i___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SPI\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___s_p_i___exported___functions___group1}}{}
\item \contentsline{section}{SPI\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___s_p_i___exported___functions___group2}}{}
\item \contentsline{section}{SPI\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___s_p_i___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{TIM}{\pageref{group___t_i_m}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Exported Types}{\pageref{group___t_i_m___exported___types}}{}
\item \contentsline{section}{TIM Exported Constants}{\pageref{group___t_i_m___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Clear Input Source}{\pageref{group___t_i_m___clear_input___source}}{}
\item \contentsline{section}{TIM DMA Base Address}{\pageref{group___t_i_m___d_m_a___base__address}}{}
\item \contentsline{section}{TIM Event Source}{\pageref{group___t_i_m___event___source}}{}
\item \contentsline{section}{TIM Input Channel polarity}{\pageref{group___t_i_m___input___channel___polarity}}{}
\item \contentsline{section}{TIM ETR Polarity}{\pageref{group___t_i_m___e_t_r___polarity}}{}
\item \contentsline{section}{TIM ETR Prescaler}{\pageref{group___t_i_m___e_t_r___prescaler}}{}
\item \contentsline{section}{TIM Counter Mode}{\pageref{group___t_i_m___counter___mode}}{}
\item \contentsline{section}{TIM Clock Division}{\pageref{group___t_i_m___clock_division}}{}
\item \contentsline{section}{TIM Output Compare State}{\pageref{group___t_i_m___output___compare___state}}{}
\item \contentsline{section}{TIM Auto-\/\+Reload Preload}{\pageref{group___t_i_m___auto_reload_preload}}{}
\item \contentsline{section}{TIM Output Fast State}{\pageref{group___t_i_m___output___fast___state}}{}
\item \contentsline{section}{TIM Complementary Output Compare State}{\pageref{group___t_i_m___output___compare___n___state}}{}
\item \contentsline{section}{TIM Output Compare Polarity}{\pageref{group___t_i_m___output___compare___polarity}}{}
\item \contentsline{section}{TIM Complementary Output Compare Polarity}{\pageref{group___t_i_m___output___compare___n___polarity}}{}
\item \contentsline{section}{TIM Output Compare Idle State}{\pageref{group___t_i_m___output___compare___idle___state}}{}
\item \contentsline{section}{TIM Complementary Output Compare Idle State}{\pageref{group___t_i_m___output___compare___n___idle___state}}{}
\item \contentsline{section}{TIM Input Capture Polarity}{\pageref{group___t_i_m___input___capture___polarity}}{}
\item \contentsline{section}{TIM Encoder Input Polarity}{\pageref{group___t_i_m___encoder___input___polarity}}{}
\item \contentsline{section}{TIM Input Capture Selection}{\pageref{group___t_i_m___input___capture___selection}}{}
\item \contentsline{section}{TIM Input Capture Prescaler}{\pageref{group___t_i_m___input___capture___prescaler}}{}
\item \contentsline{section}{TIM One Pulse Mode}{\pageref{group___t_i_m___one___pulse___mode}}{}
\item \contentsline{section}{TIM Encoder Mode}{\pageref{group___t_i_m___encoder___mode}}{}
\item \contentsline{section}{TIM interrupt Definition}{\pageref{group___t_i_m___interrupt__definition}}{}
\item \contentsline{section}{TIM Commutation Source}{\pageref{group___t_i_m___commutation___source}}{}
\item \contentsline{section}{TIM DMA Sources}{\pageref{group___t_i_m___d_m_a__sources}}{}
\item \contentsline{section}{CCx DMA request selection}{\pageref{group___t_i_m___c_c___d_m_a___request}}{}
\item \contentsline{section}{TIM Flag Definition}{\pageref{group___t_i_m___flag__definition}}{}
\item \contentsline{section}{TIM Channel}{\pageref{group___t_i_m___channel}}{}
\item \contentsline{section}{TIM Clock Source}{\pageref{group___t_i_m___clock___source}}{}
\item \contentsline{section}{TIM Clock Polarity}{\pageref{group___t_i_m___clock___polarity}}{}
\item \contentsline{section}{TIM Clock Prescaler}{\pageref{group___t_i_m___clock___prescaler}}{}
\item \contentsline{section}{TIM Clear Input Polarity}{\pageref{group___t_i_m___clear_input___polarity}}{}
\item \contentsline{section}{TIM Clear Input Prescaler}{\pageref{group___t_i_m___clear_input___prescaler}}{}
\item \contentsline{section}{TIM OSSR Off\+State Selection for Run mode state}{\pageref{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}}{}
\item \contentsline{section}{TIM OSSI Off\+State Selection for Idle mode state}{\pageref{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}}{}
\item \contentsline{section}{TIM Lock level}{\pageref{group___t_i_m___lock__level}}{}
\item \contentsline{section}{TIM Break Input Enable}{\pageref{group___t_i_m___break___input__enable__disable}}{}
\item \contentsline{section}{TIM Break Input Polarity}{\pageref{group___t_i_m___break___polarity}}{}
\item \contentsline{section}{TIM Automatic Output Enable}{\pageref{group___t_i_m___a_o_e___bit___set___reset}}{}
\item \contentsline{section}{TIM Master Mode Selection}{\pageref{group___t_i_m___master___mode___selection}}{}
\item \contentsline{section}{TIM Master/\+Slave Mode}{\pageref{group___t_i_m___master___slave___mode}}{}
\item \contentsline{section}{TIM Slave mode}{\pageref{group___t_i_m___slave___mode}}{}
\item \contentsline{section}{TIM Output Compare and PWM Modes}{\pageref{group___t_i_m___output___compare__and___p_w_m__modes}}{}
\item \contentsline{section}{TIM Trigger Selection}{\pageref{group___t_i_m___trigger___selection}}{}
\item \contentsline{section}{TIM Trigger Polarity}{\pageref{group___t_i_m___trigger___polarity}}{}
\item \contentsline{section}{TIM Trigger Prescaler}{\pageref{group___t_i_m___trigger___prescaler}}{}
\item \contentsline{section}{TIM TI1 Input Selection}{\pageref{group___t_i_m___t_i1___selection}}{}
\item \contentsline{section}{TIM DMA Burst Length}{\pageref{group___t_i_m___d_m_a___burst___length}}{}
\item \contentsline{section}{TIM DMA Handle Index}{\pageref{group___d_m_a___handle__index}}{}
\item \contentsline{section}{TIM Capture/\+Compare Channel State}{\pageref{group___channel___c_c___state}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIM Exported Macros}{\pageref{group___t_i_m___exported___macros}}{}
\item \contentsline{section}{TIM Private Constants}{\pageref{group___t_i_m___private___constants}}{}
\item \contentsline{section}{TIM Private Macros}{\pageref{group___t_i_m___private___macros}}{}
\item \contentsline{section}{TIM Private Functions}{\pageref{group___t_i_m___private___functions}}{}
\item \contentsline{section}{TIM Exported Functions}{\pageref{group___t_i_m___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Peripheral Control functions}{\pageref{group___t_i_m___exported___functions___group8}}{}
\item \contentsline{section}{TIM Callbacks functions}{\pageref{group___t_i_m___exported___functions___group9}}{}
\item \contentsline{section}{TIM Peripheral State functions}{\pageref{group___t_i_m___exported___functions___group10}}{}
\item \contentsline{section}{TIM Time Base functions}{\pageref{group___t_i_m___exported___functions___group1}}{}
\item \contentsline{section}{TIM Output Compare functions}{\pageref{group___t_i_m___exported___functions___group2}}{}
\item \contentsline{section}{TIM PWM functions}{\pageref{group___t_i_m___exported___functions___group3}}{}
\item \contentsline{section}{TIM Input Capture functions}{\pageref{group___t_i_m___exported___functions___group4}}{}
\item \contentsline{section}{TIM One Pulse functions}{\pageref{group___t_i_m___exported___functions___group5}}{}
\item \contentsline{section}{TIM Encoder functions}{\pageref{group___t_i_m___exported___functions___group6}}{}
\item \contentsline{section}{TIM IRQ handler management}{\pageref{group___t_i_m___exported___functions___group7}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{TIMEx}{\pageref{group___t_i_m_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Extended Exported Types}{\pageref{group___t_i_m_ex___exported___types}}{}
\item \contentsline{section}{TIM Extended Exported Constants}{\pageref{group___t_i_m_ex___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{TIM Extended Remapping}{\pageref{group___t_i_m_ex___remap}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIM Extended Exported Macros}{\pageref{group___t_i_m_ex___exported___macros}}{}
\item \contentsline{section}{TIM Extended Private Macros}{\pageref{group___t_i_m_ex___private___macros}}{}
\item \contentsline{section}{TIM Extended Exported Functions}{\pageref{group___t_i_m_ex___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Extended Timer Hall Sensor functions}{\pageref{group___t_i_m_ex___exported___functions___group1}}{}
\item \contentsline{section}{Extended Timer Complementary Output Compare functions}{\pageref{group___t_i_m_ex___exported___functions___group2}}{}
\item \contentsline{section}{Extended Timer Complementary PWM functions}{\pageref{group___t_i_m_ex___exported___functions___group3}}{}
\item \contentsline{section}{Extended Timer Complementary One Pulse functions}{\pageref{group___t_i_m_ex___exported___functions___group4}}{}
\item \contentsline{section}{Extended Peripheral Control functions}{\pageref{group___t_i_m_ex___exported___functions___group5}}{}
\item \contentsline{section}{Extended Callbacks functions}{\pageref{group___t_i_m_ex___exported___functions___group6}}{}
\item \contentsline{section}{Extended Peripheral State functions}{\pageref{group___t_i_m_ex___exported___functions___group7}}{}
\end{DoxyCompactList}
\item \contentsline{section}{TIM Extended Private Functions}{\pageref{group___t_i_m_ex___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{HAL Time\+Base RTC Alarm Template}{\pageref{group___h_a_l___time_base___r_t_c___alarm___template}}{}
\item \contentsline{section}{HAL Time\+Base RTC Wake\+Up Template}{\pageref{group___h_a_l___time_base___r_t_c___wake_up___template}}{}
\item \contentsline{section}{UART}{\pageref{group___u_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UART Exported Types}{\pageref{group___u_a_r_t___exported___types}}{}
\item \contentsline{section}{UART Exported Constants}{\pageref{group___u_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UART Error Code}{\pageref{group___u_a_r_t___error___code}}{}
\item \contentsline{section}{UART Word Length}{\pageref{group___u_a_r_t___word___length}}{}
\item \contentsline{section}{UART Number of Stop Bits}{\pageref{group___u_a_r_t___stop___bits}}{}
\item \contentsline{section}{UART Parity}{\pageref{group___u_a_r_t___parity}}{}
\item \contentsline{section}{UART Hardware Flow Control}{\pageref{group___u_a_r_t___hardware___flow___control}}{}
\item \contentsline{section}{UART Transfer Mode}{\pageref{group___u_a_r_t___mode}}{}
\item \contentsline{section}{UART State}{\pageref{group___u_a_r_t___state}}{}
\item \contentsline{section}{UART Over Sampling}{\pageref{group___u_a_r_t___over___sampling}}{}
\item \contentsline{section}{UART LIN Break Detection Length}{\pageref{group___u_a_r_t___l_i_n___break___detection___length}}{}
\item \contentsline{section}{UART Wakeup Functions}{\pageref{group___u_a_r_t___wake_up__functions}}{}
\item \contentsline{section}{UART FLags}{\pageref{group___u_a_r_t___flags}}{}
\item \contentsline{section}{UART Interrupt Definitions}{\pageref{group___u_a_r_t___interrupt__definition}}{}
\item \contentsline{section}{UART Reception type values}{\pageref{group___u_a_r_t___reception___type___values}}{}
\item \contentsline{section}{UART Rx\+Event type values}{\pageref{group___u_a_r_t___rx_event___type___values}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UART Exported Macros}{\pageref{group___u_a_r_t___exported___macros}}{}
\item \contentsline{section}{UART Private Constants}{\pageref{group___u_a_r_t___private___constants}}{}
\item \contentsline{section}{UART Private Macros}{\pageref{group___u_a_r_t___private___macros}}{}
\item \contentsline{section}{UART Private Functions}{\pageref{group___u_a_r_t___private___functions}}{}
\item \contentsline{section}{UART\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_a_r_t___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{Initialization and de-\/initialization functions}{\pageref{group___u_a_r_t___exported___functions___group1}}{}
\item \contentsline{section}{IO operation functions}{\pageref{group___u_a_r_t___exported___functions___group2}}{}
\item \contentsline{section}{UART\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___u_a_r_t___exported___functions___group3}}{}
\item \contentsline{section}{UART\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group4}{\pageref{group___u_a_r_t___exported___functions___group4}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{USART}{\pageref{group___u_s_a_r_t}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART Exported Types}{\pageref{group___u_s_a_r_t___exported___types}}{}
\item \contentsline{section}{USART Exported Constants}{\pageref{group___u_s_a_r_t___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART Error Code}{\pageref{group___u_s_a_r_t___error___code}}{}
\item \contentsline{section}{USART Word Length}{\pageref{group___u_s_a_r_t___word___length}}{}
\item \contentsline{section}{USART Number of Stop Bits}{\pageref{group___u_s_a_r_t___stop___bits}}{}
\item \contentsline{section}{USART Parity}{\pageref{group___u_s_a_r_t___parity}}{}
\item \contentsline{section}{USART Mode}{\pageref{group___u_s_a_r_t___mode}}{}
\item \contentsline{section}{USART Clock}{\pageref{group___u_s_a_r_t___clock}}{}
\item \contentsline{section}{USART Clock Polarity}{\pageref{group___u_s_a_r_t___clock___polarity}}{}
\item \contentsline{section}{USART Clock Phase}{\pageref{group___u_s_a_r_t___clock___phase}}{}
\item \contentsline{section}{USART Last Bit}{\pageref{group___u_s_a_r_t___last___bit}}{}
\item \contentsline{section}{USART NACK State}{\pageref{group___u_s_a_r_t___n_a_c_k___state}}{}
\item \contentsline{section}{USART Flags}{\pageref{group___u_s_a_r_t___flags}}{}
\item \contentsline{section}{USART Interrupts Definition}{\pageref{group___u_s_a_r_t___interrupt__definition}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USART Exported Macros}{\pageref{group___u_s_a_r_t___exported___macros}}{}
\item \contentsline{section}{USART Private Constants}{\pageref{group___u_s_a_r_t___private___constants}}{}
\item \contentsline{section}{USART Private Macros}{\pageref{group___u_s_a_r_t___private___macros}}{}
\item \contentsline{section}{USART\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___u_s_a_r_t___exported___functions___group1}}{}
\item \contentsline{section}{USART\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___u_s_a_r_t___exported___functions___group2}}{}
\item \contentsline{section}{USART\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___u_s_a_r_t___exported___functions___group3}}{}
\end{DoxyCompactList}
\item \contentsline{section}{USART\+\_\+\+Private\+\_\+\+Functions}{\pageref{group___u_s_a_r_t___private___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CRYPEx}{\pageref{group___c_r_y_p_ex}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CRYPEx Exported types}{\pageref{group___c_r_y_p_ex___exported___types}}{}
\item \contentsline{section}{CRYPEx Exported constants}{\pageref{group___c_r_y_p_ex___exported___constants}}{}
\item \contentsline{section}{CRYPEx Private Types}{\pageref{group___c_r_y_p_ex___private___types}}{}
\item \contentsline{section}{CRYPEx Private Variables}{\pageref{group___c_r_y_p_ex___private___variables}}{}
\item \contentsline{section}{CRYPEx Private Constants}{\pageref{group___c_r_y_p_ex___private___constants}}{}
\item \contentsline{section}{CRYPEx Private Macros}{\pageref{group___c_r_y_p_ex___private___macros}}{}
\item \contentsline{section}{CRYPEx Private Functions}{\pageref{group___c_r_y_p_ex___private___functions}}{}
\item \contentsline{section}{CRYPEx Exported Functions}{\pageref{group___c_r_y_p_ex___exported___functions}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2S}{\pageref{group___i2_s}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2S Exported Types}{\pageref{group___i2_s___exported___types}}{}
\item \contentsline{section}{I2S Exported Constants}{\pageref{group___i2_s___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2S Error}{\pageref{group___i2_s___error}}{}
\item \contentsline{section}{I2S Mode}{\pageref{group___i2_s___mode}}{}
\item \contentsline{section}{I2S Standard}{\pageref{group___i2_s___standard}}{}
\item \contentsline{section}{I2S Data Format}{\pageref{group___i2_s___data___format}}{}
\item \contentsline{section}{I2S MCLK Output}{\pageref{group___i2_s___m_c_l_k___output}}{}
\item \contentsline{section}{I2S Audio Frequency}{\pageref{group___i2_s___audio___frequency}}{}
\item \contentsline{section}{I2S Full\+Duplex Mode}{\pageref{group___i2_s___full_duplex___mode}}{}
\item \contentsline{section}{I2S Clock Polarity}{\pageref{group___i2_s___clock___polarity}}{}
\item \contentsline{section}{I2S Interrupts Definition}{\pageref{group___i2_s___interrupts___definition}}{}
\item \contentsline{section}{I2S Flags Definition}{\pageref{group___i2_s___flags___definition}}{}
\item \contentsline{section}{I2S Clock Source Definition}{\pageref{group___i2_s___clock___source}}{}
\end{DoxyCompactList}
\item \contentsline{section}{I2S Exported Macros}{\pageref{group___i2_s___exported__macros}}{}
\item \contentsline{section}{I2S Private Macros}{\pageref{group___i2_s___private___macros}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___i2_s___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___i2_s___exported___functions___group1}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___i2_s___exported___functions___group2}}{}
\item \contentsline{section}{I2\+S\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group3}{\pageref{group___i2_s___exported___functions___group3}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{WWDG}{\pageref{group___w_w_d_g}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{WWDG Exported Types}{\pageref{group___w_w_d_g___exported___types}}{}
\item \contentsline{section}{WWDG Exported Constants}{\pageref{group___w_w_d_g___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{WWDG Interrupt definition}{\pageref{group___w_w_d_g___interrupt__definition}}{}
\item \contentsline{section}{WWDG Flag definition}{\pageref{group___w_w_d_g___flag__definition}}{}
\item \contentsline{section}{WWDG Prescaler}{\pageref{group___w_w_d_g___prescaler}}{}
\item \contentsline{section}{WWDG Early Wakeup Interrupt Mode}{\pageref{group___w_w_d_g___e_w_i___mode}}{}
\end{DoxyCompactList}
\item \contentsline{section}{WWDG Private Macros}{\pageref{group___w_w_d_g___private___macros}}{}
\item \contentsline{section}{WWDG Exported Macros}{\pageref{group___w_w_d_g___exported___macros}}{}
\item \contentsline{section}{WWDG\+\_\+\+Exported\+\_\+\+Functions}{\pageref{group___w_w_d_g___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{WWDG\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group1}{\pageref{group___w_w_d_g___exported___functions___group1}}{}
\item \contentsline{section}{WWDG\+\_\+\+Exported\+\_\+\+Functions\+\_\+\+Group2}{\pageref{group___w_w_d_g___exported___functions___group2}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FMC\+\_\+\+LL}{\pageref{group___f_m_c___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC Low Layer Exported Types}{\pageref{group___f_m_c___l_l___exported__typedef}}{}
\item \contentsline{section}{FMC\+\_\+\+LL Private Macros}{\pageref{group___f_m_c___l_l___private___macros}}{}
\item \contentsline{section}{FMC Low Layer Exported Constants}{\pageref{group___f_m_c___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FMC Low Layer Interrupt definition}{\pageref{group___f_m_c___l_l___interrupt__definition}}{}
\item \contentsline{section}{FMC Low Layer Flag definition}{\pageref{group___f_m_c___l_l___flag__definition}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{FSMC\+\_\+\+LL}{\pageref{group___f_s_m_c___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FSMC Low Layer Exported Types}{\pageref{group___f_s_m_c___l_l___exported__typedef}}{}
\item \contentsline{section}{FSMC\+\_\+\+LL Private Macros}{\pageref{group___f_s_m_c___l_l___private___macros}}{}
\item \contentsline{section}{FSMC Low Layer Exported Constants}{\pageref{group___f_s_m_c___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{FSMC Low Layer Interrupt definition}{\pageref{group___f_s_m_c___l_l___interrupt__definition}}{}
\item \contentsline{section}{FSMC Low Layer Flag definition}{\pageref{group___f_s_m_c___l_l___flag__definition}}{}
\item \contentsline{section}{FSMC Alias definition}{\pageref{group___f_s_m_c___l_l___alias__definition}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{HAL\+\_\+\+Time\+Base\+\_\+\+TIM}{\pageref{group___h_a_l___time_base___t_i_m}}{}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+LL\+\_\+\+Driver}{\pageref{group___s_t_m32_f4xx___l_l___driver}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CORTEX}{\pageref{group___c_o_r_t_e_x___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{CORTEX Exported Constants}{\pageref{group___c_o_r_t_e_x___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SYSTICK Clock Source}{\pageref{group___c_o_r_t_e_x___l_l___e_c___c_l_k_s_o_u_r_c_e___h_c_l_k}}{}
\item \contentsline{section}{Handler Fault type}{\pageref{group___c_o_r_t_e_x___l_l___e_c___f_a_u_l_t}}{}
\end{DoxyCompactList}
\item \contentsline{section}{CORTEX Exported Functions}{\pageref{group___c_o_r_t_e_x___l_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{SYSTICK}{\pageref{group___c_o_r_t_e_x___l_l___e_f___s_y_s_t_i_c_k}}{}
\item \contentsline{section}{LOW POWER MODE}{\pageref{group___c_o_r_t_e_x___l_l___e_f___l_o_w___p_o_w_e_r___m_o_d_e}}{}
\item \contentsline{section}{HANDLER}{\pageref{group___c_o_r_t_e_x___l_l___e_f___h_a_n_d_l_e_r}}{}
\item \contentsline{section}{MCU INFO}{\pageref{group___c_o_r_t_e_x___l_l___e_f___m_c_u___i_n_f_o}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{UTILS}{\pageref{group___u_t_i_l_s___l_l}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{UTILS Private Constants}{\pageref{group___u_t_i_l_s___l_l___private___constants}}{}
\item \contentsline{section}{UTILS Private Macros}{\pageref{group___u_t_i_l_s___l_l___private___macros}}{}
\item \contentsline{section}{UTILS Exported structures}{\pageref{group___u_t_i_l_s___l_l___e_s___i_n_i_t}}{}
\item \contentsline{section}{UTILS Exported Constants}{\pageref{group___u_t_i_l_s___l_l___exported___constants}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{HSE Bypass activation}{\pageref{group___u_t_i_l_s___e_c___h_s_e___b_y_p_a_s_s}}{}
\item \contentsline{section}{PACKAGE TYPE}{\pageref{group___u_t_i_l_s___e_c___p_a_c_k_a_g_e_t_y_p_e}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UTILS Exported Functions}{\pageref{group___u_t_i_l_s___l_l___exported___functions}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{DEVICE ELECTRONIC SIGNATURE}{\pageref{group___u_t_i_l_s___e_f___d_e_v_i_c_e___e_l_e_c_t_r_o_n_i_c___s_i_g_n_a_t_u_r_e}}{}
\item \contentsline{section}{DELAY}{\pageref{group___u_t_i_l_s___l_l___e_f___d_e_l_a_y}}{}
\item \contentsline{section}{SYSTEM}{\pageref{group___u_t_i_l_s___e_f___s_y_s_t_e_m}}{}
\end{DoxyCompactList}
\item \contentsline{section}{UTILS Private functions}{\pageref{group___u_t_i_l_s___l_l___private___functions}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{STM32\+F4xx\+\_\+\+LL\+\_\+\+USB\+\_\+\+DRIVER}{\pageref{group___s_t_m32_f4xx___l_l___u_s_b___d_r_i_v_e_r}}{}
\end{DoxyCompactList}
