#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008c9410 .scope module, "buffer" "buffer" 2 139;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o00000000008c9778 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bff80_0 name=_s0
o00000000008c97a8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000008bfa80_0 .net "enable", 0 0, o00000000008c97a8;  0 drivers
o00000000008c97d8 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000000008be900_0 .net "in", 3 0, o00000000008c97d8;  0 drivers
v00000000008beea0_0 .net "out", 3 0, L_0000000000911830;  1 drivers
L_0000000000911830 .functor MUXZ 4, o00000000008c9778, o00000000008c97d8, o00000000008c97a8, C4<>;
S_0000000000893d80 .scope module, "testbench" "testbench" 3 2;
 .timescale 0 0;
v0000000000911510_0 .net "FF_out", 3 0, v00000000008c0020_0;  1 drivers
v0000000000911e70_0 .net "PC", 11 0, v00000000008be720_0;  1 drivers
v0000000000911b50_0 .net "accu", 3 0, v00000000008bf260_0;  1 drivers
v0000000000911d30_0 .net "address_RAM", 11 0, L_0000000000912050;  1 drivers
v00000000009111f0_0 .net "c_flag", 0 0, L_0000000000910cf0;  1 drivers
v00000000009110b0_0 .var "clock", 0 0;
RS_00000000008c9958 .resolv tri, L_0000000000911150, L_0000000000910a70, L_0000000000914aa0, L_0000000000915540;
v0000000000910890_0 .net8 "data_bus", 3 0, RS_00000000008c9958;  4 drivers
v0000000000911a10_0 .net "instr", 3 0, v000000000090f330_0;  1 drivers
v00000000009118d0_0 .net "oprnd", 3 0, v000000000090fa10_0;  1 drivers
v00000000009120f0_0 .net "phase", 0 0, v000000000090f470_0;  1 drivers
v0000000000911fb0_0 .net "program_byte", 7 0, L_0000000000913df0;  1 drivers
v0000000000910930_0 .var "pushbuttons", 3 0;
v00000000009115b0_0 .var "reset", 0 0;
v0000000000912370_0 .net "z_flag", 0 0, L_0000000000911650;  1 drivers
S_0000000000893f10 .scope module, "uPmodule" "uP" 3 10, 2 185 0, S_0000000000893d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "pushbuttons";
    .port_info 3 /OUTPUT 1 "phase";
    .port_info 4 /OUTPUT 1 "c_flag";
    .port_info 5 /OUTPUT 1 "z_flag";
    .port_info 6 /OUTPUT 4 "instr";
    .port_info 7 /OUTPUT 4 "oprnd";
    .port_info 8 /OUTPUT 4 "data_bus";
    .port_info 9 /OUTPUT 4 "FF_out";
    .port_info 10 /OUTPUT 4 "accu";
    .port_info 11 /OUTPUT 8 "program_byte";
    .port_info 12 /OUTPUT 12 "PC";
    .port_info 13 /OUTPUT 12 "address_RAM";
L_0000000000890840 .functor NOT 1, v000000000090f470_0, C4<0>, C4<0>, C4<0>;
v000000000090f8d0_0 .net "FF_out", 3 0, v00000000008c0020_0;  alias, 1 drivers
v000000000090f830_0 .net "PC", 11 0, v00000000008be720_0;  alias, 1 drivers
v000000000090ec50_0 .net "S", 2 0, L_0000000000912410;  1 drivers
v000000000090e570_0 .net "accu", 3 0, v00000000008bf260_0;  alias, 1 drivers
v000000000090ecf0_0 .net "address_RAM", 11 0, L_0000000000912050;  alias, 1 drivers
v000000000090fb50_0 .net "c_bandera", 0 0, v00000000008716e0_0;  1 drivers
v000000000090fbf0_0 .net "c_flag", 0 0, L_0000000000910cf0;  alias, 1 drivers
v000000000090e070_0 .net "clock", 0 0, v00000000009110b0_0;  1 drivers
v000000000090fc90_0 .net "csRAM", 0 0, L_0000000000910e30;  1 drivers
v000000000090e610_0 .net8 "data_bus", 3 0, RS_00000000008c9958;  alias, 4 drivers
v000000000090fdd0_0 .net "incPC", 0 0, L_0000000000911c90;  1 drivers
v000000000090fe70_0 .net "instr", 3 0, v000000000090f330_0;  alias, 1 drivers
v000000000090ff10_0 .net "loadA", 0 0, L_0000000000910f70;  1 drivers
v000000000090e110_0 .net "loadFlags", 0 0, L_0000000000911bf0;  1 drivers
v000000000090e2f0_0 .net "loadOut", 0 0, L_00000000009125f0;  1 drivers
v000000000090e890_0 .net "loadPC", 0 0, L_0000000000911790;  1 drivers
v00000000009122d0_0 .net "oeALU", 0 0, L_0000000000912730;  1 drivers
v0000000000910ed0_0 .net "oeIN", 0 0, L_00000000009124b0;  1 drivers
v0000000000911970_0 .net "oeOprnd", 0 0, L_0000000000910bb0;  1 drivers
v0000000000911010_0 .net "oprnd", 3 0, v000000000090fa10_0;  alias, 1 drivers
v0000000000911330_0 .net "out_ALU", 3 0, v0000000000871780_0;  1 drivers
v0000000000912230_0 .net "phase", 0 0, v000000000090f470_0;  alias, 1 drivers
v0000000000911f10_0 .net "program_byte", 7 0, L_0000000000913df0;  alias, 1 drivers
v00000000009113d0_0 .net "pushbuttons", 3 0, v0000000000910930_0;  1 drivers
v0000000000910b10_0 .net "reset", 0 0, v00000000009115b0_0;  1 drivers
v0000000000912550_0 .net "weRAM", 0 0, L_0000000000911dd0;  1 drivers
v0000000000912690_0 .net "z_bandera", 0 0, L_0000000000910d90;  1 drivers
v0000000000912190_0 .net "z_flag", 0 0, L_0000000000911650;  alias, 1 drivers
L_0000000000912050 .concat [ 8 4 0 0], L_0000000000913df0, v000000000090fa10_0;
L_0000000000911470 .concat [ 1 1 0 0], L_0000000000910d90, v00000000008716e0_0;
L_0000000000910cf0 .part v000000000090f3d0_0, 1, 1;
L_0000000000911650 .part v000000000090f3d0_0, 0, 1;
L_00000000009116f0 .concat [ 1 1 1 4], v000000000090f470_0, L_0000000000911650, L_0000000000910cf0, v000000000090f330_0;
L_0000000000911c90 .part v000000000090ed90_0, 12, 1;
L_0000000000911790 .part v000000000090ed90_0, 11, 1;
L_0000000000910f70 .part v000000000090ed90_0, 10, 1;
L_0000000000911bf0 .part v000000000090ed90_0, 9, 1;
L_0000000000912410 .part v000000000090ed90_0, 6, 3;
L_0000000000910e30 .part v000000000090ed90_0, 5, 1;
L_0000000000911dd0 .part v000000000090ed90_0, 4, 1;
L_0000000000912730 .part v000000000090ed90_0, 3, 1;
L_00000000009124b0 .part v000000000090ed90_0, 2, 1;
L_0000000000910bb0 .part v000000000090ed90_0, 1, 1;
L_00000000009125f0 .part v000000000090ed90_0, 0, 1;
S_000000000088bf40 .scope module, "B1" "BUS_DRIVER1" 2 193, 2 32 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o00000000008c98c8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bfb20_0 name=_s0
v00000000008bf440_0 .net "enable", 0 0, L_0000000000910bb0;  alias, 1 drivers
v00000000008c0340_0 .net "in", 3 0, v000000000090fa10_0;  alias, 1 drivers
v00000000008bfbc0_0 .net8 "out", 3 0, RS_00000000008c9958;  alias, 4 drivers
L_0000000000911150 .functor MUXZ 4, o00000000008c98c8, v000000000090fa10_0, L_0000000000910bb0, C4<>;
S_000000000088c0d0 .scope module, "B2" "BUS_DRIVER2" 2 200, 2 40 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o00000000008c9a18 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bf080_0 name=_s0
v00000000008c03e0_0 .net "enable", 0 0, L_0000000000912730;  alias, 1 drivers
v00000000008bea40_0 .net "in", 3 0, v0000000000871780_0;  alias, 1 drivers
v00000000008bfee0_0 .net8 "out", 3 0, RS_00000000008c9958;  alias, 4 drivers
L_0000000000914aa0 .functor MUXZ 4, o00000000008c9a18, v0000000000871780_0, L_0000000000912730, C4<>;
S_0000000000883290 .scope module, "IN" "INPUTS" 2 201, 2 36 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 4 "out";
o00000000008c9b38 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000008bef40_0 name=_s0
v00000000008bf8a0_0 .net "enable", 0 0, L_00000000009124b0;  alias, 1 drivers
v00000000008bfe40_0 .net "in", 3 0, v0000000000910930_0;  alias, 1 drivers
v00000000008beae0_0 .net8 "out", 3 0, RS_00000000008c9958;  alias, 4 drivers
L_0000000000915540 .functor MUXZ 4, o00000000008c9b38, v0000000000910930_0, L_00000000009124b0, C4<>;
S_0000000000883420 .scope module, "OUT" "OUTPUTS" 2 202, 2 154 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v00000000008bec20_0 .net8 "D", 3 0, RS_00000000008c9958;  alias, 4 drivers
v00000000008c0020_0 .var "Q", 3 0;
v00000000008bf120_0 .net "clock", 0 0, v00000000009110b0_0;  alias, 1 drivers
v00000000008c00c0_0 .net "en", 0 0, L_00000000009125f0;  alias, 1 drivers
v00000000008be5e0_0 .net "reset", 0 0, v00000000009115b0_0;  alias, 1 drivers
E_00000000008b97e0 .event posedge, v00000000008be5e0_0, v00000000008bf120_0;
S_00000000001acee0 .scope module, "ProgramC" "PC" 2 191, 2 95 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 12 "load_1";
    .port_info 5 /OUTPUT 12 "count";
v00000000008bf1c0_0 .net "clock", 0 0, v00000000009110b0_0;  alias, 1 drivers
v00000000008be720_0 .var "count", 11 0;
v00000000008bf3a0_0 .net "en", 0 0, L_0000000000911c90;  alias, 1 drivers
v00000000008bf4e0_0 .net "load", 0 0, L_0000000000911790;  alias, 1 drivers
v00000000008be860_0 .net "load_1", 11 0, L_0000000000912050;  alias, 1 drivers
v00000000008bf620_0 .net "reset", 0 0, v00000000009115b0_0;  alias, 1 drivers
S_00000000001ad070 .scope module, "accumulador" "ACCU" 2 198, 2 143 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
v00000000008be680_0 .net "D", 3 0, v0000000000871780_0;  alias, 1 drivers
v00000000008bf260_0 .var "Q", 3 0;
v00000000008bf6c0_0 .net "clock", 0 0, v00000000009110b0_0;  alias, 1 drivers
v00000000008beb80_0 .net "en", 0 0, L_0000000000910f70;  alias, 1 drivers
v00000000008becc0_0 .net "reset", 0 0, v00000000009115b0_0;  alias, 1 drivers
E_00000000008b9a60/0 .event edge, v00000000008beb80_0;
E_00000000008b9a60/1 .event posedge, v00000000008be5e0_0, v00000000008bf120_0;
E_00000000008b9a60 .event/or E_00000000008b9a60/0, E_00000000008b9a60/1;
S_0000000000880c90 .scope module, "alu" "ALU" 2 199, 2 165 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "s";
    .port_info 3 /OUTPUT 4 "OUT";
    .port_info 4 /OUTPUT 1 "C";
    .port_info 5 /OUTPUT 1 "Zero";
v00000000008bf760_0 .net "A", 3 0, v00000000008bf260_0;  alias, 1 drivers
v0000000000871dc0_0 .net8 "B", 3 0, RS_00000000008c9958;  alias, 4 drivers
v00000000008716e0_0 .var "C", 0 0;
v0000000000871780_0 .var "OUT", 3 0;
v00000000008718c0_0 .net "Zero", 0 0, L_0000000000910d90;  alias, 1 drivers
L_00000000010300d0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000000000871960_0 .net/2u *"_s0", 3 0, L_00000000010300d0;  1 drivers
v0000000000872400_0 .net *"_s2", 0 0, L_0000000000910c50;  1 drivers
L_0000000001030118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000000000090ea70_0 .net/2u *"_s4", 0 0, L_0000000001030118;  1 drivers
L_0000000001030160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000000000090ee30_0 .net/2u *"_s6", 0 0, L_0000000001030160;  1 drivers
v000000000090e930_0 .net "s", 2 0, L_0000000000912410;  alias, 1 drivers
E_00000000008b9be0 .event edge, v000000000090e930_0, v00000000008bf260_0, v00000000008bfbc0_0;
L_0000000000910c50 .cmp/eq 4, v0000000000871780_0, L_00000000010300d0;
L_0000000000910d90 .functor MUXZ 1, L_0000000001030160, L_0000000001030118, L_0000000000910c50, C4<>;
S_0000000000880e20 .scope module, "decode" "DECODE" 2 196, 2 44 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "INPUT";
    .port_info 1 /OUTPUT 13 "OUTPUT";
v000000000090e250_0 .net "INPUT", 6 0, L_00000000009116f0;  1 drivers
v000000000090ed90_0 .var "OUTPUT", 12 0;
E_00000000008b9c20 .event edge, v000000000090e250_0;
S_000000000088f450 .scope module, "fetch" "FETCH" 2 190, 2 117 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 4 "instr";
    .port_info 5 /OUTPUT 4 "operand";
v000000000090e9d0_0 .net "D", 7 0, L_0000000000913df0;  alias, 1 drivers
v000000000090eb10_0 .net "clock", 0 0, v00000000009110b0_0;  alias, 1 drivers
v000000000090f010_0 .net "en", 0 0, L_0000000000890840;  1 drivers
v000000000090f330_0 .var "instr", 3 0;
v000000000090fa10_0 .var "operand", 3 0;
v000000000090ebb0_0 .net "reset", 0 0, v00000000009115b0_0;  alias, 1 drivers
S_000000000088f5e0 .scope module, "flags" "FLAGS" 2 194, 2 128 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "D";
    .port_info 4 /OUTPUT 2 "Q";
v000000000090f970_0 .net "D", 1 0, L_0000000000911470;  1 drivers
v000000000090f3d0_0 .var "Q", 1 0;
v000000000090e390_0 .net "clock", 0 0, v00000000009110b0_0;  alias, 1 drivers
v000000000090e7f0_0 .net "en", 0 0, L_0000000000911bf0;  alias, 1 drivers
v000000000090e1b0_0 .net "reset", 0 0, v00000000009115b0_0;  alias, 1 drivers
S_0000000000878140 .scope module, "phse" "PHASE" 2 195, 2 21 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "Q";
v000000000090f470_0 .var "Q", 0 0;
v000000000090eed0_0 .net "clock", 0 0, v00000000009110b0_0;  alias, 1 drivers
v000000000090e6b0_0 .net "reset", 0 0, v00000000009115b0_0;  alias, 1 drivers
S_00000000008782d0 .scope module, "ram" "RAM" 2 197, 2 2 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "cs";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 12 "address";
    .port_info 3 /INOUT 4 "data";
L_0000000000914560 .functor AND 1, L_0000000000910e30, L_00000000009109d0, C4<1>, C4<1>;
v000000000090f6f0_0 .net *"_s1", 0 0, L_00000000009109d0;  1 drivers
v000000000090f150_0 .net *"_s2", 0 0, L_0000000000914560;  1 drivers
o00000000008ca8b8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v000000000090f5b0_0 name=_s4
v000000000090f650_0 .net "address", 11 0, L_0000000000912050;  alias, 1 drivers
v000000000090fab0_0 .net "cs", 0 0, L_0000000000910e30;  alias, 1 drivers
v000000000090e430_0 .net8 "data", 3 0, RS_00000000008c9958;  alias, 4 drivers
v000000000090f0b0_0 .var "data_out", 3 0;
v000000000090ef70 .array "ram", 4095 0, 3 0;
v000000000090f1f0_0 .net "wen", 0 0, L_0000000000911dd0;  alias, 1 drivers
E_00000000008b9d60 .event edge, v000000000090fab0_0, v00000000008be860_0;
E_00000000008b95e0 .event edge, v000000000090f1f0_0, v000000000090fab0_0, v00000000008bfbc0_0, v00000000008be860_0;
L_00000000009109d0 .reduce/nor L_0000000000911dd0;
L_0000000000910a70 .functor MUXZ 4, o00000000008ca8b8, v000000000090f0b0_0, L_0000000000914560, C4<>;
S_00000000008892f0 .scope module, "rom" "ROM" 2 192, 2 109 0, S_0000000000893f10;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address";
    .port_info 1 /OUTPUT 8 "palabra";
L_0000000000913df0 .functor BUFZ 8, L_0000000000911290, C4<00000000>, C4<00000000>, C4<00000000>;
v000000000090f510_0 .net *"_s0", 7 0, L_0000000000911290;  1 drivers
v000000000090fd30_0 .net *"_s2", 13 0, L_0000000000911ab0;  1 drivers
L_0000000001030088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000090f790_0 .net *"_s5", 1 0, L_0000000001030088;  1 drivers
v000000000090f290_0 .net "address", 11 0, v00000000008be720_0;  alias, 1 drivers
v000000000090e4d0 .array "array", 4095 0, 7 0;
v000000000090e750_0 .net "palabra", 7 0, L_0000000000913df0;  alias, 1 drivers
L_0000000000911290 .array/port v000000000090e4d0, L_0000000000911ab0;
L_0000000000911ab0 .concat [ 12 2 0 0], v00000000008be720_0, L_0000000001030088;
    .scope S_000000000088f450;
T_0 ;
    %wait E_00000000008b97e0;
    %load/vec4 v000000000090ebb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %split/vec4 4;
    %assign/vec4 v000000000090fa10_0, 0;
    %assign/vec4 v000000000090f330_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000090f010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000000000090e9d0_0;
    %split/vec4 4;
    %assign/vec4 v000000000090fa10_0, 0;
    %assign/vec4 v000000000090f330_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000001acee0;
T_1 ;
    %wait E_00000000008b97e0;
    %load/vec4 v00000000008bf620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v00000000008be720_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000008bf4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000000008be860_0;
    %assign/vec4 v00000000008be720_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v00000000008bf3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v00000000008be720_0;
    %addi 1, 0, 12;
    %assign/vec4 v00000000008be720_0, 0;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008892f0;
T_2 ;
    %vpi_call 2 112 "$readmemh", "ROM_proyecto.list", v000000000090e4d0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000000000088f5e0;
T_3 ;
    %wait E_00000000008b97e0;
    %load/vec4 v000000000090e1b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000090f3d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000000000090e7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000000000090f970_0;
    %assign/vec4 v000000000090f3d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000878140;
T_4 ;
    %wait E_00000000008b97e0;
    %load/vec4 v000000000090e6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000090f470_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000000000090f470_0;
    %inv;
    %assign/vec4 v000000000090f470_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000000880e20;
T_5 ;
    %wait E_00000000008b9c20;
    %load/vec4 v000000000090e250_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_5.0, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_5.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_5.2, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_5.3, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_5.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_5.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_5.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_5.10, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_5.11, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_5.12, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_5.13, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_5.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_5.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_5.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_5.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_5.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_5.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_5.20, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.0 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.1 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.2 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.3 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.4 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.5 ;
    %pushi/vec4 578, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.6 ;
    %pushi/vec4 4704, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.7 ;
    %pushi/vec4 1666, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.8 ;
    %pushi/vec4 1668, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.9 ;
    %pushi/vec4 5792, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.10 ;
    %pushi/vec4 4152, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.11 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.12 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 4104, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 1730, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 5856, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 2056, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 9, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1794, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 5920, 0, 13;
    %assign/vec4 v000000000090ed90_0, 0;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000008782d0;
T_6 ;
    %wait E_00000000008b95e0;
    %load/vec4 v000000000090fab0_0;
    %load/vec4 v000000000090f1f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000000000090e430_0;
    %load/vec4 v000000000090f650_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v000000000090ef70, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008782d0;
T_7 ;
    %wait E_00000000008b9d60;
    %load/vec4 v000000000090fab0_0;
    %load/vec4 v000000000090f1f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000000000090f650_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000000000090ef70, 4;
    %store/vec4 v000000000090f0b0_0, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000001ad070;
T_8 ;
    %wait E_00000000008b9a60;
    %load/vec4 v00000000008becc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008bf260_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000008beb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000008be680_0;
    %assign/vec4 v00000000008bf260_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000880c90;
T_9 ;
    %wait E_00000000008b9be0;
    %load/vec4 v000000000090e930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 5;
    %split/vec4 4;
    %assign/vec4 v0000000000871780_0, 0;
    %assign/vec4 v00000000008716e0_0, 0;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v00000000008bf760_0;
    %pad/u 5;
    %split/vec4 4;
    %assign/vec4 v0000000000871780_0, 0;
    %assign/vec4 v00000000008716e0_0, 0;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v00000000008bf760_0;
    %pad/u 5;
    %load/vec4 v0000000000871dc0_0;
    %pad/u 5;
    %sub;
    %split/vec4 4;
    %assign/vec4 v0000000000871780_0, 0;
    %assign/vec4 v00000000008716e0_0, 0;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0000000000871dc0_0;
    %pad/u 5;
    %split/vec4 4;
    %assign/vec4 v0000000000871780_0, 0;
    %assign/vec4 v00000000008716e0_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v00000000008bf760_0;
    %pad/u 5;
    %load/vec4 v0000000000871dc0_0;
    %pad/u 5;
    %add;
    %split/vec4 4;
    %assign/vec4 v0000000000871780_0, 0;
    %assign/vec4 v00000000008716e0_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v00000000008bf760_0;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000000000871dc0_0;
    %concat/vec4; draw_concat_vec4
    %and;
    %inv;
    %split/vec4 4;
    %assign/vec4 v0000000000871780_0, 0;
    %assign/vec4 v00000000008716e0_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000883420;
T_10 ;
    %wait E_00000000008b97e0;
    %load/vec4 v00000000008be5e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008c0020_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000008c00c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v00000000008bec20_0;
    %assign/vec4 v00000000008c0020_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000893d80;
T_11 ;
    %delay 5, 0;
    %load/vec4 v00000000009110b0_0;
    %inv;
    %assign/vec4 v00000000009110b0_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000893d80;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009110b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009115b0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000000910930_0, 0, 4;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000009115b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000009115b0_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0000000000893d80;
T_13 ;
    %delay 1000, 0;
    %vpi_call 3 21 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0000000000893d80;
T_14 ;
    %vpi_call 3 23 "$dumpfile", "Proyecto2.vcd" {0 0 0};
    %vpi_call 3 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000893d80 {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "./Proyecto2.v";
    "Proyecto2_tb.v";
