#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Tue Dec 13 16:18:56 2016
# Process ID: 484
# Current directory: D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1
# Command line: vivado.exe -log d_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source d_wrapper.tcl -notrace
# Log file: D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper.vdi
# Journal file: D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source d_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3.dcp' for cell 'd_i/QSPI_FLASH'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0.dcp' for cell 'd_i/SPI_M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0.dcp' for cell 'd_i/SPI_S'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_1_0/d_axi_gpio_1_0.dcp' for cell 'd_i/adc_control'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_adc_io_0_0/d_adc_io_0_0.dcp' for cell 'd_i/adc_io_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_emc_0_0/d_axi_emc_0_0.dcp' for cell 'd_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_0_0/d_axi_gpio_0_0.dcp' for cell 'd_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0.dcp' for cell 'd_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.dcp' for cell 'd_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_mdm_1_0/d_mdm_1_0.dcp' for cell 'd_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_microblaze_0_0/d_microblaze_0_0.dcp' for cell 'd_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0.dcp' for cell 'd_i/rst_clk_wiz_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_xbar_0/d_xbar_0.dcp' for cell 'd_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_xbar_1/d_xbar_1.dcp' for cell 'd_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_dlmb_bram_if_cntlr_0/d_dlmb_bram_if_cntlr_0.dcp' for cell 'd_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_dlmb_v10_0/d_dlmb_v10_0.dcp' for cell 'd_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_ilmb_bram_if_cntlr_0/d_ilmb_bram_if_cntlr_0.dcp' for cell 'd_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_ilmb_v10_0/d_ilmb_v10_0.dcp' for cell 'd_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_lmb_bram_0/d_lmb_bram_0.dcp' for cell 'd_i/microblaze_0_local_memory/lmb_bram'
INFO: [Netlist 29-17] Analyzing 217 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/QSPI_FLASH/io0_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_20/d_axi_quad_spi_0_2.edf:34391]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/QSPI_FLASH/io1_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_20/d_axi_quad_spi_0_2.edf:34408]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/QSPI_FLASH/io2_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_20/d_axi_quad_spi_0_2.edf:34425]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/QSPI_FLASH/io3_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_20/d_axi_quad_spi_0_2.edf:34442]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/QSPI_FLASH/ss_t' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_20/d_axi_quad_spi_0_2.edf:34519]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37356]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[10]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37426]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[11]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37433]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[12]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37440]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[13]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37447]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[14]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37454]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[15]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37461]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[16]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37468]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[17]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37475]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[18]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37482]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37363]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37370]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37377]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37384]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37391]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37398]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37405]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[8]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37412]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_a[9]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37419]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_cen[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37567]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37657]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[1]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37664]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[2]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37671]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[3]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37678]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[4]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37685]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[5]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37692]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[6]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37699]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_dq_t[7]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37706]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_oen[0]' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37714]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_emc_0/mem_wen' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_11/d_axi_emc_0_0.edf:37261]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_uartlite_0/rx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_12/d_axi_uartlite_0_0.edf:7803]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/axi_uartlite_0/tx' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_12/d_axi_uartlite_0_0.edf:7870]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/clk_wiz_0/reset' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_3/d_clk_wiz_0_0.edf:339]
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'd_i/rst_clk_wiz_0_100M/ext_reset_in' is not directly connected to top level port. 'IOSTANDARD' is ignored by Vivado but preserved for implementation tool. [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/.Xil/Vivado-484-Baldr/dcp_10/d_rst_clk_wiz_0_100M_0.edf:1541]
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_microblaze_0_0/d_microblaze_0_0.xdc] for cell 'd_i/microblaze_0/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_microblaze_0_0/d_microblaze_0_0.xdc] for cell 'd_i/microblaze_0/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0_board.xdc] for cell 'd_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0_board.xdc] for cell 'd_i/clk_wiz_0/inst'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.xdc] for cell 'd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1083.762 ; gain = 511.902
WARNING: [Vivado 12-2489] -input_jitter contains time 0.833330 which will be rounded to 0.833 to ensure it is an integer multiple of 1 picosecond [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.xdc] for cell 'd_i/clk_wiz_0/inst'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_dlmb_v10_0/d_dlmb_v10_0.xdc] for cell 'd_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_dlmb_v10_0/d_dlmb_v10_0.xdc] for cell 'd_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_ilmb_v10_0/d_ilmb_v10_0.xdc] for cell 'd_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_ilmb_v10_0/d_ilmb_v10_0.xdc] for cell 'd_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_mdm_1_0/d_mdm_1_0.xdc] for cell 'd_i/mdm_1/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_mdm_1_0/d_mdm_1_0.xdc] for cell 'd_i/mdm_1/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0_board.xdc] for cell 'd_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0_board.xdc] for cell 'd_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0.xdc] for cell 'd_i/rst_clk_wiz_0_100M/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0.xdc] for cell 'd_i/rst_clk_wiz_0_100M/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_emc_0_0/d_axi_emc_0_0_board.xdc] for cell 'd_i/axi_emc_0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_emc_0_0/d_axi_emc_0_0_board.xdc] for cell 'd_i/axi_emc_0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_emc_0_0/d_axi_emc_0_0.xdc] for cell 'd_i/axi_emc_0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_emc_0_0/d_axi_emc_0_0.xdc] for cell 'd_i/axi_emc_0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0_board.xdc] for cell 'd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0_board.xdc] for cell 'd_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0.xdc] for cell 'd_i/axi_uartlite_0/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0.xdc] for cell 'd_i/axi_uartlite_0/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_0_0/d_axi_gpio_0_0_board.xdc] for cell 'd_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_0_0/d_axi_gpio_0_0_board.xdc] for cell 'd_i/axi_gpio_0/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_0_0/d_axi_gpio_0_0.xdc] for cell 'd_i/axi_gpio_0/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_0_0/d_axi_gpio_0_0.xdc] for cell 'd_i/axi_gpio_0/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0_board.xdc] for cell 'd_i/SPI_S/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0_board.xdc] for cell 'd_i/SPI_S/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0.xdc] for cell 'd_i/SPI_S/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0.xdc] for cell 'd_i/SPI_S/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0_board.xdc] for cell 'd_i/SPI_M/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0_board.xdc] for cell 'd_i/SPI_M/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0.xdc] for cell 'd_i/SPI_M/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0.xdc] for cell 'd_i/SPI_M/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_1_0/d_axi_gpio_1_0_board.xdc] for cell 'd_i/adc_control/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_1_0/d_axi_gpio_1_0_board.xdc] for cell 'd_i/adc_control/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_1_0/d_axi_gpio_1_0.xdc] for cell 'd_i/adc_control/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_1_0/d_axi_gpio_1_0.xdc] for cell 'd_i/adc_control/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3_board.xdc] for cell 'd_i/QSPI_FLASH/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3_board.xdc] for cell 'd_i/QSPI_FLASH/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3.xdc] for cell 'd_i/QSPI_FLASH/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3.xdc] for cell 'd_i/QSPI_FLASH/U0'
Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_microblaze_0_0/d_microblaze_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_clk_wiz_0_0/d_clk_wiz_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_dlmb_v10_0/d_dlmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_ilmb_v10_0/d_ilmb_v10_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_dlmb_bram_if_cntlr_0/d_dlmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_ilmb_bram_if_cntlr_0/d_ilmb_bram_if_cntlr_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_lmb_bram_0/d_lmb_bram_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_mdm_1_0/d_mdm_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_rst_clk_wiz_0_100M_0/d_rst_clk_wiz_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_emc_0_0/d_axi_emc_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_uartlite_0_0/d_axi_uartlite_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_xbar_0/d_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_0_0/d_axi_gpio_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_xbar_1/d_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_gpio_1_0/d_axi_gpio_1_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3.dcp'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0_clocks.xdc] for cell 'd_i/SPI_S/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_0/d_axi_quad_spi_0_0_clocks.xdc] for cell 'd_i/SPI_S/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0_clocks.xdc] for cell 'd_i/SPI_M/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_1_0/d_axi_quad_spi_1_0_clocks.xdc] for cell 'd_i/SPI_M/U0'
Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3_clocks.xdc] for cell 'd_i/QSPI_FLASH/U0'
Finished Parsing XDC File [d:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.srcs/sources_1/bd/d/ip/d_axi_quad_spi_0_3/d_axi_quad_spi_0_3_clocks.xdc] for cell 'd_i/QSPI_FLASH/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'd_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.sdk/adc/Debug/adc.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 137 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 13 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 64 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 28 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

link_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.465 ; gain = 829.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.503 . Memory (MB): peak = 1085.465 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 2131444b4

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 6 inverter(s) to 25 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1f0c69a8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.612 . Memory (MB): peak = 1085.465 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 3 load pin(s).
INFO: [Opt 31-10] Eliminated 523 cells.
Phase 2 Constant propagation | Checksum: 1f3d63bae

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1085.465 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2089 unconnected nets.
INFO: [Opt 31-11] Eliminated 1208 unconnected cells.
Phase 3 Sweep | Checksum: 20733b424

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.465 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 2a83df152

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1085.465 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1085.465 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2a83df152

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1085.465 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: 2827a75e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1269.719 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2827a75e3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1269.719 ; gain = 184.254
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1269.719 ; gain = 184.254
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper_opt.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e32812aa

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: e6cac067

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: e6cac067

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e6cac067

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b2a89f5d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b2a89f5d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f6d5557

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 158b35146

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ef5052ab

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1e28306af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1c1602baf

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 6a15a6d5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10083e215

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10083e215

Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1625a5577

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1625a5577

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.343. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fd358202

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: fd358202

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fd358202

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fd358202

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: f632f199

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f632f199

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000
Ending Placer Task | Checksum: f282c7b7

Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 1269.719 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.490 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1269.719 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1269.719 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1269.719 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a15t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: c7fb15a3 ConstDB: 0 ShapeSum: 2a87b214 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15b05f2ab

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15b05f2ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15b05f2ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15b05f2ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1269.719 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 11caf8b65

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=-0.283 | THS=-140.300|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 108145bcf

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.447  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 159f31aee

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 2 Router Initialization | Checksum: 131447fb9

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 14e18d99f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 786
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 15d410cdf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.778  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 195ccbc71

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 154da60a7

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.778  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18345f54a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 18345f54a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18345f54a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18345f54a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 18345f54a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17b769722

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.857  | TNS=0.000  | WHS=-0.008 | THS=-0.032 |

Phase 6.1 Hold Fix Iter | Checksum: 20cd827c1

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.719 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 26da01c0e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.30519 %
  Global Horizontal Routing Utilization  = 2.72553 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24ef95ec3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24ef95ec3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 215f25dc4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1269.719 ; gain = 0.000

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 237e1f680

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.857  | TNS=0.000  | WHS=0.050  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 237e1f680

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1269.719 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:24 . Memory (MB): peak = 1269.719 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.642 . Memory (MB): peak = 1269.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper_routed.dcp' has been generated.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Nora/cmod_a7_projects/microblaze_new/microblaze_new.runs/impl_1/d_wrapper_methodology_drc_routed.rpt.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
Command: report_power -file d_wrapper_power_routed.rpt -pb d_wrapper_power_summary_routed.pb -rpx d_wrapper_power_routed.rpx
INFO: [Power 33-23] Power model is not available for STARTUP_7SERIES_GEN.STARTUP2_7SERIES_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 42 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 16:20:19 2016...
