{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 19 21:01:57 2023 " "Info: Processing started: Sun Feb 19 21:01:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EightBitALU -c EightBitALU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off EightBitALU -c EightBitALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "EightBitALU EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design EightBitALU" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 159 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 160 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 161 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "29 29 " "Critical Warning: No exact pin location assignment(s) for 29 pins of 29 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cout " "Info: Pin Cout not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Cout } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 40 560 736 56 "Cout" "" } { 352 968 1000 368 "Cout" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 108 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[7\] " "Info: Pin R\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[7] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 100 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[6\] " "Info: Pin R\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[6] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 101 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[5\] " "Info: Pin R\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[5] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 102 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[4\] " "Info: Pin R\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[4] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 103 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[3\] " "Info: Pin R\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[3] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 104 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[2\] " "Info: Pin R\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[2] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 105 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[1\] " "Info: Pin R\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[1] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 106 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R\[0\] " "Info: Pin R\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { R[0] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 8 560 736 24 "R\[7..0\]" "" } { 208 264 296 224 "R\[0\]" "" } { 208 496 528 224 "R\[1\]" "" } { 208 744 776 224 "R\[2\]" "" } { 208 984 1016 224 "R\[3\]" "" } { 368 264 296 384 "R\[4\]" "" } { 368 496 528 384 "R\[5\]" "" } { 368 744 776 384 "R\[6\]" "" } { 368 968 1000 384 "R\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 107 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Binvert " "Info: Pin Binvert not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Binvert } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 120 144 312 136 "Binvert" "" } { 240 112 155 256 "Binvert" "" } { 240 344 387 256 "Binvert" "" } { 240 592 635 256 "Binvert" "" } { 240 832 875 256 "Binvert" "" } { 400 112 155 416 "Binvert" "" } { 400 344 387 416 "Binvert" "" } { 400 592 635 416 "Binvert" "" } { 400 816 859 416 "Binvert" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Binvert } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 110 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[7] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 90 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[7] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 82 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[6] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 91 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[6] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 83 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[5] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 92 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[5] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 84 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[4] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 93 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[4] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 85 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[3] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 94 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[3] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 86 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[2] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 95 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[2] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 87 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[1] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 96 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[1] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 88 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { B[0] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 24 144 312 40 "B\[7..0\]" "" } { 208 112 144 224 "B\[0\]" "" } { 208 344 376 224 "B\[1\]" "" } { 208 592 624 224 "B\[2\]" "" } { 208 832 864 224 "B\[3\]" "" } { 368 112 144 384 "B\[4\]" "" } { 368 344 376 384 "B\[5\]" "" } { 368 592 624 384 "B\[6\]" "" } { 368 816 848 384 "B\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 97 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { A[0] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 0 144 312 16 "A\[7..0\]" "" } { 192 112 144 208 "A\[0\]" "" } { 192 344 376 208 "A\[1\]" "" } { 192 592 624 208 "A\[2\]" "" } { 192 832 864 208 "A\[3\]" "" } { 352 112 144 368 "A\[4\]" "" } { 352 344 376 368 "A\[5\]" "" } { 352 592 624 368 "A\[6\]" "" } { 352 816 848 368 "A\[7\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 89 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Cin " "Info: Pin Cin not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Cin } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 56 144 312 72 "Cin" "" } { 224 112 144 240 "Cin" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 109 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[0\] " "Info: Pin OP\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP[0] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 88 144 312 104 "OP\[1..0\]" "" } { 256 112 161 272 "OP\[1..0\]" "" } { 256 344 393 272 "OP\[1..0\]" "" } { 256 592 641 272 "OP\[1..0\]" "" } { 256 832 881 272 "OP\[1..0\]" "" } { 416 112 161 432 "OP\[1..0\]" "" } { 416 344 393 432 "OP\[1..0\]" "" } { 416 592 641 432 "OP\[1..0\]" "" } { 416 816 865 432 "OP\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 99 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OP\[1\] " "Info: Pin OP\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { OP[1] } } } { "EightBitALU.bdf" "" { Schematic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/EightBitALU.bdf" { { 88 144 312 104 "OP\[1..0\]" "" } { 256 112 161 272 "OP\[1..0\]" "" } { 256 344 393 272 "OP\[1..0\]" "" } { 256 592 641 272 "OP\[1..0\]" "" } { 256 832 881 272 "OP\[1..0\]" "" } { 416 112 161 432 "OP\[1..0\]" "" } { 416 344 393 432 "OP\[1..0\]" "" } { 416 592 641 432 "OP\[1..0\]" "" } { 416 816 865 432 "OP\[1..0\]" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/ASUS/Documents/KMITL/CS/EightBitALU/" 0 { } { { 0 { 0 ""} 0 98 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 20 9 0 " "Info: Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 20 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Cout 0 " "Info: Pin \"Cout\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[7\] 0 " "Info: Pin \"R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[6\] 0 " "Info: Pin \"R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[5\] 0 " "Info: Pin \"R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[4\] 0 " "Info: Pin \"R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[3\] 0 " "Info: Pin \"R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[2\] 0 " "Info: Pin \"R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[1\] 0 " "Info: Pin \"R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "R\[0\] 0 " "Info: Pin \"R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 19 21:01:58 2023 " "Info: Processing ended: Sun Feb 19 21:01:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
