git clone --depth 1 --no-tags https://github.com/JiangJHBoyS/1410932020_20220325.git f:/verilog_sva_gh_scraper/data/full_repos/475343247
git clone --depth 1 --no-tags https://github.com/yevzh/CS2306-ArchLabs.git f:/verilog_sva_gh_scraper/data/full_repos/475427866
git clone --depth 1 --no-tags https://github.com/tjarker/patmos_caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/476210945
git clone --depth 1 --no-tags https://github.com/gbvk312/bpdl.git f:/verilog_sva_gh_scraper/data/full_repos/477315597
git clone --depth 1 --no-tags https://github.com/engeeinfo/ram-exp.git f:/verilog_sva_gh_scraper/data/full_repos/477408218
git clone --depth 1 --no-tags https://github.com/Mr-Moore/Nonblocking.git f:/verilog_sva_gh_scraper/data/full_repos/476299514
git clone --depth 1 --no-tags https://github.com/alptugcalik/VerilogLabs.git f:/verilog_sva_gh_scraper/data/full_repos/481359874
git clone --depth 1 --no-tags https://github.com/Gaveroid/ECE09243-Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/481693528
git clone --depth 1 --no-tags https://github.com/MMurphy98/Beluga_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/476561524
git clone --depth 1 --no-tags https://github.com/Can-ga-code/COA_P1.git f:/verilog_sva_gh_scraper/data/full_repos/476825448
git clone --depth 1 --no-tags https://github.com/01fe20bec427/multiplication_by_add.git f:/verilog_sva_gh_scraper/data/full_repos/476616073
git clone --depth 1 --no-tags https://github.com/aMOPel/fomu-trng.git f:/verilog_sva_gh_scraper/data/full_repos/477356535
git clone --depth 1 --no-tags https://github.com/benitoss/ZXUno_Altera.git f:/verilog_sva_gh_scraper/data/full_repos/477915257
git clone --depth 1 --no-tags https://github.com/eozbademci/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/478259245
git clone --depth 1 --no-tags https://github.com/zajaffry/ENG-331.git f:/verilog_sva_gh_scraper/data/full_repos/480211438
git clone --depth 1 --no-tags https://github.com/chaitraalur/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/479278493
git clone --depth 1 --no-tags https://github.com/charan8095181918/upcounter.git f:/verilog_sva_gh_scraper/data/full_repos/477578033
git clone --depth 1 --no-tags https://github.com/echinoislas271/ece527l_lab7.git f:/verilog_sva_gh_scraper/data/full_repos/477563799
git clone --depth 1 --no-tags https://github.com/thinkin9/VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/477533965
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Assignment-1__Parking-system.git f:/verilog_sva_gh_scraper/data/full_repos/477425793
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Memory-modeling.git f:/verilog_sva_gh_scraper/data/full_repos/477421802
git clone --depth 1 --no-tags https://github.com/CatMadSan/C-digo-Tarea-Digital.git f:/verilog_sva_gh_scraper/data/full_repos/477426929
git clone --depth 1 --no-tags https://github.com/srujana-16/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/480901450
git clone --depth 1 --no-tags https://github.com/mattyC7370/verilogFiles.git f:/verilog_sva_gh_scraper/data/full_repos/481004910
git clone --depth 1 --no-tags https://github.com/SeedVGP/RISC_Prathama.git f:/verilog_sva_gh_scraper/data/full_repos/481069643
git clone --depth 1 --no-tags https://github.com/chiro2001/comp-organ-lab.git f:/verilog_sva_gh_scraper/data/full_repos/481490387
git clone --depth 1 --no-tags https://github.com/monber/MIPS-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/481475219
git clone --depth 1 --no-tags https://github.com/charan8095181918/jk-flipflop-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/477596125
git clone --depth 1 --no-tags https://github.com/01fe20bec427/AND_gate.git f:/verilog_sva_gh_scraper/data/full_repos/477788138
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/JK_FF.git f:/verilog_sva_gh_scraper/data/full_repos/477773641
git clone --depth 1 --no-tags https://github.com/nikhilnnaregal/Half-substractor.git f:/verilog_sva_gh_scraper/data/full_repos/477766256
git clone --depth 1 --no-tags https://github.com/01fe19bec163/RAM-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/477972028
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Assignment-2.git f:/verilog_sva_gh_scraper/data/full_repos/477966663
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/Full--Substractor.git f:/verilog_sva_gh_scraper/data/full_repos/478041633
git clone --depth 1 --no-tags https://github.com/nik0809/assignment2.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477597232
git clone --depth 1 --no-tags https://github.com/01fe20bec413/multiplexer.git f:/verilog_sva_gh_scraper/data/full_repos/477647583
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/S-R-Flipflop-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477762708
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/fir_filter.git f:/verilog_sva_gh_scraper/data/full_repos/479617590
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Combinational-Lock.git f:/verilog_sva_gh_scraper/data/full_repos/479932942
git clone --depth 1 --no-tags https://github.com/Venus-Juniors/Flitzip_VenusJuniors.git f:/verilog_sva_gh_scraper/data/full_repos/480098187
git clone --depth 1 --no-tags https://github.com/mycielski/sykom_lab2.git f:/verilog_sva_gh_scraper/data/full_repos/479447998
git clone --depth 1 --no-tags https://github.com/engeeinfo/3-stage-pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/477407729
git clone --depth 1 --no-tags https://github.com/SamMKilsdonk/CAL5.git f:/verilog_sva_gh_scraper/data/full_repos/477434298
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2019_univ.git f:/verilog_sva_gh_scraper/data/full_repos/476242154
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Assign-2.git f:/verilog_sva_gh_scraper/data/full_repos/477219754
git clone --depth 1 --no-tags https://github.com/ensconced/symbiflow-examples.git f:/verilog_sva_gh_scraper/data/full_repos/477158125
git clone --depth 1 --no-tags https://github.com/tejsudarshan/FullAdder.git f:/verilog_sva_gh_scraper/data/full_repos/477656179
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/SushmitaHubballi_01FE19BEC219.git f:/verilog_sva_gh_scraper/data/full_repos/477610165
git clone --depth 1 --no-tags https://github.com/nik0809/j-k-flipflop.verilog.git f:/verilog_sva_gh_scraper/data/full_repos/477589520
git clone --depth 1 --no-tags https://github.com/cccza/Digital-Logic-Design-Practice_-hw2.git f:/verilog_sva_gh_scraper/data/full_repos/475873458
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB6.git f:/verilog_sva_gh_scraper/data/full_repos/475675315
git clone --depth 1 --no-tags https://github.com/ChengHanYeh/hw2.git f:/verilog_sva_gh_scraper/data/full_repos/476327637
git clone --depth 1 --no-tags https://github.com/kimpb/Embedded-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/476263157
git clone --depth 1 --no-tags https://github.com/alihusain01/final-project-ece385.git f:/verilog_sva_gh_scraper/data/full_repos/481414164
git clone --depth 1 --no-tags https://github.com/wove2006/-x393_sata.git f:/verilog_sva_gh_scraper/data/full_repos/481439448
git clone --depth 1 --no-tags https://github.com/asbahere/hdl.git f:/verilog_sva_gh_scraper/data/full_repos/480237932
git clone --depth 1 --no-tags https://github.com/ZAJ0127/ENG-331.git f:/verilog_sva_gh_scraper/data/full_repos/480182826
git clone --depth 1 --no-tags https://github.com/anurag-agrwal/Kogge-Stone-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/479931110
git clone --depth 1 --no-tags https://github.com/Nock363/FPGA_Praktikum.git f:/verilog_sva_gh_scraper/data/full_repos/479183242
git clone --depth 1 --no-tags https://github.com/wkbostic/WordleNexys4.git f:/verilog_sva_gh_scraper/data/full_repos/479213372
git clone --depth 1 --no-tags https://github.com/01fe20bec415/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/477812448
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Or-Gate.git f:/verilog_sva_gh_scraper/data/full_repos/477805209
git clone --depth 1 --no-tags https://github.com/vinayakkp2000/Tic-Tak-Toe.git f:/verilog_sva_gh_scraper/data/full_repos/478114488
git clone --depth 1 --no-tags https://github.com/VidyaGoudar99/01FE19BEC088-ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/478175831
git clone --depth 1 --no-tags https://github.com/01fe20bec427/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/476616751
git clone --depth 1 --no-tags https://github.com/abishekat/Mini-MIPS-32-bit-processor-design-based-on-RISC-V-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/480206073
git clone --depth 1 --no-tags https://github.com/quswarabid/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/480976602
git clone --depth 1 --no-tags https://github.com/01fe20bec404/AND.git f:/verilog_sva_gh_scraper/data/full_repos/477712874
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/HalfAdder-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477735276
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/HalfSubtractor-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477737340
git clone --depth 1 --no-tags https://github.com/AbhishekSawkar1/FullAdder-verilog-.git f:/verilog_sva_gh_scraper/data/full_repos/477735097
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/AND_GATE.git f:/verilog_sva_gh_scraper/data/full_repos/477777402
git clone --depth 1 --no-tags https://github.com/dnsomoano/audiorecorder.git f:/verilog_sva_gh_scraper/data/full_repos/477907767
git clone --depth 1 --no-tags https://github.com/PerryJohnsonUC/verilogmodules.git f:/verilog_sva_gh_scraper/data/full_repos/477913607
git clone --depth 1 --no-tags https://github.com/dellebew/50.002-1D-LightsOutGame.git f:/verilog_sva_gh_scraper/data/full_repos/475734742
git clone --depth 1 --no-tags https://github.com/pallavi3t/two-way-cache.git f:/verilog_sva_gh_scraper/data/full_repos/475728614
git clone --depth 1 --no-tags https://github.com/Archfx/iobCache.git f:/verilog_sva_gh_scraper/data/full_repos/477218926
git clone --depth 1 --no-tags https://github.com/eric891224/2022_Spring_ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/477294521
git clone --depth 1 --no-tags https://github.com/alihusain01/ece385-lab6.2.git f:/verilog_sva_gh_scraper/data/full_repos/475272843
git clone --depth 1 --no-tags https://github.com/thkim2031/32bit_FP_ADDER.git f:/verilog_sva_gh_scraper/data/full_repos/475406875
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/Ripple-adder.git f:/verilog_sva_gh_scraper/data/full_repos/476959732
git clone --depth 1 --no-tags https://github.com/AbdulrahmanKH7/HKALM.git f:/verilog_sva_gh_scraper/data/full_repos/478488146
git clone --depth 1 --no-tags https://github.com/HSIAOYEUCHERN/HW2.git f:/verilog_sva_gh_scraper/data/full_repos/478006570
git clone --depth 1 --no-tags https://github.com/ICT-GIMLab/MDP-network.git f:/verilog_sva_gh_scraper/data/full_repos/478693410
git clone --depth 1 --no-tags https://github.com/EduardoBDonovan/MIPS_Pipelined_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/476929719
git clone --depth 1 --no-tags https://github.com/MORANW12/MO_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/479376337
git clone --depth 1 --no-tags https://github.com/Victoria-Rodrigues/TP02-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/479881793
git clone --depth 1 --no-tags https://github.com/Nedovolniy-Kot/fpga_modules.git f:/verilog_sva_gh_scraper/data/full_repos/480076848
git clone --depth 1 --no-tags https://github.com/pohantw/caravel_demo.git f:/verilog_sva_gh_scraper/data/full_repos/479253203
git clone --depth 1 --no-tags https://github.com/dyg540/verilog-study.git f:/verilog_sva_gh_scraper/data/full_repos/479730094
git clone --depth 1 --no-tags https://github.com/sam19980301/2021_Spring_NCTU_ICLAB.git f:/verilog_sva_gh_scraper/data/full_repos/479596975
git clone --depth 1 --no-tags https://github.com/philisg/Chipyard.git f:/verilog_sva_gh_scraper/data/full_repos/475371394
git clone --depth 1 --no-tags https://github.com/MariusS71/Baggage_drop.git f:/verilog_sva_gh_scraper/data/full_repos/476394507
git clone --depth 1 --no-tags https://github.com/lhn1703/ECE_178_Project.git f:/verilog_sva_gh_scraper/data/full_repos/476429974
git clone --depth 1 --no-tags https://github.com/jingwei55/EE2026-FPGA-Project.git f:/verilog_sva_gh_scraper/data/full_repos/480631548
git clone --depth 1 --no-tags https://github.com/Eduard2609/LDH-tema2.git f:/verilog_sva_gh_scraper/data/full_repos/480307136
git clone --depth 1 --no-tags https://github.com/Wwtfly89/voter.git f:/verilog_sva_gh_scraper/data/full_repos/481238037
git clone --depth 1 --no-tags https://github.com/ffeew/alchitry-fpga-keypad-test.git f:/verilog_sva_gh_scraper/data/full_repos/481140332
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/GCD.git f:/verilog_sva_gh_scraper/data/full_repos/477454295
git clone --depth 1 --no-tags https://github.com/SushmitaHubballi/Pipelining_example.git f:/verilog_sva_gh_scraper/data/full_repos/477424663
