grid_clb_1__2_:
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0 : [0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [0, 0])
	(grid_clb_1__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0])
cby_1__2_:
	(cby_1__2_/mem_right_ipin_2 : [0, 0, 0, 0])
	(cby_1__2_/mem_right_ipin_1 : [0, 0, 0, 0])
	(cby_1__2_/mem_right_ipin_0 : [0, 0, 0, 0])
	(cby_1__2_/mem_left_ipin_1 : [0, 1, 0, 0])
	(cby_1__2_/mem_left_ipin_0 : [0, 0, 0, 0])
cbx_1__1_:
	(cbx_1__1_/mem_top_ipin_2 : [0, 0, 1, 0])
	(cbx_1__1_/mem_top_ipin_1 : [0, 1, 1, 0])
	(cbx_1__1_/mem_top_ipin_0 : [0, 0, 0, 0])
	(cbx_1__1_/mem_bottom_ipin_1 : [0, 0, 0, 0])
	(cbx_1__1_/mem_bottom_ipin_0 : [0, 0, 0, 0])
sb_1__1_:
	(sb_1__1_/mem_left_track_33 : [1, 0, 0, 1])
	(sb_1__1_/mem_left_track_25 : [0, 0, 0, 0])
	(sb_1__1_/mem_left_track_17 : [0, 0, 0, 0])
	(sb_1__1_/mem_left_track_9 : [0, 0, 0, 0])
	(sb_1__1_/mem_left_track_1 : [0, 0, 0, 0])
	(sb_1__1_/mem_bottom_track_33 : [0, 0, 0, 0])
	(sb_1__1_/mem_bottom_track_25 : [1, 1, 1, 0])
	(sb_1__1_/mem_bottom_track_17 : [0, 0, 0, 0])
	(sb_1__1_/mem_bottom_track_9 : [0, 0, 0, 0])
	(sb_1__1_/mem_bottom_track_1 : [1, 0, 0, 1])
	(sb_1__1_/mem_right_track_32 : [0, 0, 0, 0])
	(sb_1__1_/mem_right_track_24 : [0, 0, 0, 0])
	(sb_1__1_/mem_right_track_16 : [1, 0, 1, 1])
	(sb_1__1_/mem_right_track_8 : [0, 0, 0, 0])
	(sb_1__1_/mem_right_track_0 : [0, 0, 0, 0])
	(sb_1__1_/mem_top_track_32 : [0, 0, 0, 0])
	(sb_1__1_/mem_top_track_24 : [0, 1, 0, 0])
	(sb_1__1_/mem_top_track_16 : [1, 1, 1, 0])
	(sb_1__1_/mem_top_track_8 : [0, 1, 1, 1])
	(sb_1__1_/mem_top_track_0 : [1, 0, 1, 0])
grid_clb_2__2_:
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2 : [1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0 : [1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2 : [1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0 : [1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3 : [0, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0 : [1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3 : [0, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2 : [1, 0, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1 : [1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0 : [0, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 0, 0, 1, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1, 1])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 1, 0, 1, 0, 1, 0, 0, 0, 1, 1, 0, 1, 0, 0, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 1, 1, 1, 1, 1, 0, 0, 0, 1, 1, 1, 1, 1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__2_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 0, 0, 1, 0, 0, 0, 1, 1, 0, 0, 1, 0, 0, 0, 1])
cby_2__2_:
	(cby_2__2_/mem_right_ipin_2 : [0, 0, 1, 0])
	(cby_2__2_/mem_right_ipin_1 : [0, 0, 1, 0])
	(cby_2__2_/mem_right_ipin_0 : [1, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_7 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_6 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_5 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_4 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_3 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_2 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_1 : [0, 0, 0, 0])
	(cby_2__2_/mem_left_ipin_0 : [1, 0, 0, 0])
cbx_2__1_:
	(cbx_2__1_/mem_top_ipin_2 : [0, 0, 0, 0])
	(cbx_2__1_/mem_top_ipin_1 : [0, 0, 0, 0])
	(cbx_2__1_/mem_top_ipin_0 : [0, 1, 1, 0])
	(cbx_2__1_/mem_bottom_ipin_1 : [0, 0, 0, 0])
	(cbx_2__1_/mem_bottom_ipin_0 : [0, 0, 0, 0])
sb_2__1_:
	(sb_2__1_/mem_left_track_39 : [0, 0])
	(sb_2__1_/mem_left_track_37 : [1, 0])
	(sb_2__1_/mem_left_track_35 : [1, 0])
	(sb_2__1_/mem_left_track_33 : [0, 0])
	(sb_2__1_/mem_left_track_31 : [0, 0])
	(sb_2__1_/mem_left_track_29 : [1, 1])
	(sb_2__1_/mem_left_track_27 : [0, 0])
	(sb_2__1_/mem_left_track_25 : [0, 0])
	(sb_2__1_/mem_left_track_23 : [0, 0])
	(sb_2__1_/mem_left_track_21 : [0, 1])
	(sb_2__1_/mem_left_track_19 : [0, 0])
	(sb_2__1_/mem_left_track_17 : [1, 1])
	(sb_2__1_/mem_left_track_15 : [0, 0])
	(sb_2__1_/mem_left_track_13 : [0, 0])
	(sb_2__1_/mem_left_track_11 : [1, 0])
	(sb_2__1_/mem_left_track_9 : [0, 0])
	(sb_2__1_/mem_left_track_7 : [0, 0])
	(sb_2__1_/mem_left_track_5 : [0, 0])
	(sb_2__1_/mem_left_track_3 : [0, 1])
	(sb_2__1_/mem_left_track_1 : [0, 0])
	(sb_2__1_/mem_bottom_track_33 : [0, 0, 0, 0])
	(sb_2__1_/mem_bottom_track_25 : [0, 0, 0, 0])
	(sb_2__1_/mem_bottom_track_17 : [0, 1, 1, 0])
	(sb_2__1_/mem_bottom_track_9 : [0, 0, 0, 0])
	(sb_2__1_/mem_bottom_track_1 : [0, 0, 0, 0])
	(sb_2__1_/mem_top_track_32 : [0, 0, 0, 0])
	(sb_2__1_/mem_top_track_24 : [0, 0, 1, 0])
	(sb_2__1_/mem_top_track_16 : [1, 1, 1, 1])
	(sb_2__1_/mem_top_track_8 : [0, 0, 0, 0])
	(sb_2__1_/mem_top_track_0 : [0, 0, 0, 0])
grid_clb_2__1_:
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3 : [1, 0, 0, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2 : [0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1 : [0, 1, 1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0 : [1, 1, 1, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3 : [1, 1, 1, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2 : [1, 0, 0, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1 : [0, 1, 1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0 : [0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3 : [0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2 : [1, 1, 1, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1 : [0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0 : [1, 0, 0, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3 : [1, 0, 0, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2 : [0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1 : [1, 1, 1, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0 : [0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 0, 1, 1, 1, 0, 1, 0, 1, 1, 0, 0, 1, 1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 0, 0, 0, 1, 0, 1, 0, 0, 0, 0, 0, 1, 0, 1])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_2__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 0, 0, 1, 1, 0, 0, 0, 0, 1, 1, 0, 0, 1, 1])
cby_2__1_:
	(cby_2__1_/mem_right_ipin_2 : [1, 1, 1, 0])
	(cby_2__1_/mem_right_ipin_1 : [0, 0, 0, 0])
	(cby_2__1_/mem_right_ipin_0 : [0, 0, 0, 0])
	(cby_2__1_/mem_left_ipin_7 : [0, 0, 0, 0])
	(cby_2__1_/mem_left_ipin_6 : [0, 0, 0, 0])
	(cby_2__1_/mem_left_ipin_5 : [1, 1, 1, 0])
	(cby_2__1_/mem_left_ipin_4 : [0, 0, 0, 0])
	(cby_2__1_/mem_left_ipin_3 : [0, 0, 0, 0])
	(cby_2__1_/mem_left_ipin_2 : [0, 1, 1, 0])
	(cby_2__1_/mem_left_ipin_1 : [0, 0, 0, 0])
	(cby_2__1_/mem_left_ipin_0 : [0, 0, 0, 0])
cbx_2__0_:
	(cbx_2__0_/mem_top_ipin_7 : [0, 0, 0, 0])
	(cbx_2__0_/mem_top_ipin_6 : [0, 0, 0, 0])
	(cbx_2__0_/mem_top_ipin_5 : [0, 0, 0, 0])
	(cbx_2__0_/mem_top_ipin_4 : [1, 1, 0, 0])
	(cbx_2__0_/mem_top_ipin_3 : [0, 0, 0, 0])
	(cbx_2__0_/mem_top_ipin_2 : [0, 1, 1, 0])
	(cbx_2__0_/mem_top_ipin_1 : [0, 0, 0, 0])
	(cbx_2__0_/mem_top_ipin_0 : [0, 0, 0, 0])
	(cbx_2__0_/mem_bottom_ipin_1 : [1, 0, 0, 0])
	(cbx_2__0_/mem_bottom_ipin_0 : [0, 0, 0, 0])
sb_2__0_:
	(sb_2__0_/mem_left_track_37 : [0, 0])
	(sb_2__0_/mem_left_track_35 : [0, 0])
	(sb_2__0_/mem_left_track_33 : [0, 0])
	(sb_2__0_/mem_left_track_31 : [0, 0])
	(sb_2__0_/mem_left_track_29 : [0, 0])
	(sb_2__0_/mem_left_track_27 : [0, 0])
	(sb_2__0_/mem_left_track_25 : [0, 0])
	(sb_2__0_/mem_left_track_23 : [0, 0])
	(sb_2__0_/mem_left_track_21 : [1, 0])
	(sb_2__0_/mem_left_track_17 : [0, 0])
	(sb_2__0_/mem_left_track_15 : [0, 0])
	(sb_2__0_/mem_left_track_13 : [0, 0])
	(sb_2__0_/mem_left_track_11 : [0, 0])
	(sb_2__0_/mem_left_track_9 : [0, 0])
	(sb_2__0_/mem_left_track_7 : [0, 0])
	(sb_2__0_/mem_left_track_5 : [0, 0])
	(sb_2__0_/mem_left_track_3 : [0, 0])
	(sb_2__0_/mem_left_track_1 : [0, 0])
	(sb_2__0_/mem_top_track_36 : [0, 0])
	(sb_2__0_/mem_top_track_34 : [0, 0])
	(sb_2__0_/mem_top_track_32 : [0, 0])
	(sb_2__0_/mem_top_track_30 : [0, 0])
	(sb_2__0_/mem_top_track_28 : [0, 0])
	(sb_2__0_/mem_top_track_26 : [0, 0])
	(sb_2__0_/mem_top_track_24 : [0, 0])
	(sb_2__0_/mem_top_track_22 : [0, 0])
	(sb_2__0_/mem_top_track_20 : [1, 1])
	(sb_2__0_/mem_top_track_16 : [0, 0])
	(sb_2__0_/mem_top_track_14 : [0, 0])
	(sb_2__0_/mem_top_track_12 : [0, 0])
	(sb_2__0_/mem_top_track_10 : [0, 0])
	(sb_2__0_/mem_top_track_8 : [0, 0])
	(sb_2__0_/mem_top_track_6 : [0, 0])
	(sb_2__0_/mem_top_track_4 : [0, 0])
	(sb_2__0_/mem_top_track_2 : [0, 0])
	(sb_2__0_/mem_top_track_0 : [1, 0])
grid_clb_1__1_:
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_3 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_2 : [0, 1, 1, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_1 : [1, 1, 1, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_3_in_0 : [1, 0, 1, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_3 : [0, 1, 1, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_2 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_1 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_2_in_0 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_3 : [1, 1, 0, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_2 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_1 : [0, 1, 1, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_1_in_0 : [1, 1, 1, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_3 : [1, 1, 0, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_2 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_1 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/mem_fle_0_in_0 : [0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_3/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_2/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_1/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [0, 0, 0, 1, 0, 0, 0, 1, 1, 1, 1, 1, 1, 1, 1, 1])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/mem_ble4_out_0 : [1, 0])
	(grid_clb_1__1_/logical_tile_clb_mode_clb__0/logical_tile_clb_mode_default__fle_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_0/logical_tile_clb_mode_default__fle_mode_n1_lut4__ble4_mode_default__lut4_0/lut4_DFF_mem : [1, 1, 1, 1, 1, 1, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0])
cby_1__1_:
	(cby_1__1_/mem_right_ipin_2 : [0, 0, 0, 0])
	(cby_1__1_/mem_right_ipin_1 : [0, 0, 0, 0])
	(cby_1__1_/mem_right_ipin_0 : [1, 1, 1, 0])
	(cby_1__1_/mem_left_ipin_1 : [0, 0, 0, 0])
	(cby_1__1_/mem_left_ipin_0 : [0, 0, 0, 0])
cbx_1__0_:
	(cbx_1__0_/mem_top_ipin_7 : [1, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_6 : [0, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_5 : [0, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_4 : [0, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_3 : [0, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_2 : [0, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_1 : [0, 0, 0, 0])
	(cbx_1__0_/mem_top_ipin_0 : [1, 1, 1, 0])
	(cbx_1__0_/mem_bottom_ipin_1 : [0, 0, 0, 0])
	(cbx_1__0_/mem_bottom_ipin_0 : [1, 0, 0, 0])
sb_1__0_:
	(sb_1__0_/mem_left_track_33 : [0, 0, 0, 0])
	(sb_1__0_/mem_left_track_25 : [1, 1, 0, 1])
	(sb_1__0_/mem_left_track_17 : [0, 0, 0, 0])
	(sb_1__0_/mem_left_track_9 : [0, 0, 0, 0])
	(sb_1__0_/mem_left_track_1 : [1, 1, 0, 1])
	(sb_1__0_/mem_right_track_32 : [0, 0, 0, 0])
	(sb_1__0_/mem_right_track_24 : [0, 0, 0, 0])
	(sb_1__0_/mem_right_track_16 : [0, 0, 0, 0])
	(sb_1__0_/mem_right_track_8 : [0, 0, 0, 0])
	(sb_1__0_/mem_right_track_0 : [0, 1, 1, 0])
	(sb_1__0_/mem_top_track_38 : [0, 0, 0])
	(sb_1__0_/mem_top_track_36 : [1, 1])
	(sb_1__0_/mem_top_track_34 : [0, 0])
	(sb_1__0_/mem_top_track_32 : [0, 0])
	(sb_1__0_/mem_top_track_26 : [0, 0])
	(sb_1__0_/mem_top_track_24 : [0, 0])
	(sb_1__0_/mem_top_track_22 : [0, 0])
	(sb_1__0_/mem_top_track_20 : [0, 0])
	(sb_1__0_/mem_top_track_18 : [0, 0])
	(sb_1__0_/mem_top_track_16 : [0, 0])
	(sb_1__0_/mem_top_track_14 : [0, 0])
	(sb_1__0_/mem_top_track_12 : [0, 0])
	(sb_1__0_/mem_top_track_6 : [0, 0])
	(sb_1__0_/mem_top_track_4 : [0, 0])
	(sb_1__0_/mem_top_track_2 : [1, 1])
	(sb_1__0_/mem_top_track_0 : [1, 1, 1])
grid_io_left_0__1_:
	(grid_io_left_0__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_left_0__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_left_0__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
cby_0__1_:
	(cby_0__1_/mem_right_ipin_7 : [0, 0, 1, 0])
	(cby_0__1_/mem_right_ipin_6 : [1, 0, 0, 0])
	(cby_0__1_/mem_right_ipin_5 : [0, 0, 0, 0])
	(cby_0__1_/mem_right_ipin_4 : [0, 0, 0, 0])
	(cby_0__1_/mem_right_ipin_3 : [0, 0, 0, 0])
	(cby_0__1_/mem_right_ipin_2 : [0, 0, 0, 0])
	(cby_0__1_/mem_right_ipin_1 : [0, 0, 0, 0])
	(cby_0__1_/mem_right_ipin_0 : [1, 1, 1, 0])
	(cby_0__1_/mem_left_ipin_1 : [0, 0, 0, 0])
	(cby_0__1_/mem_left_ipin_0 : [0, 0, 0, 0])
sb_0__0_:
	(sb_0__0_/mem_right_track_36 : [0, 0])
	(sb_0__0_/mem_right_track_34 : [0, 0])
	(sb_0__0_/mem_right_track_32 : [0, 0])
	(sb_0__0_/mem_right_track_30 : [0, 0])
	(sb_0__0_/mem_right_track_28 : [0, 0])
	(sb_0__0_/mem_right_track_26 : [0, 0])
	(sb_0__0_/mem_right_track_24 : [1, 0])
	(sb_0__0_/mem_right_track_22 : [0, 0])
	(sb_0__0_/mem_right_track_20 : [0, 0])
	(sb_0__0_/mem_right_track_16 : [0, 0])
	(sb_0__0_/mem_right_track_14 : [0, 0])
	(sb_0__0_/mem_right_track_12 : [0, 0])
	(sb_0__0_/mem_right_track_10 : [1, 1])
	(sb_0__0_/mem_right_track_8 : [0, 0])
	(sb_0__0_/mem_right_track_6 : [0, 0])
	(sb_0__0_/mem_right_track_4 : [1, 0])
	(sb_0__0_/mem_right_track_2 : [0, 0])
	(sb_0__0_/mem_right_track_0 : [1, 0])
	(sb_0__0_/mem_top_track_36 : [0, 0])
	(sb_0__0_/mem_top_track_34 : [0, 0])
	(sb_0__0_/mem_top_track_32 : [0, 0])
	(sb_0__0_/mem_top_track_30 : [0, 0])
	(sb_0__0_/mem_top_track_28 : [0, 0])
	(sb_0__0_/mem_top_track_26 : [0, 0])
	(sb_0__0_/mem_top_track_24 : [0, 0])
	(sb_0__0_/mem_top_track_22 : [1, 0])
	(sb_0__0_/mem_top_track_20 : [0, 0])
	(sb_0__0_/mem_top_track_16 : [1, 1])
	(sb_0__0_/mem_top_track_14 : [0, 0])
	(sb_0__0_/mem_top_track_12 : [0, 0])
	(sb_0__0_/mem_top_track_10 : [0, 0])
	(sb_0__0_/mem_top_track_8 : [0, 0])
	(sb_0__0_/mem_top_track_6 : [0, 0])
	(sb_0__0_/mem_top_track_4 : [0, 0])
	(sb_0__0_/mem_top_track_2 : [0, 0])
	(sb_0__0_/mem_top_track_0 : [0, 0])
grid_io_left_0__2_:
	(grid_io_left_0__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_left_0__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
cby_0__2_:
	(cby_0__2_/mem_right_ipin_7 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_6 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_5 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_4 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_3 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_2 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_1 : [0, 0, 0, 0])
	(cby_0__2_/mem_right_ipin_0 : [0, 0, 0, 0])
	(cby_0__2_/mem_left_ipin_1 : [0, 0, 0, 0])
	(cby_0__2_/mem_left_ipin_0 : [0, 0, 0, 0])
sb_0__1_:
	(sb_0__1_/mem_bottom_track_33 : [0, 0, 0, 0])
	(sb_0__1_/mem_bottom_track_25 : [0, 0, 0, 0])
	(sb_0__1_/mem_bottom_track_17 : [1, 0, 1, 0])
	(sb_0__1_/mem_bottom_track_9 : [1, 1, 0, 0])
	(sb_0__1_/mem_bottom_track_1 : [1, 1, 1, 0])
	(sb_0__1_/mem_right_track_36 : [0, 0])
	(sb_0__1_/mem_right_track_34 : [0, 0])
	(sb_0__1_/mem_right_track_32 : [1, 0])
	(sb_0__1_/mem_right_track_30 : [0, 0])
	(sb_0__1_/mem_right_track_28 : [0, 0])
	(sb_0__1_/mem_right_track_26 : [0, 0])
	(sb_0__1_/mem_right_track_24 : [0, 0])
	(sb_0__1_/mem_right_track_22 : [1, 0])
	(sb_0__1_/mem_right_track_20 : [0, 0])
	(sb_0__1_/mem_right_track_18 : [0, 0])
	(sb_0__1_/mem_right_track_16 : [0, 0])
	(sb_0__1_/mem_right_track_14 : [0, 0])
	(sb_0__1_/mem_right_track_12 : [0, 0])
	(sb_0__1_/mem_right_track_10 : [1, 0])
	(sb_0__1_/mem_right_track_8 : [0, 0])
	(sb_0__1_/mem_right_track_6 : [0, 0])
	(sb_0__1_/mem_right_track_4 : [0, 0])
	(sb_0__1_/mem_right_track_2 : [0, 0])
	(sb_0__1_/mem_top_track_32 : [1, 0, 0, 0])
	(sb_0__1_/mem_top_track_24 : [0, 0, 0, 0])
	(sb_0__1_/mem_top_track_16 : [0, 0, 0, 0])
	(sb_0__1_/mem_top_track_8 : [0, 0, 0, 0])
	(sb_0__1_/mem_top_track_0 : [0, 0, 0, 0])
sb_0__2_:
	(sb_0__2_/mem_bottom_track_37 : [0, 0])
	(sb_0__2_/mem_bottom_track_35 : [0, 0])
	(sb_0__2_/mem_bottom_track_33 : [0, 0])
	(sb_0__2_/mem_bottom_track_31 : [0, 0])
	(sb_0__2_/mem_bottom_track_29 : [1, 1])
	(sb_0__2_/mem_bottom_track_27 : [0, 0])
	(sb_0__2_/mem_bottom_track_25 : [0, 0])
	(sb_0__2_/mem_bottom_track_23 : [0, 0])
	(sb_0__2_/mem_bottom_track_21 : [0, 0])
	(sb_0__2_/mem_bottom_track_17 : [0, 0])
	(sb_0__2_/mem_bottom_track_15 : [0, 0])
	(sb_0__2_/mem_bottom_track_13 : [1, 1])
	(sb_0__2_/mem_bottom_track_11 : [0, 0])
	(sb_0__2_/mem_bottom_track_9 : [0, 0])
	(sb_0__2_/mem_bottom_track_7 : [0, 0])
	(sb_0__2_/mem_bottom_track_5 : [0, 0])
	(sb_0__2_/mem_bottom_track_3 : [0, 0])
	(sb_0__2_/mem_bottom_track_1 : [0, 0])
	(sb_0__2_/mem_right_track_36 : [0, 0])
	(sb_0__2_/mem_right_track_34 : [0, 0])
	(sb_0__2_/mem_right_track_32 : [0, 0])
	(sb_0__2_/mem_right_track_30 : [0, 0])
	(sb_0__2_/mem_right_track_28 : [0, 0])
	(sb_0__2_/mem_right_track_26 : [0, 0])
	(sb_0__2_/mem_right_track_24 : [0, 0])
	(sb_0__2_/mem_right_track_22 : [0, 0])
	(sb_0__2_/mem_right_track_20 : [0, 0])
	(sb_0__2_/mem_right_track_16 : [0, 0])
	(sb_0__2_/mem_right_track_14 : [0, 0])
	(sb_0__2_/mem_right_track_12 : [0, 0])
	(sb_0__2_/mem_right_track_10 : [0, 0])
	(sb_0__2_/mem_right_track_8 : [0, 0])
	(sb_0__2_/mem_right_track_6 : [0, 0])
	(sb_0__2_/mem_right_track_4 : [1, 0])
	(sb_0__2_/mem_right_track_2 : [0, 0])
	(sb_0__2_/mem_right_track_0 : [0, 0])
grid_io_top_1__3_:
	(grid_io_top_1__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_1__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_1__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_1__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_top_1__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_top_1__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_1__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_1__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
cbx_1__2_:
	(cbx_1__2_/mem_top_ipin_2 : [0, 0, 0, 0])
	(cbx_1__2_/mem_top_ipin_1 : [0, 0, 0, 0])
	(cbx_1__2_/mem_top_ipin_0 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_7 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_6 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_5 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_4 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_3 : [1, 0, 1, 0])
	(cbx_1__2_/mem_bottom_ipin_2 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_1 : [0, 0, 0, 0])
	(cbx_1__2_/mem_bottom_ipin_0 : [0, 0, 0, 0])
sb_1__2_:
	(sb_1__2_/mem_left_track_33 : [0, 0, 0, 0])
	(sb_1__2_/mem_left_track_25 : [1, 0, 0, 0])
	(sb_1__2_/mem_left_track_17 : [0, 0, 0, 0])
	(sb_1__2_/mem_left_track_9 : [1, 1, 0, 0])
	(sb_1__2_/mem_left_track_1 : [0, 0, 0, 0])
	(sb_1__2_/mem_bottom_track_39 : [0, 0])
	(sb_1__2_/mem_bottom_track_37 : [0, 0])
	(sb_1__2_/mem_bottom_track_35 : [0, 0])
	(sb_1__2_/mem_bottom_track_33 : [0, 0])
	(sb_1__2_/mem_bottom_track_31 : [0, 0])
	(sb_1__2_/mem_bottom_track_29 : [0, 0])
	(sb_1__2_/mem_bottom_track_27 : [0, 0])
	(sb_1__2_/mem_bottom_track_25 : [0, 0])
	(sb_1__2_/mem_bottom_track_23 : [0, 0])
	(sb_1__2_/mem_bottom_track_21 : [1, 0])
	(sb_1__2_/mem_bottom_track_19 : [1, 1])
	(sb_1__2_/mem_bottom_track_17 : [0, 0])
	(sb_1__2_/mem_bottom_track_15 : [0, 0])
	(sb_1__2_/mem_bottom_track_13 : [0, 0])
	(sb_1__2_/mem_bottom_track_11 : [0, 0])
	(sb_1__2_/mem_bottom_track_9 : [0, 0])
	(sb_1__2_/mem_bottom_track_7 : [0, 0])
	(sb_1__2_/mem_bottom_track_5 : [0, 0])
	(sb_1__2_/mem_bottom_track_3 : [0, 0])
	(sb_1__2_/mem_bottom_track_1 : [0, 0])
	(sb_1__2_/mem_right_track_32 : [1, 1, 1, 0])
	(sb_1__2_/mem_right_track_24 : [0, 0, 0, 0])
	(sb_1__2_/mem_right_track_16 : [0, 0, 0, 0])
	(sb_1__2_/mem_right_track_8 : [0, 0, 0, 0])
	(sb_1__2_/mem_right_track_0 : [1, 1, 0, 0])
grid_io_top_2__3_:
	(grid_io_top_2__3_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_2__3_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_2__3_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_2__3_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_top_2__3_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_2__3_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_2__3_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_top_2__3_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
cbx_2__2_:
	(cbx_2__2_/mem_top_ipin_2 : [0, 0, 0, 0])
	(cbx_2__2_/mem_top_ipin_1 : [0, 0, 0, 0])
	(cbx_2__2_/mem_top_ipin_0 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_7 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_6 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_5 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_4 : [0, 1, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_3 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_2 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_1 : [0, 0, 0, 0])
	(cbx_2__2_/mem_bottom_ipin_0 : [1, 1, 1, 1])
sb_2__2_:
	(sb_2__2_/mem_left_track_37 : [1, 0])
	(sb_2__2_/mem_left_track_35 : [0, 0])
	(sb_2__2_/mem_left_track_33 : [0, 0])
	(sb_2__2_/mem_left_track_31 : [0, 0])
	(sb_2__2_/mem_left_track_29 : [0, 0])
	(sb_2__2_/mem_left_track_27 : [0, 0])
	(sb_2__2_/mem_left_track_25 : [1, 1])
	(sb_2__2_/mem_left_track_23 : [0, 0])
	(sb_2__2_/mem_left_track_21 : [0, 0])
	(sb_2__2_/mem_left_track_17 : [0, 0])
	(sb_2__2_/mem_left_track_15 : [0, 0])
	(sb_2__2_/mem_left_track_13 : [0, 0])
	(sb_2__2_/mem_left_track_11 : [0, 0])
	(sb_2__2_/mem_left_track_9 : [0, 0])
	(sb_2__2_/mem_left_track_7 : [0, 0])
	(sb_2__2_/mem_left_track_5 : [1, 1])
	(sb_2__2_/mem_left_track_3 : [0, 0])
	(sb_2__2_/mem_left_track_1 : [0, 0])
	(sb_2__2_/mem_bottom_track_37 : [0, 0])
	(sb_2__2_/mem_bottom_track_35 : [0, 0])
	(sb_2__2_/mem_bottom_track_33 : [1, 1])
	(sb_2__2_/mem_bottom_track_31 : [1, 1])
	(sb_2__2_/mem_bottom_track_29 : [0, 0])
	(sb_2__2_/mem_bottom_track_27 : [0, 0])
	(sb_2__2_/mem_bottom_track_25 : [0, 0])
	(sb_2__2_/mem_bottom_track_23 : [1, 1])
	(sb_2__2_/mem_bottom_track_21 : [0, 0])
	(sb_2__2_/mem_bottom_track_17 : [1, 1])
	(sb_2__2_/mem_bottom_track_15 : [0, 0])
	(sb_2__2_/mem_bottom_track_13 : [0, 0])
	(sb_2__2_/mem_bottom_track_11 : [0, 0])
	(sb_2__2_/mem_bottom_track_9 : [0, 0])
	(sb_2__2_/mem_bottom_track_7 : [0, 0])
	(sb_2__2_/mem_bottom_track_5 : [1, 0])
	(sb_2__2_/mem_bottom_track_3 : [1, 1])
	(sb_2__2_/mem_bottom_track_1 : [0, 0])
grid_io_right_3__2_:
	(grid_io_right_3__2_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__2_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
grid_io_right_3__1_:
	(grid_io_right_3__1_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__1_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__1_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_right_3__1_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__1_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__1_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_right_3__1_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_right_3__1_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
grid_io_bottom_2__0_:
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_2__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
grid_io_bottom_1__0_:
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__7/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__6/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__5/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__4/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__3/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__2/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__1/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [1])
	(grid_io_bottom_1__0_/logical_tile_io_mode_io__0/logical_tile_io_mode_physical__iopad_0/GPIO_DFF_mem : [0])
