// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="tancalc_tancalc,hls_ip_2019_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-fsgd2104-2L-e,HLS_INPUT_CLOCK=3.333000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.433000,HLS_SYN_LAT=749,HLS_SYN_TPT=none,HLS_SYN_MEM=30,HLS_SYN_DSP=0,HLS_SYN_FF=37382,HLS_SYN_LUT=54305,HLS_VERSION=2019_1}" *)

module tancalc_tancalc (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        output_line_0_V_V_dout,
        output_line_0_V_V_empty_n,
        output_line_0_V_V_read,
        output_line_1_V_V_din,
        output_line_1_V_V_full_n,
        output_line_1_V_V_write,
        output_line_2_V_V_din,
        output_line_2_V_V_full_n,
        output_line_2_V_V_write,
        output_line_3_V_V_din,
        output_line_3_V_V_full_n,
        output_line_3_V_V_write,
        output_line_4_V_V_din,
        output_line_4_V_V_full_n,
        output_line_4_V_V_write,
        output_line_5_V_V_din,
        output_line_5_V_V_full_n,
        output_line_5_V_V_write,
        output_line_6_V_V_din,
        output_line_6_V_V_full_n,
        output_line_6_V_V_write,
        output_line_7_V_V_din,
        output_line_7_V_V_full_n,
        output_line_7_V_V_write,
        output_line_8_V_V_din,
        output_line_8_V_V_full_n,
        output_line_8_V_V_write,
        output_line_9_V_V_din,
        output_line_9_V_V_full_n,
        output_line_9_V_V_write,
        output_line_10_V_V_din,
        output_line_10_V_V_full_n,
        output_line_10_V_V_write,
        output_line_11_V_V_din,
        output_line_11_V_V_full_n,
        output_line_11_V_V_write,
        output_line_12_V_V_din,
        output_line_12_V_V_full_n,
        output_line_12_V_V_write,
        output_line_13_V_V_din,
        output_line_13_V_V_full_n,
        output_line_13_V_V_write,
        output_line_14_V_V_din,
        output_line_14_V_V_full_n,
        output_line_14_V_V_write,
        output_line_15_V_V_din,
        output_line_15_V_V_full_n,
        output_line_15_V_V_write,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 14'd1;
parameter    ap_ST_fsm_state2 = 14'd2;
parameter    ap_ST_fsm_state3 = 14'd4;
parameter    ap_ST_fsm_state4 = 14'd8;
parameter    ap_ST_fsm_state5 = 14'd16;
parameter    ap_ST_fsm_state6 = 14'd32;
parameter    ap_ST_fsm_state7 = 14'd64;
parameter    ap_ST_fsm_state8 = 14'd128;
parameter    ap_ST_fsm_state9 = 14'd256;
parameter    ap_ST_fsm_pp0_stage0 = 14'd512;
parameter    ap_ST_fsm_state14 = 14'd1024;
parameter    ap_ST_fsm_pp1_stage0 = 14'd2048;
parameter    ap_ST_fsm_pp1_stage1 = 14'd4096;
parameter    ap_ST_fsm_state31 = 14'd8192;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 512;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (512 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
input  [9:0] output_line_0_V_V_dout;
input   output_line_0_V_V_empty_n;
output   output_line_0_V_V_read;
output  [9:0] output_line_1_V_V_din;
input   output_line_1_V_V_full_n;
output   output_line_1_V_V_write;
output  [9:0] output_line_2_V_V_din;
input   output_line_2_V_V_full_n;
output   output_line_2_V_V_write;
output  [9:0] output_line_3_V_V_din;
input   output_line_3_V_V_full_n;
output   output_line_3_V_V_write;
output  [9:0] output_line_4_V_V_din;
input   output_line_4_V_V_full_n;
output   output_line_4_V_V_write;
output  [9:0] output_line_5_V_V_din;
input   output_line_5_V_V_full_n;
output   output_line_5_V_V_write;
output  [9:0] output_line_6_V_V_din;
input   output_line_6_V_V_full_n;
output   output_line_6_V_V_write;
output  [9:0] output_line_7_V_V_din;
input   output_line_7_V_V_full_n;
output   output_line_7_V_V_write;
output  [9:0] output_line_8_V_V_din;
input   output_line_8_V_V_full_n;
output   output_line_8_V_V_write;
output  [9:0] output_line_9_V_V_din;
input   output_line_9_V_V_full_n;
output   output_line_9_V_V_write;
output  [9:0] output_line_10_V_V_din;
input   output_line_10_V_V_full_n;
output   output_line_10_V_V_write;
output  [9:0] output_line_11_V_V_din;
input   output_line_11_V_V_full_n;
output   output_line_11_V_V_write;
output  [9:0] output_line_12_V_V_din;
input   output_line_12_V_V_full_n;
output   output_line_12_V_V_write;
output  [9:0] output_line_13_V_V_din;
input   output_line_13_V_V_full_n;
output   output_line_13_V_V_write;
output  [9:0] output_line_14_V_V_din;
input   output_line_14_V_V_full_n;
output   output_line_14_V_V_write;
output  [9:0] output_line_15_V_V_din;
input   output_line_15_V_V_full_n;
output   output_line_15_V_V_write;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

reg output_line_1_V_V_write;
reg output_line_2_V_V_write;
reg output_line_3_V_V_write;
reg output_line_4_V_V_write;
reg output_line_5_V_V_write;
reg output_line_6_V_V_write;
reg output_line_7_V_V_write;
reg output_line_8_V_V_write;
reg output_line_9_V_V_write;
reg output_line_10_V_V_write;
reg output_line_11_V_V_write;
reg output_line_12_V_V_write;
reg output_line_13_V_V_write;
reg output_line_14_V_V_write;
reg output_line_15_V_V_write;

(* shreg_extract = "no" *) reg    ap_rst_reg_2;
(* shreg_extract = "no" *) reg    ap_rst_reg_1;
(* shreg_extract = "no" *) reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [13:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_V;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state3;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] icmp_ln100_reg_2254;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter4;
wire    ap_block_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
reg    output_line_1_V_V_blk_n;
reg    ap_enable_reg_pp1_iter7;
reg   [0:0] icmp_ln891_reg_2414;
reg    output_line_2_V_V_blk_n;
reg   [0:0] icmp_ln891_1_reg_2419;
reg    output_line_3_V_V_blk_n;
reg   [0:0] icmp_ln891_2_reg_2424;
reg    output_line_4_V_V_blk_n;
reg   [0:0] icmp_ln891_3_reg_2429;
reg    output_line_5_V_V_blk_n;
reg   [0:0] icmp_ln891_4_reg_2434;
reg    output_line_6_V_V_blk_n;
reg   [0:0] icmp_ln891_5_reg_2439;
reg    output_line_7_V_V_blk_n;
reg   [0:0] icmp_ln891_6_reg_2444;
reg    output_line_8_V_V_blk_n;
reg   [0:0] icmp_ln891_7_reg_2449;
reg    output_line_9_V_V_blk_n;
reg   [0:0] icmp_ln891_8_reg_2454;
reg    output_line_10_V_V_blk_n;
reg   [0:0] icmp_ln891_9_reg_2459;
reg    output_line_11_V_V_blk_n;
reg   [0:0] icmp_ln891_10_reg_2464;
reg    output_line_12_V_V_blk_n;
reg   [0:0] icmp_ln891_11_reg_2469;
reg    output_line_13_V_V_blk_n;
reg   [0:0] icmp_ln891_12_reg_2474;
reg    output_line_14_V_V_blk_n;
reg   [0:0] icmp_ln891_13_reg_2479;
reg    output_line_15_V_V_blk_n;
reg   [0:0] icmp_ln891_14_reg_2484;
wire    gmem0_AWREADY;
wire    gmem0_WREADY;
reg    gmem0_ARVALID;
wire    gmem0_ARREADY;
reg   [63:0] gmem0_ARADDR;
reg   [31:0] gmem0_ARLEN;
wire    gmem0_RVALID;
reg    gmem0_RREADY;
wire   [511:0] gmem0_RDATA;
wire    gmem0_RLAST;
wire   [0:0] gmem0_RID;
wire   [0:0] gmem0_RUSER;
wire   [1:0] gmem0_RRESP;
wire    gmem0_BVALID;
wire   [1:0] gmem0_BRESP;
wire   [0:0] gmem0_BID;
wire   [0:0] gmem0_BUSER;
reg   [5:0] data_part_num_0_i23_reg_490;
reg   [6:0] data_num_0_reg_501;
wire   [10:0] grp_popcntdata_fu_512_ap_return;
reg   [10:0] reg_647;
reg    ap_enable_reg_pp1_iter6;
wire    ap_block_state15_pp1_stage0_iter0;
wire    ap_block_state17_pp1_stage0_iter1;
wire    ap_block_state19_pp1_stage0_iter2;
wire    ap_block_state21_pp1_stage0_iter3;
reg    ap_block_state23_pp1_stage0_iter4;
wire    ap_block_state25_pp1_stage0_iter5;
wire    ap_block_state27_pp1_stage0_iter6;
reg    ap_block_state29_pp1_stage0_iter7;
reg    ap_block_pp1_stage0_11001;
wire    ap_block_state16_pp1_stage1_iter0;
reg    ap_block_state16_io;
wire    ap_block_state18_pp1_stage1_iter1;
wire    ap_block_state20_pp1_stage1_iter2;
wire    ap_block_state22_pp1_stage1_iter3;
reg    ap_block_state24_pp1_stage1_iter4;
wire    ap_block_state26_pp1_stage1_iter5;
wire    ap_block_state28_pp1_stage1_iter6;
reg    ap_block_state30_pp1_stage1_iter7;
reg    ap_block_pp1_stage1_11001;
wire   [10:0] grp_popcntdata_fu_517_ap_return;
reg   [10:0] reg_651;
wire   [10:0] grp_popcntdata_fu_522_ap_return;
reg   [10:0] reg_655;
wire   [10:0] grp_popcntdata_fu_527_ap_return;
reg   [10:0] reg_659;
wire   [10:0] grp_popcntdata_fu_532_ap_return;
reg   [10:0] reg_663;
wire   [10:0] grp_popcntdata_fu_537_ap_return;
reg   [10:0] reg_667;
wire   [10:0] grp_popcntdata_fu_542_ap_return;
reg   [10:0] reg_671;
wire   [58:0] p_cast_fu_685_p1;
reg   [58:0] p_cast_reg_2127;
wire   [2:0] cmpr_chunk_num_fu_695_p2;
reg   [2:0] cmpr_chunk_num_reg_2137;
wire    ap_CS_fsm_state2;
wire   [58:0] add_ln219_fu_719_p2;
reg   [58:0] add_ln219_reg_2142;
wire   [0:0] icmp_ln97_fu_689_p2;
wire   [0:0] icmp_ln27_fu_734_p2;
wire    ap_block_state10_pp0_stage0_iter0;
reg    ap_block_state11_pp0_stage0_iter1;
wire    ap_block_state12_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
wire   [5:0] data_part_num_fu_740_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] trunc_ln27_fu_746_p1;
reg   [0:0] trunc_ln27_reg_2162;
reg   [0:0] trunc_ln27_reg_2162_pp0_iter1_reg;
reg   [0:0] trunc_ln27_reg_2162_pp0_iter2_reg;
reg   [3:0] trunc_ln29_1_reg_2166;
reg   [3:0] trunc_ln29_1_reg_2166_pp0_iter1_reg;
reg   [3:0] trunc_ln29_1_reg_2166_pp0_iter2_reg;
reg   [511:0] temp_input_V_reg_2172;
wire   [11:0] zext_ln215_1_fu_1188_p1;
reg   [11:0] zext_ln215_1_reg_2179;
wire    ap_CS_fsm_state14;
wire   [11:0] zext_ln215_4_fu_1192_p1;
reg   [11:0] zext_ln215_4_reg_2184;
wire   [11:0] zext_ln215_7_fu_1196_p1;
reg   [11:0] zext_ln215_7_reg_2189;
wire   [11:0] zext_ln215_10_fu_1200_p1;
reg   [11:0] zext_ln215_10_reg_2194;
wire   [11:0] zext_ln215_13_fu_1204_p1;
reg   [11:0] zext_ln215_13_reg_2199;
wire   [11:0] zext_ln215_16_fu_1208_p1;
reg   [11:0] zext_ln215_16_reg_2204;
wire   [11:0] zext_ln215_19_fu_1212_p1;
reg   [11:0] zext_ln215_19_reg_2209;
wire   [11:0] zext_ln215_22_fu_1216_p1;
reg   [11:0] zext_ln215_22_reg_2214;
wire   [11:0] zext_ln215_25_fu_1220_p1;
reg   [11:0] zext_ln215_25_reg_2219;
wire   [11:0] zext_ln215_28_fu_1224_p1;
reg   [11:0] zext_ln215_28_reg_2224;
wire   [11:0] zext_ln215_31_fu_1228_p1;
reg   [11:0] zext_ln215_31_reg_2229;
wire   [11:0] zext_ln215_34_fu_1232_p1;
reg   [11:0] zext_ln215_34_reg_2234;
wire   [11:0] zext_ln215_37_fu_1236_p1;
reg   [11:0] zext_ln215_37_reg_2239;
wire   [11:0] zext_ln215_40_fu_1240_p1;
reg   [11:0] zext_ln215_40_reg_2244;
wire   [11:0] zext_ln215_43_fu_1244_p1;
reg   [11:0] zext_ln215_43_reg_2249;
wire   [0:0] icmp_ln100_fu_1248_p2;
wire   [6:0] data_num_fu_1254_p2;
reg   [6:0] data_num_reg_2258;
wire   [6:0] shl_ln103_fu_1260_p2;
reg   [6:0] shl_ln103_reg_2263;
wire   [58:0] add_ln219_1_fu_1270_p2;
reg   [58:0] add_ln219_1_reg_2268;
wire   [58:0] add_ln219_2_fu_1294_p2;
reg   [58:0] add_ln219_2_reg_2279;
reg   [511:0] gmem0_addr_1_read_reg_2290;
reg   [511:0] gmem0_addr_2_read_reg_2296;
wire   [9:0] grp_popcnt_fu_552_ap_return;
reg   [9:0] refpop_local_0_V_reg_2302;
reg    ap_enable_reg_pp1_iter5;
wire   [1023:0] ref_local_0_V_fu_1309_p3;
reg   [1023:0] ref_local_0_V_reg_2307;
wire   [1023:0] and_ln1355_fu_1315_p2;
reg   [1023:0] and_ln1355_reg_2318;
wire   [1023:0] and_ln1355_1_fu_1321_p2;
reg   [1023:0] and_ln1355_1_reg_2323;
wire   [1023:0] and_ln1355_2_fu_1327_p2;
reg   [1023:0] and_ln1355_2_reg_2328;
wire   [1023:0] and_ln1355_3_fu_1333_p2;
reg   [1023:0] and_ln1355_3_reg_2333;
wire   [1023:0] and_ln1355_4_fu_1339_p2;
reg   [1023:0] and_ln1355_4_reg_2338;
wire   [1023:0] and_ln1355_5_fu_1345_p2;
reg   [1023:0] and_ln1355_5_reg_2343;
wire   [1023:0] and_ln1355_6_fu_1351_p2;
reg   [1023:0] and_ln1355_6_reg_2348;
wire   [1023:0] and_ln1355_7_fu_1357_p2;
reg   [1023:0] and_ln1355_7_reg_2353;
wire   [10:0] refpop_local_0_V_1_fu_1370_p2;
reg   [10:0] refpop_local_0_V_1_reg_2358;
wire   [1023:0] and_ln1355_8_fu_1376_p2;
reg   [1023:0] and_ln1355_8_reg_2363;
wire   [1023:0] and_ln1355_9_fu_1381_p2;
reg   [1023:0] and_ln1355_9_reg_2368;
wire   [1023:0] and_ln1355_10_fu_1386_p2;
reg   [1023:0] and_ln1355_10_reg_2373;
wire   [1023:0] and_ln1355_11_fu_1391_p2;
reg   [1023:0] and_ln1355_11_reg_2378;
wire   [1023:0] and_ln1355_12_fu_1396_p2;
reg   [1023:0] and_ln1355_12_reg_2383;
wire   [1023:0] and_ln1355_13_fu_1401_p2;
reg   [1023:0] and_ln1355_13_reg_2388;
wire   [1023:0] and_ln1355_14_fu_1406_p2;
reg   [1023:0] and_ln1355_14_reg_2393;
wire   [10:0] grp_popcntdata_fu_547_ap_return;
reg   [10:0] temp_V_0_8_reg_2398;
wire   [11:0] zext_ln215_fu_1411_p1;
reg   [11:0] zext_ln215_reg_2403;
wire   [0:0] icmp_ln891_fu_1433_p2;
wire   [0:0] icmp_ln891_1_fu_1458_p2;
wire   [0:0] icmp_ln891_2_fu_1483_p2;
wire   [0:0] icmp_ln891_3_fu_1508_p2;
wire   [0:0] icmp_ln891_4_fu_1533_p2;
wire   [0:0] icmp_ln891_5_fu_1558_p2;
wire   [0:0] icmp_ln891_6_fu_1583_p2;
wire   [0:0] icmp_ln891_7_fu_1607_p2;
wire   [0:0] icmp_ln891_8_fu_1697_p2;
wire   [0:0] icmp_ln891_9_fu_1721_p2;
wire   [0:0] icmp_ln891_10_fu_1745_p2;
wire   [0:0] icmp_ln891_11_fu_1769_p2;
wire   [0:0] icmp_ln891_12_fu_1793_p2;
wire   [0:0] icmp_ln891_13_fu_1817_p2;
wire   [0:0] icmp_ln891_14_fu_1841_p2;
wire    ap_CS_fsm_state9;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state10;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_block_pp1_stage0_subdone;
reg    ap_condition_pp1_exit_iter0_state15;
reg    ap_block_pp1_stage1_subdone;
reg    ap_enable_reg_pp1_iter2;
reg    ap_enable_reg_pp1_iter3;
reg   [1023:0] grp_popcntdata_fu_512_x_V;
reg    grp_popcntdata_fu_512_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call39;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call39;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call39;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call39;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call39;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call39;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call39;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call39;
reg    ap_block_pp1_stage1_11001_ignoreCallOp381;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call39;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call39;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call39;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call39;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call39;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call39;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call39;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call39;
reg    ap_block_pp1_stage0_11001_ignoreCallOp396;
reg   [1023:0] grp_popcntdata_fu_517_x_V;
reg    grp_popcntdata_fu_517_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call49;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call49;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call49;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call49;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call49;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call49;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call49;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call49;
reg    ap_block_pp1_stage1_11001_ignoreCallOp382;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call49;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call49;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call49;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call49;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call49;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call49;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call49;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call49;
reg    ap_block_pp1_stage0_11001_ignoreCallOp397;
reg   [1023:0] grp_popcntdata_fu_522_x_V;
reg    grp_popcntdata_fu_522_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call57;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call57;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call57;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call57;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call57;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call57;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call57;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call57;
reg    ap_block_pp1_stage1_11001_ignoreCallOp383;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call57;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call57;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call57;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call57;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call57;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call57;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call57;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call57;
reg    ap_block_pp1_stage0_11001_ignoreCallOp398;
reg   [1023:0] grp_popcntdata_fu_527_x_V;
reg    grp_popcntdata_fu_527_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call65;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call65;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call65;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call65;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call65;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call65;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call65;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call65;
reg    ap_block_pp1_stage1_11001_ignoreCallOp384;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call65;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call65;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call65;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call65;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call65;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call65;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call65;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call65;
reg    ap_block_pp1_stage0_11001_ignoreCallOp399;
reg   [1023:0] grp_popcntdata_fu_532_x_V;
reg    grp_popcntdata_fu_532_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call73;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call73;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call73;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call73;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call73;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call73;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call73;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call73;
reg    ap_block_pp1_stage1_11001_ignoreCallOp385;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call73;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call73;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call73;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call73;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call73;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call73;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call73;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call73;
reg    ap_block_pp1_stage0_11001_ignoreCallOp400;
reg   [1023:0] grp_popcntdata_fu_537_x_V;
reg    grp_popcntdata_fu_537_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call81;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call81;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call81;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call81;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call81;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call81;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call81;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call81;
reg    ap_block_pp1_stage1_11001_ignoreCallOp386;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call81;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call81;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call81;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call81;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call81;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call81;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call81;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call81;
reg    ap_block_pp1_stage0_11001_ignoreCallOp401;
reg   [1023:0] grp_popcntdata_fu_542_x_V;
reg    grp_popcntdata_fu_542_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call89;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call89;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call89;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call89;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call89;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call89;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call89;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call89;
reg    ap_block_pp1_stage1_11001_ignoreCallOp387;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call89;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call89;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call89;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call89;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call89;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call89;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call89;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call89;
reg    ap_block_pp1_stage0_11001_ignoreCallOp402;
reg    grp_popcntdata_fu_547_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call97;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call97;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call97;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call97;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call97;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call97;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call97;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call97;
reg    ap_block_pp1_stage1_11001_ignoreCallOp388;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call97;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call97;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call97;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call97;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call97;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call97;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call97;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call97;
reg    ap_block_pp1_stage0_11001_ignoreCallOp403;
reg   [511:0] grp_popcnt_fu_552_x_V;
reg    grp_popcnt_fu_552_ap_ce;
wire    ap_block_state16_pp1_stage1_iter0_ignore_call25;
wire    ap_block_state18_pp1_stage1_iter1_ignore_call25;
wire    ap_block_state20_pp1_stage1_iter2_ignore_call25;
wire    ap_block_state22_pp1_stage1_iter3_ignore_call25;
reg    ap_block_state24_pp1_stage1_iter4_ignore_call25;
wire    ap_block_state26_pp1_stage1_iter5_ignore_call25;
wire    ap_block_state28_pp1_stage1_iter6_ignore_call25;
reg    ap_block_state30_pp1_stage1_iter7_ignore_call25;
reg    ap_block_pp1_stage1_11001_ignoreCallOp349;
wire    ap_block_state15_pp1_stage0_iter0_ignore_call25;
wire    ap_block_state17_pp1_stage0_iter1_ignore_call25;
wire    ap_block_state19_pp1_stage0_iter2_ignore_call25;
wire    ap_block_state21_pp1_stage0_iter3_ignore_call25;
reg    ap_block_state23_pp1_stage0_iter4_ignore_call25;
wire    ap_block_state25_pp1_stage0_iter5_ignore_call25;
wire    ap_block_state27_pp1_stage0_iter6_ignore_call25;
reg    ap_block_state29_pp1_stage0_iter7_ignore_call25;
reg    ap_block_pp1_stage0_11001_ignoreCallOp359;
wire    ap_block_state10_pp0_stage0_iter0_ignore_call1;
reg    ap_block_state11_pp0_stage0_iter1_ignore_call1;
wire    ap_block_state12_pp0_stage0_iter2_ignore_call1;
wire    ap_block_state13_pp0_stage0_iter3_ignore_call1;
reg    ap_block_pp0_stage0_11001_ignoreCallOp141;
reg   [2:0] cmpr_chunk_num_0_reg_479;
wire    ap_CS_fsm_state31;
reg   [6:0] ap_phi_mux_data_num_0_phi_fu_505_p4;
wire   [63:0] zext_ln219_1_fu_724_p1;
wire   [63:0] zext_ln219_3_fu_1275_p1;
wire   [63:0] zext_ln219_5_fu_1299_p1;
reg   [1023:0] cmpr_local_15_V_fu_204;
wire   [1023:0] cmpr_local_0_V_fu_760_p1;
wire   [1023:0] cmpr_local_0_V_2_fu_887_p3;
reg   [1023:0] cmpr_local_15_V_1_fu_208;
reg   [1023:0] cmpr_local_15_V_2_fu_212;
reg   [1023:0] cmpr_local_15_V_3_fu_216;
reg   [1023:0] cmpr_local_15_V_4_fu_220;
reg   [1023:0] cmpr_local_15_V_5_fu_224;
reg   [1023:0] cmpr_local_15_V_6_fu_228;
reg   [1023:0] cmpr_local_15_V_7_fu_232;
reg   [1023:0] cmpr_local_15_V_8_fu_236;
reg   [1023:0] cmpr_local_15_V_9_fu_240;
reg   [1023:0] cmpr_local_15_V_10_fu_244;
reg   [1023:0] cmpr_local_15_V_11_fu_248;
reg   [1023:0] cmpr_local_15_V_12_fu_252;
reg   [1023:0] cmpr_local_15_V_13_fu_256;
reg   [1023:0] cmpr_local_15_V_14_fu_260;
reg   [1023:0] cmpr_local_15_V_15_fu_264;
reg   [10:0] cmprpop_local_15_V_fu_268;
wire   [10:0] cmprpop_local_0_V_fu_974_p1;
wire   [10:0] cmprpop_local_0_V_1_fu_1102_p2;
reg   [10:0] cmprpop_local_15_V_1_fu_272;
reg   [10:0] cmprpop_local_15_V_2_fu_276;
reg   [10:0] cmprpop_local_15_V_3_fu_280;
reg   [10:0] cmprpop_local_15_V_4_fu_284;
reg   [10:0] cmprpop_local_15_V_5_fu_288;
reg   [10:0] cmprpop_local_15_V_6_fu_292;
reg   [10:0] cmprpop_local_15_V_7_fu_296;
reg   [10:0] cmprpop_local_15_V_8_fu_300;
reg   [10:0] cmprpop_local_15_V_9_fu_304;
reg   [10:0] cmprpop_local_15_V_10_fu_308;
reg   [10:0] cmprpop_local_15_V_11_fu_312;
reg   [10:0] cmprpop_local_15_V_12_fu_316;
reg   [10:0] cmprpop_local_15_V_13_fu_320;
reg   [10:0] cmprpop_local_15_V_14_fu_324;
reg   [10:0] cmprpop_local_15_V_15_fu_328;
reg    ap_block_pp1_stage0_01001;
reg    ap_block_pp1_stage1_01001;
wire   [57:0] tmp_3_fu_675_p4;
wire   [1:0] trunc_ln98_fu_701_p1;
wire   [7:0] or_ln_fu_705_p4;
wire   [58:0] zext_ln219_fu_715_p1;
wire   [1023:0] p_Val2_s_fu_846_p18;
wire   [511:0] data_local_temp_V_fu_883_p1;
wire   [10:0] tmp_4_fu_1061_p18;
wire   [10:0] zext_ln700_2_fu_1098_p1;
wire   [58:0] zext_ln219_2_fu_1266_p1;
wire   [6:0] or_ln219_fu_1285_p2;
wire   [58:0] zext_ln219_4_fu_1290_p1;
wire   [10:0] zext_ln700_1_fu_1366_p1;
wire   [10:0] zext_ln700_fu_1363_p1;
wire   [11:0] add_ln1353_fu_1414_p2;
wire   [12:0] zext_ln215_2_fu_1419_p1;
wire   [12:0] zext_ln215_3_fu_1423_p1;
wire   [12:0] sub_ln1354_fu_1427_p2;
wire   [11:0] add_ln1353_1_fu_1439_p2;
wire   [12:0] zext_ln215_5_fu_1444_p1;
wire   [12:0] zext_ln215_6_fu_1448_p1;
wire   [12:0] sub_ln1354_1_fu_1452_p2;
wire   [11:0] add_ln1353_2_fu_1464_p2;
wire   [12:0] zext_ln215_8_fu_1469_p1;
wire   [12:0] zext_ln215_9_fu_1473_p1;
wire   [12:0] sub_ln1354_2_fu_1477_p2;
wire   [11:0] add_ln1353_3_fu_1489_p2;
wire   [12:0] zext_ln215_11_fu_1494_p1;
wire   [12:0] zext_ln215_12_fu_1498_p1;
wire   [12:0] sub_ln1354_3_fu_1502_p2;
wire   [11:0] add_ln1353_4_fu_1514_p2;
wire   [12:0] zext_ln215_14_fu_1519_p1;
wire   [12:0] zext_ln215_15_fu_1523_p1;
wire   [12:0] sub_ln1354_4_fu_1527_p2;
wire   [11:0] add_ln1353_5_fu_1539_p2;
wire   [12:0] zext_ln215_17_fu_1544_p1;
wire   [12:0] zext_ln215_18_fu_1548_p1;
wire   [12:0] sub_ln1354_5_fu_1552_p2;
wire   [11:0] add_ln1353_6_fu_1564_p2;
wire   [12:0] zext_ln215_20_fu_1569_p1;
wire   [12:0] zext_ln215_21_fu_1573_p1;
wire   [12:0] sub_ln1354_6_fu_1577_p2;
wire   [11:0] add_ln1353_7_fu_1589_p2;
wire   [12:0] zext_ln215_23_fu_1594_p1;
wire   [12:0] zext_ln215_24_fu_1598_p1;
wire   [12:0] sub_ln1354_7_fu_1601_p2;
wire   [0:0] result_local_1_V_fu_1613_p2;
wire   [11:0] add_ln1353_8_fu_1679_p2;
wire   [12:0] zext_ln215_26_fu_1683_p1;
wire   [12:0] zext_ln215_27_fu_1687_p1;
wire   [12:0] sub_ln1354_8_fu_1691_p2;
wire   [11:0] add_ln1353_9_fu_1703_p2;
wire   [12:0] zext_ln215_29_fu_1707_p1;
wire   [12:0] zext_ln215_30_fu_1711_p1;
wire   [12:0] sub_ln1354_9_fu_1715_p2;
wire   [11:0] add_ln1353_10_fu_1727_p2;
wire   [12:0] zext_ln215_32_fu_1731_p1;
wire   [12:0] zext_ln215_33_fu_1735_p1;
wire   [12:0] sub_ln1354_10_fu_1739_p2;
wire   [11:0] add_ln1353_11_fu_1751_p2;
wire   [12:0] zext_ln215_35_fu_1755_p1;
wire   [12:0] zext_ln215_36_fu_1759_p1;
wire   [12:0] sub_ln1354_11_fu_1763_p2;
wire   [11:0] add_ln1353_12_fu_1775_p2;
wire   [12:0] zext_ln215_38_fu_1779_p1;
wire   [12:0] zext_ln215_39_fu_1783_p1;
wire   [12:0] sub_ln1354_12_fu_1787_p2;
wire   [11:0] add_ln1353_13_fu_1799_p2;
wire   [12:0] zext_ln215_41_fu_1803_p1;
wire   [12:0] zext_ln215_42_fu_1807_p1;
wire   [12:0] sub_ln1354_13_fu_1811_p2;
wire   [11:0] add_ln1353_14_fu_1823_p2;
wire   [12:0] zext_ln215_44_fu_1827_p1;
wire   [12:0] zext_ln215_45_fu_1831_p1;
wire   [12:0] sub_ln1354_14_fu_1835_p2;
reg   [13:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_condition_2092;
reg    ap_condition_2095;
reg    ap_condition_2098;
reg    ap_condition_2101;
reg    ap_condition_2104;
reg    ap_condition_2107;
reg    ap_condition_2110;
reg    ap_condition_2113;
reg    ap_condition_2116;
reg    ap_condition_2119;
reg    ap_condition_2122;
reg    ap_condition_2125;
reg    ap_condition_2128;
reg    ap_condition_2131;
reg    ap_condition_2134;
reg    ap_condition_2137;
reg    ap_condition_2140;
reg    ap_condition_2143;
reg    ap_condition_2146;
reg    ap_condition_2149;
reg    ap_condition_2152;
reg    ap_condition_2155;
reg    ap_condition_2158;
reg    ap_condition_2161;
reg    ap_condition_2164;
reg    ap_condition_2167;
reg    ap_condition_2170;
reg    ap_condition_2173;
reg    ap_condition_2176;
reg    ap_condition_2179;
reg    ap_condition_2182;
reg    ap_condition_2185;

// power-on initialization
initial begin
#0 ap_rst_reg_2 = 1'b1;
#0 ap_rst_reg_1 = 1'b1;
#0 ap_rst_n_inv = 1'b1;
#0 ap_CS_fsm = 14'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter4 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter7 = 1'b0;
#0 ap_enable_reg_pp1_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp1_iter2 = 1'b0;
#0 ap_enable_reg_pp1_iter3 = 1'b0;
end

tancalc_tancalc_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
tancalc_control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .input_V(input_V)
);

tancalc_tancalc_gmem0_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 512 ),
    .USER_AW( 64 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ))
tancalc_gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(gmem0_ARVALID),
    .I_ARREADY(gmem0_ARREADY),
    .I_ARADDR(gmem0_ARADDR),
    .I_ARID(1'd0),
    .I_ARLEN(gmem0_ARLEN),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(gmem0_RVALID),
    .I_RREADY(gmem0_RREADY),
    .I_RDATA(gmem0_RDATA),
    .I_RID(gmem0_RID),
    .I_RUSER(gmem0_RUSER),
    .I_RRESP(gmem0_RRESP),
    .I_RLAST(gmem0_RLAST),
    .I_AWVALID(1'b0),
    .I_AWREADY(gmem0_AWREADY),
    .I_AWADDR(64'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd0),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(1'b0),
    .I_WREADY(gmem0_WREADY),
    .I_WDATA(512'd0),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(64'd0),
    .I_BVALID(gmem0_BVALID),
    .I_BREADY(1'b0),
    .I_BRESP(gmem0_BRESP),
    .I_BID(gmem0_BID),
    .I_BUSER(gmem0_BUSER)
);

tancalc_popcntdata grp_popcntdata_fu_512(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_512_x_V),
    .ap_return(grp_popcntdata_fu_512_ap_return),
    .ap_ce(grp_popcntdata_fu_512_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_517(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_517_x_V),
    .ap_return(grp_popcntdata_fu_517_ap_return),
    .ap_ce(grp_popcntdata_fu_517_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_522(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_522_x_V),
    .ap_return(grp_popcntdata_fu_522_ap_return),
    .ap_ce(grp_popcntdata_fu_522_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_527(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_527_x_V),
    .ap_return(grp_popcntdata_fu_527_ap_return),
    .ap_ce(grp_popcntdata_fu_527_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_532_x_V),
    .ap_return(grp_popcntdata_fu_532_ap_return),
    .ap_ce(grp_popcntdata_fu_532_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_537(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_537_x_V),
    .ap_return(grp_popcntdata_fu_537_ap_return),
    .ap_ce(grp_popcntdata_fu_537_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_542(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcntdata_fu_542_x_V),
    .ap_return(grp_popcntdata_fu_542_ap_return),
    .ap_ce(grp_popcntdata_fu_542_ap_ce)
);

tancalc_popcntdata grp_popcntdata_fu_547(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(and_ln1355_7_reg_2353),
    .ap_return(grp_popcntdata_fu_547_ap_return),
    .ap_ce(grp_popcntdata_fu_547_ap_ce)
);

tancalc_popcnt grp_popcnt_fu_552(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .x_V(grp_popcnt_fu_552_x_V),
    .ap_return(grp_popcnt_fu_552_ap_return),
    .ap_ce(grp_popcnt_fu_552_ap_ce)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U3(
    .din0(cmpr_local_15_V_fu_204),
    .din1(cmpr_local_15_V_1_fu_208),
    .din2(cmpr_local_15_V_2_fu_212),
    .din3(cmpr_local_15_V_3_fu_216),
    .din4(cmpr_local_15_V_4_fu_220),
    .din5(cmpr_local_15_V_5_fu_224),
    .din6(cmpr_local_15_V_6_fu_228),
    .din7(cmpr_local_15_V_7_fu_232),
    .din8(cmpr_local_15_V_8_fu_236),
    .din9(cmpr_local_15_V_9_fu_240),
    .din10(cmpr_local_15_V_10_fu_244),
    .din11(cmpr_local_15_V_11_fu_248),
    .din12(cmpr_local_15_V_12_fu_252),
    .din13(cmpr_local_15_V_13_fu_256),
    .din14(cmpr_local_15_V_14_fu_260),
    .din15(cmpr_local_15_V_15_fu_264),
    .din16(trunc_ln29_1_reg_2166_pp0_iter1_reg),
    .dout(p_Val2_s_fu_846_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U4(
    .din0(cmprpop_local_15_V_fu_268),
    .din1(cmprpop_local_15_V_1_fu_272),
    .din2(cmprpop_local_15_V_2_fu_276),
    .din3(cmprpop_local_15_V_3_fu_280),
    .din4(cmprpop_local_15_V_4_fu_284),
    .din5(cmprpop_local_15_V_5_fu_288),
    .din6(cmprpop_local_15_V_6_fu_292),
    .din7(cmprpop_local_15_V_7_fu_296),
    .din8(cmprpop_local_15_V_8_fu_300),
    .din9(cmprpop_local_15_V_9_fu_304),
    .din10(cmprpop_local_15_V_10_fu_308),
    .din11(cmprpop_local_15_V_11_fu_312),
    .din12(cmprpop_local_15_V_12_fu_316),
    .din13(cmprpop_local_15_V_13_fu_320),
    .din14(cmprpop_local_15_V_14_fu_324),
    .din15(cmprpop_local_15_V_15_fu_328),
    .din16(trunc_ln29_1_reg_2166_pp0_iter2_reg),
    .dout(tmp_4_fu_1061_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state10) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state10)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state10);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if ((1'b1 == ap_CS_fsm_state9)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage0_subdone) & (1'b1 == ap_condition_pp1_exit_iter0_state15) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter3 <= ap_enable_reg_pp1_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter4 <= ap_enable_reg_pp1_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter5 <= ap_enable_reg_pp1_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter6 <= ap_enable_reg_pp1_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_enable_reg_pp1_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp1_stage1_subdone) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
            ap_enable_reg_pp1_iter7 <= ap_enable_reg_pp1_iter6;
        end else if ((1'b1 == ap_CS_fsm_state14)) begin
            ap_enable_reg_pp1_iter7 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    ap_rst_n_inv <= ap_rst_reg_1;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_1 <= ap_rst_reg_2;
end

always @ (posedge ap_clk) begin
    ap_rst_reg_2 <= ~ap_rst_n;
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        cmpr_chunk_num_0_reg_479 <= cmpr_chunk_num_reg_2137;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmpr_chunk_num_0_reg_479 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2092)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_10_fu_244 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_10_fu_244 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2095)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_11_fu_248 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_11_fu_248 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2098)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_12_fu_252 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_12_fu_252 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2101)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_13_fu_256 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_13_fu_256 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2104)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_14_fu_260 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_14_fu_260 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2107)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_15_fu_264 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_15_fu_264 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2110)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_1_fu_208 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_1_fu_208 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2113)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_2_fu_212 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_2_fu_212 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2116)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_3_fu_216 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_3_fu_216 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2119)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_4_fu_220 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_4_fu_220 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2122)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_5_fu_224 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_5_fu_224 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2125)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_6_fu_228 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_6_fu_228 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2128)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_7_fu_232 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_7_fu_232 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2131)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_8_fu_236 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_8_fu_236 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2134)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_9_fu_240 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_9_fu_240 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2137)) begin
        if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1)) begin
            cmpr_local_15_V_fu_204 <= cmpr_local_0_V_2_fu_887_p3;
        end else if ((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0)) begin
            cmpr_local_15_V_fu_204 <= cmpr_local_0_V_fu_760_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2140)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_10_fu_308 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_10_fu_308 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2143)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_11_fu_312 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_11_fu_312 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2146)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_12_fu_316 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_12_fu_316 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2149)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_13_fu_320 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_13_fu_320 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2152)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_14_fu_324 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_14_fu_324 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2155)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_15_fu_328 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_15_fu_328 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2158)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_1_fu_272 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_1_fu_272 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2161)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_2_fu_276 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_2_fu_276 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2164)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_3_fu_280 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_3_fu_280 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2167)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_4_fu_284 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_4_fu_284 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2170)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_5_fu_288 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_5_fu_288 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2173)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_6_fu_292 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_6_fu_292 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2176)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_7_fu_296 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_7_fu_296 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2179)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_8_fu_300 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_8_fu_300 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2182)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_9_fu_304 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_9_fu_304 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_2185)) begin
        if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd1)) begin
            cmprpop_local_15_V_fu_268 <= cmprpop_local_0_V_1_fu_1102_p2;
        end else if ((trunc_ln27_reg_2162_pp0_iter2_reg == 1'd0)) begin
            cmprpop_local_15_V_fu_268 <= cmprpop_local_0_V_fu_974_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        data_num_0_reg_501 <= 7'd0;
    end else if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln100_reg_2254 == 1'd0))) begin
        data_num_0_reg_501 <= data_num_reg_2258;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_734_p2 == 1'd0))) begin
        data_part_num_0_i23_reg_490 <= data_part_num_fu_740_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        data_part_num_0_i23_reg_490 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln100_fu_1248_p2 == 1'd0))) begin
        add_ln219_1_reg_2268 <= add_ln219_1_fu_1270_p2;
        shl_ln103_reg_2263[6 : 1] <= shl_ln103_fu_1260_p2[6 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln100_reg_2254 == 1'd0))) begin
        add_ln219_2_reg_2279 <= add_ln219_2_fu_1294_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln97_fu_689_p2 == 1'd0))) begin
        add_ln219_reg_2142 <= add_ln219_fu_719_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
        and_ln1355_10_reg_2373 <= and_ln1355_10_fu_1386_p2;
        and_ln1355_11_reg_2378 <= and_ln1355_11_fu_1391_p2;
        and_ln1355_12_reg_2383 <= and_ln1355_12_fu_1396_p2;
        and_ln1355_13_reg_2388 <= and_ln1355_13_fu_1401_p2;
        and_ln1355_14_reg_2393 <= and_ln1355_14_fu_1406_p2;
        and_ln1355_8_reg_2363 <= and_ln1355_8_fu_1376_p2;
        and_ln1355_9_reg_2368 <= and_ln1355_9_fu_1381_p2;
        gmem0_addr_2_read_reg_2296 <= gmem0_RDATA;
        icmp_ln891_1_reg_2419 <= icmp_ln891_1_fu_1458_p2;
        icmp_ln891_2_reg_2424 <= icmp_ln891_2_fu_1483_p2;
        icmp_ln891_3_reg_2429 <= icmp_ln891_3_fu_1508_p2;
        icmp_ln891_4_reg_2434 <= icmp_ln891_4_fu_1533_p2;
        icmp_ln891_5_reg_2439 <= icmp_ln891_5_fu_1558_p2;
        icmp_ln891_6_reg_2444 <= icmp_ln891_6_fu_1583_p2;
        icmp_ln891_7_reg_2449 <= icmp_ln891_7_fu_1607_p2;
        icmp_ln891_reg_2414 <= icmp_ln891_fu_1433_p2;
        refpop_local_0_V_1_reg_2358 <= refpop_local_0_V_1_fu_1370_p2;
        zext_ln215_reg_2403[10 : 0] <= zext_ln215_fu_1411_p1[10 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        and_ln1355_1_reg_2323 <= and_ln1355_1_fu_1321_p2;
        and_ln1355_2_reg_2328 <= and_ln1355_2_fu_1327_p2;
        and_ln1355_3_reg_2333 <= and_ln1355_3_fu_1333_p2;
        and_ln1355_4_reg_2338 <= and_ln1355_4_fu_1339_p2;
        and_ln1355_5_reg_2343 <= and_ln1355_5_fu_1345_p2;
        and_ln1355_6_reg_2348 <= and_ln1355_6_fu_1351_p2;
        and_ln1355_7_reg_2353 <= and_ln1355_7_fu_1357_p2;
        and_ln1355_reg_2318 <= and_ln1355_fu_1315_p2;
        gmem0_addr_1_read_reg_2290 <= gmem0_RDATA;
        icmp_ln100_reg_2254 <= icmp_ln100_fu_1248_p2;
        icmp_ln891_10_reg_2464 <= icmp_ln891_10_fu_1745_p2;
        icmp_ln891_11_reg_2469 <= icmp_ln891_11_fu_1769_p2;
        icmp_ln891_12_reg_2474 <= icmp_ln891_12_fu_1793_p2;
        icmp_ln891_13_reg_2479 <= icmp_ln891_13_fu_1817_p2;
        icmp_ln891_14_reg_2484 <= icmp_ln891_14_fu_1841_p2;
        icmp_ln891_8_reg_2454 <= icmp_ln891_8_fu_1697_p2;
        icmp_ln891_9_reg_2459 <= icmp_ln891_9_fu_1721_p2;
        ref_local_0_V_reg_2307 <= ref_local_0_V_fu_1309_p3;
        temp_V_0_8_reg_2398 <= grp_popcntdata_fu_547_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cmpr_chunk_num_reg_2137 <= cmpr_chunk_num_fu_695_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (1'b1 == ap_CS_fsm_pp1_stage0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
        data_num_reg_2258 <= data_num_fu_1254_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_cast_reg_2127[57 : 0] <= p_cast_fu_685_p1[57 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        refpop_local_0_V_reg_2302 <= grp_popcnt_fu_552_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        reg_647 <= grp_popcntdata_fu_512_ap_return;
        reg_651 <= grp_popcntdata_fu_517_ap_return;
        reg_655 <= grp_popcntdata_fu_522_ap_return;
        reg_659 <= grp_popcntdata_fu_527_ap_return;
        reg_663 <= grp_popcntdata_fu_532_ap_return;
        reg_667 <= grp_popcntdata_fu_537_ap_return;
        reg_671 <= grp_popcntdata_fu_542_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_input_V_reg_2172 <= gmem0_RDATA;
        trunc_ln27_reg_2162_pp0_iter1_reg <= trunc_ln27_reg_2162;
        trunc_ln29_1_reg_2166_pp0_iter1_reg <= trunc_ln29_1_reg_2166;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln27_fu_734_p2 == 1'd0))) begin
        trunc_ln27_reg_2162 <= trunc_ln27_fu_746_p1;
        trunc_ln29_1_reg_2166 <= {{data_part_num_0_i23_reg_490[4:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        trunc_ln27_reg_2162_pp0_iter2_reg <= trunc_ln27_reg_2162_pp0_iter1_reg;
        trunc_ln29_1_reg_2166_pp0_iter2_reg <= trunc_ln29_1_reg_2166_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        zext_ln215_10_reg_2194[10 : 0] <= zext_ln215_10_fu_1200_p1[10 : 0];
        zext_ln215_13_reg_2199[10 : 0] <= zext_ln215_13_fu_1204_p1[10 : 0];
        zext_ln215_16_reg_2204[10 : 0] <= zext_ln215_16_fu_1208_p1[10 : 0];
        zext_ln215_19_reg_2209[10 : 0] <= zext_ln215_19_fu_1212_p1[10 : 0];
        zext_ln215_1_reg_2179[10 : 0] <= zext_ln215_1_fu_1188_p1[10 : 0];
        zext_ln215_22_reg_2214[10 : 0] <= zext_ln215_22_fu_1216_p1[10 : 0];
        zext_ln215_25_reg_2219[10 : 0] <= zext_ln215_25_fu_1220_p1[10 : 0];
        zext_ln215_28_reg_2224[10 : 0] <= zext_ln215_28_fu_1224_p1[10 : 0];
        zext_ln215_31_reg_2229[10 : 0] <= zext_ln215_31_fu_1228_p1[10 : 0];
        zext_ln215_34_reg_2234[10 : 0] <= zext_ln215_34_fu_1232_p1[10 : 0];
        zext_ln215_37_reg_2239[10 : 0] <= zext_ln215_37_fu_1236_p1[10 : 0];
        zext_ln215_40_reg_2244[10 : 0] <= zext_ln215_40_fu_1240_p1[10 : 0];
        zext_ln215_43_reg_2249[10 : 0] <= zext_ln215_43_fu_1244_p1[10 : 0];
        zext_ln215_4_reg_2184[10 : 0] <= zext_ln215_4_fu_1192_p1[10 : 0];
        zext_ln215_7_reg_2189[10 : 0] <= zext_ln215_7_fu_1196_p1[10 : 0];
    end
end

always @ (*) begin
    if ((icmp_ln27_fu_734_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state10 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln100_fu_1248_p2 == 1'd1)) begin
        ap_condition_pp1_exit_iter0_state15 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state15 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln97_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter3 == 1'b0) & (ap_enable_reg_pp1_iter2 == 1'b0) & (ap_enable_reg_pp1_iter5 == 1'b0) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln100_reg_2254 == 1'd0))) begin
        ap_phi_mux_data_num_0_phi_fu_505_p4 = data_num_reg_2258;
    end else begin
        ap_phi_mux_data_num_0_phi_fu_505_p4 = data_num_0_reg_501;
    end
end

always @ (*) begin
    if (((icmp_ln97_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        gmem0_ARADDR = zext_ln219_5_fu_1299_p1;
    end else if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln100_reg_2254 == 1'd0))) begin
        gmem0_ARADDR = zext_ln219_3_fu_1275_p1;
    end else if (((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_ARADDR = zext_ln219_1_fu_724_p1;
    end else begin
        gmem0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln100_reg_2254 == 1'd0)))) begin
        gmem0_ARLEN = 32'd1;
    end else if (((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        gmem0_ARLEN = 32'd32;
    end else begin
        gmem0_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln100_reg_2254 == 1'd0)) | ((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        gmem0_ARVALID = 1'b1;
    end else begin
        gmem0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        gmem0_RREADY = 1'b1;
    end else begin
        gmem0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_enable_reg_pp1_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln100_reg_2254 == 1'd0) & (1'b0 == ap_block_pp1_stage1)))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0)) | ((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp359) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp349) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp141) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_popcnt_fu_552_ap_ce = 1'b1;
    end else begin
        grp_popcnt_fu_552_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcnt_fu_552_x_V = gmem0_addr_2_read_reg_2296;
    end else if (((ap_enable_reg_pp1_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcnt_fu_552_x_V = gmem0_addr_1_read_reg_2290;
    end else if ((((trunc_ln27_reg_2162_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (trunc_ln27_reg_2162_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0)))) begin
        grp_popcnt_fu_552_x_V = temp_input_V_reg_2172;
    end else begin
        grp_popcnt_fu_552_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_512_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_512_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_512_x_V = and_ln1355_8_reg_2363;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_512_x_V = and_ln1355_reg_2318;
    end else begin
        grp_popcntdata_fu_512_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_517_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_517_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_517_x_V = and_ln1355_9_reg_2368;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_517_x_V = and_ln1355_1_reg_2323;
    end else begin
        grp_popcntdata_fu_517_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_522_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_522_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_522_x_V = and_ln1355_10_reg_2373;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_522_x_V = and_ln1355_2_reg_2328;
    end else begin
        grp_popcntdata_fu_522_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_527_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_527_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_527_x_V = and_ln1355_11_reg_2378;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_527_x_V = and_ln1355_3_reg_2333;
    end else begin
        grp_popcntdata_fu_527_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_532_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_532_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_532_x_V = and_ln1355_12_reg_2383;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_532_x_V = and_ln1355_4_reg_2338;
    end else begin
        grp_popcntdata_fu_532_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_537_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_537_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_537_x_V = and_ln1355_13_reg_2388;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_537_x_V = and_ln1355_5_reg_2343;
    end else begin
        grp_popcntdata_fu_537_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_542_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_542_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0))) begin
        grp_popcntdata_fu_542_x_V = and_ln1355_14_reg_2393;
    end else if (((ap_enable_reg_pp1_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'b0 == ap_block_pp1_stage1))) begin
        grp_popcntdata_fu_542_x_V = and_ln1355_6_reg_2348;
    end else begin
        grp_popcntdata_fu_542_x_V = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp1_stage0_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((1'b0 == ap_block_pp1_stage1_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp1_stage1)))) begin
        grp_popcntdata_fu_547_ap_ce = 1'b1;
    end else begin
        grp_popcntdata_fu_547_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_9_reg_2459 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_10_V_V_blk_n = output_line_10_V_V_full_n;
    end else begin
        output_line_10_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_9_reg_2459 == 1'd0))) begin
        output_line_10_V_V_write = 1'b1;
    end else begin
        output_line_10_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_10_reg_2464 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_11_V_V_blk_n = output_line_11_V_V_full_n;
    end else begin
        output_line_11_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_10_reg_2464 == 1'd0))) begin
        output_line_11_V_V_write = 1'b1;
    end else begin
        output_line_11_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_11_reg_2469 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_12_V_V_blk_n = output_line_12_V_V_full_n;
    end else begin
        output_line_12_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_11_reg_2469 == 1'd0))) begin
        output_line_12_V_V_write = 1'b1;
    end else begin
        output_line_12_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_12_reg_2474 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_13_V_V_blk_n = output_line_13_V_V_full_n;
    end else begin
        output_line_13_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_12_reg_2474 == 1'd0))) begin
        output_line_13_V_V_write = 1'b1;
    end else begin
        output_line_13_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_13_reg_2479 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_14_V_V_blk_n = output_line_14_V_V_full_n;
    end else begin
        output_line_14_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_13_reg_2479 == 1'd0))) begin
        output_line_14_V_V_write = 1'b1;
    end else begin
        output_line_14_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_14_reg_2484 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_15_V_V_blk_n = output_line_15_V_V_full_n;
    end else begin
        output_line_15_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_14_reg_2484 == 1'd0))) begin
        output_line_15_V_V_write = 1'b1;
    end else begin
        output_line_15_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_reg_2414 == 1'd0))) begin
        output_line_1_V_V_blk_n = output_line_1_V_V_full_n;
    end else begin
        output_line_1_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_reg_2414 == 1'd0))) begin
        output_line_1_V_V_write = 1'b1;
    end else begin
        output_line_1_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_1_reg_2419 == 1'd0))) begin
        output_line_2_V_V_blk_n = output_line_2_V_V_full_n;
    end else begin
        output_line_2_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_1_reg_2419 == 1'd0))) begin
        output_line_2_V_V_write = 1'b1;
    end else begin
        output_line_2_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_2_reg_2424 == 1'd0))) begin
        output_line_3_V_V_blk_n = output_line_3_V_V_full_n;
    end else begin
        output_line_3_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_2_reg_2424 == 1'd0))) begin
        output_line_3_V_V_write = 1'b1;
    end else begin
        output_line_3_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_3_reg_2429 == 1'd0))) begin
        output_line_4_V_V_blk_n = output_line_4_V_V_full_n;
    end else begin
        output_line_4_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_3_reg_2429 == 1'd0))) begin
        output_line_4_V_V_write = 1'b1;
    end else begin
        output_line_4_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_4_reg_2434 == 1'd0))) begin
        output_line_5_V_V_blk_n = output_line_5_V_V_full_n;
    end else begin
        output_line_5_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_4_reg_2434 == 1'd0))) begin
        output_line_5_V_V_write = 1'b1;
    end else begin
        output_line_5_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_5_reg_2439 == 1'd0))) begin
        output_line_6_V_V_blk_n = output_line_6_V_V_full_n;
    end else begin
        output_line_6_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_5_reg_2439 == 1'd0))) begin
        output_line_6_V_V_write = 1'b1;
    end else begin
        output_line_6_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_6_reg_2444 == 1'd0))) begin
        output_line_7_V_V_blk_n = output_line_7_V_V_full_n;
    end else begin
        output_line_7_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_6_reg_2444 == 1'd0))) begin
        output_line_7_V_V_write = 1'b1;
    end else begin
        output_line_7_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b0 == ap_block_pp1_stage0) & (icmp_ln891_7_reg_2449 == 1'd0))) begin
        output_line_8_V_V_blk_n = output_line_8_V_V_full_n;
    end else begin
        output_line_8_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage0_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (icmp_ln891_7_reg_2449 == 1'd0))) begin
        output_line_8_V_V_write = 1'b1;
    end else begin
        output_line_8_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_8_reg_2454 == 1'd0) & (1'b0 == ap_block_pp1_stage1))) begin
        output_line_9_V_V_blk_n = output_line_9_V_V_full_n;
    end else begin
        output_line_9_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp1_stage1_11001) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (icmp_ln891_8_reg_2454 == 1'd0))) begin
        output_line_9_V_V_write = 1'b1;
    end else begin
        output_line_9_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln97_fu_689_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((gmem0_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln27_fu_734_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln27_fu_734_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_pp1_stage0;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((~((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln100_fu_1248_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1)) & (1'b0 == ap_block_pp1_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else if (((1'b0 == ap_block_pp1_stage0_subdone) & (icmp_ln100_fu_1248_p2 == 1'd1) & (ap_enable_reg_pp1_iter1 == 1'b0) & (ap_enable_reg_pp1_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((~((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1)) & (1'b0 == ap_block_pp1_stage1_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else if (((1'b0 == ap_block_pp1_stage1_subdone) & (ap_enable_reg_pp1_iter6 == 1'b0) & (ap_enable_reg_pp1_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp1_stage1))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_10_fu_1727_p2 = (zext_ln215_31_reg_2229 + zext_ln215_reg_2403);

assign add_ln1353_11_fu_1751_p2 = (zext_ln215_34_reg_2234 + zext_ln215_reg_2403);

assign add_ln1353_12_fu_1775_p2 = (zext_ln215_37_reg_2239 + zext_ln215_reg_2403);

assign add_ln1353_13_fu_1799_p2 = (zext_ln215_40_reg_2244 + zext_ln215_reg_2403);

assign add_ln1353_14_fu_1823_p2 = (zext_ln215_43_reg_2249 + zext_ln215_reg_2403);

assign add_ln1353_1_fu_1439_p2 = (zext_ln215_4_reg_2184 + zext_ln215_fu_1411_p1);

assign add_ln1353_2_fu_1464_p2 = (zext_ln215_7_reg_2189 + zext_ln215_fu_1411_p1);

assign add_ln1353_3_fu_1489_p2 = (zext_ln215_10_reg_2194 + zext_ln215_fu_1411_p1);

assign add_ln1353_4_fu_1514_p2 = (zext_ln215_13_reg_2199 + zext_ln215_fu_1411_p1);

assign add_ln1353_5_fu_1539_p2 = (zext_ln215_16_reg_2204 + zext_ln215_fu_1411_p1);

assign add_ln1353_6_fu_1564_p2 = (zext_ln215_19_reg_2209 + zext_ln215_fu_1411_p1);

assign add_ln1353_7_fu_1589_p2 = (zext_ln215_22_reg_2214 + zext_ln215_fu_1411_p1);

assign add_ln1353_8_fu_1679_p2 = (zext_ln215_25_reg_2219 + zext_ln215_reg_2403);

assign add_ln1353_9_fu_1703_p2 = (zext_ln215_28_reg_2224 + zext_ln215_reg_2403);

assign add_ln1353_fu_1414_p2 = (zext_ln215_1_reg_2179 + zext_ln215_fu_1411_p1);

assign add_ln219_1_fu_1270_p2 = (p_cast_reg_2127 + zext_ln219_2_fu_1266_p1);

assign add_ln219_2_fu_1294_p2 = (p_cast_reg_2127 + zext_ln219_4_fu_1290_p1);

assign add_ln219_fu_719_p2 = (p_cast_reg_2127 + zext_ln219_fu_715_p1);

assign and_ln1355_10_fu_1386_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_11_fu_248);

assign and_ln1355_11_fu_1391_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_12_fu_252);

assign and_ln1355_12_fu_1396_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_13_fu_256);

assign and_ln1355_13_fu_1401_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_14_fu_260);

assign and_ln1355_14_fu_1406_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_15_fu_264);

assign and_ln1355_1_fu_1321_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_2_fu_212);

assign and_ln1355_2_fu_1327_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_3_fu_216);

assign and_ln1355_3_fu_1333_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_4_fu_220);

assign and_ln1355_4_fu_1339_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_5_fu_224);

assign and_ln1355_5_fu_1345_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_6_fu_228);

assign and_ln1355_6_fu_1351_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_7_fu_232);

assign and_ln1355_7_fu_1357_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_8_fu_236);

assign and_ln1355_8_fu_1376_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_9_fu_240);

assign and_ln1355_9_fu_1381_p2 = (ref_local_0_V_reg_2307 & cmpr_local_15_V_10_fu_244);

assign and_ln1355_fu_1315_p2 = (ref_local_0_V_fu_1309_p3 & cmpr_local_15_V_1_fu_208);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp141 = ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_01001 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp359 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp396 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp397 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp398 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp399 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp400 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp401 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp402 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_11001_ignoreCallOp403 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)))) | ((gmem0_ARREADY == 1'b0) & (ap_enable_reg_pp1_iter1 == 1'b1)) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp349 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp381 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp382 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp383 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp384 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp385 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp386 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp387 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001_ignoreCallOp388 = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((ap_enable_reg_pp1_iter7 == 1'b1) & (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)))) | ((gmem0_RVALID == 1'b0) & (ap_enable_reg_pp1_iter4 == 1'b1)) | ((1'b1 == ap_block_state16_io) & (ap_enable_reg_pp1_iter0 == 1'b1)));
end

assign ap_block_state10_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter0_ignore_call1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state11_pp0_stage0_iter1_ignore_call1 = (gmem0_RVALID == 1'b0);
end

assign ap_block_state12_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter2_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3_ignore_call1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp1_stage0_iter0_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state16_io = ((gmem0_ARREADY == 1'b0) & (icmp_ln100_reg_2254 == 1'd0));
end

assign ap_block_state16_pp1_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp1_stage1_iter0_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp1_stage0_iter1_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp1_stage1_iter1_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp1_stage0_iter2_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp1_stage1_iter2_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp1_stage0_iter3_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp1_stage1_iter3_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call25 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call39 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call49 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call57 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call65 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call73 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call81 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call89 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state23_pp1_stage0_iter4_ignore_call97 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call25 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call39 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call49 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call57 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call65 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call73 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call81 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call89 = (gmem0_RVALID == 1'b0);
end

always @ (*) begin
    ap_block_state24_pp1_stage1_iter4_ignore_call97 = (gmem0_RVALID == 1'b0);
end

assign ap_block_state25_pp1_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp1_stage0_iter5_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp1_stage1_iter5_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp1_stage0_iter6_ignore_call97 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call25 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call39 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call49 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call57 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call65 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call73 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call81 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call89 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp1_stage1_iter6_ignore_call97 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call25 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call39 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call49 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call57 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call65 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call73 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call81 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call89 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state29_pp1_stage0_iter7_ignore_call97 = (((output_line_8_V_V_full_n == 1'b0) & (icmp_ln891_7_reg_2449 == 1'd0)) | ((output_line_7_V_V_full_n == 1'b0) & (icmp_ln891_6_reg_2444 == 1'd0)) | ((output_line_6_V_V_full_n == 1'b0) & (icmp_ln891_5_reg_2439 == 1'd0)) | ((output_line_5_V_V_full_n == 1'b0) & (icmp_ln891_4_reg_2434 == 1'd0)) | ((output_line_4_V_V_full_n == 1'b0) & (icmp_ln891_3_reg_2429 == 1'd0)) | ((output_line_3_V_V_full_n == 1'b0) & (icmp_ln891_2_reg_2424 == 1'd0)) | ((output_line_2_V_V_full_n == 1'b0) & (icmp_ln891_1_reg_2419 == 1'd0)) | ((output_line_1_V_V_full_n == 1'b0) & (icmp_ln891_reg_2414 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call25 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call39 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call49 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call57 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call65 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call73 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call81 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call89 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_block_state30_pp1_stage1_iter7_ignore_call97 = (((output_line_15_V_V_full_n == 1'b0) & (icmp_ln891_14_reg_2484 == 1'd0)) | ((output_line_14_V_V_full_n == 1'b0) & (icmp_ln891_13_reg_2479 == 1'd0)) | ((output_line_13_V_V_full_n == 1'b0) & (icmp_ln891_12_reg_2474 == 1'd0)) | ((output_line_12_V_V_full_n == 1'b0) & (icmp_ln891_11_reg_2469 == 1'd0)) | ((output_line_11_V_V_full_n == 1'b0) & (icmp_ln891_10_reg_2464 == 1'd0)) | ((output_line_10_V_V_full_n == 1'b0) & (icmp_ln891_9_reg_2459 == 1'd0)) | ((output_line_9_V_V_full_n == 1'b0) & (icmp_ln891_8_reg_2454 == 1'd0)));
end

always @ (*) begin
    ap_condition_2092 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2095 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2098 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2101 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2104 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2107 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2110 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2113 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2116 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2119 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2122 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2125 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2128 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2131 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2134 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2137 = ((trunc_ln29_1_reg_2166_pp0_iter1_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_2140 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd10) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2143 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd11) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2146 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd12) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2149 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd13) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2152 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2155 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd15) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2158 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2161 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2164 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2167 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd4) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2170 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd5) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2173 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd6) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2176 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd7) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2179 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd8) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2182 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd9) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

always @ (*) begin
    ap_condition_2185 = ((trunc_ln29_1_reg_2166_pp0_iter2_reg == 4'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign cmpr_chunk_num_fu_695_p2 = (cmpr_chunk_num_0_reg_479 + 3'd1);

assign cmpr_local_0_V_2_fu_887_p3 = {{temp_input_V_reg_2172}, {data_local_temp_V_fu_883_p1}};

assign cmpr_local_0_V_fu_760_p1 = temp_input_V_reg_2172;

assign cmprpop_local_0_V_1_fu_1102_p2 = (tmp_4_fu_1061_p18 + zext_ln700_2_fu_1098_p1);

assign cmprpop_local_0_V_fu_974_p1 = grp_popcnt_fu_552_ap_return;

assign data_local_temp_V_fu_883_p1 = p_Val2_s_fu_846_p18[511:0];

assign data_num_fu_1254_p2 = (ap_phi_mux_data_num_0_phi_fu_505_p4 + 7'd1);

assign data_part_num_fu_740_p2 = (data_part_num_0_i23_reg_490 + 6'd1);

assign icmp_ln100_fu_1248_p2 = ((ap_phi_mux_data_num_0_phi_fu_505_p4 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln27_fu_734_p2 = ((data_part_num_0_i23_reg_490 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln891_10_fu_1745_p2 = (($signed(zext_ln215_33_fu_1735_p1) < $signed(sub_ln1354_10_fu_1739_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_11_fu_1769_p2 = (($signed(zext_ln215_36_fu_1759_p1) < $signed(sub_ln1354_11_fu_1763_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_12_fu_1793_p2 = (($signed(zext_ln215_39_fu_1783_p1) < $signed(sub_ln1354_12_fu_1787_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_13_fu_1817_p2 = (($signed(zext_ln215_42_fu_1807_p1) < $signed(sub_ln1354_13_fu_1811_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_14_fu_1841_p2 = (($signed(zext_ln215_45_fu_1831_p1) < $signed(sub_ln1354_14_fu_1835_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_1_fu_1458_p2 = (($signed(zext_ln215_6_fu_1448_p1) < $signed(sub_ln1354_1_fu_1452_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_2_fu_1483_p2 = (($signed(zext_ln215_9_fu_1473_p1) < $signed(sub_ln1354_2_fu_1477_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_3_fu_1508_p2 = (($signed(zext_ln215_12_fu_1498_p1) < $signed(sub_ln1354_3_fu_1502_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_4_fu_1533_p2 = (($signed(zext_ln215_15_fu_1523_p1) < $signed(sub_ln1354_4_fu_1527_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_5_fu_1558_p2 = (($signed(zext_ln215_18_fu_1548_p1) < $signed(sub_ln1354_5_fu_1552_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_6_fu_1583_p2 = (($signed(zext_ln215_21_fu_1573_p1) < $signed(sub_ln1354_6_fu_1577_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_7_fu_1607_p2 = (($signed(zext_ln215_24_fu_1598_p1) < $signed(sub_ln1354_7_fu_1601_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_8_fu_1697_p2 = (($signed(zext_ln215_27_fu_1687_p1) < $signed(sub_ln1354_8_fu_1691_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_9_fu_1721_p2 = (($signed(zext_ln215_30_fu_1711_p1) < $signed(sub_ln1354_9_fu_1715_p2)) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1433_p2 = (($signed(zext_ln215_3_fu_1423_p1) < $signed(sub_ln1354_fu_1427_p2)) ? 1'b1 : 1'b0);

assign icmp_ln97_fu_689_p2 = ((cmpr_chunk_num_0_reg_479 == 3'd4) ? 1'b1 : 1'b0);

assign or_ln219_fu_1285_p2 = (shl_ln103_reg_2263 | 7'd1);

assign or_ln_fu_705_p4 = {{{{1'd1}, {trunc_ln98_fu_701_p1}}}, {5'd0}};

assign output_line_0_V_V_read = 1'b0;

assign output_line_10_V_V_din = ((icmp_ln891_9_reg_2459[0:0] === 1'b1) ? 10'd0 : 10'd10);

assign output_line_11_V_V_din = ((icmp_ln891_10_reg_2464[0:0] === 1'b1) ? 10'd0 : 10'd11);

assign output_line_12_V_V_din = ((icmp_ln891_11_reg_2469[0:0] === 1'b1) ? 10'd0 : 10'd12);

assign output_line_13_V_V_din = ((icmp_ln891_12_reg_2474[0:0] === 1'b1) ? 10'd0 : 10'd13);

assign output_line_14_V_V_din = ((icmp_ln891_13_reg_2479[0:0] === 1'b1) ? 10'd0 : 10'd14);

assign output_line_15_V_V_din = ((icmp_ln891_14_reg_2484[0:0] === 1'b1) ? 10'd0 : 10'd15);

assign output_line_1_V_V_din = result_local_1_V_fu_1613_p2;

assign output_line_2_V_V_din = ((icmp_ln891_1_reg_2419[0:0] === 1'b1) ? 10'd0 : 10'd2);

assign output_line_3_V_V_din = ((icmp_ln891_2_reg_2424[0:0] === 1'b1) ? 10'd0 : 10'd3);

assign output_line_4_V_V_din = ((icmp_ln891_3_reg_2429[0:0] === 1'b1) ? 10'd0 : 10'd4);

assign output_line_5_V_V_din = ((icmp_ln891_4_reg_2434[0:0] === 1'b1) ? 10'd0 : 10'd5);

assign output_line_6_V_V_din = ((icmp_ln891_5_reg_2439[0:0] === 1'b1) ? 10'd0 : 10'd6);

assign output_line_7_V_V_din = ((icmp_ln891_6_reg_2444[0:0] === 1'b1) ? 10'd0 : 10'd7);

assign output_line_8_V_V_din = ((icmp_ln891_7_reg_2449[0:0] === 1'b1) ? 10'd0 : 10'd8);

assign output_line_9_V_V_din = ((icmp_ln891_8_reg_2454[0:0] === 1'b1) ? 10'd0 : 10'd9);

assign p_cast_fu_685_p1 = tmp_3_fu_675_p4;

assign ref_local_0_V_fu_1309_p3 = {{gmem0_addr_2_read_reg_2296}, {gmem0_addr_1_read_reg_2290}};

assign refpop_local_0_V_1_fu_1370_p2 = (zext_ln700_1_fu_1366_p1 + zext_ln700_fu_1363_p1);

assign result_local_1_V_fu_1613_p2 = (icmp_ln891_reg_2414 ^ 1'd1);

assign shl_ln103_fu_1260_p2 = ap_phi_mux_data_num_0_phi_fu_505_p4 << 7'd1;

assign sub_ln1354_10_fu_1739_p2 = (zext_ln215_32_fu_1731_p1 - zext_ln215_33_fu_1735_p1);

assign sub_ln1354_11_fu_1763_p2 = (zext_ln215_35_fu_1755_p1 - zext_ln215_36_fu_1759_p1);

assign sub_ln1354_12_fu_1787_p2 = (zext_ln215_38_fu_1779_p1 - zext_ln215_39_fu_1783_p1);

assign sub_ln1354_13_fu_1811_p2 = (zext_ln215_41_fu_1803_p1 - zext_ln215_42_fu_1807_p1);

assign sub_ln1354_14_fu_1835_p2 = (zext_ln215_44_fu_1827_p1 - zext_ln215_45_fu_1831_p1);

assign sub_ln1354_1_fu_1452_p2 = (zext_ln215_5_fu_1444_p1 - zext_ln215_6_fu_1448_p1);

assign sub_ln1354_2_fu_1477_p2 = (zext_ln215_8_fu_1469_p1 - zext_ln215_9_fu_1473_p1);

assign sub_ln1354_3_fu_1502_p2 = (zext_ln215_11_fu_1494_p1 - zext_ln215_12_fu_1498_p1);

assign sub_ln1354_4_fu_1527_p2 = (zext_ln215_14_fu_1519_p1 - zext_ln215_15_fu_1523_p1);

assign sub_ln1354_5_fu_1552_p2 = (zext_ln215_17_fu_1544_p1 - zext_ln215_18_fu_1548_p1);

assign sub_ln1354_6_fu_1577_p2 = (zext_ln215_20_fu_1569_p1 - zext_ln215_21_fu_1573_p1);

assign sub_ln1354_7_fu_1601_p2 = (zext_ln215_23_fu_1594_p1 - zext_ln215_24_fu_1598_p1);

assign sub_ln1354_8_fu_1691_p2 = (zext_ln215_26_fu_1683_p1 - zext_ln215_27_fu_1687_p1);

assign sub_ln1354_9_fu_1715_p2 = (zext_ln215_29_fu_1707_p1 - zext_ln215_30_fu_1711_p1);

assign sub_ln1354_fu_1427_p2 = (zext_ln215_2_fu_1419_p1 - zext_ln215_3_fu_1423_p1);

assign tmp_3_fu_675_p4 = {{input_V[63:6]}};

assign trunc_ln27_fu_746_p1 = data_part_num_0_i23_reg_490[0:0];

assign trunc_ln98_fu_701_p1 = cmpr_chunk_num_0_reg_479[1:0];

assign zext_ln215_10_fu_1200_p1 = cmprpop_local_15_V_4_fu_284;

assign zext_ln215_11_fu_1494_p1 = add_ln1353_3_fu_1489_p2;

assign zext_ln215_12_fu_1498_p1 = reg_659;

assign zext_ln215_13_fu_1204_p1 = cmprpop_local_15_V_5_fu_288;

assign zext_ln215_14_fu_1519_p1 = add_ln1353_4_fu_1514_p2;

assign zext_ln215_15_fu_1523_p1 = reg_663;

assign zext_ln215_16_fu_1208_p1 = cmprpop_local_15_V_6_fu_292;

assign zext_ln215_17_fu_1544_p1 = add_ln1353_5_fu_1539_p2;

assign zext_ln215_18_fu_1548_p1 = reg_667;

assign zext_ln215_19_fu_1212_p1 = cmprpop_local_15_V_7_fu_296;

assign zext_ln215_1_fu_1188_p1 = cmprpop_local_15_V_1_fu_272;

assign zext_ln215_20_fu_1569_p1 = add_ln1353_6_fu_1564_p2;

assign zext_ln215_21_fu_1573_p1 = reg_671;

assign zext_ln215_22_fu_1216_p1 = cmprpop_local_15_V_8_fu_300;

assign zext_ln215_23_fu_1594_p1 = add_ln1353_7_fu_1589_p2;

assign zext_ln215_24_fu_1598_p1 = temp_V_0_8_reg_2398;

assign zext_ln215_25_fu_1220_p1 = cmprpop_local_15_V_9_fu_304;

assign zext_ln215_26_fu_1683_p1 = add_ln1353_8_fu_1679_p2;

assign zext_ln215_27_fu_1687_p1 = reg_647;

assign zext_ln215_28_fu_1224_p1 = cmprpop_local_15_V_10_fu_308;

assign zext_ln215_29_fu_1707_p1 = add_ln1353_9_fu_1703_p2;

assign zext_ln215_2_fu_1419_p1 = add_ln1353_fu_1414_p2;

assign zext_ln215_30_fu_1711_p1 = reg_651;

assign zext_ln215_31_fu_1228_p1 = cmprpop_local_15_V_11_fu_312;

assign zext_ln215_32_fu_1731_p1 = add_ln1353_10_fu_1727_p2;

assign zext_ln215_33_fu_1735_p1 = reg_655;

assign zext_ln215_34_fu_1232_p1 = cmprpop_local_15_V_12_fu_316;

assign zext_ln215_35_fu_1755_p1 = add_ln1353_11_fu_1751_p2;

assign zext_ln215_36_fu_1759_p1 = reg_659;

assign zext_ln215_37_fu_1236_p1 = cmprpop_local_15_V_13_fu_320;

assign zext_ln215_38_fu_1779_p1 = add_ln1353_12_fu_1775_p2;

assign zext_ln215_39_fu_1783_p1 = reg_663;

assign zext_ln215_3_fu_1423_p1 = reg_647;

assign zext_ln215_40_fu_1240_p1 = cmprpop_local_15_V_14_fu_324;

assign zext_ln215_41_fu_1803_p1 = add_ln1353_13_fu_1799_p2;

assign zext_ln215_42_fu_1807_p1 = reg_667;

assign zext_ln215_43_fu_1244_p1 = cmprpop_local_15_V_15_fu_328;

assign zext_ln215_44_fu_1827_p1 = add_ln1353_14_fu_1823_p2;

assign zext_ln215_45_fu_1831_p1 = reg_671;

assign zext_ln215_4_fu_1192_p1 = cmprpop_local_15_V_2_fu_276;

assign zext_ln215_5_fu_1444_p1 = add_ln1353_1_fu_1439_p2;

assign zext_ln215_6_fu_1448_p1 = reg_651;

assign zext_ln215_7_fu_1196_p1 = cmprpop_local_15_V_3_fu_280;

assign zext_ln215_8_fu_1469_p1 = add_ln1353_2_fu_1464_p2;

assign zext_ln215_9_fu_1473_p1 = reg_655;

assign zext_ln215_fu_1411_p1 = refpop_local_0_V_1_reg_2358;

assign zext_ln219_1_fu_724_p1 = add_ln219_reg_2142;

assign zext_ln219_2_fu_1266_p1 = shl_ln103_fu_1260_p2;

assign zext_ln219_3_fu_1275_p1 = add_ln219_1_reg_2268;

assign zext_ln219_4_fu_1290_p1 = or_ln219_fu_1285_p2;

assign zext_ln219_5_fu_1299_p1 = add_ln219_2_reg_2279;

assign zext_ln219_fu_715_p1 = or_ln_fu_705_p4;

assign zext_ln700_1_fu_1366_p1 = grp_popcnt_fu_552_ap_return;

assign zext_ln700_2_fu_1098_p1 = grp_popcnt_fu_552_ap_return;

assign zext_ln700_fu_1363_p1 = refpop_local_0_V_reg_2302;

always @ (posedge ap_clk) begin
    p_cast_reg_2127[58] <= 1'b0;
    zext_ln215_1_reg_2179[11] <= 1'b0;
    zext_ln215_4_reg_2184[11] <= 1'b0;
    zext_ln215_7_reg_2189[11] <= 1'b0;
    zext_ln215_10_reg_2194[11] <= 1'b0;
    zext_ln215_13_reg_2199[11] <= 1'b0;
    zext_ln215_16_reg_2204[11] <= 1'b0;
    zext_ln215_19_reg_2209[11] <= 1'b0;
    zext_ln215_22_reg_2214[11] <= 1'b0;
    zext_ln215_25_reg_2219[11] <= 1'b0;
    zext_ln215_28_reg_2224[11] <= 1'b0;
    zext_ln215_31_reg_2229[11] <= 1'b0;
    zext_ln215_34_reg_2234[11] <= 1'b0;
    zext_ln215_37_reg_2239[11] <= 1'b0;
    zext_ln215_40_reg_2244[11] <= 1'b0;
    zext_ln215_43_reg_2249[11] <= 1'b0;
    shl_ln103_reg_2263[0] <= 1'b0;
    zext_ln215_reg_2403[11] <= 1'b0;
end

endmodule //tancalc_tancalc
