// Seed: 3595583105
module module_0 (
    input tri id_0,
    input uwire id_1,
    output supply1 id_2,
    input uwire id_3,
    output wand id_4,
    output wand id_5
    , id_12,
    output tri1 id_6,
    input supply1 id_7,
    input wand id_8,
    output wire id_9,
    input uwire id_10
);
  logic [7:0] id_13;
  if (1) assign id_5 = id_0;
  else assign id_13[1] = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd27,
    parameter id_1 = 32'd90
) (
    output wand _id_0
    , id_6,
    input supply0 _id_1,
    input wor id_2,
    output wire id_3,
    input supply1 id_4
);
  assign id_6 = 1;
  wire id_7;
  module_0 modCall_1 (
      id_2,
      id_4,
      id_3,
      id_2,
      id_3,
      id_3,
      id_3,
      id_2,
      id_2,
      id_3,
      id_4
  );
  assign modCall_1.id_4 = 0;
  struct packed {logic [id_1 : 1] id_8;} [id_0 : ""] id_9;
endmodule
