-- generated by newgenasym Wed Mar 09 15:29:54 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity USB_B_F is
    port (    
	DM:        INOUT  STD_LOGIC;    
	DP:        INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	VBUS:      INOUT  STD_LOGIC);
end USB_B_F;
