# Chapter 15: ë©´ì ‘ ì¤€ë¹„ & í¬íŠ¸í´ë¦¬ì˜¤

> **í•™ìŠµ ëª©í‘œ**
> - **UVM ë©´ì ‘ ë¹ˆì¶œ ì§ˆë¬¸ 30ì„ **ì„ ì´í•´í•˜ê³  ëª¨ë²” ë‹µì•ˆì„ ì¤€ë¹„í•  ìˆ˜ ìˆë‹¤
> - **ì½”ë“œ ë¦¬ë·° ë©´ì ‘**ì—ì„œ UVM ì½”ë“œì˜ ë¬¸ì œë¥¼ ì°¾ê³  ê°œì„ ì•ˆì„ ì œì‹œí•  ìˆ˜ ìˆë‹¤
> - **í¬íŠ¸í´ë¦¬ì˜¤ í”„ë¡œì íŠ¸**ë¥¼ Ch.11~14 APB ê²€ì¦ í™˜ê²½ì„ ê¸°ë°˜ìœ¼ë¡œ êµ¬ì„±í•  ìˆ˜ ìˆë‹¤
> - **ì´ë ¥ì„œì™€ GitHub**ì— ê²€ì¦ ì—”ì§€ë‹ˆì–´ ì—­ëŸ‰ì„ íš¨ê³¼ì ìœ¼ë¡œ ë³´ì—¬ì¤„ ìˆ˜ ìˆë‹¤
> - **íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´** ì·¨ì—… í”„ë¡œì„¸ìŠ¤ì™€ ë©´ì ‘ ì „ëµì„ ì´í•´í•  ìˆ˜ ìˆë‹¤

> **ì„ ìˆ˜ ì§€ì‹**: ì´ ì±•í„°ëŠ” Ch.1~14 ì „ì²´ë¥¼ ì°¸ì¡°í•©ë‹ˆë‹¤. íŠ¹íˆ Ch.4(Factory/Phase), Ch.6~7(Sequence/Driver/Monitor), Ch.8(Scoreboard), Ch.11~14(APB ê²€ì¦ í™˜ê²½)ê°€ ë©´ì ‘ê³¼ í¬íŠ¸í´ë¦¬ì˜¤ì˜ í•µì‹¬ ì†Œì¬ì…ë‹ˆë‹¤.

---

## 15.1 íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ ì·¨ì—… ë¡œë“œë§µ

> **ì´ ì ˆì˜ ëª©í‘œ**: íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ê°€ ì‹¤ì œë¡œ ì–´ë–¤ ì¼ì„ í•˜ëŠ”ì§€, ì±„ìš© í”„ë¡œì„¸ìŠ¤ëŠ” ì–´ë–»ê²Œ ì§„í–‰ë˜ëŠ”ì§€ ì´í•´í•©ë‹ˆë‹¤.

### 15.1.1 íŒ¹ë¦¬ìŠ¤ ê²€ì¦íŒ€ì˜ í•˜ë£¨

Ch.1~14ì—ì„œ UVM ê¸°ìˆ ì„ ë°°ì› ìŠµë‹ˆë‹¤. ê·¸ëŸ°ë° **ì‹¤ì œë¡œ ì¶œê·¼í•˜ë©´ ë­˜ í• ê¹Œìš”?** íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ì˜ ì „í˜•ì ì¸ í•˜ë£¨ë¥¼ ë´…ì‹œë‹¤:

| ì‹œê°„ | í™œë™ | UVMê³¼ì˜ ì—°ê²° |
|------|------|-------------|
| 09:00 | ì¶œê·¼, ë°¤ìƒˆ ëŒë¦° ë¦¬ê·¸ë ˆì…˜ ê²°ê³¼ í™•ì¸ | ìˆ˜ë°± ê°œ í…ŒìŠ¤íŠ¸ ìë™ ì‹¤í–‰ ê²°ê³¼ ë¶„ì„ |
| 09:30 | íŒ€ ìŠ¤íƒ ë“œì—… ë¯¸íŒ… | ì»¤ë²„ë¦¬ì§€ ì§„í–‰ë¥ , ë°œê²¬ëœ ë²„ê·¸ ê³µìœ  |
| 10:00 | ì»¤ë²„ë¦¬ì§€ í™€(hole) ë¶„ì„ | Ch.14ì—ì„œ ë°°ìš´ ì»¤ë²„ë¦¬ì§€ ë¦¬í¬íŠ¸ ë¶„ì„ |
| 11:00 | ìƒˆ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ì‘ì„± | Ch.6 ì‹œí€€ìŠ¤, Ch.13 ê°€ìƒ ì‹œí€€ìŠ¤ |
| 13:00 | ë°œê²¬ëœ ë²„ê·¸ ë¶„ì„ ë° ë¦¬í¬íŠ¸ | Ch.10 ë””ë²„ê¹…, íŒŒí˜• ë¶„ì„ |
| 14:00 | ì„¤ê³„íŒ€ê³¼ ë²„ê·¸ ë…¼ì˜ ë¯¸íŒ… | í”„ë¡œí† ì½œ ì´í•´, ì–´ì„œì…˜ ê²°ê³¼ ê³µìœ  |
| 15:00 | ìƒˆ IP ë¸”ë¡ì˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ êµ¬ì¶• | Ch.5~8 ì—ì´ì „íŠ¸, ìŠ¤ì½”ì–´ë³´ë“œ |
| 16:00 | ì½”ë“œ ë¦¬ë·° (ë™ë£Œ ì½”ë“œ ê²€í† ) | ì´ ì±•í„° 15.3ì—ì„œ ì—°ìŠµ! |
| 17:00 | ë¦¬ê·¸ë ˆì…˜ ì„¤ì • í›„ í‡´ê·¼ | ë°¤ìƒˆ ìë™ ì‹¤í–‰ë  í…ŒìŠ¤íŠ¸ ì„¸íŠ¸ |

> ğŸ’¡ **í•µì‹¬**: ê²€ì¦ ì—”ì§€ë‹ˆì–´ì˜ ì—…ë¬´ëŠ” í¬ê²Œ **"í…ŒìŠ¤íŠ¸ ì‘ì„±"**, **"ì»¤ë²„ë¦¬ì§€ ë¶„ì„"**, **"ë²„ê·¸ ë””ë²„ê¹…"** ì„¸ ê°€ì§€ì…ë‹ˆë‹¤. Ch.1~14ì—ì„œ ë°°ìš´ ê²ƒì´ ë°”ë¡œ ì´ ì—…ë¬´ë¥¼ í•˜ê¸° ìœ„í•œ ê¸°ìˆ ì…ë‹ˆë‹¤.

**ê²€ì¦ ì—”ì§€ë‹ˆì–´ê°€ ë˜ë©´ ì¢‹ì€ ì :**

| ì¥ì  | ì„¤ëª… |
|------|------|
| **ë†’ì€ ìˆ˜ìš”** | ì„¤ê³„ ëŒ€ë¹„ ê²€ì¦ ì¸ë ¥ ë¹„ìœ¨ 2:1~3:1 â€” í•­ìƒ ì¸ë ¥ ë¶€ì¡± |
| **ì²´ê³„ì  ì‚¬ê³ ë ¥** | "ì–´ë–»ê²Œ í•˜ë©´ ë²„ê·¸ë¥¼ ì°¾ì„ê¹Œ?"ë¼ëŠ” ì°½ì˜ì  ë¬¸ì œ í•´ê²° |
| **ì„¤ê³„ ì´í•´** | í•˜ë“œì›¨ì–´ ì „ì²´ë¥¼ ì´í•´í•˜ê²Œ ë¨ (ê²€ì¦ì´ ê³§ ì„¤ê³„ ì´í•´) |
| **ê¸€ë¡œë²Œ ê¸°íšŒ** | UVMì€ ì „ ì„¸ê³„ í‘œì¤€ â€” í•´ì™¸ ì·¨ì—… ê°€ëŠ¥ì„± |

### 15.1.2 ì±„ìš© í”„ë¡œì„¸ìŠ¤ ì´í•´í•˜ê¸°

íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ ì±„ìš©ì€ ë³´í†µ ë‹¤ìŒ ê³¼ì •ì„ ê±°ì¹©ë‹ˆë‹¤:

```
íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ ì±„ìš© í”„ë¡œì„¸ìŠ¤

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ 1. ì„œë¥˜  â”‚â”€â”€â”€â–¶â”‚ 2. ì½”ë”©  â”‚â”€â”€â”€â–¶â”‚ 3. 1ì°¨   â”‚â”€â”€â”€â–¶â”‚ 4. 2ì°¨   â”‚â”€â”€â”€â–¶â”‚ 5. ì²˜ìš°  â”‚
â”‚   ì „í˜•   â”‚    â”‚   í…ŒìŠ¤íŠ¸  â”‚    â”‚  ê¸°ìˆ ë©´ì ‘ â”‚    â”‚ ì‹¬ì¸µë©´ì ‘  â”‚    â”‚  í˜‘ì˜    â”‚
â”‚          â”‚    â”‚          â”‚    â”‚          â”‚    â”‚          â”‚    â”‚          â”‚
â”‚ ì´ë ¥ì„œ   â”‚    â”‚ SV/UVM   â”‚    â”‚ UVM ê°œë… â”‚    â”‚ ì„¤ê³„ë¬¸ì œ â”‚    â”‚ ì—°ë´‰    â”‚
â”‚ í¬íŠ¸í´ë¦¬ì˜¤â”‚    â”‚ ì˜¨ë¼ì¸   â”‚    â”‚ ì½”ë“œë¦¬ë·° â”‚    â”‚ íŒ€ í•    â”‚    â”‚ ì…ì‚¬ì¼  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
  (15.5ì ˆ)        (15.3ì ˆ)        (15.2ì ˆ)        (15.6ì ˆ)
```

**ê° ë‹¨ê³„ì—ì„œ í‰ê°€í•˜ëŠ” ê²ƒ:**

| ë‹¨ê³„ | í‰ê°€ í•­ëª© | ì´ ì±…ì—ì„œ ëŒ€ë¹„í•˜ëŠ” ê³³ |
|------|-----------|---------------------|
| ì„œë¥˜ ì „í˜• | UVM/SV í‚¤ì›Œë“œ, í”„ë¡œì íŠ¸ ê²½í—˜ | 15.5 ì´ë ¥ì„œ ì „ëµ |
| ì½”ë”© í…ŒìŠ¤íŠ¸ | SystemVerilog ì½”ë”© ëŠ¥ë ¥ | 15.3 ì½”ë“œ ë¦¬ë·° ë©´ì ‘ |
| 1ì°¨ ê¸°ìˆ  ë©´ì ‘ | UVM ê°œë… ì´í•´ë„, ì½”ë“œ ë¦¬ë·° | 15.2 ë¹ˆì¶œ ì§ˆë¬¸ + 15.3 |
| 2ì°¨ ì‹¬ì¸µ ë©´ì ‘ | ì„¤ê³„ ë¬¸ì œ í•´ê²°, íŒ€ ì í•©ì„± | 15.6 ë©´ì ‘ ì‹œë®¬ë ˆì´ì…˜ |
| ì²˜ìš° í˜‘ì˜ | ì—°ë´‰, ë³µì§€, ì„±ì¥ ê°€ëŠ¥ì„± | 15.6.3 íŒ”ë¡œì—… |

### 15.1.3 ì‹ ì… vs ê²½ë ¥ì˜ ê¸°ëŒ€ì¹˜ ì°¨ì´

ë©´ì ‘ì—ì„œ ì‹ ì…ì—ê²Œ ê¸°ëŒ€í•˜ëŠ” ê²ƒê³¼ ê²½ë ¥ì—ê²Œ ê¸°ëŒ€í•˜ëŠ” ê²ƒì€ ë‹¤ë¦…ë‹ˆë‹¤:

| í•­ëª© | ì‹ ì… (0~2ë…„) | ê²½ë ¥ (3ë…„+) |
|------|-------------|-------------|
| **UVM ì§€ì‹** | ê¸°ë³¸ ì»´í¬ë„ŒíŠ¸ ì´í•´, ê°„ë‹¨í•œ TB êµ¬ì¶• | ë³µì¡í•œ í™˜ê²½ ì„¤ê³„, ì„±ëŠ¥ ìµœì í™” |
| **ì½”ë”©** | ë¬¸ë²• ì •í™•ì„±, ê¸°ë³¸ íŒ¨í„´ | íš¨ìœ¨ì  ì½”ë“œ, ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ì„¤ê³„ |
| **ë””ë²„ê¹…** | ì—ëŸ¬ ë©”ì‹œì§€ ì½ê¸°, ê¸°ë³¸ íŒŒí˜• ë¶„ì„ | ë³µì¡í•œ íƒ€ì´ë° ì´ìŠˆ, ì‹œìŠ¤í…œ ë ˆë²¨ |
| **ì»¤ë®¤ë‹ˆì¼€ì´ì…˜** | ì§ˆë¬¸í•  ì¤„ ì•„ëŠ” ëŠ¥ë ¥ | ê¸°ìˆ  ë¬¸ì„œ ì‘ì„±, ì„¤ê³„íŒ€ í˜‘ì—… |
| **ê¸°ëŒ€í•˜ì§€ ì•ŠëŠ” ê²ƒ** | ì™„ë²½í•œ UVM ì§€ì‹ | â€” |

> ğŸ’¡ **ì•ˆì‹¬í•˜ì„¸ìš”**: ì‹ ì…ì—ê²ŒëŠ” **"ë°°ìš¸ ìˆ˜ ìˆëŠ” ê¸°ë°˜ì´ ìˆëŠ”ê°€?"**ë¥¼ ë´…ë‹ˆë‹¤. ì´ ì±…ì„ ì™„ë…í•˜ê³  í¬íŠ¸í´ë¦¬ì˜¤ë¥¼ ë§Œë“¤ì—ˆë‹¤ë©´, ê·¸ ê¸°ë°˜ì€ ì¶©ë¶„í•©ë‹ˆë‹¤.

---

## 15.2 UVM ë©´ì ‘ ë¹ˆì¶œ ì§ˆë¬¸ Top 30

> **ì´ ì ˆì˜ ëª©í‘œ**: ë©´ì ‘ì—ì„œ ìì£¼ ë‚˜ì˜¤ëŠ” UVM ì§ˆë¬¸ 30ê°œë¥¼ ì¹´í…Œê³ ë¦¬ë³„ë¡œ ì •ë¦¬í•˜ê³ , ëª¨ë²” ë‹µì•ˆì„ ì—°ìŠµí•©ë‹ˆë‹¤.

ë©´ì ‘ ë‹µë³€ì˜ í™©ê¸ˆ êµ¬ì¡°ëŠ” **"í•µì‹¬ â†’ ì´ìœ  â†’ ì˜ˆì‹œ"**ì…ë‹ˆë‹¤:

```
ë‹µë³€ êµ¬ì¡°: "~ëŠ” ~ì…ë‹ˆë‹¤. ì™œëƒí•˜ë©´ ~ì´ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ ~"
```

ë©´ì ‘ ì§ˆë¬¸ì€ ì„¸ ê°€ì§€ ì¹´í…Œê³ ë¦¬ë¡œ ë‚˜ë‰©ë‹ˆë‹¤:

```
ë©´ì ‘ ì§ˆë¬¸ ì¹´í…Œê³ ë¦¬ ë§µ

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    UVM ë©´ì ‘ ì§ˆë¬¸ 30ì„                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚  ê¸°ì´ˆ    â”‚  ì»´í¬ë„ŒíŠ¸/ì•„í‚¤í…ì²˜    â”‚  ê³ ê¸‰/ì‹¤ë¬´                  â”‚
â”‚ (10ë¬¸í•­) â”‚  (10ë¬¸í•­)             â”‚  (10ë¬¸í•­)                  â”‚
â”‚          â”‚                      â”‚                            â”‚
â”‚ Q1~Q10   â”‚  Q11~Q20             â”‚  Q21~Q30                   â”‚
â”‚          â”‚                      â”‚                            â”‚
â”‚ UVM ì •ì˜ â”‚  Agent êµ¬ì¡°          â”‚  Constrained Random        â”‚
â”‚ Object   â”‚  Driver/Monitor      â”‚  Coverage Closure          â”‚
â”‚ Factory  â”‚  Scoreboard          â”‚  Reset ì²˜ë¦¬                â”‚
â”‚ Phase    â”‚  Analysis Port       â”‚  VIP í™œìš©                  â”‚
â”‚ TLM      â”‚  Environment         â”‚  ì„±ëŠ¥ ìµœì í™”               â”‚
â”‚ Sequence â”‚  RAL                 â”‚  field macro               â”‚
â”‚ Virtual  â”‚  Virtual Sequence    â”‚  end_of_elaboration        â”‚
â”‚  IF      â”‚  Coverage            â”‚  Multi-agent               â”‚
â”‚ config_dbâ”‚  Assertion           â”‚  ì—ëŸ¬ ì£¼ì…                 â”‚
â”‚ Objectionâ”‚  Callback            â”‚  TB êµ¬ì¶• ìˆœì„œ              â”‚
â”‚ seq_item â”‚                      â”‚                            â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ ì‹ ì…: ê¸°ì´ˆ í•„ìˆ˜ + ì»´í¬ë„ŒíŠ¸ ëŒ€ë¶€ë¶„ | ê²½ë ¥: ì „ ì¹´í…Œê³ ë¦¬         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 15.2.1 ê¸°ì´ˆ ê°œë… (10ë¬¸í•­)

ì´ ì¹´í…Œê³ ë¦¬ëŠ” **ëª¨ë“  ë©´ì ‘ì—ì„œ ë°˜ë“œì‹œ** ë‚˜ì˜µë‹ˆë‹¤. ì •í™•í•˜ê²Œ ë‹µí•˜ì§€ ëª»í•˜ë©´ íƒˆë½ì…ë‹ˆë‹¤.

**Q1. UVMì´ë€ ë¬´ì—‡ì´ë©°, ì™œ ì‚¬ìš©í•˜ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

UVM(Universal Verification Methodology)ì€ SystemVerilog ê¸°ë°˜ì˜ **ê²€ì¦ ë°©ë²•ë¡  ë¼ì´ë¸ŒëŸ¬ë¦¬**ì…ë‹ˆë‹¤. ì™œ ì‚¬ìš©í•˜ëŠ”ê°€ í•˜ë©´, **ì¬ì‚¬ìš© ê°€ëŠ¥í•œ ê²€ì¦ í™˜ê²½**ì„ í‘œì¤€í™”ëœ ë°©ì‹ìœ¼ë¡œ êµ¬ì¶•í•  ìˆ˜ ìˆê¸° ë•Œë¬¸ì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ UART ê²€ì¦ í™˜ê²½ì„ ë§Œë“¤ë©´, ë‹¤ë¥¸ í”„ë¡œì íŠ¸ì—ì„œ UARTë¥¼ ì‚¬ìš©í•  ë•Œ ë™ì¼í•œ ì—ì´ì „íŠ¸ë¥¼ ì¬ì‚¬ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: í‘œì¤€í™”(ëª¨ë“  íšŒì‚¬ê°€ ê°™ì€ ë°©ë²•ë¡ ), ì¬ì‚¬ìš©(VIP), ìë™í™”(ëœë¤ í…ŒìŠ¤íŠ¸, ì»¤ë²„ë¦¬ì§€)

> Ch.1 ë³µìŠµ
</details>

**Q2. uvm_objectì™€ uvm_componentì˜ ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

`uvm_object`ëŠ” **ë°ì´í„°**ë¥¼ í‘œí˜„í•˜ëŠ” ê¸°ë³¸ í´ë˜ìŠ¤ì´ê³ , `uvm_component`ëŠ” **í…ŒìŠ¤íŠ¸ë²¤ì¹˜ êµ¬ì¡°**ë¥¼ êµ¬ì„±í•˜ëŠ” í´ë˜ìŠ¤ì…ë‹ˆë‹¤. ê°€ì¥ í° ì°¨ì´ëŠ” `uvm_component`ëŠ” **Phase ë©”ì»¤ë‹ˆì¦˜**ê³¼ **ê³„ì¸µ êµ¬ì¡°(parent-child)**ë¥¼ ê°€ì§„ë‹¤ëŠ” ì ì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ íŠ¸ëœì­ì…˜(`uvm_sequence_item`)ì€ `uvm_object`ì´ê³ , ë“œë¼ì´ë²„(`uvm_driver`)ëŠ” `uvm_component`ì…ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: object=ë°ì´í„°/ì¼ì‹œì , component=êµ¬ì¡°/ì˜êµ¬ì , componentë§Œ Phase ì°¸ì—¬

**ì£¼ì˜**: Factory ë“±ë¡ ë§¤í¬ë¡œë„ ë‹¤ë¦…ë‹ˆë‹¤. object ê³„ì—´ì€ `` `uvm_object_utils ``, component ê³„ì—´ì€ `` `uvm_component_utils ``ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. ì´ ë‘˜ì„ í˜¼ë™í•˜ë©´ ì»´íŒŒì¼ ì—ëŸ¬ê°€ ë°œìƒí•©ë‹ˆë‹¤.

> Ch.4 ë³µìŠµ
</details>

**Q3. Factory Patternì´ë€? ì™œ new() ëŒ€ì‹  create()ë¥¼ ì“°ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Factory Patternì€ **ê°ì²´ ìƒì„±ì„ ì¤‘ì•™ì—ì„œ ê´€ë¦¬**í•˜ëŠ” ë””ìì¸ íŒ¨í„´ì…ë‹ˆë‹¤. `new()` ëŒ€ì‹  `create()`ë¥¼ ì“°ëŠ” ì´ìœ ëŠ” **ëŸ°íƒ€ì„ì— í´ë˜ìŠ¤ë¥¼ êµì²´(override)**í•  ìˆ˜ ìˆê¸° ë•Œë¬¸ì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ í…ŒìŠ¤íŠ¸ Aì—ì„œëŠ” ê¸°ë³¸ ë“œë¼ì´ë²„ë¥¼ ì“°ê³ , í…ŒìŠ¤íŠ¸ Bì—ì„œëŠ” ì—ëŸ¬ ì£¼ì… ë“œë¼ì´ë²„ë¡œ êµì²´í•  ë•Œ, í™˜ê²½ ì½”ë“œë¥¼ ìˆ˜ì •í•˜ì§€ ì•Šê³  Factory overrideë§Œ í•˜ë©´ ë©ë‹ˆë‹¤.

> ğŸ’¡ **ë¹„ìœ **: ìë™ì°¨ ê³µì¥ì˜ **ìƒì‚° ë¼ì¸**ê³¼ ê°™ìŠµë‹ˆë‹¤. ì„¸ë‹¨ì„ ë§Œë“¤ë˜ ë¼ì¸ì—ì„œ SUVë¥¼ ë§Œë“¤ê³  ì‹¶ì„ ë•Œ, ê³µì¥ ì „ì²´ë¥¼ ìƒˆë¡œ ì§“ì§€ ì•Šê³  **ë¼ì¸(í´ë˜ìŠ¤)ë§Œ êµì²´**í•˜ë©´ ë©ë‹ˆë‹¤. `create()`ê°€ ë°”ë¡œ ì´ "êµì²´ ê°€ëŠ¥í•œ ìƒì‚° ë¼ì¸"ì…ë‹ˆë‹¤. `new()`ë¥¼ ì“°ë©´ "ì„¸ë‹¨ ì „ìš© ê³µì¥"ì´ ë˜ì–´ SUVë¥¼ ë§Œë“¤ë ¤ë©´ ê³µì¥ì„ ìƒˆë¡œ ì§€ì–´ì•¼ í•©ë‹ˆë‹¤.

```systemverilog
// new()ë¥¼ ì“°ë©´ â€” êµì²´ ë¶ˆê°€ëŠ¥ (ì„¸ë‹¨ ì „ìš© ê³µì¥)
uart_driver drv = new("drv", this);

// create()ë¥¼ ì“°ë©´ â€” Factoryê°€ ê´€ë¦¬, override ê°€ëŠ¥ (êµì²´ ê°€ëŠ¥ ìƒì‚° ë¼ì¸)
uart_driver drv = uart_driver::type_id::create("drv", this);
```

**í‚¤í¬ì¸íŠ¸**: ì¬ì‚¬ìš©ì„±, ìœ ì—°ì„±, í…ŒìŠ¤íŠ¸ë³„ ì»¤ìŠ¤í„°ë§ˆì´ì§•

> Ch.4 ë³µìŠµ
</details>

**Q4. UVM Phaseë€? build_phaseì™€ run_phaseì˜ ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

UVM PhaseëŠ” í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì˜ **ì‹¤í–‰ ìˆœì„œë¥¼ ìë™ìœ¼ë¡œ ê´€ë¦¬**í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜ì…ë‹ˆë‹¤. `build_phase`ëŠ” **ì»´í¬ë„ŒíŠ¸ë¥¼ ìƒì„±**í•˜ëŠ” ë‹¨ê³„(top-down)ì´ê³ , `run_phase`ëŠ” **ì‹œë®¬ë ˆì´ì…˜ì„ ì‹¤í–‰**í•˜ëŠ” ë‹¨ê³„ì…ë‹ˆë‹¤. í•µì‹¬ ì°¨ì´ëŠ” `build_phase`ëŠ” `function`(ì‹œê°„ ì†Œëª¨ ì—†ìŒ)ì´ê³ , `run_phase`ëŠ” `task`(ì‹œê°„ ì†Œëª¨ ê°€ëŠ¥, í´ë¡ ëŒ€ê¸° ê°€ëŠ¥)ì…ë‹ˆë‹¤.

**Phase ìˆœì„œ**: build â†’ connect â†’ end_of_elaboration â†’ start_of_simulation â†’ run â†’ extract â†’ check â†’ report

**í‚¤í¬ì¸íŠ¸**: build=êµ¬ì¡° ìƒì„±, connect=ì—°ê²°, run=ì‹œë®¬ë ˆì´ì…˜ ì‹¤í–‰

> Ch.4 ë³µìŠµ
</details>

**Q5. TLM(Transaction Level Modeling)ì´ë€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

TLMì€ **ì‹ í˜¸ ë ˆë²¨ì´ ì•„ë‹Œ íŠ¸ëœì­ì…˜ ë ˆë²¨**ë¡œ ì»´í¬ë„ŒíŠ¸ ê°„ í†µì‹ í•˜ëŠ” ë°©ì‹ì…ë‹ˆë‹¤. ì™œ ì‚¬ìš©í•˜ëŠ”ê°€ í•˜ë©´, ì‹ í˜¸ í•˜ë‚˜í•˜ë‚˜ ì—°ê²°í•˜ë©´ ë³µì¡í•˜ê³  ì¬ì‚¬ìš©ì´ ì–´ë µì§€ë§Œ, íŠ¸ëœì­ì…˜ ë‹¨ìœ„ë¡œ í†µì‹ í•˜ë©´ **ì¶”ìƒí™” ìˆ˜ì¤€ì´ ë†’ì•„ì ¸** ì½”ë“œê°€ ê°„ê²°í•˜ê³  ì¬ì‚¬ìš© ê°€ëŠ¥í•´ì§€ê¸° ë•Œë¬¸ì…ë‹ˆë‹¤.

**í•µì‹¬ í¬íŠ¸ ì¢…ë¥˜**:
- `uvm_blocking_put_port`: 1:1 í†µì‹  (ë“œë¼ì´ë²„â†”ì‹œí€€ì„œ)
- `uvm_analysis_port`: 1:N ë¸Œë¡œë“œìºìŠ¤íŠ¸ (ëª¨ë‹ˆí„°â†’ìŠ¤ì½”ì–´ë³´ë“œ, ì»¤ë²„ë¦¬ì§€)

**ì¤‘ìš”í•œ íŠ¹ì„±**: `uvm_analysis_port`ì˜ `write()` ë©”ì„œë“œëŠ” **non-blocking**ì…ë‹ˆë‹¤. ëª¨ë‹ˆí„°ê°€ `ap.write(item)`ì„ í˜¸ì¶œí•˜ë©´ ì—°ê²°ëœ ëª¨ë“  êµ¬ë…ì(Scoreboard, Coverage Collector ë“±)ì˜ `write()`ê°€ ìˆœì°¨ì ìœ¼ë¡œ í˜¸ì¶œë©ë‹ˆë‹¤. êµ¬ë…ìê°€ 0ê°œì—¬ë„ ì—ëŸ¬ê°€ ë°œìƒí•˜ì§€ ì•ŠìŠµë‹ˆë‹¤ â€” ì´ê²ƒì´ Regular Portì™€ì˜ í•µì‹¬ ì°¨ì´ì…ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: ì¶”ìƒí™”, ì¬ì‚¬ìš©, 1:N ë¸Œë¡œë“œìºìŠ¤íŠ¸, non-blocking

> Ch.8 ë³µìŠµ
</details>

**Q6. Sequenceì™€ Sequencerì˜ ì—­í•  ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

**Sequence**ëŠ” **íŠ¸ëœì­ì…˜ì„ ìƒì„±í•˜ëŠ” ì‹œë‚˜ë¦¬ì˜¤**(ë¬´ì—‡ì„ ë³´ë‚¼ì§€)ì´ê³ , **Sequencer**ëŠ” Sequenceì™€ Driver ì‚¬ì´ì—ì„œ **íŠ¸ëœì­ì…˜ì„ ì¤‘ì¬í•˜ëŠ” ë¼ìš°í„°**(ì–¸ì œ, ëˆ„êµ¬ ê²ƒì„ ë³´ë‚¼ì§€)ì…ë‹ˆë‹¤. Sequenceê°€ ì‹ë‹¹ì˜ "ì£¼ë¬¸ì„œ"ë¼ë©´, SequencerëŠ” "ì£¼ë¬¸ì„ ë°›ì•„ ì£¼ë°©(Driver)ì— ì „ë‹¬í•˜ëŠ” ì›¨ì´í„°"ì…ë‹ˆë‹¤.

```systemverilog
// Sequence â€” ì‹œë‚˜ë¦¬ì˜¤ ì •ì˜
class write_seq extends uvm_sequence #(apb_seq_item);
  `uvm_object_utils(write_seq)  // SequenceëŠ” uvm_object_utils!

  virtual task body();
    req = apb_seq_item::type_id::create("req");
    start_item(req);
    req.randomize() with { pwrite == 1; };
    finish_item(req);
  endtask
endclass
```

**í‚¤í¬ì¸íŠ¸**: Sequence=ì‹œë‚˜ë¦¬ì˜¤, Sequencer=ì¤‘ì¬, Driver=ì‹¤í–‰

> Ch.6 ë³µìŠµ
</details>

**Q7. Virtual Interfaceë€? ì™œ í•„ìš”í•œê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Virtual InterfaceëŠ” **í´ë˜ìŠ¤ ê¸°ë°˜ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ì—ì„œ ëª¨ë“ˆì˜ ì¸í„°í˜ì´ìŠ¤ì— ì ‘ê·¼**í•˜ê¸° ìœ„í•œ í•¸ë“¤ì…ë‹ˆë‹¤. SystemVerilogì—ì„œ í´ë˜ìŠ¤(`class`)ëŠ” ëª¨ë“ˆ(`module`)ì˜ ì‹ í˜¸ì— ì§ì ‘ ì ‘ê·¼í•  ìˆ˜ ì—†ê¸° ë•Œë¬¸ì— í•„ìš”í•©ë‹ˆë‹¤. `interface`ë¥¼ ì •ì˜í•˜ê³ , ê·¸ í•¸ë“¤ì„ `virtual interface`ë¡œ í´ë˜ìŠ¤ì— ì „ë‹¬í•˜ë©´ DUT ì‹ í˜¸ë¥¼ êµ¬ë™/ê´€ì°°í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: í´ë˜ìŠ¤â†”ëª¨ë“ˆ ì—°ê²° ë‹¤ë¦¬, config_dbë¡œ ì „ë‹¬, Driver/Monitorì—ì„œ ì‚¬ìš©

> Ch.7, Ch.11 ë³µìŠµ
</details>

**Q8. uvm_config_dbë€? ì‚¬ìš© ëª©ì ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

`uvm_config_db`ëŠ” **ì»´í¬ë„ŒíŠ¸ ê°„ ì„¤ì • ê°’ì„ ì „ë‹¬í•˜ëŠ” ì „ì—­ ë°ì´í„°ë² ì´ìŠ¤**ì…ë‹ˆë‹¤. ì£¼ë¡œ Virtual Interface ì „ë‹¬, Agent ëª¨ë“œ ì„¤ì •(ACTIVE/PASSIVE), í…ŒìŠ¤íŠ¸ íŒŒë¼ë¯¸í„° ì „ë‹¬ì— ì‚¬ìš©í•©ë‹ˆë‹¤. `set()`ìœ¼ë¡œ ê°’ì„ ì €ì¥í•˜ê³  `get()`ìœ¼ë¡œ ê°€ì ¸ì˜µë‹ˆë‹¤.

```systemverilog
// Topì—ì„œ set
uvm_config_db#(virtual apb_if)::set(null, "uvm_test_top.env.agent*", "vif", apb_if_inst);

// Driverì—ì„œ get
uvm_config_db#(virtual apb_if)::get(this, "", "vif", vif);
```

**í‚¤í¬ì¸íŠ¸**: ê³„ì¸µ ê°„ ì„¤ì • ì „ë‹¬, í•˜ë“œì½”ë”© ë°©ì§€, ìœ ì—°í•œ êµ¬ì„±

> Ch.4, Ch.11 ë³µìŠµ
</details>

**Q9. Objection Mechanismì´ë€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Objectionì€ **ì‹œë®¬ë ˆì´ì…˜ ì¢…ë£Œë¥¼ ì œì–´í•˜ëŠ” ë©”ì»¤ë‹ˆì¦˜**ì…ë‹ˆë‹¤. `raise_objection()`ìœ¼ë¡œ "ì•„ì§ í•  ì¼ì´ ìˆë‹¤"ê³  ì„ ì–¸í•˜ê³ , `drop_objection()`ìœ¼ë¡œ "ëë‚¬ë‹¤"ê³  ì•Œë¦½ë‹ˆë‹¤. ëª¨ë“  Objectionì´ í•´ì œë˜ë©´ ì‹œë®¬ë ˆì´ì…˜ì´ ì¢…ë£Œë©ë‹ˆë‹¤.

```systemverilog
task run_phase(uvm_phase phase);
  phase.raise_objection(this);  // ì‹œì‘
  // ... í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ ...
  phase.drop_objection(this);   // ì¢…ë£Œ
endtask
```

**í‚¤í¬ì¸íŠ¸**: raise/drop ìŒ, ë³´í†µ Test ë ˆë²¨ì—ì„œë§Œ ì‚¬ìš©, ëˆ„ë½ ì‹œ ì¦‰ì‹œ ì¢…ë£Œ

> Ch.4 ë³µìŠµ
</details>

**Q10. uvm_sequence_itemì˜ ì—­í• ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

`uvm_sequence_item`ì€ **ê²€ì¦ í™˜ê²½ì—ì„œ ì£¼ê³ ë°›ëŠ” ë°ì´í„°ì˜ ë‹¨ìœ„**ì¸ íŠ¸ëœì­ì…˜(Transaction)ì„ ì •ì˜í•˜ëŠ” í´ë˜ìŠ¤ì…ë‹ˆë‹¤. DUTì˜ í”„ë¡œí† ì½œì— ë§ëŠ” í•„ë“œ(ì£¼ì†Œ, ë°ì´í„°, ì œì–´ ì‹ í˜¸ ë“±)ë¥¼ `rand`ë¡œ ì„ ì–¸í•˜ì—¬ **ëœë¤ í…ŒìŠ¤íŠ¸**ê°€ ê°€ëŠ¥í•˜ê²Œ í•©ë‹ˆë‹¤. `uvm_object`ë¥¼ ìƒì†í•˜ë¯€ë¡œ `copy()`, `compare()`, `print()` ë“±ì˜ ìœ í‹¸ë¦¬í‹° ê¸°ëŠ¥ì„ í™œìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: íŠ¸ëœì­ì…˜ ì •ì˜, rand í•„ë“œ, `uvm_field_*` ë§¤í¬ë¡œ ë˜ëŠ” do_copy/do_compare êµ¬í˜„

> Ch.6, Ch.11 ë³µìŠµ
</details>

### 15.2.2 ì»´í¬ë„ŒíŠ¸ & ì•„í‚¤í…ì²˜ (10ë¬¸í•­)

ì´ ì¹´í…Œê³ ë¦¬ëŠ” **UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ êµ¬ì¡°ë¥¼ ì´í•´í•˜ê³  ìˆëŠ”ì§€** í™•ì¸í•©ë‹ˆë‹¤.

**Q11. UVM Agentì˜ êµ¬ì¡°ë¥¼ ì„¤ëª…í•˜ë¼.**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

UVM AgentëŠ” **DUTì˜ í•˜ë‚˜ì˜ ì¸í„°í˜ì´ìŠ¤ë¥¼ ê²€ì¦í•˜ëŠ” ë‹¨ìœ„**ì…ë‹ˆë‹¤. ì„¸ ê°œì˜ í•µì‹¬ ì»´í¬ë„ŒíŠ¸ë¡œ êµ¬ì„±ë©ë‹ˆë‹¤:
- **Sequencer**: íŠ¸ëœì­ì…˜ íë¦„ ì¤‘ì¬
- **Driver**: íŠ¸ëœì­ì…˜ì„ DUT ì‹ í˜¸ë¡œ ë³€í™˜
- **Monitor**: DUT ì‹ í˜¸ë¥¼ íŠ¸ëœì­ì…˜ìœ¼ë¡œ ë³€í™˜ (ê´€ì°°)

AgentëŠ” **ACTIVE** ëª¨ë“œ(Sequencer+Driver+Monitor)ì™€ **PASSIVE** ëª¨ë“œ(Monitorë§Œ)ë¡œ ë™ì‘í•©ë‹ˆë‹¤. PASSIVE ëª¨ë“œëŠ” ì‹ í˜¸ë¥¼ ê´€ì°°ë§Œ í•  ë•Œ ì‚¬ìš©í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: Sequencer-Driver-Monitor ì‚¼ì´ì‚¬, ACTIVE/PASSIVE ëª¨ë“œ, AgentëŠ” ì¬ì‚¬ìš© ë‹¨ìœ„

> Ch.7, Ch.11 ë³µìŠµ
</details>

**Q12. Driverì™€ Monitorì˜ ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

**Driver**ëŠ” íŠ¸ëœì­ì…˜ì„ ë°›ì•„ **DUT ì…ë ¥ ì‹ í˜¸ë¥¼ êµ¬ë™**(drive)í•˜ëŠ” ì—­í• ì´ê³ , **Monitor**ëŠ” DUT ì¸í„°í˜ì´ìŠ¤ì˜ ì‹ í˜¸ë¥¼ **ê´€ì°°(observe)í•˜ì—¬ íŠ¸ëœì­ì…˜ìœ¼ë¡œ ë³€í™˜**í•˜ëŠ” ì—­í• ì…ë‹ˆë‹¤. í•µì‹¬ ì°¨ì´ëŠ” DriverëŠ” DUTì— **ëŠ¥ë™ì ìœ¼ë¡œ** ì‹ í˜¸ë¥¼ ë³´ë‚´ê³ , MonitorëŠ” **ìˆ˜ë™ì ìœ¼ë¡œ** ê´€ì°°ë§Œ í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: Driver=êµ¬ë™(ëŠ¥ë™), Monitor=ê´€ì°°(ìˆ˜ë™), MonitorëŠ” í•­ìƒ ì¡´ì¬(PASSIVE ëª¨ë“œì—ì„œë„)

> Ch.7 ë³µìŠµ
</details>

**Q13. Scoreboardì˜ ì—­í• ê³¼ êµ¬í˜„ ë°©ë²•ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

ScoreboardëŠ” **DUTì˜ ì¶œë ¥ì´ ì˜ˆìƒ ê²°ê³¼ì™€ ì¼ì¹˜í•˜ëŠ”ì§€ ìë™ìœ¼ë¡œ ë¹„êµ**í•˜ëŠ” ì»´í¬ë„ŒíŠ¸ì…ë‹ˆë‹¤. Monitorì˜ `analysis_port`ì— ì—°ê²°ë˜ì–´ íŠ¸ëœì­ì…˜ì„ ìˆ˜ì‹ í•˜ê³ , ë‚´ë¶€ì˜ **ì°¸ì¡° ëª¨ë¸(Reference Model)**ê³¼ ë¹„êµí•©ë‹ˆë‹¤.

êµ¬í˜„ ë°©ë²•:
1. `uvm_scoreboard` ìƒì†
2. `uvm_analysis_imp` ë˜ëŠ” `uvm_tlm_analysis_fifo` ì‚¬ìš©
3. `write()` ë©”ì„œë“œì—ì„œ ë¹„êµ ë¡œì§ êµ¬í˜„

**í‚¤í¬ì¸íŠ¸**: ìë™ ë¹„êµ, analysis port ì—°ê²°, ì°¸ì¡° ëª¨ë¸

> Ch.8 ë³µìŠµ
</details>

**Q14. Analysis Portì™€ Regular Portì˜ ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

**Regular Port**(`uvm_blocking_put_port` ë“±)ëŠ” **1:1 í†µì‹ **ìœ¼ë¡œ, ë°ì´í„°ë¥¼ ë³´ë‚´ê³  ë°›ëŠ” ì–‘ìª½ì´ ì—°ê²°ë˜ì–´ì•¼ í•©ë‹ˆë‹¤. **Analysis Port**(`uvm_analysis_port`)ëŠ” **1:N ë¸Œë¡œë“œìºìŠ¤íŠ¸**ë¡œ, í•˜ë‚˜ì˜ ì†¡ì‹ ì(ë³´í†µ Monitor)ê°€ ì—¬ëŸ¬ ìˆ˜ì‹ ì(Scoreboard, Coverage Collector ë“±)ì—ê²Œ ë™ì‹œì— ë°ì´í„°ë¥¼ ë³´ë‚¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤.

**í•µì‹¬ ì°¨ì´**: Analysis PortëŠ” ì—°ê²°ëœ êµ¬ë…ìê°€ 0ê°œì—¬ë„ ì—ëŸ¬ê°€ ë‚˜ì§€ ì•ŠìŠµë‹ˆë‹¤ (non-blocking). `write()` í˜¸ì¶œ ì‹œ ëª¨ë“  êµ¬ë…ìì˜ `write()`ê°€ ìˆœì°¨ í˜¸ì¶œë˜ì§€ë§Œ, í¬íŠ¸ ìì²´ì—ëŠ” blockingì´ ì—†ìŠµë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: Regular=1:1/blocking, Analysis=1:N/non-blocking

> Ch.8 ë³µìŠµ
</details>

**Q15. Environment(uvm_env)ì˜ ì—­í• ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

`uvm_env`ëŠ” **Agent, Scoreboard, Coverage Collector ë“±ì„ í•˜ë‚˜ë¡œ ë¬¶ëŠ” ì»¨í…Œì´ë„ˆ**ì…ë‹ˆë‹¤. ì¬ì‚¬ìš©ì˜ í•µì‹¬ ë‹¨ìœ„ë¡œ, í•˜ë‚˜ì˜ Environmentì— ì—¬ëŸ¬ Agentì™€ Scoreboardë¥¼ ì¡°í•©í•˜ì—¬ ë³µì¡í•œ ê²€ì¦ í™˜ê²½ì„ êµ¬ì„±í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: ì»´í¬ë„ŒíŠ¸ ì¡°í•© ì»¨í…Œì´ë„ˆ, ì¬ì‚¬ìš© ë‹¨ìœ„, Testì—ì„œ ì¸ìŠ¤í„´ìŠ¤í™”

> Ch.5, Ch.11 ë³µìŠµ
</details>

**Q16. RAL(Register Abstraction Layer)ì´ë€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

RALì€ DUTì˜ **ë ˆì§€ìŠ¤í„°ë¥¼ ì†Œí”„íŠ¸ì›¨ì–´ ê°ì²´ë¡œ ì¶”ìƒí™”**í•˜ì—¬ ì ‘ê·¼í•˜ëŠ” ê³„ì¸µì…ë‹ˆë‹¤. ë¬¼ë¦¬ì  ì£¼ì†Œ/ë°ì´í„° ëŒ€ì‹  `reg_block.reg_name.field_name.write(value)` ê°™ì€ **ì˜ë¯¸ ìˆëŠ” ì´ë¦„**ìœ¼ë¡œ ë ˆì§€ìŠ¤í„°ë¥¼ ì½ê³  ì“¸ ìˆ˜ ìˆìŠµë‹ˆë‹¤. RALì€ ë‚´ë¶€ì ìœ¼ë¡œ Adapterë¥¼ í†µí•´ ì‹œí€€ìŠ¤ ì•„ì´í…œìœ¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: ë ˆì§€ìŠ¤í„° ì¶”ìƒí™”, ì´ë¦„ ê¸°ë°˜ ì ‘ê·¼, ë¯¸ëŸ¬ ê¸°ëŠ¥(ì˜ˆìƒê°’ ì¶”ì ), Adapterë¡œ ë³€í™˜

> Ch.12 ë³µìŠµ
</details>

**Q17. Virtual Sequenceë€? ì™œ í•„ìš”í•œê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Virtual SequenceëŠ” **ì—¬ëŸ¬ Agentì˜ Sequencerë¥¼ ë™ì‹œì— ì œì–´**í•˜ëŠ” ìƒìœ„ ì‹œí€€ìŠ¤ì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ APB Agentì™€ AXI Agentê°€ ìˆì„ ë•Œ, ë‘ ì¸í„°í˜ì´ìŠ¤ì— ëŒ€í•œ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ í•˜ë‚˜ì˜ Virtual Sequenceì—ì„œ ì¡°ìœ¨í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

```systemverilog
class system_vseq extends uvm_sequence;
  `uvm_object_utils(system_vseq)  // Virtual Sequenceë„ uvm_object_utils!

  apb_sequencer apb_sqr;
  axi_sequencer axi_sqr;

  virtual task body();
    fork
      apb_write_seq.start(apb_sqr);  // APB ì“°ê¸°
      axi_read_seq.start(axi_sqr);   // AXI ì½ê¸° (ë™ì‹œ)
    join
  endtask
endclass
```

**í‚¤í¬ì¸íŠ¸**: ë‹¤ì¤‘ Agent ì¡°ìœ¨, Virtual Sequencerì—ì„œ í•¸ë“¤ ê´€ë¦¬, fork-joinìœ¼ë¡œ ë™ì‹œ ì‹¤í–‰

> Ch.13 ë³µìŠµ
</details>

**Q18. Coverageë€? Functional Coverageì™€ Code Coverageì˜ ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

CoverageëŠ” **ê²€ì¦ì´ ì–¼ë§ˆë‚˜ ì¶©ë¶„í•œì§€ ì¸¡ì •í•˜ëŠ” ì§€í‘œ**ì…ë‹ˆë‹¤.
- **Code Coverage**: ì‹œë®¬ë ˆì´í„°ê°€ ìë™ ìˆ˜ì§‘. RTL ì½”ë“œì˜ ëª‡ %ê°€ ì‹¤í–‰ë˜ì—ˆëŠ”ì§€ (line, branch, toggle, FSM ë“±)
- **Functional Coverage**: ê²€ì¦ ì—”ì§€ë‹ˆì–´ê°€ ì§ì ‘ ì •ì˜. **ì›í•˜ëŠ” ì‹œë‚˜ë¦¬ì˜¤ê°€ ì‹¤í–‰ë˜ì—ˆëŠ”ì§€** (ì£¼ì†Œ ë²”ìœ„, ì½ê¸°/ì“°ê¸° ì¡°í•©, ì—°ì† íŒ¨í„´ ë“±)

**í‚¤í¬ì¸íŠ¸**: Code=ìë™/RTL ê¸°ì¤€, Functional=ìˆ˜ë™/ìŠ¤í™ ê¸°ì¤€, ë‘˜ ë‹¤ í•„ìš”

> Ch.14 ë³µìŠµ
</details>

**Q19. Assertionì´ë€? Immediate vs Concurrentì˜ ì°¨ì´ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Assertionì€ **"ì´ ì¡°ê±´ì´ í•­ìƒ ì°¸ì´ì–´ì•¼ í•œë‹¤"**ë¥¼ ì„ ì–¸í•˜ëŠ” ê²€ì¦ ê¸°ë²•ì…ë‹ˆë‹¤.
- **Immediate Assertion**: ì ˆì°¨ì  ì½”ë“œ ì•ˆì—ì„œ **ì¦‰ì‹œ** í‰ê°€ (combinational)
- **Concurrent Assertion**: **í´ë¡ ê¸°ë°˜**ìœ¼ë¡œ ì‹œê°„ì— ê±¸ì³ í‰ê°€ (sequential)

```systemverilog
// Immediate â€” ì§€ê¸ˆ ì´ ìˆœê°„ ì²´í¬
assert (paddr < 16) else $error("ì£¼ì†Œ ë²”ìœ„ ì´ˆê³¼!");

// Concurrent â€” í´ë¡ ê¸°ë°˜ ì‹œí€€ìŠ¤ ì²´í¬
assert property (@(posedge clk) psel |-> ##1 penable);
```

**í‚¤í¬ì¸íŠ¸**: Immediate=ì¦‰ì‹œ/combinational, Concurrent=í´ë¡/temporal, SVAëŠ” Concurrent

> Ch.14 ë³µìŠµ
</details>

**Q20. Callbackì´ë€? ì–¸ì œ ì‚¬ìš©í•˜ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Callbackì€ **ê¸°ì¡´ ì½”ë“œë¥¼ ìˆ˜ì •í•˜ì§€ ì•Šê³  ë™ì‘ì„ ì¶”ê°€/ë³€ê²½**í•  ìˆ˜ ìˆëŠ” ë©”ì»¤ë‹ˆì¦˜ì…ë‹ˆë‹¤. Driverë‚˜ Monitorì— ë¯¸ë¦¬ ì •ì˜ëœ í›…(hook) í¬ì¸íŠ¸ì— ìƒˆë¡œìš´ ë™ì‘ì„ ë“±ë¡í•©ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ Driverì˜ íŠ¸ëœì­ì…˜ ì „ì†¡ ì „/í›„ì— ì—ëŸ¬ë¥¼ ì£¼ì…í•˜ê±°ë‚˜ ë¡œê·¸ë¥¼ ì¶”ê°€í•  ë•Œ ì‚¬ìš©í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: ì½”ë“œ ìˆ˜ì • ì—†ì´ ë™ì‘ ì¶”ê°€, ì—ëŸ¬ ì£¼ì…/ë¡œê¹…, VIP ì»¤ìŠ¤í„°ë§ˆì´ì§•

> Ch.13 ë³µìŠµ
</details>

### 15.2.3 ê³ ê¸‰ ì£¼ì œ & ì‹¤ë¬´ (10ë¬¸í•­)

ì´ ì¹´í…Œê³ ë¦¬ëŠ” **ì‹¤ë¬´ ê²½í—˜ê³¼ ê¹Šì€ ì´í•´**ë¥¼ í™•ì¸í•©ë‹ˆë‹¤. ê²½ë ¥ ë©´ì ‘ì—ì„œ ë” ë¹„ì¤‘ì´ ë†’ìŠµë‹ˆë‹¤.

**Q21. Constrained Random Verificationì´ë€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Constrained Random Verificationì€ **ì œì•½ ì¡°ê±´ ë‚´ì—ì„œ ëœë¤ìœ¼ë¡œ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ìƒì„±**í•˜ëŠ” ê²€ì¦ ë°©ë²•ì…ë‹ˆë‹¤. ì™„ì „íˆ ëœë¤ì´ë©´ ë¬´íš¨í•œ ì‹œë‚˜ë¦¬ì˜¤ê°€ ìƒê¸°ê³ , ì™„ì „íˆ ì§€ì •í•˜ë©´ ì»¤ë²„ë¦¬ì§€ê°€ ë¶€ì¡±í•©ë‹ˆë‹¤. constraintë¡œ ìœ íš¨ ë²”ìœ„ë¥¼ ì œí•œí•˜ë©´ì„œ ê·¸ ì•ˆì—ì„œ ë‹¤ì–‘í•œ ì¡°í•©ì„ ìë™ ìƒì„±í•©ë‹ˆë‹¤.

```systemverilog
class apb_seq_item extends uvm_sequence_item;
  rand bit [3:0]  paddr;
  rand bit [31:0] pwdata;
  rand bit        pwrite;

  constraint valid_addr { paddr inside {[0:15]}; }
  constraint write_bias { pwrite dist {1 := 70, 0 := 30}; }  // ì“°ê¸° 70%
endclass
```

**í‚¤í¬ì¸íŠ¸**: ìœ íš¨ ë²”ìœ„ ë‚´ ìë™ ë‹¤ì–‘í™”, constraint, distë¡œ ë¹„ì¤‘ ì¡°ì ˆ

> Ch.9 ë³µìŠµ
</details>

**Q22. Coverage Closureë€? ì–´ë–»ê²Œ ë‹¬ì„±í•˜ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Coverage ClosureëŠ” **ëª©í‘œ ì»¤ë²„ë¦¬ì§€ì— ë„ë‹¬í•˜ê¸° ìœ„í•œ ë°˜ë³µì  í”„ë¡œì„¸ìŠ¤**ì…ë‹ˆë‹¤:
1. ëœë¤ í…ŒìŠ¤íŠ¸ ì‹¤í–‰ â†’ ì»¤ë²„ë¦¬ì§€ ë¦¬í¬íŠ¸ ë¶„ì„
2. ë¯¸ë‹¬ í•­ëª©(hole) ì‹ë³„
3. íƒ€ê²Ÿ ì‹œí€€ìŠ¤ ì‘ì„± (holeì„ ì±„ìš°ëŠ” íŠ¹ì • ì‹œë‚˜ë¦¬ì˜¤)
4. ì¬ì‹¤í–‰ â†’ ë¦¬í¬íŠ¸ í™•ì¸ â†’ ë°˜ë³µ

ì‹¤ë¬´ì—ì„œëŠ” ë³´í†µ ëœë¤ í…ŒìŠ¤íŠ¸ë¡œ 80%, íƒ€ê²Ÿ í…ŒìŠ¤íŠ¸ë¡œ ë‚˜ë¨¸ì§€ 20%ë¥¼ ë‹¬ì„±í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: ë°˜ë³µì  í”„ë¡œì„¸ìŠ¤, ëœë¤+íƒ€ê²Ÿ ì¡°í•©, 100% ë‹¬ì„±ì´ ëª©í‘œê°€ ì•„ë‹ ìˆ˜ë„ ìˆìŒ (waiver)

> Ch.14 ë³µìŠµ
</details>

**Q23. UVMì—ì„œ Reset ì²˜ë¦¬ëŠ” ì–´ë–»ê²Œ í•˜ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Reset ì²˜ë¦¬ëŠ” ê²€ì¦ì—ì„œ ì¤‘ìš”í•œ ì‹œë‚˜ë¦¬ì˜¤ì…ë‹ˆë‹¤. UVMì—ì„œëŠ” ë³´í†µ:
1. **Sequenceì—ì„œ reset ì‹œí€€ìŠ¤** ì‘ì„± (reset ì‹ í˜¸ êµ¬ë™)
2. **Monitorì—ì„œ reset ê°ì§€** í›„ ë‚´ë¶€ ìƒíƒœ ì´ˆê¸°í™”
3. **Scoreboardì—ì„œ reset ì‹œ ì˜ˆìƒ ê°’ ì´ˆê¸°í™”**
4. **Driverì—ì„œ reset ì¤‘ íŠ¸ëœì­ì…˜ ì²˜ë¦¬ ì¤‘ë‹¨**

```systemverilog
// Monitorì—ì„œ reset ê°ì§€ ì˜ˆì‹œ
forever begin
  @(negedge vif.rst_n);
  // reset ì‹œì‘ â€” ì§„í–‰ ì¤‘ì¸ íŠ¸ëœì­ì…˜ ë¬´íš¨í™”
  @(posedge vif.rst_n);
  // reset í•´ì œ â€” ëª¨ë‹ˆí„°ë§ ì¬ê°œ
end
```

ì‹¤ë¬´ì—ì„œëŠ” **`uvm_heartbeat`**ë¥¼ í•¨ê»˜ ì‚¬ìš©í•˜ì—¬ reset í›„ hang(ë¬´ì‘ë‹µ)ì„ ê°ì§€í•©ë‹ˆë‹¤. HeartbeatëŠ” íŠ¹ì • Objectionì´ ì£¼ê¸°ì ìœ¼ë¡œ ê°±ì‹ ë˜ëŠ”ì§€ ëª¨ë‹ˆí„°ë§í•˜ì—¬, ê°±ì‹ ì´ ì—†ìœ¼ë©´ "ì‹œë®¬ë ˆì´ì…˜ì´ ë©ˆì·„ë‹¤"ê³  ê²½ê³ í•©ë‹ˆë‹¤.

**í‚¤í¬ì¸íŠ¸**: ëª¨ë“  ì»´í¬ë„ŒíŠ¸ê°€ resetì— ë°˜ì‘í•´ì•¼ í•¨, Sequenceì—ì„œ reset ì‹œë‚˜ë¦¬ì˜¤ ì‘ì„±, heartbeatë¡œ hang ê°ì§€

> Ch.7 ë³µìŠµ
</details>

**Q24. VIP(Verification IP)ë€? ì–´ë–»ê²Œ ì‚¬ìš©í•˜ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

VIPëŠ” **íŠ¹ì • í”„ë¡œí† ì½œ(APB, AXI, PCIe ë“±)ì— ëŒ€í•œ ì‚¬ì „ ê²€ì¦ëœ UVM ì—ì´ì „íŠ¸**ì…ë‹ˆë‹¤. ì§ì ‘ ë§Œë“¤ì§€ ì•Šê³  Synopsys, Cadence, Siemens ë“±ì—ì„œ ì œê³µí•˜ëŠ” ìƒìš© VIPë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. VIPì—ëŠ” Agent, Sequence Library, Coverage Model, Protocol Checkerê°€ í¬í•¨ë©ë‹ˆë‹¤.

**ì‚¬ìš© ì‹œ í•µì‹¬**:
- VIPì˜ ì‹œí€€ìŠ¤ ë¼ì´ë¸ŒëŸ¬ë¦¬ë¥¼ í™œìš©í•˜ì—¬ í…ŒìŠ¤íŠ¸ ì‘ì„±
- Factory overrideë¡œ ì»¤ìŠ¤í„°ë§ˆì´ì§•
- Callbackìœ¼ë¡œ ì¶”ê°€ ë™ì‘ ì‚½ì…

**í‚¤í¬ì¸íŠ¸**: ìƒìš© ê²€ì¦ IP, ì¬ì‚¬ìš©, í”„ë¡œí† ì½œ í‘œì¤€ ì¤€ìˆ˜ ë³´ì¥

> Ch.12 ë³µìŠµ
</details>

**Q25. ì‹œë®¬ë ˆì´ì…˜ ì„±ëŠ¥ì„ ê°œì„ í•˜ëŠ” ë°©ë²•ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

UVM ì‹œë®¬ë ˆì´ì…˜ ì„±ëŠ¥ ê°œì„  ì£¼ìš” ë°©ë²•:
1. **verbosity ì¤„ì´ê¸°**: `UVM_HIGH`â†’`UVM_LOW`ë¡œ ë¡œê·¸ ì¶œë ¥ ìµœì†Œí™”
2. **$display ì œê±°**: ëŒ€ì‹  `uvm_info` ì‚¬ìš© (verbosity ì œì–´ ê°€ëŠ¥)
3. **ë¶ˆí•„ìš”í•œ field macro ì œê±°**: `uvm_field_*` ë§¤í¬ë¡œëŠ” ëŠë¦¼, do_copy/do_compare ì§ì ‘ êµ¬í˜„
4. **ì»¤ë²„ë¦¬ì§€ ì„ íƒì  ìˆ˜ì§‘**: ë¶ˆí•„ìš”í•œ covergroup disable
5. **ë³‘ë ¬ ì‹œë®¬ë ˆì´ì…˜**: í…ŒìŠ¤íŠ¸ë¥¼ ì—¬ëŸ¬ ì‹œë“œë¡œ ë³‘ë ¬ ì‹¤í–‰

**í‚¤í¬ì¸íŠ¸**: field macro ì˜¤ë²„í—¤ë“œ, verbosity ì œì–´, ë³‘ë ¬ ë¦¬ê·¸ë ˆì…˜

> Ch.10 ë³µìŠµ
</details>

**Q26. `uvm_field_*` ë§¤í¬ë¡œì˜ ì¥ë‹¨ì ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

**ì¥ì **: `copy()`, `compare()`, `print()`, `pack()/unpack()` ë“±ì„ ìë™ ìƒì„±í•˜ì—¬ ì½”ë“œê°€ ê°„ê²°í•©ë‹ˆë‹¤.

**ë‹¨ì **: ë‚´ë¶€ì ìœ¼ë¡œ ë¬¸ìì—´ ê¸°ë°˜ ì²˜ë¦¬ë¥¼ í•˜ë¯€ë¡œ **ì„±ëŠ¥ì´ ëŠë¦½ë‹ˆë‹¤**. ëŒ€ê·œëª¨ ì‹œë®¬ë ˆì´ì…˜ì—ì„œëŠ” `do_copy()`, `do_compare()`, `do_print()` ë“±ì„ ì§ì ‘ êµ¬í˜„í•˜ëŠ” ê²ƒì´ ê¶Œì¥ë©ë‹ˆë‹¤.

```systemverilog
// field macro (ê°„í¸í•˜ì§€ë§Œ ëŠë¦¼)
`uvm_field_int(paddr, UVM_ALL_ON)

// do_compare (ìˆ˜ë™ì´ì§€ë§Œ ë¹ ë¦„)
function bit do_compare(uvm_object rhs, uvm_comparer comparer);
  apb_seq_item rhs_;
  $cast(rhs_, rhs);
  return (paddr == rhs_.paddr) && (pwdata == rhs_.pwdata);
endfunction
```

**í‚¤í¬ì¸íŠ¸**: ì†Œê·œëª¨=macro í¸ë¦¬, ëŒ€ê·œëª¨=do_* ì§ì ‘ êµ¬í˜„, ì„±ëŠ¥ ì°¨ì´ ìœ ì˜

> Ch.4 ë³µìŠµ
</details>

**Q27. end_of_elaboration_phaseì˜ ìš©ë„ëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

`end_of_elaboration_phase`ëŠ” **ëª¨ë“  ì»´í¬ë„ŒíŠ¸ê°€ build/connectë¥¼ ì™„ë£Œí•œ í›„** ì‹¤í–‰ë˜ëŠ” Phaseì…ë‹ˆë‹¤. ì£¼ë¡œ ë‹¤ìŒ ìš©ë„ë¡œ ì‚¬ìš©í•©ë‹ˆë‹¤:
- UVM í† í´ë¡œì§€ ì¶œë ¥ (`uvm_top.print_topology()`)
- ìµœì¢… ì„¤ì • í™•ì¸
- ì»´í¬ë„ŒíŠ¸ ê°„ êµì°¨ ì°¸ì¡° ì„¤ì •

**í‚¤í¬ì¸íŠ¸**: build/connect ì™„ë£Œ í›„ ì‹¤í–‰, ë””ë²„ê¹…/í™•ì¸ ìš©ë„, function phase

> Ch.4 ë³µìŠµ
</details>

**Q28. Multi-agent í™˜ê²½ ì„¤ê³„ ì‹œ ê³ ë ¤ì‚¬í•­ì€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

ì—¬ëŸ¬ Agentê°€ ìˆëŠ” í™˜ê²½ì—ì„œ ê³ ë ¤í•  ì‚¬í•­:
1. **Virtual Sequencer**: ì—¬ëŸ¬ Agentì˜ Sequencer í•¸ë“¤ì„ ëª¨ì•„ ì¡°ìœ¨
2. **Scoreboard ì—°ê²°**: ì—¬ëŸ¬ Monitorì˜ íŠ¸ëœì­ì…˜ì„ í•˜ë‚˜ì˜ Scoreboardì—ì„œ ë¹„êµ
3. **ë™ê¸°í™”**: `fork-join`ìœ¼ë¡œ ë™ì‹œ ì‹œë‚˜ë¦¬ì˜¤, ì´ë²¤íŠ¸(`uvm_event`)ë¡œ Agent ê°„ ë™ê¸°í™”
4. **Clock domain**: Agentë³„ ë‹¤ë¥¸ í´ë¡ ë„ë©”ì¸ ì²˜ë¦¬

**í‚¤í¬ì¸íŠ¸**: Virtual Sequencerë¡œ ì¡°ìœ¨, Analysis Portë¡œ Scoreboard ì—°ê²°, ë™ê¸°í™”

> Ch.13 ë³µìŠµ
</details>

**Q29. UVMì—ì„œ ì—ëŸ¬ ì£¼ì…(Error Injection)ì€ ì–´ë–»ê²Œ í•˜ëŠ”ê°€?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

ì—ëŸ¬ ì£¼ì… ë°©ë²•:
1. **Sequenceì—ì„œ ì˜ëª»ëœ íŠ¸ëœì­ì…˜ ìƒì„±**: constraintë¥¼ ì¡°ì‘í•˜ì—¬ í”„ë¡œí† ì½œ ìœ„ë°˜ ì‹œë‚˜ë¦¬ì˜¤
2. **Callbackì„ í†µí•œ Driver ìˆ˜ì •**: ì „ì†¡ ì§ì „ì— ë°ì´í„° ë³€ì¡°
3. **Factory Override**: ê¸°ë³¸ íŠ¸ëœì­ì…˜ì„ ì—ëŸ¬ íŠ¸ëœì­ì…˜ìœ¼ë¡œ êµì²´

```systemverilog
// Sequenceì—ì„œ ì—ëŸ¬ ì£¼ì… ì˜ˆì‹œ
class error_seq extends uvm_sequence #(apb_seq_item);
  `uvm_object_utils(error_seq)  // Sequence â†’ uvm_object_utils

  virtual task body();
    req = apb_seq_item::type_id::create("req");
    start_item(req);
    // ì˜ë„ì ìœ¼ë¡œ ìœ íš¨ ë²”ìœ„ ë°– ì£¼ì†Œ ì‚¬ìš©
    req.randomize() with { paddr > 4'hF; };
    finish_item(req);
  endtask
endclass
```

**í‚¤í¬ì¸íŠ¸**: Sequence ì¡°ì‘, Callback, Factory Override

> Ch.9, Ch.13 ë³µìŠµ
</details>

**Q30. ì‹¤ë¬´ì—ì„œ UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ì²˜ìŒë¶€í„° êµ¬ì¶•í•˜ëŠ” ìˆœì„œëŠ”?**

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

ì‹¤ë¬´ì—ì„œì˜ êµ¬ì¶• ìˆœì„œ:
1. **ìŠ¤í™ ë¶„ì„**: DUT ì¸í„°í˜ì´ìŠ¤, í”„ë¡œí† ì½œ ì´í•´
2. **Transaction ì •ì˜**: `uvm_sequence_item` í•„ë“œ ì„¤ê³„
3. **Interface ì •ì˜**: DUT ì—°ê²°ìš© `interface` ì‘ì„±
4. **Agent êµ¬ì¶•**: Driver â†’ Monitor â†’ Sequencer â†’ Agent ìˆœ
5. **Environment êµ¬ì„±**: Agent + Scoreboard + Coverage Collector
6. **ê¸°ë³¸ í…ŒìŠ¤íŠ¸ ì‘ì„±**: Smoke test (ê°„ë‹¨í•œ ì½ê¸°/ì“°ê¸°)
7. **ì»¤ë²„ë¦¬ì§€ ëª¨ë¸ ì¶”ê°€**: Functional Coverage ì •ì˜
8. **ì–´ì„œì…˜ ì¶”ê°€**: í”„ë¡œí† ì½œ ê·œì¹™ SVA
9. **í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ í™•ì¥**: Random + Directed í…ŒìŠ¤íŠ¸
10. **ì»¤ë²„ë¦¬ì§€ í´ë¡œì €**: ëª©í‘œ ë‹¬ì„±ê¹Œì§€ ë°˜ë³µ

**í‚¤í¬ì¸íŠ¸**: ìŠ¤í™â†’Transactionâ†’Agentâ†’Envâ†’Testâ†’Coverageâ†’Closure ìˆœì„œ

> Ch.1~14 ì „ì²´ ë³µìŠµ
</details>

---

## 15.3 ì½”ë“œ ë¦¬ë·° ë©´ì ‘ ëŒ€ë¹„

> **ì´ ì ˆì˜ ëª©í‘œ**: UVM ì½”ë“œì—ì„œ ë²„ê·¸ë¥¼ ì°¾ê³  ê°œì„ ì•ˆì„ ì œì‹œí•˜ëŠ” ëŠ¥ë ¥ì„ ì—°ìŠµí•©ë‹ˆë‹¤.

ì½”ë“œ ë¦¬ë·° ë©´ì ‘ì—ì„œ **ìì£¼ í˜¼ë™í•˜ëŠ” ë§¤í¬ë¡œ êµ¬ë¶„**ì„ ë¨¼ì € ì •ë¦¬í•©ì‹œë‹¤:

| í´ë˜ìŠ¤ ì¢…ë¥˜ | Factory ë“±ë¡ ë§¤í¬ë¡œ | ì˜ˆì‹œ |
|------------|-------------------|------|
| uvm_component ê³„ì—´ | `` `uvm_component_utils `` | Driver, Monitor, Agent, Env, Test |
| uvm_object ê³„ì—´ | `` `uvm_object_utils `` | Sequence, Transaction(seq_item) |

> ì´ êµ¬ë¶„ì„ í˜¼ë™í•˜ë©´ **ì»´íŒŒì¼ ì—ëŸ¬**ê°€ ë°œìƒí•©ë‹ˆë‹¤. ë©´ì ‘ì—ì„œ ê°€ì¥ í”íˆ í…ŒìŠ¤íŠ¸í•˜ëŠ” í¬ì¸íŠ¸ ì¤‘ í•˜ë‚˜ì…ë‹ˆë‹¤.

### 15.3.1 "ì´ ì½”ë“œì˜ ë¬¸ì œë¥¼ ì°¾ì•„ë¼" ìœ í˜•

**ë©´ì ‘ê´€ì´ UVM ì½”ë“œë¥¼ ë³´ì—¬ì£¼ê³  "ë¬´ì—‡ì´ ì˜ëª»ë˜ì—ˆëŠ”ê°€?" ë¬¼ì–´ë´…ë‹ˆë‹¤.** ì´ ìœ í˜•ì€ UVMì„ ì‹¤ì œë¡œ ì‚¬ìš©í•´ë³¸ ì‚¬ëŒê³¼ ì•„ë‹Œ ì‚¬ëŒì„ êµ¬ë¶„í•©ë‹ˆë‹¤.

**ë¬¸ì œ 1: ì‰¬ì›€ â€” Driverì—ì„œì˜ 3ê°€ì§€ ë¬¸ì œ**

```systemverilog
// apb_driver.sv â€” ì´ ì½”ë“œì—ì„œ ë¬¸ì œ 3ê°€ì§€ë¥¼ ì°¾ì•„ë¼

class apb_driver extends uvm_driver;  // (1)
  virtual apb_if vif;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    // (2) super.build_phase ìƒëµ
    uvm_config_db#(virtual apb_if)::get(this, "", "vif", vif);
  endfunction

  virtual task run_phase(uvm_phase phase);
    forever begin
      seq_item_port.get_next_item(req);
      vif.paddr  = req.paddr;
      vif.pwdata = req.pwdata;
      vif.pwrite = req.pwrite;
      vif.psel   = 1;
      // (3) penable íƒ€ì´ë° ëˆ„ë½
      @(posedge vif.clk);
      vif.psel   = 0;
      seq_item_port.item_done();
    end
  endtask
endclass
```

<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>

**ë¬¸ì œ 1**: íŒŒë¼ë¯¸í„°í™” ëˆ„ë½
```systemverilog
// ì˜ëª»ë¨
class apb_driver extends uvm_driver;
// ì˜¬ë°”ë¦„
class apb_driver extends uvm_driver #(apb_seq_item);
```
`uvm_driver`ëŠ” `#(REQ)`ë¡œ íŠ¸ëœì­ì…˜ íƒ€ì…ì„ íŒŒë¼ë¯¸í„°ë¡œ ë°›ì•„ì•¼ í•©ë‹ˆë‹¤. ëˆ„ë½í•˜ë©´ `req`ì˜ íƒ€ì…ì´ `uvm_sequence_item`ì´ ë˜ì–´ í•„ë“œ ì ‘ê·¼ ì‹œ `$cast`ê°€ í•„ìš”í•©ë‹ˆë‹¤.

**ë¬¸ì œ 2**: `super.build_phase(phase)` ëˆ„ë½
```systemverilog
function void build_phase(uvm_phase phase);
  super.build_phase(phase);  // ë°˜ë“œì‹œ í˜¸ì¶œ!
  // ...
endfunction
```
ë¶€ëª¨ í´ë˜ìŠ¤ì˜ build ë¡œì§ì´ ì‹¤í–‰ë˜ì§€ ì•Šì•„ ì˜ˆê¸°ì¹˜ ì•Šì€ ë™ì‘ì´ ë°œìƒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

**ë¬¸ì œ 3**: APB í”„ë¡œí† ì½œ ìœ„ë°˜ â€” `penable` ì²˜ë¦¬ ëˆ„ë½
```systemverilog
// ì˜¬ë°”ë¥¸ APB í”„ë¡œí† ì½œ:
// Setup phase: psel=1, penable=0 (1ì‚¬ì´í´)
// Access phase: psel=1, penable=1 (preadyê¹Œì§€)
vif.psel    = 1;
vif.penable = 0;
@(posedge vif.clk);     // Setup phase
vif.penable = 1;
@(posedge vif.clk iff vif.pready);  // Access phase (pready ëŒ€ê¸°)
vif.psel    = 0;
vif.penable = 0;
```

**ì¶”ê°€ ë¬¸ì œ**: `` `uvm_component_utils `` ë§¤í¬ë¡œë„ ëˆ„ë½ë˜ì—ˆìŠµë‹ˆë‹¤ â€” Factoryì— ë“±ë¡ë˜ì§€ ì•Šì•„ `create()` ì‚¬ìš© ë¶ˆê°€.
</details>

**ë¬¸ì œ 2: ë³´í†µ â€” Scoreboardì˜ ë¬¸ì œ**

```systemverilog
// apb_scoreboard.sv â€” ì´ ì½”ë“œì˜ ë¬¸ì œë¥¼ ì°¾ì•„ë¼

class apb_scoreboard extends uvm_scoreboard;
  `uvm_component_utils(apb_scoreboard)

  uvm_analysis_imp #(apb_seq_item, apb_scoreboard) analysis_export;

  bit [31:0] memory [bit[3:0]];  // ì°¸ì¡° ëª¨ë¸

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    analysis_export = new("analysis_export", this);
  endfunction

  function void write(apb_seq_item item);
    if (item.pwrite) begin
      memory[item.paddr] = item.pwdata;
    end else begin
      if (memory[item.paddr] != item.prdata) begin
        `uvm_error(get_type_name(),
          $sformatf("Mismatch! addr=0x%0h exp=0x%0h got=0x%0h",
            item.paddr, memory[item.paddr], item.prdata))
      end
    end
  endfunction
endclass
```

<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>

**ë¬¸ì œ 1**: ì½ê¸° ê²€ì¦ì—ì„œ **ì´ˆê¸°í™”ë˜ì§€ ì•Šì€ ë©”ëª¨ë¦¬ ì ‘ê·¼** ìœ„í—˜
```systemverilog
// ì“°ê¸° ì „ì— ì½ê¸°ê°€ ë¨¼ì € ì˜¤ë©´?
// memory[addr]ê°€ ì¡´ì¬í•˜ì§€ ì•Šìœ¼ë¯€ë¡œ 0ê³¼ ë¹„êµ â€” ì˜ëª»ëœ ê²°ê³¼
function void write(apb_seq_item item);
  if (item.pwrite) begin
    memory[item.paddr] = item.pwdata;
  end else begin
    if (!memory.exists(item.paddr)) begin
      `uvm_warning(get_type_name(),
        $sformatf("Read from uninitialized addr 0x%0h", item.paddr))
    end else if (memory[item.paddr] != item.prdata) begin
      // ë¹„êµ ...
    end
  end
endfunction
```

**ë¬¸ì œ 2**: ì½ê¸°ì™€ ì“°ê¸°ë¥¼ **ê°™ì€ analysis port**ë¡œ ë°›ëŠ”ë°, **ìˆœì„œ ë³´ì¥ ë¬¸ì œ**ê°€ ìˆì„ ìˆ˜ ìˆìŒ. ì“°ê¸° íŠ¸ëœì­ì…˜ì´ DUTì—ì„œ ì²˜ë¦¬ë˜ê¸° ì „ì— ê°™ì€ ì£¼ì†Œì˜ ì½ê¸°ê°€ ì˜¬ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì‹¤ë¬´ì—ì„œëŠ” **FIFO ê¸°ë°˜** ë¹„êµë‚˜ **íƒ€ì´ë° ê³ ë ¤**ê°€ í•„ìš”í•©ë‹ˆë‹¤.

**ë¬¸ì œ 3**: ì—ëŸ¬ ì¹´ìš´íŠ¸ ê´€ë¦¬ ì—†ìŒ â€” ëª‡ ê°œì˜ ë¹„êµë¥¼ í–ˆê³  ëª‡ ê°œê°€ ì‹¤íŒ¨í–ˆëŠ”ì§€ `report_phase`ì—ì„œ ìš”ì•½í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤.
</details>

**ë¬¸ì œ 3: ì–´ë ¤ì›€ â€” Environment êµ¬ì¡° ë¬¸ì œ**

```systemverilog
// apb_env.sv â€” ì´ í™˜ê²½ì˜ ì„¤ê³„ ë¬¸ì œë¥¼ ì°¾ì•„ë¼

class apb_env extends uvm_env;
  `uvm_component_utils(apb_env)

  apb_driver    driver;
  apb_monitor   monitor;
  apb_sequencer sequencer;
  apb_scoreboard scoreboard;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    driver     = apb_driver::type_id::create("driver", this);
    monitor    = apb_monitor::type_id::create("monitor", this);
    sequencer  = apb_sequencer::type_id::create("sequencer", this);
    scoreboard = apb_scoreboard::type_id::create("scoreboard", this);
  endfunction

  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    driver.seq_item_port.connect(sequencer.seq_item_export);
    monitor.ap.connect(scoreboard.analysis_export);
  endfunction
endclass
```

<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>

**í•µì‹¬ ë¬¸ì œ: Agent ê³„ì¸µì´ ì—†ìŒ**

Driver, Monitor, Sequencerê°€ Environmentì— ì§ì ‘ ìˆìœ¼ë©´ **ì¬ì‚¬ìš©ì´ ë¶ˆê°€ëŠ¥**í•©ë‹ˆë‹¤. ì´ê²ƒë“¤ì€ **Agent** ì•ˆì— ìº¡ìŠí™”ë˜ì–´ì•¼ í•©ë‹ˆë‹¤:

```systemverilog
// ì˜¬ë°”ë¥¸ êµ¬ì¡°
class apb_env extends uvm_env;
  `uvm_component_utils(apb_env)

  apb_agent      agent;       // Agentê°€ Driver/Monitor/Sequencerë¥¼ í¬í•¨
  apb_scoreboard scoreboard;

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    agent      = apb_agent::type_id::create("agent", this);
    scoreboard = apb_scoreboard::type_id::create("scoreboard", this);
  endfunction

  function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    agent.monitor.ap.connect(scoreboard.analysis_export);
  endfunction
endclass
```

**ì™œ Agentê°€ í•„ìš”í•œê°€?**
- **ACTIVE/PASSIVE ëª¨ë“œ**: Agent ì—†ì´ëŠ” ëª¨ë“œ ì „í™˜ ë¶ˆê°€
- **ì¬ì‚¬ìš©**: Agent ë‹¨ìœ„ë¡œ ë‹¤ë¥¸ Environmentì— í†µí•©
- **ìº¡ìŠí™”**: Driver-Sequencer ì—°ê²°ì€ Agent ë‚´ë¶€ ë¬¸ì œ

ì´ê²ƒì€ **ë©´ì ‘ì—ì„œ ì•„í‚¤í…ì²˜ ì´í•´ë„ë¥¼ ì¸¡ì •í•˜ëŠ” í•µì‹¬ ì§ˆë¬¸**ì…ë‹ˆë‹¤.
</details>

### 15.3.2 "ì´ í™˜ê²½ì„ ê°œì„ í•´ë¼" ìœ í˜•

ì´ ìœ í˜•ì€ ë™ì‘í•˜ëŠ” ì½”ë“œë¥¼ **ë” ì¢‹ê²Œ ë§Œë“œëŠ” ëŠ¥ë ¥**ì„ ë´…ë‹ˆë‹¤.

**ë¬¸ì œ: ë‹¤ìŒ í…ŒìŠ¤íŠ¸ë¥¼ ê°œì„ í•˜ë¼**

```systemverilog
class basic_test extends uvm_test;
  `uvm_component_utils(basic_test)
  apb_env env;

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = apb_env::type_id::create("env", this);
  endfunction

  virtual task run_phase(uvm_phase phase);
    apb_seq_item req;
    phase.raise_objection(this);

    // 100ë²ˆ ëœë¤ ì“°ê¸°
    repeat(100) begin
      req = apb_seq_item::type_id::create("req");
      start_item(req);
      req.randomize() with { pwrite == 1; };
      finish_item(req);
    end

    // 100ë²ˆ ëœë¤ ì½ê¸°
    repeat(100) begin
      req = apb_seq_item::type_id::create("req");
      start_item(req);
      req.randomize() with { pwrite == 0; };
      finish_item(req);
    end

    phase.drop_objection(this);
  endtask
endclass
```

<details>
<summary>ê°œì„ ì•ˆ ë³´ê¸°</summary>

**ë¬¸ì œì  4ê°€ì§€:**

1. **Testì—ì„œ ì§ì ‘ Sequenceë¥¼ ì‹¤í–‰í•˜ì§€ ì•ŠìŒ**: TestëŠ” Sequenceë¥¼ ì‹œì‘í•´ì•¼ì§€, ì§ì ‘ `start_item/finish_item`ì„ í•˜ë©´ ì•ˆ ë©ë‹ˆë‹¤.
2. **ì‹œí€€ìŠ¤ ì¬ì‚¬ìš© ë¶ˆê°€**: ì“°ê¸° 100ë²ˆ, ì½ê¸° 100ë²ˆì´ í•˜ë“œì½”ë”©ë˜ì–´ ìˆìŠµë‹ˆë‹¤.
3. **ì“°ê¸° í›„ ì½ê¸°ë§Œ í…ŒìŠ¤íŠ¸**: ì½ê¸°â†’ì“°ê¸°, êµì°¨ íŒ¨í„´ ë“± ë‹¤ì–‘í•œ ì‹œë‚˜ë¦¬ì˜¤ê°€ ì—†ìŠµë‹ˆë‹¤.
4. **ì»¤ë²„ë¦¬ì§€ ì—°ê²° ì—†ìŒ**: í…ŒìŠ¤íŠ¸ ê²°ê³¼ë¥¼ ì¸¡ì •í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤.

**ê°œì„ ëœ ì½”ë“œ:**

```systemverilog
// 1. ì¬ì‚¬ìš© ê°€ëŠ¥í•œ Sequence ë¶„ë¦¬
class apb_write_seq extends uvm_sequence #(apb_seq_item);
  `uvm_object_utils(apb_write_seq)  // SequenceëŠ” uvm_object_utils!
  rand int count = 100;

  virtual task body();
    repeat(count) begin
      req = apb_seq_item::type_id::create("req");
      start_item(req);
      req.randomize() with { pwrite == 1; };
      finish_item(req);
    end
  endtask
endclass

// 2. í…ŒìŠ¤íŠ¸ëŠ” Sequenceë§Œ ì‹œì‘
class improved_test extends uvm_test;
  `uvm_component_utils(improved_test)  // TestëŠ” uvm_component_utils!
  apb_env env;

  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    env = apb_env::type_id::create("env", this);
  endfunction

  virtual task run_phase(uvm_phase phase);
    apb_write_seq   wr_seq = apb_write_seq::type_id::create("wr_seq");
    apb_read_seq    rd_seq = apb_read_seq::type_id::create("rd_seq");
    apb_mixed_seq   mx_seq = apb_mixed_seq::type_id::create("mx_seq");

    phase.raise_objection(this);
    wr_seq.start(env.agent.sequencer);  // ì“°ê¸°
    rd_seq.start(env.agent.sequencer);  // ì½ê¸°
    mx_seq.start(env.agent.sequencer);  // í˜¼í•©
    phase.drop_objection(this);
  endtask
endclass
```

**í•µì‹¬**: TestëŠ” **ì‹œë‚˜ë¦¬ì˜¤ ì¡°í•©**ë§Œ ë‹´ë‹¹, ì„¸ë¶€ êµ¬í˜„ì€ Sequenceì— ìœ„ì„.
</details>

### 15.3.3 ë¼ì´ë¸Œ ì½”ë”© íŒ

ë©´ì ‘ì—ì„œ í™”ì´íŠ¸ë³´ë“œë‚˜ í™”ë©´ ê³µìœ ë¡œ ì½”ë“œë¥¼ ì‘ì„±í•  ë•Œ:

| íŒ | ì„¤ëª… |
|-----|------|
| **ë¼ˆëŒ€ ë¨¼ì €** | í´ë˜ìŠ¤ ì„ ì–¸, ìƒì„±ì, Phase ë©”ì„œë“œ í‹€ì„ ë¨¼ì € ì‘ì„± |
| **ì£¼ì„ìœ¼ë¡œ ì„¤ëª…** | ì½”ë“œ ì „ì— "ì—¬ê¸°ì„œ ~ë¥¼ í•  ê²ë‹ˆë‹¤" ì£¼ì„ì„ ë¨¼ì € ì‘ì„± |
| **ë§¤í¬ë¡œ ìŠì§€ ì•Šê¸°** | componentëŠ” `` `uvm_component_utils ``, objectëŠ” `` `uvm_object_utils `` |
| **super í˜¸ì¶œ** | `build_phase`, `connect_phase`ì—ì„œ `super` í˜¸ì¶œ ìŠµê´€ |
| **ì´ë¦„ ê·œì¹™** | `uart_driver`, `apb_monitor` ê°™ì€ ëª…í™•í•œ ë„¤ì´ë° |
| **ì™„ë²½í•˜ì§€ ì•Šì•„ë„ ë¨** | ì „ì²´ ë¡œì§ íë¦„ì„ ë³´ì—¬ì£¼ëŠ” ê²ƒì´ ì¤‘ìš” |

```systemverilog
// ë¼ì´ë¸Œ ì½”ë”© ì‘ì„± ìˆœì„œ ì˜ˆì‹œ
// Step 1: í´ë˜ìŠ¤ ë¼ˆëŒ€
class my_driver extends uvm_driver #(my_item);
  `uvm_component_utils(my_driver)
  virtual my_if vif;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  // Step 2: build_phase â€” config_dbì—ì„œ vif ê°€ì ¸ì˜¤ê¸°
  function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    if (!uvm_config_db#(virtual my_if)::get(this, "", "vif", vif))
      `uvm_fatal(get_type_name(), "vifë¥¼ ê°€ì ¸ì˜¬ ìˆ˜ ì—†ìŠµë‹ˆë‹¤")
  endfunction

  // Step 3: run_phase â€” í•µì‹¬ ë“œë¼ì´ë¹™ ë¡œì§
  virtual task run_phase(uvm_phase phase);
    forever begin
      seq_item_port.get_next_item(req);
      // ì—¬ê¸°ì„œ í”„ë¡œí† ì½œì— ë§ê²Œ ì‹ í˜¸ë¥¼ êµ¬ë™í•©ë‹ˆë‹¤
      @(posedge vif.clk);
      vif.data <= req.data;
      seq_item_port.item_done();
    end
  endtask
endclass
```

---

## 15.4 í¬íŠ¸í´ë¦¬ì˜¤ í”„ë¡œì íŠ¸ êµ¬ì„±

> **ì´ ì ˆì˜ ëª©í‘œ**: Ch.11~14ì—ì„œ ë§Œë“  APB ê²€ì¦ í™˜ê²½ì„ GitHub í¬íŠ¸í´ë¦¬ì˜¤ë¡œ ì •ë¦¬í•˜ì—¬ ì·¨ì—…ì— í™œìš©í•©ë‹ˆë‹¤.

### 15.4.1 Ch.11~14 APB í”„ë¡œì íŠ¸ë¥¼ í¬íŠ¸í´ë¦¬ì˜¤ë¡œ

ì´ ì±…ì„ í†µí•´ ë§Œë“  APB ê²€ì¦ í™˜ê²½ì€ **ì´ë¯¸ í¬íŠ¸í´ë¦¬ì˜¤ê°€ ë  ìˆ˜ ìˆëŠ” ìˆ˜ì¤€**ì…ë‹ˆë‹¤. í¬í•¨ëœ ê¸°ìˆ :

| ì±•í„° | ê¸°ìˆ  | í¬íŠ¸í´ë¦¬ì˜¤ì—ì„œ ì–´í•„ í¬ì¸íŠ¸ |
|------|------|--------------------------|
| Ch.11 | APB Agent (Driver/Monitor/Sequencer) | "UVM Agentë¥¼ ì²˜ìŒë¶€í„° êµ¬ì¶•í•œ ê²½í—˜" |
| Ch.12 | RAL (Register Abstraction Layer) | "ë ˆì§€ìŠ¤í„° ëª¨ë¸ì„ ì§ì ‘ ì‘ì„±í•œ ê²½í—˜" |
| Ch.13 | Virtual Sequence | "ë‹¤ì¤‘ Agent í™˜ê²½ì„ ì„¤ê³„í•œ ê²½í—˜" |
| Ch.14 | Coverage + Assertion | "ì»¤ë²„ë¦¬ì§€ ê¸°ë°˜ ê²€ì¦ ë°©ë²•ë¡  ê²½í—˜" |

> ğŸ’¡ **ë¹„ìœ **: ì´ë ¥ì„œê°€ **"ì„¤ê³„ë„"**(ë‚´ê°€ ë¬´ì—‡ì„ í•  ìˆ˜ ìˆëŠ”ì§€ ì„¤ëª…)ë¼ë©´, í¬íŠ¸í´ë¦¬ì˜¤ëŠ” **"ì™„ì„±ëœ ê±´ë¬¼"**(ì‹¤ì œë¡œ í•´ë´¤ë‹¤ëŠ” ì¦ê±°)ì…ë‹ˆë‹¤. ë©´ì ‘ê´€ì€ ì„¤ê³„ë„ë³´ë‹¤ ê±´ë¬¼ì„ ë³´ê³  ì‹¶ì–´í•©ë‹ˆë‹¤.

### 15.4.2 GitHub ì €ì¥ì†Œ êµ¬ì¡°ì™€ README

**ê¶Œì¥ ì €ì¥ì†Œ êµ¬ì¡°:**

```
í¬íŠ¸í´ë¦¬ì˜¤ GitHub ì €ì¥ì†Œ êµ¬ì¡°

apb-uvm-verification/
â”œâ”€â”€ README.md                    â† í”„ë¡œì íŠ¸ ì†Œê°œ (ê°€ì¥ ì¤‘ìš”!)
â”œâ”€â”€ docs/
â”‚   â”œâ”€â”€ verification_plan.md     â† ê²€ì¦ ê³„íšì„œ
â”‚   â”œâ”€â”€ coverage_report.md       â† ì»¤ë²„ë¦¬ì§€ ê²°ê³¼ ìš”ì•½
â”‚   â””â”€â”€ architecture.md          â† ì•„í‚¤í…ì²˜ ì„¤ëª…
â”œâ”€â”€ rtl/
â”‚   â””â”€â”€ apb_slave_memory.sv      â† DUT
â”œâ”€â”€ tb/
â”‚   â”œâ”€â”€ apb_if.sv                â† Interface
â”‚   â”œâ”€â”€ apb_seq_item.sv          â† Transaction
â”‚   â”œâ”€â”€ apb_driver.sv            â† Driver
â”‚   â”œâ”€â”€ apb_monitor.sv           â† Monitor
â”‚   â”œâ”€â”€ apb_sequencer.sv         â† Sequencer
â”‚   â”œâ”€â”€ apb_agent.sv             â† Agent
â”‚   â”œâ”€â”€ apb_scoreboard.sv        â† Scoreboard
â”‚   â”œâ”€â”€ apb_coverage.sv          â† Coverage Collector
â”‚   â”œâ”€â”€ apb_assertions.sv        â† Protocol Assertions
â”‚   â”œâ”€â”€ apb_env.sv               â† Environment
â”‚   â”œâ”€â”€ apb_reg_model.sv         â† RAL Model
â”‚   â”œâ”€â”€ apb_virtual_seq.sv       â† Virtual Sequences
â”‚   â””â”€â”€ apb_base_test.sv         â† Base Test
â”œâ”€â”€ tests/
â”‚   â”œâ”€â”€ apb_smoke_test.sv        â† ê¸°ë³¸ í…ŒìŠ¤íŠ¸
â”‚   â”œâ”€â”€ apb_random_test.sv       â† ëœë¤ í…ŒìŠ¤íŠ¸
â”‚   â”œâ”€â”€ apb_coverage_test.sv     â† ì»¤ë²„ë¦¬ì§€ í…ŒìŠ¤íŠ¸
â”‚   â””â”€â”€ apb_error_test.sv        â† ì—ëŸ¬ ì£¼ì… í…ŒìŠ¤íŠ¸
â”œâ”€â”€ sim/
â”‚   â”œâ”€â”€ Makefile                 â† ë¹Œë“œ ìŠ¤í¬ë¦½íŠ¸
â”‚   â””â”€â”€ run.do                   â† ì‹œë®¬ë ˆì´í„° ìŠ¤í¬ë¦½íŠ¸
â””â”€â”€ LICENSE
```

**GitHubì— ì˜¬ë¦¬ëŠ” ë°©ë²• (step by step):**

```bash
# 1. ì €ì¥ì†Œ ì´ˆê¸°í™”
mkdir apb-uvm-verification
cd apb-uvm-verification
git init

# 2. íŒŒì¼ êµ¬ì¡° ìƒì„±
mkdir -p docs rtl tb tests sim

# 3. ì½”ë“œ íŒŒì¼ ë³µì‚¬ (Ch.11~14ì—ì„œ ì‘ì„±í•œ íŒŒì¼ë“¤)
cp /path/to/apb_slave_memory.sv rtl/
cp /path/to/apb_*.sv tb/
cp /path/to/tests/*.sv tests/

# 4. README.md ì‘ì„± (ì•„ë˜ í…œí”Œë¦¿ ì°¸ê³ )

# 5. ì²« ì»¤ë°‹
git add .
git commit -m "Initial commit: APB UVM verification environment"

# 6. GitHub ì €ì¥ì†Œ ìƒì„± í›„ ì—°ê²°
git remote add origin https://github.com/your-username/apb-uvm-verification.git
git branch -M main
git push -u origin main
```

**README.md í…œí”Œë¦¿:**

````markdown
# APB Slave Memory UVM Verification Environment

## Overview
AMBA APB í”„ë¡œí† ì½œ ê¸°ë°˜ Slave Memoryì˜ UVM ê²€ì¦ í™˜ê²½ì…ë‹ˆë‹¤.
UVM 1.2 í‘œì¤€ì„ ì¤€ìˆ˜í•˜ë©°, Agent/RAL/Coverage/Assertionì„ í¬í•¨í•©ë‹ˆë‹¤.

## Architecture
```
UVM Test
â””â”€â”€ Environment
    â”œâ”€â”€ APB Agent (Active)
    â”‚   â”œâ”€â”€ Sequencer
    â”‚   â”œâ”€â”€ Driver
    â”‚   â””â”€â”€ Monitor
    â”œâ”€â”€ RAL Model
    â”‚   â””â”€â”€ Adapter
    â”œâ”€â”€ Scoreboard
    â”œâ”€â”€ Coverage Collector
    â””â”€â”€ Virtual Sequencer
```

## Features
- **APB Agent**: AMBA 3.0 APB í”„ë¡œí† ì½œ ì™„ì „ ì§€ì›
- **RAL Model**: 16ê°œ ë ˆì§€ìŠ¤í„° ì¶”ìƒí™”, ë¯¸ëŸ¬ ê²€ì¦
- **Coverage**: ì£¼ì†Œ/ë°ì´í„°/ë™ì‘ êµì°¨ ì»¤ë²„ë¦¬ì§€ (ëª©í‘œ: 95%)
- **Assertions**: APB í”„ë¡œí† ì½œ ê·œì¹™ 5ê°œ SVA êµ¬í˜„
- **Test Suite**: Smoke, Random, Directed, Error Injection

## Results
| í•­ëª© | ê²°ê³¼ |
|------|------|
| í…ŒìŠ¤íŠ¸ ìˆ˜ | 15ê°œ |
| Pass Rate | 100% |
| Functional Coverage | 96.1% |
| Assertion Failures | 0 |

## How to Run
```bash
# Questa
cd sim && make questa

# VCS
cd sim && make vcs
```

## Skills Demonstrated
- UVM 1.2 Methodology
- SystemVerilog OOP & Constrained Random
- AMBA APB Protocol
- Coverage-Driven Verification
- SVA (SystemVerilog Assertions)
- Register Abstraction Layer (RAL)
````

### 15.4.3 ë¬¸ì„œí™”ì™€ ì‹œì—° ê°€ì´ë“œ

í¬íŠ¸í´ë¦¬ì˜¤ì—ì„œ **ì°¨ë³„í™” í¬ì¸íŠ¸**ê°€ ë˜ëŠ” ë¬¸ì„œë“¤:

**1. ê²€ì¦ ê³„íšì„œ (Verification Plan)**

```markdown
## ê²€ì¦ ê³„íšì„œ â€” APB Slave Memory

### 1. DUT ê¸°ëŠ¥ ëª©ë¡
| ê¸°ëŠ¥     | ì„¤ëª…                 | ê²€ì¦ ë°©ë²•         |
|----------|----------------------|-------------------|
| ì“°ê¸°     | ì£¼ì†Œì— ë°ì´í„° ì €ì¥   | Directed + Random |
| ì½ê¸°     | ì£¼ì†Œì—ì„œ ë°ì´í„° ë°˜í™˜ | Back-to-back R/W  |
| í”„ë¡œí† ì½œ | APB íƒ€ì´ë° ì¤€ìˆ˜      | SVA Assertion     |

### 2. ì»¤ë²„ë¦¬ì§€ ëª©í‘œ
| í•­ëª©          | ëª©í‘œ | í˜„ì¬  |
|---------------|------|-------|
| ì£¼ì†Œ ì»¤ë²„ë¦¬ì§€ | 100% | 100%  |
| ë™ì‘ ì»¤ë²„ë¦¬ì§€ | 100% | 100%  |
| êµì°¨ ì»¤ë²„ë¦¬ì§€ | 90%  | 96.1% |
```

**2. ì»¤ë²„ë¦¬ì§€ ê²°ê³¼ ìš”ì•½ â€” ìˆ«ìë¡œ ì¦ëª…**

ë©´ì ‘ê´€ì´ ê°€ì¥ ë³´ê³  ì‹¶ì–´í•˜ëŠ” ê²ƒì€ **ê²°ê³¼ ìˆ«ì**ì…ë‹ˆë‹¤:
- "ì»¤ë²„ë¦¬ì§€ 96.1% ë‹¬ì„±"
- "15ê°œ í…ŒìŠ¤íŠ¸ ì „ìˆ˜ í†µê³¼"
- "ëœë¤ í…ŒìŠ¤íŠ¸ë¡œ 80%, íƒ€ê²Ÿìœ¼ë¡œ 16.1% ì¶”ê°€"

---

## 15.5 ì´ë ¥ì„œ & ìê¸°ì†Œê°œì„œ ì „ëµ

> **ì´ ì ˆì˜ ëª©í‘œ**: ê²€ì¦ ì—”ì§€ë‹ˆì–´ ì´ë ¥ì„œë¥¼ ì‘ì„±í•˜ê³ , ìê¸°ì†Œê°œì„œì—ì„œ UVM ê²½í—˜ì„ íš¨ê³¼ì ìœ¼ë¡œ ì–´í•„í•©ë‹ˆë‹¤.

### 15.5.1 ê²€ì¦ ì—”ì§€ë‹ˆì–´ ì´ë ¥ì„œ ì‘ì„±ë²•

**ì´ë ¥ì„œì˜ í•µì‹¬ì€ "í‚¤ì›Œë“œ ë§¤ì¹­"**ì…ë‹ˆë‹¤. ì±„ìš© ë‹´ë‹¹ìëŠ” ì´ë ¥ì„œì—ì„œ ê´€ë ¨ í‚¤ì›Œë“œë¥¼ ê²€ìƒ‰í•©ë‹ˆë‹¤.

**í•„ìˆ˜ í‚¤ì›Œë“œ ëª©ë¡:**

| ì¹´í…Œê³ ë¦¬ | í‚¤ì›Œë“œ |
|---------|--------|
| **ë°©ë²•ë¡ ** | UVM, SystemVerilog, Constrained Random, Coverage-Driven |
| **ì»´í¬ë„ŒíŠ¸** | Agent, Driver, Monitor, Sequencer, Scoreboard, Coverage |
| **í”„ë¡œí† ì½œ** | APB, AXI, AHB (ê²½í—˜í•œ ê²ƒ) |
| **ê¸°ë²•** | Factory Pattern, RAL, Virtual Sequence, SVA |
| **ë„êµ¬** | VCS, Questa, Xcelium, Verdi, DVE, SimVision |
| **í”„ë¡œì„¸ìŠ¤** | Coverage Closure, Regression, Bug Tracking |
| **ë²„ì „ ê´€ë¦¬** | Git, SVN, GitHub |
| **ìš´ì˜ì²´ì œ** | Linux, Shell Script (Bash/Tcl), Makefile |

> ğŸ’¡ **íŒ**: Gitê³¼ LinuxëŠ” ì´ë ¥ì„œì— ëª…ì‹œí•˜ì§€ ì•Šì•„ë„ ë‹¹ì—°íˆ ì‚¬ìš©í•  ìˆ˜ ìˆì–´ì•¼ í•˜ëŠ” ê¸°ë³¸ ê¸°ìˆ ì…ë‹ˆë‹¤. í•˜ì§€ë§Œ ì‹ ì… ì´ë ¥ì„œì—ëŠ” ëª…ì‹œì ìœ¼ë¡œ í¬í•¨í•˜ëŠ” ê²ƒì´ ì¢‹ìŠµë‹ˆë‹¤ â€” ë©´ì ‘ê´€ì´ "ê¸°ë³¸ê¸°ê°€ ìˆêµ¬ë‚˜"ë¥¼ í™•ì¸í•©ë‹ˆë‹¤.

**í”„ë¡œì íŠ¸ ê²½í—˜ ì‘ì„± ì˜ˆì‹œ:**

```
ë‚˜ìœ ì˜ˆ:
"UVMìœ¼ë¡œ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ë§Œë“¤ì—ˆìŠµë‹ˆë‹¤."

ì¢‹ì€ ì˜ˆ:
"APB Slave Memoryì— ëŒ€í•œ UVM ê²€ì¦ í™˜ê²½ì„ êµ¬ì¶•í•˜ì˜€ìŠµë‹ˆë‹¤.
- UVM 1.2 ê¸°ë°˜ Agent(Driver/Monitor/Sequencer) ì„¤ê³„ ë° êµ¬í˜„
- RALì„ í™œìš©í•œ ë ˆì§€ìŠ¤í„° ê²€ì¦ ìë™í™”
- Functional Coverage 96.1% ë‹¬ì„± (Constrained Random + Directed ì¡°í•©)
- SVA ê¸°ë°˜ APB í”„ë¡œí† ì½œ ì–´ì„œì…˜ 5ê°œ êµ¬í˜„
- 15ê°œ í…ŒìŠ¤íŠ¸ì¼€ì´ìŠ¤ 100% í†µê³¼"
```

> ğŸ’¡ **í•µì‹¬**: **êµ¬ì²´ì  ìˆ«ì**ì™€ **ê¸°ìˆ  ìš©ì–´**ë¥¼ ì‚¬ìš©í•˜ì„¸ìš”. "ê²€ì¦ì„ í–ˆë‹¤"ê°€ ì•„ë‹ˆë¼ "Coverage 96.1%ë¥¼ ë‹¬ì„±í–ˆë‹¤"ì…ë‹ˆë‹¤.

### 15.5.2 ê¸°ìˆ  í‚¤ì›Œë“œì™€ ì„±ê³¼ í‘œí˜„

ì´ë ¥ì„œì—ì„œ **ë™ì‚¬ ì„ íƒ**ì´ ì¤‘ìš”í•©ë‹ˆë‹¤:

| ê°•í•œ ë™ì‚¬ | ì˜ˆì‹œ |
|-----------|------|
| **ì„¤ê³„** | "UVM ê²€ì¦ í™˜ê²½ì„ ì„¤ê³„í•˜ì˜€ìŠµë‹ˆë‹¤" |
| **êµ¬í˜„** | "APB Agentë¥¼ êµ¬í˜„í•˜ì˜€ìŠµë‹ˆë‹¤" |
| **ë‹¬ì„±** | "Functional Coverage 96%ë¥¼ ë‹¬ì„±í•˜ì˜€ìŠµë‹ˆë‹¤" |
| **ìë™í™”** | "ì»¤ë²„ë¦¬ì§€ ìˆ˜ì§‘ì„ ìë™í™”í•˜ì˜€ìŠµë‹ˆë‹¤" |
| **ë¶„ì„** | "ì»¤ë²„ë¦¬ì§€ í™€ì„ ë¶„ì„í•˜ì—¬ íƒ€ê²Ÿ ì‹œí€€ìŠ¤ë¥¼ ì‘ì„±í•˜ì˜€ìŠµë‹ˆë‹¤" |

**ì„±ê³¼ í‘œí˜„ ê³µì‹: ë™ì‚¬ + ëŒ€ìƒ + ìˆ˜ì¹˜/ê²°ê³¼**

```
"RALì„ í™œìš©í•œ ë ˆì§€ìŠ¤í„° ê²€ì¦ì„ ìë™í™”í•˜ì—¬ ê²€ì¦ íš¨ìœ¨ì„ í–¥ìƒì‹œì¼°ìŠµë‹ˆë‹¤"
"5ê°œì˜ APB í”„ë¡œí† ì½œ ì–´ì„œì…˜ìœ¼ë¡œ íƒ€ì´ë° ìœ„ë°˜ì„ ìë™ ê²€ì¶œí•˜ì˜€ìŠµë‹ˆë‹¤"
"Constrained Randomê³¼ Directed í…ŒìŠ¤íŠ¸ ì¡°í•©ìœ¼ë¡œ Coverage Closureë¥¼ ë‹¬ì„±í•˜ì˜€ìŠµë‹ˆë‹¤"
```

### 15.5.3 ìê¸°ì†Œê°œì„œì—ì„œ UVM ê²½í—˜ ì–´í•„

ìê¸°ì†Œê°œì„œì—ì„œ UVM í”„ë¡œì íŠ¸ë¥¼ ì„¤ëª…í•˜ëŠ” **STAR ê¸°ë²•**:

| ë‹¨ê³„ | ë‚´ìš© | ì˜ˆì‹œ |
|------|------|------|
| **S**(Situation) | ìƒí™© | "APB Slave Memoryë¥¼ ê²€ì¦í•´ì•¼ í•˜ëŠ” ìƒí™©ì—ì„œ" |
| **T**(Task) | ê³¼ì œ | "UVM ê¸°ë°˜ ìë™í™” ê²€ì¦ í™˜ê²½ì„ êµ¬ì¶•í•˜ëŠ” ê²ƒì´ ëª©í‘œì˜€ìŠµë‹ˆë‹¤" |
| **A**(Action) | í–‰ë™ | "Agent, RAL, Coverage Collector, Assertionì„ ì„¤ê³„í•˜ê³  êµ¬í˜„í–ˆìŠµë‹ˆë‹¤" |
| **R**(Result) | ê²°ê³¼ | "Coverage 96.1% ë‹¬ì„±, 15ê°œ í…ŒìŠ¤íŠ¸ 100% í†µê³¼" |

---

## 15.6 ì‹¤ì „ ë©´ì ‘ ì‹œë®¬ë ˆì´ì…˜

> **ì´ ì ˆì˜ ëª©í‘œ**: ì‹¤ì œ ë©´ì ‘ê³¼ ìœ ì‚¬í•œ ëŒ€í™”ë¥¼ í†µí•´ ë‹µë³€ ì—°ìŠµì„ í•©ë‹ˆë‹¤.

### 15.6.1 1ì°¨ ê¸°ìˆ  ë©´ì ‘ ì‹œë®¬ë ˆì´ì…˜

> ìƒí™©: íŒ¹ë¦¬ìŠ¤ ë°˜ë„ì²´ íšŒì‚¬ì˜ ê²€ì¦íŒ€ ì‹ ì… ì±„ìš© 1ì°¨ ê¸°ìˆ  ë©´ì ‘

**ë©´ì ‘ê´€**: ìê¸°ì†Œê°œì™€ í•¨ê»˜ UVM í”„ë¡œì íŠ¸ ê²½í—˜ì„ ê°„ë‹¨íˆ ë§ì”€í•´ì£¼ì„¸ìš”.

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "ì•ˆë…•í•˜ì„¸ìš”, ì „ìê³µí•™ê³¼ë¥¼ ì¡¸ì—…í•œ [ì´ë¦„]ì…ë‹ˆë‹¤. ì¡¸ì—… í”„ë¡œì íŠ¸ë¡œ APB Slave Memoryì— ëŒ€í•œ UVM ê²€ì¦ í™˜ê²½ì„ êµ¬ì¶•í–ˆìŠµë‹ˆë‹¤. Agent, RAL, Coverage Collector, Assertionì„ í¬í•¨í•œ ì™„ì „í•œ í™˜ê²½ì„ ì„¤ê³„í–ˆê³ , Functional Coverage 96%ë¥¼ ë‹¬ì„±í–ˆìŠµë‹ˆë‹¤."

---

**ë©´ì ‘ê´€**: UVMì—ì„œ Factory Patternì´ ì™œ ì¤‘ìš”í•œì§€ ì„¤ëª…í•´ì£¼ì„¸ìš”.

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "Factory Patternì€ í…ŒìŠ¤íŠ¸ë³„ë¡œ ì»´í¬ë„ŒíŠ¸ë‚˜ íŠ¸ëœì­ì…˜ì„ êµì²´í•  ìˆ˜ ìˆê²Œ í•´ì¤ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´ ê¸°ë³¸ í…ŒìŠ¤íŠ¸ì—ì„œëŠ” ì¼ë°˜ ë“œë¼ì´ë²„ë¥¼ ì“°ê³ , ì—ëŸ¬ ì£¼ì… í…ŒìŠ¤íŠ¸ì—ì„œëŠ” ì—ëŸ¬ ë“œë¼ì´ë²„ë¡œ êµì²´í•  ë•Œ, í™˜ê²½ ì½”ë“œë¥¼ ì „í˜€ ìˆ˜ì •í•˜ì§€ ì•Šê³  Factory override í•œ ì¤„ë¡œ ê°€ëŠ¥í•©ë‹ˆë‹¤. ì´ê²ƒì´ UVMì˜ ì¬ì‚¬ìš©ì„±ì„ ê°€ëŠ¥í•˜ê²Œ í•˜ëŠ” í•µì‹¬ ë©”ì»¤ë‹ˆì¦˜ì…ë‹ˆë‹¤."

---

**ë©´ì ‘ê´€**: Analysis Portì™€ ì¼ë°˜ TLM Portì˜ ì°¨ì´ë¥¼ ì„¤ëª…í•´ì£¼ì„¸ìš”.

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "ì¼ë°˜ TLM PortëŠ” 1:1 í†µì‹ ì´ê³  blockingì´ ê°€ëŠ¥í•©ë‹ˆë‹¤. ë°˜ë©´ Analysis PortëŠ” 1:N ë¸Œë¡œë“œìºìŠ¤íŠ¸ì…ë‹ˆë‹¤. Monitorê°€ íŠ¸ëœì­ì…˜ì„ ìº¡ì²˜í•˜ë©´ Scoreboard, Coverage Collector ë“± ì—¬ëŸ¬ êµ¬ë…ìì—ê²Œ ë™ì‹œì— ì „ë‹¬ë©ë‹ˆë‹¤. ì—°ê²°ëœ êµ¬ë…ìê°€ ì—†ì–´ë„ ì—ëŸ¬ê°€ ë‚˜ì§€ ì•ŠëŠ” ì ë„ ì°¨ì´ì…ë‹ˆë‹¤. write() í˜¸ì¶œ ì‹œ ëª¨ë“  êµ¬ë…ìì˜ write()ê°€ ìˆœì°¨ì ìœ¼ë¡œ í˜¸ì¶œë˜ì§€ë§Œ í¬íŠ¸ ë ˆë²¨ì—ì„œëŠ” non-blockingì…ë‹ˆë‹¤."

---

**ë©´ì ‘ê´€**: ì´ ì½”ë“œì—ì„œ ë¬¸ì œë¥¼ ì°¾ì•„ë³´ì„¸ìš”. (í™”ë©´ì— ì½”ë“œ í‘œì‹œ)

```systemverilog
class my_test extends uvm_test;
  my_env env;
  virtual task run_phase(uvm_phase phase);
    my_seq seq = new("seq");
    seq.start(env.agent.sequencer);
  endtask
endclass
```

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "ì„¸ ê°€ì§€ ë¬¸ì œê°€ ìˆìŠµë‹ˆë‹¤. ì²«ì§¸, `phase.raise_objection(this)`ê°€ ì—†ì–´ì„œ ì‹œë®¬ë ˆì´ì…˜ì´ ì¦‰ì‹œ ì¢…ë£Œë©ë‹ˆë‹¤. ë‘˜ì§¸, Sequenceë¥¼ `new()`ë¡œ ìƒì„±í–ˆëŠ”ë°, Factoryë¥¼ í†µí•´ `create()`ë¡œ ìƒì„±í•´ì•¼ ë‚˜ì¤‘ì— overrideê°€ ê°€ëŠ¥í•©ë‹ˆë‹¤. ì…‹ì§¸, `` `uvm_component_utils`` ë§¤í¬ë¡œê°€ ì—†ì–´ì„œ ì´ Test í´ë˜ìŠ¤ ìì²´ë„ Factoryì— ë“±ë¡ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤."

---

**ë©´ì ‘ê´€**: Coverage ClosureëŠ” ì–´ë–»ê²Œ ì§„í–‰í•˜ë‚˜ìš”?

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "ë¨¼ì € Constrained Random í…ŒìŠ¤íŠ¸ë¥¼ ëŒ€ëŸ‰ ì‹¤í–‰í•˜ì—¬ ê¸°ë³¸ ì»¤ë²„ë¦¬ì§€ë¥¼ ì±„ì›ë‹ˆë‹¤. ë³´í†µ 80% ì •ë„ê¹Œì§€ ì˜¬ë¼ê°‘ë‹ˆë‹¤. ê·¸ ë‹¤ìŒ ì»¤ë²„ë¦¬ì§€ ë¦¬í¬íŠ¸ë¥¼ ë¶„ì„í•˜ì—¬ ë¯¸ë‹¬ í•­ëª©ì„ ì°¾ê³ , ê·¸ í•­ëª©ì„ íƒ€ê²Ÿí•˜ëŠ” Directed ì‹œí€€ìŠ¤ë¥¼ ì‘ì„±í•©ë‹ˆë‹¤. ì´ ê³¼ì •ì„ ë°˜ë³µí•˜ì—¬ ëª©í‘œ ì»¤ë²„ë¦¬ì§€ì— ë„ë‹¬í•©ë‹ˆë‹¤. ì‹¤ì œ í”„ë¡œì íŠ¸ì—ì„œ 100% ë‹¬ì„±ì´ ì–´ë ¤ìš´ ê²½ìš°ì—ëŠ” waiver ë¬¸ì„œë¥¼ ì‘ì„±í•˜ì—¬ ë‹¬ì„± ë¶ˆê°€ ì‚¬ìœ ë¥¼ ê¸°ë¡í•©ë‹ˆë‹¤."

### 15.6.2 2ì°¨ ì‹¬ì¸µ ë©´ì ‘ ì‹œë®¬ë ˆì´ì…˜

> ìƒí™©: 2ì°¨ ë©´ì ‘ì€ íŒ€ ë¦¬ë“œë‚˜ ì‹œë‹ˆì–´ ì—”ì§€ë‹ˆì–´ê°€ ì§„í–‰. ë” ê¹Šì€ ê¸°ìˆ  + ë¬¸ì œ í•´ê²° ëŠ¥ë ¥ í‰ê°€

**ë©´ì ‘ê´€**: ìƒˆë¡œìš´ SPI IPì˜ ê²€ì¦ í™˜ê²½ì„ ì²˜ìŒë¶€í„° êµ¬ì¶•í•œë‹¤ë©´, ì–´ë–¤ ìˆœì„œë¡œ ì§„í–‰í•˜ì‹œê² ìŠµë‹ˆê¹Œ?

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "ë¨¼ì € SPI í”„ë¡œí† ì½œ ìŠ¤í™ì„ ë¶„ì„í•˜ì—¬ ì¸í„°í˜ì´ìŠ¤ ì‹ í˜¸ì™€ í”„ë¡œí† ì½œ ê·œì¹™ì„ ì •ë¦¬í•©ë‹ˆë‹¤. ë‹¤ìŒìœ¼ë¡œ `spi_seq_item`ì„ ì •ì˜í•˜ì—¬ MOSI/MISO ë°ì´í„°, í´ë¡ ê·¹ì„±(CPOL), í´ë¡ ìœ„ìƒ(CPHA) ë“±ì„ í•„ë“œë¡œ ì„ ì–¸í•©ë‹ˆë‹¤.
>
> ê·¸ ë‹¤ìŒ SPI Agentë¥¼ êµ¬ì¶•í•©ë‹ˆë‹¤. DriverëŠ” SPI í”„ë¡œí† ì½œì— ë§ê²Œ SCK, MOSI ì‹ í˜¸ë¥¼ êµ¬ë™í•˜ê³ , MonitorëŠ” MISOë¥¼ ê´€ì°°í•˜ì—¬ íŠ¸ëœì­ì…˜ì„ ì¬êµ¬ì„±í•©ë‹ˆë‹¤. ScoreboardëŠ” ì „ì†¡í•œ ë°ì´í„°ì™€ ìˆ˜ì‹ í•œ ë°ì´í„°ë¥¼ ë¹„êµí•©ë‹ˆë‹¤.
>
> Smoke testë¡œ ê¸°ë³¸ ì†¡ìˆ˜ì‹ ì„ ê²€ì¦í•œ í›„, CPOL/CPHA 4ê°€ì§€ ëª¨ë“œ, ë‹¤ì–‘í•œ ë°ì´í„° ê¸¸ì´, ì—°ì† ì „ì†¡ ë“±ì˜ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ì¶”ê°€í•©ë‹ˆë‹¤. CoverageëŠ” ëª¨ë“œë³„, ë°ì´í„° í¬ê¸°ë³„, ì—ëŸ¬ ì¡°ê±´ë³„ë¡œ ì •ì˜í•˜ê³ , Assertionìœ¼ë¡œ SCK íƒ€ì´ë°ê³¼ CS í™œì„±í™” ê·œì¹™ì„ ê²€ì¦í•©ë‹ˆë‹¤."

---

**ë©´ì ‘ê´€**: ì‹œë®¬ë ˆì´ì…˜ ì¤‘ Scoreboardì—ì„œ mismatchê°€ ë°œìƒí–ˆëŠ”ë°, DUT ë²„ê·¸ì¸ì§€ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë²„ê·¸ì¸ì§€ ì–´ë–»ê²Œ êµ¬ë¶„í•˜ì‹œê² ìŠµë‹ˆê¹Œ?

**ì§€ì›ì ëª¨ë²” ë‹µë³€**:
> "ë¨¼ì € íŒŒí˜•ì„ í™•ì¸í•˜ì—¬ DUT ì¸í„°í˜ì´ìŠ¤ì˜ ì‹¤ì œ ì‹ í˜¸ë¥¼ ë´…ë‹ˆë‹¤. Monitorê°€ ìº¡ì²˜í•œ íŠ¸ëœì­ì…˜ê³¼ ì‹¤ì œ ì‹ í˜¸ê°€ ì¼ì¹˜í•˜ëŠ”ì§€ í™•ì¸í•©ë‹ˆë‹¤. ë§Œì•½ Monitorê°€ ì˜ëª» ìº¡ì²˜í–ˆë‹¤ë©´ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ ë²„ê·¸ì´ê³ , ì‹ í˜¸ ìì²´ê°€ ì˜ëª»ë˜ì—ˆë‹¤ë©´ DUT ë²„ê·¸ì…ë‹ˆë‹¤.
>
> ë‹¤ìŒìœ¼ë¡œ Scoreboardì˜ ì°¸ì¡° ëª¨ë¸ ë¡œì§ì„ ê²€ì¦í•©ë‹ˆë‹¤. ë‹¨ìˆœí•œ ì¼€ì´ìŠ¤(ì£¼ì†Œ 0ì— 0xFF ì“°ê³  ì½ê¸°)ë¡œ Scoreboard ë™ì‘ì„ í™•ì¸í•©ë‹ˆë‹¤. ì°¸ì¡° ëª¨ë¸ì´ ì •í™•í•œë° mismatchê°€ ë‚˜ë©´ DUT ë²„ê·¸ì…ë‹ˆë‹¤.
>
> ìµœì¢…ì ìœ¼ë¡œ ì‹œë®¬ë ˆì´í„°ì˜ wave dump ê¸°ëŠ¥ìœ¼ë¡œ DUT ë‚´ë¶€ ì‹ í˜¸ë¥¼ ì¶”ì í•˜ì—¬ ì–´ëŠ ì‹œì ì—ì„œ ë°ì´í„°ê°€ ë‹¬ë¼ì§€ëŠ”ì§€ ì°¾ìŠµë‹ˆë‹¤."

---

**ë©´ì ‘ê´€**: ë§ˆì§€ë§‰ìœ¼ë¡œ ì§ˆë¬¸ ìˆìœ¼ì‹ ê°€ìš”?

> ğŸ’¡ **íŒ**: ë°˜ë“œì‹œ ì§ˆë¬¸ì„ ì¤€ë¹„í•˜ì„¸ìš”! ì¢‹ì€ ì§ˆë¬¸ ì˜ˆì‹œ:

| ì¢‹ì€ ì§ˆë¬¸ | ì¸ìƒ |
|----------|------|
| "íŒ€ì—ì„œ ì£¼ë¡œ ì‚¬ìš©í•˜ëŠ” í”„ë¡œí† ì½œê³¼ VIPëŠ” ë¬´ì—‡ì¸ê°€ìš”?" | ì‹¤ë¬´ ê´€ì‹¬ |
| "ì‹ ì…ì—ê²Œ ê¸°ëŒ€í•˜ëŠ” ì²« 3ê°œì›” ëª©í‘œê°€ ìˆë‚˜ìš”?" | ì ê·¹ì  ìì„¸ |
| "ì½”ë“œ ë¦¬ë·° ë¬¸í™”ê°€ ìˆë‚˜ìš”?" | ì„±ì¥ ì˜ì§€ |
| "ì»¤ë²„ë¦¬ì§€ í´ë¡œì € ëª©í‘œëŠ” ë³´í†µ ëª‡ %ì¸ê°€ìš”?" | ì „ë¬¸ì„± |

### 15.6.3 ë©´ì ‘ í›„ íŒ”ë¡œì—…

ë©´ì ‘ì´ ëë‚œ í›„ì—ë„ í•´ì•¼ í•  ì¼ì´ ìˆìŠµë‹ˆë‹¤:

1. **ê°ì‚¬ ì´ë©”ì¼** (ë‹¹ì¼ ë˜ëŠ” ë‹¤ìŒ ë‚ ):
   - ë©´ì ‘ ê¸°íšŒì— ëŒ€í•œ ê°ì‚¬
   - ë©´ì ‘ì—ì„œ ë…¼ì˜í•œ í•µì‹¬ ì£¼ì œ ì–¸ê¸‰
   - íŒ€ì— ê¸°ì—¬í•˜ê³  ì‹¶ë‹¤ëŠ” ì˜ì§€

2. **ì²˜ìš° í˜‘ì˜ ì¤€ë¹„**:

| í•­ëª© | í™•ì¸ ì‚¬í•­ |
|------|-----------|
| ì—°ë´‰ | ì—…ê³„ í‰ê·  í™•ì¸ (ë°˜ë„ì²´ ê²€ì¦ ì‹ ì… ê¸°ì¤€) |
| ì„±ê³¼ê¸‰ | ì—°ë´‰ ì™¸ ë³´ë„ˆìŠ¤ êµ¬ì¡° |
| êµìœ¡ ì§€ì› | í•™íšŒ, êµìœ¡, ìê²©ì¦ ì§€ì› ì—¬ë¶€ |
| ì¥ë¹„ | ê°œë°œ í™˜ê²½, ì‹œë®¬ë ˆì´í„° ë¼ì´ì„ ìŠ¤ |
| ì„±ì¥ ê²½ë¡œ | ì‹œë‹ˆì–´ ì—”ì§€ë‹ˆì–´ â†’ íŒ€ ë¦¬ë“œ ê²½ë¡œ |

---

## 15.7 ì²´í¬í¬ì¸íŠ¸

> **ì´ ì ˆì˜ ëª©í‘œ**: ë©´ì ‘ ì¤€ë¹„ ìƒíƒœë¥¼ ì ê²€í•˜ê³ , ì „ì²´ ì±… í•™ìŠµì„ ë§ˆë¬´ë¦¬í•©ë‹ˆë‹¤.

### 15.7.1 ì…€í”„ ì²´í¬

ë‹¤ìŒ ì§ˆë¬¸ì— ìì‹  ìˆê²Œ ë‹µí•  ìˆ˜ ìˆëŠ”ì§€ í™•ì¸í•˜ì„¸ìš”:

| ë²ˆí˜¸ | ì§ˆë¬¸ | ìì‹ ê° |
|------|------|--------|
| 1 | Factory Patternì˜ ëª©ì ê³¼ create()ë¥¼ ì“°ëŠ” ì´ìœ ë¥¼ ì„¤ëª…í•  ìˆ˜ ìˆëŠ”ê°€? | â˜ |
| 2 | UVM Phaseì˜ ì¢…ë¥˜ì™€ build/connect/runì˜ ì°¨ì´ë¥¼ ì„¤ëª…í•  ìˆ˜ ìˆëŠ”ê°€? | â˜ |
| 3 | Analysis Portì˜ 1:N ë¸Œë¡œë“œìºìŠ¤íŠ¸ ë™ì‘ì„ ì„¤ëª…í•  ìˆ˜ ìˆëŠ”ê°€? | â˜ |
| 4 | UVM ì½”ë“œë¥¼ ë³´ê³  3ê°€ì§€ ì´ìƒì˜ ë¬¸ì œë¥¼ ì°¾ì„ ìˆ˜ ìˆëŠ”ê°€? | â˜ |
| 5 | í¬íŠ¸í´ë¦¬ì˜¤ í”„ë¡œì íŠ¸ì˜ í•µì‹¬ ê¸°ìˆ ì„ 3ë¶„ ì•ˆì— ì„¤ëª…í•  ìˆ˜ ìˆëŠ”ê°€? | â˜ |
| 6 | Coverage Closure í”„ë¡œì„¸ìŠ¤ë¥¼ ë‹¨ê³„ë³„ë¡œ ì„¤ëª…í•  ìˆ˜ ìˆëŠ”ê°€? | â˜ |

> 6ê°œ ëª¨ë‘ ì²´í¬í–ˆë‹¤ë©´ **ë©´ì ‘ ì¤€ë¹„ ì™„ë£Œ**ì…ë‹ˆë‹¤!

### 15.7.2 ì—°ìŠµë¬¸ì œ

**ë¬¸ì œ 1 (ì‰¬ì›€): ë©´ì ‘ ë‹µë³€ ì‘ì„±**

ë‹¤ìŒ ì§ˆë¬¸ì— ëŒ€í•´ "í•µì‹¬ â†’ ì´ìœ  â†’ ì˜ˆì‹œ" êµ¬ì¡°ë¡œ ë‹µë³€ì„ ì‘ì„±í•˜ì„¸ìš”:
"UVMì—ì„œ Sequenceì™€ Transactionì˜ ì°¨ì´ëŠ” ë¬´ì—‡ì¸ê°€ìš”?"

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

Transaction(`uvm_sequence_item`)ì€ **ë°ì´í„°ì˜ ë‹¨ìœ„**ì´ê³ , Sequence(`uvm_sequence`)ëŠ” **ì—¬ëŸ¬ Transactionì„ ìˆœì„œëŒ€ë¡œ ìƒì„±í•˜ëŠ” ì‹œë‚˜ë¦¬ì˜¤**ì…ë‹ˆë‹¤. Transactionì´ "í¸ì§€ í•œ ì¥"ì´ë¼ë©´, SequenceëŠ” "í¸ì§€ë¥¼ ì“°ëŠ” ê³¼ì •(ì´ˆì•ˆâ†’ìˆ˜ì •â†’ë°œì†¡)"ì…ë‹ˆë‹¤.

ì˜ˆë¥¼ ë“¤ì–´ APB ì“°ê¸° íŠ¸ëœì­ì…˜ì—ëŠ” ì£¼ì†Œì™€ ë°ì´í„°ê°€ ë“¤ì–´ìˆê³ , APB ì“°ê¸° ì‹œí€€ìŠ¤ëŠ” ì´ íŠ¸ëœì­ì…˜ì„ 10ë²ˆ ë°˜ë³µ ìƒì„±í•˜ì—¬ ì—°ì† ì“°ê¸° í…ŒìŠ¤íŠ¸ë¥¼ ìˆ˜í–‰í•©ë‹ˆë‹¤.

ì°¸ê³ : Transactionì€ `` `uvm_object_utils``ë¡œ ë“±ë¡í•˜ê³ , Sequenceë„ `` `uvm_object_utils``ë¡œ ë“±ë¡í•©ë‹ˆë‹¤ â€” ë‘˜ ë‹¤ `uvm_object` ê³„ì—´ì…ë‹ˆë‹¤.
</details>

**ë¬¸ì œ 2 (ë³´í†µ): ì½”ë“œ ë¦¬ë·° ì—°ìŠµ**

ë‹¤ìŒ ì½”ë“œì—ì„œ ë¬¸ì œì ì„ ëª¨ë‘ ì°¾ê³  ìˆ˜ì •í•˜ì„¸ìš”:

```systemverilog
class apb_monitor extends uvm_monitor;
  virtual apb_if vif;
  uvm_analysis_port #(apb_seq_item) ap;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  virtual task run_phase(uvm_phase phase);
    apb_seq_item item;
    forever begin
      @(posedge vif.clk iff vif.psel);
      item = new("item");
      item.paddr  = vif.paddr;
      item.pwdata = vif.pwdata;
      item.pwrite = vif.pwrite;
      ap.write(item);
    end
  endtask
endclass
```

<details>
<summary>ì •ë‹µ ë³´ê¸°</summary>

1. **`` `uvm_component_utils `` ëˆ„ë½** â€” Factory ë¯¸ë“±ë¡ (MonitorëŠ” componentì´ë¯€ë¡œ `uvm_component_utils`)
2. **`build_phase` ì—†ìŒ** â€” `ap`ë¥¼ ìƒì„±í•˜ì§€ ì•ŠìŒ, `vif`ë¥¼ `config_db`ì—ì„œ ê°€ì ¸ì˜¤ì§€ ì•ŠìŒ
3. **`item = new("item")` â†’ `create()` ì‚¬ìš©** â€” Factoryë¥¼ í†µí•´ ìƒì„±í•´ì•¼ í•¨
4. **APB Access phase ë¯¸ëŒ€ê¸°** â€” `psel` í›„ `penable`ì´ ì˜¬ë¼ê°€ëŠ” Access phase ì™„ë£Œë¥¼ ê¸°ë‹¤ë ¤ì•¼ ì‹¤ì œ ë°ì´í„°ë¥¼ ìº¡ì²˜
5. **ì½ê¸° ì‹œ `prdata` ìº¡ì²˜ ëˆ„ë½** â€” `pwrite==0`ì¼ ë•Œ `prdata`ë„ ìº¡ì²˜í•´ì•¼ í•¨

```systemverilog
class apb_monitor extends uvm_monitor;
  `uvm_component_utils(apb_monitor)  // (1) Factory ë“±ë¡
  virtual apb_if vif;
  uvm_analysis_port #(apb_seq_item) ap;

  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction

  function void build_phase(uvm_phase phase);  // (2) build_phase ì¶”ê°€
    super.build_phase(phase);
    ap = new("ap", this);
    if (!uvm_config_db#(virtual apb_if)::get(this, "", "vif", vif))
      `uvm_fatal(get_type_name(), "vif not found")
  endfunction

  virtual task run_phase(uvm_phase phase);
    apb_seq_item item;
    forever begin
      @(posedge vif.clk iff (vif.psel && vif.penable));  // (4) Access phase
      item = apb_seq_item::type_id::create("item");       // (3) Factory
      item.paddr  = vif.paddr;
      item.pwdata = vif.pwdata;
      item.pwrite = vif.pwrite;
      if (!vif.pwrite) item.prdata = vif.prdata;           // (5) ì½ê¸° ë°ì´í„°
      ap.write(item);
    end
  endtask
endclass
```
</details>

**ë¬¸ì œ 3 (ì–´ë ¤ì›€): í¬íŠ¸í´ë¦¬ì˜¤ README ì‘ì„±**

Ch.11~14ì—ì„œ ë§Œë“  APB ê²€ì¦ í™˜ê²½ì— ëŒ€í•œ GitHub README.mdë¥¼ ì§ì ‘ ì‘ì„±í•˜ì„¸ìš”. ë‹¤ìŒ í•­ëª©ì„ í¬í•¨í•´ì•¼ í•©ë‹ˆë‹¤:
- í”„ë¡œì íŠ¸ ê°œìš” (3ë¬¸ì¥)
- ì•„í‚¤í…ì²˜ ë‹¤ì´ì–´ê·¸ë¨ (ASCII)
- ì£¼ìš” ê¸°ëŠ¥ (5ê°œ ì´ìƒ)
- ê²€ì¦ ê²°ê³¼ (ìˆ«ì í¬í•¨)
- ì‹¤í–‰ ë°©ë²•

<details>
<summary>ëª¨ë²” ë‹µì•ˆ ë³´ê¸°</summary>

15.4.2ì˜ README í…œí”Œë¦¿ì„ ì°¸ê³ í•˜ì—¬, ìì‹ ë§Œì˜ ë¬¸ì¥ìœ¼ë¡œ ì¬êµ¬ì„±í•˜ì„¸ìš”. í•µì‹¬ì€ **ìˆ«ì**ì™€ **êµ¬ì²´ì  ê¸°ìˆ  ìš©ì–´**ì…ë‹ˆë‹¤.
</details>

### 15.7.3 ì´ ì±•í„°ì—ì„œ ë°°ìš´ ê²ƒ

ì´ ì±•í„°ì—ì„œ ì¤€ë¹„í•œ ì·¨ì—… ê´€ë ¨ ìë£Œ:

```
ë©´ì ‘ & í¬íŠ¸í´ë¦¬ì˜¤ ì¤€ë¹„ í˜„í™©
â”œâ”€â”€ ë©´ì ‘ ëŒ€ë¹„
â”‚   â”œâ”€â”€ UVM ë¹ˆì¶œ ì§ˆë¬¸ 30ì„  + ëª¨ë²” ë‹µì•ˆ
â”‚   â”œâ”€â”€ ì½”ë“œ ë¦¬ë·° ë¬¸ì œ 3ì„¸íŠ¸ (ì‰¬ì›€/ë³´í†µ/ì–´ë ¤ì›€)
â”‚   â””â”€â”€ ë©´ì ‘ ì‹œë®¬ë ˆì´ì…˜ 2ì„¸íŠ¸ (1ì°¨/2ì°¨)
â”œâ”€â”€ í¬íŠ¸í´ë¦¬ì˜¤
â”‚   â”œâ”€â”€ GitHub ì €ì¥ì†Œ êµ¬ì¡° + README í…œí”Œë¦¿
â”‚   â”œâ”€â”€ ê²€ì¦ ê³„íšì„œ í…œí”Œë¦¿
â”‚   â””â”€â”€ ì»¤ë²„ë¦¬ì§€ ê²°ê³¼ ìš”ì•½ ê°€ì´ë“œ
â””â”€â”€ ì´ë ¥ì„œ/ìì†Œì„œ
    â”œâ”€â”€ í•„ìˆ˜ í‚¤ì›Œë“œ ëª©ë¡
    â”œâ”€â”€ ì„±ê³¼ í‘œí˜„ ê³µì‹
    â””â”€â”€ STAR ê¸°ë²• ê°€ì´ë“œ
```

### 15.7.4 ì „ì²´ ì±… ë§ˆë¬´ë¦¬ â€” Ch.1~15 í•™ìŠµ ë¡œë“œë§µ

ì¶•í•˜í•©ë‹ˆë‹¤! 15ê°œ ì±•í„°ë¥¼ ëª¨ë‘ ë§ˆì³¤ìŠµë‹ˆë‹¤. ì—¬ê¸°ê¹Œì§€ ì˜¨ ì—¬ëŸ¬ë¶„ì˜ ì—¬ì •ì„ ë˜ëŒì•„ë´…ì‹œë‹¤:

```
Ch.1~15 ì „ì²´ í•™ìŠµ ë¡œë“œë§µ

Part 1: ì‹œì‘í•˜ê¸°
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Ch.1    â”‚  â”‚ Ch.2    â”‚  â”‚ Ch.3    â”‚  â”‚ Ch.4    â”‚  â”‚ Ch.5    â”‚
â”‚ UVM     â”‚â”€â–¶â”‚ í™˜ê²½    â”‚â”€â–¶â”‚ System  â”‚â”€â–¶â”‚ UVM     â”‚â”€â–¶â”‚ ì²« TB   â”‚
â”‚ ì†Œê°œ    â”‚  â”‚ ì„¤ì •    â”‚  â”‚ Verilog â”‚  â”‚ ê¸°ë³¸    â”‚  â”‚ ì‘ì„±    â”‚
â”‚         â”‚  â”‚         â”‚  â”‚         â”‚  â”‚ ì»´í¬ë„ŒíŠ¸â”‚  â”‚         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Part 2: ê¹Šì´ íŒŒê¸°
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Ch.6    â”‚  â”‚ Ch.7    â”‚  â”‚ Ch.8    â”‚  â”‚ Ch.9    â”‚  â”‚ Ch.10   â”‚
â”‚ ì‹œí€€ìŠ¤  â”‚â”€â–¶â”‚ Driver  â”‚â”€â–¶â”‚ Score   â”‚â”€â–¶â”‚ í…ŒìŠ¤íŠ¸  â”‚â”€â–¶â”‚ ë””ë²„ê¹…  â”‚
â”‚ &ì‹œí€€ì„œ â”‚  â”‚ &Monitorâ”‚  â”‚ board   â”‚  â”‚ ì‹œë‚˜ë¦¬ì˜¤â”‚  â”‚ ê¸°ë²•    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

Part 3: ì™„ì„±í•˜ê¸°
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Ch.11   â”‚  â”‚ Ch.12   â”‚  â”‚ Ch.13   â”‚  â”‚ Ch.14   â”‚  â”‚ Ch.15    â”‚
â”‚ ì¸í„°    â”‚â”€â–¶â”‚ RAL     â”‚â”€â–¶â”‚ ê³ ê¸‰    â”‚â”€â–¶â”‚ ê²€ì¦    â”‚â”€â–¶â”‚ ë©´ì ‘ &   â”‚
â”‚ í˜ì´ìŠ¤  â”‚  â”‚         â”‚  â”‚ ì‹œí€€ìŠ¤  â”‚  â”‚ ìë™í™”  â”‚  â”‚ í¬íŠ¸í´ë¦¬ì˜¤â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                                                       ì§€ê¸ˆ ì—¬ê¸°!
```

**Part 1ì—ì„œ ë°°ìš´ ê²ƒ â€” "ê¸°ì´ˆ ì²´ë ¥ ë§Œë“¤ê¸°"**: UVMì´ ë¬´ì—‡ì¸ì§€ ì´í•´í•˜ê³ (Ch.1), ê°œë°œ í™˜ê²½ì„ ì„¤ì •í•˜ê³ (Ch.2), SystemVerilog í•µì‹¬ ë¬¸ë²•ì„ ìµíˆê³ (Ch.3), UVM ê¸°ë³¸ ì»´í¬ë„ŒíŠ¸ì˜ ë™ì‘ ì›ë¦¬ë¥¼ ë°°ìš°ê³ (Ch.4), ì²˜ìŒìœ¼ë¡œ ì™„ì „í•œ í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ë§Œë“¤ì—ˆìŠµë‹ˆë‹¤(Ch.5).

**Part 2ì—ì„œ ë°°ìš´ ê²ƒ â€” "ê¸°ìˆ  í•˜ë‚˜í•˜ë‚˜ ê¹Šì´ íŒŒê¸°"**: Sequenceë¡œ í…ŒìŠ¤íŠ¸ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ì„¤ê³„í•˜ê³ (Ch.6), Driverì™€ Monitorë¡œ DUTì™€ ì†Œí†µí•˜ê³ (Ch.7), Scoreboardë¡œ ìë™ ë¹„êµí•˜ê³ (Ch.8), Constrained Randomìœ¼ë¡œ ë‹¤ì–‘í•œ í…ŒìŠ¤íŠ¸ë¥¼ ì‘ì„±í•˜ê³ (Ch.9), ë””ë²„ê¹… ê¸°ë²•ìœ¼ë¡œ ë¬¸ì œë¥¼ í•´ê²°í•˜ëŠ” ëŠ¥ë ¥ì„ ê°–ì¶”ì—ˆìŠµë‹ˆë‹¤(Ch.10).

**Part 3ì—ì„œ ë°°ìš´ ê²ƒ â€” "ì‹¤ë¬´ ìˆ˜ì¤€ìœ¼ë¡œ ì™„ì„±í•˜ê¸°"**: APB ì—ì´ì „íŠ¸ë¥¼ êµ¬ì¶•í•˜ê³ (Ch.11), RALë¡œ ë ˆì§€ìŠ¤í„°ë¥¼ ì¶”ìƒí™”í•˜ê³ (Ch.12), Virtual Sequenceë¡œ ë³µì¡í•œ ì‹œë‚˜ë¦¬ì˜¤ë¥¼ ì¡°ìœ¨í•˜ê³ (Ch.13), Coverageì™€ Assertionìœ¼ë¡œ ê²€ì¦ ì™„ì „ì„±ì„ í™•ë³´í•˜ê³ (Ch.14), ì´ ëª¨ë“  ê²ƒì„ ë©´ì ‘ê³¼ í¬íŠ¸í´ë¦¬ì˜¤ì— ë‹´ëŠ” ë°©ë²•ì„ ë°°ì› ìŠµë‹ˆë‹¤(Ch.15).

**ì´ ì±…ì„ ì™„ë…í•œ ì—¬ëŸ¬ë¶„ì€:**

- [x] UVM í…ŒìŠ¤íŠ¸ë²¤ì¹˜ë¥¼ ì²˜ìŒë¶€í„° êµ¬ì¶•í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
- [x] ì»¤ë²„ë¦¬ì§€ ê¸°ë°˜ ê²€ì¦ ë°©ë²•ë¡ ì„ ì´í•´í•˜ê³  ì ìš©í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
- [x] ë©´ì ‘ì—ì„œ UVM ì§ˆë¬¸ì— ìì‹  ìˆê²Œ ë‹µí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
- [x] GitHub í¬íŠ¸í´ë¦¬ì˜¤ë¡œ ì—­ëŸ‰ì„ ì¦ëª…í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤
- [x] íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ë¡œ ì²« ê±¸ìŒì„ ë‚´ë”›ì„ ì¤€ë¹„ê°€ ë˜ì—ˆìŠµë‹ˆë‹¤

> ì´ ì±…ì˜ ëª©í‘œëŠ” "ì´ˆë³´ìë„ ë”°ë¼í•˜ë©´ íŒ¹ë¦¬ìŠ¤ ê²€ì¦ ì—”ì§€ë‹ˆì–´ë¡œ ì·¨ì—…í•  ìˆ˜ ìˆëŠ” ì‹¤ì „ UVM êµì¬"ì˜€ìŠµë‹ˆë‹¤. 15ê°œ ì±•í„°ë¥¼ í†µí•´ ê·¸ ì—¬ì •ì„ í•¨ê»˜ í–ˆìŠµë‹ˆë‹¤. ì´ì œ ë‚¨ì€ ê²ƒì€ **ì‹¤í–‰**ì…ë‹ˆë‹¤. í¬íŠ¸í´ë¦¬ì˜¤ë¥¼ GitHubì— ì˜¬ë¦¬ê³ , ì´ë ¥ì„œë¥¼ ì¤€ë¹„í•˜ê³ , ë©´ì ‘ì— ë„ì „í•˜ì„¸ìš”. ì—¬ëŸ¬ë¶„ì€ ì´ë¯¸ ì¶©ë¶„íˆ ì¤€ë¹„ë˜ì–´ ìˆìŠµë‹ˆë‹¤.
