Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul  1 13:03:51 2025
| Host         : DESKTOP-93GTNQD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (28)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (28)
-------------------------------------
 There are 28 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.459      -80.993                      8                 2705        0.036        0.000                      0                 2691        1.845        0.000                       0                  1513  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
adc_clk                          {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 4.000}        8.000           125.000         
rx_clk                           {0.000 2.000}        4.000           250.000         
system_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_system_clk_wiz_0_1    {0.000 2.000}        4.000           250.000         
  clkfbout_system_clk_wiz_0_1    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk                              -10.459      -80.993                      8                  372        0.051        0.000                      0                  358        3.500        0.000                       0                   202  
clk_fpga_0                             1.719        0.000                      0                 2333        0.036        0.000                      0                 2333        3.020        0.000                       0                  1303  
system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_0_1                                                                                                                                                      1.845        0.000                       0                     4  
  clkfbout_system_clk_wiz_0_1                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    adc_clk             0.226        0.000                      0                  105        0.661        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk
  To Clock:  adc_clk

Setup :            8  Failing Endpoints,  Worst Slack      -10.459ns,  Total Violation      -80.993ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.459ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.266ns  (logic 10.048ns (55.010%)  route 8.218ns (44.990%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.354    22.048    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.367    22.415 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3/O
                         net (fo=3, routed)           0.569    22.984    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3_n_0
    SLICE_X15Y53         LUT6 (Prop_lut6_I2_O)        0.124    23.108 r  system_i/freq_to_voltage_0/inst/voltage_out[5]_i_1/O
                         net (fo=1, routed)           0.000    23.108    system_i/freq_to_voltage_0/inst/voltage_out[5]_i_1_n_0
    SLICE_X15Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.491    12.403    system_i/freq_to_voltage_0/inst/clk
    SLICE_X15Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[5]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X15Y53         FDSE (Setup_fdse_C_D)        0.032    12.648    system_i/freq_to_voltage_0/inst/voltage_out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -23.108    
  -------------------------------------------------------------------
                         slack                                -10.459    

Slack (VIOLATED) :        -10.311ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.122ns  (logic 10.048ns (55.445%)  route 8.074ns (44.555%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.354    22.048    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.367    22.415 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3/O
                         net (fo=3, routed)           0.425    22.841    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3_n_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I2_O)        0.124    22.965 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_1/O
                         net (fo=1, routed)           0.000    22.965    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_1_n_0
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[6]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y53         FDSE (Setup_fdse_C_D)        0.031    12.653    system_i/freq_to_voltage_0/inst/voltage_out_reg[6]
  -------------------------------------------------------------------
                         required time                         12.653    
                         arrival time                         -22.965    
  -------------------------------------------------------------------
                         slack                                -10.311    

Slack (VIOLATED) :        -10.309ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.121ns  (logic 10.048ns (55.448%)  route 8.073ns (44.552%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 f  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.354    22.048    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X13Y52         LUT6 (Prop_lut6_I0_O)        0.367    22.415 r  system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3/O
                         net (fo=3, routed)           0.424    22.840    system_i/freq_to_voltage_0/inst/voltage_out[6]_i_3_n_0
    SLICE_X13Y53         LUT5 (Prop_lut5_I2_O)        0.124    22.964 r  system_i/freq_to_voltage_0/inst/voltage_out[4]_i_1/O
                         net (fo=1, routed)           0.000    22.964    system_i/freq_to_voltage_0/inst/voltage_out[4]_i_1_n_0
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X13Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[4]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X13Y53         FDSE (Setup_fdse_C_D)        0.032    12.654    system_i/freq_to_voltage_0/inst/voltage_out_reg[4]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -22.964    
  -------------------------------------------------------------------
                         slack                                -10.309    

Slack (VIOLATED) :        -10.250ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.054ns  (logic 10.048ns (55.656%)  route 8.006ns (44.344%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.538    22.232    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.367    22.599 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=2, routed)           0.173    22.772    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X14Y53         LUT5 (Prop_lut5_I3_O)        0.124    22.896 r  system_i/freq_to_voltage_0/inst/voltage_out[2]_i_1/O
                         net (fo=1, routed)           0.000    22.896    system_i/freq_to_voltage_0/inst/voltage_out[2]_i_1_n_0
    SLICE_X14Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.491    12.403    system_i/freq_to_voltage_0/inst/clk
    SLICE_X14Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[2]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y53         FDSE (Setup_fdse_C_D)        0.029    12.645    system_i/freq_to_voltage_0/inst/voltage_out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.645    
                         arrival time                         -22.896    
  -------------------------------------------------------------------
                         slack                                -10.250    

Slack (VIOLATED) :        -10.245ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        18.051ns  (logic 10.048ns (55.666%)  route 8.003ns (44.334%))
  Logic Levels:           32  (CARRY4=21 LUT1=1 LUT2=3 LUT3=3 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.190ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.403ns = ( 12.403 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.538    22.232    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X14Y53         LUT3 (Prop_lut3_I0_O)        0.367    22.599 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2/O
                         net (fo=2, routed)           0.170    22.769    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_2_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I3_O)        0.124    22.893 r  system_i/freq_to_voltage_0/inst/voltage_out[3]_i_1/O
                         net (fo=1, routed)           0.000    22.893    system_i/freq_to_voltage_0/inst/voltage_out[3]_i_1_n_0
    SLICE_X14Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.491    12.403    system_i/freq_to_voltage_0/inst/clk
    SLICE_X14Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[3]/C
                         clock pessimism              0.249    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X14Y53         FDSE (Setup_fdse_C_D)        0.031    12.647    system_i/freq_to_voltage_0/inst/voltage_out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.647    
                         arrival time                         -22.893    
  -------------------------------------------------------------------
                         slack                                -10.245    

Slack (VIOLATED) :        -9.926ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.732ns  (logic 9.924ns (55.966%)  route 7.808ns (44.034%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 12.404 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.513    22.207    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X15Y52         LUT6 (Prop_lut6_I4_O)        0.367    22.574 r  system_i/freq_to_voltage_0/inst/voltage_out[7]_i_1_comp_1/O
                         net (fo=1, routed)           0.000    22.574    system_i/freq_to_voltage_0/inst/voltage_out[7]_i_1_n_0
    SLICE_X15Y52         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.492    12.404    system_i/freq_to_voltage_0/inst/clk
    SLICE_X15Y52         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[7]/C
                         clock pessimism              0.249    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X15Y52         FDSE (Setup_fdse_C_D)        0.031    12.648    system_i/freq_to_voltage_0/inst/voltage_out_reg[7]
  -------------------------------------------------------------------
                         required time                         12.648    
                         arrival time                         -22.574    
  -------------------------------------------------------------------
                         slack                                 -9.926    

Slack (VIOLATED) :        -9.765ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.577ns  (logic 9.924ns (56.459%)  route 7.653ns (43.541%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 12.410 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.358    22.053    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X11Y50         LUT6 (Prop_lut6_I2_O)        0.367    22.420 r  system_i/freq_to_voltage_0/inst/voltage_out[1]_i_1/O
                         net (fo=1, routed)           0.000    22.420    system_i/freq_to_voltage_0/inst/voltage_out[1]_i_1_n_0
    SLICE_X11Y50         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.498    12.410    system_i/freq_to_voltage_0/inst/clk
    SLICE_X11Y50         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[1]/C
                         clock pessimism              0.249    12.659    
                         clock uncertainty           -0.035    12.623    
    SLICE_X11Y50         FDSE (Setup_fdse_C_D)        0.031    12.654    system_i/freq_to_voltage_0/inst/voltage_out_reg[1]
  -------------------------------------------------------------------
                         required time                         12.654    
                         arrival time                         -22.420    
  -------------------------------------------------------------------
                         slack                                 -9.765    

Slack (VIOLATED) :        -9.727ns  (required time - arrival time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        17.588ns  (logic 9.924ns (56.424%)  route 7.664ns (43.576%))
  Logic Levels:           31  (CARRY4=21 LUT1=1 LUT2=3 LUT3=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 12.409 - 8.000 ) 
    Source Clock Delay      (SCD):    4.842ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.681     4.842    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X13Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.456     5.298 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[3]_replica/Q
                         net (fo=2, routed)           0.418     5.716    system_i/freq_to_voltage_0/inst/counter_output[3]_repN_alias
    SLICE_X13Y42         LUT1 (Prop_lut1_I0_O)        0.124     5.840 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2/O
                         net (fo=1, routed)           0.000     5.840    system_i/freq_to_voltage_0/inst/voltage_out3_carry_i_2_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.390 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry/CO[3]
                         net (fo=1, routed)           0.000     6.390    system_i/freq_to_voltage_0/inst/voltage_out3_carry_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.724 r  system_i/freq_to_voltage_0/inst/voltage_out3_carry__0/O[1]
                         net (fo=18, routed)          0.751     7.475    system_i/freq_to_voltage_0/inst/voltage_out3[7]
    SLICE_X11Y43         LUT2 (Prop_lut2_I0_O)        0.303     7.778 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.778    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_i_3_n_0
    SLICE_X11Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.328 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.328    system_i/freq_to_voltage_0/inst/voltage_out2_carry__1_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.641 r  system_i/freq_to_voltage_0/inst/voltage_out2_carry__2/O[3]
                         net (fo=3, routed)           0.347     8.988    system_i/freq_to_voltage_0/inst/voltage_out2_carry__2_n_4
    SLICE_X10Y43         LUT3 (Prop_lut3_I0_O)        0.306     9.294 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3/O
                         net (fo=1, routed)           0.802    10.097    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_i_3_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.617 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.617    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__0_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.940 r  system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1/O[1]
                         net (fo=3, routed)           0.973    11.912    system_i/freq_to_voltage_0/inst/voltage_out2__267_carry__1_n_6
    SLICE_X21Y46         LUT5 (Prop_lut5_I0_O)        0.306    12.218 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1/O
                         net (fo=2, routed)           0.477    12.695    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_1_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    12.819 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.819    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_i_5_n_0
    SLICE_X14Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.220 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.220    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__3_n_0
    SLICE_X14Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.334 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.334    system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__4_n_0
    SLICE_X14Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.556 r  system_i/freq_to_voltage_0/inst/voltage_out2__325_carry__5/O[0]
                         net (fo=6, routed)           0.609    14.166    system_i/freq_to_voltage_0/inst/voltage_out2[28]
    SLICE_X15Y48         LUT2 (Prop_lut2_I0_O)        0.299    14.465 r  system_i/freq_to_voltage_0/inst/i__carry__5_i_3/O
                         net (fo=1, routed)           0.000    14.465    system_i/freq_to_voltage_0/inst/i__carry__5_i_3_n_0
    SLICE_X15Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.015 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000    15.015    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__5_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.129 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.001    15.129    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__6_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.351 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7/O[0]
                         net (fo=35, routed)          0.918    16.270    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i__carry__7_n_7
    SLICE_X13Y50         LUT3 (Prop_lut3_I2_O)        0.299    16.569 r  system_i/freq_to_voltage_0/inst/i___108_carry_i_6/O
                         net (fo=1, routed)           0.000    16.569    system_i/freq_to_voltage_0/inst/i___108_carry_i_6_n_0
    SLICE_X13Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.119 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry/CO[3]
                         net (fo=1, routed)           0.000    17.119    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry_n_0
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.341 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0/O[0]
                         net (fo=3, routed)           0.776    18.117    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___108_carry__0_n_7
    SLICE_X11Y50         LUT2 (Prop_lut2_I0_O)        0.299    18.416 r  system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2/O
                         net (fo=1, routed)           0.323    18.739    system_i/freq_to_voltage_0/inst/i___152_carry__0_i_2_n_0
    SLICE_X12Y49         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    19.143 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0/CO[3]
                         net (fo=1, routed)           0.001    19.144    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__0_n_0
    SLICE_X12Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.261 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1/CO[3]
                         net (fo=1, routed)           0.000    19.261    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__1_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.480 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2/O[0]
                         net (fo=3, routed)           0.898    20.378    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___152_carry__2_n_7
    SLICE_X10Y49         LUT4 (Prop_lut4_I1_O)        0.295    20.673 r  system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7/O
                         net (fo=1, routed)           0.000    20.673    system_i/freq_to_voltage_0/inst/i___225_carry__3_i_7_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.206 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3/CO[3]
                         net (fo=1, routed)           0.001    21.206    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__3_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.323 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4/CO[3]
                         net (fo=1, routed)           0.000    21.323    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__4_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.440 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5/CO[3]
                         net (fo=1, routed)           0.000    21.440    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__5_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    21.694 r  system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6/CO[0]
                         net (fo=6, routed)           0.369    22.063    system_i/freq_to_voltage_0/inst/voltage_out1_inferred__1/i___225_carry__6_n_3
    SLICE_X10Y53         LUT4 (Prop_lut4_I0_O)        0.367    22.430 r  system_i/freq_to_voltage_0/inst/voltage_out[0]_i_2/O
                         net (fo=1, routed)           0.000    22.430    system_i/freq_to_voltage_0/inst/voltage_out0[0]
    SLICE_X10Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.497    12.409    system_i/freq_to_voltage_0/inst/clk
    SLICE_X10Y53         FDSE                                         r  system_i/freq_to_voltage_0/inst/voltage_out_reg[0]/C
                         clock pessimism              0.249    12.658    
                         clock uncertainty           -0.035    12.622    
    SLICE_X10Y53         FDSE (Setup_fdse_C_D)        0.081    12.703    system_i/freq_to_voltage_0/inst/voltage_out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -22.430    
  -------------------------------------------------------------------
                         slack                                 -9.727    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.777ns (27.436%)  route 4.700ns (72.564%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           2.018     7.467    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.180     7.647 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.647    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.160 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.160    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.389 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.691    10.080    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.338    10.418 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.991    11.408    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/C
                         clock pessimism              0.263    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X16Y33         FDRE (Setup_fdre_C_R)       -0.726    11.907    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.777ns (27.436%)  route 4.700ns (72.564%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           2.076     3.059    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.102     3.161 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.770     4.932    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk
    ILOGIC_X0Y13         FDRE                                         r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y13         FDRE (Prop_fdre_C_Q)         0.517     5.449 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/Q
                         net (fo=7, routed)           2.018     7.467    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1__6_carry_i_4_n_0
    SLICE_X42Y41         LUT2 (Prop_lut2_I1_O)        0.180     7.647 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6/O
                         net (fo=1, routed)           0.000     7.647    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_i_6_n_0
    SLICE_X42Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.160 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     8.160    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry_n_0
    SLICE_X42Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     8.389 r  system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0/CO[2]
                         net (fo=4, routed)           1.691    10.080    system_i/FrequencyCounter/frequency_counter_0/inst/state_next1_carry__0_n_1
    SLICE_X21Y41         LUT3 (Prop_lut3_I1_O)        0.338    10.418 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.991    11.408    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/C
                         clock pessimism              0.263    12.669    
                         clock uncertainty           -0.035    12.633    
    SLICE_X16Y33         FDRE (Setup_fdre_C_R)       -0.726    11.907    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                         -11.408    
  -------------------------------------------------------------------
                         slack                                  0.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.133%)  route 0.225ns (57.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.593     1.648    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y48         FDRE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     1.812 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[11]/Q
                         net (fo=1, routed)           0.225     2.037    system_i/signal_clipper_0/inst/p_1_in[11]
    SLICE_X43Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.861     2.007    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[11]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.070     1.987    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.768%)  route 0.253ns (64.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.593     1.648    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y48         FDRE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[9]/Q
                         net (fo=1, routed)           0.253     2.042    system_i/signal_clipper_0/inst/p_1_in[9]
    SLICE_X42Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.861     2.007    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[9]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.063     1.980    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.141ns (35.463%)  route 0.257ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.593     1.648    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y48         FDSE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDSE (Prop_fdse_C_Q)         0.141     1.789 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[2]/Q
                         net (fo=1, routed)           0.257     2.046    system_i/signal_clipper_0/inst/p_1_in[2]
    SLICE_X42Y55         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.860     2.006    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y55         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[2]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.059     1.975    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.975    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.164ns (40.825%)  route 0.238ns (59.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.592     1.647    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y46         FDRE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.164     1.811 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[6]/Q
                         net (fo=1, routed)           0.238     2.049    system_i/signal_clipper_0/inst/p_1_in[6]
    SLICE_X42Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.861     2.007    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[6]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.059     1.976    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.467%)  route 0.231ns (58.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.593     1.648    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y47         FDRE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     1.812 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[7]/Q
                         net (fo=1, routed)           0.231     2.044    system_i/signal_clipper_0/inst/p_1_in[7]
    SLICE_X42Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.861     2.007    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y52         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[7]/C
                         clock pessimism             -0.090     1.917    
    SLICE_X42Y52         FDRE (Hold_fdre_C_D)         0.052     1.969    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.549%)  route 0.279ns (66.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.593     1.648    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y48         FDRE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[13]/Q
                         net (fo=1, routed)           0.279     2.068    system_i/signal_clipper_0/inst/p_1_in[13]
    SLICE_X43Y59         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.859     2.005    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[13]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.066     1.981    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.981    
                         arrival time                           2.068    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.561     1.616    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y48         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y48         FDRE (Prop_fdre_C_Q)         0.164     1.780 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.907    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[22]
    SLICE_X20Y48         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     2.063 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.063    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[20]_i_1_n_0
    SLICE_X20Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.103 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.103    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[24]_i_1_n_0
    SLICE_X20Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.156 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.156    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]_i_1_n_7
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/C
                         clock pessimism             -0.090     1.886    
    SLICE_X20Y50         FDRE (Hold_fdre_C_D)         0.134     2.020    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.203%)  route 0.315ns (65.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.614ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.559     1.614    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y50         FDRE (Prop_fdre_C_Q)         0.164     1.778 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/Q
                         net (fo=2, routed)           0.315     2.094    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]
    SLICE_X11Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.835     1.981    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X11Y49         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]/C
                         clock pessimism             -0.090     1.891    
    SLICE_X11Y49         FDRE (Hold_fdre_C_D)         0.066     1.957    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.957    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.164ns (34.575%)  route 0.310ns (65.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.647ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.592     1.647    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y46         FDSE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDSE (Prop_fdse_C_Q)         0.164     1.811 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[5]/Q
                         net (fo=1, routed)           0.310     2.122    system_i/signal_clipper_0/inst/p_1_in[5]
    SLICE_X42Y55         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.860     2.006    system_i/signal_clipper_0/inst/clk
    SLICE_X42Y55         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[5]/C
                         clock pessimism             -0.090     1.916    
    SLICE_X42Y55         FDRE (Hold_fdre_C_D)         0.063     1.979    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 system_i/signal_clipper_0/inst/adc_data_clipped_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - adc_clk rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.141ns (29.342%)  route 0.340ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.648ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.627     1.029    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.027     1.056 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.593     1.648    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y48         FDRE                                         r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141     1.789 r  system_i/signal_clipper_0/inst/adc_data_clipped_reg[12]/Q
                         net (fo=1, routed)           0.340     2.129    system_i/signal_clipper_0/inst/p_1_in[12]
    SLICE_X43Y59         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.859     2.005    system_i/signal_clipper_0/inst/clk
    SLICE_X43Y59         FDRE                                         r  system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[12]/C
                         clock pessimism             -0.090     1.915    
    SLICE_X43Y59         FDRE (Hold_fdre_C_D)         0.070     1.985    system_i/signal_clipper_0/inst/M_AXIS_OUT_tdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/I
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y35   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y39   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y30   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y32   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y14   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y13   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y36   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y29   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y34   system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_dat_a_reg_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y42   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X13Y44   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X12Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X11Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y45   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y46   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X20Y43   system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.057ns  (logic 0.766ns (12.647%)  route 5.291ns (87.353%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 10.689 - 8.000 ) 
    Source Clock Delay      (SCD):    2.985ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.677     2.985    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X10Y37         FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y37         FDRE (Prop_fdre_C_Q)         0.518     3.503 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/Q
                         net (fo=33, routed)          4.312     7.815    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]_0
    SLICE_X10Y55         LUT5 (Prop_lut5_I1_O)        0.124     7.939 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_2/O
                         net (fo=1, routed)           0.979     8.918    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_2_n_0
    SLICE_X8Y53          LUT6 (Prop_lut6_I5_O)        0.124     9.042 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[4]_i_1/O
                         net (fo=1, routed)           0.000     9.042    system_i/axi_gpio_0/U0/GPIO_DBus[4]
    SLICE_X8Y53          FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.497    10.689    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X8Y53          FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]/C
                         clock pessimism              0.116    10.805    
                         clock uncertainty           -0.125    10.680    
    SLICE_X8Y53          FDRE (Setup_fdre_C_D)        0.081    10.761    system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.191ns (36.611%)  route 3.794ns (63.389%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.296 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.407     8.703    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.303     9.006 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.006    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.549    10.741    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.032    10.764    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.983ns  (logic 2.173ns (36.320%)  route 3.810ns (63.680%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.275 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.423     8.698    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.306     9.004 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.004    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X2Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.549    10.741    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.031    10.763    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.812ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.928ns  (logic 2.095ns (35.338%)  route 3.833ns (64.662%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.201 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.447     8.647    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X2Y40          LUT3 (Prop_lut3_I0_O)        0.302     8.949 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     8.949    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X2Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.549    10.741    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X2Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X2Y40          FDRE (Setup_fdre_C_D)        0.029    10.761    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  1.812    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.856ns  (logic 2.059ns (35.158%)  route 3.797ns (64.842%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.161 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.411     8.571    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.306     8.877 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.877    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.549    10.741    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.031    10.763    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  1.886    

Slack (MET) :             1.920ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.961ns (33.720%)  route 3.854ns (66.280%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.070 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.468     8.537    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X1Y38          LUT3 (Prop_lut3_I0_O)        0.299     8.836 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.836    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X1Y38          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.544    10.736    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y38          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.116    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.029    10.756    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.756    
                         arrival time                          -8.836    
  -------------------------------------------------------------------
                         slack                                  1.920    

Slack (MET) :             1.966ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.981ns (34.306%)  route 3.793ns (65.694%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.087 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.407     8.493    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.302     8.795 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.795    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.549    10.741    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.029    10.761    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.761    
                         arrival time                          -8.795    
  -------------------------------------------------------------------
                         slack                                  1.966    

Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.768ns  (logic 2.077ns (36.009%)  route 3.691ns (63.991%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 10.736 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.182 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.304     8.486    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X1Y38          LUT3 (Prop_lut3_I0_O)        0.303     8.789 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.789    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X1Y38          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.544    10.736    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X1Y38          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X1Y38          FDRE (Setup_fdre_C_D)        0.031    10.758    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.758    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.807ns  (logic 1.836ns (31.616%)  route 3.971ns (68.384%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 10.740 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.938 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.585     8.522    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X4Y37          LUT3 (Prop_lut3_I0_O)        0.306     8.828 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.828    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X4Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.547    10.740    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X4Y37          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.116    10.855    
                         clock uncertainty           -0.125    10.730    
    SLICE_X4Y37          FDRE (Setup_fdre_C_D)        0.079    10.809    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.809    
                         arrival time                          -8.828    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.988ns  (required time - arrival time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_0 rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.754ns  (logic 2.075ns (36.059%)  route 3.679ns (63.941%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 10.741 - 8.000 ) 
    Source Clock Delay      (SCD):    3.021ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.713     3.021    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y50          FDSE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDSE (Prop_fdse_C_Q)         0.518     3.539 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=34, routed)          1.982     5.521    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]_1
    SLICE_X10Y34         LUT2 (Prop_lut2_I0_O)        0.124     5.645 f  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/FSM_onehot_state[1]_i_2/O
                         net (fo=2, routed)           0.458     6.103    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_full
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.124     6.227 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory[0][19]_i_1/O
                         net (fo=85, routed)          0.947     7.174    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/s_axburst_eq1_reg_0
    SLICE_X3Y37          LUT5 (Prop_lut5_I2_O)        0.124     7.298 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.298    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X3Y37          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.848 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.848    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X3Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.962 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.962    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.184 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.293     8.476    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X3Y40          LUT3 (Prop_lut3_I0_O)        0.299     8.775 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     8.775    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     9.101    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.192 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.549    10.741    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y40          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    10.857    
                         clock uncertainty           -0.125    10.732    
    SLICE_X3Y40          FDRE (Setup_fdre_C_D)        0.031    10.763    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.763    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  1.988    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].reg4_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.609%)  route 0.213ns (53.391%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.564     0.905    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y53          FDSE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDSE (Prop_fdse_C_Q)         0.141     1.046 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_OE_reg[15]/Q
                         net (fo=2, routed)           0.213     1.259    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_t[16]
    SLICE_X7Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.304 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].reg4[15]_i_1/O
                         net (fo=1, routed)           0.000     1.304    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].reg4[15]_i_1_n_0
    SLICE_X7Y49          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].reg4_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].reg4_reg[15]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     1.268    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[15].reg4_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.261%)  route 0.224ns (51.739%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.566     0.907    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y46          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y46          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.224     1.295    system_i/axi_gpio_0/U0/gpio_core_1/gpio2_io_o[21]
    SLICE_X6Y50          LUT6 (Prop_lut6_I0_O)        0.045     1.340 r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3[10]_i_1/O
                         net (fo=1, routed)           0.000     1.340    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3[10]_i_1_n_0
    SLICE_X6Y50          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.834     1.204    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y50          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y50          FDRE (Hold_fdre_C_D)         0.121     1.296    system_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLOUT0_ND_G2.READ_REG2_GEN[10].reg3_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.340    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.224     1.287    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.287    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X9Y40          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=1, routed)           0.056     1.102    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.833     1.203    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y40          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.227%)  route 0.238ns (62.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.238     1.301    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.095%)  route 0.239ns (62.905%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.582     0.923    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y52          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y52          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.239     1.303    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (41.014%)  route 0.236ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.565     0.906    system_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X6Y52          FDRE                                         r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  system_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[9]/Q
                         net (fo=1, routed)           0.236     1.305    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[22]
    SLICE_X6Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.835     1.205    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X6Y48          FDRE                                         r  system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.053     1.229    system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.323%)  route 0.233ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.581     0.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y55          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.233     1.318    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.323%)  route 0.233ns (58.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.581     0.922    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X0Y55          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.164     1.086 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.233     1.318    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.893     1.263    system_i/PS7/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/PS7/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    system_i/PS7/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.805%)  route 0.160ns (53.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.585     0.926    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X5Y45          FDRE                                         r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.160     1.227    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.851     1.221    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y45          SRLC32E                                      r  system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.959    
    SLICE_X0Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X2Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X1Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X1Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         8.000       7.000      SLICE_X1Y46    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X3Y35    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X5Y33    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         8.000       7.000      SLICE_X2Y49    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[35]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         4.000       3.020      SLICE_X20Y35   system_i/PS7/rst_ps7_0_125M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X8Y41    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y40    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y43    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X0Y45    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         4.000       3.020      SLICE_X4Y42    system_i/PS7/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/clk_wiz_0/inst/clk_in1
  To Clock:  system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_1
  To Clock:  clk_out1_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y83     system_i/axis_red_pitaya_dac_0/inst/ODDR_clk/C
Min Period  n/a     ODDR/C              n/a            1.474         4.000       2.526      OLOGIC_X0Y84     system_i/axis_red_pitaya_dac_0/inst/ODDR_wrt/C
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_1
  To Clock:  clkfbout_system_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y3    system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  adc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.223ns (38.856%)  route 5.072ns (61.144%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.991    11.329    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X16Y33         FDRE (Setup_fdre_C_R)       -0.726    11.554    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.223ns (38.856%)  route 5.072ns (61.144%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.991    11.329    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X16Y33         FDRE (Setup_fdre_C_R)       -0.726    11.554    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[5]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.223ns (38.856%)  route 5.072ns (61.144%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.991    11.329    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X16Y33         FDRE (Setup_fdre_C_R)       -0.726    11.554    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[6]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.295ns  (logic 3.223ns (38.856%)  route 5.072ns (61.144%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.371ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.405ns = ( 12.405 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.991    11.329    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.493    12.405    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y33         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]/C
                         clock pessimism              0.000    12.405    
                         clock uncertainty           -0.125    12.280    
    SLICE_X16Y33         FDRE (Setup_fdre_C_R)       -0.726    11.554    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[7]
  -------------------------------------------------------------------
                         required time                         11.554    
                         arrival time                         -11.329    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 3.223ns (39.073%)  route 5.026ns (60.927%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.945    11.283    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.490    12.402    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X20Y50         FDRE (Setup_fdre_C_R)       -0.726    11.551    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 3.223ns (39.073%)  route 5.026ns (60.927%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.945    11.283    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.490    12.402    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X20Y50         FDRE (Setup_fdre_C_R)       -0.726    11.551    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 3.223ns (39.073%)  route 5.026ns (60.927%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.945    11.283    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.490    12.402    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X20Y50         FDRE (Setup_fdre_C_R)       -0.726    11.551    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.249ns  (logic 3.223ns (39.073%)  route 5.026ns (60.927%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.402ns = ( 12.402 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.945    11.283    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.490    12.402    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y50         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]/C
                         clock pessimism              0.000    12.402    
                         clock uncertainty           -0.125    12.277    
    SLICE_X20Y50         FDRE (Setup_fdre_C_R)       -0.726    11.551    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 3.223ns (39.103%)  route 5.019ns (60.897%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.938    11.276    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X16Y37         FDRE (Setup_fdre_C_R)       -0.726    11.557    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[20]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (adc_clk rise@8.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 3.223ns (39.103%)  route 5.019ns (60.897%))
  Logic Levels:           11  (CARRY4=8 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 12.408 - 8.000 ) 
    Source Clock Delay      (SCD):    3.034ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        1.726     3.034    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X4Y39          FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.518     3.552 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[29]/Q
                         net (fo=34, routed)          1.484     5.036    system_i/FrequencyCounter/pow2_0/inst/log2N[2]
    SLICE_X14Y34         LUT5 (Prop_lut5_I4_O)        0.150     5.186 r  system_i/FrequencyCounter/pow2_0/inst/N[0]_INST_0/O
                         net (fo=3, routed)           0.540     5.726    system_i/FrequencyCounter/frequency_counter_0/inst/Ncycles[0]
    SLICE_X15Y33         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782     6.508 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.508    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry_n_0
    SLICE_X15Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.622 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.622    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__0_n_0
    SLICE_X15Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.736 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.736    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__1_n_0
    SLICE_X15Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.850 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.850    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__2_n_0
    SLICE_X15Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.964 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.964    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__3_n_0
    SLICE_X15Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.078 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.078    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__4_n_0
    SLICE_X15Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.300 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__5/O[0]
                         net (fo=2, routed)           0.864     8.164    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[25]
    SLICE_X17Y37         LUT4 (Prop_lut4_I3_O)        0.299     8.463 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8/O
                         net (fo=1, routed)           0.000     8.463    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_8_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.995 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           1.193    10.188    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.150    10.338 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.938    11.276    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X16Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           1.880    10.820    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.092    10.912 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         1.496    12.408    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X16Y37         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]/C
                         clock pessimism              0.000    12.408    
                         clock uncertainty           -0.125    12.283    
    SLICE_X16Y37         FDRE (Setup_fdre_C_R)       -0.726    11.557    system_i/FrequencyCounter/frequency_counter_0/inst/cycle_reg[21]
  -------------------------------------------------------------------
                         required time                         11.557    
                         arrival time                         -11.276    
  -------------------------------------------------------------------
                         slack                                  0.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.495ns (27.377%)  route 1.313ns (72.623%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.256     2.710    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y47         FDRE (Hold_fdre_C_R)        -0.053     2.049    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.495ns (27.377%)  route 1.313ns (72.623%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.256     2.710    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y47         FDRE (Hold_fdre_C_R)        -0.053     2.049    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.495ns (27.377%)  route 1.313ns (72.623%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.256     2.710    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y47         FDRE (Hold_fdre_C_R)        -0.053     2.049    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.661ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.808ns  (logic 0.495ns (27.377%)  route 1.313ns (72.623%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.256     2.710    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.831     1.977    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y47         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]/C
                         clock pessimism              0.000     1.977    
                         clock uncertainty            0.125     2.102    
    SLICE_X20Y47         FDRE (Hold_fdre_C_R)        -0.053     2.049    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.495ns (27.328%)  route 1.316ns (72.672%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.260     2.713    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y43         FDRE (Hold_fdre_C_R)        -0.053     2.048    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.495ns (27.328%)  route 1.316ns (72.672%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.260     2.713    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y43         FDRE (Hold_fdre_C_R)        -0.053     2.048    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.495ns (27.328%)  route 1.316ns (72.672%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.260     2.713    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[2]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y43         FDRE (Hold_fdre_C_R)        -0.053     2.048    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.665ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.495ns (27.328%)  route 1.316ns (72.672%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.442     2.407    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X21Y41         LUT3 (Prop_lut3_I0_O)        0.046     2.453 r  system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1/O
                         net (fo=64, routed)          0.260     2.713    system_i/FrequencyCounter/frequency_counter_0/inst/cycle[0]_i_1_n_0
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.830     1.976    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X20Y43         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.125     2.101    
    SLICE_X20Y43         FDRE (Hold_fdre_C_R)        -0.053     2.048    system_i/FrequencyCounter/frequency_counter_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.494ns (26.483%)  route 1.371ns (73.517%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.361     2.326    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X20Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.371 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=41, routed)          0.396     2.767    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X12Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.833     1.979    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X12Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y42         FDRE (Hold_fdre_C_CE)       -0.016     2.088    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by adc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             adc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (adc_clk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.865ns  (logic 0.494ns (26.483%)  route 1.371ns (73.517%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/PS7/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/PS7/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/PS7/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1304, routed)        0.561     0.901    system_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y38         FDRE                                         r  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.141     1.043 f  system_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[31]/Q
                         net (fo=34, routed)          0.337     1.380    system_i/FrequencyCounter/pow2_0/inst/log2N[0]
    SLICE_X15Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.425 r  system_i/FrequencyCounter/pow2_0/inst/N[31]_INST_0/O
                         net (fo=1, routed)           0.000     1.425    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6_i_1_n_0
    SLICE_X15Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.491 f  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1_carry__6/O[2]
                         net (fo=2, routed)           0.278     1.768    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next1[31]
    SLICE_X17Y37         LUT4 (Prop_lut4_I2_O)        0.105     1.873 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.873    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_i_1_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     1.965 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2/CO[3]
                         net (fo=2, routed)           0.361     2.326    system_i/FrequencyCounter/frequency_counter_0/inst/counter_next0_carry__2_n_0
    SLICE_X20Y41         LUT3 (Prop_lut3_I2_O)        0.045     2.371 r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2/O
                         net (fo=41, routed)          0.396     2.767    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output[31]_i_2_n_0
    SLICE_X12Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock adc_clk rise edge)    0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst0/O
                         net (fo=1, routed)           0.683     1.116    system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/int_clk0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     1.146 r  system_i/DataAcquisition/axis_red_pitaya_adc_0/inst/adc_clk_inst/O
                         net (fo=202, routed)         0.833     1.979    system_i/FrequencyCounter/frequency_counter_0/inst/clk
    SLICE_X12Y42         FDRE                                         r  system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]/C
                         clock pessimism              0.000     1.979    
                         clock uncertainty            0.125     2.104    
    SLICE_X12Y42         FDRE (Hold_fdre_C_CE)       -0.016     2.088    system_i/FrequencyCounter/frequency_counter_0/inst/counter_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.767    
  -------------------------------------------------------------------
                         slack                                  0.679    





