# do hw3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/kuoyaoming/intelFPGA/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/kuoyaoming/Desktop/hw3 {/home/kuoyaoming/Desktop/hw3/SEG_HEX.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on May 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/kuoyaoming/Desktop/hw3" /home/kuoyaoming/Desktop/hw3/SEG_HEX.v 
# -- Compiling module SEG_HEX
# 
# Top level modules:
# 	SEG_HEX
# End time: 15:28:34 on May 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/kuoyaoming/Desktop/hw3 {/home/kuoyaoming/Desktop/hw3/hw03.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on May 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/kuoyaoming/Desktop/hw3" /home/kuoyaoming/Desktop/hw3/hw03.v 
# -- Compiling module hw03
# 
# Top level modules:
# 	hw03
# End time: 15:28:34 on May 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/kuoyaoming/Desktop/hw3 {/home/kuoyaoming/Desktop/hw3/lab3_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:28:34 on May 14,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/kuoyaoming/Desktop/hw3" /home/kuoyaoming/Desktop/hw3/lab3_tb.v 
# -- Compiling module lab3_tb
# 
# Top level modules:
# 	lab3_tb
# End time: 15:28:34 on May 14,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  lab3_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" lab3_tb 
# Start time: 15:28:34 on May 14,2018
# Loading work.lab3_tb
# Loading work.hw03
# Loading work.SEG_HEX
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# time=  0 reset_n=0 hex0=40 hex1=40 hex2=40 hex3=40 hex4=40 hex5=40 hex6=40 hex7=40
# time= 30 reset_n=1 hex0=40 hex1=40 hex2=40 hex3=40 hex4=40 hex5=40 hex6=40 hex7=40
# send ir = 12 
# send ir = 34 
# send ir = 56 
# send ir = a9 
# time=89030070 reset_n=1 hex0=18 hex1=08 hex2=02 hex3=12 hex4=24 hex5=79 hex6=19 hex7=30
# ** Note: $finish    : /home/kuoyaoming/Desktop/hw3/lab3_tb.v(75)
#    Time: 109590030 ns  Iteration: 0  Instance: /lab3_tb
# 1
# Break in Module lab3_tb at /home/kuoyaoming/Desktop/hw3/lab3_tb.v line 75
# couldn't load file "/home/kuoyaoming/intelFPGA/17.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# ** Error: list element in quotes followed by ":" instead of space
# Error in macro ./hw3_run_msim_rtl_verilog.do line 18
# list element in quotes followed by ":" instead of space
#     while executing
# "foreach val $retval { 
# 						set wobj [$vsimPriv(windowmgr) FindWindowObj $val]
# 						if { $wobj ne "" && [lsearch $windowobj_list $wobj] < 0 } {
# 				..."
#     (procedure "view" line 144)
#     invoked from within
# "view source"
#     (procedure "run" line 107)
#     invoked from within
# "run -all"
# 
# stdin: <EOF>
add wave -position end sim:/lab3_tb/u1/*
restart -f
run -all
# time=  0 reset_n=0 hex0=40 hex1=40 hex2=40 hex3=40 hex4=40 hex5=40 hex6=40 hex7=40
# time= 30 reset_n=1 hex0=40 hex1=40 hex2=40 hex3=40 hex4=40 hex5=40 hex6=40 hex7=40
# send ir = 12 
# send ir = 34 
# send ir = 56 
# send ir = a9 
# time=89030070 reset_n=1 hex0=18 hex1=08 hex2=02 hex3=12 hex4=24 hex5=79 hex6=19 hex7=30
# ** Note: $finish    : /home/kuoyaoming/Desktop/hw3/lab3_tb.v(75)
#    Time: 109590030 ns  Iteration: 0  Instance: /lab3_tb
# 1
# Break in Module lab3_tb at /home/kuoyaoming/Desktop/hw3/lab3_tb.v line 75
# couldn't load file "/home/kuoyaoming/intelFPGA/17.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
# list element in quotes followed by ":" instead of space
# End time: 15:31:04 on May 14,2018, Elapsed time: 0:02:30
# Errors: 6, Warnings: 0
