-- ==============================================================
-- Generated by Vitis HLS v2025.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    i_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    A_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_1_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    A_1_20_ce0 : OUT STD_LOGIC;
    A_1_20_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    A_2_ce0 : OUT STD_LOGIC;
    A_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    A_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    A_3_ce0 : OUT STD_LOGIC;
    A_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_out : OUT STD_LOGIC_VECTOR (23 downto 0);
    p_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of top_kernel_top_kernel_Pipeline_VITIS_LOOP_32_4 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv24_0 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv7_4 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv24_7FFFFF : STD_LOGIC_VECTOR (23 downto 0) := "011111111111111111111111";
    constant ap_const_lv24_800000 : STD_LOGIC_VECTOR (23 downto 0) := "100000000000000000000000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal tmp_fu_152_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal tmp_reg_499 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln35_fu_178_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln35_reg_503 : STD_LOGIC_VECTOR (63 downto 0);
    signal A_1_load_reg_530 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal empty_fu_66 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal select_ln35_7_fu_467_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal j_fu_70 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal add_ln32_fu_183_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_sig_allocacmp_j_2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal A_1_ce0_local : STD_LOGIC;
    signal A_1_20_ce0_local : STD_LOGIC;
    signal A_2_ce0_local : STD_LOGIC;
    signal A_3_ce0_local : STD_LOGIC;
    signal lshr_ln1_fu_160_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_151_fu_170_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln35_fu_197_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln35_fu_204_p1 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_1_fu_201_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln35_fu_197_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_1_fu_209_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_fu_204_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_181_fu_215_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_182_fu_223_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_fu_231_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_fu_237_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_1_fu_243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_fu_249_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln35_1_fu_257_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_3_fu_269_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln35_2_fu_273_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_2_fu_265_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln35_3_fu_269_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_3_fu_279_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_2_fu_273_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_183_fu_285_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_184_fu_293_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_2_fu_301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_1_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_3_fu_313_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_2_fu_319_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln35_3_fu_327_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_5_fu_339_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln35_4_fu_343_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_4_fu_335_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln35_5_fu_339_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_5_fu_349_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_4_fu_343_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_185_fu_355_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_186_fu_363_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_4_fu_371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_2_fu_377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_5_fu_383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_4_fu_389_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal select_ln35_5_fu_397_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_7_fu_409_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal add_ln35_6_fu_413_p0 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln35_6_fu_405_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln35_7_fu_409_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_7_fu_419_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal add_ln35_6_fu_413_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal tmp_187_fu_425_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_188_fu_433_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_6_fu_441_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln35_3_fu_447_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln35_7_fu_453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln35_6_fu_459_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_kernel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component top_kernel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    empty_fu_66_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    empty_fu_66 <= ap_const_lv24_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    empty_fu_66 <= select_ln35_7_fu_467_p3;
                end if;
            end if; 
        end if;
    end process;

    j_fu_70_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((tmp_fu_152_p3 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    j_fu_70 <= add_ln32_fu_183_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_70 <= ap_const_lv7_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                A_1_load_reg_530 <= A_1_q0;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                tmp_reg_499 <= ap_sig_allocacmp_j_2(6 downto 6);
                    zext_ln35_reg_503(11 downto 0) <= zext_ln35_fu_178_p1(11 downto 0);
            end if;
        end if;
    end process;
    zext_ln35_reg_503(63 downto 12) <= "0000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    A_1_20_address0 <= zext_ln35_reg_503(12 - 1 downto 0);
    A_1_20_ce0 <= A_1_20_ce0_local;

    A_1_20_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_1_20_ce0_local <= ap_const_logic_1;
        else 
            A_1_20_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_1_address0 <= zext_ln35_fu_178_p1(12 - 1 downto 0);
    A_1_ce0 <= A_1_ce0_local;

    A_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_1_ce0_local <= ap_const_logic_1;
        else 
            A_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_2_address0 <= zext_ln35_reg_503(12 - 1 downto 0);
    A_2_ce0 <= A_2_ce0_local;

    A_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_2_ce0_local <= ap_const_logic_1;
        else 
            A_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    A_3_address0 <= zext_ln35_reg_503(12 - 1 downto 0);
    A_3_ce0 <= A_3_ce0_local;

    A_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            A_3_ce0_local <= ap_const_logic_1;
        else 
            A_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    add_ln32_fu_183_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j_2) + unsigned(ap_const_lv7_4));
    add_ln35_1_fu_209_p2 <= std_logic_vector(signed(sext_ln35_1_fu_201_p1) + signed(sext_ln35_fu_197_p1));
    add_ln35_2_fu_273_p0 <= A_1_20_q0;
    add_ln35_2_fu_273_p2 <= std_logic_vector(signed(add_ln35_2_fu_273_p0) + signed(select_ln35_1_fu_257_p3));
    add_ln35_3_fu_279_p2 <= std_logic_vector(signed(sext_ln35_2_fu_265_p1) + signed(sext_ln35_3_fu_269_p1));
    add_ln35_4_fu_343_p0 <= A_2_q0;
    add_ln35_4_fu_343_p2 <= std_logic_vector(signed(add_ln35_4_fu_343_p0) + signed(select_ln35_3_fu_327_p3));
    add_ln35_5_fu_349_p2 <= std_logic_vector(signed(sext_ln35_4_fu_335_p1) + signed(sext_ln35_5_fu_339_p1));
    add_ln35_6_fu_413_p0 <= A_3_q0;
    add_ln35_6_fu_413_p2 <= std_logic_vector(signed(add_ln35_6_fu_413_p0) + signed(select_ln35_5_fu_397_p3));
    add_ln35_7_fu_419_p2 <= std_logic_vector(signed(sext_ln35_6_fu_405_p1) + signed(sext_ln35_7_fu_409_p1));
    add_ln35_fu_204_p1 <= empty_fu_66;
    add_ln35_fu_204_p2 <= std_logic_vector(signed(A_1_load_reg_530) + signed(add_ln35_fu_204_p1));
    and_ln35_1_fu_307_p2 <= (xor_ln35_2_fu_301_p2 and tmp_184_fu_293_p3);
    and_ln35_2_fu_377_p2 <= (xor_ln35_4_fu_371_p2 and tmp_186_fu_363_p3);
    and_ln35_3_fu_447_p2 <= (xor_ln35_6_fu_441_p2 and tmp_188_fu_433_p3);
    and_ln35_fu_237_p2 <= (xor_ln35_fu_231_p2 and tmp_182_fu_223_p3);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_fu_152_p3)
    begin
        if (((tmp_fu_152_p3 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter1_reg, ap_done_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_j_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_70)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_2 <= ap_const_lv7_0;
        else 
            ap_sig_allocacmp_j_2 <= j_fu_70;
        end if; 
    end process;

    lshr_ln1_fu_160_p4 <= ap_sig_allocacmp_j_2(5 downto 2);
    p_out <= empty_fu_66;

    p_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, tmp_reg_499, ap_loop_exit_ready_pp0_iter1_reg)
    begin
        if (((tmp_reg_499 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_1))) then 
            p_out_ap_vld <= ap_const_logic_1;
        else 
            p_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    select_ln35_1_fu_257_p3 <= 
        select_ln35_fu_249_p3 when (xor_ln35_1_fu_243_p2(0) = '1') else 
        add_ln35_fu_204_p2;
    select_ln35_2_fu_319_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln35_1_fu_307_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln35_3_fu_327_p3 <= 
        select_ln35_2_fu_319_p3 when (xor_ln35_3_fu_313_p2(0) = '1') else 
        add_ln35_2_fu_273_p2;
    select_ln35_4_fu_389_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln35_2_fu_377_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln35_5_fu_397_p3 <= 
        select_ln35_4_fu_389_p3 when (xor_ln35_5_fu_383_p2(0) = '1') else 
        add_ln35_4_fu_343_p2;
    select_ln35_6_fu_459_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln35_3_fu_447_p2(0) = '1') else 
        ap_const_lv24_800000;
    select_ln35_7_fu_467_p3 <= 
        select_ln35_6_fu_459_p3 when (xor_ln35_7_fu_453_p2(0) = '1') else 
        add_ln35_6_fu_413_p2;
    select_ln35_fu_249_p3 <= 
        ap_const_lv24_7FFFFF when (and_ln35_fu_237_p2(0) = '1') else 
        ap_const_lv24_800000;
        sext_ln35_1_fu_201_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(A_1_load_reg_530),25));

        sext_ln35_2_fu_265_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln35_1_fu_257_p3),25));

    sext_ln35_3_fu_269_p0 <= A_1_20_q0;
        sext_ln35_3_fu_269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln35_3_fu_269_p0),25));

        sext_ln35_4_fu_335_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln35_3_fu_327_p3),25));

    sext_ln35_5_fu_339_p0 <= A_2_q0;
        sext_ln35_5_fu_339_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln35_5_fu_339_p0),25));

        sext_ln35_6_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln35_5_fu_397_p3),25));

    sext_ln35_7_fu_409_p0 <= A_3_q0;
        sext_ln35_7_fu_409_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln35_7_fu_409_p0),25));

    sext_ln35_fu_197_p0 <= empty_fu_66;
        sext_ln35_fu_197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln35_fu_197_p0),25));

    tmp_151_fu_170_p3 <= (i_1 & lshr_ln1_fu_160_p4);
    tmp_181_fu_215_p3 <= add_ln35_1_fu_209_p2(24 downto 24);
    tmp_182_fu_223_p3 <= add_ln35_fu_204_p2(23 downto 23);
    tmp_183_fu_285_p3 <= add_ln35_3_fu_279_p2(24 downto 24);
    tmp_184_fu_293_p3 <= add_ln35_2_fu_273_p2(23 downto 23);
    tmp_185_fu_355_p3 <= add_ln35_5_fu_349_p2(24 downto 24);
    tmp_186_fu_363_p3 <= add_ln35_4_fu_343_p2(23 downto 23);
    tmp_187_fu_425_p3 <= add_ln35_7_fu_419_p2(24 downto 24);
    tmp_188_fu_433_p3 <= add_ln35_6_fu_413_p2(23 downto 23);
    tmp_fu_152_p3 <= ap_sig_allocacmp_j_2(6 downto 6);
    xor_ln35_1_fu_243_p2 <= (tmp_182_fu_223_p3 xor tmp_181_fu_215_p3);
    xor_ln35_2_fu_301_p2 <= (tmp_183_fu_285_p3 xor ap_const_lv1_1);
    xor_ln35_3_fu_313_p2 <= (tmp_184_fu_293_p3 xor tmp_183_fu_285_p3);
    xor_ln35_4_fu_371_p2 <= (tmp_185_fu_355_p3 xor ap_const_lv1_1);
    xor_ln35_5_fu_383_p2 <= (tmp_186_fu_363_p3 xor tmp_185_fu_355_p3);
    xor_ln35_6_fu_441_p2 <= (tmp_187_fu_425_p3 xor ap_const_lv1_1);
    xor_ln35_7_fu_453_p2 <= (tmp_188_fu_433_p3 xor tmp_187_fu_425_p3);
    xor_ln35_fu_231_p2 <= (tmp_181_fu_215_p3 xor ap_const_lv1_1);
    zext_ln35_fu_178_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_151_fu_170_p3),64));
end behav;
