<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: atcuart100_rxctrl</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_atcuart100_rxctrl'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_atcuart100_rxctrl')">atcuart100_rxctrl</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.30</td>
<td class="s7 cl rt"><a href="mod1131.html#Line" > 73.68</a></td>
<td class="s4 cl rt"><a href="mod1131.html#Cond" > 40.00</a></td>
<td class="s4 cl rt"><a href="mod1131.html#Toggle" > 40.21</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcuart100/hdl/atcuart100_rxctrl.v')">/home/users/muhammad.sufyan/dma_work/gemini/design/ip/atcuart100/hdl/atcuart100_rxctrl.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1131.html#inst_tag_336777"  onclick="showContent('inst_tag_336777')">config_ss_tb.DUT.config_ss.uart0.u_rxctrl</a></td>
<td class="s4 cl rt"> 44.07</td>
<td class="s7 cl rt"><a href="mod1131.html#inst_tag_336777_Line" > 71.93</a></td>
<td class="s4 cl rt"><a href="mod1131.html#inst_tag_336777_Cond" > 40.00</a></td>
<td class="s2 cl rt"><a href="mod1131.html#inst_tag_336777_Toggle" > 20.28</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1131.html#inst_tag_336778"  onclick="showContent('inst_tag_336778')">config_ss_tb.DUT.config_ss.uart1.u_rxctrl</a></td>
<td class="s4 cl rt"> 48.15</td>
<td class="s7 cl rt"><a href="mod1131.html#inst_tag_336778_Line" > 70.18</a></td>
<td class="s4 cl rt"><a href="mod1131.html#inst_tag_336778_Cond" > 40.00</a></td>
<td class="s3 cl rt"><a href="mod1131.html#inst_tag_336778_Toggle" > 34.27</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_336777'>
<hr>
<a name="inst_tag_336777"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_336777" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.07</td>
<td class="s7 cl rt"><a href="mod1131.html#inst_tag_336777_Line" > 71.93</a></td>
<td class="s4 cl rt"><a href="mod1131.html#inst_tag_336777_Cond" > 40.00</a></td>
<td class="s2 cl rt"><a href="mod1131.html#inst_tag_336777_Toggle" > 20.28</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.38</td>
<td class="s8 cl rt"> 85.23</td>
<td class="s6 cl rt"> 61.22</td>
<td class="s2 cl rt"> 22.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 31.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 31.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod327.html#inst_tag_79905" >uart0</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166170" id="tag_urg_inst_166170">lsr_overrun_syn</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod807.html#inst_tag_253042" id="tag_urg_inst_253042">rx_buffer</a></td>
<td class="s7 cl rt"> 70.50</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s3 cl rt"> 36.51</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166173" id="tag_urg_inst_166173">rxfifo_empty_syn</a></td>
<td class="s8 cl rt"> 82.87</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 87.50</td>
<td class="s6 cl rt"> 61.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187762" id="tag_urg_inst_187762">rxfifo_read_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140701" id="tag_urg_inst_140701">uart_rxfifo</a></td>
<td class="s4 cl rt"> 49.23</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s5 cl rt"> 57.14</td>
<td class="s0 cl rt">  8.73</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187761" id="tag_urg_inst_187761">uart_timeout_wen_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_336778'>
<hr>
<a name="inst_tag_336778"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy1.html#tag_urg_inst_336778" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 48.15</td>
<td class="s7 cl rt"><a href="mod1131.html#inst_tag_336778_Line" > 70.18</a></td>
<td class="s4 cl rt"><a href="mod1131.html#inst_tag_336778_Cond" > 40.00</a></td>
<td class="s3 cl rt"><a href="mod1131.html#inst_tag_336778_Toggle" > 34.27</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 62.56</td>
<td class="s8 cl rt"> 85.23</td>
<td class="s6 cl rt"> 65.31</td>
<td class="s3 cl rt"> 37.14</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 30.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 30.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod327.html#inst_tag_79906" >uart1</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166185" id="tag_urg_inst_166185">lsr_overrun_syn</a></td>
<td class="s5 cl rt"> 51.39</td>
<td class="s10 cl rt">100.00</td>
<td class="s3 cl rt"> 37.50</td>
<td class="s1 cl rt"> 16.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod807.html#inst_tag_253044" id="tag_urg_inst_253044">rx_buffer</a></td>
<td class="s7 cl rt"> 76.32</td>
<td class="s10 cl rt">100.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s5 cl rt"> 53.97</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod563.html#inst_tag_166188" id="tag_urg_inst_166188">rxfifo_empty_syn</a></td>
<td class="s9 cl rt"> 98.15</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 94.44</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187769" id="tag_urg_inst_187769">rxfifo_read_syn</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod439.html#inst_tag_140703" id="tag_urg_inst_140703">uart_rxfifo</a></td>
<td class="s5 cl rt"> 57.17</td>
<td class="s8 cl rt"> 81.82</td>
<td class="s7 cl rt"> 71.43</td>
<td class="s1 cl rt"> 18.25</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod607.html#inst_tag_187768" id="tag_urg_inst_187768">uart_timeout_wen_syn</a></td>
<td class="s5 cl rt"> 57.95</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_atcuart100_rxctrl'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1131.html" >atcuart100_rxctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>57</td><td>42</td><td>73.68</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>121</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>159</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>173</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>185</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>217</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>312</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>324</td><td>7</td><td>6</td><td>85.71</td></tr>
</table>
<pre class="code"><br clear=all>
120                     begin
121        1/1          	if (~urstn)
122        1/1          		s6 &lt;= 1'b0;
123        1/1          	else if (s7 &amp; rxfifo_write)
124        <font color = "red">0/1     ==>  		s6 &lt;= 1'b1;</font>
125        1/1          	else if (rx_over_clr)
126        1/1          		s6 &lt;= 1'b0;
                        MISSING_ELSE
127                     end
128                     
129                     `ifdef ATCUART100_UCLK_PCLK_SAME
130                     assign lsr_overrun = s6;
131                     assign s10 = uart_timeout_wen;
132                     
133                     `else
134                     nds_sync_l2l lsr_overrun_syn (
135                     	.b_reset_n(presetn),
136                     	.b_clk(pclk),
137                     	.a_signal(s6),
138                     	.b_signal(lsr_overrun),
139                     	.b_signal_rising_edge_pulse(),
140                     	.b_signal_falling_edge_pulse(),
141                     	.b_signal_edge_pulse()
142                     );
143                     
144                     nds_sync_p2p uart_timeout_wen_syn (
145                     	.a_reset_n(urstn),
146                     	.a_clk(uclk),
147                     	.a_pulse(uart_timeout_wen),
148                     	.b_reset_n(presetn),
149                     	.b_clk(pclk),
150                     	.b_pulse(s10),
151                     	.b_level(),
152                     	.b_level_d1()
153                     );
154                     
155                     `endif
156                     
157                     always @(negedge presetn or posedge pclk)
158                     begin
159        1/1          	if (~presetn)
160        1/1          		s11 &lt;= 1'b0;
161        1/1          	else if (~fifo_enable)
162        1/1          		s11 &lt;= 1'b0;
163        <font color = "red">0/1     ==>  	else if (rxfifo_read)</font>
164        <font color = "red">0/1     ==>  		s11 &lt;= 1'b0;</font>
165        <font color = "red">0/1     ==>  	else if (s10)</font>
166        <font color = "red">0/1     ==>  		s11 &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
167                     end
168                     
169                     assign rx_timeout_intr = s11;
170                     
171                     always @(negedge presetn or posedge pclk)
172                     begin
173        1/1          	if (~presetn)
174        1/1          		s20 &lt;= 1'b0;
175        1/1          	else if ((~fifo_enable) | fcr_rxfifo_rst)
176        1/1          		s20 &lt;= 1'b0;
177        <font color = "red">0/1     ==>  	else if (s3 &amp; (|s1))</font>
178        <font color = "red">0/1     ==>  		s20 &lt;= 1'b1;</font>
179        <font color = "red">0/1     ==>  	else if (rxfifo_read &amp; (rd_ptr == s21))</font>
180        <font color = "red">0/1     ==>  		s20 &lt;= 1'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
181                     end
182                     
183                     always @(negedge presetn or posedge pclk)
184                     begin
185        1/1          	if (~presetn)
186        1/1          		s21 &lt;= {(`ATCUART100_FIFO_DEPTH_BIT + 1){1'b0}};
187        1/1          	else if ((~fifo_enable) | fcr_rxfifo_rst)
188        1/1          		s21 &lt;= {(`ATCUART100_FIFO_DEPTH_BIT + 1){1'b0}};
189        <font color = "red">0/1     ==>  	else if (s3 &amp; (|s1))</font>
190        <font color = "red">0/1     ==>  		s21 &lt;= wr_ptr;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
191                     end
192                     
193                     assign stfifo_error = s20;
194                     
195                     nds_sync_fifo_clr #(
196                             .DATA_WIDTH (11),
197                             .FIFO_DEPTH (RX_FIFO_DEPTH),
198                             .POINTER_INDEX_WIDTH ((`ATCUART100_FIFO_DEPTH_BIT + 1))
199                     ) uart_rxfifo (
200                     	.reset_n(presetn),
201                     	.clk(pclk),
202                     	.wr(s3),
203                     	.wr_data(s4),
204                     	.rd(rxfifo_read),
205                     	.rd_data(s5),
206                     	.empty(rxfifo_empty),
207                     	.full(s8),
208                     	.fifo_clr(fcr_rxfifo_rst),
209                     	.wr_ptr(wr_ptr),
210                     	.rd_ptr(rd_ptr)
211                     );
212                     
213                     assign rxfifo_dataout = s5[7:0];
214                     
215                     always @(negedge presetn or posedge pclk)
216                     begin
217        1/1          	if (~presetn)
218        1/1          		s12 &lt;= 1'b0;
219        1/1          	else if (rxfifo_read | rxfifo_empty)
220        1/1          		s12 &lt;= 1'b0;
221        1/1          	else if (lsr_read)
222        1/1          		s12 &lt;= 1'b1;
                        MISSING_ELSE
223                     end
224                     
225                     assign stfifo_dataout = ((rxfifo_empty | s12) ? 3'h0 : s5[10:8]);
226                     
227                     assign s9  = {s8, {wr_ptr[`ATCUART100_FIFO_DEPTH_BIT-1:0] - rd_ptr[`ATCUART100_FIFO_DEPTH_BIT-1:0]}};
228                     
229                     `ifdef ATCUART100_UCLK_PCLK_SAME
230                     assign rxfifo_empty_uclk = rxfifo_empty;
231                     assign rxfifo_read_uclk  = rxfifo_read;
232                     
233                     assign s1        = s0;
234                     assign s3  = s2;
235                     assign s4 = {s0, rxfifo_datain};
236                     assign s7        = s8;
237                     
238                     `else
239                     assign s13 = {s0, rxfifo_datain};
240                     wire   s26 = s3 | (~s15 &amp; fcr_rxfifo_rst);
241                     nds_async_buff #(.DATA_WIDTH (11)) rx_buffer (
242                     	.w_reset_n(urstn),
243                     	.r_reset_n(presetn),
244                     	.w_clk(uclk),
245                     	.r_clk(pclk),
246                     	.wr(s2),
247                     	.wr_data(s13),
248                     	.rd(s26),
249                     	.rd_data(s14),
250                     	.empty(s15),
251                     	.full(s17)
252                     );
253                     
254                     always @(negedge presetn or posedge pclk)
255                     begin
256        1/1          	if (~presetn)
257        1/1          		s16 &lt;= 1'b1;
258        1/1          	else if (s3 | fcr_rxfifo_rst)
259        1/1          		s16 &lt;= 1'b1;
260                     	else
261        1/1          		s16 &lt;= s15;
262                     end
263                     
264                     always @(negedge presetn or posedge pclk)
265                     begin
266        1/1          	if (~presetn)
267        1/1          		s18 &lt;= 3'h0;
268        1/1          	else if (~s15)
269        1/1          		s18 &lt;= s4[10:8];
                        MISSING_ELSE
270                     end
271                     
272                     assign s1        = s18;
273                     assign s4 = s14;
274                     assign s3  = (~s16) &amp; (~s8);
275                     assign s7        = s17;
276                     
277                     nds_sync_l2l #(.RESET_VALUE (1'b1)) rxfifo_empty_syn (
278                     	.b_reset_n(urstn),
279                     	.b_clk(uclk),
280                     	.a_signal(rxfifo_empty),
281                     	.b_signal(s19),
282                     	.b_signal_rising_edge_pulse(),
283                     	.b_signal_falling_edge_pulse(),
284                     	.b_signal_edge_pulse()
285                     );
286                     
287                     assign rxfifo_empty_uclk = s19 &amp; (~s17);
288                     
289                     nds_sync_p2p rxfifo_read_syn (
290                     	.a_reset_n(presetn),
291                     	.a_clk(pclk),
292                     	.a_pulse(rxfifo_read),
293                     	.b_reset_n(urstn),
294                     	.b_clk(uclk),
295                     	.b_pulse(rxfifo_read_uclk),
296                     	.b_level(),
297                     	.b_level_d1()
298                     );
299                     
300                     `endif
301                     
302                     assign s23 = ((rxfifo_threshold == 2'h0) ? (~rxfifo_empty) :
303                                                 ((rxfifo_threshold == 2'h1) ? (|s9[`ATCUART100_FIFO_DEPTH_BIT:`ATCUART100_FIFO_DEPTH_BIT-2]) :
304                                                 ((rxfifo_threshold == 2'h2) ? (|s9[`ATCUART100_FIFO_DEPTH_BIT:`ATCUART100_FIFO_DEPTH_BIT-1]) :
305                                                                                (s9[`ATCUART100_FIFO_DEPTH_BIT] | (&amp;s9[`ATCUART100_FIFO_DEPTH_BIT-1:`ATCUART100_FIFO_DEPTH_BIT-3]))
306                                                 )));
307                     
308                     assign s22 = s23;
309                     
310                     always @(negedge presetn or posedge pclk)
311                     begin
312        1/1          	if (~presetn)
313        1/1          		s24 &lt;= 1'b0;
314        1/1          	else if (~(dma_mode &amp; fifo_enable))
315        1/1          		s24 &lt;= 1'b0;
316        <font color = "red">0/1     ==>  	else if (s24)</font>
317        <font color = "red">0/1     ==>  		s24 &lt;= (~rxfifo_empty);</font>
318                     	else
319        <font color = "red">0/1     ==>  		s24 &lt;= (s22 | s10);</font>
320                     end
321                     
322                     always @(negedge presetn or posedge pclk)
323                     begin
324        1/1          	if (~presetn)
325        1/1          		s25 &lt;= 1'b0;
326        1/1          	else if (dma_rx_ack)
327        1/1          		s25 &lt;= 1'b0;
328        1/1          	else if (dma_mode &amp; fifo_enable)
329        <font color = "red">0/1     ==>  		s25 &lt;= (s25 | s22 | s10 | (s24 &amp; (~rxfifo_empty)));</font>
330                     	else
331        1/1          		s25 &lt;= (s25 | (~rxfifo_empty));
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1131.html" >atcuart100_rxctrl</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (fifo_enable ? s22 : ((~rxfifo_empty)))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225
 EXPRESSION (((rxfifo_empty | s12)) ? 3'b0 : s5[10:8])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 EXPRESSION 
 Number  Term
      1  (rxfifo_threshold == 2'b0) ? ((~rxfifo_empty)) : ((rxfifo_threshold == 2'b1) ? ((|s9[5:(5 - 2)])) : ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)]))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 SUB-EXPRESSION ((rxfifo_threshold == 2'b1) ? ((|s9[5:(5 - 2)])) : ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)])))))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 SUB-EXPRESSION ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)]))))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1131.html" >atcuart100_rxctrl</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">28</td>
<td class="rt">46.67 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">286</td>
<td class="rt">115</td>
<td class="rt">40.21 </td>
</tr><tr class="s5">
<td nowrap>Total Bits 0->1</td>
<td class="rt">143</td>
<td class="rt">80</td>
<td class="rt">55.94 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">143</td>
<td class="rt">35</td>
<td class="rt">24.48 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">17</td>
<td class="rt">54.84 </td>
</tr><tr class="s5">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">48</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">29</td>
<td class="rt">60.42 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">19</td>
<td class="rt">39.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">29</td>
<td class="rt">11</td>
<td class="rt">37.93 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">190</td>
<td class="rt">67</td>
<td class="rt">35.26 </td>
</tr><tr class="s5">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">95</td>
<td class="rt">51</td>
<td class="rt">53.68 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">95</td>
<td class="rt">16</td>
<td class="rt">16.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>urstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fcr_rxfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>auto_rts</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_dataout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsr_overrun</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_over_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsr_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>parity_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>framing_err</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_break</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_datain[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_rx_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_timeout_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty_uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_read_uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_active</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dr_intr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_timeout_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s0[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s4[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s4[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s5[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s9[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s9[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s12</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s13[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s14[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s14[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s14[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s15</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s16</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s17</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s18[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s18[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s21[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s22</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s23</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s25</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s26</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336777'>
<a name="inst_tag_336777_Line"></a>
<b>Line Coverage for Instance : <a href="mod1131.html#inst_tag_336777" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>57</td><td>41</td><td>71.93</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>121</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>159</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>173</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>185</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>217</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>312</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>324</td><td>7</td><td>5</td><td>71.43</td></tr>
</table>
<pre class="code"><br clear=all>
120                     begin
121        1/1          	if (~urstn)
122        1/1          		s6 &lt;= 1'b0;
123        1/1          	else if (s7 &amp; rxfifo_write)
124        <font color = "red">0/1     ==>  		s6 &lt;= 1'b1;</font>
125        1/1          	else if (rx_over_clr)
126        1/1          		s6 &lt;= 1'b0;
                        MISSING_ELSE
127                     end
128                     
129                     `ifdef ATCUART100_UCLK_PCLK_SAME
130                     assign lsr_overrun = s6;
131                     assign s10 = uart_timeout_wen;
132                     
133                     `else
134                     nds_sync_l2l lsr_overrun_syn (
135                     	.b_reset_n(presetn),
136                     	.b_clk(pclk),
137                     	.a_signal(s6),
138                     	.b_signal(lsr_overrun),
139                     	.b_signal_rising_edge_pulse(),
140                     	.b_signal_falling_edge_pulse(),
141                     	.b_signal_edge_pulse()
142                     );
143                     
144                     nds_sync_p2p uart_timeout_wen_syn (
145                     	.a_reset_n(urstn),
146                     	.a_clk(uclk),
147                     	.a_pulse(uart_timeout_wen),
148                     	.b_reset_n(presetn),
149                     	.b_clk(pclk),
150                     	.b_pulse(s10),
151                     	.b_level(),
152                     	.b_level_d1()
153                     );
154                     
155                     `endif
156                     
157                     always @(negedge presetn or posedge pclk)
158                     begin
159        1/1          	if (~presetn)
160        1/1          		s11 &lt;= 1'b0;
161        1/1          	else if (~fifo_enable)
162        1/1          		s11 &lt;= 1'b0;
163        <font color = "red">0/1     ==>  	else if (rxfifo_read)</font>
164        <font color = "red">0/1     ==>  		s11 &lt;= 1'b0;</font>
165        <font color = "red">0/1     ==>  	else if (s10)</font>
166        <font color = "red">0/1     ==>  		s11 &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
167                     end
168                     
169                     assign rx_timeout_intr = s11;
170                     
171                     always @(negedge presetn or posedge pclk)
172                     begin
173        1/1          	if (~presetn)
174        1/1          		s20 &lt;= 1'b0;
175        1/1          	else if ((~fifo_enable) | fcr_rxfifo_rst)
176        1/1          		s20 &lt;= 1'b0;
177        <font color = "red">0/1     ==>  	else if (s3 &amp; (|s1))</font>
178        <font color = "red">0/1     ==>  		s20 &lt;= 1'b1;</font>
179        <font color = "red">0/1     ==>  	else if (rxfifo_read &amp; (rd_ptr == s21))</font>
180        <font color = "red">0/1     ==>  		s20 &lt;= 1'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
181                     end
182                     
183                     always @(negedge presetn or posedge pclk)
184                     begin
185        1/1          	if (~presetn)
186        1/1          		s21 &lt;= {(`ATCUART100_FIFO_DEPTH_BIT + 1){1'b0}};
187        1/1          	else if ((~fifo_enable) | fcr_rxfifo_rst)
188        1/1          		s21 &lt;= {(`ATCUART100_FIFO_DEPTH_BIT + 1){1'b0}};
189        <font color = "red">0/1     ==>  	else if (s3 &amp; (|s1))</font>
190        <font color = "red">0/1     ==>  		s21 &lt;= wr_ptr;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
191                     end
192                     
193                     assign stfifo_error = s20;
194                     
195                     nds_sync_fifo_clr #(
196                             .DATA_WIDTH (11),
197                             .FIFO_DEPTH (RX_FIFO_DEPTH),
198                             .POINTER_INDEX_WIDTH ((`ATCUART100_FIFO_DEPTH_BIT + 1))
199                     ) uart_rxfifo (
200                     	.reset_n(presetn),
201                     	.clk(pclk),
202                     	.wr(s3),
203                     	.wr_data(s4),
204                     	.rd(rxfifo_read),
205                     	.rd_data(s5),
206                     	.empty(rxfifo_empty),
207                     	.full(s8),
208                     	.fifo_clr(fcr_rxfifo_rst),
209                     	.wr_ptr(wr_ptr),
210                     	.rd_ptr(rd_ptr)
211                     );
212                     
213                     assign rxfifo_dataout = s5[7:0];
214                     
215                     always @(negedge presetn or posedge pclk)
216                     begin
217        1/1          	if (~presetn)
218        1/1          		s12 &lt;= 1'b0;
219        1/1          	else if (rxfifo_read | rxfifo_empty)
220        1/1          		s12 &lt;= 1'b0;
221        1/1          	else if (lsr_read)
222        1/1          		s12 &lt;= 1'b1;
                        MISSING_ELSE
223                     end
224                     
225                     assign stfifo_dataout = ((rxfifo_empty | s12) ? 3'h0 : s5[10:8]);
226                     
227                     assign s9  = {s8, {wr_ptr[`ATCUART100_FIFO_DEPTH_BIT-1:0] - rd_ptr[`ATCUART100_FIFO_DEPTH_BIT-1:0]}};
228                     
229                     `ifdef ATCUART100_UCLK_PCLK_SAME
230                     assign rxfifo_empty_uclk = rxfifo_empty;
231                     assign rxfifo_read_uclk  = rxfifo_read;
232                     
233                     assign s1        = s0;
234                     assign s3  = s2;
235                     assign s4 = {s0, rxfifo_datain};
236                     assign s7        = s8;
237                     
238                     `else
239                     assign s13 = {s0, rxfifo_datain};
240                     wire   s26 = s3 | (~s15 &amp; fcr_rxfifo_rst);
241                     nds_async_buff #(.DATA_WIDTH (11)) rx_buffer (
242                     	.w_reset_n(urstn),
243                     	.r_reset_n(presetn),
244                     	.w_clk(uclk),
245                     	.r_clk(pclk),
246                     	.wr(s2),
247                     	.wr_data(s13),
248                     	.rd(s26),
249                     	.rd_data(s14),
250                     	.empty(s15),
251                     	.full(s17)
252                     );
253                     
254                     always @(negedge presetn or posedge pclk)
255                     begin
256        1/1          	if (~presetn)
257        1/1          		s16 &lt;= 1'b1;
258        1/1          	else if (s3 | fcr_rxfifo_rst)
259        1/1          		s16 &lt;= 1'b1;
260                     	else
261        1/1          		s16 &lt;= s15;
262                     end
263                     
264                     always @(negedge presetn or posedge pclk)
265                     begin
266        1/1          	if (~presetn)
267        1/1          		s18 &lt;= 3'h0;
268        1/1          	else if (~s15)
269        1/1          		s18 &lt;= s4[10:8];
                        MISSING_ELSE
270                     end
271                     
272                     assign s1        = s18;
273                     assign s4 = s14;
274                     assign s3  = (~s16) &amp; (~s8);
275                     assign s7        = s17;
276                     
277                     nds_sync_l2l #(.RESET_VALUE (1'b1)) rxfifo_empty_syn (
278                     	.b_reset_n(urstn),
279                     	.b_clk(uclk),
280                     	.a_signal(rxfifo_empty),
281                     	.b_signal(s19),
282                     	.b_signal_rising_edge_pulse(),
283                     	.b_signal_falling_edge_pulse(),
284                     	.b_signal_edge_pulse()
285                     );
286                     
287                     assign rxfifo_empty_uclk = s19 &amp; (~s17);
288                     
289                     nds_sync_p2p rxfifo_read_syn (
290                     	.a_reset_n(presetn),
291                     	.a_clk(pclk),
292                     	.a_pulse(rxfifo_read),
293                     	.b_reset_n(urstn),
294                     	.b_clk(uclk),
295                     	.b_pulse(rxfifo_read_uclk),
296                     	.b_level(),
297                     	.b_level_d1()
298                     );
299                     
300                     `endif
301                     
302                     assign s23 = ((rxfifo_threshold == 2'h0) ? (~rxfifo_empty) :
303                                                 ((rxfifo_threshold == 2'h1) ? (|s9[`ATCUART100_FIFO_DEPTH_BIT:`ATCUART100_FIFO_DEPTH_BIT-2]) :
304                                                 ((rxfifo_threshold == 2'h2) ? (|s9[`ATCUART100_FIFO_DEPTH_BIT:`ATCUART100_FIFO_DEPTH_BIT-1]) :
305                                                                                (s9[`ATCUART100_FIFO_DEPTH_BIT] | (&amp;s9[`ATCUART100_FIFO_DEPTH_BIT-1:`ATCUART100_FIFO_DEPTH_BIT-3]))
306                                                 )));
307                     
308                     assign s22 = s23;
309                     
310                     always @(negedge presetn or posedge pclk)
311                     begin
312        1/1          	if (~presetn)
313        1/1          		s24 &lt;= 1'b0;
314        1/1          	else if (~(dma_mode &amp; fifo_enable))
315        1/1          		s24 &lt;= 1'b0;
316        <font color = "red">0/1     ==>  	else if (s24)</font>
317        <font color = "red">0/1     ==>  		s24 &lt;= (~rxfifo_empty);</font>
318                     	else
319        <font color = "red">0/1     ==>  		s24 &lt;= (s22 | s10);</font>
320                     end
321                     
322                     always @(negedge presetn or posedge pclk)
323                     begin
324        1/1          	if (~presetn)
325        1/1          		s25 &lt;= 1'b0;
326        1/1          	else if (dma_rx_ack)
327        <font color = "red">0/1     ==>  		s25 &lt;= 1'b0;</font>
328        1/1          	else if (dma_mode &amp; fifo_enable)
329        <font color = "red">0/1     ==>  		s25 &lt;= (s25 | s22 | s10 | (s24 &amp; (~rxfifo_empty)));</font>
330                     	else
331        1/1          		s25 &lt;= (s25 | (~rxfifo_empty));
</pre>
<hr>
<a name="inst_tag_336777_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1131.html#inst_tag_336777" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (fifo_enable ? s22 : ((~rxfifo_empty)))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225
 EXPRESSION (((rxfifo_empty | s12)) ? 3'b0 : s5[10:8])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 EXPRESSION 
 Number  Term
      1  (rxfifo_threshold == 2'b0) ? ((~rxfifo_empty)) : ((rxfifo_threshold == 2'b1) ? ((|s9[5:(5 - 2)])) : ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)]))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 SUB-EXPRESSION ((rxfifo_threshold == 2'b1) ? ((|s9[5:(5 - 2)])) : ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)])))))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 SUB-EXPRESSION ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)]))))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336777_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1131.html#inst_tag_336777" >config_ss_tb.DUT.config_ss.uart0.u_rxctrl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">12</td>
<td class="rt">20.00 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">286</td>
<td class="rt">58</td>
<td class="rt">20.28 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">143</td>
<td class="rt">40</td>
<td class="rt">27.97 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">143</td>
<td class="rt">18</td>
<td class="rt">12.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">5</td>
<td class="rt">16.13 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">25</td>
<td class="rt">26.04 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">15</td>
<td class="rt">31.25 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">10</td>
<td class="rt">20.83 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Signals</td>
<td class="rt">29</td>
<td class="rt">7</td>
<td class="rt">24.14 </td>
</tr><tr class="s1">
<td>Signal Bits</td>
<td class="rt">190</td>
<td class="rt">33</td>
<td class="rt">17.37 </td>
</tr><tr class="s2">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">95</td>
<td class="rt">25</td>
<td class="rt">26.32 </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">95</td>
<td class="rt">8</td>
<td class="rt">8.42  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>urstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fcr_rxfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>auto_rts</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_dataout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsr_overrun</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_over_clr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>lsr_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>parity_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>framing_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_break</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_datain[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_rx_busy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_timeout_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty_uclk</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_read_uclk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_active</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dr_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_timeout_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_req</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_ack</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s0[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s1[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s1[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s4[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s4[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s5[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s9[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s9[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s12</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s13[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s14[8:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s14[10:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s15</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s16</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s17</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s18[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s18[2:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s19</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s21[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s22</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s23</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s25</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s26</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_336778'>
<a name="inst_tag_336778_Line"></a>
<b>Line Coverage for Instance : <a href="mod1131.html#inst_tag_336778" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>57</td><td>40</td><td>70.18</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>121</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>159</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>173</td><td>8</td><td>4</td><td>50.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>185</td><td>6</td><td>4</td><td>66.67</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>217</td><td>6</td><td>5</td><td>83.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>256</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>266</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>312</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>324</td><td>7</td><td>6</td><td>85.71</td></tr>
</table>
<pre class="code"><br clear=all>
120                     begin
121        1/1          	if (~urstn)
122        1/1          		s6 &lt;= 1'b0;
123        1/1          	else if (s7 &amp; rxfifo_write)
124        <font color = "red">0/1     ==>  		s6 &lt;= 1'b1;</font>
125        1/1          	else if (rx_over_clr)
126        <font color = "red">0/1     ==>  		s6 &lt;= 1'b0;</font>
                        MISSING_ELSE
127                     end
128                     
129                     `ifdef ATCUART100_UCLK_PCLK_SAME
130                     assign lsr_overrun = s6;
131                     assign s10 = uart_timeout_wen;
132                     
133                     `else
134                     nds_sync_l2l lsr_overrun_syn (
135                     	.b_reset_n(presetn),
136                     	.b_clk(pclk),
137                     	.a_signal(s6),
138                     	.b_signal(lsr_overrun),
139                     	.b_signal_rising_edge_pulse(),
140                     	.b_signal_falling_edge_pulse(),
141                     	.b_signal_edge_pulse()
142                     );
143                     
144                     nds_sync_p2p uart_timeout_wen_syn (
145                     	.a_reset_n(urstn),
146                     	.a_clk(uclk),
147                     	.a_pulse(uart_timeout_wen),
148                     	.b_reset_n(presetn),
149                     	.b_clk(pclk),
150                     	.b_pulse(s10),
151                     	.b_level(),
152                     	.b_level_d1()
153                     );
154                     
155                     `endif
156                     
157                     always @(negedge presetn or posedge pclk)
158                     begin
159        1/1          	if (~presetn)
160        1/1          		s11 &lt;= 1'b0;
161        1/1          	else if (~fifo_enable)
162        1/1          		s11 &lt;= 1'b0;
163        <font color = "red">0/1     ==>  	else if (rxfifo_read)</font>
164        <font color = "red">0/1     ==>  		s11 &lt;= 1'b0;</font>
165        <font color = "red">0/1     ==>  	else if (s10)</font>
166        <font color = "red">0/1     ==>  		s11 &lt;= 1'b1;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
167                     end
168                     
169                     assign rx_timeout_intr = s11;
170                     
171                     always @(negedge presetn or posedge pclk)
172                     begin
173        1/1          	if (~presetn)
174        1/1          		s20 &lt;= 1'b0;
175        1/1          	else if ((~fifo_enable) | fcr_rxfifo_rst)
176        1/1          		s20 &lt;= 1'b0;
177        <font color = "red">0/1     ==>  	else if (s3 &amp; (|s1))</font>
178        <font color = "red">0/1     ==>  		s20 &lt;= 1'b1;</font>
179        <font color = "red">0/1     ==>  	else if (rxfifo_read &amp; (rd_ptr == s21))</font>
180        <font color = "red">0/1     ==>  		s20 &lt;= 1'b0;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
181                     end
182                     
183                     always @(negedge presetn or posedge pclk)
184                     begin
185        1/1          	if (~presetn)
186        1/1          		s21 &lt;= {(`ATCUART100_FIFO_DEPTH_BIT + 1){1'b0}};
187        1/1          	else if ((~fifo_enable) | fcr_rxfifo_rst)
188        1/1          		s21 &lt;= {(`ATCUART100_FIFO_DEPTH_BIT + 1){1'b0}};
189        <font color = "red">0/1     ==>  	else if (s3 &amp; (|s1))</font>
190        <font color = "red">0/1     ==>  		s21 &lt;= wr_ptr;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
191                     end
192                     
193                     assign stfifo_error = s20;
194                     
195                     nds_sync_fifo_clr #(
196                             .DATA_WIDTH (11),
197                             .FIFO_DEPTH (RX_FIFO_DEPTH),
198                             .POINTER_INDEX_WIDTH ((`ATCUART100_FIFO_DEPTH_BIT + 1))
199                     ) uart_rxfifo (
200                     	.reset_n(presetn),
201                     	.clk(pclk),
202                     	.wr(s3),
203                     	.wr_data(s4),
204                     	.rd(rxfifo_read),
205                     	.rd_data(s5),
206                     	.empty(rxfifo_empty),
207                     	.full(s8),
208                     	.fifo_clr(fcr_rxfifo_rst),
209                     	.wr_ptr(wr_ptr),
210                     	.rd_ptr(rd_ptr)
211                     );
212                     
213                     assign rxfifo_dataout = s5[7:0];
214                     
215                     always @(negedge presetn or posedge pclk)
216                     begin
217        1/1          	if (~presetn)
218        1/1          		s12 &lt;= 1'b0;
219        1/1          	else if (rxfifo_read | rxfifo_empty)
220        1/1          		s12 &lt;= 1'b0;
221        1/1          	else if (lsr_read)
222        <font color = "red">0/1     ==>  		s12 &lt;= 1'b1;</font>
                        MISSING_ELSE
223                     end
224                     
225                     assign stfifo_dataout = ((rxfifo_empty | s12) ? 3'h0 : s5[10:8]);
226                     
227                     assign s9  = {s8, {wr_ptr[`ATCUART100_FIFO_DEPTH_BIT-1:0] - rd_ptr[`ATCUART100_FIFO_DEPTH_BIT-1:0]}};
228                     
229                     `ifdef ATCUART100_UCLK_PCLK_SAME
230                     assign rxfifo_empty_uclk = rxfifo_empty;
231                     assign rxfifo_read_uclk  = rxfifo_read;
232                     
233                     assign s1        = s0;
234                     assign s3  = s2;
235                     assign s4 = {s0, rxfifo_datain};
236                     assign s7        = s8;
237                     
238                     `else
239                     assign s13 = {s0, rxfifo_datain};
240                     wire   s26 = s3 | (~s15 &amp; fcr_rxfifo_rst);
241                     nds_async_buff #(.DATA_WIDTH (11)) rx_buffer (
242                     	.w_reset_n(urstn),
243                     	.r_reset_n(presetn),
244                     	.w_clk(uclk),
245                     	.r_clk(pclk),
246                     	.wr(s2),
247                     	.wr_data(s13),
248                     	.rd(s26),
249                     	.rd_data(s14),
250                     	.empty(s15),
251                     	.full(s17)
252                     );
253                     
254                     always @(negedge presetn or posedge pclk)
255                     begin
256        1/1          	if (~presetn)
257        1/1          		s16 &lt;= 1'b1;
258        1/1          	else if (s3 | fcr_rxfifo_rst)
259        1/1          		s16 &lt;= 1'b1;
260                     	else
261        1/1          		s16 &lt;= s15;
262                     end
263                     
264                     always @(negedge presetn or posedge pclk)
265                     begin
266        1/1          	if (~presetn)
267        1/1          		s18 &lt;= 3'h0;
268        1/1          	else if (~s15)
269        1/1          		s18 &lt;= s4[10:8];
                        MISSING_ELSE
270                     end
271                     
272                     assign s1        = s18;
273                     assign s4 = s14;
274                     assign s3  = (~s16) &amp; (~s8);
275                     assign s7        = s17;
276                     
277                     nds_sync_l2l #(.RESET_VALUE (1'b1)) rxfifo_empty_syn (
278                     	.b_reset_n(urstn),
279                     	.b_clk(uclk),
280                     	.a_signal(rxfifo_empty),
281                     	.b_signal(s19),
282                     	.b_signal_rising_edge_pulse(),
283                     	.b_signal_falling_edge_pulse(),
284                     	.b_signal_edge_pulse()
285                     );
286                     
287                     assign rxfifo_empty_uclk = s19 &amp; (~s17);
288                     
289                     nds_sync_p2p rxfifo_read_syn (
290                     	.a_reset_n(presetn),
291                     	.a_clk(pclk),
292                     	.a_pulse(rxfifo_read),
293                     	.b_reset_n(urstn),
294                     	.b_clk(uclk),
295                     	.b_pulse(rxfifo_read_uclk),
296                     	.b_level(),
297                     	.b_level_d1()
298                     );
299                     
300                     `endif
301                     
302                     assign s23 = ((rxfifo_threshold == 2'h0) ? (~rxfifo_empty) :
303                                                 ((rxfifo_threshold == 2'h1) ? (|s9[`ATCUART100_FIFO_DEPTH_BIT:`ATCUART100_FIFO_DEPTH_BIT-2]) :
304                                                 ((rxfifo_threshold == 2'h2) ? (|s9[`ATCUART100_FIFO_DEPTH_BIT:`ATCUART100_FIFO_DEPTH_BIT-1]) :
305                                                                                (s9[`ATCUART100_FIFO_DEPTH_BIT] | (&amp;s9[`ATCUART100_FIFO_DEPTH_BIT-1:`ATCUART100_FIFO_DEPTH_BIT-3]))
306                                                 )));
307                     
308                     assign s22 = s23;
309                     
310                     always @(negedge presetn or posedge pclk)
311                     begin
312        1/1          	if (~presetn)
313        1/1          		s24 &lt;= 1'b0;
314        1/1          	else if (~(dma_mode &amp; fifo_enable))
315        1/1          		s24 &lt;= 1'b0;
316        <font color = "red">0/1     ==>  	else if (s24)</font>
317        <font color = "red">0/1     ==>  		s24 &lt;= (~rxfifo_empty);</font>
318                     	else
319        <font color = "red">0/1     ==>  		s24 &lt;= (s22 | s10);</font>
320                     end
321                     
322                     always @(negedge presetn or posedge pclk)
323                     begin
324        1/1          	if (~presetn)
325        1/1          		s25 &lt;= 1'b0;
326        1/1          	else if (dma_rx_ack)
327        1/1          		s25 &lt;= 1'b0;
328        1/1          	else if (dma_mode &amp; fifo_enable)
329        <font color = "red">0/1     ==>  		s25 &lt;= (s25 | s22 | s10 | (s24 &amp; (~rxfifo_empty)));</font>
330                     	else
331        1/1          		s25 &lt;= (s25 | (~rxfifo_empty));
</pre>
<hr>
<a name="inst_tag_336778_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1131.html#inst_tag_336778" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">Conditions</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="s4"><td class="lf">Logical</td><td>10</td><td>4</td><td>40.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117
 EXPRESSION (fifo_enable ? s22 : ((~rxfifo_empty)))
             -----1-----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       225
 EXPRESSION (((rxfifo_empty | s12)) ? 3'b0 : s5[10:8])
             -----------1----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 EXPRESSION 
 Number  Term
      1  (rxfifo_threshold == 2'b0) ? ((~rxfifo_empty)) : ((rxfifo_threshold == 2'b1) ? ((|s9[5:(5 - 2)])) : ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)]))))))
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 SUB-EXPRESSION ((rxfifo_threshold == 2'b1) ? ((|s9[5:(5 - 2)])) : ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)])))))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       302
 SUB-EXPRESSION ((rxfifo_threshold == 2'h2) ? ((|s9[5:(5 - 1)])) : ((s9[5] | (&amp;s9[(5 - 1):(5 - 3)]))))
                 -------------1------------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_336778_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1131.html#inst_tag_336778" >config_ss_tb.DUT.config_ss.uart1.u_rxctrl</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">60</td>
<td class="rt">26</td>
<td class="rt">43.33 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">286</td>
<td class="rt">98</td>
<td class="rt">34.27 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">143</td>
<td class="rt">67</td>
<td class="rt">46.85 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">143</td>
<td class="rt">31</td>
<td class="rt">21.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">31</td>
<td class="rt">15</td>
<td class="rt">48.39 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">96</td>
<td class="rt">40</td>
<td class="rt">41.67 </td>
</tr><tr class="s5">
<td nowrap>Port Bits 0->1</td>
<td class="rt">48</td>
<td class="rt">25</td>
<td class="rt">52.08 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">48</td>
<td class="rt">15</td>
<td class="rt">31.25 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Signals</td>
<td class="rt">29</td>
<td class="rt">11</td>
<td class="rt">37.93 </td>
</tr><tr class="s3">
<td>Signal Bits</td>
<td class="rt">190</td>
<td class="rt">58</td>
<td class="rt">30.53 </td>
</tr><tr class="s4">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">95</td>
<td class="rt">42</td>
<td class="rt">44.21 </td>
</tr><tr class="s1">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">95</td>
<td class="rt">16</td>
<td class="rt">16.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>urstn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>pclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>presetn</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>fifo_enable</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dma_mode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_threshold[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>fcr_rxfifo_rst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>auto_rts</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_dataout[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_read</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>lsr_overrun</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_dataout[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>stfifo_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_over_clr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>lsr_read</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>parity_err</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>framing_err</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rx_break</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_datain[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_write</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_rx_busy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>uart_timeout_wen</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rxfifo_empty_uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rxfifo_read_uclk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_active</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_dr_intr</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_timeout_intr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_req</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>dma_rx_ack</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>s0[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s0[2:1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s1[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s2</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s3</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s4[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s4[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s5[10:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s6</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s7</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s8</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s9[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s9[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s10</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s11</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wr_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rd_ptr[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>rd_ptr[5:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s12</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s13[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s13[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s13[10:9]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s14[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s14[10:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s15</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s16</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s17</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s18[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s19</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s20</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s21[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s22</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s23</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s24</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>s25</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>s26</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_336777">
    <li>
      <a href="#inst_tag_336777_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336777_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336777_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="inst_tag_336778">
    <li>
      <a href="#inst_tag_336778_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_336778_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_336778_Toggle">Toggle</a>    </li>
  </ul>
  <ul name="tag_atcuart100_rxctrl">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
