<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Haiku-commits] r30259 - haiku/trunk/src/bin
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/haiku-commits/2009-April/index.html" >
   <LINK REL="made" HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r30259%20-%20haiku/trunk/src/bin&In-Reply-To=%3C200904190502.n3J52hTU001596%40sheep.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="015970.html">
   <LINK REL="Next"  HREF="015973.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Haiku-commits] r30259 - haiku/trunk/src/bin</H1>
    <B>dlmcpaul at BerliOS</B> 
    <A HREF="mailto:haiku-commits%40lists.berlios.de?Subject=Re%3A%20%5BHaiku-commits%5D%20r30259%20-%20haiku/trunk/src/bin&In-Reply-To=%3C200904190502.n3J52hTU001596%40sheep.berlios.de%3E"
       TITLE="[Haiku-commits] r30259 - haiku/trunk/src/bin">dlmcpaul at mail.berlios.de
       </A><BR>
    <I>Sun Apr 19 07:02:43 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="015970.html">[Haiku-commits] r30258 - haiku/trunk/build/jam
</A></li>
        <LI>Next message: <A HREF="015973.html">[Haiku-commits] cpuid (Re:  r30259 - haiku/trunk/src/bin)
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#15971">[ date ]</a>
              <a href="thread.html#15971">[ thread ]</a>
              <a href="subject.html#15971">[ subject ]</a>
              <a href="author.html#15971">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Author: dlmcpaul
Date: 2009-04-19 07:02:42 +0200 (Sun, 19 Apr 2009)
New Revision: 30259
ViewCVS: <A HREF="http://svn.berlios.de/viewcvs/haiku?rev=30259&amp;view=rev">http://svn.berlios.de/viewcvs/haiku?rev=30259&amp;view=rev</A>

Modified:
   haiku/trunk/src/bin/sysinfo.c
Log:
made some changes according to the intel programmers guide.  Our get_cpuid needs changes

Modified: haiku/trunk/src/bin/sysinfo.c
===================================================================
--- haiku/trunk/src/bin/sysinfo.c	2009-04-19 03:31:13 UTC (rev 30258)
+++ haiku/trunk/src/bin/sysinfo.c	2009-04-19 05:02:42 UTC (rev 30259)
@@ -66,7 +66,7 @@
 	{0x4C, &quot;L3 cache: 12288 KB, 12-way set associative, 64 bytes/line&quot;},
 	{0x4D, &quot;L3 cache: 16384 KB, 16-way set associative, 64 bytes/line&quot;},
 	{0x4E, &quot;L2 cache: 6144 KB, 24-way set associative, 64 bytes/line&quot;},
-	{0x4F, &quot;Inst TLB, 4K-bytes pages, ???, 32 entries&quot;},
+	{0x4F, &quot;Inst TLB, 4K-bytes pages, 32 entries&quot;},
 	{0x50, &quot;Inst TLB: 4K/4M/2M-bytes pages, fully associative, 64 entries&quot;},
 	{0x51, &quot;Inst TLB: 4K/4M/2M-bytes pages, fully associative, 128 entries&quot;},
 	{0x52, &quot;Inst TLB: 4K/4M/2M-bytes pages, fully associative, 256 entries&quot;},
@@ -139,17 +139,58 @@
 static void
 print_intel_cache_descriptors(enum cpu_types type, cpuid_info *info)
 {
-	int i, j;
+	int i, j, max_desc;
 
+	uint8 cache_descriptors[15];	// Max 
+	
+	max_desc = 0;
+	i = 0;	
+	
+	// put valid values into array
+	if ((info-&gt;regs.eax &amp; 0x80000000) == 0) {
+		// eax is valid, include values
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+	} else {
+		i+=3;
+	}
+	if ((info-&gt;regs.ebx &amp; 0x80000000) == 0) {
+		// ebx is valid, include values
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+	} else {
+		i+=4;
+	}
+	if ((info-&gt;regs.edx &amp; 0x80000000) == 0) {
+		// edx is valid, include values
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+	} else {
+		i+=4;
+	}
+	if ((info-&gt;regs.ecx &amp; 0x80000000) == 0) {
+		// ecx is valid, include values
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+		cache_descriptors[max_desc++] = info-&gt;eax_2.cache_descriptors[i++];
+	}
+
 	putchar('\n');
 
-	for (i = 0; i &lt; 15; i++) {
-		if (info-&gt;eax_2.cache_descriptors[i] == 0)
+	for (i = 0; i &lt; max_desc; i++) {
+		// ignore NULL descriptors
+		if (cache_descriptors[i] == 0)
 			continue;
 
 		for (j = 0; sIntelCacheDescriptions[j].code; j++) {
-			if (info-&gt;eax_2.cache_descriptors[i] == sIntelCacheDescriptions[j].code) {
-				if (info-&gt;eax_2.cache_descriptors[i] == 0x40) {
+			if (cache_descriptors[i] == sIntelCacheDescriptions[j].code) {
+				if (cache_descriptors[i] == 0x40) {
 					printf(&quot;\tNo integrated L%u cache\n&quot;,
 						type &gt;= B_CPU_INTEL_PENTIUM_IV
 						&amp;&amp; (type &amp; B_CPU_x86_VENDOR_MASK) == B_CPU_INTEL_x86 ?
@@ -159,8 +200,10 @@
 				break;
 			}
 		}
+		
+		// Reached the end without finding a descriptor
 		if (sIntelCacheDescriptions[j].code == 0)
-			printf(&quot;\tUnknown cache descriptor 0x%02x\n&quot;, info-&gt;eax_2.cache_descriptors[i]);
+			printf(&quot;\tUnknown cache descriptor 0x%02x\n&quot;, cache_descriptors[i]);
 	}
 }
 
@@ -197,7 +240,7 @@
 {
 	uint32 size = (reg &gt;&gt; 16) &amp; 0xffff;
 	uint32 ways = (reg &gt;&gt; 12) &amp; 0xf;
-	uint32 lines_per_tag = (reg &gt;&gt; 8) &amp; 0xf;
+	uint32 lines_per_tag = (reg &gt;&gt; 8) &amp; 0xf;		// intel does not define this
 	uint32 linesize = reg &amp; 0xff;
 
 	printf(&quot;\t%s: %lu KB, &quot;, name, size);
@@ -206,8 +249,7 @@
 	else if (ways == 0x1)
 		printf(&quot;direct-mapped, &quot;);
 	else
-		printf(&quot;%lu-way set associative, &quot;, 1UL &lt;&lt; (
-		ways / 2));
+		printf(&quot;%lu-way set associative, &quot;, 1UL &lt;&lt; (ways / 2));
 	printf(&quot;%lu lines/tag, %lu bytes/line\n&quot;, lines_per_tag, linesize);
 }
 
@@ -232,12 +274,13 @@
 #ifdef __INTEL__
 
 static void
-print_cache_descriptors(int32 cpu)
+print_cache_desc(int32 cpu)
 {
 	cpuid_info info;
 	get_cpuid(&amp;info, 0x80000005, cpu);
 
-	putchar('\n');
+	putchar('\n');	
+	
 	if (info.regs.eax)
 		print_TLB(info.regs.eax, info.regs.ebx ? &quot;2M/4M-byte&quot; : NULL);
 	if (info.regs.ebx)
@@ -250,7 +293,53 @@
 	print_level2_cache(info.regs.ecx, &quot;L2 cache&quot;);
 }
 
+static void
+print_intel_cache_desc(int32 cpu)
+{
+	cpuid_info info;
+	uint32 type;
+	uint32 level;
+	bool is_fully_assoc;
+	uint32 linesize;
+	uint32 lines_per_tag;
+	uint32 ways;
+	uint32 sets;
 
+	// A second parameters needs to be passed to CPUID which determines the cache level to query
+	get_cpuid(&amp;info, 0x00000004, cpu);
+
+	putchar('\n');
+	
+	type = info.regs.eax &amp; 0xf;
+	level = (info.regs.eax &amp; 0x70) &gt;&gt; 4;
+	is_fully_assoc = info.regs.eax &amp; 0x100;
+	
+	linesize = (info.regs.ebx &amp; 0xfff) + 1;
+	lines_per_tag = ((info.regs.ebx &amp; 0x3ff000) &gt;&gt; 12) + 1;
+	ways = ((info.regs.ebx &amp; 0xffc00000) &gt;&gt; 22) + 1;
+	
+	sets = info.regs.ecx;
+
+	printf(&quot;\tL%ld &quot;,level);
+	
+	switch (type) {
+		case 1: printf(&quot;Data cache &quot;); break;	
+		case 2: printf(&quot;Inst cache &quot;); break;	
+		case 3: printf(&quot;Unified cache &quot;); break;
+		default: break;
+	}	
+	
+	if (is_fully_assoc)
+		printf(&quot;fully associative, &quot;);
+	else
+		printf(&quot;%lu-way set associative, &quot;, ways);
+	printf(&quot;%lu lines/tag, %lu bytes/line\n&quot;, lines_per_tag, linesize);
+	
+	get_cpuid(&amp;info, 0x80000006, cpu);
+	print_level2_cache(info.regs.ecx, &quot;L2 cache&quot;);
+}
+
+
 static void
 print_transmeta_features(uint32 features)
 {
@@ -515,10 +604,14 @@
 	/* Cache/TLB descriptors */
 	if (maxExtendedFunction &gt;= 5) {
 		if (!strncmp(baseInfo.eax_0.vendor_id, &quot;CyrixInstead&quot;, 12)) {
-			get_cpuid(&amp;cpuInfo, 0x80000005, cpu);
+			get_cpuid(&amp;cpuInfo, 0x00000002, cpu);
 			print_intel_cache_descriptors(info-&gt;cpu_type, &amp;cpuInfo);
-		} else
-			print_cache_descriptors(cpu);
+		} else if ((info-&gt;cpu_type &amp; B_CPU_x86_VENDOR_MASK) == B_CPU_INTEL_x86) {
+			// Intel does not support extended function 5 (but it does 6 hmm)
+			print_intel_cache_desc(cpu);
+		} else {
+			print_cache_desc(cpu);
+		}
 	}
 
 	if (maxStandardFunction &gt;= 2) {


</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="015970.html">[Haiku-commits] r30258 - haiku/trunk/build/jam
</A></li>
	<LI>Next message: <A HREF="015973.html">[Haiku-commits] cpuid (Re:  r30259 - haiku/trunk/src/bin)
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#15971">[ date ]</a>
              <a href="thread.html#15971">[ thread ]</a>
              <a href="subject.html#15971">[ subject ]</a>
              <a href="author.html#15971">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/haiku-commits">More information about the Haiku-commits
mailing list</a><br>
</body></html>
