# Tiny Tapeout project information
project: "HUHU"
title: "bruh"                       # Project title
author: "jdj"                       # Your name
discord: "jkd"                      # Your Discord username (optional)
description: "dh"                   # One line description of what your project does
language: "Verilog"                # HDL language used
clock_hz: 50                        # Clock frequency in Hz

# Tile size: 1x1 means your project takes up 1 tile
tiles: "1x1"                        # Valid: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2, 8x2

# Top module: must start with "tt_um_"
top_module: "tt_um_asiclab_example"

# Source files: listed relative to ./src directory
source_files:
  - "project.v"

# Pinout mapping for datasheet display. Use clear signal names. Leave unused pins blank.
pinout:
  # Inputs
  ui[0]: "ui_in[0]"
  ui[1]: "ui_in[1]"
  ui[2]: "ui_in[2]"
  ui[3]: "ui_in[3]"
  ui[4]: "ui_in[4]"
  ui[5]: "ui_in[5]"
  ui[6]: "ui_in[6]"
  ui[7]: "ui_in[7]"

  # Outputs
  uo[0]: "uo_out[0]"
  uo[1]: "uo_out[1]"
  uo[2]: "uo_out[2]"
  uo[3]: "uo_out[3]"
  uo[4]: "uo_out[4]"
  uo[5]: "uo_out[5]"
  uo[6]: "uo_out[6]"
  uo[7]: "uo_out[7]"

  # Bidirectional IOs (leave blank if unused)
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# DO NOT CHANGE!
yaml_version: 6
