

================================================================
== Vivado HLS Report for 'fir_filter_a'
================================================================
* Date:           Tue Dec 22 13:01:22 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        up_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.172|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    5|    5|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%data = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %x) nounwind" [../sources/up_conv.cpp:50]   --->   Operation 7 'read' 'data' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 7.05>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_1_2_load = load i32* @shift_reg_1_2, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 8 'load' 'shift_reg_1_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (7.05ns)   --->   "%mul_ln55_55 = mul nsw i32 189, %shift_reg_1_2_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 9 'mul' 'mul_ln55_55' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%shift_reg_1_1_load = load i32* @shift_reg_1_1, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 10 'load' 'shift_reg_1_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_1_load, i32* @shift_reg_1_2, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 11 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (7.05ns)   --->   "%mul_ln55_56 = mul nsw i32 172, %shift_reg_1_1_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 12 'mul' 'mul_ln55_56' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shift_reg_1_0_load = load i32* @shift_reg_1_0, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 13 'load' 'shift_reg_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_0_load, i32* @shift_reg_1_1, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %data, i32* @shift_reg_1_0, align 16" [../sources/up_conv.cpp:49->../sources/up_conv.cpp:26]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (7.05ns)   --->   "%mul_ln55_57 = mul nsw i32 231, %data" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 16 'mul' 'mul_ln55_57' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_1_62_load = load i32* @shift_reg_1_62, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 17 'load' 'shift_reg_1_62_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (7.05ns)   --->   "%mul_ln55 = mul nsw i32 231, %shift_reg_1_62_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 18 'mul' 'mul_ln55' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_1_61_load = load i32* @shift_reg_1_61, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 19 'load' 'shift_reg_1_61_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_61_load, i32* @shift_reg_1_62, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 20 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_1_60_load = load i32* @shift_reg_1_60, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 21 'load' 'shift_reg_1_60_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_60_load, i32* @shift_reg_1_61, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (7.05ns)   --->   "%mul_ln55_1 = mul nsw i32 172, %shift_reg_1_60_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 23 'mul' 'mul_ln55_1' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_1_59_load = load i32* @shift_reg_1_59, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 24 'load' 'shift_reg_1_59_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_59_load, i32* @shift_reg_1_60, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 25 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (7.05ns)   --->   "%mul_ln55_2 = mul nsw i32 189, %shift_reg_1_59_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 26 'mul' 'mul_ln55_2' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_1_58_load = load i32* @shift_reg_1_58, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 27 'load' 'shift_reg_1_58_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_58_load, i32* @shift_reg_1_59, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (7.05ns)   --->   "%mul_ln55_3 = mul nsw i32 191, %shift_reg_1_58_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 29 'mul' 'mul_ln55_3' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_1_57_load = load i32* @shift_reg_1_57, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 30 'load' 'shift_reg_1_57_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_57_load, i32* @shift_reg_1_58, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 31 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (7.05ns)   --->   "%mul_ln55_4 = mul nsw i32 172, %shift_reg_1_57_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 32 'mul' 'mul_ln55_4' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_1_56_load = load i32* @shift_reg_1_56, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 33 'load' 'shift_reg_1_56_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_56_load, i32* @shift_reg_1_57, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 34 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_1_55_load = load i32* @shift_reg_1_55, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 35 'load' 'shift_reg_1_55_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_55_load, i32* @shift_reg_1_56, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (7.05ns)   --->   "%mul_ln55_5 = mul nsw i32 59, %shift_reg_1_55_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 37 'mul' 'mul_ln55_5' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_1_54_load = load i32* @shift_reg_1_54, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 38 'load' 'shift_reg_1_54_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_54_load, i32* @shift_reg_1_55, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%shift_reg_1_53_load = load i32* @shift_reg_1_53, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 40 'load' 'shift_reg_1_53_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_53_load, i32* @shift_reg_1_54, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 41 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (7.05ns)   --->   "%mul_ln55_6 = mul nsw i32 -155, %shift_reg_1_53_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 42 'mul' 'mul_ln55_6' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_1_52_load = load i32* @shift_reg_1_52, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 43 'load' 'shift_reg_1_52_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_52_load, i32* @shift_reg_1_53, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 44 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (7.05ns)   --->   "%mul_ln55_7 = mul nsw i32 -289, %shift_reg_1_52_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 45 'mul' 'mul_ln55_7' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%shift_reg_1_51_load = load i32* @shift_reg_1_51, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 46 'load' 'shift_reg_1_51_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_51_load, i32* @shift_reg_1_52, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 47 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (7.05ns)   --->   "%mul_ln55_8 = mul nsw i32 -432, %shift_reg_1_51_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 48 'mul' 'mul_ln55_8' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%shift_reg_1_50_load = load i32* @shift_reg_1_50, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 49 'load' 'shift_reg_1_50_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_50_load, i32* @shift_reg_1_51, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 50 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (7.05ns)   --->   "%mul_ln55_9 = mul nsw i32 -570, %shift_reg_1_50_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 51 'mul' 'mul_ln55_9' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%shift_reg_1_49_load = load i32* @shift_reg_1_49, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 52 'load' 'shift_reg_1_49_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_49_load, i32* @shift_reg_1_50, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 53 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (7.05ns)   --->   "%mul_ln55_10 = mul nsw i32 -690, %shift_reg_1_49_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 54 'mul' 'mul_ln55_10' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%shift_reg_1_48_load = load i32* @shift_reg_1_48, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 55 'load' 'shift_reg_1_48_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_48_load, i32* @shift_reg_1_49, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 56 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (7.05ns)   --->   "%mul_ln55_11 = mul nsw i32 -777, %shift_reg_1_48_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 57 'mul' 'mul_ln55_11' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%shift_reg_1_47_load = load i32* @shift_reg_1_47, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 58 'load' 'shift_reg_1_47_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_47_load, i32* @shift_reg_1_48, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 59 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (7.05ns)   --->   "%mul_ln55_12 = mul nsw i32 -816, %shift_reg_1_47_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 60 'mul' 'mul_ln55_12' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%shift_reg_1_46_load = load i32* @shift_reg_1_46, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 61 'load' 'shift_reg_1_46_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_46_load, i32* @shift_reg_1_47, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (7.05ns)   --->   "%mul_ln55_13 = mul nsw i32 -790, %shift_reg_1_46_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 63 'mul' 'mul_ln55_13' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%shift_reg_1_45_load = load i32* @shift_reg_1_45, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 64 'load' 'shift_reg_1_45_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_45_load, i32* @shift_reg_1_46, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 65 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (7.05ns)   --->   "%mul_ln55_14 = mul nsw i32 -687, %shift_reg_1_45_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 66 'mul' 'mul_ln55_14' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%shift_reg_1_44_load = load i32* @shift_reg_1_44, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 67 'load' 'shift_reg_1_44_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_44_load, i32* @shift_reg_1_45, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (7.05ns)   --->   "%mul_ln55_15 = mul nsw i32 -498, %shift_reg_1_44_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 69 'mul' 'mul_ln55_15' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%shift_reg_1_43_load = load i32* @shift_reg_1_43, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 70 'load' 'shift_reg_1_43_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_43_load, i32* @shift_reg_1_44, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (7.05ns)   --->   "%mul_ln55_16 = mul nsw i32 -217, %shift_reg_1_43_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 72 'mul' 'mul_ln55_16' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%shift_reg_1_42_load = load i32* @shift_reg_1_42, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 73 'load' 'shift_reg_1_42_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_42_load, i32* @shift_reg_1_43, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 74 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (7.05ns)   --->   "%mul_ln55_17 = mul nsw i32 156, %shift_reg_1_42_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 75 'mul' 'mul_ln55_17' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%shift_reg_1_41_load = load i32* @shift_reg_1_41, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 76 'load' 'shift_reg_1_41_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_41_load, i32* @shift_reg_1_42, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 77 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (7.05ns)   --->   "%mul_ln55_18 = mul nsw i32 614, %shift_reg_1_41_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 78 'mul' 'mul_ln55_18' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%shift_reg_1_40_load = load i32* @shift_reg_1_40, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 79 'load' 'shift_reg_1_40_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_40_load, i32* @shift_reg_1_41, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 80 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (7.05ns)   --->   "%mul_ln55_19 = mul nsw i32 1147, %shift_reg_1_40_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 81 'mul' 'mul_ln55_19' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%shift_reg_1_39_load = load i32* @shift_reg_1_39, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 82 'load' 'shift_reg_1_39_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_39_load, i32* @shift_reg_1_40, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 83 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (7.05ns)   --->   "%mul_ln55_20 = mul nsw i32 1737, %shift_reg_1_39_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 84 'mul' 'mul_ln55_20' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%shift_reg_1_38_load = load i32* @shift_reg_1_38, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 85 'load' 'shift_reg_1_38_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_38_load, i32* @shift_reg_1_39, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 86 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (7.05ns)   --->   "%mul_ln55_21 = mul nsw i32 2362, %shift_reg_1_38_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 87 'mul' 'mul_ln55_21' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shift_reg_1_37_load = load i32* @shift_reg_1_37, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 88 'load' 'shift_reg_1_37_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_37_load, i32* @shift_reg_1_38, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 89 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (7.05ns)   --->   "%mul_ln55_22 = mul nsw i32 2997, %shift_reg_1_37_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 90 'mul' 'mul_ln55_22' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%shift_reg_1_36_load = load i32* @shift_reg_1_36, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 91 'load' 'shift_reg_1_36_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_36_load, i32* @shift_reg_1_37, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 92 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (7.05ns)   --->   "%mul_ln55_23 = mul nsw i32 3613, %shift_reg_1_36_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 93 'mul' 'mul_ln55_23' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%shift_reg_1_35_load = load i32* @shift_reg_1_35, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 94 'load' 'shift_reg_1_35_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_35_load, i32* @shift_reg_1_36, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 95 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (7.05ns)   --->   "%mul_ln55_24 = mul nsw i32 4181, %shift_reg_1_35_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 96 'mul' 'mul_ln55_24' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shift_reg_1_34_load = load i32* @shift_reg_1_34, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 97 'load' 'shift_reg_1_34_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_34_load, i32* @shift_reg_1_35, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 98 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (7.05ns)   --->   "%mul_ln55_25 = mul nsw i32 4675, %shift_reg_1_34_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 99 'mul' 'mul_ln55_25' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shift_reg_1_33_load = load i32* @shift_reg_1_33, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 100 'load' 'shift_reg_1_33_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_33_load, i32* @shift_reg_1_34, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 101 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (7.05ns)   --->   "%mul_ln55_26 = mul nsw i32 5069, %shift_reg_1_33_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 102 'mul' 'mul_ln55_26' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%shift_reg_1_32_load = load i32* @shift_reg_1_32, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 103 'load' 'shift_reg_1_32_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_32_load, i32* @shift_reg_1_33, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 104 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (7.05ns)   --->   "%mul_ln55_27 = mul nsw i32 5344, %shift_reg_1_32_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 105 'mul' 'mul_ln55_27' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%shift_reg_1_31_load = load i32* @shift_reg_1_31, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 106 'load' 'shift_reg_1_31_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_31_load, i32* @shift_reg_1_32, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 107 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (7.05ns)   --->   "%mul_ln55_28 = mul nsw i32 5485, %shift_reg_1_31_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 108 'mul' 'mul_ln55_28' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%shift_reg_1_30_load = load i32* @shift_reg_1_30, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 109 'load' 'shift_reg_1_30_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_30_load, i32* @shift_reg_1_31, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (7.05ns)   --->   "%mul_ln55_29 = mul nsw i32 5485, %shift_reg_1_30_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 111 'mul' 'mul_ln55_29' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%shift_reg_1_29_load = load i32* @shift_reg_1_29, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 112 'load' 'shift_reg_1_29_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_29_load, i32* @shift_reg_1_30, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 113 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (7.05ns)   --->   "%mul_ln55_30 = mul nsw i32 5344, %shift_reg_1_29_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 114 'mul' 'mul_ln55_30' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%shift_reg_1_28_load = load i32* @shift_reg_1_28, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 115 'load' 'shift_reg_1_28_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_28_load, i32* @shift_reg_1_29, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (7.05ns)   --->   "%mul_ln55_31 = mul nsw i32 5069, %shift_reg_1_28_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 117 'mul' 'mul_ln55_31' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%shift_reg_1_27_load = load i32* @shift_reg_1_27, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 118 'load' 'shift_reg_1_27_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_27_load, i32* @shift_reg_1_28, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 119 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (7.05ns)   --->   "%mul_ln55_32 = mul nsw i32 4675, %shift_reg_1_27_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 120 'mul' 'mul_ln55_32' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%shift_reg_1_26_load = load i32* @shift_reg_1_26, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 121 'load' 'shift_reg_1_26_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_26_load, i32* @shift_reg_1_27, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 122 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (7.05ns)   --->   "%mul_ln55_33 = mul nsw i32 4181, %shift_reg_1_26_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 123 'mul' 'mul_ln55_33' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%shift_reg_1_25_load = load i32* @shift_reg_1_25, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 124 'load' 'shift_reg_1_25_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_25_load, i32* @shift_reg_1_26, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 125 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (7.05ns)   --->   "%mul_ln55_34 = mul nsw i32 3613, %shift_reg_1_25_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 126 'mul' 'mul_ln55_34' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%shift_reg_1_24_load = load i32* @shift_reg_1_24, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 127 'load' 'shift_reg_1_24_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_24_load, i32* @shift_reg_1_25, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (7.05ns)   --->   "%mul_ln55_35 = mul nsw i32 2997, %shift_reg_1_24_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 129 'mul' 'mul_ln55_35' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%shift_reg_1_23_load = load i32* @shift_reg_1_23, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 130 'load' 'shift_reg_1_23_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_23_load, i32* @shift_reg_1_24, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 131 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (7.05ns)   --->   "%mul_ln55_36 = mul nsw i32 2362, %shift_reg_1_23_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 132 'mul' 'mul_ln55_36' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shift_reg_1_22_load = load i32* @shift_reg_1_22, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 133 'load' 'shift_reg_1_22_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_22_load, i32* @shift_reg_1_23, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (7.05ns)   --->   "%mul_ln55_37 = mul nsw i32 1737, %shift_reg_1_22_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 135 'mul' 'mul_ln55_37' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%shift_reg_1_21_load = load i32* @shift_reg_1_21, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 136 'load' 'shift_reg_1_21_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_21_load, i32* @shift_reg_1_22, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 137 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (7.05ns)   --->   "%mul_ln55_38 = mul nsw i32 1147, %shift_reg_1_21_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 138 'mul' 'mul_ln55_38' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%shift_reg_1_20_load = load i32* @shift_reg_1_20, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 139 'load' 'shift_reg_1_20_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_20_load, i32* @shift_reg_1_21, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 140 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (7.05ns)   --->   "%mul_ln55_39 = mul nsw i32 614, %shift_reg_1_20_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 141 'mul' 'mul_ln55_39' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%shift_reg_1_19_load = load i32* @shift_reg_1_19, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 142 'load' 'shift_reg_1_19_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_19_load, i32* @shift_reg_1_20, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 143 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (7.05ns)   --->   "%mul_ln55_40 = mul nsw i32 156, %shift_reg_1_19_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 144 'mul' 'mul_ln55_40' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%shift_reg_1_18_load = load i32* @shift_reg_1_18, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 145 'load' 'shift_reg_1_18_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_18_load, i32* @shift_reg_1_19, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 146 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (7.05ns)   --->   "%mul_ln55_41 = mul nsw i32 -217, %shift_reg_1_18_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 147 'mul' 'mul_ln55_41' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%shift_reg_1_17_load = load i32* @shift_reg_1_17, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 148 'load' 'shift_reg_1_17_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_17_load, i32* @shift_reg_1_18, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 149 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (7.05ns)   --->   "%mul_ln55_42 = mul nsw i32 -498, %shift_reg_1_17_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 150 'mul' 'mul_ln55_42' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%shift_reg_1_16_load = load i32* @shift_reg_1_16, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 151 'load' 'shift_reg_1_16_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_16_load, i32* @shift_reg_1_17, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 152 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (7.05ns)   --->   "%mul_ln55_43 = mul nsw i32 -687, %shift_reg_1_16_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 153 'mul' 'mul_ln55_43' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%shift_reg_1_15_load = load i32* @shift_reg_1_15, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 154 'load' 'shift_reg_1_15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_15_load, i32* @shift_reg_1_16, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 155 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (7.05ns)   --->   "%mul_ln55_44 = mul nsw i32 -790, %shift_reg_1_15_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 156 'mul' 'mul_ln55_44' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%shift_reg_1_14_load = load i32* @shift_reg_1_14, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 157 'load' 'shift_reg_1_14_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_14_load, i32* @shift_reg_1_15, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 158 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (7.05ns)   --->   "%mul_ln55_45 = mul nsw i32 -816, %shift_reg_1_14_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 159 'mul' 'mul_ln55_45' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%shift_reg_1_13_load = load i32* @shift_reg_1_13, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 160 'load' 'shift_reg_1_13_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_13_load, i32* @shift_reg_1_14, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 161 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (7.05ns)   --->   "%mul_ln55_46 = mul nsw i32 -777, %shift_reg_1_13_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 162 'mul' 'mul_ln55_46' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%shift_reg_1_12_load = load i32* @shift_reg_1_12, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 163 'load' 'shift_reg_1_12_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_12_load, i32* @shift_reg_1_13, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 164 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (7.05ns)   --->   "%mul_ln55_47 = mul nsw i32 -690, %shift_reg_1_12_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 165 'mul' 'mul_ln55_47' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%shift_reg_1_11_load = load i32* @shift_reg_1_11, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 166 'load' 'shift_reg_1_11_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_11_load, i32* @shift_reg_1_12, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 167 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (7.05ns)   --->   "%mul_ln55_48 = mul nsw i32 -570, %shift_reg_1_11_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 168 'mul' 'mul_ln55_48' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shift_reg_1_10_load = load i32* @shift_reg_1_10, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 169 'load' 'shift_reg_1_10_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_10_load, i32* @shift_reg_1_11, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 170 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (7.05ns)   --->   "%mul_ln55_49 = mul nsw i32 -432, %shift_reg_1_10_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 171 'mul' 'mul_ln55_49' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%shift_reg_1_9_load = load i32* @shift_reg_1_9, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 172 'load' 'shift_reg_1_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_9_load, i32* @shift_reg_1_10, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 173 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (7.05ns)   --->   "%mul_ln55_50 = mul nsw i32 -289, %shift_reg_1_9_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 174 'mul' 'mul_ln55_50' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shift_reg_1_8_load = load i32* @shift_reg_1_8, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 175 'load' 'shift_reg_1_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_8_load, i32* @shift_reg_1_9, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 176 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (7.05ns)   --->   "%mul_ln55_51 = mul nsw i32 -155, %shift_reg_1_8_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 177 'mul' 'mul_ln55_51' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%shift_reg_1_7_load = load i32* @shift_reg_1_7, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 178 'load' 'shift_reg_1_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_7_load, i32* @shift_reg_1_8, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 179 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node sub_ln55_2)   --->   "%shl_ln55_5 = shl i32 %shift_reg_1_7_load, 5" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 180 'shl' 'shl_ln55_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln55_2 = sub i32 0, %shl_ln55_5" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 181 'sub' 'sub_ln55_2' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%shift_reg_1_6_load = load i32* @shift_reg_1_6, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 182 'load' 'shift_reg_1_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_6_load, i32* @shift_reg_1_7, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 183 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (7.05ns)   --->   "%mul_ln55_52 = mul nsw i32 59, %shift_reg_1_6_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 184 'mul' 'mul_ln55_52' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%shift_reg_1_5_load = load i32* @shift_reg_1_5, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 185 'load' 'shift_reg_1_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_5_load, i32* @shift_reg_1_6, align 8" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 186 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%shift_reg_1_4_load = load i32* @shift_reg_1_4, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 187 'load' 'shift_reg_1_4_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_4_load, i32* @shift_reg_1_5, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 188 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (7.05ns)   --->   "%mul_ln55_53 = mul nsw i32 172, %shift_reg_1_4_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 189 'mul' 'mul_ln55_53' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%shift_reg_1_3_load = load i32* @shift_reg_1_3, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 190 'load' 'shift_reg_1_3_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_3_load, i32* @shift_reg_1_4, align 16" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 191 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (7.05ns)   --->   "%mul_ln55_54 = mul nsw i32 191, %shift_reg_1_3_load" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 192 'mul' 'mul_ln55_54' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "store i32 %shift_reg_1_2_load, i32* @shift_reg_1_3, align 4" [../sources/up_conv.cpp:52->../sources/up_conv.cpp:26]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_58 = add i32 %mul_ln55_56, %mul_ln55_57" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 194 'add' 'add_ln55_58' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_59 = add i32 %add_ln55_58, %mul_ln55_55" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 195 'add' 'add_ln55_59' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.17>
ST_4 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_1)   --->   "%shl_ln55 = shl i32 %shift_reg_1_61_load, 7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 196 'shl' 'shl_ln55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln55_1 = shl i32 %shift_reg_1_61_load, 4" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 197 'shl' 'shl_ln55_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_7)   --->   "%shl_ln55_2 = shl i32 %shift_reg_1_56_load, 7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 198 'shl' 'shl_ln55_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node sub_ln55)   --->   "%shl_ln55_3 = shl i32 %shift_reg_1_54_load, 5" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 199 'shl' 'shl_ln55_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 200 [1/1] (1.89ns) (out node of the LUT)   --->   "%sub_ln55 = sub i32 0, %shl_ln55_3" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 200 'sub' 'sub_ln55' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns)   --->   "%shl_ln55_4 = shl i32 %shift_reg_1_54_load, 2" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 201 'shl' 'shl_ln55_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln55_1 = sub i32 %sub_ln55, %shl_ln55_4" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 202 'sub' 'sub_ln55_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%shl_ln55_6 = shl i32 %shift_reg_1_7_load, 2" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 203 'shl' 'shl_ln55_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln55_3 = sub i32 %sub_ln55_2, %shl_ln55_6" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 204 'sub' 'sub_ln55_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln55_55)   --->   "%shl_ln55_7 = shl i32 %shift_reg_1_5_load, 7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 205 'shl' 'shl_ln55_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%shl_ln55_8 = shl i32 %shift_reg_1_0_load, 7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 206 'shl' 'shl_ln55_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%shl_ln55_9 = shl i32 %shift_reg_1_0_load, 4" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 207 'shl' 'shl_ln55_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55 = add i32 %shl_ln55_9, %shl_ln55_8" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 208 'add' 'add_ln55' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 209 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln55_1 = add i32 %mul_ln55, %shl_ln55" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 209 'add' 'add_ln55_1' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 210 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_2 = add i32 %add_ln55_1, %add_ln55" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 210 'add' 'add_ln55_2' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_3 = add i32 %shl_ln55_1, %mul_ln55_1" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 211 'add' 'add_ln55_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 212 [1/1] (1.89ns)   --->   "%add_ln55_4 = add i32 %mul_ln55_2, %mul_ln55_3" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 212 'add' 'add_ln55_4' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_5 = add i32 %add_ln55_4, %add_ln55_3" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 213 'add' 'add_ln55_5' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 214 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln55_7 = add i32 %mul_ln55_4, %shl_ln55_2" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 214 'add' 'add_ln55_7' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_8 = add i32 %mul_ln55_5, %sub_ln55_1" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 215 'add' 'add_ln55_8' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_10 = add i32 %mul_ln55_6, %mul_ln55_7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 216 'add' 'add_ln55_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 217 [1/1] (1.89ns)   --->   "%add_ln55_11 = add i32 %mul_ln55_8, %mul_ln55_9" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 217 'add' 'add_ln55_11' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_12 = add i32 %add_ln55_11, %add_ln55_10" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 218 'add' 'add_ln55_12' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_15 = add i32 %mul_ln55_10, %mul_ln55_11" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 219 'add' 'add_ln55_15' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (1.89ns)   --->   "%add_ln55_16 = add i32 %mul_ln55_12, %mul_ln55_13" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 220 'add' 'add_ln55_16' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_17 = add i32 %add_ln55_16, %add_ln55_15" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 221 'add' 'add_ln55_17' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_18 = add i32 %mul_ln55_14, %mul_ln55_15" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 222 'add' 'add_ln55_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/1] (1.89ns)   --->   "%add_ln55_19 = add i32 %mul_ln55_16, %mul_ln55_17" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 223 'add' 'add_ln55_19' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_20 = add i32 %add_ln55_19, %add_ln55_18" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 224 'add' 'add_ln55_20' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (1.89ns)   --->   "%add_ln55_22 = add i32 %mul_ln55_18, %mul_ln55_19" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 225 'add' 'add_ln55_22' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (1.89ns)   --->   "%add_ln55_23 = add i32 %mul_ln55_20, %mul_ln55_21" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 226 'add' 'add_ln55_23' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_25 = add i32 %mul_ln55_22, %mul_ln55_23" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 227 'add' 'add_ln55_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_26 = add i32 %mul_ln55_25, %mul_ln55_26" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 228 'add' 'add_ln55_26' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 229 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_27 = add i32 %add_ln55_26, %mul_ln55_24" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 229 'add' 'add_ln55_27' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 230 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_28 = add i32 %add_ln55_27, %add_ln55_25" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 230 'add' 'add_ln55_28' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 231 [1/1] (1.89ns)   --->   "%add_ln55_32 = add i32 %mul_ln55_27, %mul_ln55_28" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 231 'add' 'add_ln55_32' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (1.89ns)   --->   "%add_ln55_33 = add i32 %mul_ln55_29, %mul_ln55_30" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 232 'add' 'add_ln55_33' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_35 = add i32 %mul_ln55_31, %mul_ln55_32" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 233 'add' 'add_ln55_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 234 [1/1] (1.89ns)   --->   "%add_ln55_36 = add i32 %mul_ln55_33, %mul_ln55_34" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 234 'add' 'add_ln55_36' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_37 = add i32 %add_ln55_36, %add_ln55_35" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 235 'add' 'add_ln55_37' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 236 [1/1] (1.89ns)   --->   "%add_ln55_39 = add i32 %mul_ln55_35, %mul_ln55_36" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 236 'add' 'add_ln55_39' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (1.89ns)   --->   "%add_ln55_40 = add i32 %mul_ln55_37, %mul_ln55_38" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 237 'add' 'add_ln55_40' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_42 = add i32 %mul_ln55_39, %mul_ln55_40" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 238 'add' 'add_ln55_42' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 239 [1/1] (1.89ns)   --->   "%add_ln55_43 = add i32 %mul_ln55_41, %mul_ln55_42" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 239 'add' 'add_ln55_43' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_44 = add i32 %add_ln55_43, %add_ln55_42" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 240 'add' 'add_ln55_44' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_47 = add i32 %mul_ln55_43, %mul_ln55_44" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 241 'add' 'add_ln55_47' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 242 [1/1] (1.89ns)   --->   "%add_ln55_48 = add i32 %mul_ln55_45, %mul_ln55_46" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 242 'add' 'add_ln55_48' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 243 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_49 = add i32 %add_ln55_48, %add_ln55_47" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 243 'add' 'add_ln55_49' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_50 = add i32 %mul_ln55_47, %mul_ln55_48" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 244 'add' 'add_ln55_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 245 [1/1] (1.89ns)   --->   "%add_ln55_51 = add i32 %mul_ln55_49, %mul_ln55_50" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 245 'add' 'add_ln55_51' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_52 = add i32 %add_ln55_51, %add_ln55_50" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 246 'add' 'add_ln55_52' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 247 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_54 = add i32 %mul_ln55_51, %sub_ln55_3" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 247 'add' 'add_ln55_54' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 248 [1/1] (1.89ns) (out node of the LUT)   --->   "%add_ln55_55 = add i32 %mul_ln55_52, %shl_ln55_7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 248 'add' 'add_ln55_55' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_56 = add i32 %add_ln55_55, %add_ln55_54" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 249 'add' 'add_ln55_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_57 = add i32 %mul_ln55_53, %mul_ln55_54" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 250 'add' 'add_ln55_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 251 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_60 = add i32 %add_ln55_59, %add_ln55_57" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 251 'add' 'add_ln55_60' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 252 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_61 = add i32 %add_ln55_60, %add_ln55_56" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 252 'add' 'add_ln55_61' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.17>
ST_5 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_6 = add i32 %add_ln55_5, %add_ln55_2" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 253 'add' 'add_ln55_6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_9 = add i32 %add_ln55_8, %add_ln55_7" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 254 'add' 'add_ln55_9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 255 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_13 = add i32 %add_ln55_12, %add_ln55_9" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 255 'add' 'add_ln55_13' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 256 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_14 = add i32 %add_ln55_13, %add_ln55_6" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 256 'add' 'add_ln55_14' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_21 = add i32 %add_ln55_20, %add_ln55_17" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 257 'add' 'add_ln55_21' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 258 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_24 = add i32 %add_ln55_23, %add_ln55_22" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 258 'add' 'add_ln55_24' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 259 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_29 = add i32 %add_ln55_28, %add_ln55_24" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 259 'add' 'add_ln55_29' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 260 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_30 = add i32 %add_ln55_29, %add_ln55_21" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 260 'add' 'add_ln55_30' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_34 = add i32 %add_ln55_33, %add_ln55_32" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 261 'add' 'add_ln55_34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 262 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_38 = add i32 %add_ln55_37, %add_ln55_34" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 262 'add' 'add_ln55_38' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 263 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_41 = add i32 %add_ln55_40, %add_ln55_39" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 263 'add' 'add_ln55_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 264 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_45 = add i32 %add_ln55_44, %add_ln55_41" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 264 'add' 'add_ln55_45' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_46 = add i32 %add_ln55_45, %add_ln55_38" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 265 'add' 'add_ln55_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 266 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_53 = add i32 %add_ln55_52, %add_ln55_49" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 266 'add' 'add_ln55_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 267 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_62 = add i32 %add_ln55_61, %add_ln55_53" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 267 'add' 'add_ln55_62' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 268 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_63 = add i32 %add_ln55_62, %add_ln55_46" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 268 'add' 'add_ln55_63' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.98>
ST_6 : Operation 269 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str83, i32 0, i32 0, [1 x i8]* @p_str84, [1 x i8]* @p_str85, [1 x i8]* @p_str86, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str87, [1 x i8]* @p_str88)"   --->   Operation 269 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 270 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %x, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str78, i32 0, i32 0, [1 x i8]* @p_str79, [1 x i8]* @p_str80, [1 x i8]* @p_str81, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str82, [11 x i8]* @ScalarProp_str)"   --->   Operation 270 'specinterface' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 271 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/up_conv.cpp:42->../sources/up_conv.cpp:26]   --->   Operation 271 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln55_31 = add i32 %add_ln55_30, %add_ln55_14" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 272 'add' 'add_ln55_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln55_64 = add nsw i32 %add_ln55_63, %add_ln55_31" [../sources/up_conv.cpp:55->../sources/up_conv.cpp:26]   --->   Operation 273 'add' 'add_ln55_64' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %y, i32 %add_ln55_64) nounwind" [../sources/up_conv.cpp:57->../sources/up_conv.cpp:26]   --->   Operation 274 'write' <Predicate = true> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 275 [1/1] (0.00ns)   --->   "ret void" [../sources/up_conv.cpp:26]   --->   Operation 275 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	fifo read on port 'x' (../sources/up_conv.cpp:50) [68]  (3.4 ns)

 <State 2>: 7.05ns
The critical path consists of the following:
	'load' operation ('shift_reg_1_2_load', ../sources/up_conv.cpp:52->../sources/up_conv.cpp:26) on static variable 'shift_reg_1_2' [256]  (0 ns)
	'mul' operation ('mul_ln55_55', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [258]  (7.05 ns)

 <State 3>: 7.05ns
The critical path consists of the following:
	'load' operation ('shift_reg_1_62_load', ../sources/up_conv.cpp:52->../sources/up_conv.cpp:26) on static variable 'shift_reg_1_62' [70]  (0 ns)
	'mul' operation ('mul_ln55', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [71]  (7.05 ns)

 <State 4>: 7.17ns
The critical path consists of the following:
	'shl' operation ('shl_ln55_6', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [242]  (0 ns)
	'sub' operation ('sub_ln55_3', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [243]  (0 ns)
	'add' operation ('add_ln55_54', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [322]  (3.59 ns)
	'add' operation ('add_ln55_56', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [324]  (0 ns)
	'add' operation ('add_ln55_61', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [329]  (3.59 ns)

 <State 5>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln55_9', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [277]  (0 ns)
	'add' operation ('add_ln55_13', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [281]  (3.59 ns)
	'add' operation ('add_ln55_14', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [282]  (3.59 ns)

 <State 6>: 6.99ns
The critical path consists of the following:
	'add' operation ('add_ln55_31', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [299]  (0 ns)
	'add' operation ('add_ln55_64', ../sources/up_conv.cpp:55->../sources/up_conv.cpp:26) [332]  (3.59 ns)
	fifo write on port 'y' (../sources/up_conv.cpp:57->../sources/up_conv.cpp:26) [333]  (3.4 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
