// IWLS benchmark module "s386.bench" printed on Wed May 29 21:39:00 2002
module \s386.bench (v6, v5, v4, v3, v2, v1, v0, v13_D_12, v13_D_11, v13_D_10, v13_D_9, v13_D_8, v13_D_7, v13_D_6);
input
  v0,
  v1,
  v2,
  v3,
  v4,
  v5,
  v6;
output
  v13_D_6,
  v13_D_7,
  v13_D_8,
  v13_D_9,
  v13_D_10,
  v13_D_11,
  v13_D_12;
reg
  v7,
  v8,
  v9,
  v10,
  v11,
  v12;
wire
  \[25] ,
  \[13] ,
  \[26] ,
  \[14] ,
  \[27] ,
  \[15] ,
  \[16] ,
  \[29] ,
  \[17] ,
  \[18] ,
  \[19] ,
  Lv13_D_0,
  Lv13_D_1,
  Lv13_D_2,
  Lv13_D_3,
  Lv13_D_4,
  Lv13_D_5,
  Lv13_D_6,
  Lv13_D_7,
  Lv13_D_8,
  Lv13_D_9,
  Lv13_D_10,
  IIII35,
  Lv13_D_11,
  Lv13_D_12,
  \[20] ,
  \[33] ,
  \[21] ,
  \[34] ,
  \[22] ,
  \[35] ,
  \[24] ;
assign
  \[25]  = (\[19]  & v1) | (~v10 & ~v0),
  \[13]  = Lv13_D_5,
  \[26]  = \[21]  & ~v11,
  \[14]  = Lv13_D_4,
  \[27]  = ~v7 | ~v8,
  v13_D_6 = Lv13_D_6,
  \[15]  = Lv13_D_3,
  v13_D_7 = Lv13_D_7,
  v13_D_8 = Lv13_D_8,
  v13_D_9 = Lv13_D_9,
  v13_D_10 = Lv13_D_10,
  v13_D_11 = Lv13_D_11,
  v13_D_12 = Lv13_D_12,
  \[16]  = Lv13_D_2,
  \[29]  = \[24]  & v1,
  \[17]  = Lv13_D_1,
  \[18]  = Lv13_D_0,
  \[19]  = ~v9 & ~v10,
  Lv13_D_0 = (\[35]  & (~\[22]  & (~v3 & ~v4))) | (\[27]  & (~\[22]  & (\[21]  & v11))),
  Lv13_D_1 = (\[21]  & (~Lv13_D_5 & (~Lv13_D_9 & (~Lv13_D_11 & v8)))) | ((\[33]  & (~Lv13_D_5 & ~Lv13_D_11)) | ((~Lv13_D_5 & (Lv13_D_6 & v4)) | (Lv13_D_7 & (~Lv13_D_11 & v5)))),
  Lv13_D_2 = (Lv13_D_3 & (~Lv13_D_12 & v9)) | ((~\[34]  & Lv13_D_3) | (\[29]  & v0)),
  Lv13_D_3 = (\[29]  & ~v9) | ((\[25]  & \[20] ) | ((\[24]  & ~v0) | IIII35)),
  Lv13_D_4 = (\[33]  & (~Lv13_D_3 & (v11 & ~v5))) | ((\[26]  & (~Lv13_D_3 & (~v8 & v2))) | ((\[21]  & (~Lv13_D_3 & v7)) | Lv13_D_7)),
  Lv13_D_5 = (\[35]  & (~\[22]  & (~v7 & (v2 & v3)))) | ((~\[27]  & (~\[22]  & (\[21]  & v11))) | (\[33]  & (~\[22]  & v11))),
  Lv13_D_6 = (\[26]  & (~Lv13_D_0 & (~IIII35 & (~Lv13_D_9 & v2)))) | ((\[26]  & (~Lv13_D_0 & (~IIII35 & v7))) | (Lv13_D_5 & (~v7 & v5))),
  Lv13_D_7 = (Lv13_D_0 & v7) | (Lv13_D_0 & ~v11),
  Lv13_D_8 = \[34]  & (~v9 & (v0 & ~v6)),
  Lv13_D_9 = (\[35]  & (~v7 & (~v1 & (~v3 & v4)))) | (\[34]  & (~v9 & v0)),
  Lv13_D_10 = \[29]  & (~IIII35 & (~Lv13_D_12 & v9)),
  IIII35 = (\[29]  & (v10 & ~v5)) | (\[22]  & \[21] ),
  Lv13_D_11 = (\[21]  & (~Lv13_D_0 & v11)) | ((\[25]  & \[20] ) | ((\[22]  & \[21] ) | ((Lv13_D_7 & v8) | (Lv13_D_9 & ~v8)))),
  Lv13_D_12 = \[34]  & (v9 & (~v0 & v5)),
  \[20]  = ~v7 & ~v8,
  \[33]  = \[20]  & (\[19]  & v12),
  \[21]  = \[19]  & ~v12,
  \[34]  = \[24]  & v10,
  \[22]  = ~v0 | v1,
  \[35]  = \[26]  & v8,
  \[24]  = \[20]  & (~v11 & ~v12);
always begin
  v7 = \[18] ;
  v8 = \[17] ;
  v9 = \[16] ;
  v10 = \[15] ;
  v11 = \[14] ;
  v12 = \[13] ;
end
initial begin
  v7 = 0;
  v8 = 0;
  v9 = 0;
  v10 = 0;
  v11 = 0;
  v12 = 0;
end
endmodule

