

================================================================
== Vitis HLS Report for 'crc24a_Pipeline_VITIS_LOOP_34_2'
================================================================
* Date:           Mon Jun 19 16:49:58 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a9crc
* Solution:       solution_crc (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.212 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_2  |       24|       24|         1|          1|          1|    24|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      23|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|       8|      50|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_526_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln34_fu_396_p2  |      icmp|   0|  0|  10|           6|           7|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  23|          12|           8|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3  |   9|          2|    6|         12|
    |i_fu_120              |   9|          2|    6|         12|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   13|         26|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_120     |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  8|   0|    8|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  crc24a_Pipeline_VITIS_LOOP_34_2|  return value|
|p_out           |  out|    1|      ap_vld|                            p_out|       pointer|
|p_out_ap_vld    |  out|    1|      ap_vld|                            p_out|       pointer|
|p_out1          |  out|    1|      ap_vld|                           p_out1|       pointer|
|p_out1_ap_vld   |  out|    1|      ap_vld|                           p_out1|       pointer|
|p_out2          |  out|    1|      ap_vld|                           p_out2|       pointer|
|p_out2_ap_vld   |  out|    1|      ap_vld|                           p_out2|       pointer|
|p_out3          |  out|    1|      ap_vld|                           p_out3|       pointer|
|p_out3_ap_vld   |  out|    1|      ap_vld|                           p_out3|       pointer|
|p_out4          |  out|    1|      ap_vld|                           p_out4|       pointer|
|p_out4_ap_vld   |  out|    1|      ap_vld|                           p_out4|       pointer|
|p_out5          |  out|    1|      ap_vld|                           p_out5|       pointer|
|p_out5_ap_vld   |  out|    1|      ap_vld|                           p_out5|       pointer|
|p_out6          |  out|    1|      ap_vld|                           p_out6|       pointer|
|p_out6_ap_vld   |  out|    1|      ap_vld|                           p_out6|       pointer|
|p_out7          |  out|    1|      ap_vld|                           p_out7|       pointer|
|p_out7_ap_vld   |  out|    1|      ap_vld|                           p_out7|       pointer|
|p_out8          |  out|    1|      ap_vld|                           p_out8|       pointer|
|p_out8_ap_vld   |  out|    1|      ap_vld|                           p_out8|       pointer|
|p_out9          |  out|    1|      ap_vld|                           p_out9|       pointer|
|p_out9_ap_vld   |  out|    1|      ap_vld|                           p_out9|       pointer|
|p_out10         |  out|    1|      ap_vld|                          p_out10|       pointer|
|p_out10_ap_vld  |  out|    1|      ap_vld|                          p_out10|       pointer|
|p_out11         |  out|    1|      ap_vld|                          p_out11|       pointer|
|p_out11_ap_vld  |  out|    1|      ap_vld|                          p_out11|       pointer|
|p_out12         |  out|    1|      ap_vld|                          p_out12|       pointer|
|p_out12_ap_vld  |  out|    1|      ap_vld|                          p_out12|       pointer|
|p_out13         |  out|    1|      ap_vld|                          p_out13|       pointer|
|p_out13_ap_vld  |  out|    1|      ap_vld|                          p_out13|       pointer|
|p_out14         |  out|    1|      ap_vld|                          p_out14|       pointer|
|p_out14_ap_vld  |  out|    1|      ap_vld|                          p_out14|       pointer|
|p_out15         |  out|    1|      ap_vld|                          p_out15|       pointer|
|p_out15_ap_vld  |  out|    1|      ap_vld|                          p_out15|       pointer|
|p_out16         |  out|    1|      ap_vld|                          p_out16|       pointer|
|p_out16_ap_vld  |  out|    1|      ap_vld|                          p_out16|       pointer|
|p_out17         |  out|    1|      ap_vld|                          p_out17|       pointer|
|p_out17_ap_vld  |  out|    1|      ap_vld|                          p_out17|       pointer|
|p_out18         |  out|    1|      ap_vld|                          p_out18|       pointer|
|p_out18_ap_vld  |  out|    1|      ap_vld|                          p_out18|       pointer|
|p_out19         |  out|    1|      ap_vld|                          p_out19|       pointer|
|p_out19_ap_vld  |  out|    1|      ap_vld|                          p_out19|       pointer|
|p_out20         |  out|    1|      ap_vld|                          p_out20|       pointer|
|p_out20_ap_vld  |  out|    1|      ap_vld|                          p_out20|       pointer|
|p_out21         |  out|    1|      ap_vld|                          p_out21|       pointer|
|p_out21_ap_vld  |  out|    1|      ap_vld|                          p_out21|       pointer|
|p_out22         |  out|    1|      ap_vld|                          p_out22|       pointer|
|p_out22_ap_vld  |  out|    1|      ap_vld|                          p_out22|       pointer|
|p_out23         |  out|    1|      ap_vld|                          p_out23|       pointer|
|p_out23_ap_vld  |  out|    1|      ap_vld|                          p_out23|       pointer|
+----------------+-----+-----+------------+---------------------------------+--------------+

