{
  "module_name": "pinctrl-bm1880.c",
  "hash_id": "65efc7bc34db2ee27e7af64e9d5e7ef3a0b1efd658c664aa7e1eb7889ecfc1a9",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/pinctrl-bm1880.c",
  "human_readable_source": "\n \n\n#include <linux/io.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/slab.h>\n\n#include <linux/pinctrl/pinconf-generic.h>\n#include <linux/pinctrl/pinconf.h>\n#include <linux/pinctrl/pinctrl.h>\n#include <linux/pinctrl/pinmux.h>\n\n#include \"core.h\"\n#include \"pinctrl-utils.h\"\n\n#define BM1880_REG_MUX 0x20\n\n \nstruct bm1880_pinctrl {\n\tvoid __iomem *base;\n\tstruct pinctrl_dev *pctrldev;\n\tconst struct bm1880_pctrl_group *groups;\n\tunsigned int ngroups;\n\tconst struct bm1880_pinmux_function *funcs;\n\tunsigned int nfuncs;\n\tconst struct bm1880_pinconf_data *pinconf;\n};\n\n \nstruct bm1880_pctrl_group {\n\tconst char *name;\n\tconst unsigned int *pins;\n\tconst unsigned int npins;\n};\n\n \nstruct bm1880_pinmux_function {\n\tconst char *name;\n\tconst char * const *groups;\n\tunsigned int ngroups;\n\tu32 mux_val;\n\tu32 mux;\n\tu8 mux_shift;\n};\n\n \nstruct bm1880_pinconf_data {\n\tu32 drv_bits;\n};\n\nstatic const struct pinctrl_pin_desc bm1880_pins[] = {\n\tPINCTRL_PIN(0,   \"MIO0\"),\n\tPINCTRL_PIN(1,   \"MIO1\"),\n\tPINCTRL_PIN(2,   \"MIO2\"),\n\tPINCTRL_PIN(3,   \"MIO3\"),\n\tPINCTRL_PIN(4,   \"MIO4\"),\n\tPINCTRL_PIN(5,   \"MIO5\"),\n\tPINCTRL_PIN(6,   \"MIO6\"),\n\tPINCTRL_PIN(7,   \"MIO7\"),\n\tPINCTRL_PIN(8,   \"MIO8\"),\n\tPINCTRL_PIN(9,   \"MIO9\"),\n\tPINCTRL_PIN(10,   \"MIO10\"),\n\tPINCTRL_PIN(11,   \"MIO11\"),\n\tPINCTRL_PIN(12,   \"MIO12\"),\n\tPINCTRL_PIN(13,   \"MIO13\"),\n\tPINCTRL_PIN(14,   \"MIO14\"),\n\tPINCTRL_PIN(15,   \"MIO15\"),\n\tPINCTRL_PIN(16,   \"MIO16\"),\n\tPINCTRL_PIN(17,   \"MIO17\"),\n\tPINCTRL_PIN(18,   \"MIO18\"),\n\tPINCTRL_PIN(19,   \"MIO19\"),\n\tPINCTRL_PIN(20,   \"MIO20\"),\n\tPINCTRL_PIN(21,   \"MIO21\"),\n\tPINCTRL_PIN(22,   \"MIO22\"),\n\tPINCTRL_PIN(23,   \"MIO23\"),\n\tPINCTRL_PIN(24,   \"MIO24\"),\n\tPINCTRL_PIN(25,   \"MIO25\"),\n\tPINCTRL_PIN(26,   \"MIO26\"),\n\tPINCTRL_PIN(27,   \"MIO27\"),\n\tPINCTRL_PIN(28,   \"MIO28\"),\n\tPINCTRL_PIN(29,   \"MIO29\"),\n\tPINCTRL_PIN(30,   \"MIO30\"),\n\tPINCTRL_PIN(31,   \"MIO31\"),\n\tPINCTRL_PIN(32,   \"MIO32\"),\n\tPINCTRL_PIN(33,   \"MIO33\"),\n\tPINCTRL_PIN(34,   \"MIO34\"),\n\tPINCTRL_PIN(35,   \"MIO35\"),\n\tPINCTRL_PIN(36,   \"MIO36\"),\n\tPINCTRL_PIN(37,   \"MIO37\"),\n\tPINCTRL_PIN(38,   \"MIO38\"),\n\tPINCTRL_PIN(39,   \"MIO39\"),\n\tPINCTRL_PIN(40,   \"MIO40\"),\n\tPINCTRL_PIN(41,   \"MIO41\"),\n\tPINCTRL_PIN(42,   \"MIO42\"),\n\tPINCTRL_PIN(43,   \"MIO43\"),\n\tPINCTRL_PIN(44,   \"MIO44\"),\n\tPINCTRL_PIN(45,   \"MIO45\"),\n\tPINCTRL_PIN(46,   \"MIO46\"),\n\tPINCTRL_PIN(47,   \"MIO47\"),\n\tPINCTRL_PIN(48,   \"MIO48\"),\n\tPINCTRL_PIN(49,   \"MIO49\"),\n\tPINCTRL_PIN(50,   \"MIO50\"),\n\tPINCTRL_PIN(51,   \"MIO51\"),\n\tPINCTRL_PIN(52,   \"MIO52\"),\n\tPINCTRL_PIN(53,   \"MIO53\"),\n\tPINCTRL_PIN(54,   \"MIO54\"),\n\tPINCTRL_PIN(55,   \"MIO55\"),\n\tPINCTRL_PIN(56,   \"MIO56\"),\n\tPINCTRL_PIN(57,   \"MIO57\"),\n\tPINCTRL_PIN(58,   \"MIO58\"),\n\tPINCTRL_PIN(59,   \"MIO59\"),\n\tPINCTRL_PIN(60,   \"MIO60\"),\n\tPINCTRL_PIN(61,   \"MIO61\"),\n\tPINCTRL_PIN(62,   \"MIO62\"),\n\tPINCTRL_PIN(63,   \"MIO63\"),\n\tPINCTRL_PIN(64,   \"MIO64\"),\n\tPINCTRL_PIN(65,   \"MIO65\"),\n\tPINCTRL_PIN(66,   \"MIO66\"),\n\tPINCTRL_PIN(67,   \"MIO67\"),\n\tPINCTRL_PIN(68,   \"MIO68\"),\n\tPINCTRL_PIN(69,   \"MIO69\"),\n\tPINCTRL_PIN(70,   \"MIO70\"),\n\tPINCTRL_PIN(71,   \"MIO71\"),\n\tPINCTRL_PIN(72,   \"MIO72\"),\n\tPINCTRL_PIN(73,   \"MIO73\"),\n\tPINCTRL_PIN(74,   \"MIO74\"),\n\tPINCTRL_PIN(75,   \"MIO75\"),\n\tPINCTRL_PIN(76,   \"MIO76\"),\n\tPINCTRL_PIN(77,   \"MIO77\"),\n\tPINCTRL_PIN(78,   \"MIO78\"),\n\tPINCTRL_PIN(79,   \"MIO79\"),\n\tPINCTRL_PIN(80,   \"MIO80\"),\n\tPINCTRL_PIN(81,   \"MIO81\"),\n\tPINCTRL_PIN(82,   \"MIO82\"),\n\tPINCTRL_PIN(83,   \"MIO83\"),\n\tPINCTRL_PIN(84,   \"MIO84\"),\n\tPINCTRL_PIN(85,   \"MIO85\"),\n\tPINCTRL_PIN(86,   \"MIO86\"),\n\tPINCTRL_PIN(87,   \"MIO87\"),\n\tPINCTRL_PIN(88,   \"MIO88\"),\n\tPINCTRL_PIN(89,   \"MIO89\"),\n\tPINCTRL_PIN(90,   \"MIO90\"),\n\tPINCTRL_PIN(91,   \"MIO91\"),\n\tPINCTRL_PIN(92,   \"MIO92\"),\n\tPINCTRL_PIN(93,   \"MIO93\"),\n\tPINCTRL_PIN(94,   \"MIO94\"),\n\tPINCTRL_PIN(95,   \"MIO95\"),\n\tPINCTRL_PIN(96,   \"MIO96\"),\n\tPINCTRL_PIN(97,   \"MIO97\"),\n\tPINCTRL_PIN(98,   \"MIO98\"),\n\tPINCTRL_PIN(99,   \"MIO99\"),\n\tPINCTRL_PIN(100,   \"MIO100\"),\n\tPINCTRL_PIN(101,   \"MIO101\"),\n\tPINCTRL_PIN(102,   \"MIO102\"),\n\tPINCTRL_PIN(103,   \"MIO103\"),\n\tPINCTRL_PIN(104,   \"MIO104\"),\n\tPINCTRL_PIN(105,   \"MIO105\"),\n\tPINCTRL_PIN(106,   \"MIO106\"),\n\tPINCTRL_PIN(107,   \"MIO107\"),\n\tPINCTRL_PIN(108,   \"MIO108\"),\n\tPINCTRL_PIN(109,   \"MIO109\"),\n\tPINCTRL_PIN(110,   \"MIO110\"),\n\tPINCTRL_PIN(111,   \"MIO111\"),\n};\n\nenum bm1880_pinmux_functions {\n\tF_nand, F_spi, F_emmc, F_sdio, F_eth0, F_pwm0, F_pwm1, F_pwm2,\n\tF_pwm3, F_pwm4, F_pwm5, F_pwm6, F_pwm7, F_pwm8, F_pwm9, F_pwm10,\n\tF_pwm11, F_pwm12, F_pwm13, F_pwm14, F_pwm15, F_pwm16, F_pwm17,\n\tF_pwm18, F_pwm19, F_pwm20, F_pwm21, F_pwm22, F_pwm23, F_pwm24,\n\tF_pwm25, F_pwm26, F_pwm27, F_pwm28, F_pwm29, F_pwm30, F_pwm31,\n\tF_pwm32, F_pwm33, F_pwm34, F_pwm35, F_pwm36, F_pwm37, F_i2c0, F_i2c1,\n\tF_i2c2, F_i2c3, F_i2c4, F_uart0, F_uart1, F_uart2, F_uart3, F_uart4,\n\tF_uart5, F_uart6, F_uart7, F_uart8, F_uart9, F_uart10, F_uart11,\n\tF_uart12, F_uart13, F_uart14, F_uart15, F_gpio0, F_gpio1, F_gpio2,\n\tF_gpio3, F_gpio4, F_gpio5, F_gpio6, F_gpio7, F_gpio8, F_gpio9, F_gpio10,\n\tF_gpio11, F_gpio12, F_gpio13, F_gpio14, F_gpio15, F_gpio16, F_gpio17,\n\tF_gpio18, F_gpio19, F_gpio20, F_gpio21, F_gpio22, F_gpio23, F_gpio24,\n\tF_gpio25, F_gpio26, F_gpio27, F_gpio28, F_gpio29, F_gpio30, F_gpio31,\n\tF_gpio32, F_gpio33, F_gpio34, F_gpio35, F_gpio36, F_gpio37, F_gpio38,\n\tF_gpio39, F_gpio40, F_gpio41, F_gpio42, F_gpio43, F_gpio44, F_gpio45,\n\tF_gpio46, F_gpio47, F_gpio48, F_gpio49, F_gpio50, F_gpio51, F_gpio52,\n\tF_gpio53, F_gpio54, F_gpio55, F_gpio56, F_gpio57, F_gpio58, F_gpio59,\n\tF_gpio60, F_gpio61, F_gpio62, F_gpio63, F_gpio64, F_gpio65, F_gpio66,\n\tF_gpio67, F_eth1, F_i2s0, F_i2s0_mclkin, F_i2s1, F_i2s1_mclkin, F_spi0,\n\tF_max\n};\n\nstatic const unsigned int nand_pins[] = { 0, 1, 2, 3, 4, 5, 6, 7, 8, 9,\n\t\t\t\t\t  10, 11, 12, 13, 14, 15, 16 };\nstatic const unsigned int spi_pins[] = { 0, 1, 8, 10, 11, 12, 13 };\nstatic const unsigned int emmc_pins[] = { 2, 3, 4, 5, 6, 7, 9, 14, 15, 16 };\nstatic const unsigned int sdio_pins[] = { 17, 18, 19, 20, 21, 22, 23, 24,\n\t\t\t\t\t  25, 26 };\nstatic const unsigned int eth0_pins[] = { 27, 28, 29, 30, 31, 32, 33, 34, 35,\n\t\t\t\t\t  36, 37, 38, 39, 40, 41, 42 };\nstatic const unsigned int pwm0_pins[] = { 29 };\nstatic const unsigned int pwm1_pins[] = { 30 };\nstatic const unsigned int pwm2_pins[] = { 34 };\nstatic const unsigned int pwm3_pins[] = { 35 };\nstatic const unsigned int pwm4_pins[] = { 43 };\nstatic const unsigned int pwm5_pins[] = { 44 };\nstatic const unsigned int pwm6_pins[] = { 45 };\nstatic const unsigned int pwm7_pins[] = { 46 };\nstatic const unsigned int pwm8_pins[] = { 47 };\nstatic const unsigned int pwm9_pins[] = { 48 };\nstatic const unsigned int pwm10_pins[] = { 49 };\nstatic const unsigned int pwm11_pins[] = { 50 };\nstatic const unsigned int pwm12_pins[] = { 51 };\nstatic const unsigned int pwm13_pins[] = { 52 };\nstatic const unsigned int pwm14_pins[] = { 53 };\nstatic const unsigned int pwm15_pins[] = { 54 };\nstatic const unsigned int pwm16_pins[] = { 55 };\nstatic const unsigned int pwm17_pins[] = { 56 };\nstatic const unsigned int pwm18_pins[] = { 57 };\nstatic const unsigned int pwm19_pins[] = { 58 };\nstatic const unsigned int pwm20_pins[] = { 59 };\nstatic const unsigned int pwm21_pins[] = { 60 };\nstatic const unsigned int pwm22_pins[] = { 61 };\nstatic const unsigned int pwm23_pins[] = { 62 };\nstatic const unsigned int pwm24_pins[] = { 97 };\nstatic const unsigned int pwm25_pins[] = { 98 };\nstatic const unsigned int pwm26_pins[] = { 99 };\nstatic const unsigned int pwm27_pins[] = { 100 };\nstatic const unsigned int pwm28_pins[] = { 101 };\nstatic const unsigned int pwm29_pins[] = { 102 };\nstatic const unsigned int pwm30_pins[] = { 103 };\nstatic const unsigned int pwm31_pins[] = { 104 };\nstatic const unsigned int pwm32_pins[] = { 105 };\nstatic const unsigned int pwm33_pins[] = { 106 };\nstatic const unsigned int pwm34_pins[] = { 107 };\nstatic const unsigned int pwm35_pins[] = { 108 };\nstatic const unsigned int pwm36_pins[] = { 109 };\nstatic const unsigned int pwm37_pins[] = { 110 };\nstatic const unsigned int i2c0_pins[] = { 63, 64 };\nstatic const unsigned int i2c1_pins[] = { 65, 66 };\nstatic const unsigned int i2c2_pins[] = { 67, 68 };\nstatic const unsigned int i2c3_pins[] = { 69, 70 };\nstatic const unsigned int i2c4_pins[] = { 71, 72 };\nstatic const unsigned int uart0_pins[] = { 73, 74 };\nstatic const unsigned int uart1_pins[] = { 75, 76 };\nstatic const unsigned int uart2_pins[] = { 77, 78 };\nstatic const unsigned int uart3_pins[] = { 79, 80 };\nstatic const unsigned int uart4_pins[] = { 81, 82 };\nstatic const unsigned int uart5_pins[] = { 83, 84 };\nstatic const unsigned int uart6_pins[] = { 85, 86 };\nstatic const unsigned int uart7_pins[] = { 87, 88 };\nstatic const unsigned int uart8_pins[] = { 89, 90 };\nstatic const unsigned int uart9_pins[] = { 91, 92 };\nstatic const unsigned int uart10_pins[] = { 93, 94 };\nstatic const unsigned int uart11_pins[] = { 95, 96 };\nstatic const unsigned int uart12_pins[] = { 73, 74, 75, 76 };\nstatic const unsigned int uart13_pins[] = { 77, 78, 83, 84 };\nstatic const unsigned int uart14_pins[] = { 79, 80, 85, 86 };\nstatic const unsigned int uart15_pins[] = { 81, 82, 87, 88 };\nstatic const unsigned int gpio0_pins[] = { 97 };\nstatic const unsigned int gpio1_pins[] = { 98 };\nstatic const unsigned int gpio2_pins[] = { 99 };\nstatic const unsigned int gpio3_pins[] = { 100 };\nstatic const unsigned int gpio4_pins[] = { 101 };\nstatic const unsigned int gpio5_pins[] = { 102 };\nstatic const unsigned int gpio6_pins[] = { 103 };\nstatic const unsigned int gpio7_pins[] = { 104 };\nstatic const unsigned int gpio8_pins[] = { 105 };\nstatic const unsigned int gpio9_pins[] = { 106 };\nstatic const unsigned int gpio10_pins[] = { 107 };\nstatic const unsigned int gpio11_pins[] = { 108 };\nstatic const unsigned int gpio12_pins[] = { 109 };\nstatic const unsigned int gpio13_pins[] = { 110 };\nstatic const unsigned int gpio14_pins[] = { 43 };\nstatic const unsigned int gpio15_pins[] = { 44 };\nstatic const unsigned int gpio16_pins[] = { 45 };\nstatic const unsigned int gpio17_pins[] = { 46 };\nstatic const unsigned int gpio18_pins[] = { 47 };\nstatic const unsigned int gpio19_pins[] = { 48 };\nstatic const unsigned int gpio20_pins[] = { 49 };\nstatic const unsigned int gpio21_pins[] = { 50 };\nstatic const unsigned int gpio22_pins[] = { 51 };\nstatic const unsigned int gpio23_pins[] = { 52 };\nstatic const unsigned int gpio24_pins[] = { 53 };\nstatic const unsigned int gpio25_pins[] = { 54 };\nstatic const unsigned int gpio26_pins[] = { 55 };\nstatic const unsigned int gpio27_pins[] = { 56 };\nstatic const unsigned int gpio28_pins[] = { 57 };\nstatic const unsigned int gpio29_pins[] = { 58 };\nstatic const unsigned int gpio30_pins[] = { 59 };\nstatic const unsigned int gpio31_pins[] = { 60 };\nstatic const unsigned int gpio32_pins[] = { 61 };\nstatic const unsigned int gpio33_pins[] = { 62 };\nstatic const unsigned int gpio34_pins[] = { 63 };\nstatic const unsigned int gpio35_pins[] = { 64 };\nstatic const unsigned int gpio36_pins[] = { 65 };\nstatic const unsigned int gpio37_pins[] = { 66 };\nstatic const unsigned int gpio38_pins[] = { 67 };\nstatic const unsigned int gpio39_pins[] = { 68 };\nstatic const unsigned int gpio40_pins[] = { 69 };\nstatic const unsigned int gpio41_pins[] = { 70 };\nstatic const unsigned int gpio42_pins[] = { 71 };\nstatic const unsigned int gpio43_pins[] = { 72 };\nstatic const unsigned int gpio44_pins[] = { 73 };\nstatic const unsigned int gpio45_pins[] = { 74 };\nstatic const unsigned int gpio46_pins[] = { 75 };\nstatic const unsigned int gpio47_pins[] = { 76 };\nstatic const unsigned int gpio48_pins[] = { 77 };\nstatic const unsigned int gpio49_pins[] = { 78 };\nstatic const unsigned int gpio50_pins[] = { 79 };\nstatic const unsigned int gpio51_pins[] = { 80 };\nstatic const unsigned int gpio52_pins[] = { 81 };\nstatic const unsigned int gpio53_pins[] = { 82 };\nstatic const unsigned int gpio54_pins[] = { 83 };\nstatic const unsigned int gpio55_pins[] = { 84 };\nstatic const unsigned int gpio56_pins[] = { 85 };\nstatic const unsigned int gpio57_pins[] = { 86 };\nstatic const unsigned int gpio58_pins[] = { 87 };\nstatic const unsigned int gpio59_pins[] = { 88 };\nstatic const unsigned int gpio60_pins[] = { 89 };\nstatic const unsigned int gpio61_pins[] = { 90 };\nstatic const unsigned int gpio62_pins[] = { 91 };\nstatic const unsigned int gpio63_pins[] = { 92 };\nstatic const unsigned int gpio64_pins[] = { 93 };\nstatic const unsigned int gpio65_pins[] = { 94 };\nstatic const unsigned int gpio66_pins[] = { 95 };\nstatic const unsigned int gpio67_pins[] = { 96 };\nstatic const unsigned int eth1_pins[] = { 43, 44, 45, 46, 47, 48, 49, 50, 51,\n\t\t\t\t\t  52, 53, 54, 55, 56, 57, 58 };\nstatic const unsigned int i2s0_pins[] = { 87, 88, 89, 90, 91 };\nstatic const unsigned int i2s0_mclkin_pins[] = { 97 };\nstatic const unsigned int i2s1_pins[] = { 92, 93, 94, 95, 96 };\nstatic const unsigned int i2s1_mclkin_pins[] = { 98 };\nstatic const unsigned int spi0_pins[] = { 59, 60, 61, 62 };\n\n#define BM1880_PINCTRL_GRP(nm) \\\n\t{ \\\n\t\t.name = #nm \"_grp\", \\\n\t\t.pins = nm ## _pins, \\\n\t\t.npins = ARRAY_SIZE(nm ## _pins), \\\n\t}\n\nstatic const struct bm1880_pctrl_group bm1880_pctrl_groups[] = {\n\tBM1880_PINCTRL_GRP(nand),\n\tBM1880_PINCTRL_GRP(spi),\n\tBM1880_PINCTRL_GRP(emmc),\n\tBM1880_PINCTRL_GRP(sdio),\n\tBM1880_PINCTRL_GRP(eth0),\n\tBM1880_PINCTRL_GRP(pwm0),\n\tBM1880_PINCTRL_GRP(pwm1),\n\tBM1880_PINCTRL_GRP(pwm2),\n\tBM1880_PINCTRL_GRP(pwm3),\n\tBM1880_PINCTRL_GRP(pwm4),\n\tBM1880_PINCTRL_GRP(pwm5),\n\tBM1880_PINCTRL_GRP(pwm6),\n\tBM1880_PINCTRL_GRP(pwm7),\n\tBM1880_PINCTRL_GRP(pwm8),\n\tBM1880_PINCTRL_GRP(pwm9),\n\tBM1880_PINCTRL_GRP(pwm10),\n\tBM1880_PINCTRL_GRP(pwm11),\n\tBM1880_PINCTRL_GRP(pwm12),\n\tBM1880_PINCTRL_GRP(pwm13),\n\tBM1880_PINCTRL_GRP(pwm14),\n\tBM1880_PINCTRL_GRP(pwm15),\n\tBM1880_PINCTRL_GRP(pwm16),\n\tBM1880_PINCTRL_GRP(pwm17),\n\tBM1880_PINCTRL_GRP(pwm18),\n\tBM1880_PINCTRL_GRP(pwm19),\n\tBM1880_PINCTRL_GRP(pwm20),\n\tBM1880_PINCTRL_GRP(pwm21),\n\tBM1880_PINCTRL_GRP(pwm22),\n\tBM1880_PINCTRL_GRP(pwm23),\n\tBM1880_PINCTRL_GRP(pwm24),\n\tBM1880_PINCTRL_GRP(pwm25),\n\tBM1880_PINCTRL_GRP(pwm26),\n\tBM1880_PINCTRL_GRP(pwm27),\n\tBM1880_PINCTRL_GRP(pwm28),\n\tBM1880_PINCTRL_GRP(pwm29),\n\tBM1880_PINCTRL_GRP(pwm30),\n\tBM1880_PINCTRL_GRP(pwm31),\n\tBM1880_PINCTRL_GRP(pwm32),\n\tBM1880_PINCTRL_GRP(pwm33),\n\tBM1880_PINCTRL_GRP(pwm34),\n\tBM1880_PINCTRL_GRP(pwm35),\n\tBM1880_PINCTRL_GRP(pwm36),\n\tBM1880_PINCTRL_GRP(pwm37),\n\tBM1880_PINCTRL_GRP(i2c0),\n\tBM1880_PINCTRL_GRP(i2c1),\n\tBM1880_PINCTRL_GRP(i2c2),\n\tBM1880_PINCTRL_GRP(i2c3),\n\tBM1880_PINCTRL_GRP(i2c4),\n\tBM1880_PINCTRL_GRP(uart0),\n\tBM1880_PINCTRL_GRP(uart1),\n\tBM1880_PINCTRL_GRP(uart2),\n\tBM1880_PINCTRL_GRP(uart3),\n\tBM1880_PINCTRL_GRP(uart4),\n\tBM1880_PINCTRL_GRP(uart5),\n\tBM1880_PINCTRL_GRP(uart6),\n\tBM1880_PINCTRL_GRP(uart7),\n\tBM1880_PINCTRL_GRP(uart8),\n\tBM1880_PINCTRL_GRP(uart9),\n\tBM1880_PINCTRL_GRP(uart10),\n\tBM1880_PINCTRL_GRP(uart11),\n\tBM1880_PINCTRL_GRP(uart12),\n\tBM1880_PINCTRL_GRP(uart13),\n\tBM1880_PINCTRL_GRP(uart14),\n\tBM1880_PINCTRL_GRP(uart15),\n\tBM1880_PINCTRL_GRP(gpio0),\n\tBM1880_PINCTRL_GRP(gpio1),\n\tBM1880_PINCTRL_GRP(gpio2),\n\tBM1880_PINCTRL_GRP(gpio3),\n\tBM1880_PINCTRL_GRP(gpio4),\n\tBM1880_PINCTRL_GRP(gpio5),\n\tBM1880_PINCTRL_GRP(gpio6),\n\tBM1880_PINCTRL_GRP(gpio7),\n\tBM1880_PINCTRL_GRP(gpio8),\n\tBM1880_PINCTRL_GRP(gpio9),\n\tBM1880_PINCTRL_GRP(gpio10),\n\tBM1880_PINCTRL_GRP(gpio11),\n\tBM1880_PINCTRL_GRP(gpio12),\n\tBM1880_PINCTRL_GRP(gpio13),\n\tBM1880_PINCTRL_GRP(gpio14),\n\tBM1880_PINCTRL_GRP(gpio15),\n\tBM1880_PINCTRL_GRP(gpio16),\n\tBM1880_PINCTRL_GRP(gpio17),\n\tBM1880_PINCTRL_GRP(gpio18),\n\tBM1880_PINCTRL_GRP(gpio19),\n\tBM1880_PINCTRL_GRP(gpio20),\n\tBM1880_PINCTRL_GRP(gpio21),\n\tBM1880_PINCTRL_GRP(gpio22),\n\tBM1880_PINCTRL_GRP(gpio23),\n\tBM1880_PINCTRL_GRP(gpio24),\n\tBM1880_PINCTRL_GRP(gpio25),\n\tBM1880_PINCTRL_GRP(gpio26),\n\tBM1880_PINCTRL_GRP(gpio27),\n\tBM1880_PINCTRL_GRP(gpio28),\n\tBM1880_PINCTRL_GRP(gpio29),\n\tBM1880_PINCTRL_GRP(gpio30),\n\tBM1880_PINCTRL_GRP(gpio31),\n\tBM1880_PINCTRL_GRP(gpio32),\n\tBM1880_PINCTRL_GRP(gpio33),\n\tBM1880_PINCTRL_GRP(gpio34),\n\tBM1880_PINCTRL_GRP(gpio35),\n\tBM1880_PINCTRL_GRP(gpio36),\n\tBM1880_PINCTRL_GRP(gpio37),\n\tBM1880_PINCTRL_GRP(gpio38),\n\tBM1880_PINCTRL_GRP(gpio39),\n\tBM1880_PINCTRL_GRP(gpio40),\n\tBM1880_PINCTRL_GRP(gpio41),\n\tBM1880_PINCTRL_GRP(gpio42),\n\tBM1880_PINCTRL_GRP(gpio43),\n\tBM1880_PINCTRL_GRP(gpio44),\n\tBM1880_PINCTRL_GRP(gpio45),\n\tBM1880_PINCTRL_GRP(gpio46),\n\tBM1880_PINCTRL_GRP(gpio47),\n\tBM1880_PINCTRL_GRP(gpio48),\n\tBM1880_PINCTRL_GRP(gpio49),\n\tBM1880_PINCTRL_GRP(gpio50),\n\tBM1880_PINCTRL_GRP(gpio51),\n\tBM1880_PINCTRL_GRP(gpio52),\n\tBM1880_PINCTRL_GRP(gpio53),\n\tBM1880_PINCTRL_GRP(gpio54),\n\tBM1880_PINCTRL_GRP(gpio55),\n\tBM1880_PINCTRL_GRP(gpio56),\n\tBM1880_PINCTRL_GRP(gpio57),\n\tBM1880_PINCTRL_GRP(gpio58),\n\tBM1880_PINCTRL_GRP(gpio59),\n\tBM1880_PINCTRL_GRP(gpio60),\n\tBM1880_PINCTRL_GRP(gpio61),\n\tBM1880_PINCTRL_GRP(gpio62),\n\tBM1880_PINCTRL_GRP(gpio63),\n\tBM1880_PINCTRL_GRP(gpio64),\n\tBM1880_PINCTRL_GRP(gpio65),\n\tBM1880_PINCTRL_GRP(gpio66),\n\tBM1880_PINCTRL_GRP(gpio67),\n\tBM1880_PINCTRL_GRP(eth1),\n\tBM1880_PINCTRL_GRP(i2s0),\n\tBM1880_PINCTRL_GRP(i2s0_mclkin),\n\tBM1880_PINCTRL_GRP(i2s1),\n\tBM1880_PINCTRL_GRP(i2s1_mclkin),\n\tBM1880_PINCTRL_GRP(spi0),\n};\n\nstatic const char * const nand_group[] = { \"nand_grp\" };\nstatic const char * const spi_group[] = { \"spi_grp\" };\nstatic const char * const emmc_group[] = { \"emmc_grp\" };\nstatic const char * const sdio_group[] = { \"sdio_grp\" };\nstatic const char * const eth0_group[] = { \"eth0_grp\" };\nstatic const char * const pwm0_group[] = { \"pwm0_grp\" };\nstatic const char * const pwm1_group[] = { \"pwm1_grp\" };\nstatic const char * const pwm2_group[] = { \"pwm2_grp\" };\nstatic const char * const pwm3_group[] = { \"pwm3_grp\" };\nstatic const char * const pwm4_group[] = { \"pwm4_grp\" };\nstatic const char * const pwm5_group[] = { \"pwm5_grp\" };\nstatic const char * const pwm6_group[] = { \"pwm6_grp\" };\nstatic const char * const pwm7_group[] = { \"pwm7_grp\" };\nstatic const char * const pwm8_group[] = { \"pwm8_grp\" };\nstatic const char * const pwm9_group[] = { \"pwm9_grp\" };\nstatic const char * const pwm10_group[] = { \"pwm10_grp\" };\nstatic const char * const pwm11_group[] = { \"pwm11_grp\" };\nstatic const char * const pwm12_group[] = { \"pwm12_grp\" };\nstatic const char * const pwm13_group[] = { \"pwm13_grp\" };\nstatic const char * const pwm14_group[] = { \"pwm14_grp\" };\nstatic const char * const pwm15_group[] = { \"pwm15_grp\" };\nstatic const char * const pwm16_group[] = { \"pwm16_grp\" };\nstatic const char * const pwm17_group[] = { \"pwm17_grp\" };\nstatic const char * const pwm18_group[] = { \"pwm18_grp\" };\nstatic const char * const pwm19_group[] = { \"pwm19_grp\" };\nstatic const char * const pwm20_group[] = { \"pwm20_grp\" };\nstatic const char * const pwm21_group[] = { \"pwm21_grp\" };\nstatic const char * const pwm22_group[] = { \"pwm22_grp\" };\nstatic const char * const pwm23_group[] = { \"pwm23_grp\" };\nstatic const char * const pwm24_group[] = { \"pwm24_grp\" };\nstatic const char * const pwm25_group[] = { \"pwm25_grp\" };\nstatic const char * const pwm26_group[] = { \"pwm26_grp\" };\nstatic const char * const pwm27_group[] = { \"pwm27_grp\" };\nstatic const char * const pwm28_group[] = { \"pwm28_grp\" };\nstatic const char * const pwm29_group[] = { \"pwm29_grp\" };\nstatic const char * const pwm30_group[] = { \"pwm30_grp\" };\nstatic const char * const pwm31_group[] = { \"pwm31_grp\" };\nstatic const char * const pwm32_group[] = { \"pwm32_grp\" };\nstatic const char * const pwm33_group[] = { \"pwm33_grp\" };\nstatic const char * const pwm34_group[] = { \"pwm34_grp\" };\nstatic const char * const pwm35_group[] = { \"pwm35_grp\" };\nstatic const char * const pwm36_group[] = { \"pwm36_grp\" };\nstatic const char * const pwm37_group[] = { \"pwm37_grp\" };\nstatic const char * const i2c0_group[] = { \"i2c0_grp\" };\nstatic const char * const i2c1_group[] = { \"i2c1_grp\" };\nstatic const char * const i2c2_group[] = { \"i2c2_grp\" };\nstatic const char * const i2c3_group[] = { \"i2c3_grp\" };\nstatic const char * const i2c4_group[] = { \"i2c4_grp\" };\nstatic const char * const uart0_group[] = { \"uart0_grp\" };\nstatic const char * const uart1_group[] = { \"uart1_grp\" };\nstatic const char * const uart2_group[] = { \"uart2_grp\" };\nstatic const char * const uart3_group[] = { \"uart3_grp\" };\nstatic const char * const uart4_group[] = { \"uart4_grp\" };\nstatic const char * const uart5_group[] = { \"uart5_grp\" };\nstatic const char * const uart6_group[] = { \"uart6_grp\" };\nstatic const char * const uart7_group[] = { \"uart7_grp\" };\nstatic const char * const uart8_group[] = { \"uart8_grp\" };\nstatic const char * const uart9_group[] = { \"uart9_grp\" };\nstatic const char * const uart10_group[] = { \"uart10_grp\" };\nstatic const char * const uart11_group[] = { \"uart11_grp\" };\nstatic const char * const uart12_group[] = { \"uart12_grp\" };\nstatic const char * const uart13_group[] = { \"uart13_grp\" };\nstatic const char * const uart14_group[] = { \"uart14_grp\" };\nstatic const char * const uart15_group[] = { \"uart15_grp\" };\nstatic const char * const gpio0_group[] = { \"gpio0_grp\" };\nstatic const char * const gpio1_group[] = { \"gpio1_grp\" };\nstatic const char * const gpio2_group[] = { \"gpio2_grp\" };\nstatic const char * const gpio3_group[] = { \"gpio3_grp\" };\nstatic const char * const gpio4_group[] = { \"gpio4_grp\" };\nstatic const char * const gpio5_group[] = { \"gpio5_grp\" };\nstatic const char * const gpio6_group[] = { \"gpio6_grp\" };\nstatic const char * const gpio7_group[] = { \"gpio7_grp\" };\nstatic const char * const gpio8_group[] = { \"gpio8_grp\" };\nstatic const char * const gpio9_group[] = { \"gpio9_grp\" };\nstatic const char * const gpio10_group[] = { \"gpio10_grp\" };\nstatic const char * const gpio11_group[] = { \"gpio11_grp\" };\nstatic const char * const gpio12_group[] = { \"gpio12_grp\" };\nstatic const char * const gpio13_group[] = { \"gpio13_grp\" };\nstatic const char * const gpio14_group[] = { \"gpio14_grp\" };\nstatic const char * const gpio15_group[] = { \"gpio15_grp\" };\nstatic const char * const gpio16_group[] = { \"gpio16_grp\" };\nstatic const char * const gpio17_group[] = { \"gpio17_grp\" };\nstatic const char * const gpio18_group[] = { \"gpio18_grp\" };\nstatic const char * const gpio19_group[] = { \"gpio19_grp\" };\nstatic const char * const gpio20_group[] = { \"gpio20_grp\" };\nstatic const char * const gpio21_group[] = { \"gpio21_grp\" };\nstatic const char * const gpio22_group[] = { \"gpio22_grp\" };\nstatic const char * const gpio23_group[] = { \"gpio23_grp\" };\nstatic const char * const gpio24_group[] = { \"gpio24_grp\" };\nstatic const char * const gpio25_group[] = { \"gpio25_grp\" };\nstatic const char * const gpio26_group[] = { \"gpio26_grp\" };\nstatic const char * const gpio27_group[] = { \"gpio27_grp\" };\nstatic const char * const gpio28_group[] = { \"gpio28_grp\" };\nstatic const char * const gpio29_group[] = { \"gpio29_grp\" };\nstatic const char * const gpio30_group[] = { \"gpio30_grp\" };\nstatic const char * const gpio31_group[] = { \"gpio31_grp\" };\nstatic const char * const gpio32_group[] = { \"gpio32_grp\" };\nstatic const char * const gpio33_group[] = { \"gpio33_grp\" };\nstatic const char * const gpio34_group[] = { \"gpio34_grp\" };\nstatic const char * const gpio35_group[] = { \"gpio35_grp\" };\nstatic const char * const gpio36_group[] = { \"gpio36_grp\" };\nstatic const char * const gpio37_group[] = { \"gpio37_grp\" };\nstatic const char * const gpio38_group[] = { \"gpio38_grp\" };\nstatic const char * const gpio39_group[] = { \"gpio39_grp\" };\nstatic const char * const gpio40_group[] = { \"gpio40_grp\" };\nstatic const char * const gpio41_group[] = { \"gpio41_grp\" };\nstatic const char * const gpio42_group[] = { \"gpio42_grp\" };\nstatic const char * const gpio43_group[] = { \"gpio43_grp\" };\nstatic const char * const gpio44_group[] = { \"gpio44_grp\" };\nstatic const char * const gpio45_group[] = { \"gpio45_grp\" };\nstatic const char * const gpio46_group[] = { \"gpio46_grp\" };\nstatic const char * const gpio47_group[] = { \"gpio47_grp\" };\nstatic const char * const gpio48_group[] = { \"gpio48_grp\" };\nstatic const char * const gpio49_group[] = { \"gpio49_grp\" };\nstatic const char * const gpio50_group[] = { \"gpio50_grp\" };\nstatic const char * const gpio51_group[] = { \"gpio51_grp\" };\nstatic const char * const gpio52_group[] = { \"gpio52_grp\" };\nstatic const char * const gpio53_group[] = { \"gpio53_grp\" };\nstatic const char * const gpio54_group[] = { \"gpio54_grp\" };\nstatic const char * const gpio55_group[] = { \"gpio55_grp\" };\nstatic const char * const gpio56_group[] = { \"gpio56_grp\" };\nstatic const char * const gpio57_group[] = { \"gpio57_grp\" };\nstatic const char * const gpio58_group[] = { \"gpio58_grp\" };\nstatic const char * const gpio59_group[] = { \"gpio59_grp\" };\nstatic const char * const gpio60_group[] = { \"gpio60_grp\" };\nstatic const char * const gpio61_group[] = { \"gpio61_grp\" };\nstatic const char * const gpio62_group[] = { \"gpio62_grp\" };\nstatic const char * const gpio63_group[] = { \"gpio63_grp\" };\nstatic const char * const gpio64_group[] = { \"gpio64_grp\" };\nstatic const char * const gpio65_group[] = { \"gpio65_grp\" };\nstatic const char * const gpio66_group[] = { \"gpio66_grp\" };\nstatic const char * const gpio67_group[] = { \"gpio67_grp\" };\nstatic const char * const eth1_group[] = { \"eth1_grp\" };\nstatic const char * const i2s0_group[] = { \"i2s0_grp\" };\nstatic const char * const i2s0_mclkin_group[] = { \"i2s0_mclkin_grp\" };\nstatic const char * const i2s1_group[] = { \"i2s1_grp\" };\nstatic const char * const i2s1_mclkin_group[] = { \"i2s1_mclkin_grp\" };\nstatic const char * const spi0_group[] = { \"spi0_grp\" };\n\n#define BM1880_PINMUX_FUNCTION(fname, mval)\t\t\\\n\t[F_##fname] = {\t\t\t\t\t\\\n\t\t.name = #fname,\t\t\t\t\\\n\t\t.groups = fname##_group,\t\t\\\n\t\t.ngroups = ARRAY_SIZE(fname##_group),\t\\\n\t\t.mux_val = mval,\t\t\t\\\n\t}\n\nstatic const struct bm1880_pinmux_function bm1880_pmux_functions[] = {\n\tBM1880_PINMUX_FUNCTION(nand, 2),\n\tBM1880_PINMUX_FUNCTION(spi, 0),\n\tBM1880_PINMUX_FUNCTION(emmc, 1),\n\tBM1880_PINMUX_FUNCTION(sdio, 0),\n\tBM1880_PINMUX_FUNCTION(eth0, 0),\n\tBM1880_PINMUX_FUNCTION(pwm0, 2),\n\tBM1880_PINMUX_FUNCTION(pwm1, 2),\n\tBM1880_PINMUX_FUNCTION(pwm2, 2),\n\tBM1880_PINMUX_FUNCTION(pwm3, 2),\n\tBM1880_PINMUX_FUNCTION(pwm4, 2),\n\tBM1880_PINMUX_FUNCTION(pwm5, 2),\n\tBM1880_PINMUX_FUNCTION(pwm6, 2),\n\tBM1880_PINMUX_FUNCTION(pwm7, 2),\n\tBM1880_PINMUX_FUNCTION(pwm8, 2),\n\tBM1880_PINMUX_FUNCTION(pwm9, 2),\n\tBM1880_PINMUX_FUNCTION(pwm10, 2),\n\tBM1880_PINMUX_FUNCTION(pwm11, 2),\n\tBM1880_PINMUX_FUNCTION(pwm12, 2),\n\tBM1880_PINMUX_FUNCTION(pwm13, 2),\n\tBM1880_PINMUX_FUNCTION(pwm14, 2),\n\tBM1880_PINMUX_FUNCTION(pwm15, 2),\n\tBM1880_PINMUX_FUNCTION(pwm16, 2),\n\tBM1880_PINMUX_FUNCTION(pwm17, 2),\n\tBM1880_PINMUX_FUNCTION(pwm18, 2),\n\tBM1880_PINMUX_FUNCTION(pwm19, 2),\n\tBM1880_PINMUX_FUNCTION(pwm20, 2),\n\tBM1880_PINMUX_FUNCTION(pwm21, 2),\n\tBM1880_PINMUX_FUNCTION(pwm22, 2),\n\tBM1880_PINMUX_FUNCTION(pwm23, 2),\n\tBM1880_PINMUX_FUNCTION(pwm24, 2),\n\tBM1880_PINMUX_FUNCTION(pwm25, 2),\n\tBM1880_PINMUX_FUNCTION(pwm26, 2),\n\tBM1880_PINMUX_FUNCTION(pwm27, 2),\n\tBM1880_PINMUX_FUNCTION(pwm28, 2),\n\tBM1880_PINMUX_FUNCTION(pwm29, 2),\n\tBM1880_PINMUX_FUNCTION(pwm30, 2),\n\tBM1880_PINMUX_FUNCTION(pwm31, 2),\n\tBM1880_PINMUX_FUNCTION(pwm32, 2),\n\tBM1880_PINMUX_FUNCTION(pwm33, 2),\n\tBM1880_PINMUX_FUNCTION(pwm34, 2),\n\tBM1880_PINMUX_FUNCTION(pwm35, 2),\n\tBM1880_PINMUX_FUNCTION(pwm36, 2),\n\tBM1880_PINMUX_FUNCTION(pwm37, 2),\n\tBM1880_PINMUX_FUNCTION(i2c0, 1),\n\tBM1880_PINMUX_FUNCTION(i2c1, 1),\n\tBM1880_PINMUX_FUNCTION(i2c2, 1),\n\tBM1880_PINMUX_FUNCTION(i2c3, 1),\n\tBM1880_PINMUX_FUNCTION(i2c4, 1),\n\tBM1880_PINMUX_FUNCTION(uart0, 3),\n\tBM1880_PINMUX_FUNCTION(uart1, 3),\n\tBM1880_PINMUX_FUNCTION(uart2, 3),\n\tBM1880_PINMUX_FUNCTION(uart3, 3),\n\tBM1880_PINMUX_FUNCTION(uart4, 1),\n\tBM1880_PINMUX_FUNCTION(uart5, 1),\n\tBM1880_PINMUX_FUNCTION(uart6, 1),\n\tBM1880_PINMUX_FUNCTION(uart7, 1),\n\tBM1880_PINMUX_FUNCTION(uart8, 1),\n\tBM1880_PINMUX_FUNCTION(uart9, 1),\n\tBM1880_PINMUX_FUNCTION(uart10, 1),\n\tBM1880_PINMUX_FUNCTION(uart11, 1),\n\tBM1880_PINMUX_FUNCTION(uart12, 3),\n\tBM1880_PINMUX_FUNCTION(uart13, 3),\n\tBM1880_PINMUX_FUNCTION(uart14, 3),\n\tBM1880_PINMUX_FUNCTION(uart15, 3),\n\tBM1880_PINMUX_FUNCTION(gpio0, 0),\n\tBM1880_PINMUX_FUNCTION(gpio1, 0),\n\tBM1880_PINMUX_FUNCTION(gpio2, 0),\n\tBM1880_PINMUX_FUNCTION(gpio3, 0),\n\tBM1880_PINMUX_FUNCTION(gpio4, 0),\n\tBM1880_PINMUX_FUNCTION(gpio5, 0),\n\tBM1880_PINMUX_FUNCTION(gpio6, 0),\n\tBM1880_PINMUX_FUNCTION(gpio7, 0),\n\tBM1880_PINMUX_FUNCTION(gpio8, 0),\n\tBM1880_PINMUX_FUNCTION(gpio9, 0),\n\tBM1880_PINMUX_FUNCTION(gpio10, 0),\n\tBM1880_PINMUX_FUNCTION(gpio11, 0),\n\tBM1880_PINMUX_FUNCTION(gpio12, 1),\n\tBM1880_PINMUX_FUNCTION(gpio13, 1),\n\tBM1880_PINMUX_FUNCTION(gpio14, 0),\n\tBM1880_PINMUX_FUNCTION(gpio15, 0),\n\tBM1880_PINMUX_FUNCTION(gpio16, 0),\n\tBM1880_PINMUX_FUNCTION(gpio17, 0),\n\tBM1880_PINMUX_FUNCTION(gpio18, 0),\n\tBM1880_PINMUX_FUNCTION(gpio19, 0),\n\tBM1880_PINMUX_FUNCTION(gpio20, 0),\n\tBM1880_PINMUX_FUNCTION(gpio21, 0),\n\tBM1880_PINMUX_FUNCTION(gpio22, 0),\n\tBM1880_PINMUX_FUNCTION(gpio23, 0),\n\tBM1880_PINMUX_FUNCTION(gpio24, 0),\n\tBM1880_PINMUX_FUNCTION(gpio25, 0),\n\tBM1880_PINMUX_FUNCTION(gpio26, 0),\n\tBM1880_PINMUX_FUNCTION(gpio27, 0),\n\tBM1880_PINMUX_FUNCTION(gpio28, 0),\n\tBM1880_PINMUX_FUNCTION(gpio29, 0),\n\tBM1880_PINMUX_FUNCTION(gpio30, 0),\n\tBM1880_PINMUX_FUNCTION(gpio31, 0),\n\tBM1880_PINMUX_FUNCTION(gpio32, 0),\n\tBM1880_PINMUX_FUNCTION(gpio33, 0),\n\tBM1880_PINMUX_FUNCTION(gpio34, 0),\n\tBM1880_PINMUX_FUNCTION(gpio35, 0),\n\tBM1880_PINMUX_FUNCTION(gpio36, 0),\n\tBM1880_PINMUX_FUNCTION(gpio37, 0),\n\tBM1880_PINMUX_FUNCTION(gpio38, 0),\n\tBM1880_PINMUX_FUNCTION(gpio39, 0),\n\tBM1880_PINMUX_FUNCTION(gpio40, 0),\n\tBM1880_PINMUX_FUNCTION(gpio41, 0),\n\tBM1880_PINMUX_FUNCTION(gpio42, 0),\n\tBM1880_PINMUX_FUNCTION(gpio43, 0),\n\tBM1880_PINMUX_FUNCTION(gpio44, 0),\n\tBM1880_PINMUX_FUNCTION(gpio45, 0),\n\tBM1880_PINMUX_FUNCTION(gpio46, 0),\n\tBM1880_PINMUX_FUNCTION(gpio47, 0),\n\tBM1880_PINMUX_FUNCTION(gpio48, 0),\n\tBM1880_PINMUX_FUNCTION(gpio49, 0),\n\tBM1880_PINMUX_FUNCTION(gpio50, 0),\n\tBM1880_PINMUX_FUNCTION(gpio51, 0),\n\tBM1880_PINMUX_FUNCTION(gpio52, 0),\n\tBM1880_PINMUX_FUNCTION(gpio53, 0),\n\tBM1880_PINMUX_FUNCTION(gpio54, 0),\n\tBM1880_PINMUX_FUNCTION(gpio55, 0),\n\tBM1880_PINMUX_FUNCTION(gpio56, 0),\n\tBM1880_PINMUX_FUNCTION(gpio57, 0),\n\tBM1880_PINMUX_FUNCTION(gpio58, 0),\n\tBM1880_PINMUX_FUNCTION(gpio59, 0),\n\tBM1880_PINMUX_FUNCTION(gpio60, 0),\n\tBM1880_PINMUX_FUNCTION(gpio61, 0),\n\tBM1880_PINMUX_FUNCTION(gpio62, 0),\n\tBM1880_PINMUX_FUNCTION(gpio63, 0),\n\tBM1880_PINMUX_FUNCTION(gpio64, 0),\n\tBM1880_PINMUX_FUNCTION(gpio65, 0),\n\tBM1880_PINMUX_FUNCTION(gpio66, 0),\n\tBM1880_PINMUX_FUNCTION(gpio67, 0),\n\tBM1880_PINMUX_FUNCTION(eth1, 1),\n\tBM1880_PINMUX_FUNCTION(i2s0, 2),\n\tBM1880_PINMUX_FUNCTION(i2s0_mclkin, 1),\n\tBM1880_PINMUX_FUNCTION(i2s1, 2),\n\tBM1880_PINMUX_FUNCTION(i2s1_mclkin, 1),\n\tBM1880_PINMUX_FUNCTION(spi0, 1),\n};\n\n#define BM1880_PINCONF_DAT(_width)\t\t\\\n\t{\t\t\t\t\t\\\n\t\t.drv_bits = _width,\t\t\\\n\t}\n\nstatic const struct bm1880_pinconf_data bm1880_pinconf[] = {\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x03),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n\tBM1880_PINCONF_DAT(0x02),\n};\n\nstatic int bm1880_pctrl_get_groups_count(struct pinctrl_dev *pctldev)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->ngroups;\n}\n\nstatic const char *bm1880_pctrl_get_group_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t       unsigned int selector)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->groups[selector].name;\n}\n\nstatic int bm1880_pctrl_get_group_pins(struct pinctrl_dev *pctldev,\n\t\t\t\t       unsigned int selector,\n\t\t\t\t       const unsigned int **pins,\n\t\t\t\t       unsigned int *num_pins)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\t*pins = pctrl->groups[selector].pins;\n\t*num_pins = pctrl->groups[selector].npins;\n\n\treturn 0;\n}\n\nstatic const struct pinctrl_ops bm1880_pctrl_ops = {\n\t.get_groups_count = bm1880_pctrl_get_groups_count,\n\t.get_group_name = bm1880_pctrl_get_group_name,\n\t.get_group_pins = bm1880_pctrl_get_group_pins,\n\t.dt_node_to_map = pinconf_generic_dt_node_to_map_all,\n\t.dt_free_map = pinctrl_utils_free_map,\n};\n\n \nstatic int bm1880_pmux_get_functions_count(struct pinctrl_dev *pctldev)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->nfuncs;\n}\n\nstatic const char *bm1880_pmux_get_function_name(struct pinctrl_dev *pctldev,\n\t\t\t\t\t\t unsigned int selector)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\treturn pctrl->funcs[selector].name;\n}\n\nstatic int bm1880_pmux_get_function_groups(struct pinctrl_dev *pctldev,\n\t\t\t\t\t   unsigned int selector,\n\t\t\t\t\t   const char * const **groups,\n\t\t\t\t\t   unsigned * const num_groups)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\n\t*groups = pctrl->funcs[selector].groups;\n\t*num_groups = pctrl->funcs[selector].ngroups;\n\treturn 0;\n}\n\nstatic int bm1880_pinmux_set_mux(struct pinctrl_dev *pctldev,\n\t\t\t\t unsigned int function,\n\t\t\t\t unsigned int  group)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct bm1880_pctrl_group *pgrp = &pctrl->groups[group];\n\tconst struct bm1880_pinmux_function *func = &pctrl->funcs[function];\n\tint i;\n\n\tfor (i = 0; i < pgrp->npins; i++) {\n\t\tunsigned int pin = pgrp->pins[i];\n\t\tu32 offset = (pin >> 1) << 2;\n\t\tu32 mux_offset = ((!((pin + 1) & 1) << 4) + 4);\n\t\tu32 regval = readl_relaxed(pctrl->base + BM1880_REG_MUX +\n\t\t\t\t\t   offset);\n\n\t\tregval &= ~(0x03 << mux_offset);\n\t\tregval |= func->mux_val << mux_offset;\n\n\t\twritel_relaxed(regval, pctrl->base + BM1880_REG_MUX + offset);\n\t}\n\n\treturn 0;\n}\n\n#define BM1880_PINCONF(pin, idx) ((!((pin + 1) & 1) << 4) + idx)\n#define BM1880_PINCONF_PULLCTRL(pin)\tBM1880_PINCONF(pin, 0)\n#define BM1880_PINCONF_PULLUP(pin)\tBM1880_PINCONF(pin, 1)\n#define BM1880_PINCONF_PULLDOWN(pin)\tBM1880_PINCONF(pin, 2)\n#define BM1880_PINCONF_DRV(pin)\t\tBM1880_PINCONF(pin, 6)\n#define BM1880_PINCONF_SCHMITT(pin)\tBM1880_PINCONF(pin, 9)\n#define BM1880_PINCONF_SLEW(pin)\tBM1880_PINCONF(pin, 10)\n\nstatic int bm1880_pinconf_drv_set(unsigned int mA, u32 width,\n\t\t\t\t  u32 *regval, u32 bit_offset)\n{\n\tu32 _regval;\n\n\t_regval = *regval;\n\n\t \n\tif (width == 0x03) {\n\t\tswitch (mA) {\n\t\tcase 4:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (0 << bit_offset);\n\t\t\tbreak;\n\t\tcase 8:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (1 << bit_offset);\n\t\t\tbreak;\n\t\tcase 12:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (2 << bit_offset);\n\t\t\tbreak;\n\t\tcase 16:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (3 << bit_offset);\n\t\t\tbreak;\n\t\tcase 20:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (4 << bit_offset);\n\t\t\tbreak;\n\t\tcase 24:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (5 << bit_offset);\n\t\t\tbreak;\n\t\tcase 28:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (6 << bit_offset);\n\t\t\tbreak;\n\t\tcase 32:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (7 << bit_offset);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\t\t}\n\t} else {\n\t\tswitch (mA) {\n\t\tcase 4:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (0 << bit_offset);\n\t\t\tbreak;\n\t\tcase 8:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (1 << bit_offset);\n\t\t\tbreak;\n\t\tcase 12:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (2 << bit_offset);\n\t\t\tbreak;\n\t\tcase 16:\n\t\t\t_regval &= ~(width << bit_offset);\n\t\t\t_regval |= (3 << bit_offset);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\treturn -EINVAL;\n\t\t}\n\t}\n\n\t*regval = _regval;\n\n\treturn 0;\n}\n\nstatic int bm1880_pinconf_drv_get(u32 width, u32 drv)\n{\n\tint ret = -ENOTSUPP;\n\n\t \n\tif (width == 0x03) {\n\t\tswitch (drv) {\n\t\tcase 0:\n\t\t\tret  = 4;\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tret  = 8;\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tret  = 12;\n\t\t\tbreak;\n\t\tcase 3:\n\t\t\tret  = 16;\n\t\t\tbreak;\n\t\tcase 4:\n\t\t\tret  = 20;\n\t\t\tbreak;\n\t\tcase 5:\n\t\t\tret  = 24;\n\t\t\tbreak;\n\t\tcase 6:\n\t\t\tret  = 28;\n\t\t\tbreak;\n\t\tcase 7:\n\t\t\tret  = 32;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t} else {\n\t\tswitch (drv) {\n\t\tcase 0:\n\t\t\tret  = 4;\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tret  = 8;\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\tret  = 12;\n\t\t\tbreak;\n\t\tcase 3:\n\t\t\tret  = 16;\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn ret;\n}\n\nstatic int bm1880_pinconf_cfg_get(struct pinctrl_dev *pctldev,\n\t\t\t\t  unsigned int pin,\n\t\t\t\t  unsigned long *config)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\tunsigned int param = pinconf_to_config_param(*config);\n\tunsigned int arg = 0;\n\tu32 regval, offset, bit_offset;\n\tint ret;\n\n\toffset = (pin >> 1) << 2;\n\tregval = readl_relaxed(pctrl->base + BM1880_REG_MUX + offset);\n\n\tswitch (param) {\n\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\tbit_offset = BM1880_PINCONF_PULLUP(pin);\n\t\targ = !!(regval & BIT(bit_offset));\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\tbit_offset = BM1880_PINCONF_PULLDOWN(pin);\n\t\targ = !!(regval & BIT(bit_offset));\n\t\tbreak;\n\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\tbit_offset = BM1880_PINCONF_PULLCTRL(pin);\n\t\targ = !!(regval & BIT(bit_offset));\n\t\tbreak;\n\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\tbit_offset = BM1880_PINCONF_SCHMITT(pin);\n\t\targ = !!(regval & BIT(bit_offset));\n\t\tbreak;\n\tcase PIN_CONFIG_SLEW_RATE:\n\t\tbit_offset = BM1880_PINCONF_SLEW(pin);\n\t\targ = !!(regval & BIT(bit_offset));\n\t\tbreak;\n\tcase PIN_CONFIG_DRIVE_STRENGTH:\n\t\tbit_offset = BM1880_PINCONF_DRV(pin);\n\t\tret = bm1880_pinconf_drv_get(pctrl->pinconf[pin].drv_bits,\n\t\t\t\t\t     !!(regval & BIT(bit_offset)));\n\t\tif (ret < 0)\n\t\t\treturn ret;\n\n\t\targ = ret;\n\t\tbreak;\n\tdefault:\n\t\treturn -ENOTSUPP;\n\t}\n\n\t*config = pinconf_to_config_packed(param, arg);\n\n\treturn 0;\n}\n\nstatic int bm1880_pinconf_cfg_set(struct pinctrl_dev *pctldev,\n\t\t\t\t  unsigned int pin,\n\t\t\t\t  unsigned long *configs,\n\t\t\t\t  unsigned int num_configs)\n{\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\tu32 regval, offset, bit_offset;\n\tint i, ret;\n\n\toffset = (pin >> 1) << 2;\n\tregval = readl_relaxed(pctrl->base + BM1880_REG_MUX + offset);\n\n\tfor (i = 0; i < num_configs; i++) {\n\t\tunsigned int param = pinconf_to_config_param(configs[i]);\n\t\tunsigned int arg = pinconf_to_config_argument(configs[i]);\n\n\t\tswitch (param) {\n\t\tcase PIN_CONFIG_BIAS_PULL_UP:\n\t\t\tbit_offset = BM1880_PINCONF_PULLUP(pin);\n\t\t\tregval |= BIT(bit_offset);\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_BIAS_PULL_DOWN:\n\t\t\tbit_offset = BM1880_PINCONF_PULLDOWN(pin);\n\t\t\tregval |= BIT(bit_offset);\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_BIAS_DISABLE:\n\t\t\tbit_offset = BM1880_PINCONF_PULLCTRL(pin);\n\t\t\tregval |= BIT(bit_offset);\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_INPUT_SCHMITT_ENABLE:\n\t\t\tbit_offset = BM1880_PINCONF_SCHMITT(pin);\n\t\t\tif (arg)\n\t\t\t\tregval |= BIT(bit_offset);\n\t\t\telse\n\t\t\t\tregval &= ~BIT(bit_offset);\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_SLEW_RATE:\n\t\t\tbit_offset = BM1880_PINCONF_SLEW(pin);\n\t\t\tif (arg)\n\t\t\t\tregval |= BIT(bit_offset);\n\t\t\telse\n\t\t\t\tregval &= ~BIT(bit_offset);\n\t\t\tbreak;\n\t\tcase PIN_CONFIG_DRIVE_STRENGTH:\n\t\t\tbit_offset = BM1880_PINCONF_DRV(pin);\n\t\t\tret = bm1880_pinconf_drv_set(arg,\n\t\t\t\t\t\tpctrl->pinconf[pin].drv_bits,\n\t\t\t\t\t\t&regval, bit_offset);\n\t\t\tif (ret < 0)\n\t\t\t\treturn ret;\n\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tdev_warn(pctldev->dev,\n\t\t\t\t \"unsupported configuration parameter '%u'\\n\",\n\t\t\t\t param);\n\t\t\tcontinue;\n\t\t}\n\n\t\twritel_relaxed(regval, pctrl->base + BM1880_REG_MUX + offset);\n\t}\n\n\treturn 0;\n}\n\nstatic int bm1880_pinconf_group_set(struct pinctrl_dev *pctldev,\n\t\t\t\t    unsigned int selector,\n\t\t\t\t    unsigned long *configs,\n\t\t\t\t    unsigned int  num_configs)\n{\n\tint i, ret;\n\tstruct bm1880_pinctrl *pctrl = pinctrl_dev_get_drvdata(pctldev);\n\tconst struct bm1880_pctrl_group *pgrp = &pctrl->groups[selector];\n\n\tfor (i = 0; i < pgrp->npins; i++) {\n\t\tret = bm1880_pinconf_cfg_set(pctldev, pgrp->pins[i], configs,\n\t\t\t\t\t     num_configs);\n\t\tif (ret)\n\t\t\treturn ret;\n\t}\n\n\treturn 0;\n}\n\nstatic const struct pinconf_ops bm1880_pinconf_ops = {\n\t.is_generic = true,\n\t.pin_config_get = bm1880_pinconf_cfg_get,\n\t.pin_config_set = bm1880_pinconf_cfg_set,\n\t.pin_config_group_set = bm1880_pinconf_group_set,\n};\n\nstatic const struct pinmux_ops bm1880_pinmux_ops = {\n\t.get_functions_count = bm1880_pmux_get_functions_count,\n\t.get_function_name = bm1880_pmux_get_function_name,\n\t.get_function_groups = bm1880_pmux_get_function_groups,\n\t.set_mux = bm1880_pinmux_set_mux,\n};\n\nstatic struct pinctrl_desc bm1880_desc = {\n\t.name = \"bm1880_pinctrl\",\n\t.pins = bm1880_pins,\n\t.npins = ARRAY_SIZE(bm1880_pins),\n\t.pctlops = &bm1880_pctrl_ops,\n\t.pmxops = &bm1880_pinmux_ops,\n\t.confops = &bm1880_pinconf_ops,\n\t.owner = THIS_MODULE,\n};\n\nstatic int bm1880_pinctrl_probe(struct platform_device *pdev)\n\n{\n\tstruct bm1880_pinctrl *pctrl;\n\n\tpctrl = devm_kzalloc(&pdev->dev, sizeof(*pctrl), GFP_KERNEL);\n\tif (!pctrl)\n\t\treturn -ENOMEM;\n\n\tpctrl->base = devm_platform_ioremap_resource(pdev, 0);\n\tif (IS_ERR(pctrl->base))\n\t\treturn PTR_ERR(pctrl->base);\n\n\tpctrl->groups = bm1880_pctrl_groups;\n\tpctrl->ngroups = ARRAY_SIZE(bm1880_pctrl_groups);\n\tpctrl->funcs = bm1880_pmux_functions;\n\tpctrl->nfuncs = ARRAY_SIZE(bm1880_pmux_functions);\n\tpctrl->pinconf = bm1880_pinconf;\n\n\tpctrl->pctrldev = devm_pinctrl_register(&pdev->dev, &bm1880_desc,\n\t\t\t\t\t\tpctrl);\n\tif (IS_ERR(pctrl->pctrldev))\n\t\treturn PTR_ERR(pctrl->pctrldev);\n\n\tplatform_set_drvdata(pdev, pctrl);\n\n\tdev_info(&pdev->dev, \"BM1880 pinctrl driver initialized\\n\");\n\n\treturn 0;\n}\n\nstatic const struct of_device_id bm1880_pinctrl_of_match[] = {\n\t{ .compatible = \"bitmain,bm1880-pinctrl\" },\n\t{ }\n};\n\nstatic struct platform_driver bm1880_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"pinctrl-bm1880\",\n\t\t.of_match_table = of_match_ptr(bm1880_pinctrl_of_match),\n\t},\n\t.probe = bm1880_pinctrl_probe,\n};\n\nstatic int __init bm1880_pinctrl_init(void)\n{\n\treturn platform_driver_register(&bm1880_pinctrl_driver);\n}\narch_initcall(bm1880_pinctrl_init);\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}