Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Mar 12 15:05:44 2019
| Host         : lenovo running 64-bit Manjaro Linux
| Command      : report_control_sets -verbose -file UART_control_sets_placed.rpt
| Design       : UART
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            1 |
|      8 |            2 |
|     10 |            2 |
|     14 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |              14 |            2 |
| Yes          | No                    | No                     |              10 |            3 |
| Yes          | No                    | Yes                    |              66 |           20 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------+------------------------+------------------+----------------+
|  Clock Signal  |    Enable Signal    |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+---------------------+------------------------+------------------+----------------+
|  clk_IBUF_BUFG | int/aux_BIP_i_1_n_0 | reset_IBUF             |                1 |              2 |
|  clk_IBUF_BUFG |                     |                        |                2 |              4 |
|  clk_IBUF_BUFG | tx_mod/s_next       | reset_IBUF             |                2 |              8 |
|  clk_IBUF_BUFG | rx_mod/s_next       | reset_IBUF             |                2 |              8 |
|  clk_IBUF_BUFG | int/out             |                        |                3 |             10 |
|  clk_IBUF_BUFG | int/out             | int/div[7]_i_1_n_0     |                4 |             10 |
|  clk_IBUF_BUFG |                     | br_g/ciclos[7]_i_1_n_0 |                2 |             14 |
|  clk_IBUF_BUFG | rx_mod/b_next       | reset_IBUF             |                3 |             16 |
|  clk_IBUF_BUFG |                     | reset_IBUF             |                7 |             28 |
|  clk_IBUF_BUFG | int/aux_Acc_Count_0 | reset_IBUF             |               12 |             32 |
+----------------+---------------------+------------------------+------------------+----------------+


