[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/GenCase/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/GenCase/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<149> s<148> l<2:1> el<1:2>
n<module> u<2> t<Module_keyword> p<6> s<3> l<2:1> el<2:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<2:8> el<2:12>
n<> u<4> t<Port> p<5> l<2:13> el<2:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<2:12> el<2:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<2:1> el<2:15>
n<> u<7> t<Endmodule> p<8> l<3:1> el<3:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<2:1> el<3:10>
n<> u<9> t<Description> p<148> c<8> s<147> l<2:1> el<3:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<5:1> el<5:7>
n<top> u<11> t<StringConst> p<14> s<13> l<5:8> el<5:11>
n<> u<12> t<Port> p<13> l<5:12> el<5:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<5:11> el<5:13>
n<> u<14> t<Module_nonansi_header> p<146> c<10> s<34> l<5:1> el<5:14>
n<> u<15> t<IntVec_TypeBit> p<17> s<16> l<6:13> el<6:16>
n<> u<16> t<Signing_Unsigned> p<17> l<6:17> el<6:25>
n<> u<17> t<Data_type> p<18> c<15> l<6:13> el<6:25>
n<> u<18> t<Data_type_or_implicit> p<28> c<17> s<27> l<6:13> el<6:25>
n<x_1b0> u<19> t<StringConst> p<26> s<25> l<6:26> el<6:31>
n<> u<20> t<Number_1Tickb0> p<21> l<6:34> el<6:38>
n<> u<21> t<Primary_literal> p<22> c<20> l<6:34> el<6:38>
n<> u<22> t<Constant_primary> p<23> c<21> l<6:34> el<6:38>
n<> u<23> t<Constant_expression> p<24> c<22> l<6:34> el<6:38>
n<> u<24> t<Constant_mintypmax_expression> p<25> c<23> l<6:34> el<6:38>
n<> u<25> t<Constant_param_expression> p<26> c<24> l<6:34> el<6:38>
n<> u<26> t<Param_assignment> p<27> c<19> l<6:26> el<6:38>
n<> u<27> t<List_of_param_assignments> p<28> c<26> l<6:26> el<6:38>
n<> u<28> t<Parameter_declaration> p<29> c<18> l<6:3> el<6:38>
n<> u<29> t<Package_or_generate_item_declaration> p<30> c<28> l<6:3> el<6:39>
n<> u<30> t<Module_or_generate_item_declaration> p<31> c<29> l<6:3> el<6:39>
n<> u<31> t<Module_common_item> p<32> c<30> l<6:3> el<6:39>
n<> u<32> t<Module_or_generate_item> p<33> c<31> l<6:3> el<6:39>
n<> u<33> t<Non_port_module_item> p<34> c<32> l<6:3> el<6:39>
n<> u<34> t<Module_item> p<146> c<33> s<54> l<6:3> el<6:39>
n<> u<35> t<IntVec_TypeBit> p<37> s<36> l<7:13> el<7:16>
n<> u<36> t<Signing_Signed> p<37> l<7:17> el<7:23>
n<> u<37> t<Data_type> p<38> c<35> l<7:13> el<7:23>
n<> u<38> t<Data_type_or_implicit> p<48> c<37> s<47> l<7:13> el<7:23>
n<x_1sb0> u<39> t<StringConst> p<46> s<45> l<7:24> el<7:30>
n<1'sb0> u<40> t<IntConst> p<41> l<7:33> el<7:38>
n<> u<41> t<Primary_literal> p<42> c<40> l<7:33> el<7:38>
n<> u<42> t<Constant_primary> p<43> c<41> l<7:33> el<7:38>
n<> u<43> t<Constant_expression> p<44> c<42> l<7:33> el<7:38>
n<> u<44> t<Constant_mintypmax_expression> p<45> c<43> l<7:33> el<7:38>
n<> u<45> t<Constant_param_expression> p<46> c<44> l<7:33> el<7:38>
n<> u<46> t<Param_assignment> p<47> c<39> l<7:24> el<7:38>
n<> u<47> t<List_of_param_assignments> p<48> c<46> l<7:24> el<7:38>
n<> u<48> t<Parameter_declaration> p<49> c<38> l<7:3> el<7:38>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<7:3> el<7:39>
n<> u<50> t<Module_or_generate_item_declaration> p<51> c<49> l<7:3> el<7:39>
n<> u<51> t<Module_common_item> p<52> c<50> l<7:3> el<7:39>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<7:3> el<7:39>
n<> u<53> t<Non_port_module_item> p<54> c<52> l<7:3> el<7:39>
n<> u<54> t<Module_item> p<146> c<53> s<74> l<7:3> el<7:39>
n<> u<55> t<IntVec_TypeBit> p<57> s<56> l<8:13> el<8:16>
n<> u<56> t<Signing_Signed> p<57> l<8:17> el<8:23>
n<> u<57> t<Data_type> p<58> c<55> l<8:13> el<8:23>
n<> u<58> t<Data_type_or_implicit> p<68> c<57> s<67> l<8:13> el<8:23>
n<x_1sb1> u<59> t<StringConst> p<66> s<65> l<8:24> el<8:30>
n<1'sb1> u<60> t<IntConst> p<61> l<8:33> el<8:38>
n<> u<61> t<Primary_literal> p<62> c<60> l<8:33> el<8:38>
n<> u<62> t<Constant_primary> p<63> c<61> l<8:33> el<8:38>
n<> u<63> t<Constant_expression> p<64> c<62> l<8:33> el<8:38>
n<> u<64> t<Constant_mintypmax_expression> p<65> c<63> l<8:33> el<8:38>
n<> u<65> t<Constant_param_expression> p<66> c<64> l<8:33> el<8:38>
n<> u<66> t<Param_assignment> p<67> c<59> l<8:24> el<8:38>
n<> u<67> t<List_of_param_assignments> p<68> c<66> l<8:24> el<8:38>
n<> u<68> t<Parameter_declaration> p<69> c<58> l<8:3> el<8:38>
n<> u<69> t<Package_or_generate_item_declaration> p<70> c<68> l<8:3> el<8:39>
n<> u<70> t<Module_or_generate_item_declaration> p<71> c<69> l<8:3> el<8:39>
n<> u<71> t<Module_common_item> p<72> c<70> l<8:3> el<8:39>
n<> u<72> t<Module_or_generate_item> p<73> c<71> l<8:3> el<8:39>
n<> u<73> t<Non_port_module_item> p<74> c<72> l<8:3> el<8:39>
n<> u<74> t<Module_item> p<146> c<73> s<104> l<8:3> el<8:39>
n<> u<75> t<IntVec_TypeLogic> p<87> s<76> l<9:13> el<9:18>
n<> u<76> t<Signing_Signed> p<87> s<86> l<9:19> el<9:25>
n<1> u<77> t<IntConst> p<78> l<9:27> el<9:28>
n<> u<78> t<Primary_literal> p<79> c<77> l<9:27> el<9:28>
n<> u<79> t<Constant_primary> p<80> c<78> l<9:27> el<9:28>
n<> u<80> t<Constant_expression> p<85> c<79> s<84> l<9:27> el<9:28>
n<0> u<81> t<IntConst> p<82> l<9:29> el<9:30>
n<> u<82> t<Primary_literal> p<83> c<81> l<9:29> el<9:30>
n<> u<83> t<Constant_primary> p<84> c<82> l<9:29> el<9:30>
n<> u<84> t<Constant_expression> p<85> c<83> l<9:29> el<9:30>
n<> u<85> t<Constant_range> p<86> c<80> l<9:27> el<9:30>
n<> u<86> t<Packed_dimension> p<87> c<85> l<9:26> el<9:31>
n<> u<87> t<Data_type> p<88> c<75> l<9:13> el<9:31>
n<> u<88> t<Data_type_or_implicit> p<98> c<87> s<97> l<9:13> el<9:31>
n<x_2sb11> u<89> t<StringConst> p<96> s<95> l<9:32> el<9:39>
n<2'sb11> u<90> t<IntConst> p<91> l<9:42> el<9:48>
n<> u<91> t<Primary_literal> p<92> c<90> l<9:42> el<9:48>
n<> u<92> t<Constant_primary> p<93> c<91> l<9:42> el<9:48>
n<> u<93> t<Constant_expression> p<94> c<92> l<9:42> el<9:48>
n<> u<94> t<Constant_mintypmax_expression> p<95> c<93> l<9:42> el<9:48>
n<> u<95> t<Constant_param_expression> p<96> c<94> l<9:42> el<9:48>
n<> u<96> t<Param_assignment> p<97> c<89> l<9:32> el<9:48>
n<> u<97> t<List_of_param_assignments> p<98> c<96> l<9:32> el<9:48>
n<> u<98> t<Parameter_declaration> p<99> c<88> l<9:3> el<9:48>
n<> u<99> t<Package_or_generate_item_declaration> p<100> c<98> l<9:3> el<9:49>
n<> u<100> t<Module_or_generate_item_declaration> p<101> c<99> l<9:3> el<9:49>
n<> u<101> t<Module_common_item> p<102> c<100> l<9:3> el<9:49>
n<> u<102> t<Module_or_generate_item> p<103> c<101> l<9:3> el<9:49>
n<> u<103> t<Non_port_module_item> p<104> c<102> l<9:3> el<9:49>
n<> u<104> t<Module_item> p<146> c<103> s<144> l<9:3> el<9:49>
n<x_2sb11> u<105> t<StringConst> p<106> l<11:9> el<11:16>
n<> u<106> t<Primary_literal> p<107> c<105> l<11:9> el<11:16>
n<> u<107> t<Constant_primary> p<108> c<106> l<11:9> el<11:16>
n<> u<108> t<Constant_expression> p<139> c<107> s<126> l<11:9> el<11:16>
n<x_1sb1> u<109> t<StringConst> p<110> l<12:5> el<12:11>
n<> u<110> t<Primary_literal> p<111> c<109> l<12:5> el<12:11>
n<> u<111> t<Constant_primary> p<112> c<110> l<12:5> el<12:11>
n<> u<112> t<Constant_expression> p<126> c<111> s<125> l<12:5> el<12:11>
n<tag1> u<113> t<StringConst> p<125> s<123> l<12:20> el<12:24>
n<GOOD> u<114> t<StringConst> p<120> s<119> l<13:7> el<13:11>
n<u2> u<115> t<StringConst> p<116> l<13:12> el<13:14>
n<> u<116> t<Name_of_instance> p<119> c<115> s<118> l<13:12> el<13:14>
n<> u<117> t<Ordered_port_connection> p<118> l<13:15> el<13:15>
n<> u<118> t<List_of_port_connections> p<119> c<117> l<13:15> el<13:15>
n<> u<119> t<Hierarchical_instance> p<120> c<116> l<13:12> el<13:16>
n<> u<120> t<Module_instantiation> p<121> c<114> l<13:7> el<13:17>
n<> u<121> t<Module_or_generate_item> p<122> c<120> l<13:7> el<13:17>
n<> u<122> t<Generate_item> p<123> c<121> l<13:7> el<13:17>
n<> u<123> t<Generate_block> p<125> c<122> s<124> l<13:7> el<13:17>
n<> u<124> t<End> p<125> l<14:5> el<14:8>
n<> u<125> t<Generate_block> p<126> c<113> l<12:13> el<14:8>
n<> u<126> t<Case_generate_item> p<139> c<112> s<137> l<12:5> el<14:8>
n<BAD> u<127> t<StringConst> p<133> s<132> l<15:14> el<15:17>
n<u3> u<128> t<StringConst> p<129> l<15:18> el<15:20>
n<> u<129> t<Name_of_instance> p<132> c<128> s<131> l<15:18> el<15:20>
n<> u<130> t<Ordered_port_connection> p<131> l<15:21> el<15:21>
n<> u<131> t<List_of_port_connections> p<132> c<130> l<15:21> el<15:21>
n<> u<132> t<Hierarchical_instance> p<133> c<129> l<15:18> el<15:22>
n<> u<133> t<Module_instantiation> p<134> c<127> l<15:14> el<15:23>
n<> u<134> t<Module_or_generate_item> p<135> c<133> l<15:14> el<15:23>
n<> u<135> t<Generate_item> p<136> c<134> l<15:14> el<15:23>
n<> u<136> t<Generate_block> p<137> c<135> l<15:14> el<15:23>
n<> u<137> t<Case_generate_item> p<139> c<136> s<138> l<15:5> el<15:23>
n<> u<138> t<Endcase> p<139> l<16:3> el<16:10>
n<> u<139> t<Case_generate_construct> p<140> c<108> l<11:3> el<16:10>
n<> u<140> t<Conditional_generate_construct> p<141> c<139> l<11:3> el<16:10>
n<> u<141> t<Module_common_item> p<142> c<140> l<11:3> el<16:10>
n<> u<142> t<Module_or_generate_item> p<143> c<141> l<11:3> el<16:10>
n<> u<143> t<Non_port_module_item> p<144> c<142> l<11:3> el<16:10>
n<> u<144> t<Module_item> p<146> c<143> s<145> l<11:3> el<16:10>
n<> u<145> t<Endmodule> p<146> l<19:1> el<19:10>
n<> u<146> t<Module_declaration> p<147> c<14> l<5:1> el<19:10>
n<> u<147> t<Description> p<148> c<146> l<5:1> el<19:10>
n<> u<148> t<Source_text> p<149> c<9> l<2:1> el<19:10>
n<> u<149> t<Top_level_rule> c<1> l<2:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/GenCase/dut.sv:2:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/GenCase/dut.sv:5:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/GenCase/dut.sv:2:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/GenCase/dut.sv:5:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/GenCase/dut.sv:11:3: Compile generate block "work@top.tag1".

[NTE:EL0503] ${SURELOG_DIR}/tests/GenCase/dut.sv:5:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
begin                                                  1
bit_typespec                                           6
case_item                                              2
constant                                              22
design                                                 1
gen_case                                               1
gen_scope                                              2
gen_scope_array                                        2
int_typespec                                          12
logic_typespec                                         2
module_inst                                            7
named_begin                                            1
param_assign                                           8
parameter                                              8
range                                                  2
ref_module                                             3
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
begin                                                  1
bit_typespec                                           6
case_item                                              2
constant                                              22
design                                                 1
gen_case                                               1
gen_scope                                              3
gen_scope_array                                        3
int_typespec                                          12
logic_typespec                                         2
module_inst                                            8
named_begin                                            1
param_assign                                           8
parameter                                              8
range                                                  2
ref_module                                             3
ref_obj                                                2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/GenCase/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/GenCase/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/GenCase/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:2:1, endln:3:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiParameter:
  \_parameter: (work@top.x_1b0), line:6:26, endln:6:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:6:13, endln:6:16
      |vpiParent:
      \_parameter: (work@top.x_1b0), line:6:26, endln:6:31
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_parameter: (work@top.x_1sb0), line:7:24, endln:7:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.x_1sb0), line:7:24, endln:7:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_parameter: (work@top.x_1sb1), line:8:24, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |INT:-1
    |vpiTypespec:
    \_bit_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.x_1sb1), line:8:24, endln:8:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_parameter: (work@top.x_2sb11), line:9:32, endln:9:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |INT:-1
    |vpiTypespec:
    \_logic_typespec: , line:9:13, endln:9:31
      |vpiParent:
      \_parameter: (work@top.x_2sb11), line:9:32, endln:9:39
      |vpiRange:
      \_range: , line:9:26, endln:9:31
        |vpiParent:
        \_logic_typespec: , line:9:13, endln:9:31
        |vpiLeftRange:
        \_constant: , line:9:27, endln:9:28
          |vpiParent:
          \_range: , line:9:26, endln:9:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:29, endln:9:30
          |vpiParent:
          \_range: , line:9:26, endln:9:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_param_assign: , line:6:26, endln:6:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:6:34, endln:6:38
      |vpiParent:
      \_param_assign: , line:6:26, endln:6:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:6:13, endln:6:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1b0), line:6:26, endln:6:31
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:38
      |vpiParent:
      \_param_assign: , line:7:24, endln:7:38
      |vpiDecompile:1'sb0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:7:13, endln:7:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb0), line:7:24, endln:7:30
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:38
      |vpiParent:
      \_param_assign: , line:8:24, endln:8:38
      |vpiDecompile:-1
      |vpiSize:1
      |INT:-1
      |vpiTypespec:
      \_bit_typespec: , line:8:13, endln:8:16
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_1sb1), line:8:24, endln:8:30
  |vpiParamAssign:
  \_param_assign: , line:9:32, endln:9:48
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:9:42, endln:9:48
      |vpiParent:
      \_param_assign: , line:9:32, endln:9:48
      |vpiDecompile:-1
      |vpiSize:2
      |INT:-1
      |vpiTypespec:
      \_logic_typespec: , line:9:13, endln:9:31
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_2sb11), line:9:32, endln:9:39
  |vpiDefName:work@top
  |vpiGenStmt:
  \_gen_case: 
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiCondition:
    \_ref_obj: (work@top.x_2sb11), line:11:9, endln:11:16
      |vpiParent:
      \_gen_case: 
      |vpiName:x_2sb11
      |vpiFullName:work@top.x_2sb11
    |vpiCaseItem:
    \_case_item: 
      |vpiExpr:
      \_ref_obj: (x_1sb1), line:12:5, endln:12:11
        |vpiParent:
        \_case_item: 
        |vpiName:x_1sb1
      |vpiStmt:
      \_named_begin: (tag1)
        |vpiParent:
        \_case_item: 
        |vpiName:tag1
        |vpiStmt:
        \_ref_module: work@GOOD (u2), line:13:12, endln:13:14
          |vpiParent:
          \_named_begin: (tag1)
          |vpiName:u2
          |vpiDefName:work@GOOD
    |vpiCaseItem:
    \_case_item: 
      |vpiStmt:
      \_begin: 
        |vpiParent:
        \_case_item: 
        |vpiStmt:
        \_ref_module: work@BAD (u3), line:15:18, endln:15:20
          |vpiParent:
          \_begin: 
          |vpiName:u3
          |vpiDefName:work@BAD
|uhdmtopModules:
\_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
  |vpiName:work@top
  |vpiParameter:
  \_parameter: (work@top.x_1b0), line:6:26, endln:6:31
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:6:13, endln:6:16
      |vpiParent:
      \_parameter: (work@top.x_1b0), line:6:26, endln:6:31
    |vpiName:x_1b0
    |vpiFullName:work@top.x_1b0
  |vpiParameter:
  \_parameter: (work@top.x_1sb0), line:7:24, endln:7:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:7:13, endln:7:16
      |vpiParent:
      \_parameter: (work@top.x_1sb0), line:7:24, endln:7:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb0
    |vpiFullName:work@top.x_1sb0
  |vpiParameter:
  \_parameter: (work@top.x_1sb1), line:8:24, endln:8:30
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |INT:-1
    |vpiTypespec:
    \_bit_typespec: , line:8:13, endln:8:16
      |vpiParent:
      \_parameter: (work@top.x_1sb1), line:8:24, endln:8:30
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_1sb1
    |vpiFullName:work@top.x_1sb1
  |vpiParameter:
  \_parameter: (work@top.x_2sb11), line:9:32, endln:9:39
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |INT:-1
    |vpiTypespec:
    \_logic_typespec: , line:9:13, endln:9:31
      |vpiParent:
      \_parameter: (work@top.x_2sb11), line:9:32, endln:9:39
      |vpiRange:
      \_range: , line:9:26, endln:9:31
        |vpiParent:
        \_logic_typespec: , line:9:13, endln:9:31
        |vpiLeftRange:
        \_constant: , line:9:27, endln:9:28
          |vpiParent:
          \_range: , line:9:26, endln:9:31
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:9:29, endln:9:30
          |vpiParent:
          \_range: , line:9:26, endln:9:31
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiSigned:1
    |vpiSigned:1
    |vpiName:x_2sb11
    |vpiFullName:work@top.x_2sb11
  |vpiParamAssign:
  \_param_assign: , line:6:26, endln:6:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:6:34, endln:6:38
      |vpiParent:
      \_param_assign: , line:6:26, endln:6:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:6:13, endln:6:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1b0), line:6:26, endln:6:31
  |vpiParamAssign:
  \_param_assign: , line:7:24, endln:7:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:7:33, endln:7:38
      |vpiParent:
      \_param_assign: , line:7:24, endln:7:38
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@top.x_1sb0), line:7:24, endln:7:30
  |vpiParamAssign:
  \_param_assign: , line:8:24, endln:8:38
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:8:33, endln:8:38
      |vpiParent:
      \_param_assign: , line:8:24, endln:8:38
      |vpiDecompile:-1
      |vpiSize:1
      |INT:-1
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_1sb1), line:8:24, endln:8:30
  |vpiParamAssign:
  \_param_assign: , line:9:32, endln:9:48
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiRhs:
    \_constant: , line:9:42, endln:9:48
      |vpiParent:
      \_param_assign: , line:9:32, endln:9:48
      |vpiDecompile:-1
      |vpiSize:2
      |INT:-1
      |vpiTypespec:
      \_int_typespec: 
        |vpiSigned:1
      |vpiConstType:7
    |vpiLhs:
    \_parameter: (work@top.x_2sb11), line:9:32, endln:9:39
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@top.tag1), line:11:3, endln:16:10
    |vpiParent:
    \_module_inst: work@top (work@top), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:5:1, endln:19:10
    |vpiName:tag1
    |vpiFullName:work@top.tag1
    |vpiGenScope:
    \_gen_scope: (work@top.tag1)
      |vpiParent:
      \_gen_scope_array: (work@top.tag1), line:11:3, endln:16:10
      |vpiFullName:work@top.tag1
      |vpiModule:
      \_module_inst: work@GOOD (work@top.tag1.u2), file:${SURELOG_DIR}/tests/GenCase/dut.sv, line:13:7, endln:13:17
        |vpiParent:
        \_gen_scope: (work@top.tag1)
        |vpiName:u2
        |vpiFullName:work@top.tag1.u2
        |vpiDefName:work@GOOD
        |vpiDefFile:${SURELOG_DIR}/tests/GenCase/dut.sv
        |vpiDefLineNo:2
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/GenCase/dut.sv | ${SURELOG_DIR}/build/regression/GenCase/roundtrip/dut_000.sv | 10 | 19 |