

================================================================
== Vitis HLS Report for 'infer'
================================================================
* Date:           Sat Dec 23 20:35:30 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  40043605|  40043605|  0.482 sec|  0.482 sec|  40043606|  40043606|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_201_1                 |     3604|     3604|         6|          1|          1|  3600|       yes|
        |- VITIS_LOOP_31_1_VITIS_LOOP_33_2  |     3611|     3611|        13|          1|          1|  3600|       yes|
        |- VITIS_LOOP_22_1                  |       64|       64|         1|          1|          1|    64|       yes|
        |- VITIS_LOOP_22_1                  |       32|       32|         1|          1|          1|    32|       yes|
        |- VITIS_LOOP_22_1                  |       16|       16|         1|          1|          1|    16|       yes|
        |- VITIS_LOOP_22_1                  |        4|        4|         1|          1|          1|     4|       yes|
        |- VITIS_LOOP_177_1                 |      346|      346|        90|         84|          1|     4|       yes|
        |- VITIS_LOOP_315_2                 |        5|        5|         3|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6
  * Pipeline-1: initiation interval (II) = 1, depth = 13
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 1, depth = 1
  * Pipeline-5: initiation interval (II) = 1, depth = 1
  * Pipeline-6: initiation interval (II) = 84, depth = 90
  * Pipeline-7: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 149
* Pipeline : 8
  Pipeline-0 : II = 1, D = 6, States = { 2 3 4 5 6 7 }
  Pipeline-1 : II = 1, D = 13, States = { 9 10 11 12 13 14 15 16 17 18 19 20 21 }
  Pipeline-2 : II = 1, D = 1, States = { 36 }
  Pipeline-3 : II = 1, D = 1, States = { 39 }
  Pipeline-4 : II = 1, D = 1, States = { 42 }
  Pipeline-5 : II = 1, D = 1, States = { 45 }
  Pipeline-6 : II = 84, D = 90, States = { 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 }
  Pipeline-7 : II = 1, D = 3, States = { 146 147 148 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 8 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
8 --> 9 
9 --> 22 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 9 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 36 
37 --> 38 
38 --> 39 
39 --> 40 39 
40 --> 41 
41 --> 42 
42 --> 43 42 
43 --> 44 
44 --> 45 
45 --> 46 45 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 145 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 135 
135 --> 136 
136 --> 137 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 143 
143 --> 144 
144 --> 55 
145 --> 146 
146 --> 149 147 
147 --> 148 
148 --> 146 
149 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11"   --->   Operation 150 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_input_V, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 151 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_input_V"   --->   Operation 152 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %infer_output_V, void @empty_7, i32 1, i32 1, void @empty_4, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 153 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %infer_output_V"   --->   Operation 154 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_15, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_8, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 155 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%image_input = alloca i64 1" [../src/hls/cnn.cpp:198]   --->   Operation 156 'alloca' 'image_input' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%layer_2_output_0 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 157 'alloca' 'layer_2_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%layer_2_output_1 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 158 'alloca' 'layer_2_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%layer_2_output_2 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 159 'alloca' 'layer_2_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%layer_2_output_3 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 160 'alloca' 'layer_2_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%layer_2_output_4 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 161 'alloca' 'layer_2_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%layer_2_output_5 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 162 'alloca' 'layer_2_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%layer_2_output_6 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 163 'alloca' 'layer_2_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%layer_2_output_7 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 164 'alloca' 'layer_2_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%layer_2_output_8 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 165 'alloca' 'layer_2_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%layer_2_output_9 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 166 'alloca' 'layer_2_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%layer_2_output_10 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 167 'alloca' 'layer_2_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%layer_2_output_11 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 168 'alloca' 'layer_2_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%layer_2_output_12 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 169 'alloca' 'layer_2_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%layer_2_output_13 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 170 'alloca' 'layer_2_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%layer_2_output_14 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 171 'alloca' 'layer_2_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%layer_2_output_15 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 172 'alloca' 'layer_2_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%layer_2_output_16 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 173 'alloca' 'layer_2_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%layer_2_output_17 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 174 'alloca' 'layer_2_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%layer_2_output_18 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 175 'alloca' 'layer_2_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%layer_2_output_19 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 176 'alloca' 'layer_2_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%layer_2_output_20 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 177 'alloca' 'layer_2_output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%layer_2_output_21 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 178 'alloca' 'layer_2_output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%layer_2_output_22 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 179 'alloca' 'layer_2_output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%layer_2_output_23 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 180 'alloca' 'layer_2_output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%layer_2_output_24 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 181 'alloca' 'layer_2_output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%layer_2_output_25 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 182 'alloca' 'layer_2_output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%layer_2_output_26 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 183 'alloca' 'layer_2_output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%layer_2_output_27 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 184 'alloca' 'layer_2_output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%layer_2_output_28 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 185 'alloca' 'layer_2_output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%layer_2_output_29 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 186 'alloca' 'layer_2_output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%layer_2_output_30 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 187 'alloca' 'layer_2_output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%layer_2_output_31 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 188 'alloca' 'layer_2_output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%layer_2_output_32 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 189 'alloca' 'layer_2_output_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%layer_2_output_33 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 190 'alloca' 'layer_2_output_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%layer_2_output_34 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 191 'alloca' 'layer_2_output_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%layer_2_output_35 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 192 'alloca' 'layer_2_output_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%layer_2_output_36 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 193 'alloca' 'layer_2_output_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%layer_2_output_37 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 194 'alloca' 'layer_2_output_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%layer_2_output_38 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 195 'alloca' 'layer_2_output_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%layer_2_output_39 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 196 'alloca' 'layer_2_output_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%layer_2_output_40 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 197 'alloca' 'layer_2_output_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%layer_2_output_41 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 198 'alloca' 'layer_2_output_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%layer_2_output_42 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 199 'alloca' 'layer_2_output_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%layer_2_output_43 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 200 'alloca' 'layer_2_output_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%layer_2_output_44 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 201 'alloca' 'layer_2_output_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%layer_2_output_45 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 202 'alloca' 'layer_2_output_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%layer_2_output_46 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 203 'alloca' 'layer_2_output_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%layer_2_output_47 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 204 'alloca' 'layer_2_output_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%layer_2_output_48 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 205 'alloca' 'layer_2_output_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%layer_2_output_49 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 206 'alloca' 'layer_2_output_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%layer_2_output_50 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 207 'alloca' 'layer_2_output_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%layer_2_output_51 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 208 'alloca' 'layer_2_output_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%layer_2_output_52 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 209 'alloca' 'layer_2_output_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%layer_2_output_53 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 210 'alloca' 'layer_2_output_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%layer_2_output_54 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 211 'alloca' 'layer_2_output_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%layer_2_output_55 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 212 'alloca' 'layer_2_output_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%layer_2_output_56 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 213 'alloca' 'layer_2_output_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%layer_2_output_57 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 214 'alloca' 'layer_2_output_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%layer_2_output_58 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 215 'alloca' 'layer_2_output_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%layer_2_output_59 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 216 'alloca' 'layer_2_output_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%layer_2_output_60 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 217 'alloca' 'layer_2_output_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%layer_2_output_61 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 218 'alloca' 'layer_2_output_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%layer_2_output_62 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 219 'alloca' 'layer_2_output_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%layer_2_output_63 = alloca i64 1" [../src/hls/cnn.cpp:213]   --->   Operation 220 'alloca' 'layer_2_output_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%layer_3_output_0 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 221 'alloca' 'layer_3_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%layer_3_output_1 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 222 'alloca' 'layer_3_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%layer_3_output_2 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 223 'alloca' 'layer_3_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%layer_3_output_3 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 224 'alloca' 'layer_3_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%layer_3_output_4 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 225 'alloca' 'layer_3_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%layer_3_output_5 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 226 'alloca' 'layer_3_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%layer_3_output_6 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 227 'alloca' 'layer_3_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%layer_3_output_7 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 228 'alloca' 'layer_3_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%layer_3_output_8 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 229 'alloca' 'layer_3_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%layer_3_output_9 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 230 'alloca' 'layer_3_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%layer_3_output_10 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 231 'alloca' 'layer_3_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%layer_3_output_11 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 232 'alloca' 'layer_3_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%layer_3_output_12 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 233 'alloca' 'layer_3_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%layer_3_output_13 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 234 'alloca' 'layer_3_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%layer_3_output_14 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 235 'alloca' 'layer_3_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%layer_3_output_15 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 236 'alloca' 'layer_3_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%layer_3_output_16 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 237 'alloca' 'layer_3_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%layer_3_output_17 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 238 'alloca' 'layer_3_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%layer_3_output_18 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 239 'alloca' 'layer_3_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%layer_3_output_19 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 240 'alloca' 'layer_3_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%layer_3_output_20 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 241 'alloca' 'layer_3_output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%layer_3_output_21 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 242 'alloca' 'layer_3_output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%layer_3_output_22 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 243 'alloca' 'layer_3_output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%layer_3_output_23 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 244 'alloca' 'layer_3_output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%layer_3_output_24 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 245 'alloca' 'layer_3_output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%layer_3_output_25 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 246 'alloca' 'layer_3_output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%layer_3_output_26 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 247 'alloca' 'layer_3_output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%layer_3_output_27 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 248 'alloca' 'layer_3_output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%layer_3_output_28 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 249 'alloca' 'layer_3_output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%layer_3_output_29 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 250 'alloca' 'layer_3_output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%layer_3_output_30 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 251 'alloca' 'layer_3_output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%layer_3_output_31 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 252 'alloca' 'layer_3_output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%layer_3_output_32 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 253 'alloca' 'layer_3_output_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%layer_3_output_33 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 254 'alloca' 'layer_3_output_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%layer_3_output_34 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 255 'alloca' 'layer_3_output_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%layer_3_output_35 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 256 'alloca' 'layer_3_output_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%layer_3_output_36 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 257 'alloca' 'layer_3_output_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%layer_3_output_37 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 258 'alloca' 'layer_3_output_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%layer_3_output_38 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 259 'alloca' 'layer_3_output_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%layer_3_output_39 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 260 'alloca' 'layer_3_output_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%layer_3_output_40 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 261 'alloca' 'layer_3_output_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%layer_3_output_41 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 262 'alloca' 'layer_3_output_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%layer_3_output_42 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 263 'alloca' 'layer_3_output_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%layer_3_output_43 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 264 'alloca' 'layer_3_output_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%layer_3_output_44 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 265 'alloca' 'layer_3_output_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%layer_3_output_45 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 266 'alloca' 'layer_3_output_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%layer_3_output_46 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 267 'alloca' 'layer_3_output_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%layer_3_output_47 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 268 'alloca' 'layer_3_output_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%layer_3_output_48 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 269 'alloca' 'layer_3_output_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%layer_3_output_49 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 270 'alloca' 'layer_3_output_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%layer_3_output_50 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 271 'alloca' 'layer_3_output_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%layer_3_output_51 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 272 'alloca' 'layer_3_output_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%layer_3_output_52 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 273 'alloca' 'layer_3_output_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%layer_3_output_53 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 274 'alloca' 'layer_3_output_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%layer_3_output_54 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 275 'alloca' 'layer_3_output_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%layer_3_output_55 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 276 'alloca' 'layer_3_output_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%layer_3_output_56 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 277 'alloca' 'layer_3_output_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%layer_3_output_57 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 278 'alloca' 'layer_3_output_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%layer_3_output_58 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 279 'alloca' 'layer_3_output_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%layer_3_output_59 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 280 'alloca' 'layer_3_output_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%layer_3_output_60 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 281 'alloca' 'layer_3_output_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%layer_3_output_61 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 282 'alloca' 'layer_3_output_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%layer_3_output_62 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 283 'alloca' 'layer_3_output_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%layer_3_output_63 = alloca i64 1" [../src/hls/cnn.cpp:225]   --->   Operation 284 'alloca' 'layer_3_output_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%layer_4_output_0 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 285 'alloca' 'layer_4_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%layer_4_output_1 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 286 'alloca' 'layer_4_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%layer_4_output_2 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 287 'alloca' 'layer_4_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%layer_4_output_3 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 288 'alloca' 'layer_4_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%layer_4_output_4 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 289 'alloca' 'layer_4_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%layer_4_output_5 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 290 'alloca' 'layer_4_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%layer_4_output_6 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 291 'alloca' 'layer_4_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%layer_4_output_7 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 292 'alloca' 'layer_4_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%layer_4_output_8 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 293 'alloca' 'layer_4_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%layer_4_output_9 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 294 'alloca' 'layer_4_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%layer_4_output_10 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 295 'alloca' 'layer_4_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%layer_4_output_11 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 296 'alloca' 'layer_4_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%layer_4_output_12 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 297 'alloca' 'layer_4_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%layer_4_output_13 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 298 'alloca' 'layer_4_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%layer_4_output_14 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 299 'alloca' 'layer_4_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%layer_4_output_15 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 300 'alloca' 'layer_4_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%layer_4_output_16 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 301 'alloca' 'layer_4_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%layer_4_output_17 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 302 'alloca' 'layer_4_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%layer_4_output_18 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 303 'alloca' 'layer_4_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%layer_4_output_19 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 304 'alloca' 'layer_4_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%layer_4_output_20 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 305 'alloca' 'layer_4_output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%layer_4_output_21 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 306 'alloca' 'layer_4_output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%layer_4_output_22 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 307 'alloca' 'layer_4_output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%layer_4_output_23 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 308 'alloca' 'layer_4_output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%layer_4_output_24 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 309 'alloca' 'layer_4_output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%layer_4_output_25 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 310 'alloca' 'layer_4_output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%layer_4_output_26 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 311 'alloca' 'layer_4_output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%layer_4_output_27 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 312 'alloca' 'layer_4_output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%layer_4_output_28 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 313 'alloca' 'layer_4_output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%layer_4_output_29 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 314 'alloca' 'layer_4_output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%layer_4_output_30 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 315 'alloca' 'layer_4_output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%layer_4_output_31 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 316 'alloca' 'layer_4_output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%layer_4_output_32 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 317 'alloca' 'layer_4_output_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%layer_4_output_33 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 318 'alloca' 'layer_4_output_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%layer_4_output_34 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 319 'alloca' 'layer_4_output_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%layer_4_output_35 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 320 'alloca' 'layer_4_output_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%layer_4_output_36 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 321 'alloca' 'layer_4_output_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%layer_4_output_37 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 322 'alloca' 'layer_4_output_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%layer_4_output_38 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 323 'alloca' 'layer_4_output_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%layer_4_output_39 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 324 'alloca' 'layer_4_output_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%layer_4_output_40 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 325 'alloca' 'layer_4_output_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%layer_4_output_41 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 326 'alloca' 'layer_4_output_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%layer_4_output_42 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 327 'alloca' 'layer_4_output_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%layer_4_output_43 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 328 'alloca' 'layer_4_output_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%layer_4_output_44 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 329 'alloca' 'layer_4_output_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%layer_4_output_45 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 330 'alloca' 'layer_4_output_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%layer_4_output_46 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 331 'alloca' 'layer_4_output_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%layer_4_output_47 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 332 'alloca' 'layer_4_output_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%layer_4_output_48 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 333 'alloca' 'layer_4_output_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%layer_4_output_49 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 334 'alloca' 'layer_4_output_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%layer_4_output_50 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 335 'alloca' 'layer_4_output_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%layer_4_output_51 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 336 'alloca' 'layer_4_output_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%layer_4_output_52 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 337 'alloca' 'layer_4_output_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%layer_4_output_53 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 338 'alloca' 'layer_4_output_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%layer_4_output_54 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 339 'alloca' 'layer_4_output_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%layer_4_output_55 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 340 'alloca' 'layer_4_output_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%layer_4_output_56 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 341 'alloca' 'layer_4_output_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%layer_4_output_57 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 342 'alloca' 'layer_4_output_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%layer_4_output_58 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 343 'alloca' 'layer_4_output_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%layer_4_output_59 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 344 'alloca' 'layer_4_output_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%layer_4_output_60 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 345 'alloca' 'layer_4_output_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%layer_4_output_61 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 346 'alloca' 'layer_4_output_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%layer_4_output_62 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 347 'alloca' 'layer_4_output_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%layer_4_output_63 = alloca i64 1" [../src/hls/cnn.cpp:235]   --->   Operation 348 'alloca' 'layer_4_output_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%layer_5_output_0 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 349 'alloca' 'layer_5_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%layer_5_output_1 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 350 'alloca' 'layer_5_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%layer_5_output_2 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 351 'alloca' 'layer_5_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%layer_5_output_3 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 352 'alloca' 'layer_5_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%layer_5_output_4 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 353 'alloca' 'layer_5_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%layer_5_output_5 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 354 'alloca' 'layer_5_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%layer_5_output_6 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 355 'alloca' 'layer_5_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%layer_5_output_7 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 356 'alloca' 'layer_5_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%layer_5_output_8 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 357 'alloca' 'layer_5_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%layer_5_output_9 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 358 'alloca' 'layer_5_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%layer_5_output_10 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 359 'alloca' 'layer_5_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%layer_5_output_11 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 360 'alloca' 'layer_5_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%layer_5_output_12 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 361 'alloca' 'layer_5_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%layer_5_output_13 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 362 'alloca' 'layer_5_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%layer_5_output_14 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 363 'alloca' 'layer_5_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%layer_5_output_15 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 364 'alloca' 'layer_5_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%layer_5_output_16 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 365 'alloca' 'layer_5_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%layer_5_output_17 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 366 'alloca' 'layer_5_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%layer_5_output_18 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 367 'alloca' 'layer_5_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%layer_5_output_19 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 368 'alloca' 'layer_5_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%layer_5_output_20 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 369 'alloca' 'layer_5_output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%layer_5_output_21 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 370 'alloca' 'layer_5_output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%layer_5_output_22 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 371 'alloca' 'layer_5_output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%layer_5_output_23 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 372 'alloca' 'layer_5_output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%layer_5_output_24 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 373 'alloca' 'layer_5_output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%layer_5_output_25 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 374 'alloca' 'layer_5_output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%layer_5_output_26 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 375 'alloca' 'layer_5_output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%layer_5_output_27 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 376 'alloca' 'layer_5_output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%layer_5_output_28 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 377 'alloca' 'layer_5_output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%layer_5_output_29 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 378 'alloca' 'layer_5_output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%layer_5_output_30 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 379 'alloca' 'layer_5_output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%layer_5_output_31 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 380 'alloca' 'layer_5_output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%layer_5_output_32 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 381 'alloca' 'layer_5_output_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%layer_5_output_33 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 382 'alloca' 'layer_5_output_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%layer_5_output_34 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 383 'alloca' 'layer_5_output_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%layer_5_output_35 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 384 'alloca' 'layer_5_output_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%layer_5_output_36 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 385 'alloca' 'layer_5_output_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%layer_5_output_37 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 386 'alloca' 'layer_5_output_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%layer_5_output_38 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 387 'alloca' 'layer_5_output_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%layer_5_output_39 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 388 'alloca' 'layer_5_output_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%layer_5_output_40 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 389 'alloca' 'layer_5_output_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%layer_5_output_41 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 390 'alloca' 'layer_5_output_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%layer_5_output_42 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 391 'alloca' 'layer_5_output_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%layer_5_output_43 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 392 'alloca' 'layer_5_output_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%layer_5_output_44 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 393 'alloca' 'layer_5_output_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%layer_5_output_45 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 394 'alloca' 'layer_5_output_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%layer_5_output_46 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 395 'alloca' 'layer_5_output_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%layer_5_output_47 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 396 'alloca' 'layer_5_output_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%layer_5_output_48 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 397 'alloca' 'layer_5_output_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%layer_5_output_49 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 398 'alloca' 'layer_5_output_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%layer_5_output_50 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 399 'alloca' 'layer_5_output_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%layer_5_output_51 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 400 'alloca' 'layer_5_output_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%layer_5_output_52 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 401 'alloca' 'layer_5_output_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%layer_5_output_53 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 402 'alloca' 'layer_5_output_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%layer_5_output_54 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 403 'alloca' 'layer_5_output_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%layer_5_output_55 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 404 'alloca' 'layer_5_output_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%layer_5_output_56 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 405 'alloca' 'layer_5_output_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%layer_5_output_57 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 406 'alloca' 'layer_5_output_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%layer_5_output_58 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 407 'alloca' 'layer_5_output_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%layer_5_output_59 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 408 'alloca' 'layer_5_output_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%layer_5_output_60 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 409 'alloca' 'layer_5_output_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%layer_5_output_61 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 410 'alloca' 'layer_5_output_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%layer_5_output_62 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 411 'alloca' 'layer_5_output_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%layer_5_output_63 = alloca i64 1" [../src/hls/cnn.cpp:247]   --->   Operation 412 'alloca' 'layer_5_output_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%layer_6_output_0 = alloca i64 1" [../src/hls/cnn.cpp:256]   --->   Operation 413 'alloca' 'layer_6_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%layer_7_output_0 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 414 'alloca' 'layer_7_output_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%layer_7_output_1 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 415 'alloca' 'layer_7_output_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%layer_7_output_2 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 416 'alloca' 'layer_7_output_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%layer_7_output_3 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 417 'alloca' 'layer_7_output_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%layer_7_output_4 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 418 'alloca' 'layer_7_output_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%layer_7_output_5 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 419 'alloca' 'layer_7_output_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%layer_7_output_6 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 420 'alloca' 'layer_7_output_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%layer_7_output_7 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 421 'alloca' 'layer_7_output_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%layer_7_output_8 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 422 'alloca' 'layer_7_output_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%layer_7_output_9 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 423 'alloca' 'layer_7_output_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%layer_7_output_10 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 424 'alloca' 'layer_7_output_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%layer_7_output_11 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 425 'alloca' 'layer_7_output_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%layer_7_output_12 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 426 'alloca' 'layer_7_output_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%layer_7_output_13 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 427 'alloca' 'layer_7_output_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%layer_7_output_14 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 428 'alloca' 'layer_7_output_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%layer_7_output_15 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 429 'alloca' 'layer_7_output_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%layer_7_output_16 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 430 'alloca' 'layer_7_output_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%layer_7_output_17 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 431 'alloca' 'layer_7_output_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%layer_7_output_18 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 432 'alloca' 'layer_7_output_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%layer_7_output_19 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 433 'alloca' 'layer_7_output_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%layer_7_output_20 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 434 'alloca' 'layer_7_output_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%layer_7_output_21 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 435 'alloca' 'layer_7_output_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%layer_7_output_22 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 436 'alloca' 'layer_7_output_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%layer_7_output_23 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 437 'alloca' 'layer_7_output_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%layer_7_output_24 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 438 'alloca' 'layer_7_output_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%layer_7_output_25 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 439 'alloca' 'layer_7_output_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%layer_7_output_26 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 440 'alloca' 'layer_7_output_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%layer_7_output_27 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 441 'alloca' 'layer_7_output_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%layer_7_output_28 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 442 'alloca' 'layer_7_output_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%layer_7_output_29 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 443 'alloca' 'layer_7_output_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%layer_7_output_30 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 444 'alloca' 'layer_7_output_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%layer_7_output_31 = alloca i64 1" [../src/hls/cnn.cpp:267]   --->   Operation 445 'alloca' 'layer_7_output_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%layer_9_output = alloca i64 1" [../src/hls/cnn.cpp:279]   --->   Operation 446 'alloca' 'layer_9_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%layer_10_output = alloca i64 1" [../src/hls/cnn.cpp:287]   --->   Operation 447 'alloca' 'layer_10_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%layer_11_output = alloca i64 1" [../src/hls/cnn.cpp:296]   --->   Operation 448 'alloca' 'layer_11_output' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 449 [1/1] (0.48ns)   --->   "%br_ln201 = br void" [../src/hls/cnn.cpp:201]   --->   Operation 449 'br' 'br_ln201' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 0.96>
ST_2 : Operation 450 [1/1] (0.00ns)   --->   "%i = phi i12 %add_ln201, void %.split18, i12 0, void" [../src/hls/cnn.cpp:201]   --->   Operation 450 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 451 [1/1] (0.96ns)   --->   "%add_ln201 = add i12 %i, i12 1" [../src/hls/cnn.cpp:201]   --->   Operation 451 'add' 'add_ln201' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 452 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.86ns)   --->   "%icmp_ln201 = icmp_eq  i12 %i, i12 3600" [../src/hls/cnn.cpp:201]   --->   Operation 453 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 454 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 455 [1/1] (0.00ns)   --->   "%br_ln201 = br i1 %icmp_ln201, void %.split18, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:201]   --->   Operation 455 'br' 'br_ln201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 456 [1/1] (0.00ns)   --->   "%single_pixel = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %infer_input_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 456 'read' 'single_pixel' <Predicate = (!icmp_ln201)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 6.67>
ST_3 : Operation 457 [4/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:204]   --->   Operation 457 'sitofp' 'conv' <Predicate = (!icmp_ln201)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.67>
ST_4 : Operation 458 [3/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:204]   --->   Operation 458 'sitofp' 'conv' <Predicate = (!icmp_ln201)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.67>
ST_5 : Operation 459 [2/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:204]   --->   Operation 459 'sitofp' 'conv' <Predicate = (!icmp_ln201)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.67>
ST_6 : Operation 460 [1/4] (6.67ns)   --->   "%conv = sitofp i32 %single_pixel" [../src/hls/cnn.cpp:204]   --->   Operation 460 'sitofp' 'conv' <Predicate = (!icmp_ln201)> <Delay = 6.67> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 3> <II = 1> <Delay = 6.67> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.35>
ST_7 : Operation 461 [1/1] (0.00ns)   --->   "%i_cast = zext i12 %i" [../src/hls/cnn.cpp:201]   --->   Operation 461 'zext' 'i_cast' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_7 : Operation 462 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 462 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_7 : Operation 463 [1/1] (0.00ns)   --->   "%image_input_addr = getelementptr i32 %image_input, i64 0, i64 %i_cast" [../src/hls/cnn.cpp:204]   --->   Operation 463 'getelementptr' 'image_input_addr' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_7 : Operation 464 [1/1] (1.35ns)   --->   "%store_ln204 = store i32 %conv, i12 %image_input_addr" [../src/hls/cnn.cpp:204]   --->   Operation 464 'store' 'store_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_7 : Operation 465 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 465 'br' 'br_ln0' <Predicate = (!icmp_ln201)> <Delay = 0.00>

State 8 <SV = 2> <Delay = 0.48>
ST_8 : Operation 466 [1/1] (0.48ns)   --->   "%br_ln31 = br void %.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 466 'br' 'br_ln31' <Predicate = true> <Delay = 0.48>

State 9 <SV = 3> <Delay = 4.16>
ST_9 : Operation 467 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 %add_ln31, void %.preheader, i12 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 467 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%i_1 = phi i6 %select_ln31_2, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:31]   --->   Operation 468 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 469 [1/1] (0.00ns)   --->   "%ii = phi i6 %add_ln33, void %.preheader, i6 0, void %.preheader.preheader.preheader" [../src/hls/cnn.cpp:33]   --->   Operation 469 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 470 [1/1] (0.96ns)   --->   "%add_ln31 = add i12 %indvar_flatten, i12 1" [../src/hls/cnn.cpp:31]   --->   Operation 470 'add' 'add_ln31' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 471 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %i_1, i6 0" [../src/hls/cnn.cpp:31]   --->   Operation 471 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0" [../src/hls/cnn.cpp:31]   --->   Operation 472 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 473 [1/1] (0.00ns)   --->   "%p_shl10081_cast = zext i8 %p_shl1" [../src/hls/cnn.cpp:31]   --->   Operation 473 'zext' 'p_shl10081_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 474 [1/1] (0.96ns)   --->   "%empty_55 = sub i12 %p_shl, i12 %p_shl10081_cast" [../src/hls/cnn.cpp:31]   --->   Operation 474 'sub' 'empty_55' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 475 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 475 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 476 [1/1] (0.86ns)   --->   "%icmp_ln31 = icmp_eq  i12 %indvar_flatten, i12 3600" [../src/hls/cnn.cpp:31]   --->   Operation 476 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.preheader, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:31]   --->   Operation 477 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 478 [1/1] (0.87ns)   --->   "%icmp_ln33 = icmp_eq  i6 %ii, i6 60" [../src/hls/cnn.cpp:33]   --->   Operation 478 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 479 [1/1] (0.44ns)   --->   "%select_ln31 = select i1 %icmp_ln33, i6 0, i6 %ii" [../src/hls/cnn.cpp:31]   --->   Operation 479 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 480 [1/1] (0.88ns)   --->   "%add_ln31_1 = add i6 %i_1, i6 1" [../src/hls/cnn.cpp:31]   --->   Operation 480 'add' 'add_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 481 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %add_ln31_1, i6 0" [../src/hls/cnn.cpp:31]   --->   Operation 481 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%p_shl10081_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln31_1, i2 0" [../src/hls/cnn.cpp:31]   --->   Operation 482 'bitconcatenate' 'p_shl10081_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 483 [1/1] (0.00ns)   --->   "%p_shl10081_cast_mid1 = zext i8 %p_shl10081_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 483 'zext' 'p_shl10081_cast_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 484 [1/1] (0.96ns)   --->   "%p_mid1 = sub i12 %p_shl_mid1, i12 %p_shl10081_cast_mid1" [../src/hls/cnn.cpp:31]   --->   Operation 484 'sub' 'p_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%select_ln31_1 = select i1 %icmp_ln33, i12 %p_mid1, i12 %empty_55" [../src/hls/cnn.cpp:31]   --->   Operation 485 'select' 'select_ln31_1' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 486 [1/1] (0.44ns)   --->   "%select_ln31_2 = select i1 %icmp_ln33, i6 %add_ln31_1, i6 %i_1" [../src/hls/cnn.cpp:31]   --->   Operation 486 'select' 'select_ln31_2' <Predicate = (!icmp_ln31)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node empty_57)   --->   "%ii_cast = zext i6 %select_ln31" [../src/hls/cnn.cpp:31]   --->   Operation 487 'zext' 'ii_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.96ns) (out node of the LUT)   --->   "%empty_57 = add i12 %ii_cast, i12 %select_ln31_1" [../src/hls/cnn.cpp:31]   --->   Operation 488 'add' 'empty_57' <Predicate = (!icmp_ln31)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i12 %empty_57" [../src/hls/cnn.cpp:37]   --->   Operation 489 'zext' 'zext_ln37' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%image_input_addr_1 = getelementptr i32 %image_input, i64 0, i64 %zext_ln37" [../src/hls/cnn.cpp:37]   --->   Operation 490 'getelementptr' 'image_input_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_9 : Operation 491 [2/2] (1.35ns)   --->   "%image_input_load = load i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 491 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_9 : Operation 492 [1/1] (0.88ns)   --->   "%add_ln33 = add i6 %select_ln31, i6 1" [../src/hls/cnn.cpp:33]   --->   Operation 492 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 4> <Delay = 1.35>
ST_10 : Operation 493 [1/2] (1.35ns)   --->   "%image_input_load = load i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 493 'load' 'image_input_load' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>

State 11 <SV = 5> <Delay = 6.70>
ST_11 : Operation 494 [10/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 494 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 6> <Delay = 6.70>
ST_12 : Operation 495 [9/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 495 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 7> <Delay = 6.70>
ST_13 : Operation 496 [8/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 496 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 8> <Delay = 6.70>
ST_14 : Operation 497 [7/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 497 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 9> <Delay = 6.70>
ST_15 : Operation 498 [6/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 498 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 10> <Delay = 6.70>
ST_16 : Operation 499 [5/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 499 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 6.70>
ST_17 : Operation 500 [4/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 500 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 12> <Delay = 6.70>
ST_18 : Operation 501 [3/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 501 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 13> <Delay = 6.70>
ST_19 : Operation 502 [2/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 502 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 14> <Delay = 6.70>
ST_20 : Operation 503 [1/10] (6.70ns)   --->   "%conv12_i = fdiv i32 %image_input_load, i32 255" [../src/hls/cnn.cpp:37]   --->   Operation 503 'fdiv' 'conv12_i' <Predicate = (!icmp_ln31)> <Delay = 6.70> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 9> <II = 1> <Delay = 6.70> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 15> <Delay = 1.35>
ST_21 : Operation 504 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_33_2_str"   --->   Operation 504 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 505 [1/1] (0.00ns)   --->   "%empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3600, i64 3600, i64 3600"   --->   Operation 505 'speclooptripcount' 'empty_56' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 506 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 506 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../src/hls/cnn.cpp:33]   --->   Operation 507 'specloopname' 'specloopname_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_21 : Operation 508 [1/1] (1.35ns)   --->   "%store_ln37 = store i32 %conv12_i, i12 %image_input_addr_1" [../src/hls/cnn.cpp:37]   --->   Operation 508 'store' 'store_ln37' <Predicate = (!icmp_ln31)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 3600> <RAM>
ST_21 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 509 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 22 <SV = 4> <Delay = 0.00>
ST_22 : Operation 510 [2/2] (0.00ns)   --->   "%call_ln216 = call void @set3DFloatArray.5, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_output_10, i32 %layer_2_output_11, i32 %layer_2_output_12, i32 %layer_2_output_13, i32 %layer_2_output_14, i32 %layer_2_output_15, i32 %layer_2_output_16, i32 %layer_2_output_17, i32 %layer_2_output_18, i32 %layer_2_output_19, i32 %layer_2_output_20, i32 %layer_2_output_21, i32 %layer_2_output_22, i32 %layer_2_output_23, i32 %layer_2_output_24, i32 %layer_2_output_25, i32 %layer_2_output_26, i32 %layer_2_output_27, i32 %layer_2_output_28, i32 %layer_2_output_29, i32 %layer_2_output_30, i32 %layer_2_output_31, i32 %layer_2_output_32, i32 %layer_2_output_33, i32 %layer_2_output_34, i32 %layer_2_output_35, i32 %layer_2_output_36, i32 %layer_2_output_37, i32 %layer_2_output_38, i32 %layer_2_output_39, i32 %layer_2_output_40, i32 %layer_2_output_41, i32 %layer_2_output_42, i32 %layer_2_output_43, i32 %layer_2_output_44, i32 %layer_2_output_45, i32 %layer_2_output_46, i32 %layer_2_output_47, i32 %layer_2_output_48, i32 %layer_2_output_49, i32 %layer_2_output_50, i32 %layer_2_output_51, i32 %layer_2_output_52, i32 %layer_2_output_53, i32 %layer_2_output_54, i32 %layer_2_output_55, i32 %layer_2_output_56, i32 %layer_2_output_57, i32 %layer_2_output_58, i32 %layer_2_output_59, i32 %layer_2_output_60, i32 %layer_2_output_61, i32 %layer_2_output_62, i32 %layer_2_output_63" [../src/hls/cnn.cpp:216]   --->   Operation 510 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 511 [2/2] (0.00ns)   --->   "%call_ln228 = call void @set3DFloatArray.4, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_3_output_2, i32 %layer_3_output_3, i32 %layer_3_output_4, i32 %layer_3_output_5, i32 %layer_3_output_6, i32 %layer_3_output_7, i32 %layer_3_output_8, i32 %layer_3_output_9, i32 %layer_3_output_10, i32 %layer_3_output_11, i32 %layer_3_output_12, i32 %layer_3_output_13, i32 %layer_3_output_14, i32 %layer_3_output_15, i32 %layer_3_output_16, i32 %layer_3_output_17, i32 %layer_3_output_18, i32 %layer_3_output_19, i32 %layer_3_output_20, i32 %layer_3_output_21, i32 %layer_3_output_22, i32 %layer_3_output_23, i32 %layer_3_output_24, i32 %layer_3_output_25, i32 %layer_3_output_26, i32 %layer_3_output_27, i32 %layer_3_output_28, i32 %layer_3_output_29, i32 %layer_3_output_30, i32 %layer_3_output_31, i32 %layer_3_output_32, i32 %layer_3_output_33, i32 %layer_3_output_34, i32 %layer_3_output_35, i32 %layer_3_output_36, i32 %layer_3_output_37, i32 %layer_3_output_38, i32 %layer_3_output_39, i32 %layer_3_output_40, i32 %layer_3_output_41, i32 %layer_3_output_42, i32 %layer_3_output_43, i32 %layer_3_output_44, i32 %layer_3_output_45, i32 %layer_3_output_46, i32 %layer_3_output_47, i32 %layer_3_output_48, i32 %layer_3_output_49, i32 %layer_3_output_50, i32 %layer_3_output_51, i32 %layer_3_output_52, i32 %layer_3_output_53, i32 %layer_3_output_54, i32 %layer_3_output_55, i32 %layer_3_output_56, i32 %layer_3_output_57, i32 %layer_3_output_58, i32 %layer_3_output_59, i32 %layer_3_output_60, i32 %layer_3_output_61, i32 %layer_3_output_62, i32 %layer_3_output_63" [../src/hls/cnn.cpp:228]   --->   Operation 511 'call' 'call_ln228' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 512 [2/2] (0.00ns)   --->   "%call_ln238 = call void @set3DFloatArray.3, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_output_2, i32 %layer_4_output_3, i32 %layer_4_output_4, i32 %layer_4_output_5, i32 %layer_4_output_6, i32 %layer_4_output_7, i32 %layer_4_output_8, i32 %layer_4_output_9, i32 %layer_4_output_10, i32 %layer_4_output_11, i32 %layer_4_output_12, i32 %layer_4_output_13, i32 %layer_4_output_14, i32 %layer_4_output_15, i32 %layer_4_output_16, i32 %layer_4_output_17, i32 %layer_4_output_18, i32 %layer_4_output_19, i32 %layer_4_output_20, i32 %layer_4_output_21, i32 %layer_4_output_22, i32 %layer_4_output_23, i32 %layer_4_output_24, i32 %layer_4_output_25, i32 %layer_4_output_26, i32 %layer_4_output_27, i32 %layer_4_output_28, i32 %layer_4_output_29, i32 %layer_4_output_30, i32 %layer_4_output_31, i32 %layer_4_output_32, i32 %layer_4_output_33, i32 %layer_4_output_34, i32 %layer_4_output_35, i32 %layer_4_output_36, i32 %layer_4_output_37, i32 %layer_4_output_38, i32 %layer_4_output_39, i32 %layer_4_output_40, i32 %layer_4_output_41, i32 %layer_4_output_42, i32 %layer_4_output_43, i32 %layer_4_output_44, i32 %layer_4_output_45, i32 %layer_4_output_46, i32 %layer_4_output_47, i32 %layer_4_output_48, i32 %layer_4_output_49, i32 %layer_4_output_50, i32 %layer_4_output_51, i32 %layer_4_output_52, i32 %layer_4_output_53, i32 %layer_4_output_54, i32 %layer_4_output_55, i32 %layer_4_output_56, i32 %layer_4_output_57, i32 %layer_4_output_58, i32 %layer_4_output_59, i32 %layer_4_output_60, i32 %layer_4_output_61, i32 %layer_4_output_62, i32 %layer_4_output_63" [../src/hls/cnn.cpp:238]   --->   Operation 512 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 513 [2/2] (0.00ns)   --->   "%call_ln249 = call void @set3DFloatArray.2, i32 %layer_5_output_0, i32 %layer_5_output_1, i32 %layer_5_output_2, i32 %layer_5_output_3, i32 %layer_5_output_4, i32 %layer_5_output_5, i32 %layer_5_output_6, i32 %layer_5_output_7, i32 %layer_5_output_8, i32 %layer_5_output_9, i32 %layer_5_output_10, i32 %layer_5_output_11, i32 %layer_5_output_12, i32 %layer_5_output_13, i32 %layer_5_output_14, i32 %layer_5_output_15, i32 %layer_5_output_16, i32 %layer_5_output_17, i32 %layer_5_output_18, i32 %layer_5_output_19, i32 %layer_5_output_20, i32 %layer_5_output_21, i32 %layer_5_output_22, i32 %layer_5_output_23, i32 %layer_5_output_24, i32 %layer_5_output_25, i32 %layer_5_output_26, i32 %layer_5_output_27, i32 %layer_5_output_28, i32 %layer_5_output_29, i32 %layer_5_output_30, i32 %layer_5_output_31, i32 %layer_5_output_32, i32 %layer_5_output_33, i32 %layer_5_output_34, i32 %layer_5_output_35, i32 %layer_5_output_36, i32 %layer_5_output_37, i32 %layer_5_output_38, i32 %layer_5_output_39, i32 %layer_5_output_40, i32 %layer_5_output_41, i32 %layer_5_output_42, i32 %layer_5_output_43, i32 %layer_5_output_44, i32 %layer_5_output_45, i32 %layer_5_output_46, i32 %layer_5_output_47, i32 %layer_5_output_48, i32 %layer_5_output_49, i32 %layer_5_output_50, i32 %layer_5_output_51, i32 %layer_5_output_52, i32 %layer_5_output_53, i32 %layer_5_output_54, i32 %layer_5_output_55, i32 %layer_5_output_56, i32 %layer_5_output_57, i32 %layer_5_output_58, i32 %layer_5_output_59, i32 %layer_5_output_60, i32 %layer_5_output_61, i32 %layer_5_output_62, i32 %layer_5_output_63" [../src/hls/cnn.cpp:249]   --->   Operation 513 'call' 'call_ln249' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 514 [2/2] (0.00ns)   --->   "%call_ln258 = call void @set3DFloatArray.1, i32 %layer_6_output_0, i32 %layer_6_output_1, i32 %layer_6_output_2, i32 %layer_6_output_3, i32 %layer_6_output_4, i32 %layer_6_output_5, i32 %layer_6_output_6, i32 %layer_6_output_7, i32 %layer_6_output_8, i32 %layer_6_output_9, i32 %layer_6_output_10, i32 %layer_6_output_11, i32 %layer_6_output_12, i32 %layer_6_output_13, i32 %layer_6_output_14, i32 %layer_6_output_15, i32 %layer_6_output_16, i32 %layer_6_output_17, i32 %layer_6_output_18, i32 %layer_6_output_19, i32 %layer_6_output_20, i32 %layer_6_output_21, i32 %layer_6_output_22, i32 %layer_6_output_23, i32 %layer_6_output_24, i32 %layer_6_output_25, i32 %layer_6_output_26, i32 %layer_6_output_27, i32 %layer_6_output_28, i32 %layer_6_output_29, i32 %layer_6_output_30, i32 %layer_6_output_31, i32 %layer_6_output_32, i32 %layer_6_output_33, i32 %layer_6_output_34, i32 %layer_6_output_35, i32 %layer_6_output_36, i32 %layer_6_output_37, i32 %layer_6_output_38, i32 %layer_6_output_39, i32 %layer_6_output_40, i32 %layer_6_output_41, i32 %layer_6_output_42, i32 %layer_6_output_43, i32 %layer_6_output_44, i32 %layer_6_output_45, i32 %layer_6_output_46, i32 %layer_6_output_47, i32 %layer_6_output_48, i32 %layer_6_output_49, i32 %layer_6_output_50, i32 %layer_6_output_51, i32 %layer_6_output_52, i32 %layer_6_output_53, i32 %layer_6_output_54, i32 %layer_6_output_55, i32 %layer_6_output_56, i32 %layer_6_output_57, i32 %layer_6_output_58, i32 %layer_6_output_59, i32 %layer_6_output_60, i32 %layer_6_output_61, i32 %layer_6_output_62, i32 %layer_6_output_63" [../src/hls/cnn.cpp:258]   --->   Operation 514 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 515 [2/2] (0.00ns)   --->   "%call_ln269 = call void @set3DFloatArray, i32 %layer_7_output_0, i32 %layer_7_output_1, i32 %layer_7_output_2, i32 %layer_7_output_3, i32 %layer_7_output_4, i32 %layer_7_output_5, i32 %layer_7_output_6, i32 %layer_7_output_7, i32 %layer_7_output_8, i32 %layer_7_output_9, i32 %layer_7_output_10, i32 %layer_7_output_11, i32 %layer_7_output_12, i32 %layer_7_output_13, i32 %layer_7_output_14, i32 %layer_7_output_15, i32 %layer_7_output_16, i32 %layer_7_output_17, i32 %layer_7_output_18, i32 %layer_7_output_19, i32 %layer_7_output_20, i32 %layer_7_output_21, i32 %layer_7_output_22, i32 %layer_7_output_23, i32 %layer_7_output_24, i32 %layer_7_output_25, i32 %layer_7_output_26, i32 %layer_7_output_27, i32 %layer_7_output_28, i32 %layer_7_output_29, i32 %layer_7_output_30, i32 %layer_7_output_31" [../src/hls/cnn.cpp:269]   --->   Operation 515 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 5> <Delay = 0.00>
ST_23 : Operation 516 [1/2] (0.00ns)   --->   "%call_ln216 = call void @set3DFloatArray.5, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_output_10, i32 %layer_2_output_11, i32 %layer_2_output_12, i32 %layer_2_output_13, i32 %layer_2_output_14, i32 %layer_2_output_15, i32 %layer_2_output_16, i32 %layer_2_output_17, i32 %layer_2_output_18, i32 %layer_2_output_19, i32 %layer_2_output_20, i32 %layer_2_output_21, i32 %layer_2_output_22, i32 %layer_2_output_23, i32 %layer_2_output_24, i32 %layer_2_output_25, i32 %layer_2_output_26, i32 %layer_2_output_27, i32 %layer_2_output_28, i32 %layer_2_output_29, i32 %layer_2_output_30, i32 %layer_2_output_31, i32 %layer_2_output_32, i32 %layer_2_output_33, i32 %layer_2_output_34, i32 %layer_2_output_35, i32 %layer_2_output_36, i32 %layer_2_output_37, i32 %layer_2_output_38, i32 %layer_2_output_39, i32 %layer_2_output_40, i32 %layer_2_output_41, i32 %layer_2_output_42, i32 %layer_2_output_43, i32 %layer_2_output_44, i32 %layer_2_output_45, i32 %layer_2_output_46, i32 %layer_2_output_47, i32 %layer_2_output_48, i32 %layer_2_output_49, i32 %layer_2_output_50, i32 %layer_2_output_51, i32 %layer_2_output_52, i32 %layer_2_output_53, i32 %layer_2_output_54, i32 %layer_2_output_55, i32 %layer_2_output_56, i32 %layer_2_output_57, i32 %layer_2_output_58, i32 %layer_2_output_59, i32 %layer_2_output_60, i32 %layer_2_output_61, i32 %layer_2_output_62, i32 %layer_2_output_63" [../src/hls/cnn.cpp:216]   --->   Operation 516 'call' 'call_ln216' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 517 [1/2] (0.00ns)   --->   "%call_ln228 = call void @set3DFloatArray.4, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_3_output_2, i32 %layer_3_output_3, i32 %layer_3_output_4, i32 %layer_3_output_5, i32 %layer_3_output_6, i32 %layer_3_output_7, i32 %layer_3_output_8, i32 %layer_3_output_9, i32 %layer_3_output_10, i32 %layer_3_output_11, i32 %layer_3_output_12, i32 %layer_3_output_13, i32 %layer_3_output_14, i32 %layer_3_output_15, i32 %layer_3_output_16, i32 %layer_3_output_17, i32 %layer_3_output_18, i32 %layer_3_output_19, i32 %layer_3_output_20, i32 %layer_3_output_21, i32 %layer_3_output_22, i32 %layer_3_output_23, i32 %layer_3_output_24, i32 %layer_3_output_25, i32 %layer_3_output_26, i32 %layer_3_output_27, i32 %layer_3_output_28, i32 %layer_3_output_29, i32 %layer_3_output_30, i32 %layer_3_output_31, i32 %layer_3_output_32, i32 %layer_3_output_33, i32 %layer_3_output_34, i32 %layer_3_output_35, i32 %layer_3_output_36, i32 %layer_3_output_37, i32 %layer_3_output_38, i32 %layer_3_output_39, i32 %layer_3_output_40, i32 %layer_3_output_41, i32 %layer_3_output_42, i32 %layer_3_output_43, i32 %layer_3_output_44, i32 %layer_3_output_45, i32 %layer_3_output_46, i32 %layer_3_output_47, i32 %layer_3_output_48, i32 %layer_3_output_49, i32 %layer_3_output_50, i32 %layer_3_output_51, i32 %layer_3_output_52, i32 %layer_3_output_53, i32 %layer_3_output_54, i32 %layer_3_output_55, i32 %layer_3_output_56, i32 %layer_3_output_57, i32 %layer_3_output_58, i32 %layer_3_output_59, i32 %layer_3_output_60, i32 %layer_3_output_61, i32 %layer_3_output_62, i32 %layer_3_output_63" [../src/hls/cnn.cpp:228]   --->   Operation 517 'call' 'call_ln228' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 518 [1/2] (0.00ns)   --->   "%call_ln238 = call void @set3DFloatArray.3, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_output_2, i32 %layer_4_output_3, i32 %layer_4_output_4, i32 %layer_4_output_5, i32 %layer_4_output_6, i32 %layer_4_output_7, i32 %layer_4_output_8, i32 %layer_4_output_9, i32 %layer_4_output_10, i32 %layer_4_output_11, i32 %layer_4_output_12, i32 %layer_4_output_13, i32 %layer_4_output_14, i32 %layer_4_output_15, i32 %layer_4_output_16, i32 %layer_4_output_17, i32 %layer_4_output_18, i32 %layer_4_output_19, i32 %layer_4_output_20, i32 %layer_4_output_21, i32 %layer_4_output_22, i32 %layer_4_output_23, i32 %layer_4_output_24, i32 %layer_4_output_25, i32 %layer_4_output_26, i32 %layer_4_output_27, i32 %layer_4_output_28, i32 %layer_4_output_29, i32 %layer_4_output_30, i32 %layer_4_output_31, i32 %layer_4_output_32, i32 %layer_4_output_33, i32 %layer_4_output_34, i32 %layer_4_output_35, i32 %layer_4_output_36, i32 %layer_4_output_37, i32 %layer_4_output_38, i32 %layer_4_output_39, i32 %layer_4_output_40, i32 %layer_4_output_41, i32 %layer_4_output_42, i32 %layer_4_output_43, i32 %layer_4_output_44, i32 %layer_4_output_45, i32 %layer_4_output_46, i32 %layer_4_output_47, i32 %layer_4_output_48, i32 %layer_4_output_49, i32 %layer_4_output_50, i32 %layer_4_output_51, i32 %layer_4_output_52, i32 %layer_4_output_53, i32 %layer_4_output_54, i32 %layer_4_output_55, i32 %layer_4_output_56, i32 %layer_4_output_57, i32 %layer_4_output_58, i32 %layer_4_output_59, i32 %layer_4_output_60, i32 %layer_4_output_61, i32 %layer_4_output_62, i32 %layer_4_output_63" [../src/hls/cnn.cpp:238]   --->   Operation 518 'call' 'call_ln238' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 519 [1/2] (0.00ns)   --->   "%call_ln249 = call void @set3DFloatArray.2, i32 %layer_5_output_0, i32 %layer_5_output_1, i32 %layer_5_output_2, i32 %layer_5_output_3, i32 %layer_5_output_4, i32 %layer_5_output_5, i32 %layer_5_output_6, i32 %layer_5_output_7, i32 %layer_5_output_8, i32 %layer_5_output_9, i32 %layer_5_output_10, i32 %layer_5_output_11, i32 %layer_5_output_12, i32 %layer_5_output_13, i32 %layer_5_output_14, i32 %layer_5_output_15, i32 %layer_5_output_16, i32 %layer_5_output_17, i32 %layer_5_output_18, i32 %layer_5_output_19, i32 %layer_5_output_20, i32 %layer_5_output_21, i32 %layer_5_output_22, i32 %layer_5_output_23, i32 %layer_5_output_24, i32 %layer_5_output_25, i32 %layer_5_output_26, i32 %layer_5_output_27, i32 %layer_5_output_28, i32 %layer_5_output_29, i32 %layer_5_output_30, i32 %layer_5_output_31, i32 %layer_5_output_32, i32 %layer_5_output_33, i32 %layer_5_output_34, i32 %layer_5_output_35, i32 %layer_5_output_36, i32 %layer_5_output_37, i32 %layer_5_output_38, i32 %layer_5_output_39, i32 %layer_5_output_40, i32 %layer_5_output_41, i32 %layer_5_output_42, i32 %layer_5_output_43, i32 %layer_5_output_44, i32 %layer_5_output_45, i32 %layer_5_output_46, i32 %layer_5_output_47, i32 %layer_5_output_48, i32 %layer_5_output_49, i32 %layer_5_output_50, i32 %layer_5_output_51, i32 %layer_5_output_52, i32 %layer_5_output_53, i32 %layer_5_output_54, i32 %layer_5_output_55, i32 %layer_5_output_56, i32 %layer_5_output_57, i32 %layer_5_output_58, i32 %layer_5_output_59, i32 %layer_5_output_60, i32 %layer_5_output_61, i32 %layer_5_output_62, i32 %layer_5_output_63" [../src/hls/cnn.cpp:249]   --->   Operation 519 'call' 'call_ln249' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 520 [1/2] (0.00ns)   --->   "%call_ln258 = call void @set3DFloatArray.1, i32 %layer_6_output_0, i32 %layer_6_output_1, i32 %layer_6_output_2, i32 %layer_6_output_3, i32 %layer_6_output_4, i32 %layer_6_output_5, i32 %layer_6_output_6, i32 %layer_6_output_7, i32 %layer_6_output_8, i32 %layer_6_output_9, i32 %layer_6_output_10, i32 %layer_6_output_11, i32 %layer_6_output_12, i32 %layer_6_output_13, i32 %layer_6_output_14, i32 %layer_6_output_15, i32 %layer_6_output_16, i32 %layer_6_output_17, i32 %layer_6_output_18, i32 %layer_6_output_19, i32 %layer_6_output_20, i32 %layer_6_output_21, i32 %layer_6_output_22, i32 %layer_6_output_23, i32 %layer_6_output_24, i32 %layer_6_output_25, i32 %layer_6_output_26, i32 %layer_6_output_27, i32 %layer_6_output_28, i32 %layer_6_output_29, i32 %layer_6_output_30, i32 %layer_6_output_31, i32 %layer_6_output_32, i32 %layer_6_output_33, i32 %layer_6_output_34, i32 %layer_6_output_35, i32 %layer_6_output_36, i32 %layer_6_output_37, i32 %layer_6_output_38, i32 %layer_6_output_39, i32 %layer_6_output_40, i32 %layer_6_output_41, i32 %layer_6_output_42, i32 %layer_6_output_43, i32 %layer_6_output_44, i32 %layer_6_output_45, i32 %layer_6_output_46, i32 %layer_6_output_47, i32 %layer_6_output_48, i32 %layer_6_output_49, i32 %layer_6_output_50, i32 %layer_6_output_51, i32 %layer_6_output_52, i32 %layer_6_output_53, i32 %layer_6_output_54, i32 %layer_6_output_55, i32 %layer_6_output_56, i32 %layer_6_output_57, i32 %layer_6_output_58, i32 %layer_6_output_59, i32 %layer_6_output_60, i32 %layer_6_output_61, i32 %layer_6_output_62, i32 %layer_6_output_63" [../src/hls/cnn.cpp:258]   --->   Operation 520 'call' 'call_ln258' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 521 [1/2] (0.00ns)   --->   "%call_ln269 = call void @set3DFloatArray, i32 %layer_7_output_0, i32 %layer_7_output_1, i32 %layer_7_output_2, i32 %layer_7_output_3, i32 %layer_7_output_4, i32 %layer_7_output_5, i32 %layer_7_output_6, i32 %layer_7_output_7, i32 %layer_7_output_8, i32 %layer_7_output_9, i32 %layer_7_output_10, i32 %layer_7_output_11, i32 %layer_7_output_12, i32 %layer_7_output_13, i32 %layer_7_output_14, i32 %layer_7_output_15, i32 %layer_7_output_16, i32 %layer_7_output_17, i32 %layer_7_output_18, i32 %layer_7_output_19, i32 %layer_7_output_20, i32 %layer_7_output_21, i32 %layer_7_output_22, i32 %layer_7_output_23, i32 %layer_7_output_24, i32 %layer_7_output_25, i32 %layer_7_output_26, i32 %layer_7_output_27, i32 %layer_7_output_28, i32 %layer_7_output_29, i32 %layer_7_output_30, i32 %layer_7_output_31" [../src/hls/cnn.cpp:269]   --->   Operation 521 'call' 'call_ln269' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 6> <Delay = 0.00>
ST_24 : Operation 522 [2/2] (0.00ns)   --->   "%call_ln218 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_output_10, i32 %layer_2_output_11, i32 %layer_2_output_12, i32 %layer_2_output_13, i32 %layer_2_output_14, i32 %layer_2_output_15, i32 %layer_2_output_16, i32 %layer_2_output_17, i32 %layer_2_output_18, i32 %layer_2_output_19, i32 %layer_2_output_20, i32 %layer_2_output_21, i32 %layer_2_output_22, i32 %layer_2_output_23, i32 %layer_2_output_24, i32 %layer_2_output_25, i32 %layer_2_output_26, i32 %layer_2_output_27, i32 %layer_2_output_28, i32 %layer_2_output_29, i32 %layer_2_output_30, i32 %layer_2_output_31, i32 %layer_2_output_32, i32 %layer_2_output_33, i32 %layer_2_output_34, i32 %layer_2_output_35, i32 %layer_2_output_36, i32 %layer_2_output_37, i32 %layer_2_output_38, i32 %layer_2_output_39, i32 %layer_2_output_40, i32 %layer_2_output_41, i32 %layer_2_output_42, i32 %layer_2_output_43, i32 %layer_2_output_44, i32 %layer_2_output_45, i32 %layer_2_output_46, i32 %layer_2_output_47, i32 %layer_2_output_48, i32 %layer_2_output_49, i32 %layer_2_output_50, i32 %layer_2_output_51, i32 %layer_2_output_52, i32 %layer_2_output_53, i32 %layer_2_output_54, i32 %layer_2_output_55, i32 %layer_2_output_56, i32 %layer_2_output_57, i32 %layer_2_output_58, i32 %layer_2_output_59, i32 %layer_2_output_60, i32 %layer_2_output_61, i32 %layer_2_output_62, i32 %layer_2_output_63, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:218]   --->   Operation 522 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 7> <Delay = 0.00>
ST_25 : Operation 523 [1/2] (0.00ns)   --->   "%call_ln218 = call void @conv2d.2, i32 %image_input, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_output_10, i32 %layer_2_output_11, i32 %layer_2_output_12, i32 %layer_2_output_13, i32 %layer_2_output_14, i32 %layer_2_output_15, i32 %layer_2_output_16, i32 %layer_2_output_17, i32 %layer_2_output_18, i32 %layer_2_output_19, i32 %layer_2_output_20, i32 %layer_2_output_21, i32 %layer_2_output_22, i32 %layer_2_output_23, i32 %layer_2_output_24, i32 %layer_2_output_25, i32 %layer_2_output_26, i32 %layer_2_output_27, i32 %layer_2_output_28, i32 %layer_2_output_29, i32 %layer_2_output_30, i32 %layer_2_output_31, i32 %layer_2_output_32, i32 %layer_2_output_33, i32 %layer_2_output_34, i32 %layer_2_output_35, i32 %layer_2_output_36, i32 %layer_2_output_37, i32 %layer_2_output_38, i32 %layer_2_output_39, i32 %layer_2_output_40, i32 %layer_2_output_41, i32 %layer_2_output_42, i32 %layer_2_output_43, i32 %layer_2_output_44, i32 %layer_2_output_45, i32 %layer_2_output_46, i32 %layer_2_output_47, i32 %layer_2_output_48, i32 %layer_2_output_49, i32 %layer_2_output_50, i32 %layer_2_output_51, i32 %layer_2_output_52, i32 %layer_2_output_53, i32 %layer_2_output_54, i32 %layer_2_output_55, i32 %layer_2_output_56, i32 %layer_2_output_57, i32 %layer_2_output_58, i32 %layer_2_output_59, i32 %layer_2_output_60, i32 %layer_2_output_61, i32 %layer_2_output_62, i32 %layer_2_output_63, i32 %layer_2_weights, i32 %layer_2_bias" [../src/hls/cnn.cpp:218]   --->   Operation 523 'call' 'call_ln218' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 8> <Delay = 0.00>
ST_26 : Operation 524 [2/2] (0.00ns)   --->   "%call_ln230 = call void @max_pooling2d.2, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_output_10, i32 %layer_2_output_11, i32 %layer_2_output_12, i32 %layer_2_output_13, i32 %layer_2_output_14, i32 %layer_2_output_15, i32 %layer_2_output_16, i32 %layer_2_output_17, i32 %layer_2_output_18, i32 %layer_2_output_19, i32 %layer_2_output_20, i32 %layer_2_output_21, i32 %layer_2_output_22, i32 %layer_2_output_23, i32 %layer_2_output_24, i32 %layer_2_output_25, i32 %layer_2_output_26, i32 %layer_2_output_27, i32 %layer_2_output_28, i32 %layer_2_output_29, i32 %layer_2_output_30, i32 %layer_2_output_31, i32 %layer_2_output_32, i32 %layer_2_output_33, i32 %layer_2_output_34, i32 %layer_2_output_35, i32 %layer_2_output_36, i32 %layer_2_output_37, i32 %layer_2_output_38, i32 %layer_2_output_39, i32 %layer_2_output_40, i32 %layer_2_output_41, i32 %layer_2_output_42, i32 %layer_2_output_43, i32 %layer_2_output_44, i32 %layer_2_output_45, i32 %layer_2_output_46, i32 %layer_2_output_47, i32 %layer_2_output_48, i32 %layer_2_output_49, i32 %layer_2_output_50, i32 %layer_2_output_51, i32 %layer_2_output_52, i32 %layer_2_output_53, i32 %layer_2_output_54, i32 %layer_2_output_55, i32 %layer_2_output_56, i32 %layer_2_output_57, i32 %layer_2_output_58, i32 %layer_2_output_59, i32 %layer_2_output_60, i32 %layer_2_output_61, i32 %layer_2_output_62, i32 %layer_2_output_63, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_3_output_2, i32 %layer_3_output_3, i32 %layer_3_output_4, i32 %layer_3_output_5, i32 %layer_3_output_6, i32 %layer_3_output_7, i32 %layer_3_output_8, i32 %layer_3_output_9, i32 %layer_3_output_10, i32 %layer_3_output_11, i32 %layer_3_output_12, i32 %layer_3_output_13, i32 %layer_3_output_14, i32 %layer_3_output_15, i32 %layer_3_output_16, i32 %layer_3_output_17, i32 %layer_3_output_18, i32 %layer_3_output_19, i32 %layer_3_output_20, i32 %layer_3_output_21, i32 %layer_3_output_22, i32 %layer_3_output_23, i32 %layer_3_output_24, i32 %layer_3_output_25, i32 %layer_3_output_26, i32 %layer_3_output_27, i32 %layer_3_output_28, i32 %layer_3_output_29, i32 %layer_3_output_30, i32 %layer_3_output_31, i32 %layer_3_output_32, i32 %layer_3_output_33, i32 %layer_3_output_34, i32 %layer_3_output_35, i32 %layer_3_output_36, i32 %layer_3_output_37, i32 %layer_3_output_38, i32 %layer_3_output_39, i32 %layer_3_output_40, i32 %layer_3_output_41, i32 %layer_3_output_42, i32 %layer_3_output_43, i32 %layer_3_output_44, i32 %layer_3_output_45, i32 %layer_3_output_46, i32 %layer_3_output_47, i32 %layer_3_output_48, i32 %layer_3_output_49, i32 %layer_3_output_50, i32 %layer_3_output_51, i32 %layer_3_output_52, i32 %layer_3_output_53, i32 %layer_3_output_54, i32 %layer_3_output_55, i32 %layer_3_output_56, i32 %layer_3_output_57, i32 %layer_3_output_58, i32 %layer_3_output_59, i32 %layer_3_output_60, i32 %layer_3_output_61, i32 %layer_3_output_62, i32 %layer_3_output_63" [../src/hls/cnn.cpp:230]   --->   Operation 524 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 9> <Delay = 0.00>
ST_27 : Operation 525 [1/2] (0.00ns)   --->   "%call_ln230 = call void @max_pooling2d.2, i32 %layer_2_output_0, i32 %layer_2_output_1, i32 %layer_2_output_2, i32 %layer_2_output_3, i32 %layer_2_output_4, i32 %layer_2_output_5, i32 %layer_2_output_6, i32 %layer_2_output_7, i32 %layer_2_output_8, i32 %layer_2_output_9, i32 %layer_2_output_10, i32 %layer_2_output_11, i32 %layer_2_output_12, i32 %layer_2_output_13, i32 %layer_2_output_14, i32 %layer_2_output_15, i32 %layer_2_output_16, i32 %layer_2_output_17, i32 %layer_2_output_18, i32 %layer_2_output_19, i32 %layer_2_output_20, i32 %layer_2_output_21, i32 %layer_2_output_22, i32 %layer_2_output_23, i32 %layer_2_output_24, i32 %layer_2_output_25, i32 %layer_2_output_26, i32 %layer_2_output_27, i32 %layer_2_output_28, i32 %layer_2_output_29, i32 %layer_2_output_30, i32 %layer_2_output_31, i32 %layer_2_output_32, i32 %layer_2_output_33, i32 %layer_2_output_34, i32 %layer_2_output_35, i32 %layer_2_output_36, i32 %layer_2_output_37, i32 %layer_2_output_38, i32 %layer_2_output_39, i32 %layer_2_output_40, i32 %layer_2_output_41, i32 %layer_2_output_42, i32 %layer_2_output_43, i32 %layer_2_output_44, i32 %layer_2_output_45, i32 %layer_2_output_46, i32 %layer_2_output_47, i32 %layer_2_output_48, i32 %layer_2_output_49, i32 %layer_2_output_50, i32 %layer_2_output_51, i32 %layer_2_output_52, i32 %layer_2_output_53, i32 %layer_2_output_54, i32 %layer_2_output_55, i32 %layer_2_output_56, i32 %layer_2_output_57, i32 %layer_2_output_58, i32 %layer_2_output_59, i32 %layer_2_output_60, i32 %layer_2_output_61, i32 %layer_2_output_62, i32 %layer_2_output_63, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_3_output_2, i32 %layer_3_output_3, i32 %layer_3_output_4, i32 %layer_3_output_5, i32 %layer_3_output_6, i32 %layer_3_output_7, i32 %layer_3_output_8, i32 %layer_3_output_9, i32 %layer_3_output_10, i32 %layer_3_output_11, i32 %layer_3_output_12, i32 %layer_3_output_13, i32 %layer_3_output_14, i32 %layer_3_output_15, i32 %layer_3_output_16, i32 %layer_3_output_17, i32 %layer_3_output_18, i32 %layer_3_output_19, i32 %layer_3_output_20, i32 %layer_3_output_21, i32 %layer_3_output_22, i32 %layer_3_output_23, i32 %layer_3_output_24, i32 %layer_3_output_25, i32 %layer_3_output_26, i32 %layer_3_output_27, i32 %layer_3_output_28, i32 %layer_3_output_29, i32 %layer_3_output_30, i32 %layer_3_output_31, i32 %layer_3_output_32, i32 %layer_3_output_33, i32 %layer_3_output_34, i32 %layer_3_output_35, i32 %layer_3_output_36, i32 %layer_3_output_37, i32 %layer_3_output_38, i32 %layer_3_output_39, i32 %layer_3_output_40, i32 %layer_3_output_41, i32 %layer_3_output_42, i32 %layer_3_output_43, i32 %layer_3_output_44, i32 %layer_3_output_45, i32 %layer_3_output_46, i32 %layer_3_output_47, i32 %layer_3_output_48, i32 %layer_3_output_49, i32 %layer_3_output_50, i32 %layer_3_output_51, i32 %layer_3_output_52, i32 %layer_3_output_53, i32 %layer_3_output_54, i32 %layer_3_output_55, i32 %layer_3_output_56, i32 %layer_3_output_57, i32 %layer_3_output_58, i32 %layer_3_output_59, i32 %layer_3_output_60, i32 %layer_3_output_61, i32 %layer_3_output_62, i32 %layer_3_output_63" [../src/hls/cnn.cpp:230]   --->   Operation 525 'call' 'call_ln230' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 10> <Delay = 0.00>
ST_28 : Operation 526 [2/2] (0.00ns)   --->   "%call_ln240 = call void @conv2d.1, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_3_output_2, i32 %layer_3_output_3, i32 %layer_3_output_4, i32 %layer_3_output_5, i32 %layer_3_output_6, i32 %layer_3_output_7, i32 %layer_3_output_8, i32 %layer_3_output_9, i32 %layer_3_output_10, i32 %layer_3_output_11, i32 %layer_3_output_12, i32 %layer_3_output_13, i32 %layer_3_output_14, i32 %layer_3_output_15, i32 %layer_3_output_16, i32 %layer_3_output_17, i32 %layer_3_output_18, i32 %layer_3_output_19, i32 %layer_3_output_20, i32 %layer_3_output_21, i32 %layer_3_output_22, i32 %layer_3_output_23, i32 %layer_3_output_24, i32 %layer_3_output_25, i32 %layer_3_output_26, i32 %layer_3_output_27, i32 %layer_3_output_28, i32 %layer_3_output_29, i32 %layer_3_output_30, i32 %layer_3_output_31, i32 %layer_3_output_32, i32 %layer_3_output_33, i32 %layer_3_output_34, i32 %layer_3_output_35, i32 %layer_3_output_36, i32 %layer_3_output_37, i32 %layer_3_output_38, i32 %layer_3_output_39, i32 %layer_3_output_40, i32 %layer_3_output_41, i32 %layer_3_output_42, i32 %layer_3_output_43, i32 %layer_3_output_44, i32 %layer_3_output_45, i32 %layer_3_output_46, i32 %layer_3_output_47, i32 %layer_3_output_48, i32 %layer_3_output_49, i32 %layer_3_output_50, i32 %layer_3_output_51, i32 %layer_3_output_52, i32 %layer_3_output_53, i32 %layer_3_output_54, i32 %layer_3_output_55, i32 %layer_3_output_56, i32 %layer_3_output_57, i32 %layer_3_output_58, i32 %layer_3_output_59, i32 %layer_3_output_60, i32 %layer_3_output_61, i32 %layer_3_output_62, i32 %layer_3_output_63, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_output_2, i32 %layer_4_output_3, i32 %layer_4_output_4, i32 %layer_4_output_5, i32 %layer_4_output_6, i32 %layer_4_output_7, i32 %layer_4_output_8, i32 %layer_4_output_9, i32 %layer_4_output_10, i32 %layer_4_output_11, i32 %layer_4_output_12, i32 %layer_4_output_13, i32 %layer_4_output_14, i32 %layer_4_output_15, i32 %layer_4_output_16, i32 %layer_4_output_17, i32 %layer_4_output_18, i32 %layer_4_output_19, i32 %layer_4_output_20, i32 %layer_4_output_21, i32 %layer_4_output_22, i32 %layer_4_output_23, i32 %layer_4_output_24, i32 %layer_4_output_25, i32 %layer_4_output_26, i32 %layer_4_output_27, i32 %layer_4_output_28, i32 %layer_4_output_29, i32 %layer_4_output_30, i32 %layer_4_output_31, i32 %layer_4_output_32, i32 %layer_4_output_33, i32 %layer_4_output_34, i32 %layer_4_output_35, i32 %layer_4_output_36, i32 %layer_4_output_37, i32 %layer_4_output_38, i32 %layer_4_output_39, i32 %layer_4_output_40, i32 %layer_4_output_41, i32 %layer_4_output_42, i32 %layer_4_output_43, i32 %layer_4_output_44, i32 %layer_4_output_45, i32 %layer_4_output_46, i32 %layer_4_output_47, i32 %layer_4_output_48, i32 %layer_4_output_49, i32 %layer_4_output_50, i32 %layer_4_output_51, i32 %layer_4_output_52, i32 %layer_4_output_53, i32 %layer_4_output_54, i32 %layer_4_output_55, i32 %layer_4_output_56, i32 %layer_4_output_57, i32 %layer_4_output_58, i32 %layer_4_output_59, i32 %layer_4_output_60, i32 %layer_4_output_61, i32 %layer_4_output_62, i32 %layer_4_output_63, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:240]   --->   Operation 526 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 11> <Delay = 0.00>
ST_29 : Operation 527 [1/2] (0.00ns)   --->   "%call_ln240 = call void @conv2d.1, i32 %layer_3_output_0, i32 %layer_3_output_1, i32 %layer_3_output_2, i32 %layer_3_output_3, i32 %layer_3_output_4, i32 %layer_3_output_5, i32 %layer_3_output_6, i32 %layer_3_output_7, i32 %layer_3_output_8, i32 %layer_3_output_9, i32 %layer_3_output_10, i32 %layer_3_output_11, i32 %layer_3_output_12, i32 %layer_3_output_13, i32 %layer_3_output_14, i32 %layer_3_output_15, i32 %layer_3_output_16, i32 %layer_3_output_17, i32 %layer_3_output_18, i32 %layer_3_output_19, i32 %layer_3_output_20, i32 %layer_3_output_21, i32 %layer_3_output_22, i32 %layer_3_output_23, i32 %layer_3_output_24, i32 %layer_3_output_25, i32 %layer_3_output_26, i32 %layer_3_output_27, i32 %layer_3_output_28, i32 %layer_3_output_29, i32 %layer_3_output_30, i32 %layer_3_output_31, i32 %layer_3_output_32, i32 %layer_3_output_33, i32 %layer_3_output_34, i32 %layer_3_output_35, i32 %layer_3_output_36, i32 %layer_3_output_37, i32 %layer_3_output_38, i32 %layer_3_output_39, i32 %layer_3_output_40, i32 %layer_3_output_41, i32 %layer_3_output_42, i32 %layer_3_output_43, i32 %layer_3_output_44, i32 %layer_3_output_45, i32 %layer_3_output_46, i32 %layer_3_output_47, i32 %layer_3_output_48, i32 %layer_3_output_49, i32 %layer_3_output_50, i32 %layer_3_output_51, i32 %layer_3_output_52, i32 %layer_3_output_53, i32 %layer_3_output_54, i32 %layer_3_output_55, i32 %layer_3_output_56, i32 %layer_3_output_57, i32 %layer_3_output_58, i32 %layer_3_output_59, i32 %layer_3_output_60, i32 %layer_3_output_61, i32 %layer_3_output_62, i32 %layer_3_output_63, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_output_2, i32 %layer_4_output_3, i32 %layer_4_output_4, i32 %layer_4_output_5, i32 %layer_4_output_6, i32 %layer_4_output_7, i32 %layer_4_output_8, i32 %layer_4_output_9, i32 %layer_4_output_10, i32 %layer_4_output_11, i32 %layer_4_output_12, i32 %layer_4_output_13, i32 %layer_4_output_14, i32 %layer_4_output_15, i32 %layer_4_output_16, i32 %layer_4_output_17, i32 %layer_4_output_18, i32 %layer_4_output_19, i32 %layer_4_output_20, i32 %layer_4_output_21, i32 %layer_4_output_22, i32 %layer_4_output_23, i32 %layer_4_output_24, i32 %layer_4_output_25, i32 %layer_4_output_26, i32 %layer_4_output_27, i32 %layer_4_output_28, i32 %layer_4_output_29, i32 %layer_4_output_30, i32 %layer_4_output_31, i32 %layer_4_output_32, i32 %layer_4_output_33, i32 %layer_4_output_34, i32 %layer_4_output_35, i32 %layer_4_output_36, i32 %layer_4_output_37, i32 %layer_4_output_38, i32 %layer_4_output_39, i32 %layer_4_output_40, i32 %layer_4_output_41, i32 %layer_4_output_42, i32 %layer_4_output_43, i32 %layer_4_output_44, i32 %layer_4_output_45, i32 %layer_4_output_46, i32 %layer_4_output_47, i32 %layer_4_output_48, i32 %layer_4_output_49, i32 %layer_4_output_50, i32 %layer_4_output_51, i32 %layer_4_output_52, i32 %layer_4_output_53, i32 %layer_4_output_54, i32 %layer_4_output_55, i32 %layer_4_output_56, i32 %layer_4_output_57, i32 %layer_4_output_58, i32 %layer_4_output_59, i32 %layer_4_output_60, i32 %layer_4_output_61, i32 %layer_4_output_62, i32 %layer_4_output_63, i32 %layer_4_weights, i32 %layer_4_bias" [../src/hls/cnn.cpp:240]   --->   Operation 527 'call' 'call_ln240' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 12> <Delay = 0.00>
ST_30 : Operation 528 [2/2] (0.00ns)   --->   "%call_ln251 = call void @max_pooling2d.1, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_output_2, i32 %layer_4_output_3, i32 %layer_4_output_4, i32 %layer_4_output_5, i32 %layer_4_output_6, i32 %layer_4_output_7, i32 %layer_4_output_8, i32 %layer_4_output_9, i32 %layer_4_output_10, i32 %layer_4_output_11, i32 %layer_4_output_12, i32 %layer_4_output_13, i32 %layer_4_output_14, i32 %layer_4_output_15, i32 %layer_4_output_16, i32 %layer_4_output_17, i32 %layer_4_output_18, i32 %layer_4_output_19, i32 %layer_4_output_20, i32 %layer_4_output_21, i32 %layer_4_output_22, i32 %layer_4_output_23, i32 %layer_4_output_24, i32 %layer_4_output_25, i32 %layer_4_output_26, i32 %layer_4_output_27, i32 %layer_4_output_28, i32 %layer_4_output_29, i32 %layer_4_output_30, i32 %layer_4_output_31, i32 %layer_4_output_32, i32 %layer_4_output_33, i32 %layer_4_output_34, i32 %layer_4_output_35, i32 %layer_4_output_36, i32 %layer_4_output_37, i32 %layer_4_output_38, i32 %layer_4_output_39, i32 %layer_4_output_40, i32 %layer_4_output_41, i32 %layer_4_output_42, i32 %layer_4_output_43, i32 %layer_4_output_44, i32 %layer_4_output_45, i32 %layer_4_output_46, i32 %layer_4_output_47, i32 %layer_4_output_48, i32 %layer_4_output_49, i32 %layer_4_output_50, i32 %layer_4_output_51, i32 %layer_4_output_52, i32 %layer_4_output_53, i32 %layer_4_output_54, i32 %layer_4_output_55, i32 %layer_4_output_56, i32 %layer_4_output_57, i32 %layer_4_output_58, i32 %layer_4_output_59, i32 %layer_4_output_60, i32 %layer_4_output_61, i32 %layer_4_output_62, i32 %layer_4_output_63, i32 %layer_5_output_0, i32 %layer_5_output_1, i32 %layer_5_output_2, i32 %layer_5_output_3, i32 %layer_5_output_4, i32 %layer_5_output_5, i32 %layer_5_output_6, i32 %layer_5_output_7, i32 %layer_5_output_8, i32 %layer_5_output_9, i32 %layer_5_output_10, i32 %layer_5_output_11, i32 %layer_5_output_12, i32 %layer_5_output_13, i32 %layer_5_output_14, i32 %layer_5_output_15, i32 %layer_5_output_16, i32 %layer_5_output_17, i32 %layer_5_output_18, i32 %layer_5_output_19, i32 %layer_5_output_20, i32 %layer_5_output_21, i32 %layer_5_output_22, i32 %layer_5_output_23, i32 %layer_5_output_24, i32 %layer_5_output_25, i32 %layer_5_output_26, i32 %layer_5_output_27, i32 %layer_5_output_28, i32 %layer_5_output_29, i32 %layer_5_output_30, i32 %layer_5_output_31, i32 %layer_5_output_32, i32 %layer_5_output_33, i32 %layer_5_output_34, i32 %layer_5_output_35, i32 %layer_5_output_36, i32 %layer_5_output_37, i32 %layer_5_output_38, i32 %layer_5_output_39, i32 %layer_5_output_40, i32 %layer_5_output_41, i32 %layer_5_output_42, i32 %layer_5_output_43, i32 %layer_5_output_44, i32 %layer_5_output_45, i32 %layer_5_output_46, i32 %layer_5_output_47, i32 %layer_5_output_48, i32 %layer_5_output_49, i32 %layer_5_output_50, i32 %layer_5_output_51, i32 %layer_5_output_52, i32 %layer_5_output_53, i32 %layer_5_output_54, i32 %layer_5_output_55, i32 %layer_5_output_56, i32 %layer_5_output_57, i32 %layer_5_output_58, i32 %layer_5_output_59, i32 %layer_5_output_60, i32 %layer_5_output_61, i32 %layer_5_output_62, i32 %layer_5_output_63" [../src/hls/cnn.cpp:251]   --->   Operation 528 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 13> <Delay = 0.00>
ST_31 : Operation 529 [1/2] (0.00ns)   --->   "%call_ln251 = call void @max_pooling2d.1, i32 %layer_4_output_0, i32 %layer_4_output_1, i32 %layer_4_output_2, i32 %layer_4_output_3, i32 %layer_4_output_4, i32 %layer_4_output_5, i32 %layer_4_output_6, i32 %layer_4_output_7, i32 %layer_4_output_8, i32 %layer_4_output_9, i32 %layer_4_output_10, i32 %layer_4_output_11, i32 %layer_4_output_12, i32 %layer_4_output_13, i32 %layer_4_output_14, i32 %layer_4_output_15, i32 %layer_4_output_16, i32 %layer_4_output_17, i32 %layer_4_output_18, i32 %layer_4_output_19, i32 %layer_4_output_20, i32 %layer_4_output_21, i32 %layer_4_output_22, i32 %layer_4_output_23, i32 %layer_4_output_24, i32 %layer_4_output_25, i32 %layer_4_output_26, i32 %layer_4_output_27, i32 %layer_4_output_28, i32 %layer_4_output_29, i32 %layer_4_output_30, i32 %layer_4_output_31, i32 %layer_4_output_32, i32 %layer_4_output_33, i32 %layer_4_output_34, i32 %layer_4_output_35, i32 %layer_4_output_36, i32 %layer_4_output_37, i32 %layer_4_output_38, i32 %layer_4_output_39, i32 %layer_4_output_40, i32 %layer_4_output_41, i32 %layer_4_output_42, i32 %layer_4_output_43, i32 %layer_4_output_44, i32 %layer_4_output_45, i32 %layer_4_output_46, i32 %layer_4_output_47, i32 %layer_4_output_48, i32 %layer_4_output_49, i32 %layer_4_output_50, i32 %layer_4_output_51, i32 %layer_4_output_52, i32 %layer_4_output_53, i32 %layer_4_output_54, i32 %layer_4_output_55, i32 %layer_4_output_56, i32 %layer_4_output_57, i32 %layer_4_output_58, i32 %layer_4_output_59, i32 %layer_4_output_60, i32 %layer_4_output_61, i32 %layer_4_output_62, i32 %layer_4_output_63, i32 %layer_5_output_0, i32 %layer_5_output_1, i32 %layer_5_output_2, i32 %layer_5_output_3, i32 %layer_5_output_4, i32 %layer_5_output_5, i32 %layer_5_output_6, i32 %layer_5_output_7, i32 %layer_5_output_8, i32 %layer_5_output_9, i32 %layer_5_output_10, i32 %layer_5_output_11, i32 %layer_5_output_12, i32 %layer_5_output_13, i32 %layer_5_output_14, i32 %layer_5_output_15, i32 %layer_5_output_16, i32 %layer_5_output_17, i32 %layer_5_output_18, i32 %layer_5_output_19, i32 %layer_5_output_20, i32 %layer_5_output_21, i32 %layer_5_output_22, i32 %layer_5_output_23, i32 %layer_5_output_24, i32 %layer_5_output_25, i32 %layer_5_output_26, i32 %layer_5_output_27, i32 %layer_5_output_28, i32 %layer_5_output_29, i32 %layer_5_output_30, i32 %layer_5_output_31, i32 %layer_5_output_32, i32 %layer_5_output_33, i32 %layer_5_output_34, i32 %layer_5_output_35, i32 %layer_5_output_36, i32 %layer_5_output_37, i32 %layer_5_output_38, i32 %layer_5_output_39, i32 %layer_5_output_40, i32 %layer_5_output_41, i32 %layer_5_output_42, i32 %layer_5_output_43, i32 %layer_5_output_44, i32 %layer_5_output_45, i32 %layer_5_output_46, i32 %layer_5_output_47, i32 %layer_5_output_48, i32 %layer_5_output_49, i32 %layer_5_output_50, i32 %layer_5_output_51, i32 %layer_5_output_52, i32 %layer_5_output_53, i32 %layer_5_output_54, i32 %layer_5_output_55, i32 %layer_5_output_56, i32 %layer_5_output_57, i32 %layer_5_output_58, i32 %layer_5_output_59, i32 %layer_5_output_60, i32 %layer_5_output_61, i32 %layer_5_output_62, i32 %layer_5_output_63" [../src/hls/cnn.cpp:251]   --->   Operation 529 'call' 'call_ln251' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 14> <Delay = 0.00>
ST_32 : Operation 530 [2/2] (0.00ns)   --->   "%call_ln260 = call void @conv2d, i32 %layer_5_output_0, i32 %layer_5_output_1, i32 %layer_5_output_2, i32 %layer_5_output_3, i32 %layer_5_output_4, i32 %layer_5_output_5, i32 %layer_5_output_6, i32 %layer_5_output_7, i32 %layer_5_output_8, i32 %layer_5_output_9, i32 %layer_5_output_10, i32 %layer_5_output_11, i32 %layer_5_output_12, i32 %layer_5_output_13, i32 %layer_5_output_14, i32 %layer_5_output_15, i32 %layer_5_output_16, i32 %layer_5_output_17, i32 %layer_5_output_18, i32 %layer_5_output_19, i32 %layer_5_output_20, i32 %layer_5_output_21, i32 %layer_5_output_22, i32 %layer_5_output_23, i32 %layer_5_output_24, i32 %layer_5_output_25, i32 %layer_5_output_26, i32 %layer_5_output_27, i32 %layer_5_output_28, i32 %layer_5_output_29, i32 %layer_5_output_30, i32 %layer_5_output_31, i32 %layer_5_output_32, i32 %layer_5_output_33, i32 %layer_5_output_34, i32 %layer_5_output_35, i32 %layer_5_output_36, i32 %layer_5_output_37, i32 %layer_5_output_38, i32 %layer_5_output_39, i32 %layer_5_output_40, i32 %layer_5_output_41, i32 %layer_5_output_42, i32 %layer_5_output_43, i32 %layer_5_output_44, i32 %layer_5_output_45, i32 %layer_5_output_46, i32 %layer_5_output_47, i32 %layer_5_output_48, i32 %layer_5_output_49, i32 %layer_5_output_50, i32 %layer_5_output_51, i32 %layer_5_output_52, i32 %layer_5_output_53, i32 %layer_5_output_54, i32 %layer_5_output_55, i32 %layer_5_output_56, i32 %layer_5_output_57, i32 %layer_5_output_58, i32 %layer_5_output_59, i32 %layer_5_output_60, i32 %layer_5_output_61, i32 %layer_5_output_62, i32 %layer_5_output_63, i32 %layer_6_output_0, i32 %layer_6_output_1, i32 %layer_6_output_2, i32 %layer_6_output_3, i32 %layer_6_output_4, i32 %layer_6_output_5, i32 %layer_6_output_6, i32 %layer_6_output_7, i32 %layer_6_output_8, i32 %layer_6_output_9, i32 %layer_6_output_10, i32 %layer_6_output_11, i32 %layer_6_output_12, i32 %layer_6_output_13, i32 %layer_6_output_14, i32 %layer_6_output_15, i32 %layer_6_output_16, i32 %layer_6_output_17, i32 %layer_6_output_18, i32 %layer_6_output_19, i32 %layer_6_output_20, i32 %layer_6_output_21, i32 %layer_6_output_22, i32 %layer_6_output_23, i32 %layer_6_output_24, i32 %layer_6_output_25, i32 %layer_6_output_26, i32 %layer_6_output_27, i32 %layer_6_output_28, i32 %layer_6_output_29, i32 %layer_6_output_30, i32 %layer_6_output_31, i32 %layer_6_output_32, i32 %layer_6_output_33, i32 %layer_6_output_34, i32 %layer_6_output_35, i32 %layer_6_output_36, i32 %layer_6_output_37, i32 %layer_6_output_38, i32 %layer_6_output_39, i32 %layer_6_output_40, i32 %layer_6_output_41, i32 %layer_6_output_42, i32 %layer_6_output_43, i32 %layer_6_output_44, i32 %layer_6_output_45, i32 %layer_6_output_46, i32 %layer_6_output_47, i32 %layer_6_output_48, i32 %layer_6_output_49, i32 %layer_6_output_50, i32 %layer_6_output_51, i32 %layer_6_output_52, i32 %layer_6_output_53, i32 %layer_6_output_54, i32 %layer_6_output_55, i32 %layer_6_output_56, i32 %layer_6_output_57, i32 %layer_6_output_58, i32 %layer_6_output_59, i32 %layer_6_output_60, i32 %layer_6_output_61, i32 %layer_6_output_62, i32 %layer_6_output_63, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:260]   --->   Operation 530 'call' 'call_ln260' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 15> <Delay = 0.00>
ST_33 : Operation 531 [1/2] (0.00ns)   --->   "%call_ln260 = call void @conv2d, i32 %layer_5_output_0, i32 %layer_5_output_1, i32 %layer_5_output_2, i32 %layer_5_output_3, i32 %layer_5_output_4, i32 %layer_5_output_5, i32 %layer_5_output_6, i32 %layer_5_output_7, i32 %layer_5_output_8, i32 %layer_5_output_9, i32 %layer_5_output_10, i32 %layer_5_output_11, i32 %layer_5_output_12, i32 %layer_5_output_13, i32 %layer_5_output_14, i32 %layer_5_output_15, i32 %layer_5_output_16, i32 %layer_5_output_17, i32 %layer_5_output_18, i32 %layer_5_output_19, i32 %layer_5_output_20, i32 %layer_5_output_21, i32 %layer_5_output_22, i32 %layer_5_output_23, i32 %layer_5_output_24, i32 %layer_5_output_25, i32 %layer_5_output_26, i32 %layer_5_output_27, i32 %layer_5_output_28, i32 %layer_5_output_29, i32 %layer_5_output_30, i32 %layer_5_output_31, i32 %layer_5_output_32, i32 %layer_5_output_33, i32 %layer_5_output_34, i32 %layer_5_output_35, i32 %layer_5_output_36, i32 %layer_5_output_37, i32 %layer_5_output_38, i32 %layer_5_output_39, i32 %layer_5_output_40, i32 %layer_5_output_41, i32 %layer_5_output_42, i32 %layer_5_output_43, i32 %layer_5_output_44, i32 %layer_5_output_45, i32 %layer_5_output_46, i32 %layer_5_output_47, i32 %layer_5_output_48, i32 %layer_5_output_49, i32 %layer_5_output_50, i32 %layer_5_output_51, i32 %layer_5_output_52, i32 %layer_5_output_53, i32 %layer_5_output_54, i32 %layer_5_output_55, i32 %layer_5_output_56, i32 %layer_5_output_57, i32 %layer_5_output_58, i32 %layer_5_output_59, i32 %layer_5_output_60, i32 %layer_5_output_61, i32 %layer_5_output_62, i32 %layer_5_output_63, i32 %layer_6_output_0, i32 %layer_6_output_1, i32 %layer_6_output_2, i32 %layer_6_output_3, i32 %layer_6_output_4, i32 %layer_6_output_5, i32 %layer_6_output_6, i32 %layer_6_output_7, i32 %layer_6_output_8, i32 %layer_6_output_9, i32 %layer_6_output_10, i32 %layer_6_output_11, i32 %layer_6_output_12, i32 %layer_6_output_13, i32 %layer_6_output_14, i32 %layer_6_output_15, i32 %layer_6_output_16, i32 %layer_6_output_17, i32 %layer_6_output_18, i32 %layer_6_output_19, i32 %layer_6_output_20, i32 %layer_6_output_21, i32 %layer_6_output_22, i32 %layer_6_output_23, i32 %layer_6_output_24, i32 %layer_6_output_25, i32 %layer_6_output_26, i32 %layer_6_output_27, i32 %layer_6_output_28, i32 %layer_6_output_29, i32 %layer_6_output_30, i32 %layer_6_output_31, i32 %layer_6_output_32, i32 %layer_6_output_33, i32 %layer_6_output_34, i32 %layer_6_output_35, i32 %layer_6_output_36, i32 %layer_6_output_37, i32 %layer_6_output_38, i32 %layer_6_output_39, i32 %layer_6_output_40, i32 %layer_6_output_41, i32 %layer_6_output_42, i32 %layer_6_output_43, i32 %layer_6_output_44, i32 %layer_6_output_45, i32 %layer_6_output_46, i32 %layer_6_output_47, i32 %layer_6_output_48, i32 %layer_6_output_49, i32 %layer_6_output_50, i32 %layer_6_output_51, i32 %layer_6_output_52, i32 %layer_6_output_53, i32 %layer_6_output_54, i32 %layer_6_output_55, i32 %layer_6_output_56, i32 %layer_6_output_57, i32 %layer_6_output_58, i32 %layer_6_output_59, i32 %layer_6_output_60, i32 %layer_6_output_61, i32 %layer_6_output_62, i32 %layer_6_output_63, i32 %layer_6_weights, i32 %layer_6_bias" [../src/hls/cnn.cpp:260]   --->   Operation 531 'call' 'call_ln260' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 16> <Delay = 0.00>
ST_34 : Operation 532 [2/2] (0.00ns)   --->   "%call_ln271 = call void @max_pooling2d, i32 %layer_6_output_0, i32 %layer_6_output_1, i32 %layer_6_output_2, i32 %layer_6_output_3, i32 %layer_6_output_4, i32 %layer_6_output_5, i32 %layer_6_output_6, i32 %layer_6_output_7, i32 %layer_6_output_8, i32 %layer_6_output_9, i32 %layer_6_output_10, i32 %layer_6_output_11, i32 %layer_6_output_12, i32 %layer_6_output_13, i32 %layer_6_output_14, i32 %layer_6_output_15, i32 %layer_6_output_16, i32 %layer_6_output_17, i32 %layer_6_output_18, i32 %layer_6_output_19, i32 %layer_6_output_20, i32 %layer_6_output_21, i32 %layer_6_output_22, i32 %layer_6_output_23, i32 %layer_6_output_24, i32 %layer_6_output_25, i32 %layer_6_output_26, i32 %layer_6_output_27, i32 %layer_6_output_28, i32 %layer_6_output_29, i32 %layer_6_output_30, i32 %layer_6_output_31, i32 %layer_6_output_32, i32 %layer_6_output_33, i32 %layer_6_output_34, i32 %layer_6_output_35, i32 %layer_6_output_36, i32 %layer_6_output_37, i32 %layer_6_output_38, i32 %layer_6_output_39, i32 %layer_6_output_40, i32 %layer_6_output_41, i32 %layer_6_output_42, i32 %layer_6_output_43, i32 %layer_6_output_44, i32 %layer_6_output_45, i32 %layer_6_output_46, i32 %layer_6_output_47, i32 %layer_6_output_48, i32 %layer_6_output_49, i32 %layer_6_output_50, i32 %layer_6_output_51, i32 %layer_6_output_52, i32 %layer_6_output_53, i32 %layer_6_output_54, i32 %layer_6_output_55, i32 %layer_6_output_56, i32 %layer_6_output_57, i32 %layer_6_output_58, i32 %layer_6_output_59, i32 %layer_6_output_60, i32 %layer_6_output_61, i32 %layer_6_output_62, i32 %layer_6_output_63, i32 %layer_7_output_0, i32 %layer_7_output_1, i32 %layer_7_output_2, i32 %layer_7_output_3, i32 %layer_7_output_4, i32 %layer_7_output_5, i32 %layer_7_output_6, i32 %layer_7_output_7, i32 %layer_7_output_8, i32 %layer_7_output_9, i32 %layer_7_output_10, i32 %layer_7_output_11, i32 %layer_7_output_12, i32 %layer_7_output_13, i32 %layer_7_output_14, i32 %layer_7_output_15, i32 %layer_7_output_16, i32 %layer_7_output_17, i32 %layer_7_output_18, i32 %layer_7_output_19, i32 %layer_7_output_20, i32 %layer_7_output_21, i32 %layer_7_output_22, i32 %layer_7_output_23, i32 %layer_7_output_24, i32 %layer_7_output_25, i32 %layer_7_output_26, i32 %layer_7_output_27, i32 %layer_7_output_28, i32 %layer_7_output_29, i32 %layer_7_output_30, i32 %layer_7_output_31" [../src/hls/cnn.cpp:271]   --->   Operation 532 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 17> <Delay = 0.48>
ST_35 : Operation 533 [1/2] (0.00ns)   --->   "%call_ln271 = call void @max_pooling2d, i32 %layer_6_output_0, i32 %layer_6_output_1, i32 %layer_6_output_2, i32 %layer_6_output_3, i32 %layer_6_output_4, i32 %layer_6_output_5, i32 %layer_6_output_6, i32 %layer_6_output_7, i32 %layer_6_output_8, i32 %layer_6_output_9, i32 %layer_6_output_10, i32 %layer_6_output_11, i32 %layer_6_output_12, i32 %layer_6_output_13, i32 %layer_6_output_14, i32 %layer_6_output_15, i32 %layer_6_output_16, i32 %layer_6_output_17, i32 %layer_6_output_18, i32 %layer_6_output_19, i32 %layer_6_output_20, i32 %layer_6_output_21, i32 %layer_6_output_22, i32 %layer_6_output_23, i32 %layer_6_output_24, i32 %layer_6_output_25, i32 %layer_6_output_26, i32 %layer_6_output_27, i32 %layer_6_output_28, i32 %layer_6_output_29, i32 %layer_6_output_30, i32 %layer_6_output_31, i32 %layer_6_output_32, i32 %layer_6_output_33, i32 %layer_6_output_34, i32 %layer_6_output_35, i32 %layer_6_output_36, i32 %layer_6_output_37, i32 %layer_6_output_38, i32 %layer_6_output_39, i32 %layer_6_output_40, i32 %layer_6_output_41, i32 %layer_6_output_42, i32 %layer_6_output_43, i32 %layer_6_output_44, i32 %layer_6_output_45, i32 %layer_6_output_46, i32 %layer_6_output_47, i32 %layer_6_output_48, i32 %layer_6_output_49, i32 %layer_6_output_50, i32 %layer_6_output_51, i32 %layer_6_output_52, i32 %layer_6_output_53, i32 %layer_6_output_54, i32 %layer_6_output_55, i32 %layer_6_output_56, i32 %layer_6_output_57, i32 %layer_6_output_58, i32 %layer_6_output_59, i32 %layer_6_output_60, i32 %layer_6_output_61, i32 %layer_6_output_62, i32 %layer_6_output_63, i32 %layer_7_output_0, i32 %layer_7_output_1, i32 %layer_7_output_2, i32 %layer_7_output_3, i32 %layer_7_output_4, i32 %layer_7_output_5, i32 %layer_7_output_6, i32 %layer_7_output_7, i32 %layer_7_output_8, i32 %layer_7_output_9, i32 %layer_7_output_10, i32 %layer_7_output_11, i32 %layer_7_output_12, i32 %layer_7_output_13, i32 %layer_7_output_14, i32 %layer_7_output_15, i32 %layer_7_output_16, i32 %layer_7_output_17, i32 %layer_7_output_18, i32 %layer_7_output_19, i32 %layer_7_output_20, i32 %layer_7_output_21, i32 %layer_7_output_22, i32 %layer_7_output_23, i32 %layer_7_output_24, i32 %layer_7_output_25, i32 %layer_7_output_26, i32 %layer_7_output_27, i32 %layer_7_output_28, i32 %layer_7_output_29, i32 %layer_7_output_30, i32 %layer_7_output_31" [../src/hls/cnn.cpp:271]   --->   Operation 533 'call' 'call_ln271' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_35 : Operation 534 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 534 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 36 <SV = 18> <Delay = 2.21>
ST_36 : Operation 535 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln22, void %.split12, i7 0, void %_Z7rescalePKiPf.exit" [../src/hls/cnn.cpp:22]   --->   Operation 535 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 536 [1/1] (0.89ns)   --->   "%add_ln22 = add i7 %i_2, i7 1" [../src/hls/cnn.cpp:22]   --->   Operation 536 'add' 'add_ln22' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 537 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 537 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 538 [1/1] (0.86ns)   --->   "%icmp_ln22 = icmp_eq  i7 %i_2, i7 64" [../src/hls/cnn.cpp:22]   --->   Operation 538 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 539 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 539 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %.split12, void %_Z15set1DFloatArrayPKiPff.exit" [../src/hls/cnn.cpp:22]   --->   Operation 540 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 541 [1/1] (0.00ns)   --->   "%i_3_cast = zext i7 %i_2" [../src/hls/cnn.cpp:22]   --->   Operation 541 'zext' 'i_3_cast' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 542 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:22]   --->   Operation 542 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 543 [1/1] (0.00ns)   --->   "%layer_9_output_addr = getelementptr i32 %layer_9_output, i64 0, i64 %i_3_cast" [../src/hls/cnn.cpp:24]   --->   Operation 543 'getelementptr' 'layer_9_output_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_36 : Operation 544 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i6 %layer_9_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 544 'store' 'store_ln24' <Predicate = (!icmp_ln22)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 545 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 545 'br' 'br_ln0' <Predicate = (!icmp_ln22)> <Delay = 0.00>

State 37 <SV = 19> <Delay = 0.00>
ST_37 : Operation 546 [2/2] (0.00ns)   --->   "%call_ln281 = call void @dense_relu.2, i32 %layer_7_output_0, i32 %layer_7_output_1, i32 %layer_7_output_2, i32 %layer_7_output_3, i32 %layer_7_output_4, i32 %layer_7_output_5, i32 %layer_7_output_6, i32 %layer_7_output_7, i32 %layer_7_output_8, i32 %layer_7_output_9, i32 %layer_7_output_10, i32 %layer_7_output_11, i32 %layer_7_output_12, i32 %layer_7_output_13, i32 %layer_7_output_14, i32 %layer_7_output_15, i32 %layer_7_output_16, i32 %layer_7_output_17, i32 %layer_7_output_18, i32 %layer_7_output_19, i32 %layer_7_output_20, i32 %layer_7_output_21, i32 %layer_7_output_22, i32 %layer_7_output_23, i32 %layer_7_output_24, i32 %layer_7_output_25, i32 %layer_7_output_26, i32 %layer_7_output_27, i32 %layer_7_output_28, i32 %layer_7_output_29, i32 %layer_7_output_30, i32 %layer_7_output_31, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias" [../src/hls/cnn.cpp:281]   --->   Operation 546 'call' 'call_ln281' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 20> <Delay = 0.48>
ST_38 : Operation 547 [1/2] (0.00ns)   --->   "%call_ln281 = call void @dense_relu.2, i32 %layer_7_output_0, i32 %layer_7_output_1, i32 %layer_7_output_2, i32 %layer_7_output_3, i32 %layer_7_output_4, i32 %layer_7_output_5, i32 %layer_7_output_6, i32 %layer_7_output_7, i32 %layer_7_output_8, i32 %layer_7_output_9, i32 %layer_7_output_10, i32 %layer_7_output_11, i32 %layer_7_output_12, i32 %layer_7_output_13, i32 %layer_7_output_14, i32 %layer_7_output_15, i32 %layer_7_output_16, i32 %layer_7_output_17, i32 %layer_7_output_18, i32 %layer_7_output_19, i32 %layer_7_output_20, i32 %layer_7_output_21, i32 %layer_7_output_22, i32 %layer_7_output_23, i32 %layer_7_output_24, i32 %layer_7_output_25, i32 %layer_7_output_26, i32 %layer_7_output_27, i32 %layer_7_output_28, i32 %layer_7_output_29, i32 %layer_7_output_30, i32 %layer_7_output_31, i32 %layer_9_output, i32 %layer_9_weights, i32 %layer_9_bias" [../src/hls/cnn.cpp:281]   --->   Operation 547 'call' 'call_ln281' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_38 : Operation 548 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 548 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 39 <SV = 21> <Delay = 2.22>
ST_39 : Operation 549 [1/1] (0.00ns)   --->   "%i_3 = phi i6 %add_ln22_1, void %.split10, i6 0, void %_Z15set1DFloatArrayPKiPff.exit" [../src/hls/cnn.cpp:22]   --->   Operation 549 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 550 [1/1] (0.88ns)   --->   "%add_ln22_1 = add i6 %i_3, i6 1" [../src/hls/cnn.cpp:22]   --->   Operation 550 'add' 'add_ln22_1' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 551 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 551 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 552 [1/1] (0.87ns)   --->   "%icmp_ln22_1 = icmp_eq  i6 %i_3, i6 32" [../src/hls/cnn.cpp:22]   --->   Operation 552 'icmp' 'icmp_ln22_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 553 [1/1] (0.00ns)   --->   "%empty_59 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 553 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_1, void %.split10, void %_Z15set1DFloatArrayPKiPff.exit11" [../src/hls/cnn.cpp:22]   --->   Operation 554 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 555 [1/1] (0.00ns)   --->   "%i_4_cast = zext i6 %i_3" [../src/hls/cnn.cpp:22]   --->   Operation 555 'zext' 'i_4_cast' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_39 : Operation 556 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:22]   --->   Operation 556 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_39 : Operation 557 [1/1] (0.00ns)   --->   "%layer_10_output_addr = getelementptr i32 %layer_10_output, i64 0, i64 %i_4_cast" [../src/hls/cnn.cpp:24]   --->   Operation 557 'getelementptr' 'layer_10_output_addr' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_39 : Operation 558 [1/1] (1.35ns)   --->   "%store_ln24 = store i32 0, i5 %layer_10_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 558 'store' 'store_ln24' <Predicate = (!icmp_ln22_1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_39 : Operation 559 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 559 'br' 'br_ln0' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>

State 40 <SV = 22> <Delay = 0.00>
ST_40 : Operation 560 [2/2] (0.00ns)   --->   "%call_ln289 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias" [../src/hls/cnn.cpp:289]   --->   Operation 560 'call' 'call_ln289' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 23> <Delay = 0.48>
ST_41 : Operation 561 [1/2] (0.00ns)   --->   "%call_ln289 = call void @dense_relu.1, i32 %layer_9_output, i32 %layer_10_output, i32 %layer_10_weights, i32 %layer_10_bias" [../src/hls/cnn.cpp:289]   --->   Operation 561 'call' 'call_ln289' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_41 : Operation 562 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 562 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 42 <SV = 24> <Delay = 1.66>
ST_42 : Operation 563 [1/1] (0.00ns)   --->   "%i_4 = phi i5 %add_ln22_2, void %.split8, i5 0, void %_Z15set1DFloatArrayPKiPff.exit11" [../src/hls/cnn.cpp:22]   --->   Operation 563 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 564 [1/1] (0.87ns)   --->   "%add_ln22_2 = add i5 %i_4, i5 1" [../src/hls/cnn.cpp:22]   --->   Operation 564 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 565 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 565 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 566 [1/1] (0.87ns)   --->   "%icmp_ln22_2 = icmp_eq  i5 %i_4, i5 16" [../src/hls/cnn.cpp:22]   --->   Operation 566 'icmp' 'icmp_ln22_2' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 567 [1/1] (0.00ns)   --->   "%empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 567 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_2, void %.split8, void %_Z15set1DFloatArrayPKiPff.exit17" [../src/hls/cnn.cpp:22]   --->   Operation 568 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 569 [1/1] (0.00ns)   --->   "%i_5_cast = zext i5 %i_4" [../src/hls/cnn.cpp:22]   --->   Operation 569 'zext' 'i_5_cast' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_42 : Operation 570 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:22]   --->   Operation 570 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_42 : Operation 571 [1/1] (0.00ns)   --->   "%layer_11_output_addr = getelementptr i32 %layer_11_output, i64 0, i64 %i_5_cast" [../src/hls/cnn.cpp:24]   --->   Operation 571 'getelementptr' 'layer_11_output_addr' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>
ST_42 : Operation 572 [1/1] (0.79ns)   --->   "%store_ln24 = store i32 0, i4 %layer_11_output_addr" [../src/hls/cnn.cpp:24]   --->   Operation 572 'store' 'store_ln24' <Predicate = (!icmp_ln22_2)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_42 : Operation 573 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 573 'br' 'br_ln0' <Predicate = (!icmp_ln22_2)> <Delay = 0.00>

State 43 <SV = 25> <Delay = 0.00>
ST_43 : Operation 574 [1/1] (0.00ns)   --->   "%layer_12_output_0_0 = alloca i32 1"   --->   Operation 574 'alloca' 'layer_12_output_0_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 575 [1/1] (0.00ns)   --->   "%layer_12_output_1_0 = alloca i32 1"   --->   Operation 575 'alloca' 'layer_12_output_1_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 576 [1/1] (0.00ns)   --->   "%layer_12_output_2_0 = alloca i32 1"   --->   Operation 576 'alloca' 'layer_12_output_2_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 577 [1/1] (0.00ns)   --->   "%layer_12_output_3_0 = alloca i32 1"   --->   Operation 577 'alloca' 'layer_12_output_3_0' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 578 [2/2] (0.00ns)   --->   "%call_ln298 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias" [../src/hls/cnn.cpp:298]   --->   Operation 578 'call' 'call_ln298' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 26> <Delay = 0.48>
ST_44 : Operation 579 [1/2] (0.00ns)   --->   "%call_ln298 = call void @dense_relu, i32 %layer_10_output, i32 %layer_11_output, i32 %layer_11_weights, i32 %layer_11_bias" [../src/hls/cnn.cpp:298]   --->   Operation 579 'call' 'call_ln298' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 580 [1/1] (0.48ns)   --->   "%br_ln22 = br void" [../src/hls/cnn.cpp:22]   --->   Operation 580 'br' 'br_ln22' <Predicate = true> <Delay = 0.48>

State 45 <SV = 27> <Delay = 0.88>
ST_45 : Operation 581 [1/1] (0.00ns)   --->   "%i_5 = phi i3 0, void %_Z15set1DFloatArrayPKiPff.exit17, i3 %add_ln22_3, void %.split610150" [../src/hls/cnn.cpp:22]   --->   Operation 581 'phi' 'i_5' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 582 [1/1] (0.74ns)   --->   "%add_ln22_3 = add i3 %i_5, i3 1" [../src/hls/cnn.cpp:22]   --->   Operation 582 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 583 [1/1] (0.00ns)   --->   "%layer_12_output_0_0_load = load i32 %layer_12_output_0_0"   --->   Operation 583 'load' 'layer_12_output_0_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 584 [1/1] (0.00ns)   --->   "%layer_12_output_1_0_load = load i32 %layer_12_output_1_0"   --->   Operation 584 'load' 'layer_12_output_1_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 585 [1/1] (0.00ns)   --->   "%layer_12_output_2_0_load = load i32 %layer_12_output_2_0"   --->   Operation 585 'load' 'layer_12_output_2_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 586 [1/1] (0.00ns)   --->   "%layer_12_output_3_0_load = load i32 %layer_12_output_3_0"   --->   Operation 586 'load' 'layer_12_output_3_0_load' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 587 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 587 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 588 [1/1] (0.69ns)   --->   "%icmp_ln22_3 = icmp_eq  i3 %i_5, i3 4" [../src/hls/cnn.cpp:22]   --->   Operation 588 'icmp' 'icmp_ln22_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 589 [1/1] (0.00ns)   --->   "%empty_61 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 589 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 590 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22_3, void %.split6, void %_Z15set1DFloatArrayPKiPff.exit23.preheader" [../src/hls/cnn.cpp:22]   --->   Operation 590 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 591 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [../src/hls/cnn.cpp:22]   --->   Operation 591 'specloopname' 'specloopname_ln22' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_45 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i3 %i_5" [../src/hls/cnn.cpp:24]   --->   Operation 592 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>
ST_45 : Operation 593 [1/1] (0.88ns)   --->   "%switch_ln24 = switch i2 %trunc_ln24, void %branch7, i2 0, void %.split6..split610150_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [../src/hls/cnn.cpp:24]   --->   Operation 593 'switch' 'switch_ln24' <Predicate = (!icmp_ln22_3)> <Delay = 0.88>
ST_45 : Operation 594 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_2_0" [../src/hls/cnn.cpp:24]   --->   Operation 594 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 2)> <Delay = 0.00>
ST_45 : Operation 595 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610150" [../src/hls/cnn.cpp:24]   --->   Operation 595 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 2)> <Delay = 0.00>
ST_45 : Operation 596 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_1_0" [../src/hls/cnn.cpp:24]   --->   Operation 596 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 1)> <Delay = 0.00>
ST_45 : Operation 597 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610150" [../src/hls/cnn.cpp:24]   --->   Operation 597 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 1)> <Delay = 0.00>
ST_45 : Operation 598 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_0_0" [../src/hls/cnn.cpp:24]   --->   Operation 598 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 0)> <Delay = 0.00>
ST_45 : Operation 599 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610150" [../src/hls/cnn.cpp:24]   --->   Operation 599 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 0)> <Delay = 0.00>
ST_45 : Operation 600 [1/1] (0.00ns)   --->   "%store_ln24 = store i32 0, i32 %layer_12_output_3_0" [../src/hls/cnn.cpp:24]   --->   Operation 600 'store' 'store_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 3)> <Delay = 0.00>
ST_45 : Operation 601 [1/1] (0.00ns)   --->   "%br_ln24 = br void %.split610150" [../src/hls/cnn.cpp:24]   --->   Operation 601 'br' 'br_ln24' <Predicate = (!icmp_ln22_3 & trunc_ln24 == 3)> <Delay = 0.00>
ST_45 : Operation 602 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 602 'br' 'br_ln0' <Predicate = (!icmp_ln22_3)> <Delay = 0.00>

State 46 <SV = 28> <Delay = 0.79>
ST_46 : Operation 603 [1/1] (0.00ns)   --->   "%layer_12_output_3 = alloca i32 1"   --->   Operation 603 'alloca' 'layer_12_output_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 604 [1/1] (0.00ns)   --->   "%layer_12_output_3_1 = alloca i32 1"   --->   Operation 604 'alloca' 'layer_12_output_3_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 605 [1/1] (0.00ns)   --->   "%layer_12_output_3_3 = alloca i32 1"   --->   Operation 605 'alloca' 'layer_12_output_3_3' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 606 [1/1] (0.00ns)   --->   "%layer_12_output_3_2 = alloca i32 1"   --->   Operation 606 'alloca' 'layer_12_output_3_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 607 [1/1] (0.00ns)   --->   "%layer_11_output_addr_1 = getelementptr i32 %layer_11_output, i64 0, i64 0" [../src/hls/cnn.cpp:181]   --->   Operation 607 'getelementptr' 'layer_11_output_addr_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 608 [2/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:181]   --->   Operation 608 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 609 [1/1] (0.00ns)   --->   "%layer_11_output_addr_2 = getelementptr i32 %layer_11_output, i64 0, i64 1" [../src/hls/cnn.cpp:181]   --->   Operation 609 'getelementptr' 'layer_11_output_addr_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 610 [2/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:181]   --->   Operation 610 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_46 : Operation 611 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_3_0_load, i32 %layer_12_output_3_2"   --->   Operation 611 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_46 : Operation 612 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_2_0_load, i32 %layer_12_output_3_3"   --->   Operation 612 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_46 : Operation 613 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_1_0_load, i32 %layer_12_output_3_1"   --->   Operation 613 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_46 : Operation 614 [1/1] (0.48ns)   --->   "%store_ln0 = store i32 %layer_12_output_0_0_load, i32 %layer_12_output_3"   --->   Operation 614 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>

State 47 <SV = 29> <Delay = 0.79>
ST_47 : Operation 615 [1/2] (0.79ns)   --->   "%layer_11_output_load = load i4 %layer_11_output_addr_1" [../src/hls/cnn.cpp:181]   --->   Operation 615 'load' 'layer_11_output_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 616 [1/2] (0.79ns)   --->   "%layer_11_output_load_1 = load i4 %layer_11_output_addr_2" [../src/hls/cnn.cpp:181]   --->   Operation 616 'load' 'layer_11_output_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 617 [1/1] (0.00ns)   --->   "%layer_11_output_addr_3 = getelementptr i32 %layer_11_output, i64 0, i64 2" [../src/hls/cnn.cpp:181]   --->   Operation 617 'getelementptr' 'layer_11_output_addr_3' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 618 [2/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:181]   --->   Operation 618 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_47 : Operation 619 [1/1] (0.00ns)   --->   "%layer_11_output_addr_4 = getelementptr i32 %layer_11_output, i64 0, i64 3" [../src/hls/cnn.cpp:181]   --->   Operation 619 'getelementptr' 'layer_11_output_addr_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 620 [2/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:181]   --->   Operation 620 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 48 <SV = 30> <Delay = 0.79>
ST_48 : Operation 621 [1/2] (0.79ns)   --->   "%layer_11_output_load_2 = load i4 %layer_11_output_addr_3" [../src/hls/cnn.cpp:181]   --->   Operation 621 'load' 'layer_11_output_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 622 [1/2] (0.79ns)   --->   "%layer_11_output_load_3 = load i4 %layer_11_output_addr_4" [../src/hls/cnn.cpp:181]   --->   Operation 622 'load' 'layer_11_output_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 623 [1/1] (0.00ns)   --->   "%layer_11_output_addr_5 = getelementptr i32 %layer_11_output, i64 0, i64 4" [../src/hls/cnn.cpp:181]   --->   Operation 623 'getelementptr' 'layer_11_output_addr_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 624 [2/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:181]   --->   Operation 624 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_48 : Operation 625 [1/1] (0.00ns)   --->   "%layer_11_output_addr_6 = getelementptr i32 %layer_11_output, i64 0, i64 5" [../src/hls/cnn.cpp:181]   --->   Operation 625 'getelementptr' 'layer_11_output_addr_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 626 [2/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:181]   --->   Operation 626 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 49 <SV = 31> <Delay = 0.79>
ST_49 : Operation 627 [1/2] (0.79ns)   --->   "%layer_11_output_load_4 = load i4 %layer_11_output_addr_5" [../src/hls/cnn.cpp:181]   --->   Operation 627 'load' 'layer_11_output_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 628 [1/2] (0.79ns)   --->   "%layer_11_output_load_5 = load i4 %layer_11_output_addr_6" [../src/hls/cnn.cpp:181]   --->   Operation 628 'load' 'layer_11_output_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 629 [1/1] (0.00ns)   --->   "%layer_11_output_addr_7 = getelementptr i32 %layer_11_output, i64 0, i64 6" [../src/hls/cnn.cpp:181]   --->   Operation 629 'getelementptr' 'layer_11_output_addr_7' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 630 [2/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:181]   --->   Operation 630 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_49 : Operation 631 [1/1] (0.00ns)   --->   "%layer_11_output_addr_8 = getelementptr i32 %layer_11_output, i64 0, i64 7" [../src/hls/cnn.cpp:181]   --->   Operation 631 'getelementptr' 'layer_11_output_addr_8' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 632 [2/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:181]   --->   Operation 632 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 50 <SV = 32> <Delay = 0.79>
ST_50 : Operation 633 [1/2] (0.79ns)   --->   "%layer_11_output_load_6 = load i4 %layer_11_output_addr_7" [../src/hls/cnn.cpp:181]   --->   Operation 633 'load' 'layer_11_output_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 634 [1/2] (0.79ns)   --->   "%layer_11_output_load_7 = load i4 %layer_11_output_addr_8" [../src/hls/cnn.cpp:181]   --->   Operation 634 'load' 'layer_11_output_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 635 [1/1] (0.00ns)   --->   "%layer_11_output_addr_9 = getelementptr i32 %layer_11_output, i64 0, i64 8" [../src/hls/cnn.cpp:181]   --->   Operation 635 'getelementptr' 'layer_11_output_addr_9' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 636 [2/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:181]   --->   Operation 636 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_50 : Operation 637 [1/1] (0.00ns)   --->   "%layer_11_output_addr_10 = getelementptr i32 %layer_11_output, i64 0, i64 9" [../src/hls/cnn.cpp:181]   --->   Operation 637 'getelementptr' 'layer_11_output_addr_10' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 638 [2/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:181]   --->   Operation 638 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 51 <SV = 33> <Delay = 0.79>
ST_51 : Operation 639 [1/2] (0.79ns)   --->   "%layer_11_output_load_8 = load i4 %layer_11_output_addr_9" [../src/hls/cnn.cpp:181]   --->   Operation 639 'load' 'layer_11_output_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 640 [1/2] (0.79ns)   --->   "%layer_11_output_load_9 = load i4 %layer_11_output_addr_10" [../src/hls/cnn.cpp:181]   --->   Operation 640 'load' 'layer_11_output_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 641 [1/1] (0.00ns)   --->   "%layer_11_output_addr_11 = getelementptr i32 %layer_11_output, i64 0, i64 10" [../src/hls/cnn.cpp:181]   --->   Operation 641 'getelementptr' 'layer_11_output_addr_11' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 642 [2/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:181]   --->   Operation 642 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_51 : Operation 643 [1/1] (0.00ns)   --->   "%layer_11_output_addr_12 = getelementptr i32 %layer_11_output, i64 0, i64 11" [../src/hls/cnn.cpp:181]   --->   Operation 643 'getelementptr' 'layer_11_output_addr_12' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 644 [2/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:181]   --->   Operation 644 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 52 <SV = 34> <Delay = 0.79>
ST_52 : Operation 645 [1/2] (0.79ns)   --->   "%layer_11_output_load_10 = load i4 %layer_11_output_addr_11" [../src/hls/cnn.cpp:181]   --->   Operation 645 'load' 'layer_11_output_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 646 [1/2] (0.79ns)   --->   "%layer_11_output_load_11 = load i4 %layer_11_output_addr_12" [../src/hls/cnn.cpp:181]   --->   Operation 646 'load' 'layer_11_output_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 647 [1/1] (0.00ns)   --->   "%layer_11_output_addr_13 = getelementptr i32 %layer_11_output, i64 0, i64 12" [../src/hls/cnn.cpp:181]   --->   Operation 647 'getelementptr' 'layer_11_output_addr_13' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 648 [2/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:181]   --->   Operation 648 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_52 : Operation 649 [1/1] (0.00ns)   --->   "%layer_11_output_addr_14 = getelementptr i32 %layer_11_output, i64 0, i64 13" [../src/hls/cnn.cpp:181]   --->   Operation 649 'getelementptr' 'layer_11_output_addr_14' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 650 [2/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:181]   --->   Operation 650 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 53 <SV = 35> <Delay = 0.79>
ST_53 : Operation 651 [1/2] (0.79ns)   --->   "%layer_11_output_load_12 = load i4 %layer_11_output_addr_13" [../src/hls/cnn.cpp:181]   --->   Operation 651 'load' 'layer_11_output_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 652 [1/2] (0.79ns)   --->   "%layer_11_output_load_13 = load i4 %layer_11_output_addr_14" [../src/hls/cnn.cpp:181]   --->   Operation 652 'load' 'layer_11_output_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 653 [1/1] (0.00ns)   --->   "%layer_11_output_addr_15 = getelementptr i32 %layer_11_output, i64 0, i64 14" [../src/hls/cnn.cpp:181]   --->   Operation 653 'getelementptr' 'layer_11_output_addr_15' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 654 [2/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:181]   --->   Operation 654 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_53 : Operation 655 [1/1] (0.00ns)   --->   "%layer_11_output_addr_16 = getelementptr i32 %layer_11_output, i64 0, i64 15" [../src/hls/cnn.cpp:181]   --->   Operation 655 'getelementptr' 'layer_11_output_addr_16' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 656 [2/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:181]   --->   Operation 656 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 54 <SV = 36> <Delay = 0.79>
ST_54 : Operation 657 [1/2] (0.79ns)   --->   "%layer_11_output_load_14 = load i4 %layer_11_output_addr_15" [../src/hls/cnn.cpp:181]   --->   Operation 657 'load' 'layer_11_output_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 658 [1/2] (0.79ns)   --->   "%layer_11_output_load_15 = load i4 %layer_11_output_addr_16" [../src/hls/cnn.cpp:181]   --->   Operation 658 'load' 'layer_11_output_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_54 : Operation 659 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit23"   --->   Operation 659 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 55 <SV = 37> <Delay = 1.35>
ST_55 : Operation 660 [1/1] (0.00ns)   --->   "%i_6 = phi i3 0, void %_Z15set1DFloatArrayPKiPff.exit23.preheader, i3 %add_ln177, void %.split410145" [../src/hls/cnn.cpp:177]   --->   Operation 660 'phi' 'i_6' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 661 [1/1] (0.69ns)   --->   "%icmp_ln177 = icmp_eq  i3 %i_6, i3 4" [../src/hls/cnn.cpp:177]   --->   Operation 661 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 662 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %.split4, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:177]   --->   Operation 662 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 663 [1/1] (0.00ns)   --->   "%i_7_cast5 = zext i3 %i_6" [../src/hls/cnn.cpp:177]   --->   Operation 663 'zext' 'i_7_cast5' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_55 : Operation 664 [1/1] (0.00ns)   --->   "%layer_12_weights_addr = getelementptr i32 %layer_12_weights, i64 0, i64 %i_7_cast5" [../src/hls/cnn.cpp:181]   --->   Operation 664 'getelementptr' 'layer_12_weights_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_55 : Operation 665 [2/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:181]   --->   Operation 665 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_55 : Operation 666 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z15set1DFloatArrayPKiPff.exit23"   --->   Operation 666 'br' 'br_ln0' <Predicate = (!icmp_ln177)> <Delay = 0.00>

State 56 <SV = 38> <Delay = 6.02>
ST_56 : Operation 667 [1/2] (1.35ns)   --->   "%layer_12_weights_load = load i6 %layer_12_weights_addr" [../src/hls/cnn.cpp:181]   --->   Operation 667 'load' 'layer_12_weights_load' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_56 : Operation 668 [4/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:181]   --->   Operation 668 'fmul' 'mul7_i' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 669 [1/1] (0.19ns)   --->   "%xor_ln181 = xor i3 %i_6, i3 4" [../src/hls/cnn.cpp:181]   --->   Operation 669 'xor' 'xor_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.19> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 670 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i3 %xor_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 670 'zext' 'zext_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_56 : Operation 671 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_1 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 671 'getelementptr' 'layer_12_weights_addr_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_56 : Operation 672 [2/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:181]   --->   Operation 672 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 57 <SV = 39> <Delay = 6.02>
ST_57 : Operation 673 [3/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:181]   --->   Operation 673 'fmul' 'mul7_i' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 674 [1/2] (1.35ns)   --->   "%layer_12_weights_load_1 = load i6 %layer_12_weights_addr_1" [../src/hls/cnn.cpp:181]   --->   Operation 674 'load' 'layer_12_weights_load_1' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_57 : Operation 675 [4/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:181]   --->   Operation 675 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 676 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %i_6" [../src/hls/cnn.cpp:181]   --->   Operation 676 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_57 : Operation 677 [1/1] (0.00ns)   --->   "%zext_ln181_1 = zext i4 %or_ln" [../src/hls/cnn.cpp:181]   --->   Operation 677 'zext' 'zext_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_57 : Operation 678 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_2 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_1" [../src/hls/cnn.cpp:181]   --->   Operation 678 'getelementptr' 'layer_12_weights_addr_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_57 : Operation 679 [2/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:181]   --->   Operation 679 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 58 <SV = 40> <Delay = 6.02>
ST_58 : Operation 680 [2/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:181]   --->   Operation 680 'fmul' 'mul7_i' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 681 [3/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:181]   --->   Operation 681 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 682 [1/2] (1.35ns)   --->   "%layer_12_weights_load_2 = load i6 %layer_12_weights_addr_2" [../src/hls/cnn.cpp:181]   --->   Operation 682 'load' 'layer_12_weights_load_2' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_58 : Operation 683 [4/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:181]   --->   Operation 683 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 684 [1/1] (0.00ns)   --->   "%sext_ln181 = sext i3 %xor_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 684 'sext' 'sext_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_58 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln181_2 = zext i4 %sext_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 685 'zext' 'zext_ln181_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_58 : Operation 686 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_3 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_2" [../src/hls/cnn.cpp:181]   --->   Operation 686 'getelementptr' 'layer_12_weights_addr_3' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_58 : Operation 687 [2/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:181]   --->   Operation 687 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 59 <SV = 41> <Delay = 6.02>
ST_59 : Operation 688 [1/4] (4.67ns)   --->   "%mul7_i = fmul i32 %layer_11_output_load, i32 %layer_12_weights_load" [../src/hls/cnn.cpp:181]   --->   Operation 688 'fmul' 'mul7_i' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 689 [2/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:181]   --->   Operation 689 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 690 [3/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:181]   --->   Operation 690 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 691 [1/2] (1.35ns)   --->   "%layer_12_weights_load_3 = load i6 %layer_12_weights_addr_3" [../src/hls/cnn.cpp:181]   --->   Operation 691 'load' 'layer_12_weights_load_3' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_59 : Operation 692 [4/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:181]   --->   Operation 692 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 693 [1/1] (0.00ns)   --->   "%or_ln181_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %i_6" [../src/hls/cnn.cpp:181]   --->   Operation 693 'bitconcatenate' 'or_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_59 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln181_3 = zext i5 %or_ln181_1" [../src/hls/cnn.cpp:181]   --->   Operation 694 'zext' 'zext_ln181_3' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_59 : Operation 695 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_4 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_3" [../src/hls/cnn.cpp:181]   --->   Operation 695 'getelementptr' 'layer_12_weights_addr_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_59 : Operation 696 [2/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:181]   --->   Operation 696 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 60 <SV = 42> <Delay = 6.62>
ST_60 : Operation 697 [1/1] (0.00ns)   --->   "%layer_12_output_3_load = load i32 %layer_12_output_3" [../src/hls/cnn.cpp:181]   --->   Operation 697 'load' 'layer_12_output_3_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 698 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load = load i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:181]   --->   Operation 698 'load' 'layer_12_output_3_1_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 699 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load = load i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:181]   --->   Operation 699 'load' 'layer_12_output_3_3_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 700 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load_1 = load i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:181]   --->   Operation 700 'load' 'layer_12_output_3_2_load_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 701 [1/1] (0.00ns)   --->   "%i_7_cast11 = zext i3 %i_6" [../src/hls/cnn.cpp:177]   --->   Operation 701 'zext' 'i_7_cast11' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 702 [1/1] (0.00ns)   --->   "%empty_63 = trunc i3 %i_6" [../src/hls/cnn.cpp:177]   --->   Operation 702 'trunc' 'empty_63' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 703 [1/1] (0.60ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load, i32 %layer_12_output_3_1_load, i32 %layer_12_output_3_3_load, i32 %layer_12_output_3_2_load_1, i2 %empty_63" [../src/hls/cnn.cpp:181]   --->   Operation 703 'mux' 'tmp' <Predicate = (!icmp_ln177)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 704 [5/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:181]   --->   Operation 704 'fadd' 'add10_i' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 705 [1/4] (4.67ns)   --->   "%mul7_i_1 = fmul i32 %layer_11_output_load_1, i32 %layer_12_weights_load_1" [../src/hls/cnn.cpp:181]   --->   Operation 705 'fmul' 'mul7_i_1' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 706 [2/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:181]   --->   Operation 706 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 707 [3/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:181]   --->   Operation 707 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 708 [1/2] (1.35ns)   --->   "%layer_12_weights_load_4 = load i6 %layer_12_weights_addr_4" [../src/hls/cnn.cpp:181]   --->   Operation 708 'load' 'layer_12_weights_load_4' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_60 : Operation 709 [4/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:181]   --->   Operation 709 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 710 [1/1] (0.87ns)   --->   "%add_ln181 = add i5 %i_7_cast11, i5 20" [../src/hls/cnn.cpp:181]   --->   Operation 710 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln181_4 = zext i5 %add_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 711 'zext' 'zext_ln181_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 712 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_5 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_4" [../src/hls/cnn.cpp:181]   --->   Operation 712 'getelementptr' 'layer_12_weights_addr_5' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_60 : Operation 713 [2/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:181]   --->   Operation 713 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_60 : Operation 714 [1/1] (0.88ns)   --->   "%switch_ln184 = switch i2 %empty_63, void %branch3, i2 0, void %.split4..split410145_crit_edge, i2 1, void %branch1, i2 2, void %branch2" [../src/hls/cnn.cpp:184]   --->   Operation 714 'switch' 'switch_ln184' <Predicate = (!icmp_ln177)> <Delay = 0.88>

State 61 <SV = 43> <Delay = 6.02>
ST_61 : Operation 715 [4/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:181]   --->   Operation 715 'fadd' 'add10_i' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 716 [1/4] (4.67ns)   --->   "%mul7_i_2 = fmul i32 %layer_11_output_load_2, i32 %layer_12_weights_load_2" [../src/hls/cnn.cpp:181]   --->   Operation 716 'fmul' 'mul7_i_2' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 717 [2/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:181]   --->   Operation 717 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 718 [3/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:181]   --->   Operation 718 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 719 [1/2] (1.35ns)   --->   "%layer_12_weights_load_5 = load i6 %layer_12_weights_addr_5" [../src/hls/cnn.cpp:181]   --->   Operation 719 'load' 'layer_12_weights_load_5' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_61 : Operation 720 [4/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:181]   --->   Operation 720 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln181_1 = sext i4 %or_ln" [../src/hls/cnn.cpp:181]   --->   Operation 721 'sext' 'sext_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_61 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln181_5 = zext i5 %sext_ln181_1" [../src/hls/cnn.cpp:181]   --->   Operation 722 'zext' 'zext_ln181_5' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_61 : Operation 723 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_6 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_5" [../src/hls/cnn.cpp:181]   --->   Operation 723 'getelementptr' 'layer_12_weights_addr_6' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_61 : Operation 724 [2/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:181]   --->   Operation 724 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 62 <SV = 44> <Delay = 6.02>
ST_62 : Operation 725 [3/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:181]   --->   Operation 725 'fadd' 'add10_i' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 726 [1/4] (4.67ns)   --->   "%mul7_i_3 = fmul i32 %layer_11_output_load_3, i32 %layer_12_weights_load_3" [../src/hls/cnn.cpp:181]   --->   Operation 726 'fmul' 'mul7_i_3' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 727 [2/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:181]   --->   Operation 727 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 728 [3/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:181]   --->   Operation 728 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 729 [1/2] (1.35ns)   --->   "%layer_12_weights_load_6 = load i6 %layer_12_weights_addr_6" [../src/hls/cnn.cpp:181]   --->   Operation 729 'load' 'layer_12_weights_load_6' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_62 : Operation 730 [4/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:181]   --->   Operation 730 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln181_2 = sext i3 %xor_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 731 'sext' 'sext_ln181_2' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_62 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln181_6 = zext i5 %sext_ln181_2" [../src/hls/cnn.cpp:181]   --->   Operation 732 'zext' 'zext_ln181_6' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_62 : Operation 733 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_7 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_6" [../src/hls/cnn.cpp:181]   --->   Operation 733 'getelementptr' 'layer_12_weights_addr_7' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_62 : Operation 734 [2/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:181]   --->   Operation 734 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 63 <SV = 45> <Delay = 6.02>
ST_63 : Operation 735 [2/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:181]   --->   Operation 735 'fadd' 'add10_i' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 736 [1/4] (4.67ns)   --->   "%mul7_i_4 = fmul i32 %layer_11_output_load_4, i32 %layer_12_weights_load_4" [../src/hls/cnn.cpp:181]   --->   Operation 736 'fmul' 'mul7_i_4' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 737 [2/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:181]   --->   Operation 737 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 738 [3/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:181]   --->   Operation 738 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 739 [1/2] (1.35ns)   --->   "%layer_12_weights_load_7 = load i6 %layer_12_weights_addr_7" [../src/hls/cnn.cpp:181]   --->   Operation 739 'load' 'layer_12_weights_load_7' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_63 : Operation 740 [4/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:181]   --->   Operation 740 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 741 [1/1] (0.00ns)   --->   "%or_ln181_3 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 4, i3 %i_6" [../src/hls/cnn.cpp:181]   --->   Operation 741 'bitconcatenate' 'or_ln181_3' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_63 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln181_7 = zext i6 %or_ln181_3" [../src/hls/cnn.cpp:181]   --->   Operation 742 'zext' 'zext_ln181_7' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_63 : Operation 743 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_8 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_7" [../src/hls/cnn.cpp:181]   --->   Operation 743 'getelementptr' 'layer_12_weights_addr_8' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_63 : Operation 744 [2/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:181]   --->   Operation 744 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 64 <SV = 46> <Delay = 6.02>
ST_64 : Operation 745 [1/1] (0.00ns)   --->   "%i_7_cast4 = zext i3 %i_6" [../src/hls/cnn.cpp:177]   --->   Operation 745 'zext' 'i_7_cast4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_64 : Operation 746 [1/5] (6.01ns)   --->   "%add10_i = fadd i32 %tmp, i32 %mul7_i" [../src/hls/cnn.cpp:181]   --->   Operation 746 'fadd' 'add10_i' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 747 [1/4] (4.67ns)   --->   "%mul7_i_5 = fmul i32 %layer_11_output_load_5, i32 %layer_12_weights_load_5" [../src/hls/cnn.cpp:181]   --->   Operation 747 'fmul' 'mul7_i_5' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 748 [2/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:181]   --->   Operation 748 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 749 [3/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:181]   --->   Operation 749 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 750 [1/2] (1.35ns)   --->   "%layer_12_weights_load_8 = load i6 %layer_12_weights_addr_8" [../src/hls/cnn.cpp:181]   --->   Operation 750 'load' 'layer_12_weights_load_8' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_64 : Operation 751 [4/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:181]   --->   Operation 751 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 752 [1/1] (0.88ns)   --->   "%add_ln181_1 = add i6 %i_7_cast4, i6 36" [../src/hls/cnn.cpp:181]   --->   Operation 752 'add' 'add_ln181_1' <Predicate = (!icmp_ln177)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 753 [1/1] (0.00ns)   --->   "%zext_ln181_8 = zext i6 %add_ln181_1" [../src/hls/cnn.cpp:181]   --->   Operation 753 'zext' 'zext_ln181_8' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_64 : Operation 754 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_9 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_8" [../src/hls/cnn.cpp:181]   --->   Operation 754 'getelementptr' 'layer_12_weights_addr_9' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_64 : Operation 755 [2/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:181]   --->   Operation 755 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 65 <SV = 47> <Delay = 6.02>
ST_65 : Operation 756 [1/1] (0.74ns)   --->   "%add_ln177 = add i3 %i_6, i3 1" [../src/hls/cnn.cpp:177]   --->   Operation 756 'add' 'add_ln177' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 757 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 757 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 758 [1/1] (0.00ns)   --->   "%empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 758 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 759 [5/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:181]   --->   Operation 759 'fadd' 'add10_i_1' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 760 [1/4] (4.67ns)   --->   "%mul7_i_6 = fmul i32 %layer_11_output_load_6, i32 %layer_12_weights_load_6" [../src/hls/cnn.cpp:181]   --->   Operation 760 'fmul' 'mul7_i_6' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 761 [2/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:181]   --->   Operation 761 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 762 [3/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:181]   --->   Operation 762 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 763 [1/2] (1.35ns)   --->   "%layer_12_weights_load_9 = load i6 %layer_12_weights_addr_9" [../src/hls/cnn.cpp:181]   --->   Operation 763 'load' 'layer_12_weights_load_9' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_65 : Operation 764 [4/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:181]   --->   Operation 764 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 765 [1/1] (0.00ns)   --->   "%or_ln181_4 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 5, i3 %i_6" [../src/hls/cnn.cpp:181]   --->   Operation 765 'bitconcatenate' 'or_ln181_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_65 : Operation 766 [1/1] (0.00ns)   --->   "%zext_ln181_9 = zext i6 %or_ln181_4" [../src/hls/cnn.cpp:181]   --->   Operation 766 'zext' 'zext_ln181_9' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_65 : Operation 767 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_10 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_9" [../src/hls/cnn.cpp:181]   --->   Operation 767 'getelementptr' 'layer_12_weights_addr_10' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_65 : Operation 768 [2/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:181]   --->   Operation 768 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 66 <SV = 48> <Delay = 6.02>
ST_66 : Operation 769 [4/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:181]   --->   Operation 769 'fadd' 'add10_i_1' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 770 [1/4] (4.67ns)   --->   "%mul7_i_7 = fmul i32 %layer_11_output_load_7, i32 %layer_12_weights_load_7" [../src/hls/cnn.cpp:181]   --->   Operation 770 'fmul' 'mul7_i_7' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 771 [2/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:181]   --->   Operation 771 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 772 [3/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:181]   --->   Operation 772 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 773 [1/2] (1.35ns)   --->   "%layer_12_weights_load_10 = load i6 %layer_12_weights_addr_10" [../src/hls/cnn.cpp:181]   --->   Operation 773 'load' 'layer_12_weights_load_10' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_66 : Operation 774 [4/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:181]   --->   Operation 774 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 775 [1/1] (0.88ns)   --->   "%add_ln181_2 = add i6 %i_7_cast4, i6 44" [../src/hls/cnn.cpp:181]   --->   Operation 775 'add' 'add_ln181_2' <Predicate = (!icmp_ln177)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 776 [1/1] (0.00ns)   --->   "%zext_ln181_10 = zext i6 %add_ln181_2" [../src/hls/cnn.cpp:181]   --->   Operation 776 'zext' 'zext_ln181_10' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_66 : Operation 777 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_11 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_10" [../src/hls/cnn.cpp:181]   --->   Operation 777 'getelementptr' 'layer_12_weights_addr_11' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_66 : Operation 778 [2/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:181]   --->   Operation 778 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 67 <SV = 49> <Delay = 6.02>
ST_67 : Operation 779 [3/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:181]   --->   Operation 779 'fadd' 'add10_i_1' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 780 [1/4] (4.67ns)   --->   "%mul7_i_8 = fmul i32 %layer_11_output_load_8, i32 %layer_12_weights_load_8" [../src/hls/cnn.cpp:181]   --->   Operation 780 'fmul' 'mul7_i_8' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 781 [2/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:181]   --->   Operation 781 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 782 [3/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:181]   --->   Operation 782 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 783 [1/2] (1.35ns)   --->   "%layer_12_weights_load_11 = load i6 %layer_12_weights_addr_11" [../src/hls/cnn.cpp:181]   --->   Operation 783 'load' 'layer_12_weights_load_11' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_67 : Operation 784 [4/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:181]   --->   Operation 784 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 785 [1/1] (0.00ns)   --->   "%sext_ln181_3 = sext i5 %or_ln181_1" [../src/hls/cnn.cpp:181]   --->   Operation 785 'sext' 'sext_ln181_3' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_67 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln181_11 = zext i6 %sext_ln181_3" [../src/hls/cnn.cpp:181]   --->   Operation 786 'zext' 'zext_ln181_11' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_67 : Operation 787 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_12 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_11" [../src/hls/cnn.cpp:181]   --->   Operation 787 'getelementptr' 'layer_12_weights_addr_12' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_67 : Operation 788 [2/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:181]   --->   Operation 788 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 68 <SV = 50> <Delay = 6.02>
ST_68 : Operation 789 [2/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:181]   --->   Operation 789 'fadd' 'add10_i_1' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 790 [1/4] (4.67ns)   --->   "%mul7_i_9 = fmul i32 %layer_11_output_load_9, i32 %layer_12_weights_load_9" [../src/hls/cnn.cpp:181]   --->   Operation 790 'fmul' 'mul7_i_9' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 791 [2/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:181]   --->   Operation 791 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 792 [3/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:181]   --->   Operation 792 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 793 [1/2] (1.35ns)   --->   "%layer_12_weights_load_12 = load i6 %layer_12_weights_addr_12" [../src/hls/cnn.cpp:181]   --->   Operation 793 'load' 'layer_12_weights_load_12' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_68 : Operation 794 [4/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:181]   --->   Operation 794 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 795 [1/1] (0.00ns)   --->   "%sext_ln181_4 = sext i5 %add_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 795 'sext' 'sext_ln181_4' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_68 : Operation 796 [1/1] (0.00ns)   --->   "%zext_ln181_12 = zext i6 %sext_ln181_4" [../src/hls/cnn.cpp:181]   --->   Operation 796 'zext' 'zext_ln181_12' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_68 : Operation 797 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_13 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_12" [../src/hls/cnn.cpp:181]   --->   Operation 797 'getelementptr' 'layer_12_weights_addr_13' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_68 : Operation 798 [2/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:181]   --->   Operation 798 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 69 <SV = 51> <Delay = 6.02>
ST_69 : Operation 799 [1/5] (6.01ns)   --->   "%add10_i_1 = fadd i32 %add10_i, i32 %mul7_i_1" [../src/hls/cnn.cpp:181]   --->   Operation 799 'fadd' 'add10_i_1' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 800 [1/4] (4.67ns)   --->   "%mul7_i_s = fmul i32 %layer_11_output_load_10, i32 %layer_12_weights_load_10" [../src/hls/cnn.cpp:181]   --->   Operation 800 'fmul' 'mul7_i_s' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 801 [2/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:181]   --->   Operation 801 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 802 [3/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:181]   --->   Operation 802 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 803 [1/2] (1.35ns)   --->   "%layer_12_weights_load_13 = load i6 %layer_12_weights_addr_13" [../src/hls/cnn.cpp:181]   --->   Operation 803 'load' 'layer_12_weights_load_13' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_69 : Operation 804 [4/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:181]   --->   Operation 804 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 805 [1/1] (0.00ns)   --->   "%sext_ln181_5 = sext i4 %or_ln" [../src/hls/cnn.cpp:181]   --->   Operation 805 'sext' 'sext_ln181_5' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_69 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln181_13 = zext i6 %sext_ln181_5" [../src/hls/cnn.cpp:181]   --->   Operation 806 'zext' 'zext_ln181_13' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_69 : Operation 807 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_14 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_13" [../src/hls/cnn.cpp:181]   --->   Operation 807 'getelementptr' 'layer_12_weights_addr_14' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_69 : Operation 808 [2/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:181]   --->   Operation 808 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 70 <SV = 52> <Delay = 6.02>
ST_70 : Operation 809 [5/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:181]   --->   Operation 809 'fadd' 'add10_i_2' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 810 [1/4] (4.67ns)   --->   "%mul7_i_10 = fmul i32 %layer_11_output_load_11, i32 %layer_12_weights_load_11" [../src/hls/cnn.cpp:181]   --->   Operation 810 'fmul' 'mul7_i_10' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 811 [2/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:181]   --->   Operation 811 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 812 [3/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:181]   --->   Operation 812 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 813 [1/2] (1.35ns)   --->   "%layer_12_weights_load_14 = load i6 %layer_12_weights_addr_14" [../src/hls/cnn.cpp:181]   --->   Operation 813 'load' 'layer_12_weights_load_14' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_70 : Operation 814 [4/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:181]   --->   Operation 814 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln181_6 = sext i3 %xor_ln181" [../src/hls/cnn.cpp:181]   --->   Operation 815 'sext' 'sext_ln181_6' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_70 : Operation 816 [1/1] (0.00ns)   --->   "%zext_ln181_14 = zext i6 %sext_ln181_6" [../src/hls/cnn.cpp:181]   --->   Operation 816 'zext' 'zext_ln181_14' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_70 : Operation 817 [1/1] (0.00ns)   --->   "%layer_12_weights_addr_15 = getelementptr i32 %layer_12_weights, i64 0, i64 %zext_ln181_14" [../src/hls/cnn.cpp:181]   --->   Operation 817 'getelementptr' 'layer_12_weights_addr_15' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_70 : Operation 818 [2/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:181]   --->   Operation 818 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 71 <SV = 53> <Delay = 6.02>
ST_71 : Operation 819 [4/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:181]   --->   Operation 819 'fadd' 'add10_i_2' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 820 [1/4] (4.67ns)   --->   "%mul7_i_11 = fmul i32 %layer_11_output_load_12, i32 %layer_12_weights_load_12" [../src/hls/cnn.cpp:181]   --->   Operation 820 'fmul' 'mul7_i_11' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 821 [2/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:181]   --->   Operation 821 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 822 [3/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:181]   --->   Operation 822 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 823 [1/2] (1.35ns)   --->   "%layer_12_weights_load_15 = load i6 %layer_12_weights_addr_15" [../src/hls/cnn.cpp:181]   --->   Operation 823 'load' 'layer_12_weights_load_15' <Predicate = (!icmp_ln177)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_71 : Operation 824 [4/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:181]   --->   Operation 824 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 54> <Delay = 6.01>
ST_72 : Operation 825 [3/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:181]   --->   Operation 825 'fadd' 'add10_i_2' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 826 [1/4] (4.67ns)   --->   "%mul7_i_12 = fmul i32 %layer_11_output_load_13, i32 %layer_12_weights_load_13" [../src/hls/cnn.cpp:181]   --->   Operation 826 'fmul' 'mul7_i_12' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 827 [2/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:181]   --->   Operation 827 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 828 [3/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:181]   --->   Operation 828 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 55> <Delay = 6.01>
ST_73 : Operation 829 [2/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:181]   --->   Operation 829 'fadd' 'add10_i_2' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 830 [1/4] (4.67ns)   --->   "%mul7_i_13 = fmul i32 %layer_11_output_load_14, i32 %layer_12_weights_load_14" [../src/hls/cnn.cpp:181]   --->   Operation 830 'fmul' 'mul7_i_13' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 831 [2/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:181]   --->   Operation 831 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 56> <Delay = 6.01>
ST_74 : Operation 832 [1/5] (6.01ns)   --->   "%add10_i_2 = fadd i32 %add10_i_1, i32 %mul7_i_2" [../src/hls/cnn.cpp:181]   --->   Operation 832 'fadd' 'add10_i_2' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 833 [1/4] (4.67ns)   --->   "%mul7_i_14 = fmul i32 %layer_11_output_load_15, i32 %layer_12_weights_load_15" [../src/hls/cnn.cpp:181]   --->   Operation 833 'fmul' 'mul7_i_14' <Predicate = (!icmp_ln177)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 57> <Delay = 6.01>
ST_75 : Operation 834 [5/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:181]   --->   Operation 834 'fadd' 'add10_i_3' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 58> <Delay = 6.01>
ST_76 : Operation 835 [4/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:181]   --->   Operation 835 'fadd' 'add10_i_3' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 59> <Delay = 6.01>
ST_77 : Operation 836 [3/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:181]   --->   Operation 836 'fadd' 'add10_i_3' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 60> <Delay = 6.01>
ST_78 : Operation 837 [2/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:181]   --->   Operation 837 'fadd' 'add10_i_3' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 61> <Delay = 6.01>
ST_79 : Operation 838 [1/5] (6.01ns)   --->   "%add10_i_3 = fadd i32 %add10_i_2, i32 %mul7_i_3" [../src/hls/cnn.cpp:181]   --->   Operation 838 'fadd' 'add10_i_3' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 62> <Delay = 6.01>
ST_80 : Operation 839 [5/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:181]   --->   Operation 839 'fadd' 'add10_i_4' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 63> <Delay = 6.01>
ST_81 : Operation 840 [4/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:181]   --->   Operation 840 'fadd' 'add10_i_4' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 64> <Delay = 6.01>
ST_82 : Operation 841 [3/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:181]   --->   Operation 841 'fadd' 'add10_i_4' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 65> <Delay = 6.01>
ST_83 : Operation 842 [2/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:181]   --->   Operation 842 'fadd' 'add10_i_4' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 66> <Delay = 6.01>
ST_84 : Operation 843 [1/5] (6.01ns)   --->   "%add10_i_4 = fadd i32 %add10_i_3, i32 %mul7_i_4" [../src/hls/cnn.cpp:181]   --->   Operation 843 'fadd' 'add10_i_4' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 67> <Delay = 6.01>
ST_85 : Operation 844 [5/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:181]   --->   Operation 844 'fadd' 'add10_i_5' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 68> <Delay = 6.01>
ST_86 : Operation 845 [4/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:181]   --->   Operation 845 'fadd' 'add10_i_5' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 69> <Delay = 6.01>
ST_87 : Operation 846 [3/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:181]   --->   Operation 846 'fadd' 'add10_i_5' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 70> <Delay = 6.01>
ST_88 : Operation 847 [2/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:181]   --->   Operation 847 'fadd' 'add10_i_5' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 71> <Delay = 6.01>
ST_89 : Operation 848 [1/5] (6.01ns)   --->   "%add10_i_5 = fadd i32 %add10_i_4, i32 %mul7_i_5" [../src/hls/cnn.cpp:181]   --->   Operation 848 'fadd' 'add10_i_5' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 72> <Delay = 6.01>
ST_90 : Operation 849 [5/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:181]   --->   Operation 849 'fadd' 'add10_i_6' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 73> <Delay = 6.01>
ST_91 : Operation 850 [4/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:181]   --->   Operation 850 'fadd' 'add10_i_6' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 74> <Delay = 6.01>
ST_92 : Operation 851 [3/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:181]   --->   Operation 851 'fadd' 'add10_i_6' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 75> <Delay = 6.01>
ST_93 : Operation 852 [2/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:181]   --->   Operation 852 'fadd' 'add10_i_6' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 76> <Delay = 6.01>
ST_94 : Operation 853 [1/5] (6.01ns)   --->   "%add10_i_6 = fadd i32 %add10_i_5, i32 %mul7_i_6" [../src/hls/cnn.cpp:181]   --->   Operation 853 'fadd' 'add10_i_6' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 77> <Delay = 6.01>
ST_95 : Operation 854 [5/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:181]   --->   Operation 854 'fadd' 'add10_i_7' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 78> <Delay = 6.01>
ST_96 : Operation 855 [4/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:181]   --->   Operation 855 'fadd' 'add10_i_7' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 79> <Delay = 6.01>
ST_97 : Operation 856 [3/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:181]   --->   Operation 856 'fadd' 'add10_i_7' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 80> <Delay = 6.01>
ST_98 : Operation 857 [2/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:181]   --->   Operation 857 'fadd' 'add10_i_7' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 81> <Delay = 6.01>
ST_99 : Operation 858 [1/5] (6.01ns)   --->   "%add10_i_7 = fadd i32 %add10_i_6, i32 %mul7_i_7" [../src/hls/cnn.cpp:181]   --->   Operation 858 'fadd' 'add10_i_7' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 82> <Delay = 6.01>
ST_100 : Operation 859 [5/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:181]   --->   Operation 859 'fadd' 'add10_i_8' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 83> <Delay = 6.01>
ST_101 : Operation 860 [4/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:181]   --->   Operation 860 'fadd' 'add10_i_8' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 84> <Delay = 6.01>
ST_102 : Operation 861 [3/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:181]   --->   Operation 861 'fadd' 'add10_i_8' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 85> <Delay = 6.01>
ST_103 : Operation 862 [2/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:181]   --->   Operation 862 'fadd' 'add10_i_8' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 86> <Delay = 6.01>
ST_104 : Operation 863 [1/5] (6.01ns)   --->   "%add10_i_8 = fadd i32 %add10_i_7, i32 %mul7_i_8" [../src/hls/cnn.cpp:181]   --->   Operation 863 'fadd' 'add10_i_8' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 87> <Delay = 6.01>
ST_105 : Operation 864 [5/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:181]   --->   Operation 864 'fadd' 'add10_i_9' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 88> <Delay = 6.01>
ST_106 : Operation 865 [4/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:181]   --->   Operation 865 'fadd' 'add10_i_9' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 89> <Delay = 6.01>
ST_107 : Operation 866 [3/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:181]   --->   Operation 866 'fadd' 'add10_i_9' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 90> <Delay = 6.01>
ST_108 : Operation 867 [2/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:181]   --->   Operation 867 'fadd' 'add10_i_9' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 91> <Delay = 6.01>
ST_109 : Operation 868 [1/5] (6.01ns)   --->   "%add10_i_9 = fadd i32 %add10_i_8, i32 %mul7_i_9" [../src/hls/cnn.cpp:181]   --->   Operation 868 'fadd' 'add10_i_9' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 92> <Delay = 6.01>
ST_110 : Operation 869 [5/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:181]   --->   Operation 869 'fadd' 'add10_i_s' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 93> <Delay = 6.01>
ST_111 : Operation 870 [4/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:181]   --->   Operation 870 'fadd' 'add10_i_s' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 94> <Delay = 6.01>
ST_112 : Operation 871 [3/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:181]   --->   Operation 871 'fadd' 'add10_i_s' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 95> <Delay = 6.01>
ST_113 : Operation 872 [2/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:181]   --->   Operation 872 'fadd' 'add10_i_s' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 96> <Delay = 6.01>
ST_114 : Operation 873 [1/5] (6.01ns)   --->   "%add10_i_s = fadd i32 %add10_i_9, i32 %mul7_i_s" [../src/hls/cnn.cpp:181]   --->   Operation 873 'fadd' 'add10_i_s' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 97> <Delay = 6.01>
ST_115 : Operation 874 [5/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:181]   --->   Operation 874 'fadd' 'add10_i_10' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 98> <Delay = 6.01>
ST_116 : Operation 875 [4/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:181]   --->   Operation 875 'fadd' 'add10_i_10' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 99> <Delay = 6.01>
ST_117 : Operation 876 [3/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:181]   --->   Operation 876 'fadd' 'add10_i_10' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 100> <Delay = 6.01>
ST_118 : Operation 877 [2/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:181]   --->   Operation 877 'fadd' 'add10_i_10' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 101> <Delay = 6.01>
ST_119 : Operation 878 [1/5] (6.01ns)   --->   "%add10_i_10 = fadd i32 %add10_i_s, i32 %mul7_i_10" [../src/hls/cnn.cpp:181]   --->   Operation 878 'fadd' 'add10_i_10' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 102> <Delay = 6.01>
ST_120 : Operation 879 [5/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:181]   --->   Operation 879 'fadd' 'add10_i_11' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 103> <Delay = 6.01>
ST_121 : Operation 880 [4/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:181]   --->   Operation 880 'fadd' 'add10_i_11' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 104> <Delay = 6.01>
ST_122 : Operation 881 [3/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:181]   --->   Operation 881 'fadd' 'add10_i_11' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 105> <Delay = 6.01>
ST_123 : Operation 882 [2/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:181]   --->   Operation 882 'fadd' 'add10_i_11' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 106> <Delay = 6.01>
ST_124 : Operation 883 [1/5] (6.01ns)   --->   "%add10_i_11 = fadd i32 %add10_i_10, i32 %mul7_i_11" [../src/hls/cnn.cpp:181]   --->   Operation 883 'fadd' 'add10_i_11' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 107> <Delay = 6.01>
ST_125 : Operation 884 [5/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:181]   --->   Operation 884 'fadd' 'add10_i_12' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 108> <Delay = 6.01>
ST_126 : Operation 885 [4/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:181]   --->   Operation 885 'fadd' 'add10_i_12' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 109> <Delay = 6.01>
ST_127 : Operation 886 [3/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:181]   --->   Operation 886 'fadd' 'add10_i_12' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 110> <Delay = 6.01>
ST_128 : Operation 887 [2/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:181]   --->   Operation 887 'fadd' 'add10_i_12' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 111> <Delay = 6.01>
ST_129 : Operation 888 [1/5] (6.01ns)   --->   "%add10_i_12 = fadd i32 %add10_i_11, i32 %mul7_i_12" [../src/hls/cnn.cpp:181]   --->   Operation 888 'fadd' 'add10_i_12' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 112> <Delay = 6.01>
ST_130 : Operation 889 [5/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:181]   --->   Operation 889 'fadd' 'add10_i_13' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 113> <Delay = 6.01>
ST_131 : Operation 890 [4/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:181]   --->   Operation 890 'fadd' 'add10_i_13' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 114> <Delay = 6.01>
ST_132 : Operation 891 [3/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:181]   --->   Operation 891 'fadd' 'add10_i_13' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 115> <Delay = 6.01>
ST_133 : Operation 892 [2/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:181]   --->   Operation 892 'fadd' 'add10_i_13' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 134 <SV = 116> <Delay = 6.01>
ST_134 : Operation 893 [1/5] (6.01ns)   --->   "%add10_i_13 = fadd i32 %add10_i_12, i32 %mul7_i_13" [../src/hls/cnn.cpp:181]   --->   Operation 893 'fadd' 'add10_i_13' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 117> <Delay = 6.01>
ST_135 : Operation 894 [5/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:181]   --->   Operation 894 'fadd' 'add10_i_14' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 136 <SV = 118> <Delay = 6.01>
ST_136 : Operation 895 [4/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:181]   --->   Operation 895 'fadd' 'add10_i_14' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 137 <SV = 119> <Delay = 6.01>
ST_137 : Operation 896 [3/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:181]   --->   Operation 896 'fadd' 'add10_i_14' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 120> <Delay = 6.01>
ST_138 : Operation 897 [2/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:181]   --->   Operation 897 'fadd' 'add10_i_14' <Predicate = (!icmp_ln177)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 121> <Delay = 6.01>
ST_139 : Operation 898 [1/5] (6.01ns)   --->   "%add10_i_14 = fadd i32 %add10_i_13, i32 %mul7_i_14" [../src/hls/cnn.cpp:181]   --->   Operation 898 'fadd' 'add10_i_14' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 122> <Delay = 6.62>
ST_140 : Operation 899 [1/1] (0.60ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 -0.0151929, i32 0.00234322, i32 -0.0215879, i32 0.0331804, i2 %empty_63" [../src/hls/cnn.cpp:184]   --->   Operation 899 'mux' 'tmp_s' <Predicate = true> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_140 : Operation 900 [5/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:184]   --->   Operation 900 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 123> <Delay = 6.01>
ST_141 : Operation 901 [4/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:184]   --->   Operation 901 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 124> <Delay = 6.01>
ST_142 : Operation 902 [3/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:184]   --->   Operation 902 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 143 <SV = 125> <Delay = 6.01>
ST_143 : Operation 903 [2/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:184]   --->   Operation 903 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 126> <Delay = 6.50>
ST_144 : Operation 904 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../src/hls/cnn.cpp:177]   --->   Operation 904 'specloopname' 'specloopname_ln177' <Predicate = true> <Delay = 0.00>
ST_144 : Operation 905 [1/5] (6.01ns)   --->   "%layer_12_output_0 = fadd i32 %add10_i_14, i32 %tmp_s" [../src/hls/cnn.cpp:184]   --->   Operation 905 'fadd' 'layer_12_output_0' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_144 : Operation 906 [1/1] (0.48ns)   --->   "%store_ln184 = store i32 %layer_12_output_0, i32 %layer_12_output_3_3" [../src/hls/cnn.cpp:184]   --->   Operation 906 'store' 'store_ln184' <Predicate = (empty_63 == 2)> <Delay = 0.48>
ST_144 : Operation 907 [1/1] (0.00ns)   --->   "%br_ln184 = br void %.split410145" [../src/hls/cnn.cpp:184]   --->   Operation 907 'br' 'br_ln184' <Predicate = (empty_63 == 2)> <Delay = 0.00>
ST_144 : Operation 908 [1/1] (0.48ns)   --->   "%store_ln184 = store i32 %layer_12_output_0, i32 %layer_12_output_3_1" [../src/hls/cnn.cpp:184]   --->   Operation 908 'store' 'store_ln184' <Predicate = (empty_63 == 1)> <Delay = 0.48>
ST_144 : Operation 909 [1/1] (0.00ns)   --->   "%br_ln184 = br void %.split410145" [../src/hls/cnn.cpp:184]   --->   Operation 909 'br' 'br_ln184' <Predicate = (empty_63 == 1)> <Delay = 0.00>
ST_144 : Operation 910 [1/1] (0.48ns)   --->   "%store_ln184 = store i32 %layer_12_output_0, i32 %layer_12_output_3" [../src/hls/cnn.cpp:184]   --->   Operation 910 'store' 'store_ln184' <Predicate = (empty_63 == 0)> <Delay = 0.48>
ST_144 : Operation 911 [1/1] (0.00ns)   --->   "%br_ln184 = br void %.split410145" [../src/hls/cnn.cpp:184]   --->   Operation 911 'br' 'br_ln184' <Predicate = (empty_63 == 0)> <Delay = 0.00>
ST_144 : Operation 912 [1/1] (0.48ns)   --->   "%store_ln184 = store i32 %layer_12_output_0, i32 %layer_12_output_3_2" [../src/hls/cnn.cpp:184]   --->   Operation 912 'store' 'store_ln184' <Predicate = (empty_63 == 3)> <Delay = 0.48>
ST_144 : Operation 913 [1/1] (0.00ns)   --->   "%br_ln184 = br void %.split410145" [../src/hls/cnn.cpp:184]   --->   Operation 913 'br' 'br_ln184' <Predicate = (empty_63 == 3)> <Delay = 0.00>

State 145 <SV = 48> <Delay = 0.48>
ST_145 : Operation 914 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 914 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 146 <SV = 49> <Delay = 0.74>
ST_146 : Operation 915 [1/1] (0.00ns)   --->   "%i_7 = phi i3 %add_ln315, void %.split, i3 0, void %_Z5densePfPKiPKfS3_S_.exit.preheader" [../src/hls/cnn.cpp:315]   --->   Operation 915 'phi' 'i_7' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 916 [1/1] (0.74ns)   --->   "%add_ln315 = add i3 %i_7, i3 1" [../src/hls/cnn.cpp:315]   --->   Operation 916 'add' 'add_ln315' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 917 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 917 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 918 [1/1] (0.69ns)   --->   "%icmp_ln315 = icmp_eq  i3 %i_7, i3 4" [../src/hls/cnn.cpp:315]   --->   Operation 918 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 919 [1/1] (0.00ns)   --->   "%empty_64 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 919 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 920 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %.split, void" [../src/hls/cnn.cpp:315]   --->   Operation 920 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 921 [1/1] (0.00ns)   --->   "%trunc_ln317 = trunc i3 %i_7" [../src/hls/cnn.cpp:317]   --->   Operation 921 'trunc' 'trunc_ln317' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 147 <SV = 50> <Delay = 0.60>
ST_147 : Operation 922 [1/1] (0.00ns)   --->   "%layer_12_output_3_load_1 = load i32 %layer_12_output_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 922 'load' 'layer_12_output_3_load_1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 923 [1/1] (0.00ns)   --->   "%layer_12_output_3_1_load_1 = load i32 %layer_12_output_3_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 923 'load' 'layer_12_output_3_1_load_1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 924 [1/1] (0.00ns)   --->   "%layer_12_output_3_3_load_1 = load i32 %layer_12_output_3_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 924 'load' 'layer_12_output_3_3_load_1' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 925 [1/1] (0.00ns)   --->   "%layer_12_output_3_2_load = load i32 %layer_12_output_3_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 925 'load' 'layer_12_output_3_2_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 926 [1/1] (0.60ns)   --->   "%tmp_37 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %layer_12_output_3_load_1, i32 %layer_12_output_3_1_load_1, i32 %layer_12_output_3_3_load_1, i32 %layer_12_output_3_2_load, i2 %trunc_ln317" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 926 'mux' 'tmp_37' <Predicate = (!icmp_ln315)> <Delay = 0.60> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 927 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %tmp_37" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 927 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_147 : Operation 928 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 928 'write' 'write_ln174' <Predicate = (!icmp_ln315)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 148 <SV = 51> <Delay = 0.00>
ST_148 : Operation 929 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [../src/hls/cnn.cpp:315]   --->   Operation 929 'specloopname' 'specloopname_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_148 : Operation 930 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %infer_output_V, i32 %bitcast_ln174" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 930 'write' 'write_ln174' <Predicate = (!icmp_ln315)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_148 : Operation 931 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z5densePfPKiPKfS3_S_.exit"   --->   Operation 931 'br' 'br_ln0' <Predicate = (!icmp_ln315)> <Delay = 0.00>

State 149 <SV = 50> <Delay = 0.00>
ST_149 : Operation 932 [1/1] (0.00ns)   --->   "%ret_ln320 = ret" [../src/hls/cnn.cpp:320]   --->   Operation 932 'ret' 'ret_ln320' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:201) with incoming values : ('add_ln201', ../src/hls/cnn.cpp:201) [395]  (0.489 ns)

 <State 2>: 0.962ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:201) with incoming values : ('add_ln201', ../src/hls/cnn.cpp:201) [395]  (0 ns)
	'add' operation ('add_ln201', ../src/hls/cnn.cpp:201) [396]  (0.962 ns)

 <State 3>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:204) [405]  (6.67 ns)

 <State 4>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:204) [405]  (6.67 ns)

 <State 5>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:204) [405]  (6.67 ns)

 <State 6>: 6.67ns
The critical path consists of the following:
	'sitofp' operation ('conv', ../src/hls/cnn.cpp:204) [405]  (6.67 ns)

 <State 7>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('image_input_addr', ../src/hls/cnn.cpp:204) [406]  (0 ns)
	'store' operation ('store_ln204', ../src/hls/cnn.cpp:204) of variable 'conv', ../src/hls/cnn.cpp:204 on array 'image_input', ../src/hls/cnn.cpp:198 [407]  (1.35 ns)

 <State 8>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', ../src/hls/cnn.cpp:31) with incoming values : ('add_ln31', ../src/hls/cnn.cpp:31) [412]  (0.489 ns)

 <State 9>: 4.16ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:31) with incoming values : ('select_ln31_2', ../src/hls/cnn.cpp:31) [413]  (0 ns)
	'add' operation ('add_ln31_1', ../src/hls/cnn.cpp:31) [428]  (0.887 ns)
	'sub' operation ('p_mid1', ../src/hls/cnn.cpp:31) [432]  (0.962 ns)
	'select' operation ('select_ln31_1', ../src/hls/cnn.cpp:31) [433]  (0 ns)
	'add' operation ('empty_57', ../src/hls/cnn.cpp:31) [438]  (0.962 ns)
	'getelementptr' operation ('image_input_addr_1', ../src/hls/cnn.cpp:37) [440]  (0 ns)
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:198 [441]  (1.35 ns)

 <State 10>: 1.35ns
The critical path consists of the following:
	'load' operation ('image_input_load', ../src/hls/cnn.cpp:37) on array 'image_input', ../src/hls/cnn.cpp:198 [441]  (1.35 ns)

 <State 11>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 12>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 13>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 14>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 15>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 16>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 17>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 18>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 19>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 20>: 6.71ns
The critical path consists of the following:
	'fdiv' operation ('conv12_i', ../src/hls/cnn.cpp:37) [442]  (6.71 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'store' operation ('store_ln37', ../src/hls/cnn.cpp:37) of variable 'conv12_i', ../src/hls/cnn.cpp:37 on array 'image_input', ../src/hls/cnn.cpp:198 [443]  (1.35 ns)

 <State 22>: 0ns
The critical path consists of the following:

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 0ns
The critical path consists of the following:

 <State 25>: 0ns
The critical path consists of the following:

 <State 26>: 0ns
The critical path consists of the following:

 <State 27>: 0ns
The critical path consists of the following:

 <State 28>: 0ns
The critical path consists of the following:

 <State 29>: 0ns
The critical path consists of the following:

 <State 30>: 0ns
The critical path consists of the following:

 <State 31>: 0ns
The critical path consists of the following:

 <State 32>: 0ns
The critical path consists of the following:

 <State 33>: 0ns
The critical path consists of the following:

 <State 34>: 0ns
The critical path consists of the following:

 <State 35>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [461]  (0.489 ns)

 <State 36>: 2.21ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22', ../src/hls/cnn.cpp:22) [461]  (0 ns)
	'getelementptr' operation ('layer_9_output_addr', ../src/hls/cnn.cpp:24) [470]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'layer_9_output', ../src/hls/cnn.cpp:279 [471]  (1.35 ns)
	blocking operation 0.863 ns on control path)

 <State 37>: 0ns
The critical path consists of the following:

 <State 38>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_1', ../src/hls/cnn.cpp:22) [477]  (0.489 ns)

 <State 39>: 2.22ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_1', ../src/hls/cnn.cpp:22) [477]  (0 ns)
	'getelementptr' operation ('layer_10_output_addr', ../src/hls/cnn.cpp:24) [486]  (0 ns)
	'store' operation ('store_ln24', ../src/hls/cnn.cpp:24) of constant 0 on array 'layer_10_output', ../src/hls/cnn.cpp:287 [487]  (1.35 ns)
	blocking operation 0.87 ns on control path)

 <State 40>: 0ns
The critical path consists of the following:

 <State 41>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_2', ../src/hls/cnn.cpp:22) [493]  (0.489 ns)

 <State 42>: 1.67ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_2', ../src/hls/cnn.cpp:22) [493]  (0 ns)
	'add' operation ('add_ln22_2', ../src/hls/cnn.cpp:22) [494]  (0.878 ns)
	blocking operation 0.789 ns on control path)

 <State 43>: 0ns
The critical path consists of the following:

 <State 44>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_3', ../src/hls/cnn.cpp:22) [513]  (0.489 ns)

 <State 45>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:22) with incoming values : ('add_ln22_3', ../src/hls/cnn.cpp:22) [513]  (0 ns)
	blocking operation 0.884 ns on control path)

 <State 46>: 0.79ns
The critical path consists of the following:
	'getelementptr' operation ('layer_11_output_addr_1', ../src/hls/cnn.cpp:181) [546]  (0 ns)
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [547]  (0.79 ns)

 <State 47>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [547]  (0.79 ns)

 <State 48>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_2', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [551]  (0.79 ns)

 <State 49>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_4', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [555]  (0.79 ns)

 <State 50>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_6', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [559]  (0.79 ns)

 <State 51>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_8', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [563]  (0.79 ns)

 <State 52>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_10', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [567]  (0.79 ns)

 <State 53>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_12', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [571]  (0.79 ns)

 <State 54>: 0.79ns
The critical path consists of the following:
	'load' operation ('layer_11_output_load_14', ../src/hls/cnn.cpp:181) on array 'layer_11_output', ../src/hls/cnn.cpp:296 [575]  (0.79 ns)

 <State 55>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:177) with incoming values : ('add_ln177', ../src/hls/cnn.cpp:177) [584]  (0 ns)
	'getelementptr' operation ('layer_12_weights_addr', ../src/hls/cnn.cpp:181) [601]  (0 ns)
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [602]  (1.35 ns)

 <State 56>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [602]  (1.35 ns)
	'fmul' operation ('mul7_i', ../src/hls/cnn.cpp:181) [603]  (4.67 ns)

 <State 57>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_1', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [608]  (1.35 ns)
	'fmul' operation ('mul7_i_1', ../src/hls/cnn.cpp:181) [609]  (4.67 ns)

 <State 58>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_2', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [614]  (1.35 ns)
	'fmul' operation ('mul7_i_2', ../src/hls/cnn.cpp:181) [615]  (4.67 ns)

 <State 59>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_3', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [620]  (1.35 ns)
	'fmul' operation ('mul7_i_3', ../src/hls/cnn.cpp:181) [621]  (4.67 ns)

 <State 60>: 6.62ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load', ../src/hls/cnn.cpp:181) on local variable 'layer_12_output[3]' [591]  (0 ns)
	'mux' operation ('tmp', ../src/hls/cnn.cpp:181) [600]  (0.605 ns)
	'fadd' operation ('add10_i', ../src/hls/cnn.cpp:181) [604]  (6.02 ns)

 <State 61>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_5', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [632]  (1.35 ns)
	'fmul' operation ('mul7_i_5', ../src/hls/cnn.cpp:181) [633]  (4.67 ns)

 <State 62>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_6', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [638]  (1.35 ns)
	'fmul' operation ('mul7_i_6', ../src/hls/cnn.cpp:181) [639]  (4.67 ns)

 <State 63>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_7', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [644]  (1.35 ns)
	'fmul' operation ('mul7_i_7', ../src/hls/cnn.cpp:181) [645]  (4.67 ns)

 <State 64>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_8', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [650]  (1.35 ns)
	'fmul' operation ('mul7_i_8', ../src/hls/cnn.cpp:181) [651]  (4.67 ns)

 <State 65>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_9', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [656]  (1.35 ns)
	'fmul' operation ('mul7_i_9', ../src/hls/cnn.cpp:181) [657]  (4.67 ns)

 <State 66>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_10', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [662]  (1.35 ns)
	'fmul' operation ('mul7_i_s', ../src/hls/cnn.cpp:181) [663]  (4.67 ns)

 <State 67>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_11', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [668]  (1.35 ns)
	'fmul' operation ('mul7_i_10', ../src/hls/cnn.cpp:181) [669]  (4.67 ns)

 <State 68>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_12', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [674]  (1.35 ns)
	'fmul' operation ('mul7_i_11', ../src/hls/cnn.cpp:181) [675]  (4.67 ns)

 <State 69>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_13', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [680]  (1.35 ns)
	'fmul' operation ('mul7_i_12', ../src/hls/cnn.cpp:181) [681]  (4.67 ns)

 <State 70>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_14', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [686]  (1.35 ns)
	'fmul' operation ('mul7_i_13', ../src/hls/cnn.cpp:181) [687]  (4.67 ns)

 <State 71>: 6.02ns
The critical path consists of the following:
	'load' operation ('layer_12_weights_load_15', ../src/hls/cnn.cpp:181) on array 'layer_12_weights' [692]  (1.35 ns)
	'fmul' operation ('mul7_i_14', ../src/hls/cnn.cpp:181) [693]  (4.67 ns)

 <State 72>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:181) [616]  (6.02 ns)

 <State 73>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:181) [616]  (6.02 ns)

 <State 74>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_2', ../src/hls/cnn.cpp:181) [616]  (6.02 ns)

 <State 75>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:181) [622]  (6.02 ns)

 <State 76>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:181) [622]  (6.02 ns)

 <State 77>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:181) [622]  (6.02 ns)

 <State 78>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:181) [622]  (6.02 ns)

 <State 79>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_3', ../src/hls/cnn.cpp:181) [622]  (6.02 ns)

 <State 80>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:181) [628]  (6.02 ns)

 <State 81>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:181) [628]  (6.02 ns)

 <State 82>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:181) [628]  (6.02 ns)

 <State 83>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:181) [628]  (6.02 ns)

 <State 84>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_4', ../src/hls/cnn.cpp:181) [628]  (6.02 ns)

 <State 85>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:181) [634]  (6.02 ns)

 <State 86>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:181) [634]  (6.02 ns)

 <State 87>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:181) [634]  (6.02 ns)

 <State 88>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:181) [634]  (6.02 ns)

 <State 89>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_5', ../src/hls/cnn.cpp:181) [634]  (6.02 ns)

 <State 90>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:181) [640]  (6.02 ns)

 <State 91>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:181) [640]  (6.02 ns)

 <State 92>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:181) [640]  (6.02 ns)

 <State 93>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:181) [640]  (6.02 ns)

 <State 94>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_6', ../src/hls/cnn.cpp:181) [640]  (6.02 ns)

 <State 95>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:181) [646]  (6.02 ns)

 <State 96>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:181) [646]  (6.02 ns)

 <State 97>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:181) [646]  (6.02 ns)

 <State 98>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:181) [646]  (6.02 ns)

 <State 99>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_7', ../src/hls/cnn.cpp:181) [646]  (6.02 ns)

 <State 100>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:181) [652]  (6.02 ns)

 <State 101>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:181) [652]  (6.02 ns)

 <State 102>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:181) [652]  (6.02 ns)

 <State 103>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:181) [652]  (6.02 ns)

 <State 104>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_8', ../src/hls/cnn.cpp:181) [652]  (6.02 ns)

 <State 105>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:181) [658]  (6.02 ns)

 <State 106>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:181) [658]  (6.02 ns)

 <State 107>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:181) [658]  (6.02 ns)

 <State 108>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:181) [658]  (6.02 ns)

 <State 109>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_9', ../src/hls/cnn.cpp:181) [658]  (6.02 ns)

 <State 110>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:181) [664]  (6.02 ns)

 <State 111>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:181) [664]  (6.02 ns)

 <State 112>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:181) [664]  (6.02 ns)

 <State 113>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:181) [664]  (6.02 ns)

 <State 114>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_s', ../src/hls/cnn.cpp:181) [664]  (6.02 ns)

 <State 115>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:181) [670]  (6.02 ns)

 <State 116>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:181) [670]  (6.02 ns)

 <State 117>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:181) [670]  (6.02 ns)

 <State 118>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:181) [670]  (6.02 ns)

 <State 119>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_10', ../src/hls/cnn.cpp:181) [670]  (6.02 ns)

 <State 120>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:181) [676]  (6.02 ns)

 <State 121>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:181) [676]  (6.02 ns)

 <State 122>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:181) [676]  (6.02 ns)

 <State 123>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:181) [676]  (6.02 ns)

 <State 124>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_11', ../src/hls/cnn.cpp:181) [676]  (6.02 ns)

 <State 125>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:181) [682]  (6.02 ns)

 <State 126>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:181) [682]  (6.02 ns)

 <State 127>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:181) [682]  (6.02 ns)

 <State 128>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:181) [682]  (6.02 ns)

 <State 129>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_12', ../src/hls/cnn.cpp:181) [682]  (6.02 ns)

 <State 130>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:181) [688]  (6.02 ns)

 <State 131>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:181) [688]  (6.02 ns)

 <State 132>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:181) [688]  (6.02 ns)

 <State 133>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:181) [688]  (6.02 ns)

 <State 134>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_13', ../src/hls/cnn.cpp:181) [688]  (6.02 ns)

 <State 135>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:181) [694]  (6.02 ns)

 <State 136>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:181) [694]  (6.02 ns)

 <State 137>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:181) [694]  (6.02 ns)

 <State 138>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:181) [694]  (6.02 ns)

 <State 139>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('add10_i_14', ../src/hls/cnn.cpp:181) [694]  (6.02 ns)

 <State 140>: 6.62ns
The critical path consists of the following:
	'mux' operation ('tmp_s', ../src/hls/cnn.cpp:184) [695]  (0.605 ns)
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:184) [696]  (6.02 ns)

 <State 141>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:184) [696]  (6.02 ns)

 <State 142>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:184) [696]  (6.02 ns)

 <State 143>: 6.02ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:184) [696]  (6.02 ns)

 <State 144>: 6.51ns
The critical path consists of the following:
	'fadd' operation ('layer_12_output[0]', ../src/hls/cnn.cpp:184) [696]  (6.02 ns)
	'store' operation ('store_ln184', ../src/hls/cnn.cpp:184) of variable 'layer_12_output[0]', ../src/hls/cnn.cpp:184 on local variable 'layer_12_output[3]' [699]  (0.489 ns)

 <State 145>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', ../src/hls/cnn.cpp:315) with incoming values : ('add_ln315', ../src/hls/cnn.cpp:315) [715]  (0.489 ns)

 <State 146>: 0.746ns
The critical path consists of the following:
	'phi' operation ('i', ../src/hls/cnn.cpp:315) with incoming values : ('add_ln315', ../src/hls/cnn.cpp:315) [715]  (0 ns)
	'add' operation ('add_ln315', ../src/hls/cnn.cpp:315) [716]  (0.746 ns)

 <State 147>: 0.605ns
The critical path consists of the following:
	'load' operation ('layer_12_output_3_load_1', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) on local variable 'layer_12_output[3]' [722]  (0 ns)
	'mux' operation ('tmp_37', /tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [728]  (0.605 ns)

 <State 148>: 0ns
The critical path consists of the following:

 <State 149>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
