// Seed: 4096312765
module module_0;
  assign id_1 = 1;
  tri id_2;
  tri1 id_3, id_4, id_5;
  wand id_6 = 1;
  module_2(
      id_3, id_1, id_3, id_2, id_1, id_4, id_5, id_5, id_3, id_6, id_6, id_2, id_2, id_4
  );
  always
    if (1)
      @(negedge id_5 or posedge id_2 ? 1 ^ 1 : id_3)
        if ("") id_5 = id_1;
        else @(*);
endmodule
module module_1;
  wire id_1, id_2, id_3;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_15;
endmodule
