$date
	Mon Nov 20 17:03:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! waveform $end
$var reg 1 " clear $end
$var reg 1 # clk $end
$scope module final $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 $ clk2 $end
$var wire 4 % out_4bit [3:0] $end
$var wire 3 & out_3bit [2:0] $end
$var wire 8 ' mem_out [7:0] $end
$var wire 1 ! final_out $end
$scope module counter $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var wire 1 ( g1 $end
$var wire 3 ) count [2:0] $end
$scope module bit0 $end
$var wire 1 * T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 + Q $end
$upscope $end
$scope module bit1 $end
$var wire 1 , T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 - Q $end
$upscope $end
$scope module bit2 $end
$var wire 1 ( T $end
$var wire 1 " clear $end
$var wire 1 # clk $end
$var reg 1 . Q $end
$upscope $end
$upscope $end
$scope module counter2 $end
$var wire 1 " clear $end
$var wire 1 $ clk $end
$var wire 1 / g1 $end
$var wire 1 0 g2 $end
$var wire 4 1 count [3:0] $end
$scope module bit0 $end
$var wire 1 2 T $end
$var wire 1 " clear $end
$var wire 1 $ clk $end
$var reg 1 3 Q $end
$upscope $end
$scope module bit1 $end
$var wire 1 4 T $end
$var wire 1 " clear $end
$var wire 1 $ clk $end
$var reg 1 5 Q $end
$upscope $end
$scope module bit2 $end
$var wire 1 / T $end
$var wire 1 " clear $end
$var wire 1 $ clk $end
$var reg 1 6 Q $end
$upscope $end
$scope module bit3 $end
$var wire 1 0 T $end
$var wire 1 " clear $end
$var wire 1 $ clk $end
$var reg 1 7 Q $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 4 8 addr [3:0] $end
$var reg 128 9 cells [127:0] $end
$var reg 8 : data [7:0] $end
$upscope $end
$scope module mux $end
$var wire 8 ; I [7:0] $end
$var wire 3 < S [2:0] $end
$var wire 2 = temp_out_2 [1:0] $end
$var wire 4 > temp_out [3:0] $end
$var wire 1 ! Q $end
$scope begin genblk1[0] $end
$var parameter 2 ? i $end
$scope module minimux $end
$var wire 1 @ a $end
$var wire 1 A b $end
$var wire 1 B q $end
$var wire 1 C s $end
$upscope $end
$upscope $end
$scope begin genblk1[1] $end
$var parameter 2 D i $end
$scope module minimux $end
$var wire 1 E a $end
$var wire 1 F b $end
$var wire 1 G q $end
$var wire 1 H s $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 I i $end
$scope module minimux $end
$var wire 1 J a $end
$var wire 1 K b $end
$var wire 1 L q $end
$var wire 1 M s $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 N i $end
$scope module minimux $end
$var wire 1 O a $end
$var wire 1 P b $end
$var wire 1 Q q $end
$var wire 1 R s $end
$upscope $end
$upscope $end
$scope module final $end
$var wire 1 S a $end
$var wire 1 T b $end
$var wire 1 ! q $end
$var wire 1 U s $end
$upscope $end
$scope module temp0 $end
$var wire 1 V a $end
$var wire 1 W b $end
$var wire 1 X q $end
$var wire 1 Y s $end
$upscope $end
$scope module temp1 $end
$var wire 1 Z a $end
$var wire 1 [ b $end
$var wire 1 \ q $end
$var wire 1 ] s $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 N
b10 I
b1 D
b0 ?
$end
#0
$dumpvars
0]
0\
1[
0Z
0Y
0X
1W
0V
0U
0T
0S
0R
1Q
1P
1O
0M
0L
0K
0J
0H
1G
1F
1E
0C
0B
0A
0@
b1010 >
b0 =
b0 <
b11001100 ;
b11001100 :
b11001100101010101100110010101010110011001010101011001100101010101100110010101010110011001010101011001100101010101100110010101010 9
b0 8
07
06
05
04
03
12
b0 1
00
0/
0.
0-
0,
0+
1*
b0 )
0(
b11001100 '
b0 &
b0 %
0$
0#
1"
0!
$end
#1
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#2
0#
0"
#3
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#4
0#
#5
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#6
0#
#7
0!
0S
0T
1W
1[
0X
b0 =
0\
1G
b1010 >
1Q
0(
1U
0Y
0]
0C
0H
0M
0R
0,
1.
0-
b100 &
b100 )
b100 <
0+
1#
#8
0#
#9
1C
1H
1M
1R
1,
b101 &
b101 )
b101 <
1+
1#
#10
0#
#11
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b110 &
b110 )
b110 <
0+
1#
#12
0#
#13
1V
1Z
1B
b1111 >
1L
1A
0E
1K
0O
b10101010 '
b10101010 :
b10101010 ;
14
b1 %
b1 1
b1 8
13
1(
1$
1C
1H
1M
1R
1,
b111 &
b111 )
b111 <
1+
1#
#14
0#
#15
0S
0T
0V
0W
0Z
0[
0!
0X
b0 =
0\
0B
0G
0L
b0 >
0Q
0(
0$
0U
0Y
0]
0C
0H
0M
0R
0,
0.
0-
b0 &
b0 )
b0 <
0+
1#
#16
0#
#17
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#18
0#
#19
0!
0S
0T
0X
b0 =
0\
0V
0W
0Z
0[
0B
0G
0L
b0 >
0Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#20
0#
#21
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#22
0#
#23
0!
0S
0T
0V
0W
0Z
0[
0X
b0 =
0\
0B
0G
0L
b0 >
0Q
0(
1U
0Y
0]
0C
0H
0M
0R
0,
1.
0-
b100 &
b100 )
b100 <
0+
1#
#24
0#
#25
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1C
1H
1M
1R
1,
b101 &
b101 )
b101 <
1+
1#
#26
0#
#27
0!
0S
0T
0X
b0 =
0\
0V
0W
0Z
0[
0B
0G
0L
b0 >
0Q
1Y
1]
0C
0H
0M
0R
0,
1-
b110 &
b110 )
b110 <
0+
1#
#28
0#
#29
0A
1E
0K
1O
b11001100 '
b11001100 :
b11001100 ;
04
15
b10 %
b10 1
b10 8
03
1!
1S
1T
1X
b11 =
1\
0V
1W
0Z
1[
0B
1G
0L
b1010 >
1Q
1(
1$
1C
1H
1M
1R
1,
b111 &
b111 )
b111 <
1+
1#
#30
0#
#31
0S
0T
1W
1[
0!
0X
b0 =
0\
1G
b1010 >
1Q
0(
0$
0U
0Y
0]
0C
0H
0M
0R
0,
0.
0-
b0 &
b0 )
b0 <
0+
1#
#32
0#
#33
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#34
0#
#35
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#36
0#
#37
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#38
0#
#39
0!
0S
0T
1W
1[
0X
b0 =
0\
1G
b1010 >
1Q
0(
1U
0Y
0]
0C
0H
0M
0R
0,
1.
0-
b100 &
b100 )
b100 <
0+
1#
#40
0#
#41
1C
1H
1M
1R
1,
b101 &
b101 )
b101 <
1+
1#
#42
0#
#43
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b110 &
b110 )
b110 <
0+
1#
#44
0#
#45
1V
1Z
1B
b1111 >
1L
1A
0E
1K
0O
b10101010 '
b10101010 :
b10101010 ;
1/
14
b11 %
b11 1
b11 8
13
1(
1$
1C
1H
1M
1R
1,
b111 &
b111 )
b111 <
1+
1#
#46
0#
#47
0S
0T
0V
0W
0Z
0[
0!
0X
b0 =
0\
0B
0G
0L
b0 >
0Q
0(
0$
0U
0Y
0]
0C
0H
0M
0R
0,
0.
0-
b0 &
b0 )
b0 <
0+
1#
#48
0#
#49
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#50
0#
#51
0!
0S
0T
0X
b0 =
0\
0V
0W
0Z
0[
0B
0G
0L
b0 >
0Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#52
0#
#53
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#54
0#
#55
0!
0S
0T
0V
0W
0Z
0[
0X
b0 =
0\
0B
0G
0L
b0 >
0Q
0(
1U
0Y
0]
0C
0H
0M
0R
0,
1.
0-
b100 &
b100 )
b100 <
0+
1#
#56
0#
#57
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1C
1H
1M
1R
1,
b101 &
b101 )
b101 <
1+
1#
#58
0#
#59
0!
0S
0T
0X
b0 =
0\
0V
0W
0Z
0[
0B
0G
0L
b0 >
0Q
1Y
1]
0C
0H
0M
0R
0,
1-
b110 &
b110 )
b110 <
0+
1#
#60
0#
#61
0A
1E
0K
1O
b11001100 '
b11001100 :
b11001100 ;
0/
04
16
05
b100 %
b100 1
b100 8
03
1!
1S
1T
1X
b11 =
1\
0V
1W
0Z
1[
0B
1G
0L
b1010 >
1Q
1(
1$
1C
1H
1M
1R
1,
b111 &
b111 )
b111 <
1+
1#
#62
0#
#63
0S
0T
1W
1[
0!
0X
b0 =
0\
1G
b1010 >
1Q
0(
0$
0U
0Y
0]
0C
0H
0M
0R
0,
0.
0-
b0 &
b0 )
b0 <
0+
1#
#64
0#
#65
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#66
0#
#67
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#68
0#
#69
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#70
0#
#71
0!
0S
0T
1W
1[
0X
b0 =
0\
1G
b1010 >
1Q
0(
1U
0Y
0]
0C
0H
0M
0R
0,
1.
0-
b100 &
b100 )
b100 <
0+
1#
#72
0#
#73
1C
1H
1M
1R
1,
b101 &
b101 )
b101 <
1+
1#
#74
0#
#75
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b110 &
b110 )
b110 <
0+
1#
#76
0#
#77
1V
1Z
1B
b1111 >
1L
1A
0E
1K
0O
b10101010 '
b10101010 :
b10101010 ;
14
b101 %
b101 1
b101 8
13
1(
1$
1C
1H
1M
1R
1,
b111 &
b111 )
b111 <
1+
1#
#78
0#
#79
0S
0T
0V
0W
0Z
0[
0!
0X
b0 =
0\
0B
0G
0L
b0 >
0Q
0(
0$
0U
0Y
0]
0C
0H
0M
0R
0,
0.
0-
b0 &
b0 )
b0 <
0+
1#
#80
0#
#81
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#82
0#
#83
0!
0S
0T
0X
b0 =
0\
0V
0W
0Z
0[
0B
0G
0L
b0 >
0Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#84
0#
#85
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#86
0#
#87
0!
0S
0T
0V
0W
0Z
0[
0X
b0 =
0\
0B
0G
0L
b0 >
0Q
0(
1U
0Y
0]
0C
0H
0M
0R
0,
1.
0-
b100 &
b100 )
b100 <
0+
1#
#88
0#
#89
1!
1S
1T
1X
b11 =
1\
1V
1W
1Z
1[
1B
1G
1L
b1111 >
1Q
1C
1H
1M
1R
1,
b101 &
b101 )
b101 <
1+
1#
#90
0#
#91
0!
0S
0T
0X
b0 =
0\
0V
0W
0Z
0[
0B
0G
0L
b0 >
0Q
1Y
1]
0C
0H
0M
0R
0,
1-
b110 &
b110 )
b110 <
0+
1#
#92
0#
#93
0A
1E
0K
1O
b11001100 '
b11001100 :
b11001100 ;
04
15
b110 %
b110 1
b110 8
03
1!
1S
1T
1X
b11 =
1\
0V
1W
0Z
1[
0B
1G
0L
b1010 >
1Q
1(
1$
1C
1H
1M
1R
1,
b111 &
b111 )
b111 <
1+
1#
#94
0#
#95
0S
0T
1W
1[
0!
0X
b0 =
0\
1G
b1010 >
1Q
0(
0$
0U
0Y
0]
0C
0H
0M
0R
0,
0.
0-
b0 &
b0 )
b0 <
0+
1#
#96
0#
#97
1C
1H
1M
1R
1,
b1 &
b1 )
b1 <
1+
1#
#98
0#
#99
1!
1S
1T
1W
1[
1X
b11 =
1\
1G
b1010 >
1Q
1Y
1]
0C
0H
0M
0R
0,
1-
b10 &
b10 )
b10 <
0+
1#
#100
0#
#101
1(
1C
1H
1M
1R
1,
b11 &
b11 )
b11 <
1+
1#
#102
0#
