
Lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b78  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001c38  08001c38  00011c38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001c68  08001c68  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001c68  08001c68  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001c68  08001c68  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001c68  08001c68  00011c68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001c6c  08001c6c  00011c6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001c70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000060  2000000c  08001c7c  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000006c  08001c7c  0002006c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006db8  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000142b  00000000  00000000  00026dec  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000008b0  00000000  00000000  00028218  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000007e8  00000000  00000000  00028ac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0000b942  00000000  00000000  000292b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00006f6f  00000000  00000000  00034bf2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00042a9e  00000000  00000000  0003bb61  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0007e5ff  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e34  00000000  00000000  0007e67c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08001c20 	.word	0x08001c20

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08001c20 	.word	0x08001c20

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b089      	sub	sp, #36	; 0x24
 8000224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	240c      	movs	r4, #12
 8000228:	193b      	adds	r3, r7, r4
 800022a:	0018      	movs	r0, r3
 800022c:	2314      	movs	r3, #20
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f001 fced 	bl	8001c10 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000236:	4b4c      	ldr	r3, [pc, #304]	; (8000368 <MX_GPIO_Init+0x148>)
 8000238:	695a      	ldr	r2, [r3, #20]
 800023a:	4b4b      	ldr	r3, [pc, #300]	; (8000368 <MX_GPIO_Init+0x148>)
 800023c:	2180      	movs	r1, #128	; 0x80
 800023e:	03c9      	lsls	r1, r1, #15
 8000240:	430a      	orrs	r2, r1
 8000242:	615a      	str	r2, [r3, #20]
 8000244:	4b48      	ldr	r3, [pc, #288]	; (8000368 <MX_GPIO_Init+0x148>)
 8000246:	695a      	ldr	r2, [r3, #20]
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	03db      	lsls	r3, r3, #15
 800024c:	4013      	ands	r3, r2
 800024e:	60bb      	str	r3, [r7, #8]
 8000250:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000252:	4b45      	ldr	r3, [pc, #276]	; (8000368 <MX_GPIO_Init+0x148>)
 8000254:	695a      	ldr	r2, [r3, #20]
 8000256:	4b44      	ldr	r3, [pc, #272]	; (8000368 <MX_GPIO_Init+0x148>)
 8000258:	2180      	movs	r1, #128	; 0x80
 800025a:	0289      	lsls	r1, r1, #10
 800025c:	430a      	orrs	r2, r1
 800025e:	615a      	str	r2, [r3, #20]
 8000260:	4b41      	ldr	r3, [pc, #260]	; (8000368 <MX_GPIO_Init+0x148>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	029b      	lsls	r3, r3, #10
 8000268:	4013      	ands	r3, r2
 800026a:	607b      	str	r3, [r7, #4]
 800026c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800026e:	4b3e      	ldr	r3, [pc, #248]	; (8000368 <MX_GPIO_Init+0x148>)
 8000270:	695a      	ldr	r2, [r3, #20]
 8000272:	4b3d      	ldr	r3, [pc, #244]	; (8000368 <MX_GPIO_Init+0x148>)
 8000274:	2180      	movs	r1, #128	; 0x80
 8000276:	02c9      	lsls	r1, r1, #11
 8000278:	430a      	orrs	r2, r1
 800027a:	615a      	str	r2, [r3, #20]
 800027c:	4b3a      	ldr	r3, [pc, #232]	; (8000368 <MX_GPIO_Init+0x148>)
 800027e:	695a      	ldr	r2, [r3, #20]
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	02db      	lsls	r3, r3, #11
 8000284:	4013      	ands	r3, r2
 8000286:	603b      	str	r3, [r7, #0]
 8000288:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 800028a:	2390      	movs	r3, #144	; 0x90
 800028c:	05db      	lsls	r3, r3, #23
 800028e:	2200      	movs	r2, #0
 8000290:	2140      	movs	r1, #64	; 0x40
 8000292:	0018      	movs	r0, r3
 8000294:	f000 fce9 	bl	8000c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8000298:	4b34      	ldr	r3, [pc, #208]	; (800036c <MX_GPIO_Init+0x14c>)
 800029a:	2200      	movs	r2, #0
 800029c:	2102      	movs	r1, #2
 800029e:	0018      	movs	r0, r3
 80002a0:	f000 fce3 	bl	8000c6a <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF0 PF1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80002a4:	193b      	adds	r3, r7, r4
 80002a6:	2203      	movs	r2, #3
 80002a8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002aa:	193b      	adds	r3, r7, r4
 80002ac:	2203      	movs	r2, #3
 80002ae:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002b0:	193b      	adds	r3, r7, r4
 80002b2:	2200      	movs	r2, #0
 80002b4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80002b6:	193b      	adds	r3, r7, r4
 80002b8:	4a2d      	ldr	r2, [pc, #180]	; (8000370 <MX_GPIO_Init+0x150>)
 80002ba:	0019      	movs	r1, r3
 80002bc:	0010      	movs	r0, r2
 80002be:	f000 fb47 	bl	8000950 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3 
                           PA4 PA7 PA9 PA10 
                           PA13 PA14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80002c2:	193b      	adds	r3, r7, r4
 80002c4:	4a2b      	ldr	r2, [pc, #172]	; (8000374 <MX_GPIO_Init+0x154>)
 80002c6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10 
                          |GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002c8:	193b      	adds	r3, r7, r4
 80002ca:	2203      	movs	r2, #3
 80002cc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ce:	193b      	adds	r3, r7, r4
 80002d0:	2200      	movs	r2, #0
 80002d2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002d4:	193a      	adds	r2, r7, r4
 80002d6:	2390      	movs	r3, #144	; 0x90
 80002d8:	05db      	lsls	r3, r3, #23
 80002da:	0011      	movs	r1, r2
 80002dc:	0018      	movs	r0, r3
 80002de:	f000 fb37 	bl	8000950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BUTTON_Pin;
 80002e2:	193b      	adds	r3, r7, r4
 80002e4:	2220      	movs	r2, #32
 80002e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002e8:	193b      	adds	r3, r7, r4
 80002ea:	4a23      	ldr	r2, [pc, #140]	; (8000378 <MX_GPIO_Init+0x158>)
 80002ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80002ee:	193b      	adds	r3, r7, r4
 80002f0:	2201      	movs	r2, #1
 80002f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BUTTON_GPIO_Port, &GPIO_InitStruct);
 80002f4:	193a      	adds	r2, r7, r4
 80002f6:	2390      	movs	r3, #144	; 0x90
 80002f8:	05db      	lsls	r3, r3, #23
 80002fa:	0011      	movs	r1, r2
 80002fc:	0018      	movs	r0, r3
 80002fe:	f000 fb27 	bl	8000950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BLUE_LED_Pin;
 8000302:	193b      	adds	r3, r7, r4
 8000304:	2240      	movs	r2, #64	; 0x40
 8000306:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000308:	193b      	adds	r3, r7, r4
 800030a:	2201      	movs	r2, #1
 800030c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800030e:	193b      	adds	r3, r7, r4
 8000310:	2200      	movs	r2, #0
 8000312:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000314:	193b      	adds	r3, r7, r4
 8000316:	2200      	movs	r2, #0
 8000318:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(BLUE_LED_GPIO_Port, &GPIO_InitStruct);
 800031a:	193a      	adds	r2, r7, r4
 800031c:	2390      	movs	r3, #144	; 0x90
 800031e:	05db      	lsls	r3, r3, #23
 8000320:	0011      	movs	r1, r2
 8000322:	0018      	movs	r0, r3
 8000324:	f000 fb14 	bl	8000950 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8000328:	0021      	movs	r1, r4
 800032a:	187b      	adds	r3, r7, r1
 800032c:	2202      	movs	r2, #2
 800032e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000330:	187b      	adds	r3, r7, r1
 8000332:	2201      	movs	r2, #1
 8000334:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2200      	movs	r2, #0
 800033a:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2200      	movs	r2, #0
 8000340:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8000342:	187b      	adds	r3, r7, r1
 8000344:	4a09      	ldr	r2, [pc, #36]	; (800036c <MX_GPIO_Init+0x14c>)
 8000346:	0019      	movs	r1, r3
 8000348:	0010      	movs	r0, r2
 800034a:	f000 fb01 	bl	8000950 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 800034e:	2200      	movs	r2, #0
 8000350:	2100      	movs	r1, #0
 8000352:	2007      	movs	r0, #7
 8000354:	f000 faca 	bl	80008ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 8000358:	2007      	movs	r0, #7
 800035a:	f000 fadc 	bl	8000916 <HAL_NVIC_EnableIRQ>

}
 800035e:	46c0      	nop			; (mov r8, r8)
 8000360:	46bd      	mov	sp, r7
 8000362:	b009      	add	sp, #36	; 0x24
 8000364:	bd90      	pop	{r4, r7, pc}
 8000366:	46c0      	nop			; (mov r8, r8)
 8000368:	40021000 	.word	0x40021000
 800036c:	48000400 	.word	0x48000400
 8000370:	48001400 	.word	0x48001400
 8000374:	0000669f 	.word	0x0000669f
 8000378:	10210000 	.word	0x10210000

0800037c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800037c:	b580      	push	{r7, lr}
 800037e:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000380:	f000 f982 	bl	8000688 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000384:	f000 f810 	bl	80003a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000388:	f7ff ff4a 	bl	8000220 <MX_GPIO_Init>
  MX_TIM1_Init();
 800038c:	f000 f8c2 	bl	8000514 <MX_TIM1_Init>
			HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, 1);
		else
			HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, 0);
*/

	  HAL_GPIO_TogglePin(LED_PIN_GPIO_Port, LED_PIN_Pin);
 8000390:	4b04      	ldr	r3, [pc, #16]	; (80003a4 <main+0x28>)
 8000392:	2102      	movs	r1, #2
 8000394:	0018      	movs	r0, r3
 8000396:	f000 fc85 	bl	8000ca4 <HAL_GPIO_TogglePin>
	  HAL_Delay(50);
 800039a:	2032      	movs	r0, #50	; 0x32
 800039c:	f000 f9d8 	bl	8000750 <HAL_Delay>
	  HAL_GPIO_TogglePin(LED_PIN_GPIO_Port, LED_PIN_Pin);
 80003a0:	e7f6      	b.n	8000390 <main+0x14>
 80003a2:	46c0      	nop			; (mov r8, r8)
 80003a4:	48000400 	.word	0x48000400

080003a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003a8:	b590      	push	{r4, r7, lr}
 80003aa:	b091      	sub	sp, #68	; 0x44
 80003ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003ae:	2410      	movs	r4, #16
 80003b0:	193b      	adds	r3, r7, r4
 80003b2:	0018      	movs	r0, r3
 80003b4:	2330      	movs	r3, #48	; 0x30
 80003b6:	001a      	movs	r2, r3
 80003b8:	2100      	movs	r1, #0
 80003ba:	f001 fc29 	bl	8001c10 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003be:	003b      	movs	r3, r7
 80003c0:	0018      	movs	r0, r3
 80003c2:	2310      	movs	r3, #16
 80003c4:	001a      	movs	r2, r3
 80003c6:	2100      	movs	r1, #0
 80003c8:	f001 fc22 	bl	8001c10 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003cc:	0021      	movs	r1, r4
 80003ce:	187b      	adds	r3, r7, r1
 80003d0:	2202      	movs	r2, #2
 80003d2:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d4:	187b      	adds	r3, r7, r1
 80003d6:	2201      	movs	r2, #1
 80003d8:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003da:	187b      	adds	r3, r7, r1
 80003dc:	2210      	movs	r2, #16
 80003de:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003e0:	187b      	adds	r3, r7, r1
 80003e2:	2202      	movs	r2, #2
 80003e4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80003e6:	187b      	adds	r3, r7, r1
 80003e8:	2200      	movs	r2, #0
 80003ea:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 80003ec:	187b      	adds	r3, r7, r1
 80003ee:	22a0      	movs	r2, #160	; 0xa0
 80003f0:	0392      	lsls	r2, r2, #14
 80003f2:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	2200      	movs	r2, #0
 80003f8:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	0018      	movs	r0, r3
 80003fe:	f000 fc89 	bl	8000d14 <HAL_RCC_OscConfig>
 8000402:	1e03      	subs	r3, r0, #0
 8000404:	d001      	beq.n	800040a <SystemClock_Config+0x62>
  {
    Error_Handler();
 8000406:	f000 f835 	bl	8000474 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800040a:	003b      	movs	r3, r7
 800040c:	2207      	movs	r2, #7
 800040e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000410:	003b      	movs	r3, r7
 8000412:	2202      	movs	r2, #2
 8000414:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000416:	003b      	movs	r3, r7
 8000418:	2200      	movs	r2, #0
 800041a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800041c:	003b      	movs	r3, r7
 800041e:	2200      	movs	r2, #0
 8000420:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000422:	003b      	movs	r3, r7
 8000424:	2101      	movs	r1, #1
 8000426:	0018      	movs	r0, r3
 8000428:	f000 ff90 	bl	800134c <HAL_RCC_ClockConfig>
 800042c:	1e03      	subs	r3, r0, #0
 800042e:	d001      	beq.n	8000434 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000430:	f000 f820 	bl	8000474 <Error_Handler>
  }
}
 8000434:	46c0      	nop			; (mov r8, r8)
 8000436:	46bd      	mov	sp, r7
 8000438:	b011      	add	sp, #68	; 0x44
 800043a:	bd90      	pop	{r4, r7, pc}

0800043c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 800043c:	b580      	push	{r7, lr}
 800043e:	b082      	sub	sp, #8
 8000440:	af00      	add	r7, sp, #0
 8000442:	0002      	movs	r2, r0
 8000444:	1dbb      	adds	r3, r7, #6
 8000446:	801a      	strh	r2, [r3, #0]
	if(GPIO_Pin  == BUTTON_Pin){
 8000448:	1dbb      	adds	r3, r7, #6
 800044a:	881b      	ldrh	r3, [r3, #0]
 800044c:	2b20      	cmp	r3, #32
 800044e:	d10d      	bne.n	800046c <HAL_GPIO_EXTI_Callback+0x30>
		if (HAL_GPIO_ReadPin(BUTTON_GPIO_Port, BUTTON_Pin)==0)
 8000450:	2390      	movs	r3, #144	; 0x90
 8000452:	05db      	lsls	r3, r3, #23
 8000454:	2120      	movs	r1, #32
 8000456:	0018      	movs	r0, r3
 8000458:	f000 fbea 	bl	8000c30 <HAL_GPIO_ReadPin>
 800045c:	1e03      	subs	r3, r0, #0
 800045e:	d105      	bne.n	800046c <HAL_GPIO_EXTI_Callback+0x30>

			HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
 8000460:	2390      	movs	r3, #144	; 0x90
 8000462:	05db      	lsls	r3, r3, #23
 8000464:	2140      	movs	r1, #64	; 0x40
 8000466:	0018      	movs	r0, r3
 8000468:	f000 fc1c 	bl	8000ca4 <HAL_GPIO_TogglePin>
					HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin,0);
*/
		//HAL_GPIO_TogglePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin);
		//HAL_Delay(50);
	}
}
 800046c:	46c0      	nop			; (mov r8, r8)
 800046e:	46bd      	mov	sp, r7
 8000470:	b002      	add	sp, #8
 8000472:	bd80      	pop	{r7, pc}

08000474 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000474:	b580      	push	{r7, lr}
 8000476:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000478:	46c0      	nop			; (mov r8, r8)
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
	...

08000480 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000480:	b580      	push	{r7, lr}
 8000482:	b082      	sub	sp, #8
 8000484:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000486:	4b0f      	ldr	r3, [pc, #60]	; (80004c4 <HAL_MspInit+0x44>)
 8000488:	699a      	ldr	r2, [r3, #24]
 800048a:	4b0e      	ldr	r3, [pc, #56]	; (80004c4 <HAL_MspInit+0x44>)
 800048c:	2101      	movs	r1, #1
 800048e:	430a      	orrs	r2, r1
 8000490:	619a      	str	r2, [r3, #24]
 8000492:	4b0c      	ldr	r3, [pc, #48]	; (80004c4 <HAL_MspInit+0x44>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	2201      	movs	r2, #1
 8000498:	4013      	ands	r3, r2
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800049e:	4b09      	ldr	r3, [pc, #36]	; (80004c4 <HAL_MspInit+0x44>)
 80004a0:	69da      	ldr	r2, [r3, #28]
 80004a2:	4b08      	ldr	r3, [pc, #32]	; (80004c4 <HAL_MspInit+0x44>)
 80004a4:	2180      	movs	r1, #128	; 0x80
 80004a6:	0549      	lsls	r1, r1, #21
 80004a8:	430a      	orrs	r2, r1
 80004aa:	61da      	str	r2, [r3, #28]
 80004ac:	4b05      	ldr	r3, [pc, #20]	; (80004c4 <HAL_MspInit+0x44>)
 80004ae:	69da      	ldr	r2, [r3, #28]
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	055b      	lsls	r3, r3, #21
 80004b4:	4013      	ands	r3, r2
 80004b6:	603b      	str	r3, [r7, #0]
 80004b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004ba:	46c0      	nop			; (mov r8, r8)
 80004bc:	46bd      	mov	sp, r7
 80004be:	b002      	add	sp, #8
 80004c0:	bd80      	pop	{r7, pc}
 80004c2:	46c0      	nop			; (mov r8, r8)
 80004c4:	40021000 	.word	0x40021000

080004c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004c8:	b580      	push	{r7, lr}
 80004ca:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	bd80      	pop	{r7, pc}

080004d2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004d2:	b580      	push	{r7, lr}
 80004d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80004d6:	e7fe      	b.n	80004d6 <HardFault_Handler+0x4>

080004d8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80004dc:	46c0      	nop			; (mov r8, r8)
 80004de:	46bd      	mov	sp, r7
 80004e0:	bd80      	pop	{r7, pc}

080004e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80004e2:	b580      	push	{r7, lr}
 80004e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80004e6:	46c0      	nop			; (mov r8, r8)
 80004e8:	46bd      	mov	sp, r7
 80004ea:	bd80      	pop	{r7, pc}

080004ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80004f0:	f000 f912 	bl	8000718 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80004f4:	46c0      	nop			; (mov r8, r8)
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bd80      	pop	{r7, pc}

080004fa <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80004fe:	2020      	movs	r0, #32
 8000500:	f000 fbec 	bl	8000cdc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	46bd      	mov	sp, r7
 8000508:	bd80      	pop	{r7, pc}

0800050a <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800050a:	b580      	push	{r7, lr}
 800050c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800050e:	46c0      	nop			; (mov r8, r8)
 8000510:	46bd      	mov	sp, r7
 8000512:	bd80      	pop	{r7, pc}

08000514 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000514:	b580      	push	{r7, lr}
 8000516:	b08c      	sub	sp, #48	; 0x30
 8000518:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800051a:	2320      	movs	r3, #32
 800051c:	18fb      	adds	r3, r7, r3
 800051e:	0018      	movs	r0, r3
 8000520:	2310      	movs	r3, #16
 8000522:	001a      	movs	r2, r3
 8000524:	2100      	movs	r1, #0
 8000526:	f001 fb73 	bl	8001c10 <memset>
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 800052a:	230c      	movs	r3, #12
 800052c:	18fb      	adds	r3, r7, r3
 800052e:	0018      	movs	r0, r3
 8000530:	2314      	movs	r3, #20
 8000532:	001a      	movs	r2, r3
 8000534:	2100      	movs	r1, #0
 8000536:	f001 fb6b 	bl	8001c10 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800053a:	1d3b      	adds	r3, r7, #4
 800053c:	0018      	movs	r0, r3
 800053e:	2308      	movs	r3, #8
 8000540:	001a      	movs	r2, r3
 8000542:	2100      	movs	r1, #0
 8000544:	f001 fb64 	bl	8001c10 <memset>

  htim1.Instance = TIM1;
 8000548:	4b28      	ldr	r3, [pc, #160]	; (80005ec <MX_TIM1_Init+0xd8>)
 800054a:	4a29      	ldr	r2, [pc, #164]	; (80005f0 <MX_TIM1_Init+0xdc>)
 800054c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800054e:	4b27      	ldr	r3, [pc, #156]	; (80005ec <MX_TIM1_Init+0xd8>)
 8000550:	2200      	movs	r2, #0
 8000552:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000554:	4b25      	ldr	r3, [pc, #148]	; (80005ec <MX_TIM1_Init+0xd8>)
 8000556:	2200      	movs	r2, #0
 8000558:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 800055a:	4b24      	ldr	r3, [pc, #144]	; (80005ec <MX_TIM1_Init+0xd8>)
 800055c:	2200      	movs	r2, #0
 800055e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000560:	4b22      	ldr	r3, [pc, #136]	; (80005ec <MX_TIM1_Init+0xd8>)
 8000562:	2200      	movs	r2, #0
 8000564:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000566:	4b21      	ldr	r3, [pc, #132]	; (80005ec <MX_TIM1_Init+0xd8>)
 8000568:	2200      	movs	r2, #0
 800056a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800056c:	4b1f      	ldr	r3, [pc, #124]	; (80005ec <MX_TIM1_Init+0xd8>)
 800056e:	2200      	movs	r2, #0
 8000570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000572:	4b1e      	ldr	r3, [pc, #120]	; (80005ec <MX_TIM1_Init+0xd8>)
 8000574:	0018      	movs	r0, r3
 8000576:	f001 f81b 	bl	80015b0 <HAL_TIM_Base_Init>
 800057a:	1e03      	subs	r3, r0, #0
 800057c:	d001      	beq.n	8000582 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800057e:	f7ff ff79 	bl	8000474 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000582:	2120      	movs	r1, #32
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2280      	movs	r2, #128	; 0x80
 8000588:	0152      	lsls	r2, r2, #5
 800058a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800058c:	187a      	adds	r2, r7, r1
 800058e:	4b17      	ldr	r3, [pc, #92]	; (80005ec <MX_TIM1_Init+0xd8>)
 8000590:	0011      	movs	r1, r2
 8000592:	0018      	movs	r0, r3
 8000594:	f001 f838 	bl	8001608 <HAL_TIM_ConfigClockSource>
 8000598:	1e03      	subs	r3, r0, #0
 800059a:	d001      	beq.n	80005a0 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 800059c:	f7ff ff6a 	bl	8000474 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_DISABLE;
 80005a0:	210c      	movs	r1, #12
 80005a2:	187b      	adds	r3, r7, r1
 80005a4:	2200      	movs	r2, #0
 80005a6:	601a      	str	r2, [r3, #0]
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80005a8:	187b      	adds	r3, r7, r1
 80005aa:	2200      	movs	r2, #0
 80005ac:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80005ae:	187a      	adds	r2, r7, r1
 80005b0:	4b0e      	ldr	r3, [pc, #56]	; (80005ec <MX_TIM1_Init+0xd8>)
 80005b2:	0011      	movs	r1, r2
 80005b4:	0018      	movs	r0, r3
 80005b6:	f001 f8e5 	bl	8001784 <HAL_TIM_SlaveConfigSynchro>
 80005ba:	1e03      	subs	r3, r0, #0
 80005bc:	d001      	beq.n	80005c2 <MX_TIM1_Init+0xae>
  {
    Error_Handler();
 80005be:	f7ff ff59 	bl	8000474 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005c2:	1d3b      	adds	r3, r7, #4
 80005c4:	2200      	movs	r2, #0
 80005c6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005c8:	1d3b      	adds	r3, r7, #4
 80005ca:	2200      	movs	r2, #0
 80005cc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80005ce:	1d3a      	adds	r2, r7, #4
 80005d0:	4b06      	ldr	r3, [pc, #24]	; (80005ec <MX_TIM1_Init+0xd8>)
 80005d2:	0011      	movs	r1, r2
 80005d4:	0018      	movs	r0, r3
 80005d6:	f001 faa5 	bl	8001b24 <HAL_TIMEx_MasterConfigSynchronization>
 80005da:	1e03      	subs	r3, r0, #0
 80005dc:	d001      	beq.n	80005e2 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 80005de:	f7ff ff49 	bl	8000474 <Error_Handler>
  }

}
 80005e2:	46c0      	nop			; (mov r8, r8)
 80005e4:	46bd      	mov	sp, r7
 80005e6:	b00c      	add	sp, #48	; 0x30
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	46c0      	nop			; (mov r8, r8)
 80005ec:	20000028 	.word	0x20000028
 80005f0:	40012c00 	.word	0x40012c00

080005f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b084      	sub	sp, #16
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a0a      	ldr	r2, [pc, #40]	; (800062c <HAL_TIM_Base_MspInit+0x38>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d10d      	bne.n	8000622 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000606:	4b0a      	ldr	r3, [pc, #40]	; (8000630 <HAL_TIM_Base_MspInit+0x3c>)
 8000608:	699a      	ldr	r2, [r3, #24]
 800060a:	4b09      	ldr	r3, [pc, #36]	; (8000630 <HAL_TIM_Base_MspInit+0x3c>)
 800060c:	2180      	movs	r1, #128	; 0x80
 800060e:	0109      	lsls	r1, r1, #4
 8000610:	430a      	orrs	r2, r1
 8000612:	619a      	str	r2, [r3, #24]
 8000614:	4b06      	ldr	r3, [pc, #24]	; (8000630 <HAL_TIM_Base_MspInit+0x3c>)
 8000616:	699a      	ldr	r2, [r3, #24]
 8000618:	2380      	movs	r3, #128	; 0x80
 800061a:	011b      	lsls	r3, r3, #4
 800061c:	4013      	ands	r3, r2
 800061e:	60fb      	str	r3, [r7, #12]
 8000620:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000622:	46c0      	nop			; (mov r8, r8)
 8000624:	46bd      	mov	sp, r7
 8000626:	b004      	add	sp, #16
 8000628:	bd80      	pop	{r7, pc}
 800062a:	46c0      	nop			; (mov r8, r8)
 800062c:	40012c00 	.word	0x40012c00
 8000630:	40021000 	.word	0x40021000

08000634 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000634:	480d      	ldr	r0, [pc, #52]	; (800066c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000636:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000638:	480d      	ldr	r0, [pc, #52]	; (8000670 <LoopForever+0x6>)
  ldr r1, =_edata
 800063a:	490e      	ldr	r1, [pc, #56]	; (8000674 <LoopForever+0xa>)
  ldr r2, =_sidata
 800063c:	4a0e      	ldr	r2, [pc, #56]	; (8000678 <LoopForever+0xe>)
  movs r3, #0
 800063e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000640:	e002      	b.n	8000648 <LoopCopyDataInit>

08000642 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000642:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000644:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000646:	3304      	adds	r3, #4

08000648 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000648:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800064a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800064c:	d3f9      	bcc.n	8000642 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800064e:	4a0b      	ldr	r2, [pc, #44]	; (800067c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000650:	4c0b      	ldr	r4, [pc, #44]	; (8000680 <LoopForever+0x16>)
  movs r3, #0
 8000652:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000654:	e001      	b.n	800065a <LoopFillZerobss>

08000656 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000656:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000658:	3204      	adds	r2, #4

0800065a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800065a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800065c:	d3fb      	bcc.n	8000656 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800065e:	f7ff ff54 	bl	800050a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000662:	f001 fab1 	bl	8001bc8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000666:	f7ff fe89 	bl	800037c <main>

0800066a <LoopForever>:

LoopForever:
    b LoopForever
 800066a:	e7fe      	b.n	800066a <LoopForever>
  ldr   r0, =_estack
 800066c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000670:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000674:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000678:	08001c70 	.word	0x08001c70
  ldr r2, =_sbss
 800067c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000680:	2000006c 	.word	0x2000006c

08000684 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000684:	e7fe      	b.n	8000684 <ADC1_IRQHandler>
	...

08000688 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800068c:	4b07      	ldr	r3, [pc, #28]	; (80006ac <HAL_Init+0x24>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b06      	ldr	r3, [pc, #24]	; (80006ac <HAL_Init+0x24>)
 8000692:	2110      	movs	r1, #16
 8000694:	430a      	orrs	r2, r1
 8000696:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000698:	2000      	movs	r0, #0
 800069a:	f000 f809 	bl	80006b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800069e:	f7ff feef 	bl	8000480 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a2:	2300      	movs	r3, #0
}
 80006a4:	0018      	movs	r0, r3
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	46c0      	nop			; (mov r8, r8)
 80006ac:	40022000 	.word	0x40022000

080006b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80006b0:	b590      	push	{r4, r7, lr}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80006b8:	4b14      	ldr	r3, [pc, #80]	; (800070c <HAL_InitTick+0x5c>)
 80006ba:	681c      	ldr	r4, [r3, #0]
 80006bc:	4b14      	ldr	r3, [pc, #80]	; (8000710 <HAL_InitTick+0x60>)
 80006be:	781b      	ldrb	r3, [r3, #0]
 80006c0:	0019      	movs	r1, r3
 80006c2:	23fa      	movs	r3, #250	; 0xfa
 80006c4:	0098      	lsls	r0, r3, #2
 80006c6:	f7ff fd1f 	bl	8000108 <__udivsi3>
 80006ca:	0003      	movs	r3, r0
 80006cc:	0019      	movs	r1, r3
 80006ce:	0020      	movs	r0, r4
 80006d0:	f7ff fd1a 	bl	8000108 <__udivsi3>
 80006d4:	0003      	movs	r3, r0
 80006d6:	0018      	movs	r0, r3
 80006d8:	f000 f92d 	bl	8000936 <HAL_SYSTICK_Config>
 80006dc:	1e03      	subs	r3, r0, #0
 80006de:	d001      	beq.n	80006e4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80006e0:	2301      	movs	r3, #1
 80006e2:	e00f      	b.n	8000704 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	2b03      	cmp	r3, #3
 80006e8:	d80b      	bhi.n	8000702 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ea:	6879      	ldr	r1, [r7, #4]
 80006ec:	2301      	movs	r3, #1
 80006ee:	425b      	negs	r3, r3
 80006f0:	2200      	movs	r2, #0
 80006f2:	0018      	movs	r0, r3
 80006f4:	f000 f8fa 	bl	80008ec <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <HAL_InitTick+0x64>)
 80006fa:	687a      	ldr	r2, [r7, #4]
 80006fc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80006fe:	2300      	movs	r3, #0
 8000700:	e000      	b.n	8000704 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000702:	2301      	movs	r3, #1
}
 8000704:	0018      	movs	r0, r3
 8000706:	46bd      	mov	sp, r7
 8000708:	b003      	add	sp, #12
 800070a:	bd90      	pop	{r4, r7, pc}
 800070c:	20000000 	.word	0x20000000
 8000710:	20000008 	.word	0x20000008
 8000714:	20000004 	.word	0x20000004

08000718 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800071c:	4b05      	ldr	r3, [pc, #20]	; (8000734 <HAL_IncTick+0x1c>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	001a      	movs	r2, r3
 8000722:	4b05      	ldr	r3, [pc, #20]	; (8000738 <HAL_IncTick+0x20>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	18d2      	adds	r2, r2, r3
 8000728:	4b03      	ldr	r3, [pc, #12]	; (8000738 <HAL_IncTick+0x20>)
 800072a:	601a      	str	r2, [r3, #0]
}
 800072c:	46c0      	nop			; (mov r8, r8)
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}
 8000732:	46c0      	nop			; (mov r8, r8)
 8000734:	20000008 	.word	0x20000008
 8000738:	20000068 	.word	0x20000068

0800073c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  return uwTick;
 8000740:	4b02      	ldr	r3, [pc, #8]	; (800074c <HAL_GetTick+0x10>)
 8000742:	681b      	ldr	r3, [r3, #0]
}
 8000744:	0018      	movs	r0, r3
 8000746:	46bd      	mov	sp, r7
 8000748:	bd80      	pop	{r7, pc}
 800074a:	46c0      	nop			; (mov r8, r8)
 800074c:	20000068 	.word	0x20000068

08000750 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000758:	f7ff fff0 	bl	800073c <HAL_GetTick>
 800075c:	0003      	movs	r3, r0
 800075e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000764:	68fb      	ldr	r3, [r7, #12]
 8000766:	3301      	adds	r3, #1
 8000768:	d005      	beq.n	8000776 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800076a:	4b09      	ldr	r3, [pc, #36]	; (8000790 <HAL_Delay+0x40>)
 800076c:	781b      	ldrb	r3, [r3, #0]
 800076e:	001a      	movs	r2, r3
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	189b      	adds	r3, r3, r2
 8000774:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	f7ff ffe0 	bl	800073c <HAL_GetTick>
 800077c:	0002      	movs	r2, r0
 800077e:	68bb      	ldr	r3, [r7, #8]
 8000780:	1ad3      	subs	r3, r2, r3
 8000782:	68fa      	ldr	r2, [r7, #12]
 8000784:	429a      	cmp	r2, r3
 8000786:	d8f7      	bhi.n	8000778 <HAL_Delay+0x28>
  {
  }
}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	b004      	add	sp, #16
 800078e:	bd80      	pop	{r7, pc}
 8000790:	20000008 	.word	0x20000008

08000794 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	b082      	sub	sp, #8
 8000798:	af00      	add	r7, sp, #0
 800079a:	0002      	movs	r2, r0
 800079c:	1dfb      	adds	r3, r7, #7
 800079e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007a0:	1dfb      	adds	r3, r7, #7
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b7f      	cmp	r3, #127	; 0x7f
 80007a6:	d809      	bhi.n	80007bc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80007a8:	1dfb      	adds	r3, r7, #7
 80007aa:	781b      	ldrb	r3, [r3, #0]
 80007ac:	001a      	movs	r2, r3
 80007ae:	231f      	movs	r3, #31
 80007b0:	401a      	ands	r2, r3
 80007b2:	4b04      	ldr	r3, [pc, #16]	; (80007c4 <__NVIC_EnableIRQ+0x30>)
 80007b4:	2101      	movs	r1, #1
 80007b6:	4091      	lsls	r1, r2
 80007b8:	000a      	movs	r2, r1
 80007ba:	601a      	str	r2, [r3, #0]
  }
}
 80007bc:	46c0      	nop			; (mov r8, r8)
 80007be:	46bd      	mov	sp, r7
 80007c0:	b002      	add	sp, #8
 80007c2:	bd80      	pop	{r7, pc}
 80007c4:	e000e100 	.word	0xe000e100

080007c8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007c8:	b590      	push	{r4, r7, lr}
 80007ca:	b083      	sub	sp, #12
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	0002      	movs	r2, r0
 80007d0:	6039      	str	r1, [r7, #0]
 80007d2:	1dfb      	adds	r3, r7, #7
 80007d4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80007d6:	1dfb      	adds	r3, r7, #7
 80007d8:	781b      	ldrb	r3, [r3, #0]
 80007da:	2b7f      	cmp	r3, #127	; 0x7f
 80007dc:	d828      	bhi.n	8000830 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80007de:	4a2f      	ldr	r2, [pc, #188]	; (800089c <__NVIC_SetPriority+0xd4>)
 80007e0:	1dfb      	adds	r3, r7, #7
 80007e2:	781b      	ldrb	r3, [r3, #0]
 80007e4:	b25b      	sxtb	r3, r3
 80007e6:	089b      	lsrs	r3, r3, #2
 80007e8:	33c0      	adds	r3, #192	; 0xc0
 80007ea:	009b      	lsls	r3, r3, #2
 80007ec:	589b      	ldr	r3, [r3, r2]
 80007ee:	1dfa      	adds	r2, r7, #7
 80007f0:	7812      	ldrb	r2, [r2, #0]
 80007f2:	0011      	movs	r1, r2
 80007f4:	2203      	movs	r2, #3
 80007f6:	400a      	ands	r2, r1
 80007f8:	00d2      	lsls	r2, r2, #3
 80007fa:	21ff      	movs	r1, #255	; 0xff
 80007fc:	4091      	lsls	r1, r2
 80007fe:	000a      	movs	r2, r1
 8000800:	43d2      	mvns	r2, r2
 8000802:	401a      	ands	r2, r3
 8000804:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	019b      	lsls	r3, r3, #6
 800080a:	22ff      	movs	r2, #255	; 0xff
 800080c:	401a      	ands	r2, r3
 800080e:	1dfb      	adds	r3, r7, #7
 8000810:	781b      	ldrb	r3, [r3, #0]
 8000812:	0018      	movs	r0, r3
 8000814:	2303      	movs	r3, #3
 8000816:	4003      	ands	r3, r0
 8000818:	00db      	lsls	r3, r3, #3
 800081a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800081c:	481f      	ldr	r0, [pc, #124]	; (800089c <__NVIC_SetPriority+0xd4>)
 800081e:	1dfb      	adds	r3, r7, #7
 8000820:	781b      	ldrb	r3, [r3, #0]
 8000822:	b25b      	sxtb	r3, r3
 8000824:	089b      	lsrs	r3, r3, #2
 8000826:	430a      	orrs	r2, r1
 8000828:	33c0      	adds	r3, #192	; 0xc0
 800082a:	009b      	lsls	r3, r3, #2
 800082c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800082e:	e031      	b.n	8000894 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000830:	4a1b      	ldr	r2, [pc, #108]	; (80008a0 <__NVIC_SetPriority+0xd8>)
 8000832:	1dfb      	adds	r3, r7, #7
 8000834:	781b      	ldrb	r3, [r3, #0]
 8000836:	0019      	movs	r1, r3
 8000838:	230f      	movs	r3, #15
 800083a:	400b      	ands	r3, r1
 800083c:	3b08      	subs	r3, #8
 800083e:	089b      	lsrs	r3, r3, #2
 8000840:	3306      	adds	r3, #6
 8000842:	009b      	lsls	r3, r3, #2
 8000844:	18d3      	adds	r3, r2, r3
 8000846:	3304      	adds	r3, #4
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	1dfa      	adds	r2, r7, #7
 800084c:	7812      	ldrb	r2, [r2, #0]
 800084e:	0011      	movs	r1, r2
 8000850:	2203      	movs	r2, #3
 8000852:	400a      	ands	r2, r1
 8000854:	00d2      	lsls	r2, r2, #3
 8000856:	21ff      	movs	r1, #255	; 0xff
 8000858:	4091      	lsls	r1, r2
 800085a:	000a      	movs	r2, r1
 800085c:	43d2      	mvns	r2, r2
 800085e:	401a      	ands	r2, r3
 8000860:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	019b      	lsls	r3, r3, #6
 8000866:	22ff      	movs	r2, #255	; 0xff
 8000868:	401a      	ands	r2, r3
 800086a:	1dfb      	adds	r3, r7, #7
 800086c:	781b      	ldrb	r3, [r3, #0]
 800086e:	0018      	movs	r0, r3
 8000870:	2303      	movs	r3, #3
 8000872:	4003      	ands	r3, r0
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000878:	4809      	ldr	r0, [pc, #36]	; (80008a0 <__NVIC_SetPriority+0xd8>)
 800087a:	1dfb      	adds	r3, r7, #7
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	001c      	movs	r4, r3
 8000880:	230f      	movs	r3, #15
 8000882:	4023      	ands	r3, r4
 8000884:	3b08      	subs	r3, #8
 8000886:	089b      	lsrs	r3, r3, #2
 8000888:	430a      	orrs	r2, r1
 800088a:	3306      	adds	r3, #6
 800088c:	009b      	lsls	r3, r3, #2
 800088e:	18c3      	adds	r3, r0, r3
 8000890:	3304      	adds	r3, #4
 8000892:	601a      	str	r2, [r3, #0]
}
 8000894:	46c0      	nop			; (mov r8, r8)
 8000896:	46bd      	mov	sp, r7
 8000898:	b003      	add	sp, #12
 800089a:	bd90      	pop	{r4, r7, pc}
 800089c:	e000e100 	.word	0xe000e100
 80008a0:	e000ed00 	.word	0xe000ed00

080008a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b082      	sub	sp, #8
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3b01      	subs	r3, #1
 80008b0:	4a0c      	ldr	r2, [pc, #48]	; (80008e4 <SysTick_Config+0x40>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d901      	bls.n	80008ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008b6:	2301      	movs	r3, #1
 80008b8:	e010      	b.n	80008dc <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008ba:	4b0b      	ldr	r3, [pc, #44]	; (80008e8 <SysTick_Config+0x44>)
 80008bc:	687a      	ldr	r2, [r7, #4]
 80008be:	3a01      	subs	r2, #1
 80008c0:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008c2:	2301      	movs	r3, #1
 80008c4:	425b      	negs	r3, r3
 80008c6:	2103      	movs	r1, #3
 80008c8:	0018      	movs	r0, r3
 80008ca:	f7ff ff7d 	bl	80007c8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008ce:	4b06      	ldr	r3, [pc, #24]	; (80008e8 <SysTick_Config+0x44>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008d4:	4b04      	ldr	r3, [pc, #16]	; (80008e8 <SysTick_Config+0x44>)
 80008d6:	2207      	movs	r2, #7
 80008d8:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008da:	2300      	movs	r3, #0
}
 80008dc:	0018      	movs	r0, r3
 80008de:	46bd      	mov	sp, r7
 80008e0:	b002      	add	sp, #8
 80008e2:	bd80      	pop	{r7, pc}
 80008e4:	00ffffff 	.word	0x00ffffff
 80008e8:	e000e010 	.word	0xe000e010

080008ec <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008ec:	b580      	push	{r7, lr}
 80008ee:	b084      	sub	sp, #16
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	60b9      	str	r1, [r7, #8]
 80008f4:	607a      	str	r2, [r7, #4]
 80008f6:	210f      	movs	r1, #15
 80008f8:	187b      	adds	r3, r7, r1
 80008fa:	1c02      	adds	r2, r0, #0
 80008fc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	187b      	adds	r3, r7, r1
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	b25b      	sxtb	r3, r3
 8000906:	0011      	movs	r1, r2
 8000908:	0018      	movs	r0, r3
 800090a:	f7ff ff5d 	bl	80007c8 <__NVIC_SetPriority>
}
 800090e:	46c0      	nop			; (mov r8, r8)
 8000910:	46bd      	mov	sp, r7
 8000912:	b004      	add	sp, #16
 8000914:	bd80      	pop	{r7, pc}

08000916 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000916:	b580      	push	{r7, lr}
 8000918:	b082      	sub	sp, #8
 800091a:	af00      	add	r7, sp, #0
 800091c:	0002      	movs	r2, r0
 800091e:	1dfb      	adds	r3, r7, #7
 8000920:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000922:	1dfb      	adds	r3, r7, #7
 8000924:	781b      	ldrb	r3, [r3, #0]
 8000926:	b25b      	sxtb	r3, r3
 8000928:	0018      	movs	r0, r3
 800092a:	f7ff ff33 	bl	8000794 <__NVIC_EnableIRQ>
}
 800092e:	46c0      	nop			; (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b002      	add	sp, #8
 8000934:	bd80      	pop	{r7, pc}

08000936 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b082      	sub	sp, #8
 800093a:	af00      	add	r7, sp, #0
 800093c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	0018      	movs	r0, r3
 8000942:	f7ff ffaf 	bl	80008a4 <SysTick_Config>
 8000946:	0003      	movs	r3, r0
}
 8000948:	0018      	movs	r0, r3
 800094a:	46bd      	mov	sp, r7
 800094c:	b002      	add	sp, #8
 800094e:	bd80      	pop	{r7, pc}

08000950 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000950:	b580      	push	{r7, lr}
 8000952:	b086      	sub	sp, #24
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800095a:	2300      	movs	r3, #0
 800095c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800095e:	e14f      	b.n	8000c00 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2101      	movs	r1, #1
 8000966:	697a      	ldr	r2, [r7, #20]
 8000968:	4091      	lsls	r1, r2
 800096a:	000a      	movs	r2, r1
 800096c:	4013      	ands	r3, r2
 800096e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000970:	68fb      	ldr	r3, [r7, #12]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d100      	bne.n	8000978 <HAL_GPIO_Init+0x28>
 8000976:	e140      	b.n	8000bfa <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	685b      	ldr	r3, [r3, #4]
 800097c:	2b02      	cmp	r3, #2
 800097e:	d003      	beq.n	8000988 <HAL_GPIO_Init+0x38>
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	685b      	ldr	r3, [r3, #4]
 8000984:	2b12      	cmp	r3, #18
 8000986:	d123      	bne.n	80009d0 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000988:	697b      	ldr	r3, [r7, #20]
 800098a:	08da      	lsrs	r2, r3, #3
 800098c:	687b      	ldr	r3, [r7, #4]
 800098e:	3208      	adds	r2, #8
 8000990:	0092      	lsls	r2, r2, #2
 8000992:	58d3      	ldr	r3, [r2, r3]
 8000994:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000996:	697b      	ldr	r3, [r7, #20]
 8000998:	2207      	movs	r2, #7
 800099a:	4013      	ands	r3, r2
 800099c:	009b      	lsls	r3, r3, #2
 800099e:	220f      	movs	r2, #15
 80009a0:	409a      	lsls	r2, r3
 80009a2:	0013      	movs	r3, r2
 80009a4:	43da      	mvns	r2, r3
 80009a6:	693b      	ldr	r3, [r7, #16]
 80009a8:	4013      	ands	r3, r2
 80009aa:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	691a      	ldr	r2, [r3, #16]
 80009b0:	697b      	ldr	r3, [r7, #20]
 80009b2:	2107      	movs	r1, #7
 80009b4:	400b      	ands	r3, r1
 80009b6:	009b      	lsls	r3, r3, #2
 80009b8:	409a      	lsls	r2, r3
 80009ba:	0013      	movs	r3, r2
 80009bc:	693a      	ldr	r2, [r7, #16]
 80009be:	4313      	orrs	r3, r2
 80009c0:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80009c2:	697b      	ldr	r3, [r7, #20]
 80009c4:	08da      	lsrs	r2, r3, #3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	3208      	adds	r2, #8
 80009ca:	0092      	lsls	r2, r2, #2
 80009cc:	6939      	ldr	r1, [r7, #16]
 80009ce:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	005b      	lsls	r3, r3, #1
 80009da:	2203      	movs	r2, #3
 80009dc:	409a      	lsls	r2, r3
 80009de:	0013      	movs	r3, r2
 80009e0:	43da      	mvns	r2, r3
 80009e2:	693b      	ldr	r3, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	2203      	movs	r2, #3
 80009ee:	401a      	ands	r2, r3
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	005b      	lsls	r3, r3, #1
 80009f4:	409a      	lsls	r2, r3
 80009f6:	0013      	movs	r3, r2
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	4313      	orrs	r3, r2
 80009fc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a04:	683b      	ldr	r3, [r7, #0]
 8000a06:	685b      	ldr	r3, [r3, #4]
 8000a08:	2b01      	cmp	r3, #1
 8000a0a:	d00b      	beq.n	8000a24 <HAL_GPIO_Init+0xd4>
 8000a0c:	683b      	ldr	r3, [r7, #0]
 8000a0e:	685b      	ldr	r3, [r3, #4]
 8000a10:	2b02      	cmp	r3, #2
 8000a12:	d007      	beq.n	8000a24 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a14:	683b      	ldr	r3, [r7, #0]
 8000a16:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a18:	2b11      	cmp	r3, #17
 8000a1a:	d003      	beq.n	8000a24 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a1c:	683b      	ldr	r3, [r7, #0]
 8000a1e:	685b      	ldr	r3, [r3, #4]
 8000a20:	2b12      	cmp	r3, #18
 8000a22:	d130      	bne.n	8000a86 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	689b      	ldr	r3, [r3, #8]
 8000a28:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000a2a:	697b      	ldr	r3, [r7, #20]
 8000a2c:	005b      	lsls	r3, r3, #1
 8000a2e:	2203      	movs	r2, #3
 8000a30:	409a      	lsls	r2, r3
 8000a32:	0013      	movs	r3, r2
 8000a34:	43da      	mvns	r2, r3
 8000a36:	693b      	ldr	r3, [r7, #16]
 8000a38:	4013      	ands	r3, r2
 8000a3a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000a3c:	683b      	ldr	r3, [r7, #0]
 8000a3e:	68da      	ldr	r2, [r3, #12]
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	005b      	lsls	r3, r3, #1
 8000a44:	409a      	lsls	r2, r3
 8000a46:	0013      	movs	r3, r2
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	693a      	ldr	r2, [r7, #16]
 8000a52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	685b      	ldr	r3, [r3, #4]
 8000a58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	697b      	ldr	r3, [r7, #20]
 8000a5e:	409a      	lsls	r2, r3
 8000a60:	0013      	movs	r3, r2
 8000a62:	43da      	mvns	r2, r3
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	4013      	ands	r3, r2
 8000a68:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000a6a:	683b      	ldr	r3, [r7, #0]
 8000a6c:	685b      	ldr	r3, [r3, #4]
 8000a6e:	091b      	lsrs	r3, r3, #4
 8000a70:	2201      	movs	r2, #1
 8000a72:	401a      	ands	r2, r3
 8000a74:	697b      	ldr	r3, [r7, #20]
 8000a76:	409a      	lsls	r2, r3
 8000a78:	0013      	movs	r3, r2
 8000a7a:	693a      	ldr	r2, [r7, #16]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	693a      	ldr	r2, [r7, #16]
 8000a84:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	68db      	ldr	r3, [r3, #12]
 8000a8a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000a8c:	697b      	ldr	r3, [r7, #20]
 8000a8e:	005b      	lsls	r3, r3, #1
 8000a90:	2203      	movs	r2, #3
 8000a92:	409a      	lsls	r2, r3
 8000a94:	0013      	movs	r3, r2
 8000a96:	43da      	mvns	r2, r3
 8000a98:	693b      	ldr	r3, [r7, #16]
 8000a9a:	4013      	ands	r3, r2
 8000a9c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	689a      	ldr	r2, [r3, #8]
 8000aa2:	697b      	ldr	r3, [r7, #20]
 8000aa4:	005b      	lsls	r3, r3, #1
 8000aa6:	409a      	lsls	r2, r3
 8000aa8:	0013      	movs	r3, r2
 8000aaa:	693a      	ldr	r2, [r7, #16]
 8000aac:	4313      	orrs	r3, r2
 8000aae:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	693a      	ldr	r2, [r7, #16]
 8000ab4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685a      	ldr	r2, [r3, #4]
 8000aba:	2380      	movs	r3, #128	; 0x80
 8000abc:	055b      	lsls	r3, r3, #21
 8000abe:	4013      	ands	r3, r2
 8000ac0:	d100      	bne.n	8000ac4 <HAL_GPIO_Init+0x174>
 8000ac2:	e09a      	b.n	8000bfa <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ac4:	4b54      	ldr	r3, [pc, #336]	; (8000c18 <HAL_GPIO_Init+0x2c8>)
 8000ac6:	699a      	ldr	r2, [r3, #24]
 8000ac8:	4b53      	ldr	r3, [pc, #332]	; (8000c18 <HAL_GPIO_Init+0x2c8>)
 8000aca:	2101      	movs	r1, #1
 8000acc:	430a      	orrs	r2, r1
 8000ace:	619a      	str	r2, [r3, #24]
 8000ad0:	4b51      	ldr	r3, [pc, #324]	; (8000c18 <HAL_GPIO_Init+0x2c8>)
 8000ad2:	699b      	ldr	r3, [r3, #24]
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	4013      	ands	r3, r2
 8000ad8:	60bb      	str	r3, [r7, #8]
 8000ada:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000adc:	4a4f      	ldr	r2, [pc, #316]	; (8000c1c <HAL_GPIO_Init+0x2cc>)
 8000ade:	697b      	ldr	r3, [r7, #20]
 8000ae0:	089b      	lsrs	r3, r3, #2
 8000ae2:	3302      	adds	r3, #2
 8000ae4:	009b      	lsls	r3, r3, #2
 8000ae6:	589b      	ldr	r3, [r3, r2]
 8000ae8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000aea:	697b      	ldr	r3, [r7, #20]
 8000aec:	2203      	movs	r2, #3
 8000aee:	4013      	ands	r3, r2
 8000af0:	009b      	lsls	r3, r3, #2
 8000af2:	220f      	movs	r2, #15
 8000af4:	409a      	lsls	r2, r3
 8000af6:	0013      	movs	r3, r2
 8000af8:	43da      	mvns	r2, r3
 8000afa:	693b      	ldr	r3, [r7, #16]
 8000afc:	4013      	ands	r3, r2
 8000afe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000b00:	687a      	ldr	r2, [r7, #4]
 8000b02:	2390      	movs	r3, #144	; 0x90
 8000b04:	05db      	lsls	r3, r3, #23
 8000b06:	429a      	cmp	r2, r3
 8000b08:	d013      	beq.n	8000b32 <HAL_GPIO_Init+0x1e2>
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	4a44      	ldr	r2, [pc, #272]	; (8000c20 <HAL_GPIO_Init+0x2d0>)
 8000b0e:	4293      	cmp	r3, r2
 8000b10:	d00d      	beq.n	8000b2e <HAL_GPIO_Init+0x1de>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	4a43      	ldr	r2, [pc, #268]	; (8000c24 <HAL_GPIO_Init+0x2d4>)
 8000b16:	4293      	cmp	r3, r2
 8000b18:	d007      	beq.n	8000b2a <HAL_GPIO_Init+0x1da>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	4a42      	ldr	r2, [pc, #264]	; (8000c28 <HAL_GPIO_Init+0x2d8>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d101      	bne.n	8000b26 <HAL_GPIO_Init+0x1d6>
 8000b22:	2303      	movs	r3, #3
 8000b24:	e006      	b.n	8000b34 <HAL_GPIO_Init+0x1e4>
 8000b26:	2305      	movs	r3, #5
 8000b28:	e004      	b.n	8000b34 <HAL_GPIO_Init+0x1e4>
 8000b2a:	2302      	movs	r3, #2
 8000b2c:	e002      	b.n	8000b34 <HAL_GPIO_Init+0x1e4>
 8000b2e:	2301      	movs	r3, #1
 8000b30:	e000      	b.n	8000b34 <HAL_GPIO_Init+0x1e4>
 8000b32:	2300      	movs	r3, #0
 8000b34:	697a      	ldr	r2, [r7, #20]
 8000b36:	2103      	movs	r1, #3
 8000b38:	400a      	ands	r2, r1
 8000b3a:	0092      	lsls	r2, r2, #2
 8000b3c:	4093      	lsls	r3, r2
 8000b3e:	693a      	ldr	r2, [r7, #16]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000b44:	4935      	ldr	r1, [pc, #212]	; (8000c1c <HAL_GPIO_Init+0x2cc>)
 8000b46:	697b      	ldr	r3, [r7, #20]
 8000b48:	089b      	lsrs	r3, r3, #2
 8000b4a:	3302      	adds	r3, #2
 8000b4c:	009b      	lsls	r3, r3, #2
 8000b4e:	693a      	ldr	r2, [r7, #16]
 8000b50:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000b52:	4b36      	ldr	r3, [pc, #216]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	43da      	mvns	r2, r3
 8000b5c:	693b      	ldr	r3, [r7, #16]
 8000b5e:	4013      	ands	r3, r2
 8000b60:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	685a      	ldr	r2, [r3, #4]
 8000b66:	2380      	movs	r3, #128	; 0x80
 8000b68:	025b      	lsls	r3, r3, #9
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	d003      	beq.n	8000b76 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	68fb      	ldr	r3, [r7, #12]
 8000b72:	4313      	orrs	r3, r2
 8000b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000b76:	4b2d      	ldr	r3, [pc, #180]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000b78:	693a      	ldr	r2, [r7, #16]
 8000b7a:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000b7c:	4b2b      	ldr	r3, [pc, #172]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000b82:	68fb      	ldr	r3, [r7, #12]
 8000b84:	43da      	mvns	r2, r3
 8000b86:	693b      	ldr	r3, [r7, #16]
 8000b88:	4013      	ands	r3, r2
 8000b8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	685a      	ldr	r2, [r3, #4]
 8000b90:	2380      	movs	r3, #128	; 0x80
 8000b92:	029b      	lsls	r3, r3, #10
 8000b94:	4013      	ands	r3, r2
 8000b96:	d003      	beq.n	8000ba0 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8000b98:	693a      	ldr	r2, [r7, #16]
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ba0:	4b22      	ldr	r3, [pc, #136]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000ba6:	4b21      	ldr	r3, [pc, #132]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000ba8:	689b      	ldr	r3, [r3, #8]
 8000baa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bac:	68fb      	ldr	r3, [r7, #12]
 8000bae:	43da      	mvns	r2, r3
 8000bb0:	693b      	ldr	r3, [r7, #16]
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bb6:	683b      	ldr	r3, [r7, #0]
 8000bb8:	685a      	ldr	r2, [r3, #4]
 8000bba:	2380      	movs	r3, #128	; 0x80
 8000bbc:	035b      	lsls	r3, r3, #13
 8000bbe:	4013      	ands	r3, r2
 8000bc0:	d003      	beq.n	8000bca <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8000bc2:	693a      	ldr	r2, [r7, #16]
 8000bc4:	68fb      	ldr	r3, [r7, #12]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000bca:	4b18      	ldr	r3, [pc, #96]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000bcc:	693a      	ldr	r2, [r7, #16]
 8000bce:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000bd0:	4b16      	ldr	r3, [pc, #88]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000bd2:	68db      	ldr	r3, [r3, #12]
 8000bd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000bd6:	68fb      	ldr	r3, [r7, #12]
 8000bd8:	43da      	mvns	r2, r3
 8000bda:	693b      	ldr	r3, [r7, #16]
 8000bdc:	4013      	ands	r3, r2
 8000bde:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000be0:	683b      	ldr	r3, [r7, #0]
 8000be2:	685a      	ldr	r2, [r3, #4]
 8000be4:	2380      	movs	r3, #128	; 0x80
 8000be6:	039b      	lsls	r3, r3, #14
 8000be8:	4013      	ands	r3, r2
 8000bea:	d003      	beq.n	8000bf4 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8000bec:	693a      	ldr	r2, [r7, #16]
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000bf4:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <HAL_GPIO_Init+0x2dc>)
 8000bf6:	693a      	ldr	r2, [r7, #16]
 8000bf8:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000bfa:	697b      	ldr	r3, [r7, #20]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c00:	683b      	ldr	r3, [r7, #0]
 8000c02:	681a      	ldr	r2, [r3, #0]
 8000c04:	697b      	ldr	r3, [r7, #20]
 8000c06:	40da      	lsrs	r2, r3
 8000c08:	1e13      	subs	r3, r2, #0
 8000c0a:	d000      	beq.n	8000c0e <HAL_GPIO_Init+0x2be>
 8000c0c:	e6a8      	b.n	8000960 <HAL_GPIO_Init+0x10>
  } 
}
 8000c0e:	46c0      	nop			; (mov r8, r8)
 8000c10:	46bd      	mov	sp, r7
 8000c12:	b006      	add	sp, #24
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	46c0      	nop			; (mov r8, r8)
 8000c18:	40021000 	.word	0x40021000
 8000c1c:	40010000 	.word	0x40010000
 8000c20:	48000400 	.word	0x48000400
 8000c24:	48000800 	.word	0x48000800
 8000c28:	48000c00 	.word	0x48000c00
 8000c2c:	40010400 	.word	0x40010400

08000c30 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	000a      	movs	r2, r1
 8000c3a:	1cbb      	adds	r3, r7, #2
 8000c3c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000c3e:	687b      	ldr	r3, [r7, #4]
 8000c40:	691b      	ldr	r3, [r3, #16]
 8000c42:	1cba      	adds	r2, r7, #2
 8000c44:	8812      	ldrh	r2, [r2, #0]
 8000c46:	4013      	ands	r3, r2
 8000c48:	d004      	beq.n	8000c54 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8000c4a:	230f      	movs	r3, #15
 8000c4c:	18fb      	adds	r3, r7, r3
 8000c4e:	2201      	movs	r2, #1
 8000c50:	701a      	strb	r2, [r3, #0]
 8000c52:	e003      	b.n	8000c5c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8000c54:	230f      	movs	r3, #15
 8000c56:	18fb      	adds	r3, r7, r3
 8000c58:	2200      	movs	r2, #0
 8000c5a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8000c5c:	230f      	movs	r3, #15
 8000c5e:	18fb      	adds	r3, r7, r3
 8000c60:	781b      	ldrb	r3, [r3, #0]
  }
 8000c62:	0018      	movs	r0, r3
 8000c64:	46bd      	mov	sp, r7
 8000c66:	b004      	add	sp, #16
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
 8000c72:	0008      	movs	r0, r1
 8000c74:	0011      	movs	r1, r2
 8000c76:	1cbb      	adds	r3, r7, #2
 8000c78:	1c02      	adds	r2, r0, #0
 8000c7a:	801a      	strh	r2, [r3, #0]
 8000c7c:	1c7b      	adds	r3, r7, #1
 8000c7e:	1c0a      	adds	r2, r1, #0
 8000c80:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000c82:	1c7b      	adds	r3, r7, #1
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d004      	beq.n	8000c94 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000c8a:	1cbb      	adds	r3, r7, #2
 8000c8c:	881a      	ldrh	r2, [r3, #0]
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000c92:	e003      	b.n	8000c9c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000c94:	1cbb      	adds	r3, r7, #2
 8000c96:	881a      	ldrh	r2, [r3, #0]
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000c9c:	46c0      	nop			; (mov r8, r8)
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	b002      	add	sp, #8
 8000ca2:	bd80      	pop	{r7, pc}

08000ca4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
 8000cac:	000a      	movs	r2, r1
 8000cae:	1cbb      	adds	r3, r7, #2
 8000cb0:	801a      	strh	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	695b      	ldr	r3, [r3, #20]
 8000cb6:	1cba      	adds	r2, r7, #2
 8000cb8:	8812      	ldrh	r2, [r2, #0]
 8000cba:	4013      	ands	r3, r2
 8000cbc:	d005      	beq.n	8000cca <HAL_GPIO_TogglePin+0x26>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8000cbe:	1cbb      	adds	r3, r7, #2
 8000cc0:	881b      	ldrh	r3, [r3, #0]
 8000cc2:	041a      	lsls	r2, r3, #16
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8000cc8:	e003      	b.n	8000cd2 <HAL_GPIO_TogglePin+0x2e>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000cca:	1cbb      	adds	r3, r7, #2
 8000ccc:	881a      	ldrh	r2, [r3, #0]
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	619a      	str	r2, [r3, #24]
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
	...

08000cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	0002      	movs	r2, r0
 8000ce4:	1dbb      	adds	r3, r7, #6
 8000ce6:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000ce8:	4b09      	ldr	r3, [pc, #36]	; (8000d10 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000cea:	695b      	ldr	r3, [r3, #20]
 8000cec:	1dba      	adds	r2, r7, #6
 8000cee:	8812      	ldrh	r2, [r2, #0]
 8000cf0:	4013      	ands	r3, r2
 8000cf2:	d008      	beq.n	8000d06 <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000cf4:	4b06      	ldr	r3, [pc, #24]	; (8000d10 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8000cf6:	1dba      	adds	r2, r7, #6
 8000cf8:	8812      	ldrh	r2, [r2, #0]
 8000cfa:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000cfc:	1dbb      	adds	r3, r7, #6
 8000cfe:	881b      	ldrh	r3, [r3, #0]
 8000d00:	0018      	movs	r0, r3
 8000d02:	f7ff fb9b 	bl	800043c <HAL_GPIO_EXTI_Callback>
  }
}
 8000d06:	46c0      	nop			; (mov r8, r8)
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	b002      	add	sp, #8
 8000d0c:	bd80      	pop	{r7, pc}
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	40010400 	.word	0x40010400

08000d14 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b088      	sub	sp, #32
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d101      	bne.n	8000d26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	e303      	b.n	800132e <HAL_RCC_OscConfig+0x61a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	4013      	ands	r3, r2
 8000d2e:	d100      	bne.n	8000d32 <HAL_RCC_OscConfig+0x1e>
 8000d30:	e08d      	b.n	8000e4e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000d32:	4bc4      	ldr	r3, [pc, #784]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d34:	685b      	ldr	r3, [r3, #4]
 8000d36:	220c      	movs	r2, #12
 8000d38:	4013      	ands	r3, r2
 8000d3a:	2b04      	cmp	r3, #4
 8000d3c:	d00e      	beq.n	8000d5c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d3e:	4bc1      	ldr	r3, [pc, #772]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	220c      	movs	r2, #12
 8000d44:	4013      	ands	r3, r2
 8000d46:	2b08      	cmp	r3, #8
 8000d48:	d116      	bne.n	8000d78 <HAL_RCC_OscConfig+0x64>
 8000d4a:	4bbe      	ldr	r3, [pc, #760]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d4c:	685a      	ldr	r2, [r3, #4]
 8000d4e:	2380      	movs	r3, #128	; 0x80
 8000d50:	025b      	lsls	r3, r3, #9
 8000d52:	401a      	ands	r2, r3
 8000d54:	2380      	movs	r3, #128	; 0x80
 8000d56:	025b      	lsls	r3, r3, #9
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d10d      	bne.n	8000d78 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d5c:	4bb9      	ldr	r3, [pc, #740]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d5e:	681a      	ldr	r2, [r3, #0]
 8000d60:	2380      	movs	r3, #128	; 0x80
 8000d62:	029b      	lsls	r3, r3, #10
 8000d64:	4013      	ands	r3, r2
 8000d66:	d100      	bne.n	8000d6a <HAL_RCC_OscConfig+0x56>
 8000d68:	e070      	b.n	8000e4c <HAL_RCC_OscConfig+0x138>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	685b      	ldr	r3, [r3, #4]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d000      	beq.n	8000d74 <HAL_RCC_OscConfig+0x60>
 8000d72:	e06b      	b.n	8000e4c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8000d74:	2301      	movs	r3, #1
 8000d76:	e2da      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	685b      	ldr	r3, [r3, #4]
 8000d7c:	2b01      	cmp	r3, #1
 8000d7e:	d107      	bne.n	8000d90 <HAL_RCC_OscConfig+0x7c>
 8000d80:	4bb0      	ldr	r3, [pc, #704]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d82:	681a      	ldr	r2, [r3, #0]
 8000d84:	4baf      	ldr	r3, [pc, #700]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d86:	2180      	movs	r1, #128	; 0x80
 8000d88:	0249      	lsls	r1, r1, #9
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	e02f      	b.n	8000df0 <HAL_RCC_OscConfig+0xdc>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d10c      	bne.n	8000db2 <HAL_RCC_OscConfig+0x9e>
 8000d98:	4baa      	ldr	r3, [pc, #680]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d9a:	681a      	ldr	r2, [r3, #0]
 8000d9c:	4ba9      	ldr	r3, [pc, #676]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000d9e:	49aa      	ldr	r1, [pc, #680]	; (8001048 <HAL_RCC_OscConfig+0x334>)
 8000da0:	400a      	ands	r2, r1
 8000da2:	601a      	str	r2, [r3, #0]
 8000da4:	4ba7      	ldr	r3, [pc, #668]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000da6:	681a      	ldr	r2, [r3, #0]
 8000da8:	4ba6      	ldr	r3, [pc, #664]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000daa:	49a8      	ldr	r1, [pc, #672]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dac:	400a      	ands	r2, r1
 8000dae:	601a      	str	r2, [r3, #0]
 8000db0:	e01e      	b.n	8000df0 <HAL_RCC_OscConfig+0xdc>
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2b05      	cmp	r3, #5
 8000db8:	d10e      	bne.n	8000dd8 <HAL_RCC_OscConfig+0xc4>
 8000dba:	4ba2      	ldr	r3, [pc, #648]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dbc:	681a      	ldr	r2, [r3, #0]
 8000dbe:	4ba1      	ldr	r3, [pc, #644]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	02c9      	lsls	r1, r1, #11
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	601a      	str	r2, [r3, #0]
 8000dc8:	4b9e      	ldr	r3, [pc, #632]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dca:	681a      	ldr	r2, [r3, #0]
 8000dcc:	4b9d      	ldr	r3, [pc, #628]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dce:	2180      	movs	r1, #128	; 0x80
 8000dd0:	0249      	lsls	r1, r1, #9
 8000dd2:	430a      	orrs	r2, r1
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	e00b      	b.n	8000df0 <HAL_RCC_OscConfig+0xdc>
 8000dd8:	4b9a      	ldr	r3, [pc, #616]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dda:	681a      	ldr	r2, [r3, #0]
 8000ddc:	4b99      	ldr	r3, [pc, #612]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dde:	499a      	ldr	r1, [pc, #616]	; (8001048 <HAL_RCC_OscConfig+0x334>)
 8000de0:	400a      	ands	r2, r1
 8000de2:	601a      	str	r2, [r3, #0]
 8000de4:	4b97      	ldr	r3, [pc, #604]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000de6:	681a      	ldr	r2, [r3, #0]
 8000de8:	4b96      	ldr	r3, [pc, #600]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000dea:	4998      	ldr	r1, [pc, #608]	; (800104c <HAL_RCC_OscConfig+0x338>)
 8000dec:	400a      	ands	r2, r1
 8000dee:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	685b      	ldr	r3, [r3, #4]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d014      	beq.n	8000e22 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000df8:	f7ff fca0 	bl	800073c <HAL_GetTick>
 8000dfc:	0003      	movs	r3, r0
 8000dfe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e00:	e008      	b.n	8000e14 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e02:	f7ff fc9b 	bl	800073c <HAL_GetTick>
 8000e06:	0002      	movs	r2, r0
 8000e08:	69bb      	ldr	r3, [r7, #24]
 8000e0a:	1ad3      	subs	r3, r2, r3
 8000e0c:	2b64      	cmp	r3, #100	; 0x64
 8000e0e:	d901      	bls.n	8000e14 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8000e10:	2303      	movs	r3, #3
 8000e12:	e28c      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e14:	4b8b      	ldr	r3, [pc, #556]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	2380      	movs	r3, #128	; 0x80
 8000e1a:	029b      	lsls	r3, r3, #10
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d0f0      	beq.n	8000e02 <HAL_RCC_OscConfig+0xee>
 8000e20:	e015      	b.n	8000e4e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e22:	f7ff fc8b 	bl	800073c <HAL_GetTick>
 8000e26:	0003      	movs	r3, r0
 8000e28:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e2a:	e008      	b.n	8000e3e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e2c:	f7ff fc86 	bl	800073c <HAL_GetTick>
 8000e30:	0002      	movs	r2, r0
 8000e32:	69bb      	ldr	r3, [r7, #24]
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	2b64      	cmp	r3, #100	; 0x64
 8000e38:	d901      	bls.n	8000e3e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 8000e3a:	2303      	movs	r3, #3
 8000e3c:	e277      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e3e:	4b81      	ldr	r3, [pc, #516]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e40:	681a      	ldr	r2, [r3, #0]
 8000e42:	2380      	movs	r3, #128	; 0x80
 8000e44:	029b      	lsls	r3, r3, #10
 8000e46:	4013      	ands	r3, r2
 8000e48:	d1f0      	bne.n	8000e2c <HAL_RCC_OscConfig+0x118>
 8000e4a:	e000      	b.n	8000e4e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e4c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	2202      	movs	r2, #2
 8000e54:	4013      	ands	r3, r2
 8000e56:	d100      	bne.n	8000e5a <HAL_RCC_OscConfig+0x146>
 8000e58:	e069      	b.n	8000f2e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000e5a:	4b7a      	ldr	r3, [pc, #488]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e5c:	685b      	ldr	r3, [r3, #4]
 8000e5e:	220c      	movs	r2, #12
 8000e60:	4013      	ands	r3, r2
 8000e62:	d00b      	beq.n	8000e7c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000e64:	4b77      	ldr	r3, [pc, #476]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	220c      	movs	r2, #12
 8000e6a:	4013      	ands	r3, r2
 8000e6c:	2b08      	cmp	r3, #8
 8000e6e:	d11c      	bne.n	8000eaa <HAL_RCC_OscConfig+0x196>
 8000e70:	4b74      	ldr	r3, [pc, #464]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e72:	685a      	ldr	r2, [r3, #4]
 8000e74:	2380      	movs	r3, #128	; 0x80
 8000e76:	025b      	lsls	r3, r3, #9
 8000e78:	4013      	ands	r3, r2
 8000e7a:	d116      	bne.n	8000eaa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e7c:	4b71      	ldr	r3, [pc, #452]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2202      	movs	r2, #2
 8000e82:	4013      	ands	r3, r2
 8000e84:	d005      	beq.n	8000e92 <HAL_RCC_OscConfig+0x17e>
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	68db      	ldr	r3, [r3, #12]
 8000e8a:	2b01      	cmp	r3, #1
 8000e8c:	d001      	beq.n	8000e92 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	e24d      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e92:	4b6c      	ldr	r3, [pc, #432]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	22f8      	movs	r2, #248	; 0xf8
 8000e98:	4393      	bics	r3, r2
 8000e9a:	0019      	movs	r1, r3
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	691b      	ldr	r3, [r3, #16]
 8000ea0:	00da      	lsls	r2, r3, #3
 8000ea2:	4b68      	ldr	r3, [pc, #416]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000ea4:	430a      	orrs	r2, r1
 8000ea6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000ea8:	e041      	b.n	8000f2e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d024      	beq.n	8000efc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000eb2:	4b64      	ldr	r3, [pc, #400]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000eb4:	681a      	ldr	r2, [r3, #0]
 8000eb6:	4b63      	ldr	r3, [pc, #396]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000eb8:	2101      	movs	r1, #1
 8000eba:	430a      	orrs	r2, r1
 8000ebc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ebe:	f7ff fc3d 	bl	800073c <HAL_GetTick>
 8000ec2:	0003      	movs	r3, r0
 8000ec4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ec6:	e008      	b.n	8000eda <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000ec8:	f7ff fc38 	bl	800073c <HAL_GetTick>
 8000ecc:	0002      	movs	r2, r0
 8000ece:	69bb      	ldr	r3, [r7, #24]
 8000ed0:	1ad3      	subs	r3, r2, r3
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d901      	bls.n	8000eda <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 8000ed6:	2303      	movs	r3, #3
 8000ed8:	e229      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eda:	4b5a      	ldr	r3, [pc, #360]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2202      	movs	r2, #2
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	d0f1      	beq.n	8000ec8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ee4:	4b57      	ldr	r3, [pc, #348]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	22f8      	movs	r2, #248	; 0xf8
 8000eea:	4393      	bics	r3, r2
 8000eec:	0019      	movs	r1, r3
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	691b      	ldr	r3, [r3, #16]
 8000ef2:	00da      	lsls	r2, r3, #3
 8000ef4:	4b53      	ldr	r3, [pc, #332]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000ef6:	430a      	orrs	r2, r1
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	e018      	b.n	8000f2e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000efc:	4b51      	ldr	r3, [pc, #324]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000efe:	681a      	ldr	r2, [r3, #0]
 8000f00:	4b50      	ldr	r3, [pc, #320]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f02:	2101      	movs	r1, #1
 8000f04:	438a      	bics	r2, r1
 8000f06:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f08:	f7ff fc18 	bl	800073c <HAL_GetTick>
 8000f0c:	0003      	movs	r3, r0
 8000f0e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f10:	e008      	b.n	8000f24 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000f12:	f7ff fc13 	bl	800073c <HAL_GetTick>
 8000f16:	0002      	movs	r2, r0
 8000f18:	69bb      	ldr	r3, [r7, #24]
 8000f1a:	1ad3      	subs	r3, r2, r3
 8000f1c:	2b02      	cmp	r3, #2
 8000f1e:	d901      	bls.n	8000f24 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8000f20:	2303      	movs	r3, #3
 8000f22:	e204      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000f24:	4b47      	ldr	r3, [pc, #284]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	2202      	movs	r2, #2
 8000f2a:	4013      	ands	r3, r2
 8000f2c:	d1f1      	bne.n	8000f12 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	2208      	movs	r2, #8
 8000f34:	4013      	ands	r3, r2
 8000f36:	d036      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	69db      	ldr	r3, [r3, #28]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d019      	beq.n	8000f74 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f40:	4b40      	ldr	r3, [pc, #256]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f42:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f44:	4b3f      	ldr	r3, [pc, #252]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f46:	2101      	movs	r1, #1
 8000f48:	430a      	orrs	r2, r1
 8000f4a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f4c:	f7ff fbf6 	bl	800073c <HAL_GetTick>
 8000f50:	0003      	movs	r3, r0
 8000f52:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f54:	e008      	b.n	8000f68 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f56:	f7ff fbf1 	bl	800073c <HAL_GetTick>
 8000f5a:	0002      	movs	r2, r0
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	1ad3      	subs	r3, r2, r3
 8000f60:	2b02      	cmp	r3, #2
 8000f62:	d901      	bls.n	8000f68 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8000f64:	2303      	movs	r3, #3
 8000f66:	e1e2      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f68:	4b36      	ldr	r3, [pc, #216]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	4013      	ands	r3, r2
 8000f70:	d0f1      	beq.n	8000f56 <HAL_RCC_OscConfig+0x242>
 8000f72:	e018      	b.n	8000fa6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f74:	4b33      	ldr	r3, [pc, #204]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f76:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f78:	4b32      	ldr	r3, [pc, #200]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f7a:	2101      	movs	r1, #1
 8000f7c:	438a      	bics	r2, r1
 8000f7e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f80:	f7ff fbdc 	bl	800073c <HAL_GetTick>
 8000f84:	0003      	movs	r3, r0
 8000f86:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f88:	e008      	b.n	8000f9c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000f8a:	f7ff fbd7 	bl	800073c <HAL_GetTick>
 8000f8e:	0002      	movs	r2, r0
 8000f90:	69bb      	ldr	r3, [r7, #24]
 8000f92:	1ad3      	subs	r3, r2, r3
 8000f94:	2b02      	cmp	r3, #2
 8000f96:	d901      	bls.n	8000f9c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e1c8      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f9c:	4b29      	ldr	r3, [pc, #164]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000f9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fa0:	2202      	movs	r2, #2
 8000fa2:	4013      	ands	r3, r2
 8000fa4:	d1f1      	bne.n	8000f8a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	2204      	movs	r2, #4
 8000fac:	4013      	ands	r3, r2
 8000fae:	d100      	bne.n	8000fb2 <HAL_RCC_OscConfig+0x29e>
 8000fb0:	e0b6      	b.n	8001120 <HAL_RCC_OscConfig+0x40c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000fb2:	231f      	movs	r3, #31
 8000fb4:	18fb      	adds	r3, r7, r3
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000fba:	4b22      	ldr	r3, [pc, #136]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000fbc:	69da      	ldr	r2, [r3, #28]
 8000fbe:	2380      	movs	r3, #128	; 0x80
 8000fc0:	055b      	lsls	r3, r3, #21
 8000fc2:	4013      	ands	r3, r2
 8000fc4:	d111      	bne.n	8000fea <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000fc6:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000fc8:	69da      	ldr	r2, [r3, #28]
 8000fca:	4b1e      	ldr	r3, [pc, #120]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000fcc:	2180      	movs	r1, #128	; 0x80
 8000fce:	0549      	lsls	r1, r1, #21
 8000fd0:	430a      	orrs	r2, r1
 8000fd2:	61da      	str	r2, [r3, #28]
 8000fd4:	4b1b      	ldr	r3, [pc, #108]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8000fd6:	69da      	ldr	r2, [r3, #28]
 8000fd8:	2380      	movs	r3, #128	; 0x80
 8000fda:	055b      	lsls	r3, r3, #21
 8000fdc:	4013      	ands	r3, r2
 8000fde:	60fb      	str	r3, [r7, #12]
 8000fe0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8000fe2:	231f      	movs	r3, #31
 8000fe4:	18fb      	adds	r3, r7, r3
 8000fe6:	2201      	movs	r2, #1
 8000fe8:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fea:	4b19      	ldr	r3, [pc, #100]	; (8001050 <HAL_RCC_OscConfig+0x33c>)
 8000fec:	681a      	ldr	r2, [r3, #0]
 8000fee:	2380      	movs	r3, #128	; 0x80
 8000ff0:	005b      	lsls	r3, r3, #1
 8000ff2:	4013      	ands	r3, r2
 8000ff4:	d11a      	bne.n	800102c <HAL_RCC_OscConfig+0x318>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ff6:	4b16      	ldr	r3, [pc, #88]	; (8001050 <HAL_RCC_OscConfig+0x33c>)
 8000ff8:	681a      	ldr	r2, [r3, #0]
 8000ffa:	4b15      	ldr	r3, [pc, #84]	; (8001050 <HAL_RCC_OscConfig+0x33c>)
 8000ffc:	2180      	movs	r1, #128	; 0x80
 8000ffe:	0049      	lsls	r1, r1, #1
 8001000:	430a      	orrs	r2, r1
 8001002:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001004:	f7ff fb9a 	bl	800073c <HAL_GetTick>
 8001008:	0003      	movs	r3, r0
 800100a:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x30c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800100e:	f7ff fb95 	bl	800073c <HAL_GetTick>
 8001012:	0002      	movs	r2, r0
 8001014:	69bb      	ldr	r3, [r7, #24]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b64      	cmp	r3, #100	; 0x64
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x30c>
        {
          return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e186      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001020:	4b0b      	ldr	r3, [pc, #44]	; (8001050 <HAL_RCC_OscConfig+0x33c>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	2380      	movs	r3, #128	; 0x80
 8001026:	005b      	lsls	r3, r3, #1
 8001028:	4013      	ands	r3, r2
 800102a:	d0f0      	beq.n	800100e <HAL_RCC_OscConfig+0x2fa>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	2b01      	cmp	r3, #1
 8001032:	d10f      	bne.n	8001054 <HAL_RCC_OscConfig+0x340>
 8001034:	4b03      	ldr	r3, [pc, #12]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 8001036:	6a1a      	ldr	r2, [r3, #32]
 8001038:	4b02      	ldr	r3, [pc, #8]	; (8001044 <HAL_RCC_OscConfig+0x330>)
 800103a:	2101      	movs	r1, #1
 800103c:	430a      	orrs	r2, r1
 800103e:	621a      	str	r2, [r3, #32]
 8001040:	e036      	b.n	80010b0 <HAL_RCC_OscConfig+0x39c>
 8001042:	46c0      	nop			; (mov r8, r8)
 8001044:	40021000 	.word	0x40021000
 8001048:	fffeffff 	.word	0xfffeffff
 800104c:	fffbffff 	.word	0xfffbffff
 8001050:	40007000 	.word	0x40007000
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d10c      	bne.n	8001076 <HAL_RCC_OscConfig+0x362>
 800105c:	4bb6      	ldr	r3, [pc, #728]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800105e:	6a1a      	ldr	r2, [r3, #32]
 8001060:	4bb5      	ldr	r3, [pc, #724]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001062:	2101      	movs	r1, #1
 8001064:	438a      	bics	r2, r1
 8001066:	621a      	str	r2, [r3, #32]
 8001068:	4bb3      	ldr	r3, [pc, #716]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800106a:	6a1a      	ldr	r2, [r3, #32]
 800106c:	4bb2      	ldr	r3, [pc, #712]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800106e:	2104      	movs	r1, #4
 8001070:	438a      	bics	r2, r1
 8001072:	621a      	str	r2, [r3, #32]
 8001074:	e01c      	b.n	80010b0 <HAL_RCC_OscConfig+0x39c>
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	689b      	ldr	r3, [r3, #8]
 800107a:	2b05      	cmp	r3, #5
 800107c:	d10c      	bne.n	8001098 <HAL_RCC_OscConfig+0x384>
 800107e:	4bae      	ldr	r3, [pc, #696]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001080:	6a1a      	ldr	r2, [r3, #32]
 8001082:	4bad      	ldr	r3, [pc, #692]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001084:	2104      	movs	r1, #4
 8001086:	430a      	orrs	r2, r1
 8001088:	621a      	str	r2, [r3, #32]
 800108a:	4bab      	ldr	r3, [pc, #684]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800108c:	6a1a      	ldr	r2, [r3, #32]
 800108e:	4baa      	ldr	r3, [pc, #680]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001090:	2101      	movs	r1, #1
 8001092:	430a      	orrs	r2, r1
 8001094:	621a      	str	r2, [r3, #32]
 8001096:	e00b      	b.n	80010b0 <HAL_RCC_OscConfig+0x39c>
 8001098:	4ba7      	ldr	r3, [pc, #668]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800109a:	6a1a      	ldr	r2, [r3, #32]
 800109c:	4ba6      	ldr	r3, [pc, #664]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800109e:	2101      	movs	r1, #1
 80010a0:	438a      	bics	r2, r1
 80010a2:	621a      	str	r2, [r3, #32]
 80010a4:	4ba4      	ldr	r3, [pc, #656]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80010a6:	6a1a      	ldr	r2, [r3, #32]
 80010a8:	4ba3      	ldr	r3, [pc, #652]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80010aa:	2104      	movs	r1, #4
 80010ac:	438a      	bics	r2, r1
 80010ae:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	689b      	ldr	r3, [r3, #8]
 80010b4:	2b00      	cmp	r3, #0
 80010b6:	d014      	beq.n	80010e2 <HAL_RCC_OscConfig+0x3ce>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010b8:	f7ff fb40 	bl	800073c <HAL_GetTick>
 80010bc:	0003      	movs	r3, r0
 80010be:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010c0:	e009      	b.n	80010d6 <HAL_RCC_OscConfig+0x3c2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010c2:	f7ff fb3b 	bl	800073c <HAL_GetTick>
 80010c6:	0002      	movs	r2, r0
 80010c8:	69bb      	ldr	r3, [r7, #24]
 80010ca:	1ad3      	subs	r3, r2, r3
 80010cc:	4a9b      	ldr	r2, [pc, #620]	; (800133c <HAL_RCC_OscConfig+0x628>)
 80010ce:	4293      	cmp	r3, r2
 80010d0:	d901      	bls.n	80010d6 <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 80010d2:	2303      	movs	r3, #3
 80010d4:	e12b      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80010d6:	4b98      	ldr	r3, [pc, #608]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80010d8:	6a1b      	ldr	r3, [r3, #32]
 80010da:	2202      	movs	r2, #2
 80010dc:	4013      	ands	r3, r2
 80010de:	d0f0      	beq.n	80010c2 <HAL_RCC_OscConfig+0x3ae>
 80010e0:	e013      	b.n	800110a <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80010e2:	f7ff fb2b 	bl	800073c <HAL_GetTick>
 80010e6:	0003      	movs	r3, r0
 80010e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010ea:	e009      	b.n	8001100 <HAL_RCC_OscConfig+0x3ec>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80010ec:	f7ff fb26 	bl	800073c <HAL_GetTick>
 80010f0:	0002      	movs	r2, r0
 80010f2:	69bb      	ldr	r3, [r7, #24]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	4a91      	ldr	r2, [pc, #580]	; (800133c <HAL_RCC_OscConfig+0x628>)
 80010f8:	4293      	cmp	r3, r2
 80010fa:	d901      	bls.n	8001100 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80010fc:	2303      	movs	r3, #3
 80010fe:	e116      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001100:	4b8d      	ldr	r3, [pc, #564]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001102:	6a1b      	ldr	r3, [r3, #32]
 8001104:	2202      	movs	r2, #2
 8001106:	4013      	ands	r3, r2
 8001108:	d1f0      	bne.n	80010ec <HAL_RCC_OscConfig+0x3d8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800110a:	231f      	movs	r3, #31
 800110c:	18fb      	adds	r3, r7, r3
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	2b01      	cmp	r3, #1
 8001112:	d105      	bne.n	8001120 <HAL_RCC_OscConfig+0x40c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001114:	4b88      	ldr	r3, [pc, #544]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001116:	69da      	ldr	r2, [r3, #28]
 8001118:	4b87      	ldr	r3, [pc, #540]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800111a:	4989      	ldr	r1, [pc, #548]	; (8001340 <HAL_RCC_OscConfig+0x62c>)
 800111c:	400a      	ands	r2, r1
 800111e:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2210      	movs	r2, #16
 8001126:	4013      	ands	r3, r2
 8001128:	d063      	beq.n	80011f2 <HAL_RCC_OscConfig+0x4de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	695b      	ldr	r3, [r3, #20]
 800112e:	2b01      	cmp	r3, #1
 8001130:	d12a      	bne.n	8001188 <HAL_RCC_OscConfig+0x474>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001132:	4b81      	ldr	r3, [pc, #516]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001134:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001136:	4b80      	ldr	r3, [pc, #512]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001138:	2104      	movs	r1, #4
 800113a:	430a      	orrs	r2, r1
 800113c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800113e:	4b7e      	ldr	r3, [pc, #504]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001140:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001142:	4b7d      	ldr	r3, [pc, #500]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001144:	2101      	movs	r1, #1
 8001146:	430a      	orrs	r2, r1
 8001148:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114a:	f7ff faf7 	bl	800073c <HAL_GetTick>
 800114e:	0003      	movs	r3, r0
 8001150:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001152:	e008      	b.n	8001166 <HAL_RCC_OscConfig+0x452>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001154:	f7ff faf2 	bl	800073c <HAL_GetTick>
 8001158:	0002      	movs	r2, r0
 800115a:	69bb      	ldr	r3, [r7, #24]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d901      	bls.n	8001166 <HAL_RCC_OscConfig+0x452>
        {
          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e0e3      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001166:	4b74      	ldr	r3, [pc, #464]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001168:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800116a:	2202      	movs	r2, #2
 800116c:	4013      	ands	r3, r2
 800116e:	d0f1      	beq.n	8001154 <HAL_RCC_OscConfig+0x440>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001170:	4b71      	ldr	r3, [pc, #452]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001174:	22f8      	movs	r2, #248	; 0xf8
 8001176:	4393      	bics	r3, r2
 8001178:	0019      	movs	r1, r3
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	699b      	ldr	r3, [r3, #24]
 800117e:	00da      	lsls	r2, r3, #3
 8001180:	4b6d      	ldr	r3, [pc, #436]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001182:	430a      	orrs	r2, r1
 8001184:	635a      	str	r2, [r3, #52]	; 0x34
 8001186:	e034      	b.n	80011f2 <HAL_RCC_OscConfig+0x4de>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	695b      	ldr	r3, [r3, #20]
 800118c:	3305      	adds	r3, #5
 800118e:	d111      	bne.n	80011b4 <HAL_RCC_OscConfig+0x4a0>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001190:	4b69      	ldr	r3, [pc, #420]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001192:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001194:	4b68      	ldr	r3, [pc, #416]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001196:	2104      	movs	r1, #4
 8001198:	438a      	bics	r2, r1
 800119a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800119c:	4b66      	ldr	r3, [pc, #408]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800119e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011a0:	22f8      	movs	r2, #248	; 0xf8
 80011a2:	4393      	bics	r3, r2
 80011a4:	0019      	movs	r1, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	699b      	ldr	r3, [r3, #24]
 80011aa:	00da      	lsls	r2, r3, #3
 80011ac:	4b62      	ldr	r3, [pc, #392]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011ae:	430a      	orrs	r2, r1
 80011b0:	635a      	str	r2, [r3, #52]	; 0x34
 80011b2:	e01e      	b.n	80011f2 <HAL_RCC_OscConfig+0x4de>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80011b4:	4b60      	ldr	r3, [pc, #384]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011b8:	4b5f      	ldr	r3, [pc, #380]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011ba:	2104      	movs	r1, #4
 80011bc:	430a      	orrs	r2, r1
 80011be:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80011c0:	4b5d      	ldr	r3, [pc, #372]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011c2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80011c4:	4b5c      	ldr	r3, [pc, #368]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011c6:	2101      	movs	r1, #1
 80011c8:	438a      	bics	r2, r1
 80011ca:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011cc:	f7ff fab6 	bl	800073c <HAL_GetTick>
 80011d0:	0003      	movs	r3, r0
 80011d2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011d4:	e008      	b.n	80011e8 <HAL_RCC_OscConfig+0x4d4>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80011d6:	f7ff fab1 	bl	800073c <HAL_GetTick>
 80011da:	0002      	movs	r2, r0
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	d901      	bls.n	80011e8 <HAL_RCC_OscConfig+0x4d4>
        {
          return HAL_TIMEOUT;
 80011e4:	2303      	movs	r3, #3
 80011e6:	e0a2      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80011e8:	4b53      	ldr	r3, [pc, #332]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80011ec:	2202      	movs	r2, #2
 80011ee:	4013      	ands	r3, r2
 80011f0:	d1f1      	bne.n	80011d6 <HAL_RCC_OscConfig+0x4c2>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	6a1b      	ldr	r3, [r3, #32]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d100      	bne.n	80011fc <HAL_RCC_OscConfig+0x4e8>
 80011fa:	e097      	b.n	800132c <HAL_RCC_OscConfig+0x618>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80011fc:	4b4e      	ldr	r3, [pc, #312]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	220c      	movs	r2, #12
 8001202:	4013      	ands	r3, r2
 8001204:	2b08      	cmp	r3, #8
 8001206:	d100      	bne.n	800120a <HAL_RCC_OscConfig+0x4f6>
 8001208:	e06b      	b.n	80012e2 <HAL_RCC_OscConfig+0x5ce>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	6a1b      	ldr	r3, [r3, #32]
 800120e:	2b02      	cmp	r3, #2
 8001210:	d14c      	bne.n	80012ac <HAL_RCC_OscConfig+0x598>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001212:	4b49      	ldr	r3, [pc, #292]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001214:	681a      	ldr	r2, [r3, #0]
 8001216:	4b48      	ldr	r3, [pc, #288]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001218:	494a      	ldr	r1, [pc, #296]	; (8001344 <HAL_RCC_OscConfig+0x630>)
 800121a:	400a      	ands	r2, r1
 800121c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800121e:	f7ff fa8d 	bl	800073c <HAL_GetTick>
 8001222:	0003      	movs	r3, r0
 8001224:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001226:	e008      	b.n	800123a <HAL_RCC_OscConfig+0x526>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001228:	f7ff fa88 	bl	800073c <HAL_GetTick>
 800122c:	0002      	movs	r2, r0
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	1ad3      	subs	r3, r2, r3
 8001232:	2b02      	cmp	r3, #2
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0x526>
          {
            return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e079      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800123a:	4b3f      	ldr	r3, [pc, #252]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800123c:	681a      	ldr	r2, [r3, #0]
 800123e:	2380      	movs	r3, #128	; 0x80
 8001240:	049b      	lsls	r3, r3, #18
 8001242:	4013      	ands	r3, r2
 8001244:	d1f0      	bne.n	8001228 <HAL_RCC_OscConfig+0x514>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001246:	4b3c      	ldr	r3, [pc, #240]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800124a:	220f      	movs	r2, #15
 800124c:	4393      	bics	r3, r2
 800124e:	0019      	movs	r1, r3
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001254:	4b38      	ldr	r3, [pc, #224]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001256:	430a      	orrs	r2, r1
 8001258:	62da      	str	r2, [r3, #44]	; 0x2c
 800125a:	4b37      	ldr	r3, [pc, #220]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	4a3a      	ldr	r2, [pc, #232]	; (8001348 <HAL_RCC_OscConfig+0x634>)
 8001260:	4013      	ands	r3, r2
 8001262:	0019      	movs	r1, r3
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800126c:	431a      	orrs	r2, r3
 800126e:	4b32      	ldr	r3, [pc, #200]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001270:	430a      	orrs	r2, r1
 8001272:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001274:	4b30      	ldr	r3, [pc, #192]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4b2f      	ldr	r3, [pc, #188]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 800127a:	2180      	movs	r1, #128	; 0x80
 800127c:	0449      	lsls	r1, r1, #17
 800127e:	430a      	orrs	r2, r1
 8001280:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001282:	f7ff fa5b 	bl	800073c <HAL_GetTick>
 8001286:	0003      	movs	r3, r0
 8001288:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800128a:	e008      	b.n	800129e <HAL_RCC_OscConfig+0x58a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800128c:	f7ff fa56 	bl	800073c <HAL_GetTick>
 8001290:	0002      	movs	r2, r0
 8001292:	69bb      	ldr	r3, [r7, #24]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	2b02      	cmp	r3, #2
 8001298:	d901      	bls.n	800129e <HAL_RCC_OscConfig+0x58a>
          {
            return HAL_TIMEOUT;
 800129a:	2303      	movs	r3, #3
 800129c:	e047      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800129e:	4b26      	ldr	r3, [pc, #152]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	2380      	movs	r3, #128	; 0x80
 80012a4:	049b      	lsls	r3, r3, #18
 80012a6:	4013      	ands	r3, r2
 80012a8:	d0f0      	beq.n	800128c <HAL_RCC_OscConfig+0x578>
 80012aa:	e03f      	b.n	800132c <HAL_RCC_OscConfig+0x618>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012ac:	4b22      	ldr	r3, [pc, #136]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	4b21      	ldr	r3, [pc, #132]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80012b2:	4924      	ldr	r1, [pc, #144]	; (8001344 <HAL_RCC_OscConfig+0x630>)
 80012b4:	400a      	ands	r2, r1
 80012b6:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012b8:	f7ff fa40 	bl	800073c <HAL_GetTick>
 80012bc:	0003      	movs	r3, r0
 80012be:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012c0:	e008      	b.n	80012d4 <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80012c2:	f7ff fa3b 	bl	800073c <HAL_GetTick>
 80012c6:	0002      	movs	r2, r0
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	1ad3      	subs	r3, r2, r3
 80012cc:	2b02      	cmp	r3, #2
 80012ce:	d901      	bls.n	80012d4 <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80012d0:	2303      	movs	r3, #3
 80012d2:	e02c      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80012d4:	4b18      	ldr	r3, [pc, #96]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	2380      	movs	r3, #128	; 0x80
 80012da:	049b      	lsls	r3, r3, #18
 80012dc:	4013      	ands	r3, r2
 80012de:	d1f0      	bne.n	80012c2 <HAL_RCC_OscConfig+0x5ae>
 80012e0:	e024      	b.n	800132c <HAL_RCC_OscConfig+0x618>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	6a1b      	ldr	r3, [r3, #32]
 80012e6:	2b01      	cmp	r3, #1
 80012e8:	d101      	bne.n	80012ee <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80012ea:	2301      	movs	r3, #1
 80012ec:	e01f      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80012f0:	685b      	ldr	r3, [r3, #4]
 80012f2:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80012f4:	4b10      	ldr	r3, [pc, #64]	; (8001338 <HAL_RCC_OscConfig+0x624>)
 80012f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80012f8:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012fa:	697a      	ldr	r2, [r7, #20]
 80012fc:	2380      	movs	r3, #128	; 0x80
 80012fe:	025b      	lsls	r3, r3, #9
 8001300:	401a      	ands	r2, r3
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001306:	429a      	cmp	r2, r3
 8001308:	d10e      	bne.n	8001328 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800130a:	693b      	ldr	r3, [r7, #16]
 800130c:	220f      	movs	r2, #15
 800130e:	401a      	ands	r2, r3
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001314:	429a      	cmp	r2, r3
 8001316:	d107      	bne.n	8001328 <HAL_RCC_OscConfig+0x614>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001318:	697a      	ldr	r2, [r7, #20]
 800131a:	23f0      	movs	r3, #240	; 0xf0
 800131c:	039b      	lsls	r3, r3, #14
 800131e:	401a      	ands	r2, r3
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001324:	429a      	cmp	r2, r3
 8001326:	d001      	beq.n	800132c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_ERROR;
 8001328:	2301      	movs	r3, #1
 800132a:	e000      	b.n	800132e <HAL_RCC_OscConfig+0x61a>
        }
      }
    }
  }

  return HAL_OK;
 800132c:	2300      	movs	r3, #0
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b008      	add	sp, #32
 8001334:	bd80      	pop	{r7, pc}
 8001336:	46c0      	nop			; (mov r8, r8)
 8001338:	40021000 	.word	0x40021000
 800133c:	00001388 	.word	0x00001388
 8001340:	efffffff 	.word	0xefffffff
 8001344:	feffffff 	.word	0xfeffffff
 8001348:	ffc2ffff 	.word	0xffc2ffff

0800134c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b084      	sub	sp, #16
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	2b00      	cmp	r3, #0
 800135a:	d101      	bne.n	8001360 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800135c:	2301      	movs	r3, #1
 800135e:	e0b3      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001360:	4b5b      	ldr	r3, [pc, #364]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2201      	movs	r2, #1
 8001366:	4013      	ands	r3, r2
 8001368:	683a      	ldr	r2, [r7, #0]
 800136a:	429a      	cmp	r2, r3
 800136c:	d911      	bls.n	8001392 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800136e:	4b58      	ldr	r3, [pc, #352]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	2201      	movs	r2, #1
 8001374:	4393      	bics	r3, r2
 8001376:	0019      	movs	r1, r3
 8001378:	4b55      	ldr	r3, [pc, #340]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 800137a:	683a      	ldr	r2, [r7, #0]
 800137c:	430a      	orrs	r2, r1
 800137e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001380:	4b53      	ldr	r3, [pc, #332]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	2201      	movs	r2, #1
 8001386:	4013      	ands	r3, r2
 8001388:	683a      	ldr	r2, [r7, #0]
 800138a:	429a      	cmp	r2, r3
 800138c:	d001      	beq.n	8001392 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800138e:	2301      	movs	r3, #1
 8001390:	e09a      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	2202      	movs	r2, #2
 8001398:	4013      	ands	r3, r2
 800139a:	d015      	beq.n	80013c8 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	681b      	ldr	r3, [r3, #0]
 80013a0:	2204      	movs	r2, #4
 80013a2:	4013      	ands	r3, r2
 80013a4:	d006      	beq.n	80013b4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80013a6:	4b4b      	ldr	r3, [pc, #300]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	4b4a      	ldr	r3, [pc, #296]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80013ac:	21e0      	movs	r1, #224	; 0xe0
 80013ae:	00c9      	lsls	r1, r1, #3
 80013b0:	430a      	orrs	r2, r1
 80013b2:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013b4:	4b47      	ldr	r3, [pc, #284]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80013b6:	685b      	ldr	r3, [r3, #4]
 80013b8:	22f0      	movs	r2, #240	; 0xf0
 80013ba:	4393      	bics	r3, r2
 80013bc:	0019      	movs	r1, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	689a      	ldr	r2, [r3, #8]
 80013c2:	4b44      	ldr	r3, [pc, #272]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80013c4:	430a      	orrs	r2, r1
 80013c6:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	2201      	movs	r2, #1
 80013ce:	4013      	ands	r3, r2
 80013d0:	d040      	beq.n	8001454 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	685b      	ldr	r3, [r3, #4]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d107      	bne.n	80013ea <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80013da:	4b3e      	ldr	r3, [pc, #248]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80013dc:	681a      	ldr	r2, [r3, #0]
 80013de:	2380      	movs	r3, #128	; 0x80
 80013e0:	029b      	lsls	r3, r3, #10
 80013e2:	4013      	ands	r3, r2
 80013e4:	d114      	bne.n	8001410 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e06e      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	2b02      	cmp	r3, #2
 80013f0:	d107      	bne.n	8001402 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80013f2:	4b38      	ldr	r3, [pc, #224]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	2380      	movs	r3, #128	; 0x80
 80013f8:	049b      	lsls	r3, r3, #18
 80013fa:	4013      	ands	r3, r2
 80013fc:	d108      	bne.n	8001410 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 80013fe:	2301      	movs	r3, #1
 8001400:	e062      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001402:	4b34      	ldr	r3, [pc, #208]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	2202      	movs	r2, #2
 8001408:	4013      	ands	r3, r2
 800140a:	d101      	bne.n	8001410 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e05b      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001410:	4b30      	ldr	r3, [pc, #192]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	2203      	movs	r2, #3
 8001416:	4393      	bics	r3, r2
 8001418:	0019      	movs	r1, r3
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	685a      	ldr	r2, [r3, #4]
 800141e:	4b2d      	ldr	r3, [pc, #180]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 8001420:	430a      	orrs	r2, r1
 8001422:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001424:	f7ff f98a 	bl	800073c <HAL_GetTick>
 8001428:	0003      	movs	r3, r0
 800142a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800142c:	e009      	b.n	8001442 <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800142e:	f7ff f985 	bl	800073c <HAL_GetTick>
 8001432:	0002      	movs	r2, r0
 8001434:	68fb      	ldr	r3, [r7, #12]
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	4a27      	ldr	r2, [pc, #156]	; (80014d8 <HAL_RCC_ClockConfig+0x18c>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d901      	bls.n	8001442 <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 800143e:	2303      	movs	r3, #3
 8001440:	e042      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001442:	4b24      	ldr	r3, [pc, #144]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	220c      	movs	r2, #12
 8001448:	401a      	ands	r2, r3
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	685b      	ldr	r3, [r3, #4]
 800144e:	009b      	lsls	r3, r3, #2
 8001450:	429a      	cmp	r2, r3
 8001452:	d1ec      	bne.n	800142e <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001454:	4b1e      	ldr	r3, [pc, #120]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	2201      	movs	r2, #1
 800145a:	4013      	ands	r3, r2
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d211      	bcs.n	8001486 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001462:	4b1b      	ldr	r3, [pc, #108]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	2201      	movs	r2, #1
 8001468:	4393      	bics	r3, r2
 800146a:	0019      	movs	r1, r3
 800146c:	4b18      	ldr	r3, [pc, #96]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 800146e:	683a      	ldr	r2, [r7, #0]
 8001470:	430a      	orrs	r2, r1
 8001472:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001474:	4b16      	ldr	r3, [pc, #88]	; (80014d0 <HAL_RCC_ClockConfig+0x184>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2201      	movs	r2, #1
 800147a:	4013      	ands	r3, r2
 800147c:	683a      	ldr	r2, [r7, #0]
 800147e:	429a      	cmp	r2, r3
 8001480:	d001      	beq.n	8001486 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001482:	2301      	movs	r3, #1
 8001484:	e020      	b.n	80014c8 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	2204      	movs	r2, #4
 800148c:	4013      	ands	r3, r2
 800148e:	d009      	beq.n	80014a4 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001490:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 8001492:	685b      	ldr	r3, [r3, #4]
 8001494:	4a11      	ldr	r2, [pc, #68]	; (80014dc <HAL_RCC_ClockConfig+0x190>)
 8001496:	4013      	ands	r3, r2
 8001498:	0019      	movs	r1, r3
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	68da      	ldr	r2, [r3, #12]
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80014a0:	430a      	orrs	r2, r1
 80014a2:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80014a4:	f000 f820 	bl	80014e8 <HAL_RCC_GetSysClockFreq>
 80014a8:	0001      	movs	r1, r0
 80014aa:	4b0a      	ldr	r3, [pc, #40]	; (80014d4 <HAL_RCC_ClockConfig+0x188>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	091b      	lsrs	r3, r3, #4
 80014b0:	220f      	movs	r2, #15
 80014b2:	4013      	ands	r3, r2
 80014b4:	4a0a      	ldr	r2, [pc, #40]	; (80014e0 <HAL_RCC_ClockConfig+0x194>)
 80014b6:	5cd3      	ldrb	r3, [r2, r3]
 80014b8:	000a      	movs	r2, r1
 80014ba:	40da      	lsrs	r2, r3
 80014bc:	4b09      	ldr	r3, [pc, #36]	; (80014e4 <HAL_RCC_ClockConfig+0x198>)
 80014be:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 80014c0:	2000      	movs	r0, #0
 80014c2:	f7ff f8f5 	bl	80006b0 <HAL_InitTick>
  
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
}
 80014c8:	0018      	movs	r0, r3
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b004      	add	sp, #16
 80014ce:	bd80      	pop	{r7, pc}
 80014d0:	40022000 	.word	0x40022000
 80014d4:	40021000 	.word	0x40021000
 80014d8:	00001388 	.word	0x00001388
 80014dc:	fffff8ff 	.word	0xfffff8ff
 80014e0:	08001c58 	.word	0x08001c58
 80014e4:	20000000 	.word	0x20000000

080014e8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014e8:	b590      	push	{r4, r7, lr}
 80014ea:	b08f      	sub	sp, #60	; 0x3c
 80014ec:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80014ee:	2314      	movs	r3, #20
 80014f0:	18fb      	adds	r3, r7, r3
 80014f2:	4a2b      	ldr	r2, [pc, #172]	; (80015a0 <HAL_RCC_GetSysClockFreq+0xb8>)
 80014f4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80014f6:	c313      	stmia	r3!, {r0, r1, r4}
 80014f8:	6812      	ldr	r2, [r2, #0]
 80014fa:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80014fc:	1d3b      	adds	r3, r7, #4
 80014fe:	4a29      	ldr	r2, [pc, #164]	; (80015a4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001500:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001502:	c313      	stmia	r3!, {r0, r1, r4}
 8001504:	6812      	ldr	r2, [r2, #0]
 8001506:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001508:	2300      	movs	r3, #0
 800150a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800150c:	2300      	movs	r3, #0
 800150e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001510:	2300      	movs	r3, #0
 8001512:	637b      	str	r3, [r7, #52]	; 0x34
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001518:	2300      	movs	r3, #0
 800151a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 800151c:	4b22      	ldr	r3, [pc, #136]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001522:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001524:	220c      	movs	r2, #12
 8001526:	4013      	ands	r3, r2
 8001528:	2b04      	cmp	r3, #4
 800152a:	d002      	beq.n	8001532 <HAL_RCC_GetSysClockFreq+0x4a>
 800152c:	2b08      	cmp	r3, #8
 800152e:	d003      	beq.n	8001538 <HAL_RCC_GetSysClockFreq+0x50>
 8001530:	e02d      	b.n	800158e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001532:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8001534:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001536:	e02d      	b.n	8001594 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001538:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800153a:	0c9b      	lsrs	r3, r3, #18
 800153c:	220f      	movs	r2, #15
 800153e:	4013      	ands	r3, r2
 8001540:	2214      	movs	r2, #20
 8001542:	18ba      	adds	r2, r7, r2
 8001544:	5cd3      	ldrb	r3, [r2, r3]
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001548:	4b17      	ldr	r3, [pc, #92]	; (80015a8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800154a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800154c:	220f      	movs	r2, #15
 800154e:	4013      	ands	r3, r2
 8001550:	1d3a      	adds	r2, r7, #4
 8001552:	5cd3      	ldrb	r3, [r2, r3]
 8001554:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001556:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	025b      	lsls	r3, r3, #9
 800155c:	4013      	ands	r3, r2
 800155e:	d009      	beq.n	8001574 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001560:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001562:	4812      	ldr	r0, [pc, #72]	; (80015ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8001564:	f7fe fdd0 	bl	8000108 <__udivsi3>
 8001568:	0003      	movs	r3, r0
 800156a:	001a      	movs	r2, r3
 800156c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800156e:	4353      	muls	r3, r2
 8001570:	637b      	str	r3, [r7, #52]	; 0x34
 8001572:	e009      	b.n	8001588 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001574:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001576:	000a      	movs	r2, r1
 8001578:	0152      	lsls	r2, r2, #5
 800157a:	1a52      	subs	r2, r2, r1
 800157c:	0193      	lsls	r3, r2, #6
 800157e:	1a9b      	subs	r3, r3, r2
 8001580:	00db      	lsls	r3, r3, #3
 8001582:	185b      	adds	r3, r3, r1
 8001584:	021b      	lsls	r3, r3, #8
 8001586:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001588:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800158a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800158c:	e002      	b.n	8001594 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800158e:	4b07      	ldr	r3, [pc, #28]	; (80015ac <HAL_RCC_GetSysClockFreq+0xc4>)
 8001590:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001592:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001594:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001596:	0018      	movs	r0, r3
 8001598:	46bd      	mov	sp, r7
 800159a:	b00f      	add	sp, #60	; 0x3c
 800159c:	bd90      	pop	{r4, r7, pc}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	08001c38 	.word	0x08001c38
 80015a4:	08001c48 	.word	0x08001c48
 80015a8:	40021000 	.word	0x40021000
 80015ac:	007a1200 	.word	0x007a1200

080015b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d101      	bne.n	80015c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80015be:	2301      	movs	r3, #1
 80015c0:	e01e      	b.n	8001600 <HAL_TIM_Base_Init+0x50>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	223d      	movs	r2, #61	; 0x3d
 80015c6:	5c9b      	ldrb	r3, [r3, r2]
 80015c8:	b2db      	uxtb	r3, r3
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d107      	bne.n	80015de <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	223c      	movs	r2, #60	; 0x3c
 80015d2:	2100      	movs	r1, #0
 80015d4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	0018      	movs	r0, r3
 80015da:	f7ff f80b 	bl	80005f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	223d      	movs	r2, #61	; 0x3d
 80015e2:	2102      	movs	r1, #2
 80015e4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	681a      	ldr	r2, [r3, #0]
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	3304      	adds	r3, #4
 80015ee:	0019      	movs	r1, r3
 80015f0:	0010      	movs	r0, r2
 80015f2:	f000 f90d 	bl	8001810 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	223d      	movs	r2, #61	; 0x3d
 80015fa:	2101      	movs	r1, #1
 80015fc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
}
 8001600:	0018      	movs	r0, r3
 8001602:	46bd      	mov	sp, r7
 8001604:	b002      	add	sp, #8
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b084      	sub	sp, #16
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	223c      	movs	r2, #60	; 0x3c
 8001616:	5c9b      	ldrb	r3, [r3, r2]
 8001618:	2b01      	cmp	r3, #1
 800161a:	d101      	bne.n	8001620 <HAL_TIM_ConfigClockSource+0x18>
 800161c:	2302      	movs	r3, #2
 800161e:	e0ab      	b.n	8001778 <HAL_TIM_ConfigClockSource+0x170>
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	223c      	movs	r2, #60	; 0x3c
 8001624:	2101      	movs	r1, #1
 8001626:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	223d      	movs	r2, #61	; 0x3d
 800162c:	2102      	movs	r1, #2
 800162e:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2277      	movs	r2, #119	; 0x77
 800163c:	4393      	bics	r3, r2
 800163e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	4a4f      	ldr	r2, [pc, #316]	; (8001780 <HAL_TIM_ConfigClockSource+0x178>)
 8001644:	4013      	ands	r3, r2
 8001646:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	681b      	ldr	r3, [r3, #0]
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	2b40      	cmp	r3, #64	; 0x40
 8001656:	d100      	bne.n	800165a <HAL_TIM_ConfigClockSource+0x52>
 8001658:	e06b      	b.n	8001732 <HAL_TIM_ConfigClockSource+0x12a>
 800165a:	d80e      	bhi.n	800167a <HAL_TIM_ConfigClockSource+0x72>
 800165c:	2b10      	cmp	r3, #16
 800165e:	d100      	bne.n	8001662 <HAL_TIM_ConfigClockSource+0x5a>
 8001660:	e077      	b.n	8001752 <HAL_TIM_ConfigClockSource+0x14a>
 8001662:	d803      	bhi.n	800166c <HAL_TIM_ConfigClockSource+0x64>
 8001664:	2b00      	cmp	r3, #0
 8001666:	d100      	bne.n	800166a <HAL_TIM_ConfigClockSource+0x62>
 8001668:	e073      	b.n	8001752 <HAL_TIM_ConfigClockSource+0x14a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800166a:	e07c      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800166c:	2b20      	cmp	r3, #32
 800166e:	d100      	bne.n	8001672 <HAL_TIM_ConfigClockSource+0x6a>
 8001670:	e06f      	b.n	8001752 <HAL_TIM_ConfigClockSource+0x14a>
 8001672:	2b30      	cmp	r3, #48	; 0x30
 8001674:	d100      	bne.n	8001678 <HAL_TIM_ConfigClockSource+0x70>
 8001676:	e06c      	b.n	8001752 <HAL_TIM_ConfigClockSource+0x14a>
      break;
 8001678:	e075      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800167a:	2b70      	cmp	r3, #112	; 0x70
 800167c:	d00e      	beq.n	800169c <HAL_TIM_ConfigClockSource+0x94>
 800167e:	d804      	bhi.n	800168a <HAL_TIM_ConfigClockSource+0x82>
 8001680:	2b50      	cmp	r3, #80	; 0x50
 8001682:	d036      	beq.n	80016f2 <HAL_TIM_ConfigClockSource+0xea>
 8001684:	2b60      	cmp	r3, #96	; 0x60
 8001686:	d044      	beq.n	8001712 <HAL_TIM_ConfigClockSource+0x10a>
      break;
 8001688:	e06d      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
  switch (sClockSourceConfig->ClockSource)
 800168a:	2280      	movs	r2, #128	; 0x80
 800168c:	0152      	lsls	r2, r2, #5
 800168e:	4293      	cmp	r3, r2
 8001690:	d068      	beq.n	8001764 <HAL_TIM_ConfigClockSource+0x15c>
 8001692:	2280      	movs	r2, #128	; 0x80
 8001694:	0192      	lsls	r2, r2, #6
 8001696:	4293      	cmp	r3, r2
 8001698:	d017      	beq.n	80016ca <HAL_TIM_ConfigClockSource+0xc2>
      break;
 800169a:	e064      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	6818      	ldr	r0, [r3, #0]
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	6899      	ldr	r1, [r3, #8]
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685a      	ldr	r2, [r3, #4]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	68db      	ldr	r3, [r3, #12]
 80016ac:	f000 fa1a 	bl	8001ae4 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	2277      	movs	r2, #119	; 0x77
 80016bc:	4313      	orrs	r3, r2
 80016be:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	68fa      	ldr	r2, [r7, #12]
 80016c6:	609a      	str	r2, [r3, #8]
      break;
 80016c8:	e04d      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ETR_SetConfig(htim->Instance,
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6818      	ldr	r0, [r3, #0]
 80016ce:	683b      	ldr	r3, [r7, #0]
 80016d0:	6899      	ldr	r1, [r3, #8]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	685a      	ldr	r2, [r3, #4]
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	68db      	ldr	r3, [r3, #12]
 80016da:	f000 fa03 	bl	8001ae4 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	689a      	ldr	r2, [r3, #8]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2180      	movs	r1, #128	; 0x80
 80016ea:	01c9      	lsls	r1, r1, #7
 80016ec:	430a      	orrs	r2, r1
 80016ee:	609a      	str	r2, [r3, #8]
      break;
 80016f0:	e039      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	6818      	ldr	r0, [r3, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	6859      	ldr	r1, [r3, #4]
 80016fa:	683b      	ldr	r3, [r7, #0]
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	001a      	movs	r2, r3
 8001700:	f000 f976 	bl	80019f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	2150      	movs	r1, #80	; 0x50
 800170a:	0018      	movs	r0, r3
 800170c:	f000 f9d0 	bl	8001ab0 <TIM_ITRx_SetConfig>
      break;
 8001710:	e029      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	6818      	ldr	r0, [r3, #0]
 8001716:	683b      	ldr	r3, [r7, #0]
 8001718:	6859      	ldr	r1, [r3, #4]
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	68db      	ldr	r3, [r3, #12]
 800171e:	001a      	movs	r2, r3
 8001720:	f000 f994 	bl	8001a4c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2160      	movs	r1, #96	; 0x60
 800172a:	0018      	movs	r0, r3
 800172c:	f000 f9c0 	bl	8001ab0 <TIM_ITRx_SetConfig>
      break;
 8001730:	e019      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6818      	ldr	r0, [r3, #0]
 8001736:	683b      	ldr	r3, [r7, #0]
 8001738:	6859      	ldr	r1, [r3, #4]
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	001a      	movs	r2, r3
 8001740:	f000 f956 	bl	80019f0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2140      	movs	r1, #64	; 0x40
 800174a:	0018      	movs	r0, r3
 800174c:	f000 f9b0 	bl	8001ab0 <TIM_ITRx_SetConfig>
      break;
 8001750:	e009      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681a      	ldr	r2, [r3, #0]
 8001756:	683b      	ldr	r3, [r7, #0]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	0019      	movs	r1, r3
 800175c:	0010      	movs	r0, r2
 800175e:	f000 f9a7 	bl	8001ab0 <TIM_ITRx_SetConfig>
      break;
 8001762:	e000      	b.n	8001766 <HAL_TIM_ConfigClockSource+0x15e>
      break;
 8001764:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	223d      	movs	r2, #61	; 0x3d
 800176a:	2101      	movs	r1, #1
 800176c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	223c      	movs	r2, #60	; 0x3c
 8001772:	2100      	movs	r1, #0
 8001774:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001776:	2300      	movs	r3, #0
}
 8001778:	0018      	movs	r0, r3
 800177a:	46bd      	mov	sp, r7
 800177c:	b004      	add	sp, #16
 800177e:	bd80      	pop	{r7, pc}
 8001780:	ffff00ff 	.word	0xffff00ff

08001784 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	223c      	movs	r2, #60	; 0x3c
 8001792:	5c9b      	ldrb	r3, [r3, r2]
 8001794:	2b01      	cmp	r3, #1
 8001796:	d101      	bne.n	800179c <HAL_TIM_SlaveConfigSynchro+0x18>
 8001798:	2302      	movs	r3, #2
 800179a:	e032      	b.n	8001802 <HAL_TIM_SlaveConfigSynchro+0x7e>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	223c      	movs	r2, #60	; 0x3c
 80017a0:	2101      	movs	r1, #1
 80017a2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	223d      	movs	r2, #61	; 0x3d
 80017a8:	2102      	movs	r1, #2
 80017aa:	5499      	strb	r1, [r3, r2]

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	0011      	movs	r1, r2
 80017b2:	0018      	movs	r0, r3
 80017b4:	f000 f898 	bl	80018e8 <TIM_SlaveTimer_SetConfig>
 80017b8:	1e03      	subs	r3, r0, #0
 80017ba:	d009      	beq.n	80017d0 <HAL_TIM_SlaveConfigSynchro+0x4c>
  {
    htim->State = HAL_TIM_STATE_READY;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	223d      	movs	r2, #61	; 0x3d
 80017c0:	2101      	movs	r1, #1
 80017c2:	5499      	strb	r1, [r3, r2]
    __HAL_UNLOCK(htim);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	223c      	movs	r2, #60	; 0x3c
 80017c8:	2100      	movs	r1, #0
 80017ca:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80017cc:	2301      	movs	r3, #1
 80017ce:	e018      	b.n	8001802 <HAL_TIM_SlaveConfigSynchro+0x7e>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	68da      	ldr	r2, [r3, #12]
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	2140      	movs	r1, #64	; 0x40
 80017dc:	438a      	bics	r2, r1
 80017de:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	68da      	ldr	r2, [r3, #12]
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4908      	ldr	r1, [pc, #32]	; (800180c <HAL_TIM_SlaveConfigSynchro+0x88>)
 80017ec:	400a      	ands	r2, r1
 80017ee:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	223d      	movs	r2, #61	; 0x3d
 80017f4:	2101      	movs	r1, #1
 80017f6:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	223c      	movs	r2, #60	; 0x3c
 80017fc:	2100      	movs	r1, #0
 80017fe:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001800:	2300      	movs	r3, #0
}
 8001802:	0018      	movs	r0, r3
 8001804:	46bd      	mov	sp, r7
 8001806:	b002      	add	sp, #8
 8001808:	bd80      	pop	{r7, pc}
 800180a:	46c0      	nop			; (mov r8, r8)
 800180c:	ffffbfff 	.word	0xffffbfff

08001810 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b084      	sub	sp, #16
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	4a2b      	ldr	r2, [pc, #172]	; (80018d0 <TIM_Base_SetConfig+0xc0>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d003      	beq.n	8001830 <TIM_Base_SetConfig+0x20>
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	4a2a      	ldr	r2, [pc, #168]	; (80018d4 <TIM_Base_SetConfig+0xc4>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d108      	bne.n	8001842 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001830:	68fb      	ldr	r3, [r7, #12]
 8001832:	2270      	movs	r2, #112	; 0x70
 8001834:	4393      	bics	r3, r2
 8001836:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	68fa      	ldr	r2, [r7, #12]
 800183e:	4313      	orrs	r3, r2
 8001840:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	4a22      	ldr	r2, [pc, #136]	; (80018d0 <TIM_Base_SetConfig+0xc0>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d00f      	beq.n	800186a <TIM_Base_SetConfig+0x5a>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	4a21      	ldr	r2, [pc, #132]	; (80018d4 <TIM_Base_SetConfig+0xc4>)
 800184e:	4293      	cmp	r3, r2
 8001850:	d00b      	beq.n	800186a <TIM_Base_SetConfig+0x5a>
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	4a20      	ldr	r2, [pc, #128]	; (80018d8 <TIM_Base_SetConfig+0xc8>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d007      	beq.n	800186a <TIM_Base_SetConfig+0x5a>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	4a1f      	ldr	r2, [pc, #124]	; (80018dc <TIM_Base_SetConfig+0xcc>)
 800185e:	4293      	cmp	r3, r2
 8001860:	d003      	beq.n	800186a <TIM_Base_SetConfig+0x5a>
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	4a1e      	ldr	r2, [pc, #120]	; (80018e0 <TIM_Base_SetConfig+0xd0>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d108      	bne.n	800187c <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	4a1d      	ldr	r2, [pc, #116]	; (80018e4 <TIM_Base_SetConfig+0xd4>)
 800186e:	4013      	ands	r3, r2
 8001870:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	68db      	ldr	r3, [r3, #12]
 8001876:	68fa      	ldr	r2, [r7, #12]
 8001878:	4313      	orrs	r3, r2
 800187a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	2280      	movs	r2, #128	; 0x80
 8001880:	4393      	bics	r3, r2
 8001882:	001a      	movs	r2, r3
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	695b      	ldr	r3, [r3, #20]
 8001888:	4313      	orrs	r3, r2
 800188a:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	68fa      	ldr	r2, [r7, #12]
 8001890:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	689a      	ldr	r2, [r3, #8]
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	681a      	ldr	r2, [r3, #0]
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a0a      	ldr	r2, [pc, #40]	; (80018d0 <TIM_Base_SetConfig+0xc0>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d007      	beq.n	80018ba <TIM_Base_SetConfig+0xaa>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a0b      	ldr	r2, [pc, #44]	; (80018dc <TIM_Base_SetConfig+0xcc>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d003      	beq.n	80018ba <TIM_Base_SetConfig+0xaa>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a0a      	ldr	r2, [pc, #40]	; (80018e0 <TIM_Base_SetConfig+0xd0>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d103      	bne.n	80018c2 <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	691a      	ldr	r2, [r3, #16]
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	615a      	str	r2, [r3, #20]
}
 80018c8:	46c0      	nop			; (mov r8, r8)
 80018ca:	46bd      	mov	sp, r7
 80018cc:	b004      	add	sp, #16
 80018ce:	bd80      	pop	{r7, pc}
 80018d0:	40012c00 	.word	0x40012c00
 80018d4:	40000400 	.word	0x40000400
 80018d8:	40002000 	.word	0x40002000
 80018dc:	40014400 	.word	0x40014400
 80018e0:	40014800 	.word	0x40014800
 80018e4:	fffffcff 	.word	0xfffffcff

080018e8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	689b      	ldr	r3, [r3, #8]
 80018f8:	617b      	str	r3, [r7, #20]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	2270      	movs	r2, #112	; 0x70
 80018fe:	4393      	bics	r3, r2
 8001900:	617b      	str	r3, [r7, #20]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8001902:	683b      	ldr	r3, [r7, #0]
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	4313      	orrs	r3, r2
 800190a:	617b      	str	r3, [r7, #20]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 800190c:	697b      	ldr	r3, [r7, #20]
 800190e:	2207      	movs	r2, #7
 8001910:	4393      	bics	r3, r2
 8001912:	617b      	str	r3, [r7, #20]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	697a      	ldr	r2, [r7, #20]
 800191a:	4313      	orrs	r3, r2
 800191c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8001926:	683b      	ldr	r3, [r7, #0]
 8001928:	685b      	ldr	r3, [r3, #4]
 800192a:	2b30      	cmp	r3, #48	; 0x30
 800192c:	d05a      	beq.n	80019e4 <TIM_SlaveTimer_SetConfig+0xfc>
 800192e:	d806      	bhi.n	800193e <TIM_SlaveTimer_SetConfig+0x56>
 8001930:	2b10      	cmp	r3, #16
 8001932:	d057      	beq.n	80019e4 <TIM_SlaveTimer_SetConfig+0xfc>
 8001934:	2b20      	cmp	r3, #32
 8001936:	d055      	beq.n	80019e4 <TIM_SlaveTimer_SetConfig+0xfc>
 8001938:	2b00      	cmp	r3, #0
 800193a:	d053      	beq.n	80019e4 <TIM_SlaveTimer_SetConfig+0xfc>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      break;
 800193c:	e053      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 800193e:	2b50      	cmp	r3, #80	; 0x50
 8001940:	d03c      	beq.n	80019bc <TIM_SlaveTimer_SetConfig+0xd4>
 8001942:	d802      	bhi.n	800194a <TIM_SlaveTimer_SetConfig+0x62>
 8001944:	2b40      	cmp	r3, #64	; 0x40
 8001946:	d010      	beq.n	800196a <TIM_SlaveTimer_SetConfig+0x82>
      break;
 8001948:	e04d      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
  switch (sSlaveConfig->InputTrigger)
 800194a:	2b60      	cmp	r3, #96	; 0x60
 800194c:	d040      	beq.n	80019d0 <TIM_SlaveTimer_SetConfig+0xe8>
 800194e:	2b70      	cmp	r3, #112	; 0x70
 8001950:	d000      	beq.n	8001954 <TIM_SlaveTimer_SetConfig+0x6c>
      break;
 8001952:	e048      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_ETR_SetConfig(htim->Instance,
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6818      	ldr	r0, [r3, #0]
 8001958:	683b      	ldr	r3, [r7, #0]
 800195a:	68d9      	ldr	r1, [r3, #12]
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	689a      	ldr	r2, [r3, #8]
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	691b      	ldr	r3, [r3, #16]
 8001964:	f000 f8be 	bl	8001ae4 <TIM_ETR_SetConfig>
      break;
 8001968:	e03d      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
      if(sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800196a:	683b      	ldr	r3, [r7, #0]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2b05      	cmp	r3, #5
 8001970:	d101      	bne.n	8001976 <TIM_SlaveTimer_SetConfig+0x8e>
        return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e038      	b.n	80019e8 <TIM_SlaveTimer_SetConfig+0x100>
      tmpccer = htim->Instance->CCER;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	613b      	str	r3, [r7, #16]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	6a1a      	ldr	r2, [r3, #32]
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2101      	movs	r1, #1
 800198a:	438a      	bics	r2, r1
 800198c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	699b      	ldr	r3, [r3, #24]
 8001994:	60fb      	str	r3, [r7, #12]
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	22f0      	movs	r2, #240	; 0xf0
 800199a:	4393      	bics	r3, r2
 800199c:	60fb      	str	r3, [r7, #12]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	691b      	ldr	r3, [r3, #16]
 80019a2:	011b      	lsls	r3, r3, #4
 80019a4:	68fa      	ldr	r2, [r7, #12]
 80019a6:	4313      	orrs	r3, r2
 80019a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCMR1 = tmpccmr1;
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	68fa      	ldr	r2, [r7, #12]
 80019b0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	693a      	ldr	r2, [r7, #16]
 80019b8:	621a      	str	r2, [r3, #32]
      break;
 80019ba:	e014      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6818      	ldr	r0, [r3, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	6899      	ldr	r1, [r3, #8]
 80019c4:	683b      	ldr	r3, [r7, #0]
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	001a      	movs	r2, r3
 80019ca:	f000 f811 	bl	80019f0 <TIM_TI1_ConfigInputStage>
      break;
 80019ce:	e00a      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	6818      	ldr	r0, [r3, #0]
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	6899      	ldr	r1, [r3, #8]
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	001a      	movs	r2, r3
 80019de:	f000 f835 	bl	8001a4c <TIM_TI2_ConfigInputStage>
      break;
 80019e2:	e000      	b.n	80019e6 <TIM_SlaveTimer_SetConfig+0xfe>
      break;
 80019e4:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	0018      	movs	r0, r3
 80019ea:	46bd      	mov	sp, r7
 80019ec:	b006      	add	sp, #24
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b086      	sub	sp, #24
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6a1b      	ldr	r3, [r3, #32]
 8001a06:	2201      	movs	r2, #1
 8001a08:	4393      	bics	r3, r2
 8001a0a:	001a      	movs	r2, r3
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	699b      	ldr	r3, [r3, #24]
 8001a14:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	22f0      	movs	r2, #240	; 0xf0
 8001a1a:	4393      	bics	r3, r2
 8001a1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	220a      	movs	r2, #10
 8001a2c:	4393      	bics	r3, r2
 8001a2e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001a30:	697a      	ldr	r2, [r7, #20]
 8001a32:	68bb      	ldr	r3, [r7, #8]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	693a      	ldr	r2, [r7, #16]
 8001a3c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	697a      	ldr	r2, [r7, #20]
 8001a42:	621a      	str	r2, [r3, #32]
}
 8001a44:	46c0      	nop			; (mov r8, r8)
 8001a46:	46bd      	mov	sp, r7
 8001a48:	b006      	add	sp, #24
 8001a4a:	bd80      	pop	{r7, pc}

08001a4c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b086      	sub	sp, #24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	6a1b      	ldr	r3, [r3, #32]
 8001a5c:	2210      	movs	r2, #16
 8001a5e:	4393      	bics	r3, r2
 8001a60:	001a      	movs	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	699b      	ldr	r3, [r3, #24]
 8001a6a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	6a1b      	ldr	r3, [r3, #32]
 8001a70:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001a72:	697b      	ldr	r3, [r7, #20]
 8001a74:	4a0d      	ldr	r2, [pc, #52]	; (8001aac <TIM_TI2_ConfigInputStage+0x60>)
 8001a76:	4013      	ands	r3, r2
 8001a78:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	031b      	lsls	r3, r3, #12
 8001a7e:	697a      	ldr	r2, [r7, #20]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001a84:	693b      	ldr	r3, [r7, #16]
 8001a86:	22a0      	movs	r2, #160	; 0xa0
 8001a88:	4393      	bics	r3, r2
 8001a8a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	011b      	lsls	r3, r3, #4
 8001a90:	693a      	ldr	r2, [r7, #16]
 8001a92:	4313      	orrs	r3, r2
 8001a94:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	697a      	ldr	r2, [r7, #20]
 8001a9a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	693a      	ldr	r2, [r7, #16]
 8001aa0:	621a      	str	r2, [r3, #32]
}
 8001aa2:	46c0      	nop			; (mov r8, r8)
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	b006      	add	sp, #24
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	46c0      	nop			; (mov r8, r8)
 8001aac:	ffff0fff 	.word	0xffff0fff

08001ab0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b084      	sub	sp, #16
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
 8001ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	689b      	ldr	r3, [r3, #8]
 8001abe:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	2270      	movs	r2, #112	; 0x70
 8001ac4:	4393      	bics	r3, r2
 8001ac6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	2207      	movs	r2, #7
 8001ad0:	4313      	orrs	r3, r2
 8001ad2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68fa      	ldr	r2, [r7, #12]
 8001ad8:	609a      	str	r2, [r3, #8]
}
 8001ada:	46c0      	nop			; (mov r8, r8)
 8001adc:	46bd      	mov	sp, r7
 8001ade:	b004      	add	sp, #16
 8001ae0:	bd80      	pop	{r7, pc}
	...

08001ae4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b086      	sub	sp, #24
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
 8001af0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	689b      	ldr	r3, [r3, #8]
 8001af6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	4a09      	ldr	r2, [pc, #36]	; (8001b20 <TIM_ETR_SetConfig+0x3c>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	021a      	lsls	r2, r3, #8
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	431a      	orrs	r2, r3
 8001b08:	68bb      	ldr	r3, [r7, #8]
 8001b0a:	4313      	orrs	r3, r2
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	4313      	orrs	r3, r2
 8001b10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	697a      	ldr	r2, [r7, #20]
 8001b16:	609a      	str	r2, [r3, #8]
}
 8001b18:	46c0      	nop			; (mov r8, r8)
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	b006      	add	sp, #24
 8001b1e:	bd80      	pop	{r7, pc}
 8001b20:	ffff00ff 	.word	0xffff00ff

08001b24 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001b24:	b580      	push	{r7, lr}
 8001b26:	b084      	sub	sp, #16
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	6078      	str	r0, [r7, #4]
 8001b2c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	223c      	movs	r2, #60	; 0x3c
 8001b32:	5c9b      	ldrb	r3, [r3, r2]
 8001b34:	2b01      	cmp	r3, #1
 8001b36:	d101      	bne.n	8001b3c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001b38:	2302      	movs	r3, #2
 8001b3a:	e03c      	b.n	8001bb6 <HAL_TIMEx_MasterConfigSynchronization+0x92>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	223c      	movs	r2, #60	; 0x3c
 8001b40:	2101      	movs	r1, #1
 8001b42:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	223d      	movs	r2, #61	; 0x3d
 8001b48:	2102      	movs	r1, #2
 8001b4a:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	689b      	ldr	r3, [r3, #8]
 8001b5a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2270      	movs	r2, #112	; 0x70
 8001b60:	4393      	bics	r3, r2
 8001b62:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	68fa      	ldr	r2, [r7, #12]
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a11      	ldr	r2, [pc, #68]	; (8001bc0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d004      	beq.n	8001b8a <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a0f      	ldr	r2, [pc, #60]	; (8001bc4 <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 8001b86:	4293      	cmp	r3, r2
 8001b88:	d10c      	bne.n	8001ba4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001b8a:	68bb      	ldr	r3, [r7, #8]
 8001b8c:	2280      	movs	r2, #128	; 0x80
 8001b8e:	4393      	bics	r3, r2
 8001b90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	68ba      	ldr	r2, [r7, #8]
 8001ba2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	223d      	movs	r2, #61	; 0x3d
 8001ba8:	2101      	movs	r1, #1
 8001baa:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	223c      	movs	r2, #60	; 0x3c
 8001bb0:	2100      	movs	r1, #0
 8001bb2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001bb4:	2300      	movs	r3, #0
}
 8001bb6:	0018      	movs	r0, r3
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	b004      	add	sp, #16
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	46c0      	nop			; (mov r8, r8)
 8001bc0:	40012c00 	.word	0x40012c00
 8001bc4:	40000400 	.word	0x40000400

08001bc8 <__libc_init_array>:
 8001bc8:	b570      	push	{r4, r5, r6, lr}
 8001bca:	2600      	movs	r6, #0
 8001bcc:	4d0c      	ldr	r5, [pc, #48]	; (8001c00 <__libc_init_array+0x38>)
 8001bce:	4c0d      	ldr	r4, [pc, #52]	; (8001c04 <__libc_init_array+0x3c>)
 8001bd0:	1b64      	subs	r4, r4, r5
 8001bd2:	10a4      	asrs	r4, r4, #2
 8001bd4:	42a6      	cmp	r6, r4
 8001bd6:	d109      	bne.n	8001bec <__libc_init_array+0x24>
 8001bd8:	2600      	movs	r6, #0
 8001bda:	f000 f821 	bl	8001c20 <_init>
 8001bde:	4d0a      	ldr	r5, [pc, #40]	; (8001c08 <__libc_init_array+0x40>)
 8001be0:	4c0a      	ldr	r4, [pc, #40]	; (8001c0c <__libc_init_array+0x44>)
 8001be2:	1b64      	subs	r4, r4, r5
 8001be4:	10a4      	asrs	r4, r4, #2
 8001be6:	42a6      	cmp	r6, r4
 8001be8:	d105      	bne.n	8001bf6 <__libc_init_array+0x2e>
 8001bea:	bd70      	pop	{r4, r5, r6, pc}
 8001bec:	00b3      	lsls	r3, r6, #2
 8001bee:	58eb      	ldr	r3, [r5, r3]
 8001bf0:	4798      	blx	r3
 8001bf2:	3601      	adds	r6, #1
 8001bf4:	e7ee      	b.n	8001bd4 <__libc_init_array+0xc>
 8001bf6:	00b3      	lsls	r3, r6, #2
 8001bf8:	58eb      	ldr	r3, [r5, r3]
 8001bfa:	4798      	blx	r3
 8001bfc:	3601      	adds	r6, #1
 8001bfe:	e7f2      	b.n	8001be6 <__libc_init_array+0x1e>
 8001c00:	08001c68 	.word	0x08001c68
 8001c04:	08001c68 	.word	0x08001c68
 8001c08:	08001c68 	.word	0x08001c68
 8001c0c:	08001c6c 	.word	0x08001c6c

08001c10 <memset>:
 8001c10:	0003      	movs	r3, r0
 8001c12:	1812      	adds	r2, r2, r0
 8001c14:	4293      	cmp	r3, r2
 8001c16:	d100      	bne.n	8001c1a <memset+0xa>
 8001c18:	4770      	bx	lr
 8001c1a:	7019      	strb	r1, [r3, #0]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	e7f9      	b.n	8001c14 <memset+0x4>

08001c20 <_init>:
 8001c20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c22:	46c0      	nop			; (mov r8, r8)
 8001c24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c26:	bc08      	pop	{r3}
 8001c28:	469e      	mov	lr, r3
 8001c2a:	4770      	bx	lr

08001c2c <_fini>:
 8001c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c2e:	46c0      	nop			; (mov r8, r8)
 8001c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c32:	bc08      	pop	{r3}
 8001c34:	469e      	mov	lr, r3
 8001c36:	4770      	bx	lr
