$date
	Mon Jun  2 15:26:00 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module dut_test $end
$var wire 1 ! RST_N $end
$var wire 3 " read_address [2:0] $end
$var wire 1 # read_en $end
$var wire 1 $ read_rdy $end
$var wire 3 % write_address [2:0] $end
$var wire 1 & write_data $end
$var wire 1 ' write_en $end
$var wire 1 ( write_rdy $end
$var wire 1 ) read_data $end
$var reg 1 * CLK $end
$scope module dut_test1 $end
$var wire 1 * CLK $end
$var wire 1 ! RST_N $end
$var wire 1 + \a_data$whas $end
$var wire 1 , \a_ff$CLR $end
$var wire 1 - \a_ff$DEQ $end
$var wire 1 . \a_ff$D_IN $end
$var wire 1 / \a_ff$ENQ $end
$var wire 1 0 \b_data$whas $end
$var wire 1 1 \b_ff$CLR $end
$var wire 1 2 \b_ff$DEQ $end
$var wire 1 3 \b_ff$D_IN $end
$var wire 1 4 \b_ff$ENQ $end
$var wire 1 5 \counter$EN $end
$var wire 1 6 \pwyff_deq$whas $end
$var wire 3 7 read_address [2:0] $end
$var wire 1 # read_en $end
$var wire 1 $ read_rdy $end
$var wire 3 8 write_address [2:0] $end
$var wire 1 & write_data $end
$var wire 1 ' write_en $end
$var wire 1 ( write_rdy $end
$var wire 1 9 \y_ff$CLR $end
$var wire 1 : \y_ff$DEQ $end
$var wire 1 ; \y_ff$D_IN $end
$var wire 1 < \y_ff$ENQ $end
$var wire 1 = \y_ff$FULL_N $end
$var wire 1 > \y_ff$EMPTY_N $end
$var wire 1 ? \y_ff$D_OUT $end
$var wire 8 @ \counter$D_IN [7:0] $end
$var wire 1 A \b_ff$FULL_N $end
$var wire 1 B \b_ff$EMPTY_N $end
$var wire 1 C \b_ff$D_OUT $end
$var wire 1 D \a_ff$FULL_N $end
$var wire 1 E \a_ff$EMPTY_N $end
$var wire 1 F \a_ff$D_OUT $end
$var reg 8 G counter [7:0] $end
$var reg 1 ) read_data $end
$scope module a_ff $end
$var wire 1 * CLK $end
$var wire 1 , CLR $end
$var wire 1 - DEQ $end
$var wire 1 . D_IN $end
$var wire 1 E EMPTY_N $end
$var wire 1 / ENQ $end
$var wire 1 D FULL_N $end
$var wire 1 ! RST $end
$var wire 1 H d0d1 $end
$var wire 1 I d0di $end
$var wire 1 J d0h $end
$var wire 1 K d1di $end
$var wire 1 F D_OUT $end
$var parameter 1 L guarded $end
$var parameter 32 M width $end
$var reg 1 F data0_reg $end
$var reg 1 N data1_reg $end
$var reg 1 O empty_reg $end
$var reg 1 P full_reg $end
$scope begin error_checks $end
$var reg 1 Q deqerror $end
$var reg 1 R enqerror $end
$upscope $end
$upscope $end
$scope module b_ff $end
$var wire 1 * CLK $end
$var wire 1 1 CLR $end
$var wire 1 2 DEQ $end
$var wire 1 3 D_IN $end
$var wire 1 B EMPTY_N $end
$var wire 1 4 ENQ $end
$var wire 1 ! RST $end
$var wire 1 A FULL_N $end
$var parameter 1 S guarded $end
$var parameter 32 T width $end
$var reg 1 C D_OUT $end
$var reg 1 U empty_reg $end
$scope begin error_checks $end
$var reg 1 V deqerror $end
$var reg 1 W enqerror $end
$upscope $end
$upscope $end
$scope module y_ff $end
$var wire 1 * CLK $end
$var wire 1 9 CLR $end
$var wire 1 : DEQ $end
$var wire 1 ; D_IN $end
$var wire 1 ? D_OUT $end
$var wire 1 > EMPTY_N $end
$var wire 1 < ENQ $end
$var wire 1 = FULL_N $end
$var wire 1 ! RST $end
$var wire 1 X d0d1 $end
$var wire 1 Y d0di $end
$var wire 1 Z d0h $end
$var wire 1 [ d1di $end
$var parameter 1 \ guarded $end
$var parameter 32 ] width $end
$var reg 1 ^ data0_reg $end
$var reg 1 _ data1_reg $end
$var reg 1 ` empty_reg $end
$var reg 1 a full_reg $end
$scope begin error_checks $end
$var reg 1 b deqerror $end
$var reg 1 c enqerror $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1 ]
1\
b1 T
1S
b1 M
1L
$end
#0
$dumpvars
xc
xb
1a
0`
0_
0^
0[
1Z
0Y
0X
xW
xV
0U
xR
xQ
1P
0O
0N
0K
xJ
xI
0H
b10101010 G
0F
0E
1D
0C
0B
1A
b10101011 @
0?
0>
1=
0<
0;
0:
09
bz 8
bz 7
x6
15
x4
z3
02
01
x0
x/
z.
0-
0,
x+
0*
0)
1(
z'
z&
bz %
1$
z#
bz "
1!
$end
#1000
b1 @
b0 G
0!
#5000
0I
1J
0/
14
0+
10
06
1.
13
1&
b101 %
b101 8
1'
0#
1!
x;
xF
0c
0b
0W
0V
0R
0Q
1*
#10000
0*
#15000
1;
04
1C
0A
1B
1U
b10 @
b1 G
1*
#20000
16
00
b11 "
b11 7
1#
0'
0*
#25000
b11 @
b10 G
1*
#30000
10
06
1'
0#
0*
#35000
b100 @
b11 G
1*
#40000
16
00
1#
0'
0*
#45000
b101 @
b100 G
1*
#50000
10
06
0.
03
0&
1'
0#
0*
#55000
b110 @
b101 G
1*
#60000
1)
00
b0 "
b0 7
1#
0'
0*
#65000
b111 @
b110 G
1*
#70000
0J
1I
1/
1+
b100 %
b100 8
1'
0#
0*
#75000
1J
0I
1K
0F
1E
1O
b1000 @
b111 G
1*
#80000
0K
0/
0+
1#
0'
0*
#85000
b1001 @
b1000 G
1*
#90000
10
1.
13
1&
b101 %
b101 8
1'
0#
0*
#95000
b1010 @
b1001 G
1*
#100000
0)
16
00
b11 "
b11 7
1#
0'
0*
#105000
b1011 @
b1010 G
1*
#110000
1K
1/
1+
06
0.
03
0&
b100 %
b100 8
1'
0#
0*
#115000
0K
0/
0D
0P
b1100 @
b1011 G
1*
#120000
16
0+
1#
0'
0*
#125000
b1101 @
b1100 G
1*
#130000
10
06
b101 %
b101 8
1'
0#
0*
#135000
b1110 @
b1101 G
1*
#140000
00
b10 "
b10 7
1#
0'
0*
#145000
b1111 @
b1110 G
1*
#150000
1+
b100 %
b100 8
1'
0#
0*
#155000
b10000 @
b1111 G
1*
#160000
0+
1#
0'
0*
#165000
b10001 @
b10000 G
1*
#170000
1+
1.
13
1&
1'
0#
0*
#175000
b10010 @
b10001 G
1*
#180000
0+
b0 "
b0 7
1#
0'
0*
#185000
b10011 @
b10010 G
1*
#190000
10
b101 %
b101 8
1'
0#
0*
#195000
b10100 @
b10011 G
1*
#200000
00
b1 "
b1 7
1#
0'
0*
#205000
b10101 @
b10100 G
1*
#210000
1+
b100 %
b100 8
1'
0#
0*
#215000
b10110 @
b10101 G
1*
#220000
0+
b0 "
b0 7
1#
0'
0*
#225000
b10111 @
b10110 G
1*
#230000
1+
0.
03
0&
1'
0#
0*
#235000
b11000 @
b10111 G
1*
#240000
0+
b1 "
b1 7
1#
0'
0*
#245000
b11001 @
b11000 G
1*
#250000
10
1.
13
1&
b101 %
b101 8
1'
0#
0*
#255000
b11010 @
b11001 G
1*
#260000
00
b0 "
b0 7
1#
0'
0*
#265000
b11011 @
b11010 G
1*
#270000
1+
0.
03
0&
b100 %
b100 8
1'
0#
0*
#275000
b11100 @
b11011 G
1*
#280000
0+
1#
0'
0*
#285000
b11101 @
b11100 G
1*
#290000
1+
1'
0#
0*
#295000
b11110 @
b11101 G
1*
#300000
0+
b1 "
b1 7
1#
0'
0*
#305000
b11111 @
b11110 G
1*
#310000
1+
1'
0#
0*
#315000
b100000 @
b11111 G
1*
#320000
0+
1#
0'
0*
#325000
b100001 @
b100000 G
1*
#330000
1+
1'
0#
0*
#335000
b100010 @
b100001 G
1*
#340000
0+
b10 "
b10 7
1#
0'
0*
#345000
b100011 @
b100010 G
1*
#350000
1+
1'
0#
0*
#355000
b100100 @
b100011 G
1*
#360000
0+
b0 "
b0 7
1#
0'
0*
#365000
b100101 @
b100100 G
1*
#370000
10
1.
13
1&
b101 %
b101 8
1'
0#
0*
#375000
b100110 @
b100101 G
1*
#380000
00
b1 "
b1 7
1#
0'
0*
#385000
b100111 @
b100110 G
1*
#390000
10
0.
03
0&
1'
0#
0*
#395000
b101000 @
b100111 G
1*
#400000
16
00
b11 "
b11 7
1#
0'
0*
#405000
b101001 @
b101000 G
1*
#405001
