// ./sim_define.v

// RTL include path
+incdir+./rtl/

// TB include path
+incdir+./tb/

// TOP module file Specification
./rtl/adder.sv
./tb/2_testbench.sv