<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MA35D1 RTP BSP: EADC_T Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="../../m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">MA35D1 RTP BSP<span id="projectnumber">&#160;V3.00.001</span>
   </div>
   <div id="projectbrief">The Board Support Package for MA35D1 RTP</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('../../',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">EADC_T Struct Reference<div class="ingroups"><a class="el" href="../../d5/d5c/group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a668f9c7802eeaa452f380754bbe600ae"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a668f9c7802eeaa452f380754bbe600ae">DAT</a> [19]</td></tr>
<tr class="separator:a668f9c7802eeaa452f380754bbe600ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b17364060fa7ab412af48ca123970ef"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a4b17364060fa7ab412af48ca123970ef">CURDAT</a></td></tr>
<tr class="separator:a4b17364060fa7ab412af48ca123970ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f76b976320e1043f00cf1ba06974843"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a0f76b976320e1043f00cf1ba06974843">CTL</a></td></tr>
<tr class="separator:a0f76b976320e1043f00cf1ba06974843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbadd7fc24373ee59089a73dde2cabee"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#adbadd7fc24373ee59089a73dde2cabee">SWTRG</a></td></tr>
<tr class="separator:adbadd7fc24373ee59089a73dde2cabee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ae13b8f046a4c754c80ac5b80390fc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a22ae13b8f046a4c754c80ac5b80390fc">PENDSTS</a></td></tr>
<tr class="separator:a22ae13b8f046a4c754c80ac5b80390fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3574d759cf426bd6e97fd09d11641243"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a3574d759cf426bd6e97fd09d11641243">OVSTS</a></td></tr>
<tr class="separator:a3574d759cf426bd6e97fd09d11641243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35a8faf5511255e4fe38ee5c7fda15c0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a35a8faf5511255e4fe38ee5c7fda15c0">SCTL</a> [19]</td></tr>
<tr class="separator:a35a8faf5511255e4fe38ee5c7fda15c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f0adc2ba954938b02e82d5784a2fb5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#ae0f0adc2ba954938b02e82d5784a2fb5">INTSRC</a> [4]</td></tr>
<tr class="separator:ae0f0adc2ba954938b02e82d5784a2fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afba112eec324712cdda0e58d7514d205"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#afba112eec324712cdda0e58d7514d205">CMP</a> [4]</td></tr>
<tr class="separator:afba112eec324712cdda0e58d7514d205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a9e9eae753312ea434da7d544bbf808"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a3a9e9eae753312ea434da7d544bbf808">STATUS0</a></td></tr>
<tr class="separator:a3a9e9eae753312ea434da7d544bbf808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a67fe418bed236d10976591cf02c862"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a8a67fe418bed236d10976591cf02c862">STATUS1</a></td></tr>
<tr class="separator:a8a67fe418bed236d10976591cf02c862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ef3b5f47e896bade83e833837fcd37"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a81ef3b5f47e896bade83e833837fcd37">STATUS2</a></td></tr>
<tr class="separator:a81ef3b5f47e896bade83e833837fcd37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a9209b1d93bce63d901632c57d5e81"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#aa2a9209b1d93bce63d901632c57d5e81">STATUS3</a></td></tr>
<tr class="separator:aa2a9209b1d93bce63d901632c57d5e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab46119886a9803cb68af49a579fb5229"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#ab46119886a9803cb68af49a579fb5229">DDAT</a> [4]</td></tr>
<tr class="separator:ab46119886a9803cb68af49a579fb5229"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576cf54b48083876e84cfad506a7747c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a576cf54b48083876e84cfad506a7747c">PWRM</a></td></tr>
<tr class="separator:a576cf54b48083876e84cfad506a7747c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111ab0c1ad1ab0b31bf5d50cbd4c3dd7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a111ab0c1ad1ab0b31bf5d50cbd4c3dd7">CALCTL</a></td></tr>
<tr class="separator:a111ab0c1ad1ab0b31bf5d50cbd4c3dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c38ecc65115b866ab264fb280042ee"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#ae5c38ecc65115b866ab264fb280042ee">CALDWRD</a></td></tr>
<tr class="separator:ae5c38ecc65115b866ab264fb280042ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1e5b9e2695e35a1f1004761776f78fe"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#ac1e5b9e2695e35a1f1004761776f78fe">PDMACTL</a></td></tr>
<tr class="separator:ac1e5b9e2695e35a1f1004761776f78fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461e59fce41e4bf45fc5b29c66747b1a"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a461e59fce41e4bf45fc5b29c66747b1a">RESERVE5</a> [3]</td></tr>
<tr class="separator:a461e59fce41e4bf45fc5b29c66747b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af33ba01c6c62a2d669295c1b66eaad80"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#af33ba01c6c62a2d669295c1b66eaad80">SELSMP0</a></td></tr>
<tr class="separator:af33ba01c6c62a2d669295c1b66eaad80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02d3ccd44be09191c241af0c0c2d413"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#ae02d3ccd44be09191c241af0c0c2d413">SELSMP1</a></td></tr>
<tr class="separator:ae02d3ccd44be09191c241af0c0c2d413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456c45557a48dc2341901ee678e11bd9"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#a456c45557a48dc2341901ee678e11bd9">RESERVE6</a> [2]</td></tr>
<tr class="separator:a456c45557a48dc2341901ee678e11bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab78d7a3f850c19e20cb0e82712e66987"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d8/d00/struct_e_a_d_c___t.html#ab78d7a3f850c19e20cb0e82712e66987">REFADJCTL</a></td></tr>
<tr class="separator:ab78d7a3f850c19e20cb0e82712e66987"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup EADC Enhanced Analog to Digital Converter(EADC)
Memory Mapped Structure for EADC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l00025">25</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a111ab0c1ad1ab0b31bf5d50cbd4c3dd7" name="a111ab0c1ad1ab0b31bf5d50cbd4c3dd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111ab0c1ad1ab0b31bf5d50cbd4c3dd7">&#9670;&nbsp;</a></span>CALCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::CALCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0114] ADC Calibration Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md143"></a>
Offset: 0x114  ADC Calibration Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">CALSTART   </td><td class="markdownTableBodyLeft">Calibration Functional Block Start    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Stop calibration functional block.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Start calibration functional block.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is set by software and cleared by hardware after re-calibration is finished.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">CALDONE   </td><td class="markdownTableBodyLeft">Calibration Functional Block Complete (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = During a calibration.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Calibration is completed.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">CALSEL   </td><td class="markdownTableBodyLeft">Select Calibration Functional Block Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Calibration functional block Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Calibration functional block Enabled.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01525">1525</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="ae5c38ecc65115b866ab264fb280042ee" name="ae5c38ecc65115b866ab264fb280042ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c38ecc65115b866ab264fb280042ee">&#9670;&nbsp;</a></span>CALDWRD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EADC_T::CALDWRD</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0118] ADC Calibration Load Word Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01526">1526</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="afba112eec324712cdda0e58d7514d205" name="afba112eec324712cdda0e58d7514d205"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afba112eec324712cdda0e58d7514d205">&#9670;&nbsp;</a></span>CMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EADC_T::CMP[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e0] ADC Result Compare Register 0~3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01518">1518</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a0f76b976320e1043f00cf1ba06974843" name="a0f76b976320e1043f00cf1ba06974843"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f76b976320e1043f00cf1ba06974843">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] ADC Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md115"></a>
Offset: 0x50  ADC Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADCEN   </td><td class="markdownTableBodyLeft">ADC Converter Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADC Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADC Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Before starting ADC conversion function, this bit should be set to 1    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Clear it to 0 to disable ADC converter analog circuit power consumption.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADCRST   </td><td class="markdownTableBodyLeft">ADC Converter Control Circuits Reset    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Cause ADC control circuits reset to initial state, but not change the ADC registers value.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: ADCRST bit remains 1 during ADC reset, when ADC reset end, the ADCRST bit is automatically cleared to 0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ADCIEN0   </td><td class="markdownTableBodyLeft">Specific Sample Module ADC ADINT0 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The ADC converter generates a conversion end ADIF0 (EADC_STATUS2[0]) upon the end of specific sample module ADC conversion    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN0 bit is set then conversion end interrupt request ADINT0 is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module ADC ADINT0 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module ADC ADINT0 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ADCIEN1   </td><td class="markdownTableBodyLeft">Specific Sample Module ADC ADINT1 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The ADC converter generates a conversion end ADIF1 (EADC_STATUS2[1]) upon the end of specific sample module ADC conversion    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN1 bit is set then conversion end interrupt request ADINT1 is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module ADC ADINT1 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module ADC ADINT1 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ADCIEN2   </td><td class="markdownTableBodyLeft">Specific Sample Module ADC ADINT2 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The ADC converter generates a conversion end ADIF2 (EADC_STATUS2[2]) upon the end of specific sample module ADC conversion    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN2 bit is set then conversion end interrupt request ADINT2 is generated.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module ADC ADINT2 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module ADC ADINT2 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ADCIEN3   </td><td class="markdownTableBodyLeft">Specific Sample Module ADC ADINT3 Interrupt Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The ADC converter generates a conversion end ADIF3 (EADC_STATUS2[3]) upon the end of specific sample module ADC conversion    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If ADCIEN3 bit is set then conversion end interrupt request ADINT3 is generated.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Specific sample module ADC ADINT3 interrupt function Disabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Specific sample module ADC ADINT3 interrupt function Enabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7:6]   </td><td class="markdownTableBodyCenter">RES   </td><td class="markdownTableBodyLeft">Resolution (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 12-bit ADC result will be put at RESULT (EADC_DATn[11:0]).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">DIFFEN   </td><td class="markdownTableBodyLeft">Differential Analog Input Mode Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Single-end analog input mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Differential analog input mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">DMOF   </td><td class="markdownTableBodyLeft">ADC Differential Input Mode Output Format    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC conversion result will be filled in RESULT (EADC_DATn[15:0], where n= 0 ~ 8) with unsigned format.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC conversion result will be filled in RESULT (EADC_DATn[15:0], where n= 0 ~ 8) with 2'complement format.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[11:10]   </td><td class="markdownTableBodyCenter">VREFSEL   </td><td class="markdownTableBodyLeft">Internal Voltage Reference Select Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC have internal voltage reference, user can control this bit to select reference voltage for ADC    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 1.6V.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 2.0V.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 2.5V (AVDD33 &gt;= 2.8V).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3.0V (AVDD33 &gt;= 3.3V).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">SPEED   </td><td class="markdownTableBodyLeft">Speed Mode Select Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Control signal for ADC conversion speed    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Low speed mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = High speed mode.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01506">1506</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a4b17364060fa7ab412af48ca123970ef" name="a4b17364060fa7ab412af48ca123970ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b17364060fa7ab412af48ca123970ef">&#9670;&nbsp;</a></span>CURDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::CURDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] ADC PDMA Current Transfer Data Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md114"></a>
Offset: 0x4C  ADC PDMA Current Transfer Data Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:0]   </td><td class="markdownTableBodyCenter">CURDAT   </td><td class="markdownTableBodyLeft">ADC PDMA Current Transfer Data (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register is a shadow register of EADC_DATn (n=0~8) for PDMA support.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01505">1505</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a668f9c7802eeaa452f380754bbe600ae" name="a668f9c7802eeaa452f380754bbe600ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a668f9c7802eeaa452f380754bbe600ae">&#9670;&nbsp;</a></span>DAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::DAT[19]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] ADC Data Register 0~18 for Sample Module 0~18 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01504">1504</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="ab46119886a9803cb68af49a579fb5229" name="ab46119886a9803cb68af49a579fb5229"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab46119886a9803cb68af49a579fb5229">&#9670;&nbsp;</a></span>DDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::DDAT[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] ADC Double Data Register 0~3 for Sample Module 0~3 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01523">1523</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="ae0f0adc2ba954938b02e82d5784a2fb5" name="ae0f0adc2ba954938b02e82d5784a2fb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f0adc2ba954938b02e82d5784a2fb5">&#9670;&nbsp;</a></span>INTSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EADC_T::INTSRC[4]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d0] ADC interrupt 0~3 Source Enable Control Register. <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01517">1517</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a3574d759cf426bd6e97fd09d11641243" name="a3574d759cf426bd6e97fd09d11641243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3574d759cf426bd6e97fd09d11641243">&#9670;&nbsp;</a></span>OVSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::OVSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] ADC Sample Module Start of Conversion Overrun Flag Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md118"></a>
Offset: 0x5C  ADC Sample Module Start of Conversion Overrun Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">SPOVF   </td><td class="markdownTableBodyLeft">ADC SAMPLE0~8 Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No sample module event overrun.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Indicates a new sample module event is generated while an old one event is pending.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01509">1509</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="ac1e5b9e2695e35a1f1004761776f78fe" name="ac1e5b9e2695e35a1f1004761776f78fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac1e5b9e2695e35a1f1004761776f78fe">&#9670;&nbsp;</a></span>PDMACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::PDMACTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0130] ADC PDMA Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md144"></a>
Offset: 0x130  ADC PDMA Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">PDMATEN   </td><td class="markdownTableBodyLeft">PDMA Transfer Enable Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When EADC conversion is completed, the converted data is loaded into EADC_DATn (n: 0 ~ 8) register, user can enable this bit to generate a PDMA data transfer request.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = PDMA data transfer Disabled.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = PDMA data transfer Enabled.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note:When this bit field is set to 1, user must set EADCIENn (EADC_CTL[5:2], n=0~3) = 0 to disable interrupt.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[31]   </td><td class="markdownTableBodyCenter">PDMABUSY   </td><td class="markdownTableBodyLeft">PDMA Busy Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When EADC conversion is completed, the converted data is loaded into EADC_DATn (n: 0 ~ 8) register    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can trigger PDMA to read converted data    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When PDMA is too busy to read converted data, this bit field to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01530">1530</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a22ae13b8f046a4c754c80ac5b80390fc" name="a22ae13b8f046a4c754c80ac5b80390fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22ae13b8f046a4c754c80ac5b80390fc">&#9670;&nbsp;</a></span>PENDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::PENDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] ADC Start of Conversion Pending Flag Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md117"></a>
Offset: 0x58  ADC Start of Conversion Pending Flag Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">STPF   </td><td class="markdownTableBodyLeft">ADC Sample Module 0~8 Start of Conversion Pending Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Read Operation:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = There is no pending conversion for sample module.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Sample module ADC start of conversion is pending.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Write Operation:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Clear pending flag &amp; cancel the conversion for sample module.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit remains 1 during pending state    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the respective ADC conversion is ended, the STPFn (n=0~8) bit is automatically cleared to 0   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01508">1508</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a576cf54b48083876e84cfad506a7747c" name="a576cf54b48083876e84cfad506a7747c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a576cf54b48083876e84cfad506a7747c">&#9670;&nbsp;</a></span>PWRM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::PWRM</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0110] ADC Power Management Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md142"></a>
Offset: 0x110  ADC Power Management Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PWUPRDY   </td><td class="markdownTableBodyLeft">ADC Power-up Sequence Completed and Ready for Conversion (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADC is not ready for conversion may be in power down state or in the progress of start-up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADC is ready for conversion.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">PWUCALEN   </td><td class="markdownTableBodyLeft">Power Up Calibration Function Enable Bit    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Calibration function Disabled at power up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Calibration function Enabled at power up.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit works together with CALSEL (EADC_CALCTL [3]), see the following    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">{PWUCALEN, CALSEL } Description:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWUCALEN is 0 and CALSEL is 0: No need to calibrate.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWUCALEN is 0 and CALSEL is 1: No need to calibrate.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">PWUCALEN is 1 and CALSEL is 1: Calibrate when power up.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3:2]   </td><td class="markdownTableBodyCenter">PWDMOD   </td><td class="markdownTableBodyLeft">ADC Power-down Mode    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit field to select ADC Power-down mode when system power-down.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = ADC Deep Power-down mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = ADC Power down.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = ADC Standby mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = ADC Deep Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Different PWDMOD has different power down/up sequence; in order to avoid ADC powering up with wrong sequence, user must keep PWMOD consistent each time in power down and start-up    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[27:8]   </td><td class="markdownTableBodyCenter">IREFSUT   </td><td class="markdownTableBodyLeft">ADC Internal REF Start-up Time    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Set this bit field to control internal reference start-up time    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The typical required internal reference start-up time is 1ms when ADC fully power down    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Internal reference start-up time = (1/ADC_CLK) x IREFSUT.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: ADC fully Power-down mode means both ADC macro and internal reference enter Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2: ADC macro enters Power-down mode when ADCEN(EADC_CTL[0] = 0.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 3: ADC internal reference enters Power-down mode when PDREF(EADC_REFADJCT[0] = 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01524">1524</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="ab78d7a3f850c19e20cb0e82712e66987" name="ab78d7a3f850c19e20cb0e82712e66987"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab78d7a3f850c19e20cb0e82712e66987">&#9670;&nbsp;</a></span>REFADJCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::REFADJCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0150] ADC Reference Voltage Adjust Control Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md147"></a>
Offset: 0x150  ADC Reference Voltage Adjust Control Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">PDREF   </td><td class="markdownTableBodyLeft">ADC Power Down Internal Reference Control Bit    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Normal operating mode.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Power-down mode.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: If power down internal reference, ADC's reference voltage must come from external VREF.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:1]   </td><td class="markdownTableBodyCenter">REFADJ   </td><td class="markdownTableBodyLeft">ADC Internal Band-gap Voltage Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">By setting REFADJ according to the following formula and configuration table, one can adjust reference voltage VREF in a small range:    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">VREF = GAIN x VBG.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">GAIN = 1.6, 2.0, 2.5, 3.0(by setting VREFSEL(EADC_CTL[11:10]) = 00, 01, 10, 11 respectively).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">VBG is internal band-gap voltage, typical 1.0V, VBG can be configured by the following:    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0000 = VBG_type.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0001 = VBG_type + 20 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0010 = VBG_type + 40 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0011 = VBG_type + 60 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0100 = VBG_type + 80 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0101 = VBG_type + 100 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0110 = VBG_type + 120 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0111 = VBG_type + 160 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1000 = VBG_type - 20 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1001 = VBG_type - 40 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1010 = VBG_type - 60 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1011 = VBG_type - 80 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1100 = VBG_type - 100 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1101 = VBG_type - 120 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1110 = VBG_type - 140 mV.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1111 = VBG_type - 160 mV.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: VBG_type = 1.0 V.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01535">1535</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a461e59fce41e4bf45fc5b29c66747b1a" name="a461e59fce41e4bf45fc5b29c66747b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461e59fce41e4bf45fc5b29c66747b1a">&#9670;&nbsp;</a></span>RESERVE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::RESERVE5[3]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01531">1531</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a456c45557a48dc2341901ee678e11bd9" name="a456c45557a48dc2341901ee678e11bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456c45557a48dc2341901ee678e11bd9">&#9670;&nbsp;</a></span>RESERVE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::RESERVE6[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01534">1534</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a35a8faf5511255e4fe38ee5c7fda15c0" name="a35a8faf5511255e4fe38ee5c7fda15c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35a8faf5511255e4fe38ee5c7fda15c0">&#9670;&nbsp;</a></span>SCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t EADC_T::SCTL[19]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] ADC Sample Module 0~18 Control Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01513">1513</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="af33ba01c6c62a2d669295c1b66eaad80" name="af33ba01c6c62a2d669295c1b66eaad80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af33ba01c6c62a2d669295c1b66eaad80">&#9670;&nbsp;</a></span>SELSMP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::SELSMP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0140] ADC Select Sampling Time Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md145"></a>
Offset: 0x140  ADC Select Sampling Time Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">SELSMP0   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5:4]   </td><td class="markdownTableBodyCenter">SELSMP1   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9:8]   </td><td class="markdownTableBodyCenter">SELSMP2   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13:12]   </td><td class="markdownTableBodyCenter">SELSMP3   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[17:16]   </td><td class="markdownTableBodyCenter">SELSMP4   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[21:20]   </td><td class="markdownTableBodyCenter">SELSMP5   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[25:24]   </td><td class="markdownTableBodyCenter">SELSMP6   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[29:28]   </td><td class="markdownTableBodyCenter">SELSMP7   </td><td class="markdownTableBodyLeft">Channel n Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01532">1532</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="ae02d3ccd44be09191c241af0c0c2d413" name="ae02d3ccd44be09191c241af0c0c2d413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae02d3ccd44be09191c241af0c0c2d413">&#9670;&nbsp;</a></span>SELSMP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::SELSMP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0144] ADC Select Sampling Time Register 1 <br  />
</p>
<h2><a class="anchor" id="autotoc_md146"></a>
Offset: 0x144  ADC Select Sampling Time Register 1</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[1:0]   </td><td class="markdownTableBodyCenter">SELSMP8   </td><td class="markdownTableBodyLeft">Channel 8 Select Sampling Time Option    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">ADC sampling time selection bit, in case more sampling time is needed when the input signal resistance is higher.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00 = 3+0 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01 = 3+2 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">10 = 3+4 ADC_CLK.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">11 = 3+6 ADC_CLK.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: Please set the same value in all of SELSMPn (n = 0,1..8).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01533">1533</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a3a9e9eae753312ea434da7d544bbf808" name="a3a9e9eae753312ea434da7d544bbf808"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a9e9eae753312ea434da7d544bbf808">&#9670;&nbsp;</a></span>STATUS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f0] ADC Status Register 0 <br  />
</p>
<h2><a class="anchor" id="autotoc_md135"></a>
Offset: 0xF0  ADC Status Register 0</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">VALID   </td><td class="markdownTableBodyLeft">EADC_DAT0~8 Data Valid Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is a mirror of VALID bit in sample module ADC result data register EADC_DATn. (n=0~8).    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24:16]   </td><td class="markdownTableBodyCenter">OV   </td><td class="markdownTableBodyLeft">EADC_DAT0~8 Overrun Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">It is a mirror to OV bit in sample module ADC result data register EADC_DATn. (n=0~8).   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01519">1519</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a8a67fe418bed236d10976591cf02c862" name="a8a67fe418bed236d10976591cf02c862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a67fe418bed236d10976591cf02c862">&#9670;&nbsp;</a></span>STATUS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t EADC_T::STATUS1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f4] ADC Status Register 1 <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01520">1520</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="a81ef3b5f47e896bade83e833837fcd37" name="a81ef3b5f47e896bade83e833837fcd37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81ef3b5f47e896bade83e833837fcd37">&#9670;&nbsp;</a></span>STATUS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f8] ADC Status Register 2 <br  />
</p>
<h2><a class="anchor" id="autotoc_md136"></a>
Offset: 0xF8  ADC Status Register 2</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[0]   </td><td class="markdownTableBodyCenter">ADIF0   </td><td class="markdownTableBodyLeft">ADC ADINT0 Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT0 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT0 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[1]   </td><td class="markdownTableBodyCenter">ADIF1   </td><td class="markdownTableBodyLeft">ADC ADINT1 Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT1 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT1 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[2]   </td><td class="markdownTableBodyCenter">ADIF2   </td><td class="markdownTableBodyLeft">ADC ADINT2 Interrupt Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT2 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT2 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[3]   </td><td class="markdownTableBodyCenter">ADIF3   </td><td class="markdownTableBodyLeft">ADC ADINT3 Interrupt Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No ADINT3 interrupt pulse received.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT3 interrupt pulse has been received.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 1: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note 2:This bit indicates whether an ADC conversion of specific sample module has been completed    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4]   </td><td class="markdownTableBodyCenter">ADCMPF0   </td><td class="markdownTableBodyLeft">ADC Compare 0 Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module ADC conversion result meets setting condition in EADC_CMP0 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP0 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP0 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[5]   </td><td class="markdownTableBodyCenter">ADCMPF1   </td><td class="markdownTableBodyLeft">ADC Compare 1 Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module ADC conversion result meets setting condition in EADC_CMP1 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP1 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP1 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[6]   </td><td class="markdownTableBodyCenter">ADCMPF2   </td><td class="markdownTableBodyLeft">ADC Compare 2 Flag    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module ADC conversion result meets setting condition in EADC_CMP2 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP2 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP2 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[7]   </td><td class="markdownTableBodyCenter">ADCMPF3   </td><td class="markdownTableBodyLeft">ADC Compare 3 Flag    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">When the specific sample module ADC conversion result meets setting condition in EADC_CMP3 then this bit is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT does not meet EADC_CMP3 register setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT meets EADC_CMP3 register setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8]   </td><td class="markdownTableBodyCenter">ADOVIF0   </td><td class="markdownTableBodyLeft">ADC ADINT0 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT0 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT0 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[9]   </td><td class="markdownTableBodyCenter">ADOVIF1   </td><td class="markdownTableBodyLeft">ADC ADINT1 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT1 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT1 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[10]   </td><td class="markdownTableBodyCenter">ADOVIF2   </td><td class="markdownTableBodyLeft">ADC ADINT2 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT2 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT2 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[11]   </td><td class="markdownTableBodyCenter">ADOVIF3   </td><td class="markdownTableBodyLeft">ADC ADINT3 Interrupt Flag Overrun    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = ADINT3 interrupt flag is not overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = ADINT3 interrupt flag is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit is cleared by writing 1 to it.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[12]   </td><td class="markdownTableBodyCenter">ADCMPO0   </td><td class="markdownTableBodyLeft">ADC Compare 0 Output Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare0 data CMPDAT0 (EADC_CMP0[27:16]) is used to compare with conversion result of specified sample module    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT is less than CMPDAT0 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT0 setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[13]   </td><td class="markdownTableBodyCenter">ADCMPO1   </td><td class="markdownTableBodyLeft">ADC Compare 1 Output Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare1 data CMPDAT1 (EADC_CMP1[27:16]) is used to compare with conversion result of specified sample module    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT is less than CMPDAT1 setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT1 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[14]   </td><td class="markdownTableBodyCenter">ADCMPO2   </td><td class="markdownTableBodyLeft">ADC Compare 2 Output Status (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare2 data CMPDAT2 (EADC_CMP2[27:16]) is used to compare with conversion result of specified sample module    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT is less than CMPDAT2 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT2 setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[15]   </td><td class="markdownTableBodyCenter">ADCMPO3   </td><td class="markdownTableBodyLeft">ADC Compare 3 Output Status (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">The 12 bits compare3 data CMPDAT3 (EADC_CMP3[27:16]) is used to compare with conversion result of specified sample module    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">User can use it to monitor the external analog input pin voltage status.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = Conversion result in EADC_DAT is less than CMPDAT3 setting.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Conversion result in EADC_DAT is greater than or equal to CMPDAT3 setting.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[20:16]   </td><td class="markdownTableBodyCenter">CHANNEL   </td><td class="markdownTableBodyLeft">Current Conversion Channel (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This filed reflects ADC current conversion channel when BUSY=1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">00H = EADC_CH0.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">01H = EADC_CH1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">02H = EADC_CH2.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">03H = EADC_CH3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">04H = EADC_CH4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">05H = EADC_CH5.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">06H = EADC_CH6.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">07H = EADC_CH7.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">08H = VBAT/4.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[23]   </td><td class="markdownTableBodyCenter">BUSY   </td><td class="markdownTableBodyLeft">Busy/Idle (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = EADC is in idle state.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = EADC is busy at conversion.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[24]   </td><td class="markdownTableBodyCenter">ADOVIF   </td><td class="markdownTableBodyLeft">All ADC Interrupt Flag Overrun Bits Check (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~3.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of ADINT interrupt flag ADOVIFn (EADC_STATUS2[11:8]) is overwritten to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any ADOVIFn Flag is equal to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[25]   </td><td class="markdownTableBodyCenter">STOVF   </td><td class="markdownTableBodyLeft">All ADC Sample Module Start of Conversion Overrun Flags Check (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of sample module event overrun flag SPOVF (EADC_OVSTS[n]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of sample module event overrun flag SPOVF (EADC_OVSTS[n]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any SPOVF Flag is equal to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[26]   </td><td class="markdownTableBodyCenter">AVALID   </td><td class="markdownTableBodyLeft">All Sample Module ADC Result Data Register EADC_DAT Data Valid Flag Check (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~8.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of sample module data register valid flag VALID (EADC_DATn[17]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of sample module data register valid flag VALID (EADC_DATn[17]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any VALID Flag is equal to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter">[27]   </td><td class="markdownTableBodyCenter">AOV   </td><td class="markdownTableBodyLeft">All Sample Module ADC Result Data Register Overrun Flags Check (Read Only)    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">n=0~8.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = None of sample module data register overrun flag OV (EADC_DATn[16]) is set to 1.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Any one of sample module data register overrun flag OV (EADC_DATn[16]) is set to 1.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: This bit will keep 1 when any OV Flag is equal to 1.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01521">1521</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="aa2a9209b1d93bce63d901632c57d5e81" name="aa2a9209b1d93bce63d901632c57d5e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2a9209b1d93bce63d901632c57d5e81">&#9670;&nbsp;</a></span>STATUS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::STATUS3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00fc] ADC Status Register 3 <br  />
</p>
<h2><a class="anchor" id="autotoc_md137"></a>
Offset: 0xFC  ADC Status Register 3</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[4:0]   </td><td class="markdownTableBodyCenter">CURSPL   </td><td class="markdownTableBodyLeft">ADC Current Sample Module (Read Only)    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">This register shows the current ADC is controlled by which sample module control logic modules.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If the ADC is Idle, the bit filed will be set to 0x1F.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01522">1522</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<a id="adbadd7fc24373ee59089a73dde2cabee" name="adbadd7fc24373ee59089a73dde2cabee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbadd7fc24373ee59089a73dde2cabee">&#9670;&nbsp;</a></span>SWTRG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EADC_T::SWTRG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] ADC Sample Module Software Start Register <br  />
</p>
<h2><a class="anchor" id="autotoc_md116"></a>
Offset: 0x54  ADC Sample Module Software Start Register</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadCenter">Bits   </th><th class="markdownTableHeadCenter">Field   </th><th class="markdownTableHeadLeft">Descriptions    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter">[8:0]   </td><td class="markdownTableBodyCenter">SWTRG   </td><td class="markdownTableBodyLeft">ADC Sample Module 0~8 Software Force to Start ADC Conversion    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">0 = No effect.    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">1 = Cause an ADC conversion when the priority is given to sample module.    </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">Note: After writing this register to start ADC conversion, the EADC_PENDSTS register will show which sample module will conversion    </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyCenter"></td><td class="markdownTableBodyCenter"></td><td class="markdownTableBodyLeft">If user want to disable the conversion of the sample module, user can write EADC_PENDSTS register to clear it.   </td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html#l01507">1507</a> of file <a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Device/Nuvoton/ma35d1_rtp/Include/<a class="el" href="../../d5/d3b/eadc__reg_8h_source.html">eadc_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Mar 20 2022 11:57:15 for MA35D1 RTP BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
