<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf atlys.ucf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="NETSKEW" ><twConstHead uID="1"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/SYSCLK&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.093</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.093</twSlack><twNet>SYSCLK</twNet><twSkew>0.093</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.093</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>RAMB16_X2Y28.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.241</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>RAMB16_X2Y30.CLKA</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X18Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X19Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X36Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X36Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X42Y69.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.263</twNetDelInfo><twSkew>0.080</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.244</twNetDelInfo><twSkew>0.061</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.242</twNetDelInfo><twSkew>0.059</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X39Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.246</twNetDelInfo><twSkew>0.063</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X26Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo><twSkew>0.087</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X21Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y68.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.276</twNetDelInfo><twSkew>0.093</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.057</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X33Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.247</twNetDelInfo><twSkew>0.064</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X37Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X38Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X39Y55.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X48Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X49Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X30Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.252</twNetDelInfo><twSkew>0.069</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X34Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X35Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.253</twNetDelInfo><twSkew>0.070</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X39Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X40Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X41Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.261</twNetDelInfo><twSkew>0.078</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.264</twNetDelInfo><twSkew>0.081</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo><twSkew>0.087</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.275</twNetDelInfo><twSkew>0.092</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X24Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.276</twNetDelInfo><twSkew>0.093</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X25Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y65.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.270</twNetDelInfo><twSkew>0.087</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X31Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.251</twNetDelInfo><twSkew>0.068</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X32Y67.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X20Y63.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y60.CLK</twDest><twNetDelInfo twAcc="twRouted">1.271</twNetDelInfo><twSkew>0.088</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X22Y66.CLK</twDest><twNetDelInfo twAcc="twRouted">1.272</twNetDelInfo><twSkew>0.089</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X23Y64.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.273</twNetDelInfo><twSkew>0.090</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X27Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X28Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y58.CLK</twDest><twNetDelInfo twAcc="twRouted">1.266</twNetDelInfo><twSkew>0.083</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y59.CLK</twDest><twNetDelInfo twAcc="twRouted">1.269</twNetDelInfo><twSkew>0.086</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y16.O</twSrc><twDest>SLICE_X29Y62.CLK</twDest><twNetDelInfo twAcc="twRouted">1.274</twNetDelInfo><twSkew>0.091</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="7" twConstType="NETSKEW" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc2/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.384</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.384</twSlack><twNet>hit</twNet><twSkew>0.384</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.384</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X42Y69.A5</twDest><twNetDelInfo twAcc="twRouted">1.565</twNetDelInfo><twSkew>0.384</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X46Y61.CLK</twDest><twNetDelInfo twAcc="twRouted">1.248</twNetDelInfo><twSkew>0.067</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y56.CLK</twDest><twNetDelInfo twAcc="twRouted">1.237</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y6.O</twSrc><twDest>SLICE_X47Y57.CLK</twDest><twNetDelInfo twAcc="twRouted">1.239</twNetDelInfo><twSkew>0.058</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="8" twConstType="NETSKEW" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;slaves/TDCchannels/SYSCLK&quot; MAXSKEW = 0 ns;" ScopeName="">NET &quot;slaves/TDCchannels/dc1/TDCcore/hit&quot; MAXSKEW = 0 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>1</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxNetSkew>0.264</twMaxNetSkew></twConstHead><twNetRpt><twSkewNet><twSlack>-0.264</twSlack><twNet>hit</twNet><twSkew>0.264</twSkew><twNotMet></twNotMet><twTimeConst>0.000</twTimeConst><twAbsSlack>0.264</twAbsSlack><twDetSkewNet><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X35Y60.AX</twDest><twNetDelInfo twAcc="twRouted">1.448</twNetDelInfo><twSkew>0.264</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y48.CLK</twDest><twNetDelInfo twAcc="twRouted">1.250</twNetDelInfo><twSkew>0.066</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y49.CLK</twDest><twNetDelInfo twAcc="twRouted">1.249</twNetDelInfo><twSkew>0.065</twSkew></twNetSkew><twNetSkew><twSrc>BUFGMUX_X3Y8.O</twSrc><twDest>SLICE_X47Y54.CLK</twDest><twNetDelInfo twAcc="twRouted">1.240</twNetDelInfo><twSkew>0.056</twSkew></twNetSkew></twDetSkewNet></twSkewNet></twNetRpt></twConst><twConst anchorID="9" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>6019</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1454</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.676</twMinPer></twConstHead><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_22 (SLICE_X42Y30.C3), 8 paths
</twPathRptBanner><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.324</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_22</twDest><twTotPathDel>7.516</twTotPathDel><twClkSkew dest = "0.273" src = "2.398">2.125</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_22</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.327</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313681</twBEL><twBEL>myprogrammer/_i000014/shiftregister_22</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>6.210</twRouteDel><twTotDel>7.516</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>17.4</twPctLog><twPctRoute>82.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.417</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_2</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_22</twDest><twTotPathDel>7.225</twTotPathDel><twClkSkew dest = "0.273" src = "2.596">2.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_2</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.482</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313681</twBEL><twBEL>myprogrammer/_i000014/shiftregister_22</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>6.178</twRouteDel><twTotDel>7.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.445</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_3</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_22</twDest><twTotPathDel>7.197</twTotPathDel><twClkSkew dest = "0.273" src = "2.596">2.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_3</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_22</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C3</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.696</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313681</twBEL><twBEL>myprogrammer/_i000014/shiftregister_22</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>6.150</twRouteDel><twTotDel>7.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_23 (SLICE_X42Y30.D3), 8 paths
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.361</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_23</twDest><twTotPathDel>7.479</twTotPathDel><twClkSkew dest = "0.273" src = "2.398">2.125</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_23</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.327</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313671</twBEL><twBEL>myprogrammer/_i000014/shiftregister_23</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>6.173</twRouteDel><twTotDel>7.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>17.5</twPctLog><twPctRoute>82.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.454</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_2</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_23</twDest><twTotPathDel>7.188</twTotPathDel><twClkSkew dest = "0.273" src = "2.596">2.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_2</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.482</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313671</twBEL><twBEL>myprogrammer/_i000014/shiftregister_23</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>6.141</twRouteDel><twTotDel>7.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.482</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_3</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_23</twDest><twTotPathDel>7.160</twTotPathDel><twClkSkew dest = "0.273" src = "2.596">2.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_3</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_23</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.D3</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.659</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313671</twBEL><twBEL>myprogrammer/_i000014/shiftregister_23</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>6.113</twRouteDel><twTotDel>7.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_20 (SLICE_X42Y30.A6), 8 paths
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.520</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_20</twDest><twTotPathDel>7.320</twTotPathDel><twClkSkew dest = "0.273" src = "2.398">2.125</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_7</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_20</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X34Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y20.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">4.327</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.187</twDelInfo><twComp>myprogrammer/_i000014/N4</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313701</twBEL><twBEL>myprogrammer/_i000014/shiftregister_20</twBEL></twPathDel><twLogDel>1.306</twLogDel><twRouteDel>6.014</twRouteDel><twTotDel>7.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.613</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_2</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_20</twDest><twTotPathDel>7.029</twTotPathDel><twClkSkew dest = "0.273" src = "2.596">2.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_2</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.482</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313701</twBEL><twBEL>myprogrammer/_i000014/shiftregister_20</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.982</twRouteDel><twTotDel>7.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>14.9</twPctLog><twPctRoute>85.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.641</twSlack><twSrc BELType="FF">myprogrammer/_i000014/prescaler_3</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_20</twDest><twTotPathDel>7.001</twTotPathDel><twClkSkew dest = "0.273" src = "2.596">2.323</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/prescaler_3</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_20</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X34Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X34Y19.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp><twBEL>myprogrammer/_i000014/prescaler_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y19.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">4.454</twDelInfo><twComp>myprogrammer/_i000014/prescaler&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>myprogrammer/_i000014/N01</twComp><twBEL>myprogrammer/_i000014/_n0342_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.A6</twSite><twDelType>net</twDelType><twFanCnt>100</twFanCnt><twDelInfo twEdge="twRising">1.500</twDelInfo><twComp>myprogrammer/_i000014/tick_n</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;23&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313701</twBEL><twBEL>myprogrammer/_i000014/shiftregister_20</twBEL></twPathDel><twLogDel>1.047</twLogDel><twRouteDel>5.954</twRouteDel><twTotDel>7.001</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>15.0</twPctLog><twPctRoute>85.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point clocks/nuke_d2 (SLICE_X34Y76.CE), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">clocks/d17_d</twSrc><twDest BELType="FF">clocks/nuke_d2</twDest><twTotPathDel>1.328</twTotPathDel><twClkSkew dest = "1.081" src = "0.000">-1.081</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/d17_d</twSrc><twDest BELType='FF'>clocks/nuke_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X49Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X49Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>clocks/d17_d</twComp><twBEL>clocks/d17_d</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>clocks/d17_d</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.925</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y76.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>clocks/nuke_d2</twComp><twBEL>clocks/nuke_d2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>1.082</twRouteDel><twTotDel>1.328</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.189</twSlack><twSrc BELType="FF">clocks/clkdiv/d17</twSrc><twDest BELType="FF">clocks/nuke_d2</twDest><twTotPathDel>2.048</twTotPathDel><twClkSkew dest = "1.724" src = "0.865">-0.859</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clocks/clkdiv/d17</twSrc><twDest BELType='FF'>clocks/nuke_d2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X55Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X55Y54.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>clocks/d17</twComp><twBEL>clocks/clkdiv/d17</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>clocks/d17</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y63.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp><twBEL>clocks/d17_d17_d_AND_3_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y76.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.925</twDelInfo><twComp>clocks/d17_d17_d_AND_3_o</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X34Y76.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.108</twDelInfo><twComp>clocks/nuke_d2</twComp><twBEL>clocks/nuke_d2</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>1.802</twRouteDel><twTotDel>2.048</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>12.0</twPctLog><twPctRoute>88.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_9 (SLICE_X41Y26.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.249</twSlack><twSrc BELType="FF">myprogrammer/UCOMM/u_registerInterface/myReg12_3</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_9</twDest><twTotPathDel>0.534</twTotPathDel><twClkSkew dest = "0.964" src = "0.679">-0.285</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/UCOMM/u_registerInterface/myReg12_3</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X40Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X40Y27.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>myprogrammer/myReg12&lt;3&gt;</twComp><twBEL>myprogrammer/UCOMM/u_registerInterface/myReg12_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y26.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.119</twDelInfo><twComp>myprogrammer/myReg12&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y26.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;11&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313821</twBEL><twBEL>myprogrammer/_i000014/shiftregister_9</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.119</twRouteDel><twTotDel>0.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>77.7</twPctLog><twPctRoute>22.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point myprogrammer/_i000014/shiftregister_51 (SLICE_X40Y25.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.263</twSlack><twSrc BELType="FF">myprogrammer/_i000014/shiftregister_52</twSrc><twDest BELType="FF">myprogrammer/_i000014/shiftregister_51</twDest><twTotPathDel>0.878</twTotPathDel><twClkSkew dest = "1.228" src = "0.613">-0.615</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>myprogrammer/_i000014/shiftregister_52</twSrc><twDest BELType='FF'>myprogrammer/_i000014/shiftregister_51</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X43Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twSrcClk><twPathDel><twSite>SLICE_X43Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;55&gt;</twComp><twBEL>myprogrammer/_i000014/shiftregister_52</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.490</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;52&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X40Y25.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>myprogrammer/_i000014/shiftregister&lt;51&gt;</twComp><twBEL>myprogrammer/_i000014/Mmux__n0313361</twBEL><twBEL>myprogrammer/_i000014/shiftregister_51</twBEL></twPathDel><twLogDel>0.388</twLogDel><twRouteDel>0.490</twRouteDel><twTotDel>0.878</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">sysclk_b</twDestClk><twPctLog>44.2</twPctLog><twPctRoute>55.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="36"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="37" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.626" period="3.125" constraintValue="3.125" deviceLimit="2.499" freqLimit="400.160" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT3" locationPin="PLL_ADV_X0Y0.CLKOUT3" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="38" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y0.CLKOUT0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="39" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="2.200" period="3.125" constraintValue="3.125" deviceLimit="0.925" freqLimit="1081.081" physResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="slaves/TDCchannels/PLLgen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y0.CLKOUT1" clockNet="slaves/TDCchannels/PLLgen/clkout1"/></twPinLimitRpt></twConst><twConst anchorID="40" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_ipb_125_path&quot; TIG;</twConstName><twItemCnt>59</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="35" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/we_buf_0 (SLICE_X9Y96.AX), 35 paths
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.995</twTotDel><twSrc BELType="FF">slaves/slave1/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.446</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.509</twTotPathDel><twClkSkew dest = "2.106" src = "2.281">0.175</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X28Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y45.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/slave1/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave1/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.687</twDelInfo><twComp>slaves/ipbr[1]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>slaves/fabric/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.914</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.651</twLogDel><twRouteDel>9.858</twRouteDel><twTotDel>11.509</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="43"><twUnconstPath anchorID="44" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.947</twTotDel><twSrc BELType="FF">slaves/slave2/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.397</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.460</twTotPathDel><twClkSkew dest = "2.106" src = "2.282">0.176</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave2/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X28Y46.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>slaves/slave2/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave2/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.015</twDelInfo><twComp>slaves/ipbr[2]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.914</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.392</twLogDel><twRouteDel>10.068</twRouteDel><twTotDel>11.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>12.1</twPctLog><twPctRoute>87.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="45"><twUnconstPath anchorID="46" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.924</twTotDel><twSrc BELType="FF">slaves/slave0/ack</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twDel>11.396</twDel><twSUTime>0.063</twSUTime><twTotPathDel>11.459</twTotPathDel><twClkSkew dest = "2.106" src = "2.260">0.154</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave0/ack</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/we_buf_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X31Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X31Y45.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave0/ipbus_in_ipb_strobe_ipbus_in_ipb_write_AND_366_o</twComp><twBEL>slaves/slave0/ack</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>slaves/ipbr[0]_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y46.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>slaves/fabric/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y46.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/N01</twComp><twBEL>slaves/fabric/ored_ack&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.A3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ipb_master_in_ipb_ack</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y51.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>ipbus/trans/sm/tx_we1</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_we</twComp><twBEL>ipbus/trans/sm/tx_we2</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.931</twDelInfo><twComp>ipbus/trans/tx_we</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y54.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/trans_out_we1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y96.AX</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">5.914</twDelInfo><twComp>ipbus/trans_out_we</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y96.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/we_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/we_buf_0</twBEL></twPathDel><twLogDel>1.657</twLogDel><twRouteDel>9.802</twRouteDel><twTotDel>11.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>14.5</twPctLog><twPctRoute>85.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="12" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_tx/d_sync (SLICE_X53Y40.AX), 12 paths
</twPathRptBanner><twPathRpt anchorID="47"><twUnconstPath anchorID="48" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.753</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB4</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.177</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.240</twTotPathDel><twClkSkew dest = "2.084" src = "2.286">0.202</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB4</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y49.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB4</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.940</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.251</twRouteDel><twTotDel>4.240</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.618</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB3</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.042</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.105</twTotPathDel><twClkSkew dest = "2.084" src = "2.286">0.202</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB3</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X40Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X40Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB4</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.805</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB3</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.989</twLogDel><twRouteDel>3.116</twRouteDel><twTotDel>4.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.608</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_tx/d_sync</twDest><twDel>4.040</twDel><twSUTime>0.063</twSUTime><twTotPathDel>4.103</twTotPathDel><twClkSkew dest = "2.084" src = "2.278">0.194</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd1_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_tx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd1-In8</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y49.B3</twSite><twDelType>net</twDelType><twFanCnt>71</twFanCnt><twDelInfo twEdge="twRising">0.928</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y49.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_trans_out_pkt_done1</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y40.AX</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ipbus/pkt_tx</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y40.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_tx/d_sync</twComp><twBEL>ipbus/stretch_tx/d_sync</twBEL></twPathDel><twLogDel>0.972</twLogDel><twRouteDel>3.131</twRouteDel><twTotDel>4.103</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="8" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/stretch_rx/d_sync (SLICE_X49Y51.AX), 8 paths
</twPathRptBanner><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.550</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>3.010</twDel><twSUTime>0.063</twSUTime><twTotPathDel>3.073</twTotPathDel><twClkSkew dest = "2.119" src = "2.285">0.166</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB1</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X45Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.655</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.918</twLogDel><twRouteDel>2.155</twRouteDel><twTotDel>3.073</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.477</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>2.936</twDel><twSUTime>0.063</twSUTime><twTotPathDel>2.999</twTotPathDel><twClkSkew dest = "2.119" src = "2.286">0.167</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB2</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X43Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X43Y49.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB3</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB2</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.988</twLogDel><twRouteDel>2.011</twRouteDel><twTotDel>2.999</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.391</twTotDel><twSrc BELType="FF">ipbus/trans/iface/state_FSM_FFd3_BRB0</twSrc><twDest BELType="FF">ipbus/stretch_rx/d_sync</twDest><twDel>2.850</twDel><twSUTime>0.063</twSUTime><twTotPathDel>2.913</twTotPathDel><twClkSkew dest = "2.119" src = "2.286">0.167</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/iface/state_FSM_FFd3_BRB0</twSrc><twDest BELType='FF'>ipbus/stretch_rx/d_sync</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X44Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X44Y48.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y48.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y48.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3_BRB5</twComp><twBEL>ipbus/trans/iface/state_FSM_FFd3-In3</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>72</twFanCnt><twDelInfo twEdge="twRising">0.842</twDelInfo><twComp>ipbus/trans/iface/state_FSM_FFd3</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y54.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans_out_we</twComp><twBEL>ipbus/trans/iface/pkt_rx1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y51.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.658</twDelInfo><twComp>ipbus/pkt_rx</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y51.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>ipbus/stretch_rx/d_sync</twComp><twBEL>ipbus/stretch_rx/d_sync</twBEL></twPathDel><twLogDel>0.974</twLogDel><twRouteDel>1.939</twRouteDel><twTotDel>2.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>33.4</twPctLog><twPctRoute>66.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_ipb_125_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0 (SLICE_X19Y58.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMinDelay" ><twTotDel>0.349</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twDel>0.566</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>0.721</twTotPathDel><twClkSkew dest = "1.163" src = "1.102">-0.061</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X21Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y58.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.368</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y58.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;_rt</twBEL><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.368</twRouteDel><twTotDel>0.721</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>49.0</twPctLog><twPctRoute>51.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0 (SLICE_X16Y83.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>0.324</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twDel>0.645</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.693</twTotPathDel><twClkSkew dest = "1.140" src = "1.082">-0.058</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y82.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y83.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y83.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_0</twBEL></twPathDel><twLogDel>0.246</twLogDel><twRouteDel>0.447</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rarp_buf_0 (SLICE_X47Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>0.442</twTotDel><twSrc BELType="FF">ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twDel>0.765</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.824</twTotPathDel><twClkSkew dest = "1.146" src = "1.075">-0.071</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/trans/cfg/vec_out_81</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp><twBEL>ipbus/trans/cfg/vec_out_81</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>ipbus/cfg&lt;81&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rarp_buf&lt;0&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rarp_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.567</twRouteDel><twTotDel>0.824</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk125</twDestClk><twPctLog>31.2</twPctLog><twPctRoute>68.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="65" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="NET &quot;clocks/rst&quot; TIG;" ScopeName="">PATH &quot;TS_tig_125_ipb_path&quot; TIG;</twConstName><twItemCnt>43</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>43</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y38.DIA1), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twUnconstPath anchorID="67" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.274</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twDel>7.519</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.819</twTotPathDel><twClkSkew dest = "2.142" src = "2.286">0.144</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X54Y65.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;3&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.533</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y56.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;31&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;3&gt;&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.021</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.433</twLogDel><twRouteDel>6.386</twRouteDel><twTotDel>7.819</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>18.3</twPctLog><twPctRoute>81.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y38.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.121</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_2</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twDel>7.366</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.666</twTotPathDel><twClkSkew dest = "2.142" src = "2.286">0.144</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_2</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X54Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X54Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;3&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y58.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.553</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y58.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;27&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;2&gt;&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y52.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.077</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y52.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/rmw_result_15_BRB5</twComp><twBEL>ipbus/trans/sm/mux101121</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.099</twDelInfo><twComp>ipbus/trans/tx_data&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y51.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata231</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.398</twDelInfo><twComp>ipbus/trans_out_wdata&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.539</twLogDel><twRouteDel>6.127</twRouteDel><twTotDel>7.666</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>20.1</twPctLog><twPctRoute>79.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram3 (RAMB16_X2Y42.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>7.970</twTotDel><twSrc BELType="FF">ipbus/udp_if/IPADDR/My_IP_addr_4</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twDel>7.164</twDel><twSUTime>0.300</twSUTime><twTotPathDel>7.464</twTotPathDel><twClkSkew dest = "2.090" src = "2.285">0.195</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/IPADDR/My_IP_addr_4</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X52Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y64.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;7&gt;</twComp><twBEL>ipbus/udp_if/IPADDR/My_IP_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.130</twDelInfo><twComp>ipbus/my_ip_addr_udp&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.251</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;20&gt;</twComp><twBEL>ipbus/trans/cfg/dout&lt;4&gt;&lt;4&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y50.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.819</twDelInfo><twComp>ipbus/trans/cfg_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y50.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/tx_data&lt;4&gt;</twComp><twBEL>ipbus/trans/sm/mux101161</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y50.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>ipbus/trans/tx_data&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y50.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;5&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata271</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y42.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.559</twDelInfo><twComp>ipbus/trans_out_wdata&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y42.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram3</twBEL></twPathDel><twLogDel>1.462</twLogDel><twRouteDel>6.002</twRouteDel><twTotDel>7.464</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>19.6</twPctLog><twPctRoute>80.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_tig_125_ipb_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0 (SLICE_X29Y42.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMinDelay" ><twTotDel>0.150</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twDest><twDel>0.464</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.523</twTotPathDel><twClkSkew dest = "1.138" src = "1.076">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X25Y42.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y42.AX</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>0.523</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1 (SLICE_X29Y42.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMinDelay" ><twTotDel>0.153</twTotDel><twSrc BELType="FF">ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twDest><twDel>0.467</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.526</twTotPathDel><twClkSkew dest = "1.138" src = "1.076">-0.062</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X25Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X25Y42.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_selector/send_block.send_i_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y42.BX</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ipbus/udp_if/rx_read_buffer_125&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y42.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf&lt;3&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.526</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_0 (SLICE_X42Y40.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>0.147</twTotDel><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twDel>0.469</twDel><twSUTime>-0.048</twSUTime><twTotPathDel>0.517</twTotPathDel><twClkSkew dest = "1.110" src = "1.051">-0.059</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.160" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_tff</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X42Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_tff</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y40.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.269</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_tff</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.269</twRouteDel><twTotDel>0.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="78" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twConstName><twItemCnt>1797</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1137</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.549</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR (SLICE_X54Y114.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.451</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twTotPathDel>4.502</twTotPathDel><twClkSkew dest = "0.474" src = "0.486">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER&lt;14:0&gt;_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y114.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twBEL></twPathDel><twLogDel>1.115</twLogDel><twRouteDel>3.387</twRouteDel><twTotDel>4.502</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.230</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twTotPathDel>3.724</twTotPathDel><twClkSkew dest = "0.154" src = "0.165">0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER&lt;14:0&gt;_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y114.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.434</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y114.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.407</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FCS_ERR</twBEL></twPathDel><twLogDel>1.076</twLogDel><twRouteDel>2.648</twRouteDel><twTotDel>3.724</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR (SLICE_X54Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.614</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twDest><twTotPathDel>4.329</twTotPathDel><twClkSkew dest = "0.464" src = "0.486">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER&lt;14:0&gt;_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twBEL></twPathDel><twLogDel>1.163</twLogDel><twRouteDel>3.166</twRouteDel><twTotDel>4.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.393</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twDest><twTotPathDel>3.551</twTotPathDel><twClkSkew dest = "0.144" src = "0.165">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER&lt;14:0&gt;_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.455</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/FRAME_LEN_ERR</twBEL></twPathDel><twLogDel>1.124</twLogDel><twRouteDel>2.427</twRouteDel><twTotDel>3.551</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>31.7</twPctLog><twPctRoute>68.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN (SLICE_X55Y118.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.669</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twDest><twTotPathDel>4.274</twTotPathDel><twClkSkew dest = "0.464" src = "0.486">0.022</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y110.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X52Y110.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y120.B2</twSite><twDelType>net</twDelType><twFanCnt>56</twFanCnt><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/SYNC_RX_RESET_I/R4</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER&lt;14:0&gt;_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>3.166</twRouteDel><twTotDel>4.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>25.9</twPctLog><twPctRoute>74.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.448</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twDest><twTotPathDel>3.496</twTotPathDel><twClkSkew dest = "0.144" src = "0.165">0.021</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y120.B4</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.214</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/RX_SM/END_FRAME</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y120.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/LENGTH_MATCH</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_DECODER/Mcount_DATA_COUNTER&lt;14:0&gt;_val1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y118.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y118.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.400</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FRAME_CHECKER/EXCEEDED_MIN_LEN</twBEL></twPathDel><twLogDel>1.069</twLogDel><twRouteDel>2.427</twRouteDel><twTotDel>3.496</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8 (SLICE_X56Y109.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8</twDest><twTotPathDel>0.283</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y109.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;8&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_8</twBEL></twPathDel><twLogDel>0.130</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.283</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7 (SLICE_X56Y109.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.281</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7</twDest><twTotPathDel>0.285</twTotPathDel><twClkSkew dest = "0.043" src = "0.039">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y109.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y109.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.102</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;8&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_7</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.285</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22 (SLICE_X56Y110.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.360</twSlack><twSrc BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType="FF">eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22</twDest><twTotPathDel>0.365</twTotPathDel><twClkSkew dest = "0.044" src = "0.039">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twSrc><twDest BELType='FF'>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twSrcClk><twPathDel><twSite>SLICE_X56Y108.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y110.CE</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twFalling">0.235</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/ENABLE_REG</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y110.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.104</twDelInfo><twComp>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC&lt;22&gt;</twComp><twBEL>eth/emac0/U0/trimac_top/TRI_SPEED.TRIMAC_INST/RXGEN/FCS_CHECK/CALC_22</twBEL></twPathDel><twLogDel>0.130</twLogDel><twRouteDel>0.235</twRouteDel><twTotDel>0.365</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">eth/rx_clk</twDestClk><twPctLog>35.6</twPctLog><twPctRoute>64.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="97"><twPinLimitBanner>Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="98" type="MINPERIOD" name="Tbcper_I" slack="6.270" period="8.000" constraintValue="8.000" deviceLimit="1.730" freqLimit="578.035" physResource="eth/bufg0/I0" logResource="eth/bufg0/I0" locationPin="BUFGMUX_X2Y3.I0" clockNet="gmii_rx_clk_IBUFG"/><twPinLimit anchorID="99" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA/CLK" locationPin="SLICE_X48Y93.CLK" clockNet="eth/rx_clk"/><twPinLimit anchorID="100" type="MINPERIOD" name="Tcp" slack="6.962" period="8.000" constraintValue="8.000" deviceLimit="1.038" freqLimit="963.391" physResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014&lt;5&gt;/CLK" logResource="eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1/CLK" locationPin="SLICE_X48Y93.CLK" clockNet="eth/rx_clk"/></twPinLimitRpt></twConst><twConst anchorID="101" twConstType="PATHDELAY" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Hit1_to_SYSCLK = FROM &quot;GRPhit1&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit1_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="102" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_Hit2_to_SYSCLK = FROM &quot;GRPhit2&quot; TO &quot;GRPSYSCLK&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_Hit2_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 1         ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="103" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit1 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit1&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>4</twErrCntSetup><twErrCntEndPt>4</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>4</twPathErrCnt><twMaxDel>1.088</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0 (SLICE_X47Y54.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathFromToDelay"><twSlack>-0.088</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twTotPathDel>1.088</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.618</twLogDel><twRouteDel>0.470</twRouteDel><twTotDel>1.088</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>56.8</twPctLog><twPctRoute>43.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathFromToDelay"><twSlack>-0.067</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twTotPathDel>1.067</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.596</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.063</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.471</twLogDel><twRouteDel>0.596</twRouteDel><twTotDel>1.067</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2 (SLICE_X47Y54.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathFromToDelay"><twSlack>-0.029</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.029</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.688</twLogDel><twRouteDel>0.341</twRouteDel><twTotDel>1.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>66.9</twPctLog><twPctRoute>33.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit1 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit1&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2 (SLICE_X47Y54.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="110"><twSlack>0.397</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y54.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.138</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.397</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>65.2</twPctLog><twPctRoute>34.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1 (SLICE_X47Y54.B5), 1 path
</twPathRptBanner><twRacePath anchorID="111"><twSlack>0.528</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.175</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.175</twRouteDel><twTotDel>0.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>66.9</twPctLog><twPctRoute>33.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0 (SLICE_X47Y54.AX), 1 path
</twPathRptBanner><twRacePath anchorID="112"><twSlack>0.541</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y54.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.282</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc1/TDCcore/hit</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="113" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC TS_CLK_0_to_Hit2 = FROM &quot;GRPCLK_0&quot; TO &quot;GRPhit2&quot; 1 ns DATAPATHONLY;" ScopeName="">TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns         DATAPATHONLY;</twConstName><twItemCnt>6</twItemCnt><twErrCntSetup>2</twErrCntSetup><twErrCntEndPt>2</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>6</twEndPtCnt><twPathErrCnt>2</twPathErrCnt><twMaxDel>1.237</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2 (SLICE_X46Y61.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathFromToDelay"><twSlack>-0.237</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twDest><twTotPathDel>1.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.C5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_2</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0 (SLICE_X46Y61.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathFromToDelay"><twSlack>-0.022</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twDest><twTotPathDel>1.022</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.418</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_0</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.418</twRouteDel><twTotDel>1.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>59.1</twPctLog><twPctRoute>40.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1 (SLICE_X46Y61.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathFromToDelay"><twSlack>0.003</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twDest><twTotPathDel>0.997</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>1.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.393</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.213</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.393</twRouteDel><twTotDel>0.997</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.781">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>60.6</twPctLog><twPctRoute>39.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_CLK_0_to_Hit2 = MAXDELAY FROM TIMEGRP &quot;GRPCLK_0&quot; TO TIMEGRP &quot;GRPhit2&quot; 1 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2 (SLICE_X46Y61.CX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="120"><twSlack>0.433</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y60.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.185</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.185</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>57.3</twPctLog><twPctRoute>42.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1 (SLICE_X46Y61.BX), 1 path
</twPathRptBanner><twRacePath anchorID="121"><twSlack>0.442</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.194</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.194</twRouteDel><twTotDel>0.442</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>56.1</twPctLog><twPctRoute>43.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0 (SLICE_X46Y61.AX), 1 path
</twPathRptBanner><twRacePath anchorID="122"><twSlack>0.446</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X46Y60.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="4.687">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X46Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.198</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.906">slaves/TDCchannels/dc2/TDCcore/hit</twDestClk><twPctLog>55.6</twPctLog><twPctRoute>44.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="123" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_hit1Divider = FROM &quot;GRPinputhit1&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.524</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3 (SLICE_X48Y54.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathFromToDelay"><twSlack>2.476</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.524</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.047</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>1.047</twRouteDel><twTotDel>1.524</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>31.3</twPctLog><twPctRoute>68.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2 (SLICE_X48Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathFromToDelay"><twSlack>2.559</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twTotPathDel>1.441</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.765">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.964</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.964</twRouteDel><twTotDel>1.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0 (SLICE_X48Y54.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>2.678</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.322</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.296">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.845</twRouteDel><twTotDel>1.322</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit1Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit1&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/hit_syn (SLICE_X35Y59.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="130"><twSlack>0.446</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/hit_syn</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X35Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y59.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.189</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y59.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.189</twRouteDel><twTotDel>0.446</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1 (SLICE_X49Y54.BX), 1 path
</twPathRptBanner><twRacePath anchorID="131"><twSlack>0.499</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y54.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.196</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1_1</twBEL></twPathDel><twLogDel>0.303</twLogDel><twRouteDel>0.196</twRouteDel><twTotDel>0.499</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0 (SLICE_X49Y54.A5), 1 path
</twPathRptBanner><twRacePath anchorID="132"><twSlack>0.531</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc1/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y54.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.178</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y54.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_L1&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L0&lt;0&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_L1_0</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>66.5</twPctLog><twPctRoute>33.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="133" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_hit2Divider = FROM &quot;GRPinputhit2&quot; TO &quot;GRPSYSCLK&quot; 4 ns DATAPATHONLY;" ScopeName="">TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4         ns DATAPATHONLY;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>11</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.400</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0 (SLICE_X48Y61.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathFromToDelay"><twSlack>2.600</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twDest><twTotPathDel>1.400</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.296">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.923</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_0</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.923</twRouteDel><twTotDel>1.400</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3 (SLICE_X48Y61.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathFromToDelay"><twSlack>2.671</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twTotPathDel>1.329</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="9.375">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.852</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_3</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.852</twRouteDel><twTotDel>1.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1 (SLICE_X48Y61.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>2.706</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1</twDest><twTotPathDel>1.294</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.156">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y56.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.817</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.086</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_1</twBEL></twPathDel><twLogDel>0.477</twLogDel><twRouteDel>0.817</twRouteDel><twTotDel>1.294</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>36.9</twPctLog><twPctRoute>63.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hit2Divider = MAXDELAY FROM TIMEGRP &quot;GRPinputhit2&quot; TO TIMEGRP &quot;GRPSYSCLK&quot; 4
        ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1 (SLICE_X48Y61.B4), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="140"><twSlack>0.549</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="13.281">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X46Y61.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.218</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L0&lt;1&gt;_rt</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_L1_1</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>0.218</twRouteDel><twTotDel>0.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>60.3</twPctLog><twPctRoute>39.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_syn (SLICE_X42Y69.AX), 1 path
</twPathRptBanner><twRacePath anchorID="141"><twSlack>0.560</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_syn</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y69.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X42Y69.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.238</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y69.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn0</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y69.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_syn</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_syn</twBEL></twPathDel><twLogDel>0.286</twLogDel><twRouteDel>0.274</twRouteDel><twTotDel>0.560</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2 (SLICE_X48Y61.CX), 1 path
</twPathRptBanner><twRacePath anchorID="142"><twSlack>0.602</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="12.890">slaves/TDCchannels/dc2/TDCcore/hit</twSrcClk><twPathDel><twSite>SLICE_X47Y57.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y61.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X48Y61.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/hit_registers_L1_2</twBEL></twPathDel><twLogDel>0.239</twLogDel><twRouteDel>0.363</twRouteDel><twTotDel>0.602</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.416">slaves/SYSCLK</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="143" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_SYSCLK_to_IPBCLK = FROM &quot;GRPSYSCLK&quot; TO &quot;GRPIPBCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>66</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>66</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.961</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_31 (SLICE_X22Y56.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathFromToDelay"><twSlack>0.039</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_31</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_31</twDest><twTotPathDel>1.961</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_31</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_31</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y63.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.264</twDelInfo><twComp>slaves/hitcount1&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux2411</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_31</twBEL></twPathDel><twLogDel>0.697</twLogDel><twRouteDel>1.264</twRouteDel><twTotDel>1.961</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_29 (SLICE_X27Y60.B1), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathFromToDelay"><twSlack>0.116</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_29</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_29</twDest><twTotPathDel>1.884</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_29</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_29</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y67.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y60.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.210</twDelInfo><twComp>slaves/hitcount2&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.227</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave4/mux21111</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_29</twBEL></twPathDel><twLogDel>0.674</twLogDel><twRouteDel>1.210</twRouteDel><twTotDel>1.884</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>35.8</twPctLog><twPctRoute>64.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_28 (SLICE_X27Y60.C1), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>0.134</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_28</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_28</twDest><twTotPathDel>1.866</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_28</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_28</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="223.958">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y67.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/hitcount2&lt;31&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_28</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.097</twDelInfo><twComp>slaves/hitcount2&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y60.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave4/mux2011</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_28</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>1.097</twRouteDel><twTotDel>1.866</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_SYSCLK_to_IPBCLK = MAXDELAY FROM TIMEGRP &quot;GRPSYSCLK&quot; TO TIMEGRP &quot;GRPIPBCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_3 (SLICE_X22Y56.D3), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="150"><twSlack>0.636</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_3</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_3</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_3</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y56.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y56.D3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>slaves/hitcount1&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X22Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.131</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;31&gt;</twComp><twBEL>slaves/slave2/mux2511</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_3</twBEL></twPathDel><twLogDel>0.331</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.636</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>52.0</twPctLog><twPctRoute>48.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave2/ipbus_out_ipb_rdata_10 (SLICE_X25Y56.A4), 1 path
</twPathRptBanner><twRacePath anchorID="151"><twSlack>0.651</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_10</twSrc><twDest BELType="FF">slaves/slave2/ipbus_out_ipb_rdata_10</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_10</twSrc><twDest BELType='FF'>slaves/slave2/ipbus_out_ipb_rdata_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X24Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>slaves/hitcount1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y56.A4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.236</twDelInfo><twComp>slaves/hitcount1&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y56.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/ipbr[2]_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/slave2/mux1112</twBEL><twBEL>slaves/slave2/ipbus_out_ipb_rdata_10</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.236</twRouteDel><twTotDel>0.651</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>63.7</twPctLog><twPctRoute>36.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/slave4/ipbus_out_ipb_rdata_6 (SLICE_X29Y60.D5), 1 path
</twPathRptBanner><twRacePath anchorID="152"><twSlack>0.654</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType="FF">slaves/slave4/ipbus_out_ipb_rdata_6</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/hitCount_6</twSrc><twDest BELType='FF'>slaves/slave4/ipbus_out_ipb_rdata_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="229.166">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X26Y61.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/hitcount2&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/dc2/hitCount_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y60.D5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>slaves/hitcount2&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X29Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/ipbr[4]_ipb_rdata&lt;6&gt;</twComp><twBEL>slaves/slave4/mux2811</twBEL><twBEL>slaves/slave4/ipbus_out_ipb_rdata_6</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.205</twRouteDel><twTotDel>0.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="224.000">ipb_clk</twDestClk><twPctLog>68.7</twPctLog><twPctRoute>31.3</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="153" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC TS_IPBCLK_to_SYSCLK = FROM &quot;GRPIPBCLK&quot; TO &quot;GRPSYSCLK&quot; 2 ns DATAPATHONLY;" ScopeName="">TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;         2 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.875</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X30Y57.A1), 1 path
</twPathRptBanner><twPathRpt anchorID="154"><twConstPath anchorID="155" twDataPathType="twDataPathFromToDelay"><twSlack>0.125</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.875</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y54.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/slave3/reg_0&lt;20&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.125</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y57.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.750</twLogDel><twRouteDel>1.125</twRouteDel><twTotDel>1.875</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>40.0</twPctLog><twPctRoute>60.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X25Y62.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="156"><twConstPath anchorID="157" twDataPathType="twDataPathFromToDelay"><twSlack>0.443</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twTotPathDel>1.557</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>2.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y62.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.769</twLogDel><twRouteDel>0.788</twRouteDel><twTotDel>1.557</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3776.041">slaves/SYSCLK</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_IPBCLK_to_SYSCLK = MAXDELAY FROM TIMEGRP &quot;GRPIPBCLK&quot; TO TIMEGRP &quot;GRPSYSCLK&quot;
        2 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1 (SLICE_X25Y62.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="158"><twSlack>0.888</twSlack><twSrc BELType="FF">slaves/slave1/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave1/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X26Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp><twBEL>slaves/slave1/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y62.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.439</twDelInfo><twComp>slaves/ctrl_reg_PChandshake1&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X25Y62.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc1/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.449</twLogDel><twRouteDel>0.439</twRouteDel><twTotDel>0.888</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1 (SLICE_X30Y57.A1), 1 path
</twPathRptBanner><twRacePath anchorID="159"><twSlack>1.148</twSlack><twSrc BELType="FF">slaves/slave3/reg_0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/slave3/reg_0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X27Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3776.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X27Y54.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>slaves/slave3/reg_0&lt;20&gt;</twComp><twBEL>slaves/slave3/reg_0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y57.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.707</twDelInfo><twComp>slaves/ctrl_reg_PChandshake2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X30Y57.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.197</twDelInfo><twComp>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd2</twComp><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1-In21</twBEL><twBEL>slaves/TDCchannels/dc2/ramManager/FSMstate_FSM_FFd1</twBEL></twPathDel><twLogDel>0.441</twLogDel><twRouteDel>0.707</twRouteDel><twTotDel>1.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3770.833">slaves/SYSCLK</twDestClk><twPctLog>38.4</twPctLog><twPctRoute>61.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="160" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;</twConstName><twItemCnt>47475</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15299</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.597</twMinPer></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/status_buffer/history_14 (SLICE_X13Y72.D1), 16 paths
</twPathRptBanner><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.403</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_14</twDest><twTotPathDel>7.455</twTotPathDel><twClkSkew dest = "0.494" src = "0.485">-0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_rx_valid</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>297</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>mac_rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>555</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;127&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_976_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;14&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_14_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_14</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>5.909</twRouteDel><twTotDel>7.455</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.221</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_14</twDest><twTotPathDel>6.643</twTotPathDel><twClkSkew dest = "0.494" src = "0.479">-0.015</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_14</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_last</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>mac_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/last_rx_last</twComp><twBEL>ipbus/udp_if/my_rx_last1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>ipbus/udp_if/my_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y78.B5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;127&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_976_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;14&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_14_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_14</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>5.151</twRouteDel><twTotDel>6.643</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.900</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_14</twDest><twTotPathDel>5.940</twTotPathDel><twClkSkew dest = "0.494" src = "0.503">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_14</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X49Y74.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>555</twFanCnt><twDelInfo twEdge="twRising">2.599</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X21Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;127&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y72.D1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>ipbus/udp_if/status_buffer/rst_ipb_125_rst_ipb_125_MUX_976_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y72.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;14&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_14_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_14</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>4.639</twRouteDel><twTotDel>5.940</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/status_buffer/history_87 (SLICE_X9Y78.D2), 16 paths
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.420</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_87</twDest><twTotPathDel>7.452</twTotPathDel><twClkSkew dest = "0.508" src = "0.485">-0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_87</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_rx_valid</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>297</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>mac_rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>555</twFanCnt><twDelInfo twEdge="twRising">3.100</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;73&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1413</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;87&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_87_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_87</twBEL></twPathDel><twLogDel>1.546</twLogDel><twRouteDel>5.906</twRouteDel><twTotDel>7.452</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.7</twPctLog><twPctRoute>79.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="169"><twConstPath anchorID="170" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.195</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_87</twDest><twTotPathDel>6.683</twTotPathDel><twClkSkew dest = "0.508" src = "0.479">-0.029</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_87</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_last</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>mac_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/last_rx_last</twComp><twBEL>ipbus/udp_if/my_rx_last1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>ipbus/udp_if/my_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.420</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;73&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1413</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;87&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_87_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_87</twBEL></twPathDel><twLogDel>1.492</twLogDel><twRouteDel>5.191</twRouteDel><twTotDel>6.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.3</twPctLog><twPctRoute>77.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="171"><twConstPath anchorID="172" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.917</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_87</twDest><twTotPathDel>5.937</twTotPathDel><twClkSkew dest = "0.508" src = "0.503">-0.005</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_87</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X49Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X49Y74.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.427</twDelInfo><twComp>ipbus/udp_if/rx_reset_block/rx_reset_buf.reset_latch</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>555</twFanCnt><twDelInfo twEdge="twRising">3.100</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;73&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y78.D2</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1413</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y78.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.322</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;87&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_87_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_87</twBEL></twPathDel><twLogDel>1.301</twLogDel><twRouteDel>4.636</twRouteDel><twTotDel>5.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>21.9</twPctLog><twPctRoute>78.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/status_buffer/history_68 (SLICE_X8Y73.B1), 16 paths
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.522</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_68</twDest><twTotPathDel>7.338</twTotPathDel><twClkSkew dest = "0.496" src = "0.485">-0.011</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_68</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X52Y81.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X52Y81.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.981</twDelInfo><twComp>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>mac_rx_valid</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.axis_m_axis_tvalid1_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y74.D4</twSite><twDelType>net</twDelType><twFanCnt>297</twFanCnt><twDelInfo twEdge="twRising">0.716</twDelInfo><twComp>mac_rx_valid</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp><twBEL>ipbus/udp_if/rx_reset_block/rx_reset1</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y70.C4</twSite><twDelType>net</twDelType><twFanCnt>555</twFanCnt><twDelInfo twEdge="twRising">3.008</twDelInfo><twComp>ipbus/udp_if/rx_reset</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;48&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1412</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;70&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_68_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_68</twBEL></twPathDel><twLogDel>1.510</twLogDel><twRouteDel>5.828</twRouteDel><twTotDel>7.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.792</twSlack><twSrc BELType="FF">eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_68</twDest><twTotPathDel>7.074</twTotPathDel><twClkSkew dest = "0.496" src = "0.479">-0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_68</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X48Y84.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X48Y84.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>mac_rx_last</twComp><twBEL>eth/fifo/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/dout_i_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.086</twDelInfo><twComp>mac_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/last_rx_last</twComp><twBEL>ipbus/udp_if/my_rx_last1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>ipbus/udp_if/my_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;48&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1412</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;70&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_68_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_68</twBEL></twPathDel><twLogDel>1.456</twLogDel><twRouteDel>5.618</twRouteDel><twTotDel>7.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.629</twSlack><twSrc BELType="FF">ipbus/udp_if/last_rx_last</twSrc><twDest BELType="FF">ipbus/udp_if/status_buffer/history_68</twDest><twTotPathDel>6.206</twTotPathDel><twClkSkew dest = "0.496" src = "0.510">0.014</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.151</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/udp_if/last_rx_last</twSrc><twDest BELType='FF'>ipbus/udp_if/status_buffer/history_68</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X43Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X43Y78.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/udp_if/last_rx_last</twComp><twBEL>ipbus/udp_if/last_rx_last</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y78.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>ipbus/udp_if/last_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/udp_if/last_rx_last</twComp><twBEL>ipbus/udp_if/my_rx_last1</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y75.B4</twSite><twDelType>net</twDelType><twFanCnt>42</twFanCnt><twDelInfo twEdge="twRising">1.576</twDelInfo><twComp>ipbus/udp_if/my_rx_last</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_pkt_drop_rarp_mux_19_OUT1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y70.C3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.833</twDelInfo><twComp>ipbus/udp_if/status_buffer/history_block.event_pending_PWR_51_o_MUX_965_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y70.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.204</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;48&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o141_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y73.B1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.123</twDelInfo><twComp>ipbus/udp_if/status_buffer/Mmux_history_block.event_data[7]_history_block.event_data[7]_MUX_972_o1412</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y73.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.341</twDelInfo><twComp>ipbus/udp_if/status_buffer/history&lt;70&gt;</twComp><twBEL>ipbus/udp_if/status_buffer/history_68_rstpot</twBEL><twBEL>ipbus/udp_if/status_buffer/history_68</twBEL></twPathDel><twLogDel>1.400</twLogDel><twRouteDel>4.806</twRouteDel><twTotDel>6.206</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>22.6</twPctLog><twPctRoute>77.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram2 (RAMB16_X2Y46.ADDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="179"><twConstPath anchorID="180" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.283</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/addra_2</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram2</twDest><twTotPathDel>0.288</twTotPathDel><twClkSkew dest = "0.077" src = "0.072">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/addra_2</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X40Y92.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ipbus/udp_if/addra&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/addra_2</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y46.ADDRA4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.154</twDelInfo><twComp>ipbus/udp_if/addra&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y46.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram2</twBEL></twPathDel><twLogDel>0.134</twLogDel><twRouteDel>0.154</twRouteDel><twTotDel>0.288</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>46.5</twPctLog><twPctRoute>53.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/internal_ram/Mram_ram1 (RAMB16_X2Y44.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="181"><twConstPath anchorID="182" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.297</twSlack><twSrc BELType="FF">ipbus/udp_if/rx_ram_mux/dia_0</twSrc><twDest BELType="RAM">ipbus/udp_if/internal_ram/Mram_ram1</twDest><twTotPathDel>0.302</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/rx_ram_mux/dia_0</twSrc><twDest BELType='RAM'>ipbus/udp_if/internal_ram/Mram_ram1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X39Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X39Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/dia&lt;3&gt;</twComp><twBEL>ipbus/udp_if/rx_ram_mux/dia_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y44.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>ipbus/udp_if/dia&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y44.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>ipbus/udp_if/internal_ram/Mram_ram1</twComp><twBEL>ipbus/udp_if/internal_ram/Mram_ram1</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.302</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_rx_ram/Mram_ram31 (RAMB16_X3Y28.ADDRA2), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">ipbus/udp_if/payload/next_addr_block.addr_int_3</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twDest><twTotPathDel>0.340</twTotPathDel><twClkSkew dest = "0.066" src = "0.065">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/payload/next_addr_block.addr_int_3</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X55Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/payload_addr&lt;5&gt;</twComp><twBEL>ipbus/udp_if/payload/next_addr_block.addr_int_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y28.ADDRA2</twSite><twDelType>net</twDelType><twFanCnt>35</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>ipbus/udp_if/payload_addr&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y28.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twComp><twBEL>ipbus/udp_if/ipbus_rx_ram/Mram_ram31</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.340</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">clk125</twDestClk><twPctLog>38.8</twPctLog><twPctRoute>61.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="185"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="186" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKB" locationPin="RAMB16_X1Y32.CLKB" clockNet="clk125"/><twPinLimit anchorID="187" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram11/CLKB" locationPin="RAMB16_X2Y38.CLKB" clockNet="clk125"/><twPinLimit anchorID="188" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.876" period="8.000" constraintValue="8.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram12/CLKB" locationPin="RAMB16_X2Y34.CLKB" clockNet="clk125"/></twPinLimitRpt></twConst><twConst anchorID="189" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;</twConstName><twItemCnt>30921</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3549</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>11.242</twMinPer></twConstHead><twPathRptBanner iPaths="51" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram2 (RAMB16_X1Y38.DIA1), 51 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.758</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twTotPathDel>11.202</twTotPathDel><twClkSkew dest = "0.596" src = "0.601">0.005</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.A5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">2.554</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata261</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>9.568</twRouteDel><twTotDel>11.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.6</twPctLog><twPctRoute>85.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.886</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twTotPathDel>11.074</twTotPathDel><twClkSkew dest = "0.596" src = "0.601">0.005</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y52.A4</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">2.426</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y52.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata261</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.213</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata26</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>1.634</twLogDel><twRouteDel>9.440</twRouteDel><twTotDel>11.074</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.740</twSlack><twSrc BELType="RAM">slaves/RAM1/Mram_ram</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twTotPathDel>10.214</twTotPathDel><twClkSkew dest = "0.596" src = "0.607">0.011</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>slaves/RAM1/Mram_ram</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOB3</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y56.C1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.438</twDelInfo><twComp>slaves/ipbr[5]_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y56.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263_G</twBEL><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata263</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.969</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/mux101151</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y51.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.305</twDelInfo><twComp>ipbus/trans/tx_data&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y51.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/iface/blen&lt;3&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata261</twBEL></twPathDel><twPathDel><twSite>RAMB16_X1Y38.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.527</twDelInfo><twComp>ipbus/trans_out_wdata&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X1Y38.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram2</twBEL></twPathDel><twLogDel>2.975</twLogDel><twRouteDel>7.239</twRouteDel><twTotDel>10.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram15 (RAMB16_X2Y40.DIA1), 52 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>20.809</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twTotPathDel>11.106</twTotPathDel><twClkSkew dest = "0.551" src = "0.601">0.050</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.D5</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.254</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata22</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata221</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata22</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;29&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata223</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux101111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>ipbus/trans/tx_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata221</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.602</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twBEL></twPathDel><twLogDel>1.633</twLogDel><twRouteDel>9.473</twRouteDel><twTotDel>11.106</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.195</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twTotPathDel>10.720</twTotPathDel><twClkSkew dest = "0.551" src = "0.601">0.050</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">2.868</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y48.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata22</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata221</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata22</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;29&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata223</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.943</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux101111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>ipbus/trans/tx_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata221</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.602</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twBEL></twPathDel><twLogDel>1.633</twLogDel><twRouteDel>9.087</twRouteDel><twTotDel>10.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.2</twPctLog><twPctRoute>84.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.555</twSlack><twSrc BELType="FF">ipbus/trans/sm/state_FSM_FFd2_BRB0</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twTotPathDel>9.379</twTotPathDel><twClkSkew dest = "0.551" src = "0.582">0.031</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/state_FSM_FFd2_BRB0</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X45Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X45Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2_BRB0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.638</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2_BRB0</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/sm/err_d_0_BRB2</twComp><twBEL>ipbus/trans/sm/state_FSM_FFd2-In5</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.D1</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>ipbus/trans/sm/state_FSM_FFd2</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/state_tx_hdr1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y57.D1</twSite><twDelType>net</twDelType><twFanCnt>52</twFanCnt><twDelInfo twEdge="twRising">1.590</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y57.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/sm/hdr&lt;23&gt;</twComp><twBEL>ipbus/trans/sm/mux101111</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y47.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>ipbus/trans/tx_data&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y47.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/hlen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata221</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y40.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.602</twDelInfo><twComp>ipbus/trans_out_wdata&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y40.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram15</twBEL></twPathDel><twLogDel>1.619</twLogDel><twRouteDel>7.760</twRouteDel><twTotDel>9.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>17.3</twPctLog><twPctRoute>82.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="52" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/ipbus_tx_ram/Mram_ram7 (RAMB16_X2Y36.DIA1), 52 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.265</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_9</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twDest><twTotPathDel>10.667</twTotPathDel><twClkSkew dest = "0.568" src = "0.601">0.033</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_9</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.A2</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">3.310</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata5</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata51</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata5</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata53</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>ipbus/trans/tx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/blen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>ipbus/trans_out_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twLogDel>1.633</twLogDel><twRouteDel>9.034</twRouteDel><twTotDel>10.667</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>15.3</twPctLog><twPctRoute>84.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>21.910</twSlack><twSrc BELType="FF">ipbus/trans/sm/addr_8</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twDest><twTotPathDel>10.022</twTotPathDel><twClkSkew dest = "0.568" src = "0.601">0.033</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>ipbus/trans/sm/addr_8</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X38Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;10&gt;</twComp><twBEL>ipbus/trans/sm/addr_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y49.A3</twSite><twDelType>net</twDelType><twFanCnt>101</twFanCnt><twDelInfo twEdge="twRising">2.665</twDelInfo><twComp>ipb_master_out_ipb_addr&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y49.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata5</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata51</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>slaves/fabric/Mmux_ipb_out_ipb_rdata5</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.CMUX</twSite><twDelType>Tcxc</twDelType><twDelInfo twEdge="twRising">0.163</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata53</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>ipbus/trans/tx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/blen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>ipbus/trans_out_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twLogDel>1.633</twLogDel><twRouteDel>8.389</twRouteDel><twTotDel>10.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>22.801</twSlack><twSrc BELType="RAM">slaves/RAM1/Mram_ram</twSrc><twDest BELType="RAM">ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twDest><twTotPathDel>9.125</twTotPathDel><twClkSkew dest = "0.568" src = "0.607">0.039</twClkSkew><twDelConst>32.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>slaves/RAM1/Mram_ram</twSrc><twDest BELType='RAM'>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twDest><twLogLvls>3</twLogLvls><twSrcSite>RAMB16_X2Y30.CLKB</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ipb_clk</twSrcClk><twPathDel><twSite>RAMB16_X2Y30.DOB13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">1.850</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y57.D2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>slaves/ipbr[5]_ipb_rdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y57.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.338</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;13&gt;</twComp><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata53_F</twBEL><twBEL>slaves/fabric/Mmux_ipb_out_ipb_rdata53</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y55.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.383</twDelInfo><twComp>ipb_master_in_ipb_rdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y55.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>ipbus/trans/tx_hdr</twComp><twBEL>ipbus/trans/sm/mux1031</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y53.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.927</twDelInfo><twComp>ipbus/trans/tx_data&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>ipbus/trans/iface/blen&lt;13&gt;</twComp><twBEL>ipbus/trans/iface/Mmux_trans_out_wdata51</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y36.DIA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.262</twDelInfo><twComp>ipbus/trans_out_wdata&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X2Y36.CLKA</twSite><twDelType>Trdck_DIA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twComp><twBEL>ipbus/udp_if/ipbus_tx_ram/Mram_ram7</twBEL></twPathDel><twLogDel>2.952</twLogDel><twRouteDel>6.173</twRouteDel><twTotDel>9.125</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/req_send_buf_2 (SLICE_X42Y40.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="208"><twConstPath anchorID="209" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.379</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_1</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/req_send_buf_2</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_1</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/req_send_buf_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y40.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y40.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.048</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/req_send_buf&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/req_send_buf_2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2 (SLICE_X21Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="210"><twConstPath anchorID="211" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.393</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twDest><twTotPathDel>0.393</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.136</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.136</twRouteDel><twTotDel>0.393</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>65.4</twPctLog><twPctRoute>34.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1 (SLICE_X21Y82.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="212"><twConstPath anchorID="213" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0</twSrc><twDest BELType="FF">ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0</twSrc><twDest BELType='FF'>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X21Y82.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twSrcClk><twPathDel><twSite>SLICE_X21Y82.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y82.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y82.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff&lt;2&gt;</twComp><twBEL>ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="32.000">ipb_clk</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="214"><twPinLimitBanner>Component Switching Limit Checks: TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="215" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKB" logResource="slaves/RAM2/Mram_ram/CLKB" locationPin="RAMB16_X2Y28.CLKB" clockNet="ipb_clk"/><twPinLimit anchorID="216" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKB" logResource="slaves/RAM1/Mram_ram/CLKB" locationPin="RAMB16_X2Y30.CLKB" clockNet="ipb_clk"/><twPinLimit anchorID="217" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="28.876" period="32.000" constraintValue="32.000" deviceLimit="3.124" freqLimit="320.102" physResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" logResource="ipbus/udp_if/ipbus_tx_ram/Mram_ram10/CLKA" locationPin="RAMB16_X1Y32.CLKA" clockNet="ipb_clk"/></twPinLimitRpt></twConst><twConst anchorID="218" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="219"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="220" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout4_buf/I0" locationPin="BUFGMUX_X3Y5.I0" clockNet="slaves/TDCchannels/PLLgen/clkout3"/><twPinLimit anchorID="221" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="222" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_0/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="223" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="224"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="225" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout2_buf/I0" locationPin="BUFGMUX_X2Y1.I0" clockNet="slaves/TDCchannels/PLLgen/clkout1"/><twPinLimit anchorID="226" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y57.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="227" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;3&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_2/CK" locationPin="SLICE_X47Y49.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="228" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.930</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2 (SLICE_X46Y54.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.097</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.359</twTotPathDel><twClkSkew dest = "0.145" src = "0.156">0.011</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y53.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y54.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.762</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y54.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.762</twRouteDel><twTotDel>1.359</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2 (SLICE_X46Y60.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twTotPathDel>1.160</twTotPathDel><twClkSkew dest = "0.152" src = "0.159">0.007</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y59.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y59.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.461</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.CX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.563</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_2</twBEL></twPathDel><twLogDel>0.597</twLogDel><twRouteDel>0.563</twRouteDel><twTotDel>1.160</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>51.5</twPctLog><twPctRoute>48.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0 (SLICE_X46Y60.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.436</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twDest><twTotPathDel>1.022</twTotPathDel><twClkSkew dest = "0.152" src = "0.161">0.009</twClkSkew><twDelConst>1.562</twDelConst><tw2Phase></tw2Phase><twClkUncert fSysJit="0.070" fDCMJit="0.177" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.095</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X47Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y60.AX</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y60.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0</twBEL></twPathDel><twLogDel>0.527</twLogDel><twRouteDel>0.495</twRouteDel><twTotDel>1.022</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="1.562">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>51.6</twPctLog><twPctRoute>48.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2 (SLICE_X47Y53.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y53.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.072</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;2&gt;11</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.072</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>83.1</twPctLog><twPctRoute>16.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0 (SLICE_X47Y60.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y60.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y60.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y60.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0&lt;0&gt;</twComp><twBEL>slaves/TDCchannels/dc2/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc2/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0 (SLICE_X47Y53.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="239"><twConstPath anchorID="240" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.447</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType="FF">slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twDest><twTotPathDel>0.447</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twSrc><twDest BELType='FF'>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twSrcClk><twPathDel><twSite>SLICE_X47Y53.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y53.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.215</twDelInfo><twComp>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0&lt;1&gt;</twComp><twBEL>slaves/TDCchannels/dc1/TDCcore/Mcount_counter_val_CK0_xor&lt;0&gt;11_INV_0</twBEL><twBEL>slaves/TDCchannels/dc1/TDCcore/counter_val_CK0_0</twBEL></twPathDel><twLogDel>0.413</twLogDel><twRouteDel>0.034</twRouteDel><twTotDel>0.447</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.125">slaves/TDCchannels/CLK_0</twDestClk><twPctLog>92.4</twPctLog><twPctRoute>7.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="241"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="242" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout1_buf/I0" locationPin="BUFGMUX_X2Y2.I0" clockNet="slaves/TDCchannels/PLLgen/clkout0"/><twPinLimit anchorID="243" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_0/CK" locationPin="SLICE_X46Y60.CLK" clockNet="slaves/TDCchannels/CLK_0"/><twPinLimit anchorID="244" type="MINPERIOD" name="Tcp" slack="2.695" period="3.125" constraintValue="3.125" deviceLimit="0.430" freqLimit="2325.581" physResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180&lt;2&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/counter_val_CK180_1/CK" locationPin="SLICE_X46Y60.CLK" clockNet="slaves/TDCchannels/CLK_0"/></twPinLimitRpt></twConst><twConst anchorID="245" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twConstName><twItemCnt>13192</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1661</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.011</twMinPer></twConstHead><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount2_tm1_7 (SLICE_X29Y59.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="246"><twConstPath anchorID="247" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.197</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_3</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_7</twDest><twTotPathDel>4.903</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X28Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;1&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_7</twBEL></twPathDel><twLogDel>1.760</twLogDel><twRouteDel>3.143</twRouteDel><twTotDel>4.903</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="248"><twConstPath anchorID="249" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_17</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_7</twDest><twTotPathDel>4.823</twTotPathDel><twClkSkew dest = "0.241" src = "0.258">0.017</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_17</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>slaves/hitcount1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_7</twBEL></twPathDel><twLogDel>1.684</twLogDel><twRouteDel>3.139</twRouteDel><twTotDel>4.823</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="250"><twConstPath anchorID="251" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.384</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_11</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_7</twDest><twTotPathDel>4.716</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_11</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_7</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;3&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_7</twBEL></twPathDel><twLogDel>1.628</twLogDel><twRouteDel>3.088</twRouteDel><twTotDel>4.716</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount2_tm1_5 (SLICE_X29Y59.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="252"><twConstPath anchorID="253" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_3</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_5</twDest><twTotPathDel>4.902</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X28Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;1&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_5</twBEL></twPathDel><twLogDel>1.759</twLogDel><twRouteDel>3.143</twRouteDel><twTotDel>4.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="254"><twConstPath anchorID="255" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.267</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_17</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_5</twDest><twTotPathDel>4.822</twTotPathDel><twClkSkew dest = "0.241" src = "0.258">0.017</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_17</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>slaves/hitcount1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_5</twBEL></twPathDel><twLogDel>1.683</twLogDel><twRouteDel>3.139</twRouteDel><twTotDel>4.822</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="256"><twConstPath anchorID="257" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_11</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_5</twDest><twTotPathDel>4.715</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_11</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;3&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_5</twBEL></twPathDel><twLogDel>1.627</twLogDel><twRouteDel>3.088</twRouteDel><twTotDel>4.715</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="128" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/TDCchannels/hitCount2_tm1_6 (SLICE_X29Y59.CE), 128 paths
</twPathRptBanner><twPathRpt anchorID="258"><twConstPath anchorID="259" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.199</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_3</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_6</twDest><twTotPathDel>4.901</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_3</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X28Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X28Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.668</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;1&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_6</twBEL></twPathDel><twLogDel>1.758</twLogDel><twRouteDel>3.143</twRouteDel><twTotDel>4.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="260"><twConstPath anchorID="261" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.268</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/hitCount_17</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_6</twDest><twTotPathDel>4.821</twTotPathDel><twClkSkew dest = "0.241" src = "0.258">0.017</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/hitCount_17</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X24Y60.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X24Y60.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.408</twDelInfo><twComp>slaves/hitcount1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc1/hitCount_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.B4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.667</twDelInfo><twComp>slaves/hitcount1&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;5&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_6</twBEL></twPathDel><twLogDel>1.682</twLogDel><twRouteDel>3.139</twRouteDel><twTotDel>4.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="262"><twConstPath anchorID="263" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.386</twSlack><twSrc BELType="FF">slaves/TDCchannels/hitCount1_tm1_11</twSrc><twDest BELType="FF">slaves/TDCchannels/hitCount2_tm1_6</twDest><twTotPathDel>4.714</twTotPathDel><twClkSkew dest = "0.150" src = "0.156">0.006</twClkSkew><twDelConst>5.208</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.190" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.102</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/hitCount1_tm1_11</twSrc><twDest BELType='FF'>slaves/TDCchannels/hitCount2_tm1_6</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X29Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X29Y58.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;11&gt;</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y59.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.613</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y59.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.260</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_lut&lt;3&gt;</twBEL><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y60.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y60.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.076</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y61.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y61.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp><twBEL>slaves/TDCchannels/Mcompar_hitCount1_tm1[31]_hitCount1[31]_equal_2_o_cy&lt;10&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y62.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.510</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount1[31]_equal_2_o</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y62.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>slaves/TDCchannels/triggerCounter_0_BRB1</twComp><twBEL>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y59.CE</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.959</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1[31]_hitCount2_tm1[31]_AND_373_o_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y59.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>slaves/TDCchannels/hitCount1_tm1&lt;15&gt;</twComp><twBEL>slaves/TDCchannels/hitCount2_tm1_6</twBEL></twPathDel><twLogDel>1.626</twLogDel><twRouteDel>3.088</twRouteDel><twTotDel>4.714</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y30.DIA17), 1 path
</twPathRptBanner><twPathRpt anchorID="264"><twConstPath anchorID="265" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.272</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_9</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.076" src = "0.074">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_9</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X41Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>slaves/ramData1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.DIA17</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>slaves/ramData1&lt;17&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.129</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y30.DIA20), 1 path
</twPathRptBanner><twPathRpt anchorID="266"><twConstPath anchorID="267" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_12</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.275</twTotPathDel><twClkSkew dest = "0.076" src = "0.074">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_12</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X40Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>slaves/ramData1&lt;23&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_12</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.DIA20</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.128</twDelInfo><twComp>slaves/ramData1&lt;20&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.128</twRouteDel><twTotDel>0.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>53.5</twPctLog><twPctRoute>46.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point slaves/RAM1/Mram_ram (RAMB16_X2Y30.DIA27), 1 path
</twPathRptBanner><twPathRpt anchorID="268"><twConstPath anchorID="269" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.307</twSlack><twSrc BELType="FF">slaves/TDCchannels/dc1/ramManager/SR_15_3</twSrc><twDest BELType="RAM">slaves/RAM1/Mram_ram</twDest><twTotPathDel>0.309</twTotPathDel><twClkSkew dest = "0.076" src = "0.074">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>slaves/TDCchannels/dc1/ramManager/SR_15_3</twSrc><twDest BELType='RAM'>slaves/RAM1/Mram_ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twSrcClk><twPathDel><twSite>SLICE_X41Y62.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>slaves/ramData1&lt;19&gt;</twComp><twBEL>slaves/TDCchannels/dc1/ramManager/SR_15_3</twBEL></twPathDel><twPathDel><twSite>RAMB16_X2Y30.DIA27</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>slaves/ramData1&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X2Y30.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>slaves/RAM1/Mram_ram</twComp><twBEL>slaves/RAM1/Mram_ram</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.118</twRouteDel><twTotDel>0.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.208">slaves/SYSCLK</twDestClk><twPctLog>61.8</twPctLog><twPctRoute>38.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="270"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="271" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM2/Mram_ram/CLKA" logResource="slaves/RAM2/Mram_ram/CLKA" locationPin="RAMB16_X2Y28.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="272" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="2.084" period="5.208" constraintValue="5.208" deviceLimit="3.124" freqLimit="320.102" physResource="slaves/RAM1/Mram_ram/CLKA" logResource="slaves/RAM1/Mram_ram/CLKA" locationPin="RAMB16_X2Y30.CLKA" clockNet="slaves/SYSCLK"/><twPinLimit anchorID="273" type="MINPERIOD" name="Tbcper_I" slack="3.478" period="5.208" constraintValue="5.208" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout5_buf/I0" locationPin="BUFGMUX_X3Y16.I0" clockNet="slaves/TDCchannels/PLLgen/clkout4"/></twPinLimitRpt></twConst><twConst anchorID="274" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="TIMESPEC TS_sysclk = PERIOD &quot;tnm_sysclk&quot; 100 MHz;" ScopeName="">TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.730</twMinPer></twConstHead><twPinLimitRpt anchorID="275"><twPinLimitBanner>Component Switching Limit Checks: TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP
        &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="276" type="MINPERIOD" name="Tbcper_I" slack="1.395" period="3.125" constraintValue="3.125" deviceLimit="1.730" freqLimit="578.035" physResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" logResource="slaves/TDCchannels/PLLgen/clkout3_buf/I0" locationPin="BUFGMUX_X2Y4.I0" clockNet="slaves/TDCchannels/PLLgen/clkout2"/><twPinLimit anchorID="277" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc2/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y56.CLK" clockNet="slaves/TDCchannels/dc2/TDCcore/hit"/><twPinLimit anchorID="278" type="MINPERIOD" name="Tcp" slack="2.731" period="3.125" constraintValue="3.125" deviceLimit="0.394" freqLimit="2538.071" physResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0&lt;1&gt;/CLK" logResource="slaves/TDCchannels/dc1/TDCcore/hit_registers_L0_1/CK" locationPin="SLICE_X47Y48.CLK" clockNet="slaves/TDCchannels/dc1/TDCcore/hit"/></twPinLimitRpt></twConst><twConst anchorID="279" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="TIMESPEC TS_GMII_RX_CLK = PERIOD &quot;gmii_rx_clk&quot; 125 MHz;" ScopeName="">TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.059</twMinPer></twConstHead><twPinLimitRpt anchorID="280"><twPinLimitBanner>Component Switching Limit Checks: TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="281" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;0&gt;/CLK0" logResource="eth/rxd_r_0/CLK0" locationPin="ILOGIC_X27Y67.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="282" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;1&gt;/CLK0" logResource="eth/rxd_r_1/CLK0" locationPin="ILOGIC_X27Y70.CLK0" clockNet="eth/rx_clk_io"/><twPinLimit anchorID="283" type="MINPERIOD" name="Tickper" slack="6.941" period="8.000" constraintValue="8.000" deviceLimit="1.059" freqLimit="944.287" physResource="eth/rxd_r&lt;2&gt;/CLK0" logResource="eth/rxd_r_2/CLK0" locationPin="ILOGIC_X27Y77.CLK0" clockNet="eth/rx_clk_io"/></twPinLimitRpt></twConst><twConst anchorID="284" twConstType="OFFSETOUTCLOCK" ><twConstHead uID="24"><twConstName UCFConstName="TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT  AFTER &quot;sysclk&quot; REFERENCE_PIN &quot;gmii_gtx_clk&quot; RISING;" ScopeName="">TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxOff>16.157</twMaxOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_er (G18.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="285"><twUnconstOffOut anchorID="286" twDataPathType="twDataPathMaxDelay"><twOff>16.157</twOff><twSrc BELType="FF">eth/gmii_tx_er</twSrc><twDest BELType="PAD">gmii_tx_er</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_er</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">6.517</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>993</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>8.565</twRouteDel><twTotDel>10.434</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_er</twSrc><twDest BELType='PAD'>gmii_tx_er</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X56Y83.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.447</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_er</twBEL></twPathDel><twPathDel><twSite>G18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.604</twDelInfo><twComp>gmii_tx_er_OBUF</twComp></twPathDel><twPathDel><twSite>G18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_er</twComp><twBEL>gmii_tx_er_OBUF</twBEL><twBEL>gmii_tx_er</twBEL></twPathDel><twLogDel>2.828</twLogDel><twRouteDel>2.604</twRouteDel><twTotDel>5.432</twTotDel><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_tx_en (H15.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="287"><twUnconstOffOut anchorID="288" twDataPathType="twDataPathMaxDelay"><twOff>15.898</twOff><twSrc BELType="FF">eth/gmii_tx_en</twSrc><twDest BELType="PAD">gmii_tx_en</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_tx_en</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">6.517</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y83.CLK</twSite><twDelType>net</twDelType><twFanCnt>993</twFanCnt><twDelInfo twEdge="twRising">1.222</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>8.565</twRouteDel><twTotDel>10.434</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twClkPath><twDataPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_tx_en</twSrc><twDest BELType='PAD'>gmii_tx_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X56Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X56Y83.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>gmii_tx_er_OBUF</twComp><twBEL>eth/gmii_tx_en</twBEL></twPathDel><twPathDel><twSite>H15.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.304</twDelInfo><twComp>gmii_tx_en_OBUF</twComp></twPathDel><twPathDel><twSite>H15.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_tx_en</twComp><twBEL>gmii_tx_en_OBUF</twBEL><twBEL>gmii_tx_en</twBEL></twPathDel><twLogDel>2.869</twLogDel><twRouteDel>2.304</twRouteDel><twTotDel>5.173</twTotDel><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;4&gt; (J13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="289"><twUnconstOffOut anchorID="290" twDataPathType="twDataPathMaxDelay"><twOff>15.666</twOff><twSrc BELType="FF">eth/gmii_txd_4</twSrc><twDest BELType="PAD">gmii_txd&lt;4&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">6.517</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.209</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y77.CLK</twSite><twDelType>net</twDelType><twFanCnt>993</twFanCnt><twDelInfo twEdge="twRising">1.250</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.869</twLogDel><twRouteDel>8.593</twRouteDel><twTotDel>10.462</twTotDel><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>eth/gmii_txd_4</twSrc><twDest BELType='PAD'>gmii_txd&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y77.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.391</twDelInfo><twComp>gmii_txd_1_OBUF</twComp><twBEL>eth/gmii_txd_4</twBEL></twPathDel><twPathDel><twSite>J13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.141</twDelInfo><twComp>gmii_txd_4_OBUF</twComp></twPathDel><twPathDel><twSite>J13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.381</twDelInfo><twComp>gmii_txd&lt;4&gt;</twComp><twBEL>gmii_txd_4_OBUF</twBEL><twBEL>gmii_txd&lt;4&gt;</twBEL></twPathDel><twLogDel>2.772</twLogDel><twRouteDel>2.141</twRouteDel><twTotDel>4.913</twTotDel><twPctLog>56.4</twPctLog><twPctRoute>43.6</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL
        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;3&gt; (K13.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="291"><twUnconstOffOut anchorID="292" twDataPathType="twDataPathMinDelay"><twOff>8.410</twOff><twSrc BELType="FF">eth/gmii_txd_3</twSrc><twDest BELType="PAD">gmii_txd&lt;3&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.025</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y85.CLK</twSite><twDelType>net</twDelType><twFanCnt>993</twFanCnt><twDelInfo twEdge="twRising">0.671</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.021</twRouteDel><twTotDel>6.173</twTotDel><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_3</twSrc><twDest BELType='PAD'>gmii_txd&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y85.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y85.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_3_OBUF</twComp><twBEL>eth/gmii_txd_3</twBEL></twPathDel><twPathDel><twSite>K13.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.934</twDelInfo><twComp>gmii_txd_3_OBUF</twComp></twPathDel><twPathDel><twSite>K13.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;3&gt;</twComp><twBEL>gmii_txd_3_OBUF</twBEL><twBEL>gmii_txd&lt;3&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>0.934</twRouteDel><twTotDel>2.528</twTotDel><twPctLog>63.1</twPctLog><twPctRoute>36.9</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;7&gt; (K12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twUnconstOffOut anchorID="294" twDataPathType="twDataPathMinDelay"><twOff>8.469</twOff><twSrc BELType="FF">eth/gmii_txd_7</twSrc><twDest BELType="PAD">gmii_txd&lt;7&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.025</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y86.CLK</twSite><twDelType>net</twDelType><twFanCnt>993</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.018</twRouteDel><twTotDel>6.170</twTotDel><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_7</twSrc><twDest BELType='PAD'>gmii_txd&lt;7&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_7_OBUF</twComp><twBEL>eth/gmii_txd_7</twBEL></twPathDel><twPathDel><twSite>K12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>gmii_txd_7_OBUF</twComp></twPathDel><twPathDel><twSite>K12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;7&gt;</twComp><twBEL>gmii_txd_7_OBUF</twBEL><twBEL>gmii_txd&lt;7&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>0.996</twRouteDel><twTotDel>2.590</twTotDel><twPctLog>61.5</twPctLog><twPctRoute>38.5</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point gmii_txd&lt;6&gt; (H12.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twUnconstOffOut anchorID="296" twDataPathType="twDataPathMinDelay"><twOff>8.494</twOff><twSrc BELType="FF">eth/gmii_txd_6</twSrc><twDest BELType="PAD">gmii_txd&lt;6&gt;</twDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.232" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.291</twClkUncert><twClkPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>sysclk</twSrc><twDest BELType='FF'>eth/gmii_txd_6</twDest><twLogLvls>3</twLogLvls><twSrcSite>L15.PAD</twSrcSite><twPathDel><twSite>L15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>sysclk</twComp><twBEL>sysclk</twBEL><twBEL>clocks/ibufgds0</twBEL><twBEL>ProtoComp680.IMUX</twBEL></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.025</twDelInfo><twComp>sysclk_b</twComp></twPathDel><twPathDel><twSite>DCM_X0Y7.CLKFX</twSite><twDelType>Tdmcko_CLKFX</twDelType><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>clocks/dcm0</twComp><twBEL>clocks/dcm0</twBEL></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.325</twDelInfo><twComp>clocks/clk_125_i</twComp></twPathDel><twPathDel><twSite>BUFGMUX_X2Y10.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>clocks/bufg_125</twComp><twBEL>clocks/bufg_125</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y88.CLK</twSite><twDelType>net</twDelType><twFanCnt>993</twFanCnt><twDelInfo twEdge="twRising">0.666</twDelInfo><twComp>clk125</twComp></twPathDel><twLogDel>1.152</twLogDel><twRouteDel>5.016</twRouteDel><twTotDel>6.168</twTotDel><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twClkPath><twDataPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>eth/gmii_txd_6</twSrc><twDest BELType='PAD'>gmii_txd&lt;6&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X59Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk125</twSrcClk><twPathDel><twSite>SLICE_X59Y88.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>gmii_txd_5_OBUF</twComp><twBEL>eth/gmii_txd_6</twBEL></twPathDel><twPathDel><twSite>H12.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>gmii_txd_6_OBUF</twComp></twPathDel><twPathDel><twSite>H12.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.396</twDelInfo><twComp>gmii_txd&lt;6&gt;</twComp><twBEL>gmii_txd_6_OBUF</twBEL><twBEL>gmii_txd&lt;6&gt;</twBEL></twPathDel><twLogDel>1.594</twLogDel><twRouteDel>1.023</twRouteDel><twTotDel>2.617</twTotDel><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDataPath></twUnconstOffOut></twPathRpt></twConst><twConst anchorID="297" twConstType="OFFSETINDELAY" ><twConstHead uID="25"><twConstName UCFConstName="OFFSET = IN 2 ns VALID 3 ns BEFORE &quot;gmii_rx_clk&quot;;" ScopeName="">OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>10</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>1.687</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_3 (ILOGIC_X27Y115.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="298"><twConstOffIn anchorID="299" twDataPathType="twDataPathMaxDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">gmii_rxd&lt;3&gt;</twSrc><twDest BELType="FF">eth/rxd_r_3</twDest><twClkDel>2.619</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;3&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;3&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;3&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>F15.PAD</twSrcSite><twPathDel><twSite>F15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;3&gt;</twComp><twBEL>gmii_rxd&lt;3&gt;</twBEL><twBEL>gmii_rxd_3_IBUF</twBEL><twBEL>ProtoComp680.IMUX.5</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y115.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_3_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y115.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[3].iodelay</twComp><twBEL>eth/iodelgen[3].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;3&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.3</twBEL><twBEL>eth/rxd_r_3</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_3</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y115.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.338</twRouteDel><twTotDel>2.619</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_0 (ILOGIC_X27Y67.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="300"><twConstOffIn anchorID="301" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;0&gt;</twSrc><twDest BELType="FF">eth/rxd_r_0</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;0&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;0&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;0&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>G16.PAD</twSrcSite><twPathDel><twSite>G16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;0&gt;</twComp><twBEL>gmii_rxd&lt;0&gt;</twBEL><twBEL>gmii_rxd_0_IBUF</twBEL><twBEL>ProtoComp680.IMUX.2</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y67.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_0_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y67.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[0].iodelay</twComp><twBEL>eth/iodelgen[0].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;0&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC</twBEL><twBEL>eth/rxd_r_0</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_0</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y67.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_1 (ILOGIC_X27Y70.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="302"><twConstOffIn anchorID="303" twDataPathType="twDataPathMaxDelay"><twSlack>0.315</twSlack><twSrc BELType="PAD">gmii_rxd&lt;1&gt;</twSrc><twDest BELType="FF">eth/rxd_r_1</twDest><twClkDel>2.621</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;1&gt;</twClkDest><twOff>2.000</twOff><twOffSrc>gmii_rxd&lt;1&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;1&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>H14.PAD</twSrcSite><twPathDel><twSite>H14.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.310</twDelInfo><twComp>gmii_rxd&lt;1&gt;</twComp><twBEL>gmii_rxd&lt;1&gt;</twBEL><twBEL>gmii_rxd_1_IBUF</twBEL><twBEL>ProtoComp680.IMUX.3</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y70.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>gmii_rxd_1_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y70.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twFalling">2.570</twDelInfo><twComp>eth/iodelgen[1].iodelay</twComp><twBEL>eth/iodelgen[1].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.007</twDelInfo><twComp>eth/gmii_rxd_del&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>Tidockd</twDelType><twDelInfo twEdge="twFalling">0.302</twDelInfo><twComp>eth/rxd_r&lt;1&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.1</twBEL><twBEL>eth/rxd_r_1</twBEL></twPathDel><twLogDel>4.182</twLogDel><twRouteDel>0.099</twRouteDel><twTotDel>4.281</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>97.7</twPctLog><twPctRoute>2.3</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_1</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.126</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.247</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y70.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>1.281</twLogDel><twRouteDel>1.340</twRouteDel><twTotDel>2.621</twTotDel><twPctLog>48.9</twPctLog><twPctRoute>51.1</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_2 (ILOGIC_X27Y77.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="304"><twConstOffIn anchorID="305" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;2&gt;</twSrc><twDest BELType="FF">eth/rxd_r_2</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;2&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;2&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;2&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>E16.PAD</twSrcSite><twPathDel><twSite>E16.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;2&gt;</twComp><twBEL>gmii_rxd&lt;2&gt;</twBEL><twBEL>gmii_rxd_2_IBUF</twBEL><twBEL>ProtoComp680.IMUX.4</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y77.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_2_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y77.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[2].iodelay</twComp><twBEL>eth/iodelgen[2].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;2&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.2</twBEL><twBEL>eth/rxd_r_2</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_2</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y77.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rxd_r_5 (ILOGIC_X27Y76.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="306"><twConstOffIn anchorID="307" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rxd&lt;5&gt;</twSrc><twDest BELType="FF">eth/rxd_r_5</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rxd_r&lt;5&gt;</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rxd&lt;5&gt;</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rxd&lt;5&gt;</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>E18.PAD</twSrcSite><twPathDel><twSite>E18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rxd&lt;5&gt;</twComp><twBEL>gmii_rxd&lt;5&gt;</twBEL><twBEL>gmii_rxd_5_IBUF</twBEL><twBEL>ProtoComp680.IMUX.7</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y76.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rxd_5_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y76.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelgen[5].iodelay</twComp><twBEL>eth/iodelgen[5].iodelay</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rxd_del&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rxd_r&lt;5&gt;</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.5</twBEL><twBEL>eth/rxd_r_5</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rxd_r_5</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y76.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point eth/rx_er_r (ILOGIC_X27Y72.DDLY), 1 path
</twPathRptBanner><twPathRpt anchorID="308"><twConstOffIn anchorID="309" twDataPathType="twDataPathMinDelay"><twSlack>0.611</twSlack><twSrc BELType="PAD">gmii_rx_er</twSrc><twDest BELType="FF">eth/rx_er_r</twDest><twClkDel>1.716</twClkDel><twClkSrc>gmii_rx_clk</twClkSrc><twClkDest>eth/rx_er_r</twClkDest><twOff>1.000</twOff><twOffSrc>gmii_rx_er</twOffSrc><twOffDest>gmii_rx_clk</twOffDest><twClkUncert fSysJit="0.050" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.025</twClkUncert><twDataPath maxSiteLen="22" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_er</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>3</twLogLvls><twSrcSite>F18.PAD</twSrcSite><twPathDel><twSite>F18.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>gmii_rx_er</twComp><twBEL>gmii_rx_er</twBEL><twBEL>gmii_rx_er_IBUF</twBEL><twBEL>ProtoComp680.IMUX.16</twBEL></twPathDel><twPathDel><twSite>IODELAY_X27Y72.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.090</twDelInfo><twComp>gmii_rx_er_IBUF</twComp></twPathDel><twPathDel><twSite>IODELAY_X27Y72.DATAOUT</twSite><twDelType>Tioddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>eth/iodelay_er</twComp><twBEL>eth/iodelay_er</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.005</twDelInfo><twComp>eth/gmii_rx_er_del</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>Tiockdd</twDelType><twDelInfo twEdge="twRising">0.136</twDelInfo><twComp>eth/rx_er_r</twComp><twBEL>ProtoComp687.D2OFFBYP_SRC.8</twBEL><twBEL>eth/rx_er_r</twBEL></twPathDel><twLogDel>1.257</twLogDel><twRouteDel>0.095</twRouteDel><twTotDel>1.352</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">eth/rx_clk_io</twDestClk><twPctLog>93.0</twPctLog><twPctRoute>7.0</twPctRoute></twDataPath><twClkPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='PAD'>gmii_rx_clk</twSrc><twDest BELType='FF'>eth/rx_er_r</twDest><twLogLvls>2</twLogLvls><twSrcSite>K15.PAD</twSrcSite><twPathDel><twSite>K15.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.887</twDelInfo><twComp>gmii_rx_clk</twComp><twBEL>gmii_rx_clk</twBEL><twBEL>gmii_rx_clk_IBUFG</twBEL><twBEL>ProtoComp680.IMUX.10</twBEL></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.I</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>gmii_rx_clk_IBUFG</twComp></twPathDel><twPathDel><twSite>BUFIO2_X4Y18.IOCLK</twSite><twDelType>Tbufcko_IOCLK</twDelType><twDelInfo twEdge="twRising">0.109</twDelInfo><twComp>eth/bufio0</twComp><twBEL>eth/bufio0</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X27Y72.CLK0</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.506</twDelInfo><twComp>eth/rx_clk_io</twComp></twPathDel><twLogDel>0.996</twLogDel><twRouteDel>0.720</twRouteDel><twTotDel>1.716</twTotDel><twPctLog>58.0</twPctLog><twPctRoute>42.0</twPctRoute></twClkPath></twConstOffIn></twPathRpt></twConst><twConstRollupTable uID="4" anchorID="310"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;tnm_sysclk&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="9.676" actualRollup="9.621" errors="0" errorRollup="0" items="6019" itemsRollup="91606"/><twConstRollup name="TS_clocks_clk_125_i" fullName="TS_clocks_clk_125_i = PERIOD TIMEGRP &quot;clocks_clk_125_i&quot; TS_sysclk * 1.25 HIGH         50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.597" actualRollup="N/A" errors="0" errorRollup="0" items="47475" itemsRollup="0"/><twConstRollup name="TS_clocks_clk_ipb_i" fullName="TS_clocks_clk_ipb_i = PERIOD TIMEGRP &quot;clocks_clk_ipb_i&quot; TS_sysclk * 0.3125         HIGH 50%;" type="child" depth="1" requirement="32.000" prefType="period" actual="11.242" actualRollup="N/A" errors="0" errorRollup="0" items="30921" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout3" fullName="TS_slaves_TDCchannels_PLLgen_clkout3 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout3&quot; TS_sysclk * 3.2 PHASE 1.171875 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout1" fullName="TS_slaves_TDCchannels_PLLgen_clkout1 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout1&quot; TS_sysclk * 3.2 PHASE 0.390625 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout0" fullName="TS_slaves_TDCchannels_PLLgen_clkout0 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout0&quot; TS_sysclk * 3.2 HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="2.930" actualRollup="N/A" errors="0" errorRollup="0" items="18" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout4" fullName="TS_slaves_TDCchannels_PLLgen_clkout4 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout4&quot; TS_sysclk * 1.92 HIGH 50%;" type="child" depth="1" requirement="5.208" prefType="period" actual="5.011" actualRollup="N/A" errors="0" errorRollup="0" items="13192" itemsRollup="0"/><twConstRollup name="TS_slaves_TDCchannels_PLLgen_clkout2" fullName="TS_slaves_TDCchannels_PLLgen_clkout2 = PERIOD TIMEGRP         &quot;slaves_TDCchannels_PLLgen_clkout2&quot; TS_sysclk * 3.2 PHASE 0.78125 ns         HIGH 50%;" type="child" depth="1" requirement="3.125" prefType="period" actual="1.730" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="7" anchorID="311"><twConstRollup name="TS_GMII_RX_CLK" fullName="TS_GMII_RX_CLK = PERIOD TIMEGRP &quot;gmii_rx_clk&quot; 125 MHz HIGH 50%;" type="origin" depth="0" requirement="8.000" prefType="period" actual="4.549" actualRollup="1.059" errors="0" errorRollup="0" items="1797" itemsRollup="0"/><twConstRollup name="TS_eth_rx_clk_io" fullName="TS_eth_rx_clk_io = PERIOD TIMEGRP &quot;eth_rx_clk_io&quot; TS_GMII_RX_CLK HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="1.059" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="312">5</twUnmetConstCnt><twDataSheet anchorID="313" twNameLen="15"><twSUH2ClkList anchorID="314" twDestWidth="11" twPhaseWidth="13"><twDest>gmii_rx_clk</twDest><twSUH2Clk ><twSrc>gmii_rx_dv</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rx_er</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHTime twInternalClk ="eth/rx_clk_io" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="315" twDestWidth="11" twPhaseWidth="6"><twSrc>sysclk</twSrc><twClk2Out  twOutPad = "gmii_tx_en" twMinTime = "8.997" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.898" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_tx_er" twMinTime = "9.183" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "16.157" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;0&gt;" twMinTime = "8.665" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.350" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;1&gt;" twMinTime = "8.695" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.398" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;2&gt;" twMinTime = "8.797" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.589" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;3&gt;" twMinTime = "8.410" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.930" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;4&gt;" twMinTime = "8.877" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.666" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;5&gt;" twMinTime = "8.563" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.205" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;6&gt;" twMinTime = "8.494" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.072" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "gmii_txd&lt;7&gt;" twMinTime = "8.469" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "15.047" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk125" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="316" twDestWidth="11"><twDest>gmii_rx_clk</twDest><twClk2SU><twSrc>gmii_rx_clk</twSrc><twRiseRise>4.549</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="317" twDestWidth="6"><twDest>sysclk</twDest><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>11.995</twRiseRise><twRiseFall>1.465</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="318" twDestWidth="11" twWorstWindow="2.076" twWorstSetup="1.687" twWorstHold="0.389" twWorstSetupSlack="0.313" twWorstHoldSlack="0.611" ><twConstName>OFFSET = IN 2 ns VALID 3 ns BEFORE COMP &quot;gmii_rx_clk&quot;;</twConstName><twOffInTblRow ><twSrc>gmii_rx_dv</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rx_er</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.315" twHoldSlack = "0.616" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.384</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.313" twHoldSlack = "0.618" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.687</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.382</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.320" twHoldSlack = "0.611" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.680</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.389</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>gmii_rxd&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "0.318" twHoldSlack = "0.613" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">1.682</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="t">0.387</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="319" twDestWidth="11" twMinSlack="-16.157" twMaxSlack="-14.930" twRelSkew="1.227" ><twConstName>TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL         &quot;gmii_gtx_clk&quot; &quot;RISING&quot;;</twConstName><twOffOutTblRow twOutPad = "gmii_tx_en" twSlack = "15.898" twMaxDelayCrnr="f" twMinDelay = "8.997" twMinDelayCrnr="t" twRelSkew = "0.968" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_tx_er" twSlack = "16.157" twMaxDelayCrnr="f" twMinDelay = "9.183" twMinDelayCrnr="t" twRelSkew = "1.227" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;0&gt;" twSlack = "15.350" twMaxDelayCrnr="f" twMinDelay = "8.665" twMinDelayCrnr="t" twRelSkew = "0.420" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;1&gt;" twSlack = "15.398" twMaxDelayCrnr="f" twMinDelay = "8.695" twMinDelayCrnr="t" twRelSkew = "0.468" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;2&gt;" twSlack = "15.589" twMaxDelayCrnr="f" twMinDelay = "8.797" twMinDelayCrnr="t" twRelSkew = "0.659" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;3&gt;" twSlack = "14.930" twMaxDelayCrnr="f" twMinDelay = "8.410" twMinDelayCrnr="t" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;4&gt;" twSlack = "15.666" twMaxDelayCrnr="f" twMinDelay = "8.877" twMinDelayCrnr="t" twRelSkew = "0.736" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;5&gt;" twSlack = "15.205" twMaxDelayCrnr="f" twMinDelay = "8.563" twMinDelayCrnr="t" twRelSkew = "0.275" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;6&gt;" twSlack = "15.072" twMaxDelayCrnr="f" twMinDelay = "8.494" twMinDelayCrnr="t" twRelSkew = "0.142" ></twOffOutTblRow><twOffOutTblRow twOutPad = "gmii_txd&lt;7&gt;" twSlack = "15.047" twMaxDelayCrnr="f" twMinDelay = "8.469" twMinDelayCrnr="t" twRelSkew = "0.117" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet><twWarn anchorID="320">WARNING:Timing:3379 - The REFERENCE_PIN gmii_gtx_clk on constraint TIMEGRP &quot;TG_gmii_tx&quot; OFFSET = OUT AFTER COMP &quot;sysclk&quot; REFERENCE_PIN BEL        &quot;gmii_gtx_clk&quot; &quot;RISING&quot;; was not included as part of analysis.  The REFERENCE_PIN keyword is being ignored.
</twWarn></twVerboseRpt></twBody><twSum anchorID="321"><twErrCnt>9</twErrCnt><twScore>1203</twScore><twSetupScore>1203</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>99646</twPathCnt><twNetCnt>3</twNetCnt><twConnCnt>24996</twConnCnt></twConstCov><twStats anchorID="322"><twMinPer>11.242</twMinPer><twFootnote number="1" /><twMaxFreq>88.952</twMaxFreq><twMaxFromToDel>1.961</twMaxFromToDel><twMaxNetSkew>0.384</twMaxNetSkew><twMinInBeforeClk>1.687</twMinInBeforeClk><twMaxOutBeforeClk>16.157</twMaxOutBeforeClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Mon Nov 21 13:02:19 2016 </twTimestamp></twFoot><twClientInfo anchorID="323"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 558 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
