Analysis & Synthesis report for Proc_Simples
Mon Jul 10 09:27:01 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Port Connectivity Checks: "UC:UC1"
 10. Port Connectivity Checks: "PC:PC1|Cont_8:CPU"
 11. Port Connectivity Checks: "PC:PC1"
 12. Post-Synthesis Netlist Statistics for Top Partition
 13. Elapsed Time Per Partition
 14. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 10 09:27:01 2017      ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name                      ; Proc_Simples                               ;
; Top-level Entity Name              ; Proc_Simples                               ;
; Family                             ; Cyclone IV GX                              ;
; Total logic elements               ; 0                                          ;
;     Total combinational functions  ; 0                                          ;
;     Dedicated logic registers      ; 0                                          ;
; Total registers                    ; 0                                          ;
; Total pins                         ; 2                                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total GXB Receiver Channel PCS     ; 0                                          ;
; Total GXB Receiver Channel PMA     ; 0                                          ;
; Total GXB Transmitter Channel PCS  ; 0                                          ;
; Total GXB Transmitter Channel PMA  ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; Proc_Simples       ; Proc_Simples       ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                          ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+
; Proc_Simples.vhd                 ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Proc_simples/Proc_Simples.vhd ;         ;
; ../UC/UC.vhd                     ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UC/UC.vhd                     ;         ;
; ../UR/UR.vhd                     ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/UR/UR.vhd                     ;         ;
; ../ULA/ula.vhd                   ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/ULA/ula.vhd                   ;         ;
; ../Rom/Rom.vhd                   ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Rom/Rom.vhd                   ;         ;
; ../Cont_256/Cont_8.vhd           ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/Cont_256/Cont_8.vhd           ;         ;
; ../PC/PC.vhd                     ; yes             ; User VHDL File  ; C:/Users/Lucas/Downloads/HORA DO PAU/PC Completo/PC/PC.vhd                     ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 2                ;
; DSP block 9-bit elements ; 0                ;
; Maximum fan-out node     ; rst              ;
; Maximum fan-out          ; 1                ;
; Total fan-out            ; 2                ;
; Average fan-out          ; 0.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                     ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
; |Proc_Simples              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0         ; 2    ; 0            ; |Proc_Simples       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UC:UC1"                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; address[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; rom_en     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "PC:PC1|Cont_8:CPU" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; clr  ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+----------------------------------------+
; Port Connectivity Checks: "PC:PC1"     ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; clr  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-------------------+---------------------------------+
; Type              ; Count                           ;
+-------------------+---------------------------------+
; boundary_port     ; 2                               ;
;                   ;                                 ;
; Max LUT depth     ; 0.00                            ;
; Average LUT depth ; 0.00                            ;
+-------------------+---------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Mon Jul 10 09:26:37 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Proc_Simples -c Proc_Simples
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file proc_simples.vhd
    Info (12022): Found design unit 1: Proc_Simples-X
    Info (12023): Found entity 1: Proc_Simples
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/uc/uc.vhd
    Info (12022): Found design unit 1: UC-behavioural
    Info (12023): Found entity 1: UC
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/ur/ur.vhd
    Info (12022): Found design unit 1: UR-behavioral
    Info (12023): Found entity 1: UR
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/ula/ula.vhd
    Info (12022): Found design unit 1: ula-u
    Info (12023): Found entity 1: ula
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/rom/rom.vhd
    Info (12022): Found design unit 1: ROM-behavioral
    Info (12023): Found entity 1: ROM
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/cont_256/cont_8.vhd
    Info (12022): Found design unit 1: Cont_8-X
    Info (12023): Found entity 1: Cont_8
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/pc/pc.vhd
    Info (12022): Found design unit 1: PC-X
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file /users/lucas/downloads/hora do pau/pc completo/ula/ula_tb.vhd
    Info (12022): Found design unit 1: ULA_TB-aliandra
    Info (12023): Found entity 1: ULA_TB
Info (12127): Elaborating entity "Proc_Simples" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Proc_Simples.vhd(15): object "rom_en1" assigned a value but never read
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC1"
Info (12128): Elaborating entity "Cont_8" for hierarchy "PC:PC1|Cont_8:CPU"
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:Rom1"
Info (12128): Elaborating entity "UC" for hierarchy "UC:UC1"
Warning (10492): VHDL Process Statement warning at UC.vhd(190): signal "ula_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(202): signal "ula_z" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(247): signal "ldr" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(472): signal "ula_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(491): signal "ula_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(503): signal "ula_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(515): signal "ula_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at UC.vhd(527): signal "ula_q" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "en_pc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "ld_pc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "reg_we", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "load_pc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "ula_en_a", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "ula_en_b", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "reg_sel", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "en_ldr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "ula_operator", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "in_reg", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "sel_address", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at UC.vhd(59): inferring latch(es) for signal or variable "rom_en", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "rom_en" at UC.vhd(59)
Info (10041): Inferred latch for "sel_address" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[7]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[6]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[5]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[4]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[3]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[2]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[1]" at UC.vhd(59)
Info (10041): Inferred latch for "in_reg[0]" at UC.vhd(59)
Info (10041): Inferred latch for "ula_operator[2]" at UC.vhd(59)
Info (10041): Inferred latch for "ula_operator[1]" at UC.vhd(59)
Info (10041): Inferred latch for "ula_operator[0]" at UC.vhd(59)
Info (10041): Inferred latch for "en_ldr" at UC.vhd(59)
Info (10041): Inferred latch for "reg_sel[1]" at UC.vhd(59)
Info (10041): Inferred latch for "reg_sel[0]" at UC.vhd(59)
Info (10041): Inferred latch for "ula_en_b" at UC.vhd(59)
Info (10041): Inferred latch for "ula_en_a" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[7]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[6]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[5]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[4]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[3]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[2]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[1]" at UC.vhd(59)
Info (10041): Inferred latch for "load_pc[0]" at UC.vhd(59)
Info (10041): Inferred latch for "reg_we" at UC.vhd(59)
Info (10041): Inferred latch for "ld_pc" at UC.vhd(59)
Info (10041): Inferred latch for "en_pc" at UC.vhd(59)
Info (10041): Inferred latch for "ldr[7]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[6]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[5]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[4]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[3]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[2]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[1]" at UC.vhd(43)
Info (10041): Inferred latch for "ldr[0]" at UC.vhd(43)
Info (12128): Elaborating entity "UR" for hierarchy "UR:UR1"
Info (12128): Elaborating entity "ula" for hierarchy "ula:ULA1"
Warning (10631): VHDL Process Statement warning at ula.vhd(34): inferring latch(es) for signal or variable "a1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ula.vhd(34): inferring latch(es) for signal or variable "b1", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "b1[0]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[1]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[2]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[3]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[4]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[5]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[6]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[7]" at ula.vhd(34)
Info (10041): Inferred latch for "b1[8]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[0]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[1]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[2]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[3]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[4]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[5]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[6]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[7]" at ula.vhd(34)
Info (10041): Inferred latch for "a1[8]" at ula.vhd(34)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rst"
    Warning (15610): No output dependent on input pin "clk"
Info (21057): Implemented 2 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 0 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 669 megabytes
    Info: Processing ended: Mon Jul 10 09:27:01 2017
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:11


