/*
* Autogenerated by i_csrs.pl on Tue May 16 21:51:20 2017
* 
* i_csrs.pl Version 1.5 last modified on Monday 12/19/16 11:42:34.
*/

#ifndef DEF_FXR_SW_SW_STRUCT_DEFS
#define DEF_FXR_SW_SW_STRUCT_DEFS

/*
* Structure from Table titled: Lower bits (currently defined bits) of Portals L4 OPCODE(Union - opcode_low_t) - 5 bits
*                  from File : 131_Portals_Transport_Layer
*/
#define OPCODE_LOW_REQUEST_OP_MSB                          4
#define OPCODE_LOW_REQUEST_OP_LSB                          0
#define OPCODE_LOW_REQUEST_OP_WIDTH                        5
#define OPCODE_LOW_REQUEST_OP_MASK                         0x000000000000001FULL
#define OPCODE_LOW_FETCH_REQUEST_OP_MSB                    4
#define OPCODE_LOW_FETCH_REQUEST_OP_LSB                    0
#define OPCODE_LOW_FETCH_REQUEST_OP_WIDTH                  5
#define OPCODE_LOW_FETCH_REQUEST_OP_MASK                   0x000000000000001FULL
#define OPCODE_LOW_RESPONSE_OP_MSB                         4
#define OPCODE_LOW_RESPONSE_OP_LSB                         0
#define OPCODE_LOW_RESPONSE_OP_WIDTH                       5
#define OPCODE_LOW_RESPONSE_OP_MASK                        0x000000000000001FULL
#define OPCODE_LOW_E2E_CTRL_OP_MSB                         4
#define OPCODE_LOW_E2E_CTRL_OP_LSB                         0
#define OPCODE_LOW_E2E_CTRL_OP_WIDTH                       5
#define OPCODE_LOW_E2E_CTRL_OP_MASK                        0x000000000000001FULL
/*
* Structure from Table titled: Portals L4 OPCODE(Struct - opcode_t) - 7 bits
*                  from File : 131_Portals_Transport_Layer
*/
#define OPCODE_OPCODE_LOW_MSB                          4
#define OPCODE_OPCODE_LOW_LSB                          0
#define OPCODE_OPCODE_LOW_WIDTH                        5
#define OPCODE_OPCODE_LOW_MASK                         0x000000000000001FULL
#define OPCODE_RESERVED_6_5_MSB                        6
#define OPCODE_RESERVED_6_5_LSB                        5
#define OPCODE_RESERVED_6_5_WIDTH                      2
#define OPCODE_RESERVED_6_5_MASK                       0x0000000000000060ULL
/*
* Structure from Table titled: Transport Layer Flit Type: A1 flit (Struct - ptl_l4_a1_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_A1_SLID_LOW_MSB                            19
#define PTL_L4_A1_SLID_LOW_LSB                            0
#define PTL_L4_A1_SLID_LOW_WIDTH                          20
#define PTL_L4_A1_SLID_LOW_MASK                           0x00000000000FFFFFULL
#define PTL_L4_A1_LENGTH_MSB                              26
#define PTL_L4_A1_LENGTH_LSB                              20
#define PTL_L4_A1_LENGTH_WIDTH                            7
#define PTL_L4_A1_LENGTH_MASK                             0x0000000007F00000ULL
#define PTL_L4_A1_L4_MSB                                  30
#define PTL_L4_A1_L4_LSB                                  27
#define PTL_L4_A1_L4_WIDTH                                4
#define PTL_L4_A1_L4_MASK                                 0x0000000078000000ULL
#define PTL_L4_A1_B_MSB                                   31
#define PTL_L4_A1_B_LSB                                   31
#define PTL_L4_A1_B_WIDTH                                 1
#define PTL_L4_A1_B_MASK                                  0x0000000080000000ULL
#define PTL_L4_A1_DLID_LOW_MSB                            51
#define PTL_L4_A1_DLID_LOW_LSB                            32
#define PTL_L4_A1_DLID_LOW_WIDTH                          20
#define PTL_L4_A1_DLID_LOW_MASK                           0x000FFFFF00000000ULL
#define PTL_L4_A1_SC_MSB                                  56
#define PTL_L4_A1_SC_LSB                                  52
#define PTL_L4_A1_SC_WIDTH                                5
#define PTL_L4_A1_SC_MASK                                 0x01F0000000000000ULL
#define PTL_L4_A1_RC_MSB                                  59
#define PTL_L4_A1_RC_LSB                                  57
#define PTL_L4_A1_RC_WIDTH                                3
#define PTL_L4_A1_RC_MASK                                 0x0E00000000000000ULL
#define PTL_L4_A1_F_MSB                                   60
#define PTL_L4_A1_F_LSB                                   60
#define PTL_L4_A1_F_WIDTH                                 1
#define PTL_L4_A1_F_MASK                                  0x1000000000000000ULL
#define PTL_L4_A1_L2_MSB                                  62
#define PTL_L4_A1_L2_LSB                                  61
#define PTL_L4_A1_L2_WIDTH                                2
#define PTL_L4_A1_L2_MASK                                 0x6000000000000000ULL
#define PTL_L4_A1_LT_MSB                                  63
#define PTL_L4_A1_LT_LSB                                  63
#define PTL_L4_A1_LT_WIDTH                                1
#define PTL_L4_A1_LT_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: A2 flit (Struct - ptl_l4_a2_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_A2_SLID_LOW_MSB                            19
#define PTL_L4_A2_SLID_LOW_LSB                            0
#define PTL_L4_A2_SLID_LOW_WIDTH                          20
#define PTL_L4_A2_SLID_LOW_MASK                           0x00000000000FFFFFULL
#define PTL_L4_A2_LENGTH_MSB                              30
#define PTL_L4_A2_LENGTH_LSB                              20
#define PTL_L4_A2_LENGTH_WIDTH                            11
#define PTL_L4_A2_LENGTH_MASK                             0x000000007FF00000ULL
#define PTL_L4_A2_B_MSB                                   31
#define PTL_L4_A2_B_LSB                                   31
#define PTL_L4_A2_B_WIDTH                                 1
#define PTL_L4_A2_B_MASK                                  0x0000000080000000ULL
#define PTL_L4_A2_DLID_LOW_MSB                            51
#define PTL_L4_A2_DLID_LOW_LSB                            32
#define PTL_L4_A2_DLID_LOW_WIDTH                          20
#define PTL_L4_A2_DLID_LOW_MASK                           0x000FFFFF00000000ULL
#define PTL_L4_A2_SC_MSB                                  56
#define PTL_L4_A2_SC_LSB                                  52
#define PTL_L4_A2_SC_WIDTH                                5
#define PTL_L4_A2_SC_MASK                                 0x01F0000000000000ULL
#define PTL_L4_A2_RC_MSB                                  59
#define PTL_L4_A2_RC_LSB                                  57
#define PTL_L4_A2_RC_WIDTH                                3
#define PTL_L4_A2_RC_MASK                                 0x0E00000000000000ULL
#define PTL_L4_A2_F_MSB                                   60
#define PTL_L4_A2_F_LSB                                   60
#define PTL_L4_A2_F_WIDTH                                 1
#define PTL_L4_A2_F_MASK                                  0x1000000000000000ULL
#define PTL_L4_A2_L2_MSB                                  62
#define PTL_L4_A2_L2_LSB                                  61
#define PTL_L4_A2_L2_WIDTH                                2
#define PTL_L4_A2_L2_MASK                                 0x6000000000000000ULL
#define PTL_L4_A2_LT_MSB                                  63
#define PTL_L4_A2_LT_LSB                                  63
#define PTL_L4_A2_LT_WIDTH                                1
#define PTL_L4_A2_LT_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: B flit (Struct - ptl_l4_b_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_B_L4_MSB                                  7
#define PTL_L4_B_L4_LSB                                  0
#define PTL_L4_B_L4_WIDTH                                8
#define PTL_L4_B_L4_MASK                                 0x00000000000000FFULL
#define PTL_L4_B_SLID_HIGH_MSB                           11
#define PTL_L4_B_SLID_HIGH_LSB                           8
#define PTL_L4_B_SLID_HIGH_WIDTH                         4
#define PTL_L4_B_SLID_HIGH_MASK                          0x0000000000000F00ULL
#define PTL_L4_B_DLID_HIGH_MSB                           15
#define PTL_L4_B_DLID_HIGH_LSB                           12
#define PTL_L4_B_DLID_HIGH_WIDTH                         4
#define PTL_L4_B_DLID_HIGH_MASK                          0x000000000000F000ULL
#define PTL_L4_B_PKEY_MSB                                31
#define PTL_L4_B_PKEY_LSB                                16
#define PTL_L4_B_PKEY_WIDTH                              16
#define PTL_L4_B_PKEY_MASK                               0x00000000FFFF0000ULL
#define PTL_L4_B_ENTROPY_MSB                             47
#define PTL_L4_B_ENTROPY_LSB                             32
#define PTL_L4_B_ENTROPY_WIDTH                           16
#define PTL_L4_B_ENTROPY_MASK                            0x0000FFFF00000000ULL
#define PTL_L4_B_AGE_MSB                                 55
#define PTL_L4_B_AGE_LSB                                 48
#define PTL_L4_B_AGE_WIDTH                               8
#define PTL_L4_B_AGE_MASK                                0x00FF000000000000ULL
#define PTL_L4_B_RESERVED_63_56_MSB                      63
#define PTL_L4_B_RESERVED_63_56_LSB                      56
#define PTL_L4_B_RESERVED_63_56_WIDTH                    8
#define PTL_L4_B_RESERVED_63_56_MASK                     0xFF00000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: C1 flit (Struct - ptl_l4_c1_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_C1_PSN_MSB                                 15
#define PTL_L4_C1_PSN_LSB                                 0
#define PTL_L4_C1_PSN_WIDTH                               16
#define PTL_L4_C1_PSN_MASK                                0x000000000000FFFFULL
#define PTL_L4_C1_PKT_ID_MSB                              31
#define PTL_L4_C1_PKT_ID_LSB                              16
#define PTL_L4_C1_PKT_ID_WIDTH                            16
#define PTL_L4_C1_PKT_ID_MASK                             0x00000000FFFF0000ULL
#define PTL_L4_C1_MSG_ID_MSB                              47
#define PTL_L4_C1_MSG_ID_LSB                              32
#define PTL_L4_C1_MSG_ID_WIDTH                            16
#define PTL_L4_C1_MSG_ID_MASK                             0x0000FFFF00000000ULL
#define PTL_L4_C1_PTL_IDX_MSB                             55
#define PTL_L4_C1_PTL_IDX_LSB                             48
#define PTL_L4_C1_PTL_IDX_WIDTH                           8
#define PTL_L4_C1_PTL_IDX_MASK                            0x00FF000000000000ULL
#define PTL_L4_C1_OPCODE_MSB                              62
#define PTL_L4_C1_OPCODE_LSB                              56
#define PTL_L4_C1_OPCODE_WIDTH                            7
#define PTL_L4_C1_OPCODE_MASK                             0x7F00000000000000ULL
#define PTL_L4_C1_HD_MSB                                  63
#define PTL_L4_C1_HD_LSB                                  63
#define PTL_L4_C1_HD_WIDTH                                1
#define PTL_L4_C1_HD_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: C3 flit (Struct - ptl_l4_c3_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_C3_ACK_PSN_MSB                             15
#define PTL_L4_C3_ACK_PSN_LSB                             0
#define PTL_L4_C3_ACK_PSN_WIDTH                           16
#define PTL_L4_C3_ACK_PSN_MASK                            0x000000000000FFFFULL
#define PTL_L4_C3_ACK_PKT_ID_MSB                          31
#define PTL_L4_C3_ACK_PKT_ID_LSB                          16
#define PTL_L4_C3_ACK_PKT_ID_WIDTH                        16
#define PTL_L4_C3_ACK_PKT_ID_MASK                         0x00000000FFFF0000ULL
#define PTL_L4_C3_ACK_MSG_ID_MSB                          47
#define PTL_L4_C3_ACK_MSG_ID_LSB                          32
#define PTL_L4_C3_ACK_MSG_ID_WIDTH                        16
#define PTL_L4_C3_ACK_MSG_ID_MASK                         0x0000FFFF00000000ULL
#define PTL_L4_C3_ACK_OPCODE_MSB                          48
#define PTL_L4_C3_ACK_OPCODE_LSB                          48
#define PTL_L4_C3_ACK_OPCODE_WIDTH                        1
#define PTL_L4_C3_ACK_OPCODE_MASK                         0x0001000000000000ULL
#define PTL_L4_C3_RESERVED_55_49_MSB                      55
#define PTL_L4_C3_RESERVED_55_49_LSB                      49
#define PTL_L4_C3_RESERVED_55_49_WIDTH                    7
#define PTL_L4_C3_RESERVED_55_49_MASK                     0x00FE000000000000ULL
#define PTL_L4_C3_OPCODE_MSB                              62
#define PTL_L4_C3_OPCODE_LSB                              56
#define PTL_L4_C3_OPCODE_WIDTH                            7
#define PTL_L4_C3_OPCODE_MASK                             0x7F00000000000000ULL
#define PTL_L4_C3_RESERVED_63_63_MSB                      63
#define PTL_L4_C3_RESERVED_63_63_LSB                      63
#define PTL_L4_C3_RESERVED_63_63_WIDTH                    1
#define PTL_L4_C3_RESERVED_63_63_MASK                     0x8000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: D1 flit (Struct - ptl_l4_d1_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_D1_ACK_PSN_MSB                             15
#define PTL_L4_D1_ACK_PSN_LSB                             0
#define PTL_L4_D1_ACK_PSN_WIDTH                           16
#define PTL_L4_D1_ACK_PSN_MASK                            0x000000000000FFFFULL
#define PTL_L4_D1_ACK_PKT_ID_MSB                          31
#define PTL_L4_D1_ACK_PKT_ID_LSB                          16
#define PTL_L4_D1_ACK_PKT_ID_WIDTH                        16
#define PTL_L4_D1_ACK_PKT_ID_MASK                         0x00000000FFFF0000ULL
#define PTL_L4_D1_ACK_MSG_ID_MSB                          47
#define PTL_L4_D1_ACK_MSG_ID_LSB                          32
#define PTL_L4_D1_ACK_MSG_ID_WIDTH                        16
#define PTL_L4_D1_ACK_MSG_ID_MASK                         0x0000FFFF00000000ULL
#define PTL_L4_D1_ACK_OPCODE_MSB                          48
#define PTL_L4_D1_ACK_OPCODE_LSB                          48
#define PTL_L4_D1_ACK_OPCODE_WIDTH                        1
#define PTL_L4_D1_ACK_OPCODE_MASK                         0x0001000000000000ULL
#define PTL_L4_D1_RESERVED_51_49_MSB                      51
#define PTL_L4_D1_RESERVED_51_49_LSB                      49
#define PTL_L4_D1_RESERVED_51_49_WIDTH                    3
#define PTL_L4_D1_RESERVED_51_49_MASK                     0x000E000000000000ULL
#define PTL_L4_D1_PAD_COUNT_MSB                           54
#define PTL_L4_D1_PAD_COUNT_LSB                           52
#define PTL_L4_D1_PAD_COUNT_WIDTH                         3
#define PTL_L4_D1_PAD_COUNT_MASK                          0x0070000000000000ULL
#define PTL_L4_D1_LS_MSB                                  55
#define PTL_L4_D1_LS_LSB                                  55
#define PTL_L4_D1_LS_WIDTH                                1
#define PTL_L4_D1_LS_MASK                                 0x0080000000000000ULL
#define PTL_L4_D1_RESERVED_63_56_MSB                      63
#define PTL_L4_D1_RESERVED_63_56_LSB                      56
#define PTL_L4_D1_RESERVED_63_56_WIDTH                    8
#define PTL_L4_D1_RESERVED_63_56_MASK                     0xFF00000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: D2 flit (Struct - ptl_l4_d2_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_D2_ACK_PSN_MSB                             15
#define PTL_L4_D2_ACK_PSN_LSB                             0
#define PTL_L4_D2_ACK_PSN_WIDTH                           16
#define PTL_L4_D2_ACK_PSN_MASK                            0x000000000000FFFFULL
#define PTL_L4_D2_ACK_PKT_ID_MSB                          31
#define PTL_L4_D2_ACK_PKT_ID_LSB                          16
#define PTL_L4_D2_ACK_PKT_ID_WIDTH                        16
#define PTL_L4_D2_ACK_PKT_ID_MASK                         0x00000000FFFF0000ULL
#define PTL_L4_D2_ACK_MSG_ID_MSB                          47
#define PTL_L4_D2_ACK_MSG_ID_LSB                          32
#define PTL_L4_D2_ACK_MSG_ID_WIDTH                        16
#define PTL_L4_D2_ACK_MSG_ID_MASK                         0x0000FFFF00000000ULL
#define PTL_L4_D2_ACK_OPCODE_MSB                          48
#define PTL_L4_D2_ACK_OPCODE_LSB                          48
#define PTL_L4_D2_ACK_OPCODE_WIDTH                        1
#define PTL_L4_D2_ACK_OPCODE_MASK                         0x0001000000000000ULL
#define PTL_L4_D2_RESERVED_54_49_MSB                      54
#define PTL_L4_D2_RESERVED_54_49_LSB                      49
#define PTL_L4_D2_RESERVED_54_49_WIDTH                    6
#define PTL_L4_D2_RESERVED_54_49_MASK                     0x007E000000000000ULL
#define PTL_L4_D2_LS_MSB                                  55
#define PTL_L4_D2_LS_LSB                                  55
#define PTL_L4_D2_LS_WIDTH                                1
#define PTL_L4_D2_LS_MASK                                 0x0080000000000000ULL
#define PTL_L4_D2_RESERVED_63_56_MSB                      63
#define PTL_L4_D2_RESERVED_63_56_LSB                      56
#define PTL_L4_D2_RESERVED_63_56_WIDTH                    8
#define PTL_L4_D2_RESERVED_63_56_MASK                     0xFF00000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: E flit (Struct - ptl_l4_e_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_E_USER_ID_MSB                             31
#define PTL_L4_E_USER_ID_LSB                             0
#define PTL_L4_E_USER_ID_WIDTH                           32
#define PTL_L4_E_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define PTL_L4_E_TPID_MSB                                43
#define PTL_L4_E_TPID_LSB                                32
#define PTL_L4_E_TPID_WIDTH                              12
#define PTL_L4_E_TPID_MASK                               0x00000FFF00000000ULL
#define PTL_L4_E_RESERVED_47_44_MSB                      47
#define PTL_L4_E_RESERVED_47_44_LSB                      44
#define PTL_L4_E_RESERVED_47_44_WIDTH                    4
#define PTL_L4_E_RESERVED_47_44_MASK                     0x0000F00000000000ULL
#define PTL_L4_E_IPID_MSB                                59
#define PTL_L4_E_IPID_LSB                                48
#define PTL_L4_E_IPID_WIDTH                              12
#define PTL_L4_E_IPID_MASK                               0x0FFF000000000000ULL
#define PTL_L4_E_RESERVED_63_60_MSB                      63
#define PTL_L4_E_RESERVED_63_60_LSB                      60
#define PTL_L4_E_RESERVED_63_60_WIDTH                    4
#define PTL_L4_E_RESERVED_63_60_MASK                     0xF000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: F flit (Struct - ptl_l4_f_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_F_OFFSET_MSB                              56
#define PTL_L4_F_OFFSET_LSB                              0
#define PTL_L4_F_OFFSET_WIDTH                            57
#define PTL_L4_F_OFFSET_MASK                             0x01FFFFFFFFFFFFFFULL
#define PTL_L4_F_PAD_COUNT_MSB                           59
#define PTL_L4_F_PAD_COUNT_LSB                           57
#define PTL_L4_F_PAD_COUNT_WIDTH                         3
#define PTL_L4_F_PAD_COUNT_MASK                          0x0E00000000000000ULL
#define PTL_L4_F_ACK_REQ_MSB                             61
#define PTL_L4_F_ACK_REQ_LSB                             60
#define PTL_L4_F_ACK_REQ_WIDTH                           2
#define PTL_L4_F_ACK_REQ_MASK                            0x3000000000000000ULL
#define PTL_L4_F_NI_MSB                                  63
#define PTL_L4_F_NI_LSB                                  62
#define PTL_L4_F_NI_WIDTH                                2
#define PTL_L4_F_NI_MASK                                 0xC000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: F flit (Struct - ptl_l4_f2_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_F2_OFFSET_MSB                              56
#define PTL_L4_F2_OFFSET_LSB                              0
#define PTL_L4_F2_OFFSET_WIDTH                            57
#define PTL_L4_F2_OFFSET_MASK                             0x01FFFFFFFFFFFFFFULL
#define PTL_L4_F2_RESERVED_60_57_MSB                      60
#define PTL_L4_F2_RESERVED_60_57_LSB                      57
#define PTL_L4_F2_RESERVED_60_57_WIDTH                    4
#define PTL_L4_F2_RESERVED_60_57_MASK                     0x1E00000000000000ULL
#define PTL_L4_F2_MSG_STATUS_MSB                          63
#define PTL_L4_F2_MSG_STATUS_LSB                          61
#define PTL_L4_F2_MSG_STATUS_WIDTH                        3
#define PTL_L4_F2_MSG_STATUS_MASK                         0xE000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: G1 flit (Struct - ptl_l4_g1_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_G1_SRANK_MSB                               31
#define PTL_L4_G1_SRANK_LSB                               0
#define PTL_L4_G1_SRANK_WIDTH                             32
#define PTL_L4_G1_SRANK_MASK                              0x00000000FFFFFFFFULL
#define PTL_L4_G1_MSG_LEN_MSB                             63
#define PTL_L4_G1_MSG_LEN_LSB                             32
#define PTL_L4_G1_MSG_LEN_WIDTH                           32
#define PTL_L4_G1_MSG_LEN_MASK                            0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: G2 flit (Struct - ptl_l4_g2_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_G2_EXPECTED_PSN_MSB                        15
#define PTL_L4_G2_EXPECTED_PSN_LSB                        0
#define PTL_L4_G2_EXPECTED_PSN_WIDTH                      16
#define PTL_L4_G2_EXPECTED_PSN_MASK                       0x000000000000FFFFULL
#define PTL_L4_G2_MAX_DIST_MSB                            31
#define PTL_L4_G2_MAX_DIST_LSB                            16
#define PTL_L4_G2_MAX_DIST_WIDTH                          16
#define PTL_L4_G2_MAX_DIST_MASK                           0x00000000FFFF0000ULL
#define PTL_L4_G2_MMSG_LEN_MSB                            63
#define PTL_L4_G2_MMSG_LEN_LSB                            32
#define PTL_L4_G2_MMSG_LEN_WIDTH                          32
#define PTL_L4_G2_MMSG_LEN_MASK                           0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: G3 flit (Struct - ptl_l4_g3_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_G3_EXPECTED_PSN_MSB                        15
#define PTL_L4_G3_EXPECTED_PSN_LSB                        0
#define PTL_L4_G3_EXPECTED_PSN_WIDTH                      16
#define PTL_L4_G3_EXPECTED_PSN_MASK                       0x000000000000FFFFULL
#define PTL_L4_G3_MAX_DIST_MSB                            31
#define PTL_L4_G3_MAX_DIST_LSB                            16
#define PTL_L4_G3_MAX_DIST_WIDTH                          16
#define PTL_L4_G3_MAX_DIST_MASK                           0x00000000FFFF0000ULL
#define PTL_L4_G3_TRANSMIT_DELAY_MSB                      63
#define PTL_L4_G3_TRANSMIT_DELAY_LSB                      32
#define PTL_L4_G3_TRANSMIT_DELAY_WIDTH                    32
#define PTL_L4_G3_TRANSMIT_DELAY_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: J1 flit (Struct - ptl_l4_j1_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_J1_TARGET_REF_MSB                          31
#define PTL_L4_J1_TARGET_REF_LSB                          0
#define PTL_L4_J1_TARGET_REF_WIDTH                        32
#define PTL_L4_J1_TARGET_REF_MASK                         0x00000000FFFFFFFFULL
#define PTL_L4_J1_MMSG_LEN_MSB                            63
#define PTL_L4_J1_MMSG_LEN_LSB                            32
#define PTL_L4_J1_MMSG_LEN_WIDTH                          32
#define PTL_L4_J1_MMSG_LEN_MASK                           0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: J2 flit (Struct - ptl_l4_j2_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_J2_TARGET_REF_MSB                          31
#define PTL_L4_J2_TARGET_REF_LSB                          0
#define PTL_L4_J2_TARGET_REF_WIDTH                        32
#define PTL_L4_J2_TARGET_REF_MASK                         0x00000000FFFFFFFFULL
#define PTL_L4_J2_RESERVED_63_32_MSB                      63
#define PTL_L4_J2_RESERVED_63_32_LSB                      32
#define PTL_L4_J2_RESERVED_63_32_WIDTH                    32
#define PTL_L4_J2_RESERVED_63_32_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: P1 flit (Struct - ptl_l4_p1_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_P1_PAYLOAD_MSB                             23
#define PTL_L4_P1_PAYLOAD_LSB                             0
#define PTL_L4_P1_PAYLOAD_WIDTH                           24
#define PTL_L4_P1_PAYLOAD_MASK                            0x0000000000FFFFFFULL
#define PTL_L4_P1_ICRC_MSB                                55
#define PTL_L4_P1_ICRC_LSB                                24
#define PTL_L4_P1_ICRC_WIDTH                              32
#define PTL_L4_P1_ICRC_MASK                               0x00FFFFFFFF000000ULL
#define PTL_L4_P1_ATOMIC_DTYPE_MSB                        61
#define PTL_L4_P1_ATOMIC_DTYPE_LSB                        56
#define PTL_L4_P1_ATOMIC_DTYPE_WIDTH                      6
#define PTL_L4_P1_ATOMIC_DTYPE_MASK                       0x3F00000000000000ULL
#define PTL_L4_P1_L2_TAIL_MSB                             63
#define PTL_L4_P1_L2_TAIL_LSB                             62
#define PTL_L4_P1_L2_TAIL_WIDTH                           2
#define PTL_L4_P1_L2_TAIL_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: P2 flit (Struct - ptl_l4_p2_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_P2_RESERVED_23_0_MSB                       23
#define PTL_L4_P2_RESERVED_23_0_LSB                       0
#define PTL_L4_P2_RESERVED_23_0_WIDTH                     24
#define PTL_L4_P2_RESERVED_23_0_MASK                      0x0000000000FFFFFFULL
#define PTL_L4_P2_ICRC_MSB                                55
#define PTL_L4_P2_ICRC_LSB                                24
#define PTL_L4_P2_ICRC_WIDTH                              32
#define PTL_L4_P2_ICRC_MASK                               0x00FFFFFFFF000000ULL
#define PTL_L4_P2_ATOMIC_DTYPE_MSB                        61
#define PTL_L4_P2_ATOMIC_DTYPE_LSB                        56
#define PTL_L4_P2_ATOMIC_DTYPE_WIDTH                      6
#define PTL_L4_P2_ATOMIC_DTYPE_MASK                       0x3F00000000000000ULL
#define PTL_L4_P2_L2_TAIL_MSB                             63
#define PTL_L4_P2_L2_TAIL_LSB                             62
#define PTL_L4_P2_L2_TAIL_WIDTH                           2
#define PTL_L4_P2_L2_TAIL_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: P3 flit (Struct - ptl_l4_p3_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_P3_ACK_PSN_MSB                             15
#define PTL_L4_P3_ACK_PSN_LSB                             0
#define PTL_L4_P3_ACK_PSN_WIDTH                           16
#define PTL_L4_P3_ACK_PSN_MASK                            0x000000000000FFFFULL
#define PTL_L4_P3_ACK_PKT_ID_LOW_MSB                      23
#define PTL_L4_P3_ACK_PKT_ID_LOW_LSB                      16
#define PTL_L4_P3_ACK_PKT_ID_LOW_WIDTH                    8
#define PTL_L4_P3_ACK_PKT_ID_LOW_MASK                     0x0000000000FF0000ULL
#define PTL_L4_P3_ICRC_MSB                                55
#define PTL_L4_P3_ICRC_LSB                                24
#define PTL_L4_P3_ICRC_WIDTH                              32
#define PTL_L4_P3_ICRC_MASK                               0x00FFFFFFFF000000ULL
#define PTL_L4_P3_ACK_PKT_ID_HIGH_MSB                     61
#define PTL_L4_P3_ACK_PKT_ID_HIGH_LSB                     56
#define PTL_L4_P3_ACK_PKT_ID_HIGH_WIDTH                   6
#define PTL_L4_P3_ACK_PKT_ID_HIGH_MASK                    0x3F00000000000000ULL
#define PTL_L4_P3_L2_TAIL_MSB                             63
#define PTL_L4_P3_L2_TAIL_LSB                             62
#define PTL_L4_P3_L2_TAIL_WIDTH                           2
#define PTL_L4_P3_L2_TAIL_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Transport Layer Flit Type: P6 flit (Struct - ptl_l4_p4_t) - 64bits
*                  from File : 131_Portals_Transport_Layer
*/
#define PTL_L4_P4_RFS_MSB                                 2
#define PTL_L4_P4_RFS_LSB                                 0
#define PTL_L4_P4_RFS_WIDTH                               3
#define PTL_L4_P4_RFS_MASK                                0x0000000000000007ULL
#define PTL_L4_P4_RESERVED_23_3_MSB                       23
#define PTL_L4_P4_RESERVED_23_3_LSB                       3
#define PTL_L4_P4_RESERVED_23_3_WIDTH                     21
#define PTL_L4_P4_RESERVED_23_3_MASK                      0x0000000000FFFFF8ULL
#define PTL_L4_P4_ICRC_MSB                                55
#define PTL_L4_P4_ICRC_LSB                                24
#define PTL_L4_P4_ICRC_WIDTH                              32
#define PTL_L4_P4_ICRC_MASK                               0x00FFFFFFFF000000ULL
#define PTL_L4_P4_ATOMIC_DTYPE_MSB                        61
#define PTL_L4_P4_ATOMIC_DTYPE_LSB                        56
#define PTL_L4_P4_ATOMIC_DTYPE_WIDTH                      6
#define PTL_L4_P4_ATOMIC_DTYPE_MASK                       0x3F00000000000000ULL
#define PTL_L4_P4_L2_TAIL_MSB                             63
#define PTL_L4_P4_L2_TAIL_LSB                             62
#define PTL_L4_P4_L2_TAIL_WIDTH                           2
#define PTL_L4_P4_L2_TAIL_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Physical Source Structure (Struct - phys_process_t) - 36 bits
*                  from File : 200_Software_Interfaces
*/
#define PHYS_PROCESS_SLID_MSB                                23
#define PHYS_PROCESS_SLID_LSB                                0
#define PHYS_PROCESS_SLID_WIDTH                              24
#define PHYS_PROCESS_SLID_MASK                               0x0000000000FFFFFFULL
#define PHYS_PROCESS_IPID_MSB                                35
#define PHYS_PROCESS_IPID_LSB                                24
#define PHYS_PROCESS_IPID_WIDTH                              12
#define PHYS_PROCESS_IPID_MASK                               0x0000000FFF000000ULL
/*
* Structure from Table titled: Logical Source Structure (Struct - logical_process_t) - 36 bits
*                  from File : 200_Software_Interfaces
*/
#define LOGICAL_PROCESS_SRANK_MSB                               31
#define LOGICAL_PROCESS_SRANK_LSB                               0
#define LOGICAL_PROCESS_SRANK_WIDTH                             32
#define LOGICAL_PROCESS_SRANK_MASK                              0x00000000FFFFFFFFULL
#define LOGICAL_PROCESS_RESERVED_35_32_MSB                      35
#define LOGICAL_PROCESS_RESERVED_35_32_LSB                      32
#define LOGICAL_PROCESS_RESERVED_35_32_WIDTH                    4
#define LOGICAL_PROCESS_RESERVED_35_32_MASK                     0x0000000F00000000ULL
/*
* Structure from Table titled: Source Structure (Union - ptl_process_t) - 36 bits
*                  from File : 200_Software_Interfaces
*/
#define PTL_PROCESS_PHYS_SRC_MSB                            35
#define PTL_PROCESS_PHYS_SRC_LSB                            0
#define PTL_PROCESS_PHYS_SRC_WIDTH                          36
#define PTL_PROCESS_PHYS_SRC_MASK                           0x0000000FFFFFFFFFULL
#define PTL_PROCESS_LOGICAL_SRC_MSB                         35
#define PTL_PROCESS_LOGICAL_SRC_LSB                         0
#define PTL_PROCESS_LOGICAL_SRC_WIDTH                       36
#define PTL_PROCESS_LOGICAL_SRC_MASK                        0x0000000FFFFFFFFFULL
/*
* Structure from Table titled: Portals Transmit Command Field Structure (Struct - ptl_cmd_t) - 7bits
*                  from File : 200_Software_Interfaces
*/
#define PTL_CMD_PTL_OPCODE_LOW_MSB                      4
#define PTL_CMD_PTL_OPCODE_LOW_LSB                      0
#define PTL_CMD_PTL_OPCODE_LOW_WIDTH                    5
#define PTL_CMD_PTL_OPCODE_LOW_MASK                     0x000000000000001FULL
#define PTL_CMD_TTYPE_MSB                               6
#define PTL_CMD_TTYPE_LSB                               5
#define PTL_CMD_TTYPE_WIDTH                             2
#define PTL_CMD_TTYPE_MASK                              0x0000000000000060ULL
/*
* Structure from Table titled: Transmit Command Field Structure (Union - tx_cq_cmd_t) - 7bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_CMD_PTL_CMD_MSB                             6
#define TX_CQ_CMD_PTL_CMD_LSB                             0
#define TX_CQ_CMD_PTL_CMD_WIDTH                           7
#define TX_CQ_CMD_PTL_CMD_MASK                            0x000000000000007FULL
#define TX_CQ_CMD_NONPTL_CMD_MSB                          6
#define TX_CQ_CMD_NONPTL_CMD_LSB                          0
#define TX_CQ_CMD_NONPTL_CMD_WIDTH                        7
#define TX_CQ_CMD_NONPTL_CMD_MASK                         0x000000000000007FULL
/*
* Structure from Table titled: Fastpath LE Options Structure (Struct - fp_le_options_t) - 10 bits
*                  from File : 200_Software_Interfaces
*/
#define FP_LE_OPTIONS_FXR_FP_OP_PUT_MSB                       0
#define FP_LE_OPTIONS_FXR_FP_OP_PUT_LSB                       0
#define FP_LE_OPTIONS_FXR_FP_OP_PUT_WIDTH                     1
#define FP_LE_OPTIONS_FXR_FP_OP_PUT_MASK                      0x0000000000000001ULL
#define FP_LE_OPTIONS_FXR_FP_OP_GET_MSB                       1
#define FP_LE_OPTIONS_FXR_FP_OP_GET_LSB                       1
#define FP_LE_OPTIONS_FXR_FP_OP_GET_WIDTH                     1
#define FP_LE_OPTIONS_FXR_FP_OP_GET_MASK                      0x0000000000000002ULL
#define FP_LE_OPTIONS_FXR_FP_EVENT_COMM_DISABLE_MSB           2
#define FP_LE_OPTIONS_FXR_FP_EVENT_COMM_DISABLE_LSB           2
#define FP_LE_OPTIONS_FXR_FP_EVENT_COMM_DISABLE_WIDTH         1
#define FP_LE_OPTIONS_FXR_FP_EVENT_COMM_DISABLE_MASK          0x0000000000000004ULL
#define FP_LE_OPTIONS_FXR_FP_EVENT_SUCCESS_DISABLE_MSB        3
#define FP_LE_OPTIONS_FXR_FP_EVENT_SUCCESS_DISABLE_LSB        3
#define FP_LE_OPTIONS_FXR_FP_EVENT_SUCCESS_DISABLE_WIDTH      1
#define FP_LE_OPTIONS_FXR_FP_EVENT_SUCCESS_DISABLE_MASK       0x0000000000000008ULL
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_BYTES_MSB               4
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_BYTES_LSB               4
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_BYTES_WIDTH             1
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_BYTES_MASK              0x0000000000000010ULL
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_COMM_MSB                5
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_COMM_LSB                5
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_COMM_WIDTH              1
#define FP_LE_OPTIONS_FXR_FP_EVENT_CT_COMM_MASK               0x0000000000000020ULL
#define FP_LE_OPTIONS_FXR_FP_ACK_DISABLE_MSB                  6
#define FP_LE_OPTIONS_FXR_FP_ACK_DISABLE_LSB                  6
#define FP_LE_OPTIONS_FXR_FP_ACK_DISABLE_WIDTH                1
#define FP_LE_OPTIONS_FXR_FP_ACK_DISABLE_MASK                 0x0000000000000040ULL
#define FP_LE_OPTIONS_FXR_FP_NO_ATOMIC_MSB                    7
#define FP_LE_OPTIONS_FXR_FP_NO_ATOMIC_LSB                    7
#define FP_LE_OPTIONS_FXR_FP_NO_ATOMIC_WIDTH                  1
#define FP_LE_OPTIONS_FXR_FP_NO_ATOMIC_MASK                   0x0000000000000080ULL
#define FP_LE_OPTIONS_RESERVED_9_8_MSB                        9
#define FP_LE_OPTIONS_RESERVED_9_8_LSB                        8
#define FP_LE_OPTIONS_RESERVED_9_8_WIDTH                      2
#define FP_LE_OPTIONS_RESERVED_9_8_MASK                       0x0000000000000300ULL
/*
* Structure from Table titled: Hardware MD Options Structure (Struct - md_options_t) - 8 bits
*                  from File : 200_Software_Interfaces
*/
#define MD_OPTIONS_SUCCESS_DISABLE_MSB                     0
#define MD_OPTIONS_SUCCESS_DISABLE_LSB                     0
#define MD_OPTIONS_SUCCESS_DISABLE_WIDTH                   1
#define MD_OPTIONS_SUCCESS_DISABLE_MASK                    0x0000000000000001ULL
#define MD_OPTIONS_CT_BYTES_MSB                            1
#define MD_OPTIONS_CT_BYTES_LSB                            1
#define MD_OPTIONS_CT_BYTES_WIDTH                          1
#define MD_OPTIONS_CT_BYTES_MASK                           0x0000000000000002ULL
#define MD_OPTIONS_CT_REPLY_MSB                            2
#define MD_OPTIONS_CT_REPLY_LSB                            2
#define MD_OPTIONS_CT_REPLY_WIDTH                          1
#define MD_OPTIONS_CT_REPLY_MASK                           0x0000000000000004ULL
#define MD_OPTIONS_CT_SEND_MSB                             3
#define MD_OPTIONS_CT_SEND_LSB                             3
#define MD_OPTIONS_CT_SEND_WIDTH                           1
#define MD_OPTIONS_CT_SEND_MASK                            0x0000000000000008ULL
#define MD_OPTIONS_CT_ACK_MSB                              4
#define MD_OPTIONS_CT_ACK_LSB                              4
#define MD_OPTIONS_CT_ACK_WIDTH                            1
#define MD_OPTIONS_CT_ACK_MASK                             0x0000000000000010ULL
#define MD_OPTIONS_SEND_DISABLE_MSB                        5
#define MD_OPTIONS_SEND_DISABLE_LSB                        5
#define MD_OPTIONS_SEND_DISABLE_WIDTH                      1
#define MD_OPTIONS_SEND_DISABLE_MASK                       0x0000000000000020ULL
#define MD_OPTIONS_IOVEC_MSB                               6
#define MD_OPTIONS_IOVEC_LSB                               6
#define MD_OPTIONS_IOVEC_WIDTH                             1
#define MD_OPTIONS_IOVEC_MASK                              0x0000000000000040ULL
#define MD_OPTIONS_NONPTL_SC4_MSB                          7
#define MD_OPTIONS_NONPTL_SC4_LSB                          7
#define MD_OPTIONS_NONPTL_SC4_WIDTH                        1
#define MD_OPTIONS_NONPTL_SC4_MASK                         0x0000000000000080ULL
/*
* Structure from Table titled: Hardware Response MD Options Structure (Struct - resp_md_options_t) - 4 bits
*                  from File : 200_Software_Interfaces
*/
#define RESP_MD_OPTIONS_SUCCESS_DISABLE_MSB                     0
#define RESP_MD_OPTIONS_SUCCESS_DISABLE_LSB                     0
#define RESP_MD_OPTIONS_SUCCESS_DISABLE_WIDTH                   1
#define RESP_MD_OPTIONS_SUCCESS_DISABLE_MASK                    0x0000000000000001ULL
#define RESP_MD_OPTIONS_CT_BYTES_MSB                            1
#define RESP_MD_OPTIONS_CT_BYTES_LSB                            1
#define RESP_MD_OPTIONS_CT_BYTES_WIDTH                          1
#define RESP_MD_OPTIONS_CT_BYTES_MASK                           0x0000000000000002ULL
#define RESP_MD_OPTIONS_CT_REPLY_MSB                            2
#define RESP_MD_OPTIONS_CT_REPLY_LSB                            2
#define RESP_MD_OPTIONS_CT_REPLY_WIDTH                          1
#define RESP_MD_OPTIONS_CT_REPLY_MASK                           0x0000000000000004ULL
#define RESP_MD_OPTIONS_RESERVED_3_3_MSB                        3
#define RESP_MD_OPTIONS_RESERVED_3_3_LSB                        3
#define RESP_MD_OPTIONS_RESERVED_3_3_WIDTH                      1
#define RESP_MD_OPTIONS_RESERVED_3_3_MASK                       0x0000000000000008ULL
/*
* Structure from Table titled: Transmit Command Type: A1 flit (Struct - tx_cq_a1_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_A1_DLID_MSB                                23
#define TX_CQ_A1_DLID_LSB                                0
#define TX_CQ_A1_DLID_WIDTH                              24
#define TX_CQ_A1_DLID_MASK                               0x0000000000FFFFFFULL
#define TX_CQ_A1_CMD_LENGTH_MSB                          33
#define TX_CQ_A1_CMD_LENGTH_LSB                          24
#define TX_CQ_A1_CMD_LENGTH_WIDTH                        10
#define TX_CQ_A1_CMD_LENGTH_MASK                         0x00000003FF000000ULL
#define TX_CQ_A1_CTYPE_MSB                               37
#define TX_CQ_A1_CTYPE_LSB                               34
#define TX_CQ_A1_CTYPE_WIDTH                             4
#define TX_CQ_A1_CTYPE_MASK                              0x0000003C00000000ULL
#define TX_CQ_A1_SH_MSB                                  38
#define TX_CQ_A1_SH_LSB                                  38
#define TX_CQ_A1_SH_WIDTH                                1
#define TX_CQ_A1_SH_MASK                                 0x0000004000000000ULL
#define TX_CQ_A1_B_MSB                                   39
#define TX_CQ_A1_B_LSB                                   39
#define TX_CQ_A1_B_WIDTH                                 1
#define TX_CQ_A1_B_MASK                                  0x0000008000000000ULL
#define TX_CQ_A1_SL_MSB                                  44
#define TX_CQ_A1_SL_LSB                                  40
#define TX_CQ_A1_SL_WIDTH                                5
#define TX_CQ_A1_SL_MASK                                 0x00001F0000000000ULL
#define TX_CQ_A1_RC_MSB                                  47
#define TX_CQ_A1_RC_LSB                                  45
#define TX_CQ_A1_RC_WIDTH                                3
#define TX_CQ_A1_RC_MASK                                 0x0000E00000000000ULL
#define TX_CQ_A1_PTL_IDX_MSB                             55
#define TX_CQ_A1_PTL_IDX_LSB                             48
#define TX_CQ_A1_PTL_IDX_WIDTH                           8
#define TX_CQ_A1_PTL_IDX_MASK                            0x00FF000000000000ULL
#define TX_CQ_A1_CMD_MSB                                 62
#define TX_CQ_A1_CMD_LSB                                 56
#define TX_CQ_A1_CMD_WIDTH                               7
#define TX_CQ_A1_CMD_MASK                                0x7F00000000000000ULL
#define TX_CQ_A1_PT_MSB                                  63
#define TX_CQ_A1_PT_LSB                                  63
#define TX_CQ_A1_PT_WIDTH                                1
#define TX_CQ_A1_PT_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: A2 flit (Struct - tx_cq_a2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_A2_DLID_MSB                                23
#define TX_CQ_A2_DLID_LSB                                0
#define TX_CQ_A2_DLID_WIDTH                              24
#define TX_CQ_A2_DLID_MASK                               0x0000000000FFFFFFULL
#define TX_CQ_A2_TPID_MSB                                35
#define TX_CQ_A2_TPID_LSB                                24
#define TX_CQ_A2_TPID_WIDTH                              12
#define TX_CQ_A2_TPID_MASK                               0x0000000FFF000000ULL
#define TX_CQ_A2_RESERVED_39_36_MSB                      39
#define TX_CQ_A2_RESERVED_39_36_LSB                      36
#define TX_CQ_A2_RESERVED_39_36_WIDTH                    4
#define TX_CQ_A2_RESERVED_39_36_MASK                     0x000000F000000000ULL
#define TX_CQ_A2_SL_MSB                                  44
#define TX_CQ_A2_SL_LSB                                  40
#define TX_CQ_A2_SL_WIDTH                                5
#define TX_CQ_A2_SL_MASK                                 0x00001F0000000000ULL
#define TX_CQ_A2_RC_MSB                                  47
#define TX_CQ_A2_RC_LSB                                  45
#define TX_CQ_A2_RC_WIDTH                                3
#define TX_CQ_A2_RC_MASK                                 0x0000E00000000000ULL
#define TX_CQ_A2_PTL_IDX_MSB                             55
#define TX_CQ_A2_PTL_IDX_LSB                             48
#define TX_CQ_A2_PTL_IDX_WIDTH                           8
#define TX_CQ_A2_PTL_IDX_MASK                            0x00FF000000000000ULL
#define TX_CQ_A2_CMD_MSB                                 62
#define TX_CQ_A2_CMD_LSB                                 56
#define TX_CQ_A2_CMD_WIDTH                               7
#define TX_CQ_A2_CMD_MASK                                0x7F00000000000000ULL
#define TX_CQ_A2_PT_MSB                                  63
#define TX_CQ_A2_PT_LSB                                  63
#define TX_CQ_A2_PT_WIDTH                                1
#define TX_CQ_A2_PT_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: A3 flit (Struct - tx_cq_a3_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_A3_HDR_RATE_MSB                            7
#define TX_CQ_A3_HDR_RATE_LSB                            0
#define TX_CQ_A3_HDR_RATE_WIDTH                          8
#define TX_CQ_A3_HDR_RATE_MASK                           0x00000000000000FFULL
#define TX_CQ_A3_PER_PKT_DELAY_MSB                       15
#define TX_CQ_A3_PER_PKT_DELAY_LSB                       8
#define TX_CQ_A3_PER_PKT_DELAY_WIDTH                     8
#define TX_CQ_A3_PER_PKT_DELAY_MASK                      0x000000000000FF00ULL
#define TX_CQ_A3_NONPORTALS_PID_MSB                      23
#define TX_CQ_A3_NONPORTALS_PID_LSB                      16
#define TX_CQ_A3_NONPORTALS_PID_WIDTH                    8
#define TX_CQ_A3_NONPORTALS_PID_MASK                     0x0000000000FF0000ULL
#define TX_CQ_A3_CMD_LENGTH_MSB                          33
#define TX_CQ_A3_CMD_LENGTH_LSB                          24
#define TX_CQ_A3_CMD_LENGTH_WIDTH                        10
#define TX_CQ_A3_CMD_LENGTH_MASK                         0x00000003FF000000ULL
#define TX_CQ_A3_CTYPE_MSB                               37
#define TX_CQ_A3_CTYPE_LSB                               34
#define TX_CQ_A3_CTYPE_WIDTH                             4
#define TX_CQ_A3_CTYPE_MASK                              0x0000003C00000000ULL
#define TX_CQ_A3_L2_MSB                                  39
#define TX_CQ_A3_L2_LSB                                  38
#define TX_CQ_A3_L2_WIDTH                                2
#define TX_CQ_A3_L2_MASK                                 0x000000C000000000ULL
#define TX_CQ_A3_SL_MSB                                  44
#define TX_CQ_A3_SL_LSB                                  40
#define TX_CQ_A3_SL_WIDTH                                5
#define TX_CQ_A3_SL_MASK                                 0x00001F0000000000ULL
#define TX_CQ_A3_RC_MSB                                  47
#define TX_CQ_A3_RC_LSB                                  45
#define TX_CQ_A3_RC_WIDTH                                3
#define TX_CQ_A3_RC_MASK                                 0x0000E00000000000ULL
#define TX_CQ_A3_AUTH_IDX_MSB                            50
#define TX_CQ_A3_AUTH_IDX_LSB                            48
#define TX_CQ_A3_AUTH_IDX_WIDTH                          3
#define TX_CQ_A3_AUTH_IDX_MASK                           0x0007000000000000ULL
#define TX_CQ_A3_SLID_LOW_MSB                            53
#define TX_CQ_A3_SLID_LOW_LSB                            51
#define TX_CQ_A3_SLID_LOW_WIDTH                          3
#define TX_CQ_A3_SLID_LOW_MASK                           0x0038000000000000ULL
#define TX_CQ_A3_B_MSB                                   54
#define TX_CQ_A3_B_LSB                                   54
#define TX_CQ_A3_B_WIDTH                                 1
#define TX_CQ_A3_B_MASK                                  0x0040000000000000ULL
#define TX_CQ_A3_F_MSB                                   55
#define TX_CQ_A3_F_LSB                                   55
#define TX_CQ_A3_F_WIDTH                                 1
#define TX_CQ_A3_F_MASK                                  0x0080000000000000ULL
#define TX_CQ_A3_CMD_MSB                                 62
#define TX_CQ_A3_CMD_LSB                                 56
#define TX_CQ_A3_CMD_WIDTH                               7
#define TX_CQ_A3_CMD_MASK                                0x7F00000000000000ULL
#define TX_CQ_A3_PT_MSB                                  63
#define TX_CQ_A3_PT_LSB                                  63
#define TX_CQ_A3_PT_WIDTH                                1
#define TX_CQ_A3_PT_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: A4 flit (Struct - tx_cq_a4_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_A4_DLID_MSB                                23
#define TX_CQ_A4_DLID_LSB                                0
#define TX_CQ_A4_DLID_WIDTH                              24
#define TX_CQ_A4_DLID_MASK                               0x0000000000FFFFFFULL
#define TX_CQ_A4_LENGTH_MSB                              34
#define TX_CQ_A4_LENGTH_LSB                              24
#define TX_CQ_A4_LENGTH_WIDTH                            11
#define TX_CQ_A4_LENGTH_MASK                             0x00000007FF000000ULL
#define TX_CQ_A4_RESERVED_39_35_MSB                      39
#define TX_CQ_A4_RESERVED_39_35_LSB                      35
#define TX_CQ_A4_RESERVED_39_35_WIDTH                    5
#define TX_CQ_A4_RESERVED_39_35_MASK                     0x000000F800000000ULL
#define TX_CQ_A4_L4_MSB                                  47
#define TX_CQ_A4_L4_LSB                                  40
#define TX_CQ_A4_L4_WIDTH                                8
#define TX_CQ_A4_L4_MASK                                 0x0000FF0000000000ULL
#define TX_CQ_A4_ENTROPY_MSB                             63
#define TX_CQ_A4_ENTROPY_LSB                             48
#define TX_CQ_A4_ENTROPY_WIDTH                           16
#define TX_CQ_A4_ENTROPY_MASK                            0xFFFF000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: B1 flit (Struct - tx_cq_b1_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_B1_MD_HANDLE_MSB                           10
#define TX_CQ_B1_MD_HANDLE_LSB                           0
#define TX_CQ_B1_MD_HANDLE_WIDTH                         11
#define TX_CQ_B1_MD_HANDLE_MASK                          0x00000000000007FFULL
#define TX_CQ_B1_AUTH_IDX_MSB                            13
#define TX_CQ_B1_AUTH_IDX_LSB                            11
#define TX_CQ_B1_AUTH_IDX_WIDTH                          3
#define TX_CQ_B1_AUTH_IDX_MASK                           0x0000000000003800ULL
#define TX_CQ_B1_SLID_LOW_MSB                            15
#define TX_CQ_B1_SLID_LOW_LSB                            14
#define TX_CQ_B1_SLID_LOW_WIDTH                          2
#define TX_CQ_B1_SLID_LOW_MASK                           0x000000000000C000ULL
#define TX_CQ_B1_PKEY_MSB                                31
#define TX_CQ_B1_PKEY_LSB                                16
#define TX_CQ_B1_PKEY_WIDTH                              16
#define TX_CQ_B1_PKEY_MASK                               0x00000000FFFF0000ULL
#define TX_CQ_B1_EQ_HANDLE_MSB                           42
#define TX_CQ_B1_EQ_HANDLE_LSB                           32
#define TX_CQ_B1_EQ_HANDLE_WIDTH                         11
#define TX_CQ_B1_EQ_HANDLE_MASK                          0x000007FF00000000ULL
#define TX_CQ_B1_CT_HANDLE_MSB                           53
#define TX_CQ_B1_CT_HANDLE_LSB                           43
#define TX_CQ_B1_CT_HANDLE_WIDTH                         11
#define TX_CQ_B1_CT_HANDLE_MASK                          0x003FF80000000000ULL
#define TX_CQ_B1_HD_MSB                                  54
#define TX_CQ_B1_HD_LSB                                  54
#define TX_CQ_B1_HD_WIDTH                                1
#define TX_CQ_B1_HD_MASK                                 0x0040000000000000ULL
#define TX_CQ_B1_PD_MSB                                  55
#define TX_CQ_B1_PD_LSB                                  55
#define TX_CQ_B1_PD_WIDTH                                1
#define TX_CQ_B1_PD_MASK                                 0x0080000000000000ULL
#define TX_CQ_B1_MD_OPTIONS_MSB                          63
#define TX_CQ_B1_MD_OPTIONS_LSB                          56
#define TX_CQ_B1_MD_OPTIONS_WIDTH                        8
#define TX_CQ_B1_MD_OPTIONS_MASK                         0xFF00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: D flit (Struct - tx_cq_d_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_D_REMOTE_OFFSET_MSB                       56
#define TX_CQ_D_REMOTE_OFFSET_LSB                       0
#define TX_CQ_D_REMOTE_OFFSET_WIDTH                     57
#define TX_CQ_D_REMOTE_OFFSET_MASK                      0x01FFFFFFFFFFFFFFULL
#define TX_CQ_D_RESERVED_59_57_MSB                      59
#define TX_CQ_D_RESERVED_59_57_LSB                      57
#define TX_CQ_D_RESERVED_59_57_WIDTH                    3
#define TX_CQ_D_RESERVED_59_57_MASK                     0x0E00000000000000ULL
#define TX_CQ_D_ACK_REQ_MSB                             61
#define TX_CQ_D_ACK_REQ_LSB                             60
#define TX_CQ_D_ACK_REQ_WIDTH                           2
#define TX_CQ_D_ACK_REQ_MASK                            0x3000000000000000ULL
#define TX_CQ_D_NI_MSB                                  63
#define TX_CQ_D_NI_LSB                                  62
#define TX_CQ_D_NI_WIDTH                                2
#define TX_CQ_D_NI_MASK                                 0xC000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: E1 flit (Struct - tx_cq_e1_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_E1_TPID_MSB                                11
#define TX_CQ_E1_TPID_LSB                                0
#define TX_CQ_E1_TPID_WIDTH                              12
#define TX_CQ_E1_TPID_MASK                               0x0000000000000FFFULL
#define TX_CQ_E1_IPID_MSB                                23
#define TX_CQ_E1_IPID_LSB                                12
#define TX_CQ_E1_IPID_WIDTH                              12
#define TX_CQ_E1_IPID_MASK                               0x0000000000FFF000ULL
#define TX_CQ_E1_ATOMIC_DTYPE_MSB                        29
#define TX_CQ_E1_ATOMIC_DTYPE_LSB                        24
#define TX_CQ_E1_ATOMIC_DTYPE_WIDTH                      6
#define TX_CQ_E1_ATOMIC_DTYPE_MASK                       0x000000003F000000ULL
#define TX_CQ_E1_RESERVED_30_30_MSB                      30
#define TX_CQ_E1_RESERVED_30_30_LSB                      30
#define TX_CQ_E1_RESERVED_30_30_WIDTH                    1
#define TX_CQ_E1_RESERVED_30_30_MASK                     0x0000000040000000ULL
#define TX_CQ_E1_NR_MSB                                  31
#define TX_CQ_E1_NR_LSB                                  31
#define TX_CQ_E1_NR_WIDTH                                1
#define TX_CQ_E1_NR_MASK                                 0x0000000080000000ULL
#define TX_CQ_E1_MESSAGE_LENGTH_MSB                      63
#define TX_CQ_E1_MESSAGE_LENGTH_LSB                      32
#define TX_CQ_E1_MESSAGE_LENGTH_WIDTH                    32
#define TX_CQ_E1_MESSAGE_LENGTH_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: E2 flit (Struct - tx_cq_e2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_E2_TPID_MSB                                11
#define TX_CQ_E2_TPID_LSB                                0
#define TX_CQ_E2_TPID_WIDTH                              12
#define TX_CQ_E2_TPID_MASK                               0x0000000000000FFFULL
#define TX_CQ_E2_IPID_MSB                                23
#define TX_CQ_E2_IPID_LSB                                12
#define TX_CQ_E2_IPID_WIDTH                              12
#define TX_CQ_E2_IPID_MASK                               0x0000000000FFF000ULL
#define TX_CQ_E2_ATOMIC_DTYPE_MSB                        29
#define TX_CQ_E2_ATOMIC_DTYPE_LSB                        24
#define TX_CQ_E2_ATOMIC_DTYPE_WIDTH                      6
#define TX_CQ_E2_ATOMIC_DTYPE_MASK                       0x000000003F000000ULL
#define TX_CQ_E2_RESERVED_30_30_MSB                      30
#define TX_CQ_E2_RESERVED_30_30_LSB                      30
#define TX_CQ_E2_RESERVED_30_30_WIDTH                    1
#define TX_CQ_E2_RESERVED_30_30_MASK                     0x0000000040000000ULL
#define TX_CQ_E2_NR_MSB                                  31
#define TX_CQ_E2_NR_LSB                                  31
#define TX_CQ_E2_NR_WIDTH                                1
#define TX_CQ_E2_NR_MASK                                 0x0000000080000000ULL
#define TX_CQ_E2_RESP_EQ_HANDLE_MSB                      42
#define TX_CQ_E2_RESP_EQ_HANDLE_LSB                      32
#define TX_CQ_E2_RESP_EQ_HANDLE_WIDTH                    11
#define TX_CQ_E2_RESP_EQ_HANDLE_MASK                     0x000007FF00000000ULL
#define TX_CQ_E2_RESP_CT_HANDLE_MSB                      53
#define TX_CQ_E2_RESP_CT_HANDLE_LSB                      43
#define TX_CQ_E2_RESP_CT_HANDLE_WIDTH                    11
#define TX_CQ_E2_RESP_CT_HANDLE_MASK                     0x003FF80000000000ULL
#define TX_CQ_E2_MESSAGE_LENGTH_MSB                      59
#define TX_CQ_E2_MESSAGE_LENGTH_LSB                      54
#define TX_CQ_E2_MESSAGE_LENGTH_WIDTH                    6
#define TX_CQ_E2_MESSAGE_LENGTH_MASK                     0x0FC0000000000000ULL
#define TX_CQ_E2_RESP_MD_OPTS_MSB                        63
#define TX_CQ_E2_RESP_MD_OPTS_LSB                        60
#define TX_CQ_E2_RESP_MD_OPTS_WIDTH                      4
#define TX_CQ_E2_RESP_MD_OPTS_MASK                       0xF000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: E3 flit (Struct - tx_cq_e3_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_E3_EXPECTED_PSN_MSB                        15
#define TX_CQ_E3_EXPECTED_PSN_LSB                        0
#define TX_CQ_E3_EXPECTED_PSN_WIDTH                      16
#define TX_CQ_E3_EXPECTED_PSN_MASK                       0x000000000000FFFFULL
#define TX_CQ_E3_MAX_DIST_MSB                            31
#define TX_CQ_E3_MAX_DIST_LSB                            16
#define TX_CQ_E3_MAX_DIST_WIDTH                          16
#define TX_CQ_E3_MAX_DIST_MASK                           0x00000000FFFF0000ULL
#define TX_CQ_E3_MESSAGE_LENGTH_MSB                      63
#define TX_CQ_E3_MESSAGE_LENGTH_LSB                      32
#define TX_CQ_E3_MESSAGE_LENGTH_WIDTH                    32
#define TX_CQ_E3_MESSAGE_LENGTH_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: E4 flit (Struct - tx_cq_e4_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_E4_TID_ENTRIES_MSB                         11
#define TX_CQ_E4_TID_ENTRIES_LSB                         0
#define TX_CQ_E4_TID_ENTRIES_WIDTH                       12
#define TX_CQ_E4_TID_ENTRIES_MASK                        0x0000000000000FFFULL
#define TX_CQ_E4_EQ_HANDLE_MSB                           22
#define TX_CQ_E4_EQ_HANDLE_LSB                           12
#define TX_CQ_E4_EQ_HANDLE_WIDTH                         11
#define TX_CQ_E4_EQ_HANDLE_MASK                          0x00000000007FF000ULL
#define TX_CQ_E4_RESERVED_23_23_MSB                      23
#define TX_CQ_E4_RESERVED_23_23_LSB                      23
#define TX_CQ_E4_RESERVED_23_23_WIDTH                    1
#define TX_CQ_E4_RESERVED_23_23_MASK                     0x0000000000800000ULL
#define TX_CQ_E4_MD_OPTIONS_MSB                          31
#define TX_CQ_E4_MD_OPTIONS_LSB                          24
#define TX_CQ_E4_MD_OPTIONS_WIDTH                        8
#define TX_CQ_E4_MD_OPTIONS_MASK                         0x00000000FF000000ULL
#define TX_CQ_E4_MESSAGE_LENGTH_MSB                      63
#define TX_CQ_E4_MESSAGE_LENGTH_LSB                      32
#define TX_CQ_E4_MESSAGE_LENGTH_WIDTH                    32
#define TX_CQ_E4_MESSAGE_LENGTH_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: F flit (Struct - tx_cq_f_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_F_LOCAL_START_MSB                         56
#define TX_CQ_F_LOCAL_START_LSB                         0
#define TX_CQ_F_LOCAL_START_WIDTH                       57
#define TX_CQ_F_LOCAL_START_MASK                        0x01FFFFFFFFFFFFFFULL
#define TX_CQ_F_RESERVED_63_57_MSB                      63
#define TX_CQ_F_RESERVED_63_57_LSB                      57
#define TX_CQ_F_RESERVED_63_57_WIDTH                    7
#define TX_CQ_F_RESERVED_63_57_MASK                     0xFE00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: F2 flit (Struct - tx_cq_f2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_F2_LOCAL_START_MSB                         56
#define TX_CQ_F2_LOCAL_START_LSB                         0
#define TX_CQ_F2_LOCAL_START_WIDTH                       57
#define TX_CQ_F2_LOCAL_START_MASK                        0x01FFFFFFFFFFFFFFULL
#define TX_CQ_F2_RESERVED_60_57_MSB                      60
#define TX_CQ_F2_RESERVED_60_57_LSB                      57
#define TX_CQ_F2_RESERVED_60_57_WIDTH                    4
#define TX_CQ_F2_RESERVED_60_57_MASK                     0x1E00000000000000ULL
#define TX_CQ_F2_MSG_STATUS_MSB                          63
#define TX_CQ_F2_MSG_STATUS_LSB                          61
#define TX_CQ_F2_MSG_STATUS_WIDTH                        3
#define TX_CQ_F2_MSG_STATUS_MASK                         0xE000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: I flit (Struct - tx_cq_i_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_I_TARGET_REFERENCE_MSB                    31
#define TX_CQ_I_TARGET_REFERENCE_LSB                    0
#define TX_CQ_I_TARGET_REFERENCE_WIDTH                  32
#define TX_CQ_I_TARGET_REFERENCE_MASK                   0x00000000FFFFFFFFULL
#define TX_CQ_I_MESSAGE_LENGTH_MSB                      63
#define TX_CQ_I_MESSAGE_LENGTH_LSB                      32
#define TX_CQ_I_MESSAGE_LENGTH_WIDTH                    32
#define TX_CQ_I_MESSAGE_LENGTH_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: J1 flit (Struct - tx_cq_j1_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_J1_ACK_PSN_MSB                             15
#define TX_CQ_J1_ACK_PSN_LSB                             0
#define TX_CQ_J1_ACK_PSN_WIDTH                           16
#define TX_CQ_J1_ACK_PSN_MASK                            0x000000000000FFFFULL
#define TX_CQ_J1_ACK_PKT_ID_MSB                          31
#define TX_CQ_J1_ACK_PKT_ID_LSB                          16
#define TX_CQ_J1_ACK_PKT_ID_WIDTH                        16
#define TX_CQ_J1_ACK_PKT_ID_MASK                         0x00000000FFFF0000ULL
#define TX_CQ_J1_ACK_MSG_ID_MSB                          47
#define TX_CQ_J1_ACK_MSG_ID_LSB                          32
#define TX_CQ_J1_ACK_MSG_ID_WIDTH                        16
#define TX_CQ_J1_ACK_MSG_ID_MASK                         0x0000FFFF00000000ULL
#define TX_CQ_J1_ACK_OP_MSB                              48
#define TX_CQ_J1_ACK_OP_LSB                              48
#define TX_CQ_J1_ACK_OP_WIDTH                            1
#define TX_CQ_J1_ACK_OP_MASK                             0x0001000000000000ULL
#define TX_CQ_J1_RESERVED_54_49_MSB                      54
#define TX_CQ_J1_RESERVED_54_49_LSB                      49
#define TX_CQ_J1_RESERVED_54_49_WIDTH                    6
#define TX_CQ_J1_RESERVED_54_49_MASK                     0x007E000000000000ULL
#define TX_CQ_J1_LS_MSB                                  55
#define TX_CQ_J1_LS_LSB                                  55
#define TX_CQ_J1_LS_WIDTH                                1
#define TX_CQ_J1_LS_MASK                                 0x0080000000000000ULL
#define TX_CQ_J1_RESERVED_63_56_MSB                      63
#define TX_CQ_J1_RESERVED_63_56_LSB                      56
#define TX_CQ_J1_RESERVED_63_56_WIDTH                    8
#define TX_CQ_J1_RESERVED_63_56_MASK                     0xFF00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: J2 flit (Struct - tx_cq_j2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_J2_RESERVED_15_0_MSB                       15
#define TX_CQ_J2_RESERVED_15_0_LSB                       0
#define TX_CQ_J2_RESERVED_15_0_WIDTH                     16
#define TX_CQ_J2_RESERVED_15_0_MASK                      0x000000000000FFFFULL
#define TX_CQ_J2_PKT_ID_MSB                              31
#define TX_CQ_J2_PKT_ID_LSB                              16
#define TX_CQ_J2_PKT_ID_WIDTH                            16
#define TX_CQ_J2_PKT_ID_MASK                             0x00000000FFFF0000ULL
#define TX_CQ_J2_MSG_ID_MSB                              47
#define TX_CQ_J2_MSG_ID_LSB                              32
#define TX_CQ_J2_MSG_ID_WIDTH                            16
#define TX_CQ_J2_MSG_ID_MASK                             0x0000FFFF00000000ULL
#define TX_CQ_J2_RESERVED_63_48_MSB                      63
#define TX_CQ_J2_RESERVED_63_48_LSB                      48
#define TX_CQ_J2_RESERVED_63_48_WIDTH                    16
#define TX_CQ_J2_RESERVED_63_48_MASK                     0xFFFF000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: K flit (Struct - tx_cq_k_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_K_EXPECTED_PSN_MSB                        15
#define TX_CQ_K_EXPECTED_PSN_LSB                        0
#define TX_CQ_K_EXPECTED_PSN_WIDTH                      16
#define TX_CQ_K_EXPECTED_PSN_MASK                       0x000000000000FFFFULL
#define TX_CQ_K_MAX_DIST_MSB                            31
#define TX_CQ_K_MAX_DIST_LSB                            16
#define TX_CQ_K_MAX_DIST_WIDTH                          16
#define TX_CQ_K_MAX_DIST_MASK                           0x00000000FFFF0000ULL
#define TX_CQ_K_TRANSMIT_DELAY_MSB                      63
#define TX_CQ_K_TRANSMIT_DELAY_LSB                      32
#define TX_CQ_K_TRANSMIT_DELAY_WIDTH                    32
#define TX_CQ_K_TRANSMIT_DELAY_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: L flit (Struct - tx_cq_l_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_L_IOV_ENTRIES_MSB                         31
#define TX_CQ_L_IOV_ENTRIES_LSB                         0
#define TX_CQ_L_IOV_ENTRIES_WIDTH                       32
#define TX_CQ_L_IOV_ENTRIES_MASK                        0x00000000FFFFFFFFULL
#define TX_CQ_L_IOV_OFFSET_MSB                          63
#define TX_CQ_L_IOV_OFFSET_LSB                          32
#define TX_CQ_L_IOV_OFFSET_WIDTH                        32
#define TX_CQ_L_IOV_OFFSET_MASK                         0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: L2 flit (Struct - tx_cq_l2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_L2_TPID_MSB                                11
#define TX_CQ_L2_TPID_LSB                                0
#define TX_CQ_L2_TPID_WIDTH                              12
#define TX_CQ_L2_TPID_MASK                               0x0000000000000FFFULL
#define TX_CQ_L2_RESERVED_15_12_MSB                      15
#define TX_CQ_L2_RESERVED_15_12_LSB                      12
#define TX_CQ_L2_RESERVED_15_12_WIDTH                    4
#define TX_CQ_L2_RESERVED_15_12_MASK                     0x000000000000F000ULL
#define TX_CQ_L2_IOV_ENTRIES_MSB                         31
#define TX_CQ_L2_IOV_ENTRIES_LSB                         16
#define TX_CQ_L2_IOV_ENTRIES_WIDTH                       16
#define TX_CQ_L2_IOV_ENTRIES_MASK                        0x00000000FFFF0000ULL
#define TX_CQ_L2_IOV_OFFSET_MSB                          63
#define TX_CQ_L2_IOV_OFFSET_LSB                          32
#define TX_CQ_L2_IOV_OFFSET_WIDTH                        32
#define TX_CQ_L2_IOV_OFFSET_MASK                         0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: P flit (Struct - tx_cq_p_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_P_ETH_MSB                                 31
#define TX_CQ_P_ETH_LSB                                 0
#define TX_CQ_P_ETH_WIDTH                               32
#define TX_CQ_P_ETH_MASK                                0x00000000FFFFFFFFULL
#define TX_CQ_P_ETHSIZE_MSB                             37
#define TX_CQ_P_ETHSIZE_LSB                             32
#define TX_CQ_P_ETHSIZE_WIDTH                           6
#define TX_CQ_P_ETHSIZE_MASK                            0x0000003F00000000ULL
#define TX_CQ_P_RESERVED_39_38_MSB                      39
#define TX_CQ_P_RESERVED_39_38_LSB                      38
#define TX_CQ_P_RESERVED_39_38_WIDTH                    2
#define TX_CQ_P_RESERVED_39_38_MASK                     0x000000C000000000ULL
#define TX_CQ_P_USER_MTU_MSB                            42
#define TX_CQ_P_USER_MTU_LSB                            40
#define TX_CQ_P_USER_MTU_WIDTH                          3
#define TX_CQ_P_USER_MTU_MASK                           0x0000070000000000ULL
#define TX_CQ_P_SUB_OP_MSB                              47
#define TX_CQ_P_SUB_OP_LSB                              43
#define TX_CQ_P_SUB_OP_WIDTH                            5
#define TX_CQ_P_SUB_OP_MASK                             0x0000F80000000000ULL
#define TX_CQ_P_FIRST_PKT_SIZE_MSB                      63
#define TX_CQ_P_FIRST_PKT_SIZE_LSB                      48
#define TX_CQ_P_FIRST_PKT_SIZE_WIDTH                    16
#define TX_CQ_P_FIRST_PKT_SIZE_MASK                     0xFFFF000000000000ULL
/*
* Structure from Table titled: 9B Packet LRH flit (Struct - l4_lrh_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define L4_LRH_LVER_MSB                                3
#define L4_LRH_LVER_LSB                                0
#define L4_LRH_LVER_WIDTH                              4
#define L4_LRH_LVER_MASK                               0x000000000000000FULL
#define L4_LRH_SC_LOW_MSB                              7
#define L4_LRH_SC_LOW_LSB                              4
#define L4_LRH_SC_LOW_WIDTH                            4
#define L4_LRH_SC_LOW_MASK                             0x00000000000000F0ULL
#define L4_LRH_LNH_MSB                                 9
#define L4_LRH_LNH_LSB                                 8
#define L4_LRH_LNH_WIDTH                               2
#define L4_LRH_LNH_MASK                                0x0000000000000300ULL
#define L4_LRH_RESERVED_11_10_MSB                      11
#define L4_LRH_RESERVED_11_10_LSB                      10
#define L4_LRH_RESERVED_11_10_WIDTH                    2
#define L4_LRH_RESERVED_11_10_MASK                     0x0000000000000C00ULL
#define L4_LRH_SL_MSB                                  15
#define L4_LRH_SL_LSB                                  12
#define L4_LRH_SL_WIDTH                                4
#define L4_LRH_SL_MASK                                 0x000000000000F000ULL
#define L4_LRH_DLID_HI_MSB                             23
#define L4_LRH_DLID_HI_LSB                             16
#define L4_LRH_DLID_HI_WIDTH                           8
#define L4_LRH_DLID_HI_MASK                            0x0000000000FF0000ULL
#define L4_LRH_DLID_LO_MSB                             31
#define L4_LRH_DLID_LO_LSB                             24
#define L4_LRH_DLID_LO_WIDTH                           8
#define L4_LRH_DLID_LO_MASK                            0x00000000FF000000ULL
#define L4_LRH_PKT_LEN_HI_MSB                          35
#define L4_LRH_PKT_LEN_HI_LSB                          32
#define L4_LRH_PKT_LEN_HI_WIDTH                        4
#define L4_LRH_PKT_LEN_HI_MASK                         0x0000000F00000000ULL
#define L4_LRH_RESERVED_39_36_MSB                      39
#define L4_LRH_RESERVED_39_36_LSB                      36
#define L4_LRH_RESERVED_39_36_WIDTH                    4
#define L4_LRH_RESERVED_39_36_MASK                     0x000000F000000000ULL
#define L4_LRH_PKT_LEN_LO_MSB                          47
#define L4_LRH_PKT_LEN_LO_LSB                          40
#define L4_LRH_PKT_LEN_LO_WIDTH                        8
#define L4_LRH_PKT_LEN_LO_MASK                         0x0000FF0000000000ULL
#define L4_LRH_SLID_HI_MSB                             55
#define L4_LRH_SLID_HI_LSB                             48
#define L4_LRH_SLID_HI_WIDTH                           8
#define L4_LRH_SLID_HI_MASK                            0x00FF000000000000ULL
#define L4_LRH_SLID_LO_MSB                             63
#define L4_LRH_SLID_LO_LSB                             56
#define L4_LRH_SLID_LO_WIDTH                           8
#define L4_LRH_SLID_LO_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: BTH0 flit (Struct - tx_cq_bth0_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BTH0_OPCODE_MSB                              7
#define TX_CQ_BTH0_OPCODE_LSB                              0
#define TX_CQ_BTH0_OPCODE_WIDTH                            8
#define TX_CQ_BTH0_OPCODE_MASK                             0x00000000000000FFULL
#define TX_CQ_BTH0_TVER_MSB                                11
#define TX_CQ_BTH0_TVER_LSB                                8
#define TX_CQ_BTH0_TVER_WIDTH                              4
#define TX_CQ_BTH0_TVER_MASK                               0x0000000000000F00ULL
#define TX_CQ_BTH0_PAD_CNT_MSB                             13
#define TX_CQ_BTH0_PAD_CNT_LSB                             12
#define TX_CQ_BTH0_PAD_CNT_WIDTH                           2
#define TX_CQ_BTH0_PAD_CNT_MASK                            0x0000000000003000ULL
#define TX_CQ_BTH0_M_MSB                                   14
#define TX_CQ_BTH0_M_LSB                                   14
#define TX_CQ_BTH0_M_WIDTH                                 1
#define TX_CQ_BTH0_M_MASK                                  0x0000000000004000ULL
#define TX_CQ_BTH0_SE_MSB                                  15
#define TX_CQ_BTH0_SE_LSB                                  15
#define TX_CQ_BTH0_SE_WIDTH                                1
#define TX_CQ_BTH0_SE_MASK                                 0x0000000000008000ULL
#define TX_CQ_BTH0_PKEY_HI_MSB                             23
#define TX_CQ_BTH0_PKEY_HI_LSB                             16
#define TX_CQ_BTH0_PKEY_HI_WIDTH                           8
#define TX_CQ_BTH0_PKEY_HI_MASK                            0x0000000000FF0000ULL
#define TX_CQ_BTH0_PKEY_LO_MSB                             31
#define TX_CQ_BTH0_PKEY_LO_LSB                             24
#define TX_CQ_BTH0_PKEY_LO_WIDTH                           8
#define TX_CQ_BTH0_PKEY_LO_MASK                            0x00000000FF000000ULL
#define TX_CQ_BTH0_RESERVED_37_32_MSB                      37
#define TX_CQ_BTH0_RESERVED_37_32_LSB                      32
#define TX_CQ_BTH0_RESERVED_37_32_WIDTH                    6
#define TX_CQ_BTH0_RESERVED_37_32_MASK                     0x0000003F00000000ULL
#define TX_CQ_BTH0_B_MSB                                   38
#define TX_CQ_BTH0_B_LSB                                   38
#define TX_CQ_BTH0_B_WIDTH                                 1
#define TX_CQ_BTH0_B_MASK                                  0x0000004000000000ULL
#define TX_CQ_BTH0_F_MSB                                   39
#define TX_CQ_BTH0_F_LSB                                   39
#define TX_CQ_BTH0_F_WIDTH                                 1
#define TX_CQ_BTH0_F_MASK                                  0x0000008000000000ULL
#define TX_CQ_BTH0_DEST_QP_HI_MSB                          47
#define TX_CQ_BTH0_DEST_QP_HI_LSB                          40
#define TX_CQ_BTH0_DEST_QP_HI_WIDTH                        8
#define TX_CQ_BTH0_DEST_QP_HI_MASK                         0x0000FF0000000000ULL
#define TX_CQ_BTH0_DEST_QP_MID_MSB                         55
#define TX_CQ_BTH0_DEST_QP_MID_LSB                         48
#define TX_CQ_BTH0_DEST_QP_MID_WIDTH                       8
#define TX_CQ_BTH0_DEST_QP_MID_MASK                        0x00FF000000000000ULL
#define TX_CQ_BTH0_DEST_QP_LOW_MSB                         63
#define TX_CQ_BTH0_DEST_QP_LOW_LSB                         56
#define TX_CQ_BTH0_DEST_QP_LOW_WIDTH                       8
#define TX_CQ_BTH0_DEST_QP_LOW_MASK                        0xFF00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: BTH0 flit (Struct - tx_cq_mbth0_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_MBTH0_OPCODE_MSB                              7
#define TX_CQ_MBTH0_OPCODE_LSB                              0
#define TX_CQ_MBTH0_OPCODE_WIDTH                            8
#define TX_CQ_MBTH0_OPCODE_MASK                             0x00000000000000FFULL
#define TX_CQ_MBTH0_TVER_MSB                                11
#define TX_CQ_MBTH0_TVER_LSB                                8
#define TX_CQ_MBTH0_TVER_WIDTH                              4
#define TX_CQ_MBTH0_TVER_MASK                               0x0000000000000F00ULL
#define TX_CQ_MBTH0_PAD_CNT_MSB                             14
#define TX_CQ_MBTH0_PAD_CNT_LSB                             12
#define TX_CQ_MBTH0_PAD_CNT_WIDTH                           3
#define TX_CQ_MBTH0_PAD_CNT_MASK                            0x0000000000007000ULL
#define TX_CQ_MBTH0_SE_MSB                                  15
#define TX_CQ_MBTH0_SE_LSB                                  15
#define TX_CQ_MBTH0_SE_WIDTH                                1
#define TX_CQ_MBTH0_SE_MASK                                 0x0000000000008000ULL
#define TX_CQ_MBTH0_PKEY_HI_MSB                             23
#define TX_CQ_MBTH0_PKEY_HI_LSB                             16
#define TX_CQ_MBTH0_PKEY_HI_WIDTH                           8
#define TX_CQ_MBTH0_PKEY_HI_MASK                            0x0000000000FF0000ULL
#define TX_CQ_MBTH0_PKEY_LO_MSB                             31
#define TX_CQ_MBTH0_PKEY_LO_LSB                             24
#define TX_CQ_MBTH0_PKEY_LO_WIDTH                           8
#define TX_CQ_MBTH0_PKEY_LO_MASK                            0x00000000FF000000ULL
#define TX_CQ_MBTH0_RESERVED_38_32_MSB                      38
#define TX_CQ_MBTH0_RESERVED_38_32_LSB                      32
#define TX_CQ_MBTH0_RESERVED_38_32_WIDTH                    7
#define TX_CQ_MBTH0_RESERVED_38_32_MASK                     0x0000007F00000000ULL
#define TX_CQ_MBTH0_M_MSB                                   39
#define TX_CQ_MBTH0_M_LSB                                   39
#define TX_CQ_MBTH0_M_WIDTH                                 1
#define TX_CQ_MBTH0_M_MASK                                  0x0000008000000000ULL
#define TX_CQ_MBTH0_DEST_QP_HI_MSB                          47
#define TX_CQ_MBTH0_DEST_QP_HI_LSB                          40
#define TX_CQ_MBTH0_DEST_QP_HI_WIDTH                        8
#define TX_CQ_MBTH0_DEST_QP_HI_MASK                         0x0000FF0000000000ULL
#define TX_CQ_MBTH0_DEST_QP_MID_MSB                         55
#define TX_CQ_MBTH0_DEST_QP_MID_LSB                         48
#define TX_CQ_MBTH0_DEST_QP_MID_WIDTH                       8
#define TX_CQ_MBTH0_DEST_QP_MID_MASK                        0x00FF000000000000ULL
#define TX_CQ_MBTH0_DEST_QP_LOW_MSB                         63
#define TX_CQ_MBTH0_DEST_QP_LOW_LSB                         56
#define TX_CQ_MBTH0_DEST_QP_LOW_WIDTH                       8
#define TX_CQ_MBTH0_DEST_QP_LOW_MASK                        0xFF00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: BTH1 flit (Struct - tx_cq_bth1_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BTH1_PSN_HI_MSB                              6
#define TX_CQ_BTH1_PSN_HI_LSB                              0
#define TX_CQ_BTH1_PSN_HI_WIDTH                            7
#define TX_CQ_BTH1_PSN_HI_MASK                             0x000000000000007FULL
#define TX_CQ_BTH1_A_MSB                                   7
#define TX_CQ_BTH1_A_LSB                                   7
#define TX_CQ_BTH1_A_WIDTH                                 1
#define TX_CQ_BTH1_A_MASK                                  0x0000000000000080ULL
#define TX_CQ_BTH1_PSN_MID_HI_MSB                          15
#define TX_CQ_BTH1_PSN_MID_HI_LSB                          8
#define TX_CQ_BTH1_PSN_MID_HI_WIDTH                        8
#define TX_CQ_BTH1_PSN_MID_HI_MASK                         0x000000000000FF00ULL
#define TX_CQ_BTH1_PSN_MID_LOW_MSB                         23
#define TX_CQ_BTH1_PSN_MID_LOW_LSB                         16
#define TX_CQ_BTH1_PSN_MID_LOW_WIDTH                       8
#define TX_CQ_BTH1_PSN_MID_LOW_MASK                        0x0000000000FF0000ULL
#define TX_CQ_BTH1_PSN_LOW_MSB                             31
#define TX_CQ_BTH1_PSN_LOW_LSB                             24
#define TX_CQ_BTH1_PSN_LOW_WIDTH                           8
#define TX_CQ_BTH1_PSN_LOW_MASK                            0x00000000FF000000ULL
#define TX_CQ_BTH1_TID_OFFSET_MSB                          46
#define TX_CQ_BTH1_TID_OFFSET_LSB                          32
#define TX_CQ_BTH1_TID_OFFSET_WIDTH                        15
#define TX_CQ_BTH1_TID_OFFSET_MASK                         0x00007FFF00000000ULL
#define TX_CQ_BTH1_OM_MSB                                  47
#define TX_CQ_BTH1_OM_LSB                                  47
#define TX_CQ_BTH1_OM_WIDTH                                1
#define TX_CQ_BTH1_OM_MASK                                 0x0000800000000000ULL
#define TX_CQ_BTH1_TID_MSB                                 57
#define TX_CQ_BTH1_TID_LSB                                 48
#define TX_CQ_BTH1_TID_WIDTH                               10
#define TX_CQ_BTH1_TID_MASK                                0x03FF000000000000ULL
#define TX_CQ_BTH1_TID_CTRL_MSB                            59
#define TX_CQ_BTH1_TID_CTRL_LSB                            58
#define TX_CQ_BTH1_TID_CTRL_WIDTH                          2
#define TX_CQ_BTH1_TID_CTRL_MASK                           0x0C00000000000000ULL
#define TX_CQ_BTH1_INTERRUPT_MSB                           60
#define TX_CQ_BTH1_INTERRUPT_LSB                           60
#define TX_CQ_BTH1_INTERRUPT_WIDTH                         1
#define TX_CQ_BTH1_INTERRUPT_MASK                          0x1000000000000000ULL
#define TX_CQ_BTH1_SH_MSB                                  61
#define TX_CQ_BTH1_SH_LSB                                  61
#define TX_CQ_BTH1_SH_WIDTH                                1
#define TX_CQ_BTH1_SH_MASK                                 0x2000000000000000ULL
#define TX_CQ_BTH1_KVER_MSB                                63
#define TX_CQ_BTH1_KVER_LSB                                62
#define TX_CQ_BTH1_KVER_WIDTH                              2
#define TX_CQ_BTH1_KVER_MASK                               0xC000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: BTH2 flit (Struct - tx_cq_bth2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BTH2_PSN_HI_MSB                              6
#define TX_CQ_BTH2_PSN_HI_LSB                              0
#define TX_CQ_BTH2_PSN_HI_WIDTH                            7
#define TX_CQ_BTH2_PSN_HI_MASK                             0x000000000000007FULL
#define TX_CQ_BTH2_A_MSB                                   7
#define TX_CQ_BTH2_A_LSB                                   7
#define TX_CQ_BTH2_A_WIDTH                                 1
#define TX_CQ_BTH2_A_MASK                                  0x0000000000000080ULL
#define TX_CQ_BTH2_PSN_MID_HI_MSB                          15
#define TX_CQ_BTH2_PSN_MID_HI_LSB                          8
#define TX_CQ_BTH2_PSN_MID_HI_WIDTH                        8
#define TX_CQ_BTH2_PSN_MID_HI_MASK                         0x000000000000FF00ULL
#define TX_CQ_BTH2_PSN_MID_LOW_MSB                         23
#define TX_CQ_BTH2_PSN_MID_LOW_LSB                         16
#define TX_CQ_BTH2_PSN_MID_LOW_WIDTH                       8
#define TX_CQ_BTH2_PSN_MID_LOW_MASK                        0x0000000000FF0000ULL
#define TX_CQ_BTH2_PSN_LOW_MSB                             31
#define TX_CQ_BTH2_PSN_LOW_LSB                             24
#define TX_CQ_BTH2_PSN_LOW_WIDTH                           8
#define TX_CQ_BTH2_PSN_LOW_MASK                            0x00000000FF000000ULL
#define TX_CQ_BTH2_OFH_MSB                                 63
#define TX_CQ_BTH2_OFH_LSB                                 32
#define TX_CQ_BTH2_OFH_WIDTH                               32
#define TX_CQ_BTH2_OFH_MASK                                0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: KDETH0 flit (Struct - tx_cq_kdeth0_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_KDETH0_J_KEY_MSB                               15
#define TX_CQ_KDETH0_J_KEY_LSB                               0
#define TX_CQ_KDETH0_J_KEY_WIDTH                             16
#define TX_CQ_KDETH0_J_KEY_MASK                              0x000000000000FFFFULL
#define TX_CQ_KDETH0_HCRC_HI_MSB                             23
#define TX_CQ_KDETH0_HCRC_HI_LSB                             16
#define TX_CQ_KDETH0_HCRC_HI_WIDTH                           8
#define TX_CQ_KDETH0_HCRC_HI_MASK                            0x0000000000FF0000ULL
#define TX_CQ_KDETH0_HCRC_LO_MSB                             31
#define TX_CQ_KDETH0_HCRC_LO_LSB                             24
#define TX_CQ_KDETH0_HCRC_LO_WIDTH                           8
#define TX_CQ_KDETH0_HCRC_LO_MASK                            0x00000000FF000000ULL
#define TX_CQ_KDETH0_KDETH_MSB                               63
#define TX_CQ_KDETH0_KDETH_LSB                               32
#define TX_CQ_KDETH0_KDETH_WIDTH                             32
#define TX_CQ_KDETH0_KDETH_MASK                              0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: KDETH1 flit (Struct - tx_cq_kdeth1_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_KDETH1_KDETH_MSB                               31
#define TX_CQ_KDETH1_KDETH_LSB                               0
#define TX_CQ_KDETH1_KDETH_WIDTH                             32
#define TX_CQ_KDETH1_KDETH_MASK                              0x00000000FFFFFFFFULL
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_MSB                  63
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_LSB                  32
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_WIDTH                32
#define TX_CQ_KDETH1_KDETH_LOCAL_OFFSET_MASK                 0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: FETH flit (Struct - tx_cq_feth_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_FETH_ETH_MSB                                 31
#define TX_CQ_FETH_ETH_LSB                                 0
#define TX_CQ_FETH_ETH_WIDTH                               32
#define TX_CQ_FETH_ETH_MASK                                0x00000000FFFFFFFFULL
#define TX_CQ_FETH_RESERVED_63_32_MSB                      63
#define TX_CQ_FETH_RESERVED_63_32_LSB                      32
#define TX_CQ_FETH_RESERVED_63_32_WIDTH                    32
#define TX_CQ_FETH_RESERVED_63_32_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type: Basic Put Flit 0 (Struct - tx_cq_base_put_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BASE_PUT_FLIT0_A_MSB                                   63
#define TX_CQ_BASE_PUT_FLIT0_A_LSB                                   0
#define TX_CQ_BASE_PUT_FLIT0_A_WIDTH                                 64
#define TX_CQ_BASE_PUT_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BASE_PUT_FLIT0_B_MSB                                   127
#define TX_CQ_BASE_PUT_FLIT0_B_LSB                                   64
#define TX_CQ_BASE_PUT_FLIT0_B_WIDTH                                 64
#define TX_CQ_BASE_PUT_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BASE_PUT_FLIT0_C_MSB                                   191
#define TX_CQ_BASE_PUT_FLIT0_C_LSB                                   128
#define TX_CQ_BASE_PUT_FLIT0_C_WIDTH                                 64
#define TX_CQ_BASE_PUT_FLIT0_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BASE_PUT_FLIT0_D_MSB                                   255
#define TX_CQ_BASE_PUT_FLIT0_D_LSB                                   192
#define TX_CQ_BASE_PUT_FLIT0_D_WIDTH                                 64
#define TX_CQ_BASE_PUT_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Buffered Put Flit 1(Struct - tx_cq_buff_put_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BUFF_PUT_FLIT1_E_MSB                                   63
#define TX_CQ_BUFF_PUT_FLIT1_E_LSB                                   0
#define TX_CQ_BUFF_PUT_FLIT1_E_WIDTH                                 64
#define TX_CQ_BUFF_PUT_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_PUT_FLIT1_P0_MSB                                  127
#define TX_CQ_BUFF_PUT_FLIT1_P0_LSB                                  64
#define TX_CQ_BUFF_PUT_FLIT1_P0_WIDTH                                64
#define TX_CQ_BUFF_PUT_FLIT1_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_PUT_FLIT1_P1_MSB                                  191
#define TX_CQ_BUFF_PUT_FLIT1_P1_LSB                                  128
#define TX_CQ_BUFF_PUT_FLIT1_P1_WIDTH                                64
#define TX_CQ_BUFF_PUT_FLIT1_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_PUT_FLIT1_P2_MSB                                  255
#define TX_CQ_BUFF_PUT_FLIT1_P2_LSB                                  192
#define TX_CQ_BUFF_PUT_FLIT1_P2_WIDTH                                64
#define TX_CQ_BUFF_PUT_FLIT1_P2_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Buffered Put with Matching Flit 1(Struct - tx_cq_buff_put_superset_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_E_MSB                                   63
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_E_LSB                                   0
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_E_WIDTH                                 64
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_MB_MSB                                  127
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_MB_LSB                                  64
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_MB_WIDTH                                64
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_MB_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_HD_MSB                                  191
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_HD_LSB                                  128
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_HD_WIDTH                                64
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_HD_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_P0_MSB                                  255
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_P0_LSB                                  192
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_P0_WIDTH                                64
#define TX_CQ_BUFF_PUT_SUPERSET_FLIT1_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Buffered Two Operand Put Flit 1(Struct - tx_cq_buff_two_op_put_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_MSB                                   63
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_LSB                                   0
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_WIDTH                                 64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_MSB                                   127
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_LSB                                   64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_WIDTH                                 64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_MSB                                  191
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_LSB                                  128
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_WIDTH                                64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_MSB                                  255
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_LSB                                  192
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_WIDTH                                64
#define TX_CQ_BUFF_TWO_OP_PUT_FLIT1_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Buffered Two Operand Put with Matching Flit 1(Struct - tx_cq_buff_two_op_put_superset_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_E_MSB                                   63
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_E_LSB                                   0
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_E_WIDTH                                 64
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_F_MSB                                   127
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_F_LSB                                   64
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_F_WIDTH                                 64
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_MB_MSB                                  191
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_MB_LSB                                  128
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_MB_WIDTH                                64
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_MB_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_HD_MSB                                  255
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_HD_LSB                                  192
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_HD_WIDTH                                64
#define TX_CQ_BUFF_TWO_OP_PUT_SUPERSET_FLIT1_HD_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Small Operation Flit0 (Struct - tx_cq_small_op_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_SMALL_OP_FLIT0_A_MSB                                   63
#define TX_CQ_SMALL_OP_FLIT0_A_LSB                                   0
#define TX_CQ_SMALL_OP_FLIT0_A_WIDTH                                 64
#define TX_CQ_SMALL_OP_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_OP_FLIT0_B_MSB                                   127
#define TX_CQ_SMALL_OP_FLIT0_B_LSB                                   64
#define TX_CQ_SMALL_OP_FLIT0_B_WIDTH                                 64
#define TX_CQ_SMALL_OP_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_OP_FLIT0_D_MSB                                   191
#define TX_CQ_SMALL_OP_FLIT0_D_LSB                                   128
#define TX_CQ_SMALL_OP_FLIT0_D_WIDTH                                 64
#define TX_CQ_SMALL_OP_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_OP_FLIT0_E_MSB                                   255
#define TX_CQ_SMALL_OP_FLIT0_E_LSB                                   192
#define TX_CQ_SMALL_OP_FLIT0_E_WIDTH                                 64
#define TX_CQ_SMALL_OP_FLIT0_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Small Put Flit1 (Struct - tx_cq_small_put_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_SMALL_PUT_FLIT1_P0_MSB                                  63
#define TX_CQ_SMALL_PUT_FLIT1_P0_LSB                                  0
#define TX_CQ_SMALL_PUT_FLIT1_P0_WIDTH                                64
#define TX_CQ_SMALL_PUT_FLIT1_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_PUT_FLIT1_A_MSB                                   127
#define TX_CQ_SMALL_PUT_FLIT1_A_LSB                                   64
#define TX_CQ_SMALL_PUT_FLIT1_A_WIDTH                                 64
#define TX_CQ_SMALL_PUT_FLIT1_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_PUT_FLIT1_D_MSB                                   191
#define TX_CQ_SMALL_PUT_FLIT1_D_LSB                                   128
#define TX_CQ_SMALL_PUT_FLIT1_D_WIDTH                                 64
#define TX_CQ_SMALL_PUT_FLIT1_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_PUT_FLIT1_P1_MSB                                  255
#define TX_CQ_SMALL_PUT_FLIT1_P1_LSB                                  192
#define TX_CQ_SMALL_PUT_FLIT1_P1_WIDTH                                64
#define TX_CQ_SMALL_PUT_FLIT1_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Small Get Flit1 (Struct - tx_cq_small_get_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_SMALL_GET_FLIT1_F0_MSB                                  63
#define TX_CQ_SMALL_GET_FLIT1_F0_LSB                                  0
#define TX_CQ_SMALL_GET_FLIT1_F0_WIDTH                                64
#define TX_CQ_SMALL_GET_FLIT1_F0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_GET_FLIT1_A_MSB                                   127
#define TX_CQ_SMALL_GET_FLIT1_A_LSB                                   64
#define TX_CQ_SMALL_GET_FLIT1_A_WIDTH                                 64
#define TX_CQ_SMALL_GET_FLIT1_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_GET_FLIT1_D_MSB                                   191
#define TX_CQ_SMALL_GET_FLIT1_D_LSB                                   128
#define TX_CQ_SMALL_GET_FLIT1_D_WIDTH                                 64
#define TX_CQ_SMALL_GET_FLIT1_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SMALL_GET_FLIT1_F1_MSB                                  255
#define TX_CQ_SMALL_GET_FLIT1_F1_LSB                                  192
#define TX_CQ_SMALL_GET_FLIT1_F1_WIDTH                                64
#define TX_CQ_SMALL_GET_FLIT1_F1_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Payload Flit (Struct - tx_cq_payload_flit_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PAYLOAD_FLIT_P0_MSB                                  63
#define TX_CQ_PAYLOAD_FLIT_P0_LSB                                  0
#define TX_CQ_PAYLOAD_FLIT_P0_WIDTH                                64
#define TX_CQ_PAYLOAD_FLIT_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PAYLOAD_FLIT_P1_MSB                                  127
#define TX_CQ_PAYLOAD_FLIT_P1_LSB                                  64
#define TX_CQ_PAYLOAD_FLIT_P1_WIDTH                                64
#define TX_CQ_PAYLOAD_FLIT_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PAYLOAD_FLIT_P2_MSB                                  191
#define TX_CQ_PAYLOAD_FLIT_P2_LSB                                  128
#define TX_CQ_PAYLOAD_FLIT_P2_WIDTH                                64
#define TX_CQ_PAYLOAD_FLIT_P2_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PAYLOAD_FLIT_P3_MSB                                  255
#define TX_CQ_PAYLOAD_FLIT_P3_LSB                                  192
#define TX_CQ_PAYLOAD_FLIT_P3_WIDTH                                64
#define TX_CQ_PAYLOAD_FLIT_P3_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Programmed I/O Put Flit 1(Struct - tx_cq_pio_put_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PIO_PUT_FLIT1_E_MSB                                   63
#define TX_CQ_PIO_PUT_FLIT1_E_LSB                                   0
#define TX_CQ_PIO_PUT_FLIT1_E_WIDTH                                 64
#define TX_CQ_PIO_PUT_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PIO_PUT_FLIT1_F_MSB                                   127
#define TX_CQ_PIO_PUT_FLIT1_F_LSB                                   64
#define TX_CQ_PIO_PUT_FLIT1_F_WIDTH                                 64
#define TX_CQ_PIO_PUT_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PIO_PUT_FLIT1_P0_MSB                                  191
#define TX_CQ_PIO_PUT_FLIT1_P0_LSB                                  128
#define TX_CQ_PIO_PUT_FLIT1_P0_WIDTH                                64
#define TX_CQ_PIO_PUT_FLIT1_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PIO_PUT_FLIT1_P1_MSB                                  255
#define TX_CQ_PIO_PUT_FLIT1_P1_LSB                                  192
#define TX_CQ_PIO_PUT_FLIT1_P1_WIDTH                                64
#define TX_CQ_PIO_PUT_FLIT1_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Programmed I/O Put with Superset of all fields and DMA Put Flit 1(Struct - tx_cq_put_superset_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PUT_SUPERSET_FLIT1_E_MSB                                   63
#define TX_CQ_PUT_SUPERSET_FLIT1_E_LSB                                   0
#define TX_CQ_PUT_SUPERSET_FLIT1_E_WIDTH                                 64
#define TX_CQ_PUT_SUPERSET_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PUT_SUPERSET_FLIT1_F_MSB                                   127
#define TX_CQ_PUT_SUPERSET_FLIT1_F_LSB                                   64
#define TX_CQ_PUT_SUPERSET_FLIT1_F_WIDTH                                 64
#define TX_CQ_PUT_SUPERSET_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PUT_SUPERSET_FLIT1_MB_MSB                                  191
#define TX_CQ_PUT_SUPERSET_FLIT1_MB_LSB                                  128
#define TX_CQ_PUT_SUPERSET_FLIT1_MB_WIDTH                                64
#define TX_CQ_PUT_SUPERSET_FLIT1_MB_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PUT_SUPERSET_FLIT1_HD_MSB                                  255
#define TX_CQ_PUT_SUPERSET_FLIT1_HD_LSB                                  192
#define TX_CQ_PUT_SUPERSET_FLIT1_HD_WIDTH                                64
#define TX_CQ_PUT_SUPERSET_FLIT1_HD_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: IOVEC DMA Put Flit 1(Struct - tx_cq_iovec_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_IOVEC_FLIT1_E_MSB                                   63
#define TX_CQ_IOVEC_FLIT1_E_LSB                                   0
#define TX_CQ_IOVEC_FLIT1_E_WIDTH                                 64
#define TX_CQ_IOVEC_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_IOVEC_FLIT1_F_MSB                                   127
#define TX_CQ_IOVEC_FLIT1_F_LSB                                   64
#define TX_CQ_IOVEC_FLIT1_F_WIDTH                                 64
#define TX_CQ_IOVEC_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_IOVEC_FLIT1_MB_MSB                                  191
#define TX_CQ_IOVEC_FLIT1_MB_LSB                                  128
#define TX_CQ_IOVEC_FLIT1_MB_WIDTH                                64
#define TX_CQ_IOVEC_FLIT1_MB_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_IOVEC_FLIT1_HD_MSB                                  255
#define TX_CQ_IOVEC_FLIT1_HD_LSB                                  192
#define TX_CQ_IOVEC_FLIT1_HD_WIDTH                                64
#define TX_CQ_IOVEC_FLIT1_HD_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: IOVEC DMA Put Flit 2(Struct - tx_cq_iovec_flit2_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_IOVEC_FLIT2_L_MSB                                   63
#define TX_CQ_IOVEC_FLIT2_L_LSB                                   0
#define TX_CQ_IOVEC_FLIT2_L_WIDTH                                 64
#define TX_CQ_IOVEC_FLIT2_L_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_MSB                     255
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_LSB                     64
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_WIDTH                   192
#define TX_CQ_IOVEC_FLIT2_RESERVED_255_64_MASK                    0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Base IOVEC (Struct - base_iovec_t) - 128 bits
*                  from File : 200_Software_Interfaces
*/
#define BASE_IOVEC_START_MSB                               56
#define BASE_IOVEC_START_LSB                               0
#define BASE_IOVEC_START_WIDTH                             57
#define BASE_IOVEC_START_MASK                              0x01FFFFFFFFFFFFFFULL
#define BASE_IOVEC_RESERVED_63_57_MSB                      63
#define BASE_IOVEC_RESERVED_63_57_LSB                      57
#define BASE_IOVEC_RESERVED_63_57_WIDTH                    7
#define BASE_IOVEC_RESERVED_63_57_MASK                     0xFE00000000000000ULL
#define BASE_IOVEC_LENGTH_MSB                              95
#define BASE_IOVEC_LENGTH_LSB                              64
#define BASE_IOVEC_LENGTH_WIDTH                            32
#define BASE_IOVEC_LENGTH_MASK                             0x00000000FFFFFFFFULL
#define BASE_IOVEC_RESERVED_122_96_MSB                     122
#define BASE_IOVEC_RESERVED_122_96_LSB                     96
#define BASE_IOVEC_RESERVED_122_96_WIDTH                   27
#define BASE_IOVEC_RESERVED_122_96_MASK                    0x07FFFFFF00000000ULL
#define BASE_IOVEC_PTL_OR_STLEEP_MSB                       123
#define BASE_IOVEC_PTL_OR_STLEEP_LSB                       123
#define BASE_IOVEC_PTL_OR_STLEEP_WIDTH                     1
#define BASE_IOVEC_PTL_OR_STLEEP_MASK                      0x0800000000000000ULL
#define BASE_IOVEC_USE_9B_MSB                              124
#define BASE_IOVEC_USE_9B_LSB                              124
#define BASE_IOVEC_USE_9B_WIDTH                            1
#define BASE_IOVEC_USE_9B_MASK                             0x1000000000000000ULL
#define BASE_IOVEC_EP_MSB                                  125
#define BASE_IOVEC_EP_LSB                                  125
#define BASE_IOVEC_EP_WIDTH                                1
#define BASE_IOVEC_EP_MASK                                 0x2000000000000000ULL
#define BASE_IOVEC_SP_MSB                                  126
#define BASE_IOVEC_SP_LSB                                  126
#define BASE_IOVEC_SP_WIDTH                                1
#define BASE_IOVEC_SP_MASK                                 0x4000000000000000ULL
#define BASE_IOVEC_V_MSB                                   127
#define BASE_IOVEC_V_LSB                                   127
#define BASE_IOVEC_V_WIDTH                                 1
#define BASE_IOVEC_V_MASK                                  0x8000000000000000ULL
/*
* Structure from Table titled: Transmit Command Type: Short acknowledgment (Struct - tx_cq_short_ack_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_SHORT_ACK_FLIT0_A_MSB                                   63
#define TX_CQ_SHORT_ACK_FLIT0_A_LSB                                   0
#define TX_CQ_SHORT_ACK_FLIT0_A_WIDTH                                 64
#define TX_CQ_SHORT_ACK_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SHORT_ACK_FLIT0_B_MSB                                   127
#define TX_CQ_SHORT_ACK_FLIT0_B_LSB                                   64
#define TX_CQ_SHORT_ACK_FLIT0_B_WIDTH                                 64
#define TX_CQ_SHORT_ACK_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SHORT_ACK_FLIT0_J2_MSB                                  191
#define TX_CQ_SHORT_ACK_FLIT0_J2_LSB                                  128
#define TX_CQ_SHORT_ACK_FLIT0_J2_WIDTH                                64
#define TX_CQ_SHORT_ACK_FLIT0_J2_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_SHORT_ACK_FLIT0_J1_MSB                                  255
#define TX_CQ_SHORT_ACK_FLIT0_J1_LSB                                  192
#define TX_CQ_SHORT_ACK_FLIT0_J1_WIDTH                                64
#define TX_CQ_SHORT_ACK_FLIT0_J1_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Acknowledgment Flit 0 (Struct - tx_cq_ack_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_ACK_FLIT0_A_MSB                                   63
#define TX_CQ_ACK_FLIT0_A_LSB                                   0
#define TX_CQ_ACK_FLIT0_A_WIDTH                                 64
#define TX_CQ_ACK_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_ACK_FLIT0_B_MSB                                   127
#define TX_CQ_ACK_FLIT0_B_LSB                                   64
#define TX_CQ_ACK_FLIT0_B_WIDTH                                 64
#define TX_CQ_ACK_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_ACK_FLIT0_J2_MSB                                  191
#define TX_CQ_ACK_FLIT0_J2_LSB                                  128
#define TX_CQ_ACK_FLIT0_J2_WIDTH                                64
#define TX_CQ_ACK_FLIT0_J2_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_ACK_FLIT0_D_MSB                                   255
#define TX_CQ_ACK_FLIT0_D_LSB                                   192
#define TX_CQ_ACK_FLIT0_D_WIDTH                                 64
#define TX_CQ_ACK_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type:  Acknowledgment Flit 1(Struct - tx_cq_ack_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_ACK_FLIT1_J_MSB                                   63
#define TX_CQ_ACK_FLIT1_J_LSB                                   0
#define TX_CQ_ACK_FLIT1_J_WIDTH                                 64
#define TX_CQ_ACK_FLIT1_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_ACK_FLIT1_E_MSB                                   127
#define TX_CQ_ACK_FLIT1_E_LSB                                   64
#define TX_CQ_ACK_FLIT1_E_WIDTH                                 64
#define TX_CQ_ACK_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_ACK_FLIT1_RESERVED_255_128_MSB                    255
#define TX_CQ_ACK_FLIT1_RESERVED_255_128_LSB                    128
#define TX_CQ_ACK_FLIT1_RESERVED_255_128_WIDTH                  128
#define TX_CQ_ACK_FLIT1_RESERVED_255_128_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Buffered Reply Flit 1 (Struct - tx_cq_buff_reply_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_BUFF_REPLY_FLIT1_J_MSB                                   63
#define TX_CQ_BUFF_REPLY_FLIT1_J_LSB                                   0
#define TX_CQ_BUFF_REPLY_FLIT1_J_WIDTH                                 64
#define TX_CQ_BUFF_REPLY_FLIT1_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_REPLY_FLIT1_E_MSB                                   127
#define TX_CQ_BUFF_REPLY_FLIT1_E_LSB                                   64
#define TX_CQ_BUFF_REPLY_FLIT1_E_WIDTH                                 64
#define TX_CQ_BUFF_REPLY_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_REPLY_FLIT1_L_MSB                                   191
#define TX_CQ_BUFF_REPLY_FLIT1_L_LSB                                   128
#define TX_CQ_BUFF_REPLY_FLIT1_L_WIDTH                                 64
#define TX_CQ_BUFF_REPLY_FLIT1_L_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_BUFF_REPLY_FLIT1_P0_MSB                                  255
#define TX_CQ_BUFF_REPLY_FLIT1_P0_LSB                                  192
#define TX_CQ_BUFF_REPLY_FLIT1_P0_WIDTH                                64
#define TX_CQ_BUFF_REPLY_FLIT1_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Reply Flit 1(Struct - tx_cq_reply_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_REPLY_FLIT1_J_MSB                                   63
#define TX_CQ_REPLY_FLIT1_J_LSB                                   0
#define TX_CQ_REPLY_FLIT1_J_WIDTH                                 64
#define TX_CQ_REPLY_FLIT1_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REPLY_FLIT1_E_MSB                                   127
#define TX_CQ_REPLY_FLIT1_E_LSB                                   64
#define TX_CQ_REPLY_FLIT1_E_WIDTH                                 64
#define TX_CQ_REPLY_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REPLY_FLIT1_L_MSB                                   191
#define TX_CQ_REPLY_FLIT1_L_LSB                                   128
#define TX_CQ_REPLY_FLIT1_L_WIDTH                                 64
#define TX_CQ_REPLY_FLIT1_L_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REPLY_FLIT1_F_MSB                                   255
#define TX_CQ_REPLY_FLIT1_F_LSB                                   192
#define TX_CQ_REPLY_FLIT1_F_WIDTH                                 64
#define TX_CQ_REPLY_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: CTS Flit 1(Struct - tx_cq_cts_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_CTS_FLIT1_J_MSB                                   63
#define TX_CQ_CTS_FLIT1_J_LSB                                   0
#define TX_CQ_CTS_FLIT1_J_WIDTH                                 64
#define TX_CQ_CTS_FLIT1_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_CTS_FLIT1_K_MSB                                   127
#define TX_CQ_CTS_FLIT1_K_LSB                                   64
#define TX_CQ_CTS_FLIT1_K_WIDTH                                 64
#define TX_CQ_CTS_FLIT1_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_CTS_FLIT1_I_MSB                                   191
#define TX_CQ_CTS_FLIT1_I_LSB                                   128
#define TX_CQ_CTS_FLIT1_I_WIDTH                                 64
#define TX_CQ_CTS_FLIT1_I_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_MSB                    255
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_LSB                    192
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_WIDTH                  64
#define TX_CQ_CTS_FLIT1_RESERVED_255_192_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Two Op DMA Flit 1(Struct - tx_cq_reqwresp_dma_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_REQWRESP_DMA_FLIT1_E_MSB                                   63
#define TX_CQ_REQWRESP_DMA_FLIT1_E_LSB                                   0
#define TX_CQ_REQWRESP_DMA_FLIT1_E_WIDTH                                 64
#define TX_CQ_REQWRESP_DMA_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT1_F1_MSB                                  127
#define TX_CQ_REQWRESP_DMA_FLIT1_F1_LSB                                  64
#define TX_CQ_REQWRESP_DMA_FLIT1_F1_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT1_F1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT1_F2_MSB                                  191
#define TX_CQ_REQWRESP_DMA_FLIT1_F2_LSB                                  128
#define TX_CQ_REQWRESP_DMA_FLIT1_F2_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT1_F2_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT1_MB_MSB                                  255
#define TX_CQ_REQWRESP_DMA_FLIT1_MB_LSB                                  192
#define TX_CQ_REQWRESP_DMA_FLIT1_MB_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT1_MB_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Two Op DMA Flit 2(Struct - tx_cq_reqwresp_dma_flit2_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_REQWRESP_DMA_FLIT2_HD_MSB                                  63
#define TX_CQ_REQWRESP_DMA_FLIT2_HD_LSB                                  0
#define TX_CQ_REQWRESP_DMA_FLIT2_HD_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT2_HD_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT2_P0_MSB                                  127
#define TX_CQ_REQWRESP_DMA_FLIT2_P0_LSB                                  64
#define TX_CQ_REQWRESP_DMA_FLIT2_P0_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT2_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT2_P1_MSB                                  191
#define TX_CQ_REQWRESP_DMA_FLIT2_P1_LSB                                  128
#define TX_CQ_REQWRESP_DMA_FLIT2_P1_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT2_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT2_P2_MSB                                  255
#define TX_CQ_REQWRESP_DMA_FLIT2_P2_LSB                                  192
#define TX_CQ_REQWRESP_DMA_FLIT2_P2_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT2_P2_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Two Op DMA Flit 3(Struct - tx_cq_reqwresp_dma_flit3_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_REQWRESP_DMA_FLIT3_P0_MSB                                  63
#define TX_CQ_REQWRESP_DMA_FLIT3_P0_LSB                                  0
#define TX_CQ_REQWRESP_DMA_FLIT3_P0_WIDTH                                64
#define TX_CQ_REQWRESP_DMA_FLIT3_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_REQWRESP_DMA_FLIT3_RESERVED_255_64_MSB                     255
#define TX_CQ_REQWRESP_DMA_FLIT3_RESERVED_255_64_LSB                     64
#define TX_CQ_REQWRESP_DMA_FLIT3_RESERVED_255_64_WIDTH                   192
#define TX_CQ_REQWRESP_DMA_FLIT3_RESERVED_255_64_MASK                    0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Generalized IOVEC DMA Flit 0 (Struct - tx_cq_general_dma_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_GENERAL_DMA_FLIT0_A_MSB                                   63
#define TX_CQ_GENERAL_DMA_FLIT0_A_LSB                                   0
#define TX_CQ_GENERAL_DMA_FLIT0_A_WIDTH                                 64
#define TX_CQ_GENERAL_DMA_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_GENERAL_DMA_FLIT0_B_MSB                                   127
#define TX_CQ_GENERAL_DMA_FLIT0_B_LSB                                   64
#define TX_CQ_GENERAL_DMA_FLIT0_B_WIDTH                                 64
#define TX_CQ_GENERAL_DMA_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_GENERAL_DMA_FLIT0_C_MSB                                   191
#define TX_CQ_GENERAL_DMA_FLIT0_C_LSB                                   128
#define TX_CQ_GENERAL_DMA_FLIT0_C_WIDTH                                 64
#define TX_CQ_GENERAL_DMA_FLIT0_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_GENERAL_DMA_FLIT0_E_MSB                                   255
#define TX_CQ_GENERAL_DMA_FLIT0_E_LSB                                   192
#define TX_CQ_GENERAL_DMA_FLIT0_E_WIDTH                                 64
#define TX_CQ_GENERAL_DMA_FLIT0_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: Generalized DMA Flit 1(Struct - tx_cq_general_dma_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_GENERAL_DMA_FLIT1_F_MSB                                   63
#define TX_CQ_GENERAL_DMA_FLIT1_F_LSB                                   0
#define TX_CQ_GENERAL_DMA_FLIT1_F_WIDTH                                 64
#define TX_CQ_GENERAL_DMA_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_MSB                     255
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_LSB                     64
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_WIDTH                   192
#define TX_CQ_GENERAL_DMA_FLIT1_RESERVED_255_64_MASK                    0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: 9B OFED DMA Flit 0 (Struct - tx_cq_ofed9b_dma_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED9B_DMA_FLIT0_A_MSB                                   63
#define TX_CQ_OFED9B_DMA_FLIT0_A_LSB                                   0
#define TX_CQ_OFED9B_DMA_FLIT0_A_WIDTH                                 64
#define TX_CQ_OFED9B_DMA_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED9B_DMA_FLIT0_LRH_MSB                                 127
#define TX_CQ_OFED9B_DMA_FLIT0_LRH_LSB                                 64
#define TX_CQ_OFED9B_DMA_FLIT0_LRH_WIDTH                               64
#define TX_CQ_OFED9B_DMA_FLIT0_LRH_MASK                                0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED9B_DMA_FLIT0_BTH0_MSB                                191
#define TX_CQ_OFED9B_DMA_FLIT0_BTH0_LSB                                128
#define TX_CQ_OFED9B_DMA_FLIT0_BTH0_WIDTH                              64
#define TX_CQ_OFED9B_DMA_FLIT0_BTH0_MASK                               0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED9B_DMA_FLIT0_BTH2_MSB                                255
#define TX_CQ_OFED9B_DMA_FLIT0_BTH2_LSB                                192
#define TX_CQ_OFED9B_DMA_FLIT0_BTH2_WIDTH                              64
#define TX_CQ_OFED9B_DMA_FLIT0_BTH2_MASK                               0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: 9B OFED DMA with GRH Flit 0 (Struct - tx_cq_ofed9b_grh_dma_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_A_MSB                                   63
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_A_LSB                                   0
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_A_WIDTH                                 64
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_LRH_MSB                                 127
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_LRH_LSB                                 64
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_LRH_WIDTH                               64
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_LRH_MASK                                0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_GRH_MSB                                 255
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_GRH_LSB                                 128
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_GRH_WIDTH                               128
#define TX_CQ_OFED9B_GRH_DMA_FLIT0_GRH_MASK                                0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: 16B OFED DMA Flit 0 (Struct - tx_cq_ofed16b_dma_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED16B_DMA_FLIT0_A_MSB                                   63
#define TX_CQ_OFED16B_DMA_FLIT0_A_LSB                                   0
#define TX_CQ_OFED16B_DMA_FLIT0_A_WIDTH                                 64
#define TX_CQ_OFED16B_DMA_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED16B_DMA_FLIT0_A4_MSB                                  127
#define TX_CQ_OFED16B_DMA_FLIT0_A4_LSB                                  64
#define TX_CQ_OFED16B_DMA_FLIT0_A4_WIDTH                                64
#define TX_CQ_OFED16B_DMA_FLIT0_A4_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED16B_DMA_FLIT0_BTH0_MSB                                191
#define TX_CQ_OFED16B_DMA_FLIT0_BTH0_LSB                                128
#define TX_CQ_OFED16B_DMA_FLIT0_BTH0_WIDTH                              64
#define TX_CQ_OFED16B_DMA_FLIT0_BTH0_MASK                               0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED16B_DMA_FLIT0_BTH2_MSB                                255
#define TX_CQ_OFED16B_DMA_FLIT0_BTH2_LSB                                192
#define TX_CQ_OFED16B_DMA_FLIT0_BTH2_WIDTH                              64
#define TX_CQ_OFED16B_DMA_FLIT0_BTH2_MASK                               0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: 16B OFED DMA Flit 0 (Struct - tx_cq_ofed16b_grh_dma_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A_MSB                                   63
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A_LSB                                   0
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A_WIDTH                                 64
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A4_MSB                                  127
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A4_LSB                                  64
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A4_WIDTH                                64
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_A4_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_GRH_MSB                                 255
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_GRH_LSB                                 128
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_GRH_WIDTH                               128
#define TX_CQ_OFED16B_GRH_DMA_FLIT0_GRH_MASK                                0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: OFED DMA Flit 1(Struct - tx_cq_ofed_grh_dma_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED_GRH_DMA_FLIT1_GRH_MSB                                 191
#define TX_CQ_OFED_GRH_DMA_FLIT1_GRH_LSB                                 0
#define TX_CQ_OFED_GRH_DMA_FLIT1_GRH_WIDTH                               192
#define TX_CQ_OFED_GRH_DMA_FLIT1_GRH_MASK                                0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED_GRH_DMA_FLIT1_BTH_MSB                                 255
#define TX_CQ_OFED_GRH_DMA_FLIT1_BTH_LSB                                 192
#define TX_CQ_OFED_GRH_DMA_FLIT1_BTH_WIDTH                               64
#define TX_CQ_OFED_GRH_DMA_FLIT1_BTH_MASK                                0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: OFED DMA Flit 1(Struct - tx_cq_ofed16b_grh_dma_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_GRH_MSB                                 191
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_GRH_LSB                                 0
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_GRH_WIDTH                               192
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_GRH_MASK                                0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_BTH_MSB                                 255
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_BTH_LSB                                 192
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_BTH_WIDTH                               64
#define TX_CQ_OFED16B_GRH_DMA_FLIT1_BTH_MASK                                0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: OFED DMA Flit 1(Struct - tx_cq_ofed_grh_dma_flit2_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED_GRH_DMA_FLIT2_BTH_MSB                                 63
#define TX_CQ_OFED_GRH_DMA_FLIT2_BTH_LSB                                 0
#define TX_CQ_OFED_GRH_DMA_FLIT2_BTH_WIDTH                               64
#define TX_CQ_OFED_GRH_DMA_FLIT2_BTH_MASK                                0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED_GRH_DMA_FLIT2_ETH_MSB                                 255
#define TX_CQ_OFED_GRH_DMA_FLIT2_ETH_LSB                                 64
#define TX_CQ_OFED_GRH_DMA_FLIT2_ETH_WIDTH                               192
#define TX_CQ_OFED_GRH_DMA_FLIT2_ETH_MASK                                0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: OFED DMA Flit 3 (Struct - tx_cq_ofed_dma_flit3_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_OFED_DMA_FLIT3_P_MSB                                   63
#define TX_CQ_OFED_DMA_FLIT3_P_LSB                                   0
#define TX_CQ_OFED_DMA_FLIT3_P_WIDTH                                 64
#define TX_CQ_OFED_DMA_FLIT3_P_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED_DMA_FLIT3_F_MSB                                   127
#define TX_CQ_OFED_DMA_FLIT3_F_LSB                                   64
#define TX_CQ_OFED_DMA_FLIT3_F_WIDTH                                 64
#define TX_CQ_OFED_DMA_FLIT3_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_MSB                            191
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_LSB                            128
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_WIDTH                          64
#define TX_CQ_OFED_DMA_FLIT3_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_OFED_DMA_FLIT3_E_MSB                                   255
#define TX_CQ_OFED_DMA_FLIT3_E_LSB                                   192
#define TX_CQ_OFED_DMA_FLIT3_E_WIDTH                                 64
#define TX_CQ_OFED_DMA_FLIT3_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM PIO Flit 0 (Struct - tx_cq_psm_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM_FLIT0_A_MSB                                   63
#define TX_CQ_PSM_FLIT0_A_LSB                                   0
#define TX_CQ_PSM_FLIT0_A_WIDTH                                 64
#define TX_CQ_PSM_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_FLIT0_LRH_MSB                                 127
#define TX_CQ_PSM_FLIT0_LRH_LSB                                 64
#define TX_CQ_PSM_FLIT0_LRH_WIDTH                               64
#define TX_CQ_PSM_FLIT0_LRH_MASK                                0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_FLIT0_BTH0_MSB                                191
#define TX_CQ_PSM_FLIT0_BTH0_LSB                                128
#define TX_CQ_PSM_FLIT0_BTH0_WIDTH                              64
#define TX_CQ_PSM_FLIT0_BTH0_MASK                               0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_FLIT0_BTH1_MSB                                255
#define TX_CQ_PSM_FLIT0_BTH1_LSB                                192
#define TX_CQ_PSM_FLIT0_BTH1_WIDTH                              64
#define TX_CQ_PSM_FLIT0_BTH1_MASK                               0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM PIO Flit 0 (Struct - tx_cq_psm16b_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM16B_FLIT0_A_MSB                                   63
#define TX_CQ_PSM16B_FLIT0_A_LSB                                   0
#define TX_CQ_PSM16B_FLIT0_A_WIDTH                                 64
#define TX_CQ_PSM16B_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM16B_FLIT0_A4_MSB                                  127
#define TX_CQ_PSM16B_FLIT0_A4_LSB                                  64
#define TX_CQ_PSM16B_FLIT0_A4_WIDTH                                64
#define TX_CQ_PSM16B_FLIT0_A4_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM16B_FLIT0_BTH0_MSB                                191
#define TX_CQ_PSM16B_FLIT0_BTH0_LSB                                128
#define TX_CQ_PSM16B_FLIT0_BTH0_WIDTH                              64
#define TX_CQ_PSM16B_FLIT0_BTH0_MASK                               0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM16B_FLIT0_BTH1_MSB                                255
#define TX_CQ_PSM16B_FLIT0_BTH1_LSB                                192
#define TX_CQ_PSM16B_FLIT0_BTH1_WIDTH                              64
#define TX_CQ_PSM16B_FLIT0_BTH1_MASK                               0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM PIO Flit 1 (Struct - tx_cq_psm_pio_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM_PIO_FLIT1_KDETH_MSB                               63
#define TX_CQ_PSM_PIO_FLIT1_KDETH_LSB                               0
#define TX_CQ_PSM_PIO_FLIT1_KDETH_WIDTH                             64
#define TX_CQ_PSM_PIO_FLIT1_KDETH_MASK                              0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_MSB                              255
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_LSB                              64
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_WIDTH                            192
#define TX_CQ_PSM_PIO_FLIT1_SW_DEF_MASK                             0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM DMA Flit 1 (Struct - tx_cq_psm_dma_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_MSB                              63
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_LSB                              0
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_WIDTH                            64
#define TX_CQ_PSM_DMA_FLIT1_KDETH0_MASK                             0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_MSB                              191
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_LSB                              64
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_WIDTH                            128
#define TX_CQ_PSM_DMA_FLIT1_KDETH2_MASK                             0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_MSB                              255
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_LSB                              192
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_WIDTH                            64
#define TX_CQ_PSM_DMA_FLIT1_KDETH1_MASK                             0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM 16B DMA Flit 1 (Struct - tx_cq_psm16B_dma_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH0_MSB                              63
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH0_LSB                              0
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH0_WIDTH                            64
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH0_MASK                             0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH2_MSB                              127
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH2_LSB                              64
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH2_WIDTH                            64
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH2_MASK                             0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH1_MSB                              191
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH1_LSB                              128
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH1_WIDTH                            64
#define TX_CQ_PSM16B_DMA_FLIT1_KDETH1_MASK                             0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM16B_DMA_FLIT1_RESERVED_255_192_MSB                    255
#define TX_CQ_PSM16B_DMA_FLIT1_RESERVED_255_192_LSB                    192
#define TX_CQ_PSM16B_DMA_FLIT1_RESERVED_255_192_WIDTH                  64
#define TX_CQ_PSM16B_DMA_FLIT1_RESERVED_255_192_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM DMA Flit 2(Struct - tx_cq_psm_dma_flit2_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_MSB                              191
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_LSB                              0
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_WIDTH                            192
#define TX_CQ_PSM_DMA_FLIT2_KDETH2_MASK                             0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_DMA_FLIT2_P_MSB                                   255
#define TX_CQ_PSM_DMA_FLIT2_P_LSB                                   192
#define TX_CQ_PSM_DMA_FLIT2_P_WIDTH                                 64
#define TX_CQ_PSM_DMA_FLIT2_P_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM DMA Flit 3 (Struct - tx_cq_psm_dma_flit3_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_CQ_PSM_DMA_FLIT3_F0_MSB                                  63
#define TX_CQ_PSM_DMA_FLIT3_F0_LSB                                  0
#define TX_CQ_PSM_DMA_FLIT3_F0_WIDTH                                64
#define TX_CQ_PSM_DMA_FLIT3_F0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_DMA_FLIT3_F1_MSB                                  127
#define TX_CQ_PSM_DMA_FLIT3_F1_LSB                                  64
#define TX_CQ_PSM_DMA_FLIT3_F1_WIDTH                                64
#define TX_CQ_PSM_DMA_FLIT3_F1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_MSB                            191
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_LSB                            128
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_WIDTH                          64
#define TX_CQ_PSM_DMA_FLIT3_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
#define TX_CQ_PSM_DMA_FLIT3_E_MSB                                   255
#define TX_CQ_PSM_DMA_FLIT3_E_LSB                                   192
#define TX_CQ_PSM_DMA_FLIT3_E_WIDTH                                 64
#define TX_CQ_PSM_DMA_FLIT3_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type: PSM TID/Offset Array (Struct - tx_psm_tid_array_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define TX_PSM_TID_ARRAY_TID0_LENGTH_MSB                         10
#define TX_PSM_TID_ARRAY_TID0_LENGTH_LSB                         0
#define TX_PSM_TID_ARRAY_TID0_LENGTH_WIDTH                       11
#define TX_PSM_TID_ARRAY_TID0_LENGTH_MASK                        0x00000000000007FFULL
#define TX_PSM_TID_ARRAY_RESERVED_19_11_MSB                      19
#define TX_PSM_TID_ARRAY_RESERVED_19_11_LSB                      11
#define TX_PSM_TID_ARRAY_RESERVED_19_11_WIDTH                    9
#define TX_PSM_TID_ARRAY_RESERVED_19_11_MASK                     0x00000000000FF800ULL
#define TX_PSM_TID_ARRAY_TID0_CTRL_MSB                           21
#define TX_PSM_TID_ARRAY_TID0_CTRL_LSB                           20
#define TX_PSM_TID_ARRAY_TID0_CTRL_WIDTH                         2
#define TX_PSM_TID_ARRAY_TID0_CTRL_MASK                          0x0000000000300000ULL
#define TX_PSM_TID_ARRAY_TID0_MSB                                31
#define TX_PSM_TID_ARRAY_TID0_LSB                                22
#define TX_PSM_TID_ARRAY_TID0_WIDTH                              10
#define TX_PSM_TID_ARRAY_TID0_MASK                               0x00000000FFC00000ULL
#define TX_PSM_TID_ARRAY_TID1_LENGTH_MSB                         42
#define TX_PSM_TID_ARRAY_TID1_LENGTH_LSB                         32
#define TX_PSM_TID_ARRAY_TID1_LENGTH_WIDTH                       11
#define TX_PSM_TID_ARRAY_TID1_LENGTH_MASK                        0x000007FF00000000ULL
#define TX_PSM_TID_ARRAY_RESERVED_51_43_MSB                      51
#define TX_PSM_TID_ARRAY_RESERVED_51_43_LSB                      43
#define TX_PSM_TID_ARRAY_RESERVED_51_43_WIDTH                    9
#define TX_PSM_TID_ARRAY_RESERVED_51_43_MASK                     0x000FF80000000000ULL
#define TX_PSM_TID_ARRAY_TID1_CTRL_MSB                           53
#define TX_PSM_TID_ARRAY_TID1_CTRL_LSB                           52
#define TX_PSM_TID_ARRAY_TID1_CTRL_WIDTH                         2
#define TX_PSM_TID_ARRAY_TID1_CTRL_MASK                          0x0030000000000000ULL
#define TX_PSM_TID_ARRAY_TID1_MSB                                63
#define TX_PSM_TID_ARRAY_TID1_LSB                                54
#define TX_PSM_TID_ARRAY_TID1_WIDTH                              10
#define TX_PSM_TID_ARRAY_TID1_MASK                               0xFFC0000000000000ULL
/*
* Structure from Table titled: Receive IOVEC Length Structure (Struct - rx_iov_length_t) - 57 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_IOV_LENGTH_LENGTH_MSB                              31
#define RX_IOV_LENGTH_LENGTH_LSB                              0
#define RX_IOV_LENGTH_LENGTH_WIDTH                            32
#define RX_IOV_LENGTH_LENGTH_MASK                             0x00000000FFFFFFFFULL
#define RX_IOV_LENGTH_IOVEC_BLOCK_SIZE_MSB                    36
#define RX_IOV_LENGTH_IOVEC_BLOCK_SIZE_LSB                    32
#define RX_IOV_LENGTH_IOVEC_BLOCK_SIZE_WIDTH                  5
#define RX_IOV_LENGTH_IOVEC_BLOCK_SIZE_MASK                   0x0000001F00000000ULL
#define RX_IOV_LENGTH_IOVEC_STRIDE_MSB                        41
#define RX_IOV_LENGTH_IOVEC_STRIDE_LSB                        37
#define RX_IOV_LENGTH_IOVEC_STRIDE_WIDTH                      5
#define RX_IOV_LENGTH_IOVEC_STRIDE_MASK                       0x000003E000000000ULL
#define RX_IOV_LENGTH_IOVEC_ALIGNMENT_MSB                     44
#define RX_IOV_LENGTH_IOVEC_ALIGNMENT_LSB                     42
#define RX_IOV_LENGTH_IOVEC_ALIGNMENT_WIDTH                   3
#define RX_IOV_LENGTH_IOVEC_ALIGNMENT_MASK                    0x00001C0000000000ULL
#define RX_IOV_LENGTH_RESERVED_46_45_MSB                      46
#define RX_IOV_LENGTH_RESERVED_46_45_LSB                      45
#define RX_IOV_LENGTH_RESERVED_46_45_WIDTH                    2
#define RX_IOV_LENGTH_RESERVED_46_45_MASK                     0x0000600000000000ULL
#define RX_IOV_LENGTH_IOV_TRANSCODED_MSB                      47
#define RX_IOV_LENGTH_IOV_TRANSCODED_LSB                      47
#define RX_IOV_LENGTH_IOV_TRANSCODED_WIDTH                    1
#define RX_IOV_LENGTH_IOV_TRANSCODED_MASK                     0x0000800000000000ULL
#define RX_IOV_LENGTH_RESERVED_56_48_MSB                      56
#define RX_IOV_LENGTH_RESERVED_56_48_LSB                      48
#define RX_IOV_LENGTH_RESERVED_56_48_WIDTH                    9
#define RX_IOV_LENGTH_RESERVED_56_48_MASK                     0x01FF000000000000ULL
/*
* Structure from Table titled: Receive IOVEC Length Structure with 48 bits (Struct - rx_iov_length48_t) - 48 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_IOV_LENGTH48_LENGTH_MSB                              31
#define RX_IOV_LENGTH48_LENGTH_LSB                              0
#define RX_IOV_LENGTH48_LENGTH_WIDTH                            32
#define RX_IOV_LENGTH48_LENGTH_MASK                             0x00000000FFFFFFFFULL
#define RX_IOV_LENGTH48_IOVEC_BLOCK_SIZE_MSB                    36
#define RX_IOV_LENGTH48_IOVEC_BLOCK_SIZE_LSB                    32
#define RX_IOV_LENGTH48_IOVEC_BLOCK_SIZE_WIDTH                  5
#define RX_IOV_LENGTH48_IOVEC_BLOCK_SIZE_MASK                   0x0000001F00000000ULL
#define RX_IOV_LENGTH48_IOVEC_STRIDE_MSB                        41
#define RX_IOV_LENGTH48_IOVEC_STRIDE_LSB                        37
#define RX_IOV_LENGTH48_IOVEC_STRIDE_WIDTH                      5
#define RX_IOV_LENGTH48_IOVEC_STRIDE_MASK                       0x000003E000000000ULL
#define RX_IOV_LENGTH48_IOVEC_ALIGNMENT_MSB                     44
#define RX_IOV_LENGTH48_IOVEC_ALIGNMENT_LSB                     42
#define RX_IOV_LENGTH48_IOVEC_ALIGNMENT_WIDTH                   3
#define RX_IOV_LENGTH48_IOVEC_ALIGNMENT_MASK                    0x00001C0000000000ULL
#define RX_IOV_LENGTH48_RESERVED_46_45_MSB                      46
#define RX_IOV_LENGTH48_RESERVED_46_45_LSB                      45
#define RX_IOV_LENGTH48_RESERVED_46_45_WIDTH                    2
#define RX_IOV_LENGTH48_RESERVED_46_45_MASK                     0x0000600000000000ULL
#define RX_IOV_LENGTH48_IOV_TRANSCODED_MSB                      47
#define RX_IOV_LENGTH48_IOV_TRANSCODED_LSB                      47
#define RX_IOV_LENGTH48_IOV_TRANSCODED_WIDTH                    1
#define RX_IOV_LENGTH48_IOV_TRANSCODED_MASK                     0x0000800000000000ULL
/*
* Structure from Table titled: Receive Length (Union - rx_length_t) - 57 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_LENGTH_LENGTH_MSB                              56
#define RX_LENGTH_LENGTH_LSB                              0
#define RX_LENGTH_LENGTH_WIDTH                            57
#define RX_LENGTH_LENGTH_MASK                             0x01FFFFFFFFFFFFFFULL
#define RX_LENGTH_IOV_LENGTH_MSB                          56
#define RX_LENGTH_IOV_LENGTH_LSB                          0
#define RX_LENGTH_IOV_LENGTH_WIDTH                        57
#define RX_LENGTH_IOV_LENGTH_MASK                         0x01FFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Length Union with 48 bits (Union - rx_length48_t) - 48 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_LENGTH48_LENGTH_MSB                              47
#define RX_LENGTH48_LENGTH_LSB                              0
#define RX_LENGTH48_LENGTH_WIDTH                            48
#define RX_LENGTH48_LENGTH_MASK                             0x0000FFFFFFFFFFFFULL
#define RX_LENGTH48_IOV_LENGTH_MSB                          47
#define RX_LENGTH48_IOV_LENGTH_LSB                          0
#define RX_LENGTH48_IOV_LENGTH_WIDTH                        48
#define RX_LENGTH48_IOV_LENGTH_MASK                         0x0000FFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Type: C1 flit (Struct - rx_c1_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_C1_USER_ID_MSB                             31
#define RX_C1_USER_ID_LSB                             0
#define RX_C1_USER_ID_WIDTH                           32
#define RX_C1_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define RX_C1_ME_OPTIONS_MSB                          51
#define RX_C1_ME_OPTIONS_LSB                          32
#define RX_C1_ME_OPTIONS_WIDTH                        20
#define RX_C1_ME_OPTIONS_MASK                         0x000FFFFF00000000ULL
#define RX_C1_RESERVED_52_52_MSB                      52
#define RX_C1_RESERVED_52_52_LSB                      52
#define RX_C1_RESERVED_52_52_WIDTH                    1
#define RX_C1_RESERVED_52_52_MASK                     0x0010000000000000ULL
#define RX_C1_MSG_STATUS_MSB                          55
#define RX_C1_MSG_STATUS_LSB                          53
#define RX_C1_MSG_STATUS_WIDTH                        3
#define RX_C1_MSG_STATUS_MASK                         0x00E0000000000000ULL
#define RX_C1_PTL_IDX_MSB                             63
#define RX_C1_PTL_IDX_LSB                             56
#define RX_C1_PTL_IDX_WIDTH                           8
#define RX_C1_PTL_IDX_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Receive Type: C2 flit (Struct - rx_c2_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_C2_USER_ID_MSB                             31
#define RX_C2_USER_ID_LSB                             0
#define RX_C2_USER_ID_WIDTH                           32
#define RX_C2_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define RX_C2_MATCHED_ME_MSB                          47
#define RX_C2_MATCHED_ME_LSB                          32
#define RX_C2_MATCHED_ME_WIDTH                        16
#define RX_C2_MATCHED_ME_MASK                         0x0000FFFF00000000ULL
#define RX_C2_M_MSB                                   48
#define RX_C2_M_LSB                                   48
#define RX_C2_M_WIDTH                                 1
#define RX_C2_M_MASK                                  0x0001000000000000ULL
#define RX_C2_P_MSB                                   49
#define RX_C2_P_LSB                                   49
#define RX_C2_P_WIDTH                                 1
#define RX_C2_P_MASK                                  0x0002000000000000ULL
#define RX_C2_NE_MSB                                  50
#define RX_C2_NE_LSB                                  50
#define RX_C2_NE_WIDTH                                1
#define RX_C2_NE_MASK                                 0x0004000000000000ULL
#define RX_C2_ACK_REQ_MSB                             52
#define RX_C2_ACK_REQ_LSB                             51
#define RX_C2_ACK_REQ_WIDTH                           2
#define RX_C2_ACK_REQ_MASK                            0x0018000000000000ULL
#define RX_C2_MSG_STATUS_MSB                          55
#define RX_C2_MSG_STATUS_LSB                          53
#define RX_C2_MSG_STATUS_WIDTH                        3
#define RX_C2_MSG_STATUS_MASK                         0x00E0000000000000ULL
#define RX_C2_PTL_IDX_MSB                             63
#define RX_C2_PTL_IDX_LSB                             56
#define RX_C2_PTL_IDX_WIDTH                           8
#define RX_C2_PTL_IDX_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Receive Type: C3 flit (Struct - rx_c3_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_C3_RESERVED_31_0_MSB                       31
#define RX_C3_RESERVED_31_0_LSB                       0
#define RX_C3_RESERVED_31_0_WIDTH                     32
#define RX_C3_RESERVED_31_0_MASK                      0x00000000FFFFFFFFULL
#define RX_C3_TRIG_HANDLE_MSB                         47
#define RX_C3_TRIG_HANDLE_LSB                         32
#define RX_C3_TRIG_HANDLE_WIDTH                       16
#define RX_C3_TRIG_HANDLE_MASK                        0x0000FFFF00000000ULL
#define RX_C3_RESERVED_55_48_MSB                      55
#define RX_C3_RESERVED_55_48_LSB                      48
#define RX_C3_RESERVED_55_48_WIDTH                    8
#define RX_C3_RESERVED_55_48_MASK                     0x00FF000000000000ULL
#define RX_C3_PTL_IDX_MSB                             63
#define RX_C3_PTL_IDX_LSB                             56
#define RX_C3_PTL_IDX_WIDTH                           8
#define RX_C3_PTL_IDX_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Receive Type: C4 flit (Struct - rx_c4_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_C4_TRIG_PREVIOUS_MSB                       15
#define RX_C4_TRIG_PREVIOUS_LSB                       0
#define RX_C4_TRIG_PREVIOUS_WIDTH                     16
#define RX_C4_TRIG_PREVIOUS_MASK                      0x000000000000FFFFULL
#define RX_C4_TRIG_NEXT_MSB                           31
#define RX_C4_TRIG_NEXT_LSB                           16
#define RX_C4_TRIG_NEXT_WIDTH                         16
#define RX_C4_TRIG_NEXT_MASK                          0x00000000FFFF0000ULL
#define RX_C4_TRIG_HANDLE_MSB                         47
#define RX_C4_TRIG_HANDLE_LSB                         32
#define RX_C4_TRIG_HANDLE_WIDTH                       16
#define RX_C4_TRIG_HANDLE_MASK                        0x0000FFFF00000000ULL
#define RX_C4_CQ_SOURCE_MSB                           55
#define RX_C4_CQ_SOURCE_LSB                           48
#define RX_C4_CQ_SOURCE_WIDTH                         8
#define RX_C4_CQ_SOURCE_MASK                          0x00FF000000000000ULL
#define RX_C4_PTL_IDX_MSB                             63
#define RX_C4_PTL_IDX_LSB                             56
#define RX_C4_PTL_IDX_WIDTH                           8
#define RX_C4_PTL_IDX_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Receive Type: C5 flit (Struct - rx_c5_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_C5_RESERVED_55_0_MSB                       55
#define RX_C5_RESERVED_55_0_LSB                       0
#define RX_C5_RESERVED_55_0_WIDTH                     56
#define RX_C5_RESERVED_55_0_MASK                      0x00FFFFFFFFFFFFFFULL
#define RX_C5_PTL_IDX_MSB                             63
#define RX_C5_PTL_IDX_LSB                             56
#define RX_C5_PTL_IDX_WIDTH                           8
#define RX_C5_PTL_IDX_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Receive Type: D1 flit (Struct - rx_d1_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_D1_INITIATOR_ID_MSB                        35
#define RX_D1_INITIATOR_ID_LSB                        0
#define RX_D1_INITIATOR_ID_WIDTH                      36
#define RX_D1_INITIATOR_ID_MASK                       0x0000000FFFFFFFFFULL
#define RX_D1_CT_HANDLE_MSB                           46
#define RX_D1_CT_HANDLE_LSB                           36
#define RX_D1_CT_HANDLE_WIDTH                         11
#define RX_D1_CT_HANDLE_MASK                          0x00007FF000000000ULL
#define RX_D1_RESERVED_47_47_MSB                      47
#define RX_D1_RESERVED_47_47_LSB                      47
#define RX_D1_RESERVED_47_47_WIDTH                    1
#define RX_D1_RESERVED_47_47_MASK                     0x0000800000000000ULL
#define RX_D1_REF_COUNT_MSB                           63
#define RX_D1_REF_COUNT_LSB                           48
#define RX_D1_REF_COUNT_WIDTH                         16
#define RX_D1_REF_COUNT_MASK                          0xFFFF000000000000ULL
/*
* Structure from Table titled: Receive Type: D2 flit (Struct - rx_d2_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_D2_SLID_MSB                                23
#define RX_D2_SLID_LSB                                0
#define RX_D2_SLID_WIDTH                              24
#define RX_D2_SLID_MASK                               0x0000000000FFFFFFULL
#define RX_D2_IPID_MSB                                35
#define RX_D2_IPID_LSB                                24
#define RX_D2_IPID_WIDTH                              12
#define RX_D2_IPID_MASK                               0x0000000FFF000000ULL
#define RX_D2_RESERVED_39_36_MSB                      39
#define RX_D2_RESERVED_39_36_LSB                      36
#define RX_D2_RESERVED_39_36_WIDTH                    4
#define RX_D2_RESERVED_39_36_MASK                     0x000000F000000000ULL
#define RX_D2_PARENT_ME_MSB                           55
#define RX_D2_PARENT_ME_LSB                           40
#define RX_D2_PARENT_ME_WIDTH                         16
#define RX_D2_PARENT_ME_MASK                          0x00FFFF0000000000ULL
#define RX_D2_OPCODE_MSB                              62
#define RX_D2_OPCODE_LSB                              56
#define RX_D2_OPCODE_WIDTH                            7
#define RX_D2_OPCODE_MASK                             0x7F00000000000000ULL
#define RX_D2_FA_MSB                                  63
#define RX_D2_FA_LSB                                  63
#define RX_D2_FA_WIDTH                                1
#define RX_D2_FA_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Receive Type: D3 flit (Struct - rx_d3_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_D3_INITIATOR_ID_MSB                        35
#define RX_D3_INITIATOR_ID_LSB                        0
#define RX_D3_INITIATOR_ID_WIDTH                      36
#define RX_D3_INITIATOR_ID_MASK                       0x0000000FFFFFFFFFULL
#define RX_D3_CT_HANDLE_MSB                           46
#define RX_D3_CT_HANDLE_LSB                           36
#define RX_D3_CT_HANDLE_WIDTH                         11
#define RX_D3_CT_HANDLE_MASK                          0x00007FF000000000ULL
#define RX_D3_NCC_MSB                                 47
#define RX_D3_NCC_LSB                                 47
#define RX_D3_NCC_WIDTH                               1
#define RX_D3_NCC_MASK                                0x0000800000000000ULL
#define RX_D3_COMMAND_MSB                             59
#define RX_D3_COMMAND_LSB                             48
#define RX_D3_COMMAND_WIDTH                           12
#define RX_D3_COMMAND_MASK                            0x0FFF000000000000ULL
#define RX_D3_RESERVED_61_60_MSB                      61
#define RX_D3_RESERVED_61_60_LSB                      60
#define RX_D3_RESERVED_61_60_WIDTH                    2
#define RX_D3_RESERVED_61_60_MASK                     0x3000000000000000ULL
#define RX_D3_CMD_LEN_MSB                             63
#define RX_D3_CMD_LEN_LSB                             62
#define RX_D3_CMD_LEN_WIDTH                           2
#define RX_D3_CMD_LEN_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Receive Type: D4 flit (Struct - rx_d4_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_D4_RESERVED_31_0_MSB                       31
#define RX_D4_RESERVED_31_0_LSB                       0
#define RX_D4_RESERVED_31_0_WIDTH                     32
#define RX_D4_RESERVED_31_0_MASK                      0x00000000FFFFFFFFULL
#define RX_D4_NI_MSB                                  33
#define RX_D4_NI_LSB                                  32
#define RX_D4_NI_WIDTH                                2
#define RX_D4_NI_MASK                                 0x0000000300000000ULL
#define RX_D4_TC_MSB                                  35
#define RX_D4_TC_LSB                                  34
#define RX_D4_TC_WIDTH                                2
#define RX_D4_TC_MASK                                 0x0000000C00000000ULL
#define RX_D4_CT_HANDLE_MSB                           46
#define RX_D4_CT_HANDLE_LSB                           36
#define RX_D4_CT_HANDLE_WIDTH                         11
#define RX_D4_CT_HANDLE_MASK                          0x00007FF000000000ULL
#define RX_D4_NCC_MSB                                 47
#define RX_D4_NCC_LSB                                 47
#define RX_D4_NCC_WIDTH                               1
#define RX_D4_NCC_MASK                                0x0000800000000000ULL
#define RX_D4_COMMAND_MSB                             59
#define RX_D4_COMMAND_LSB                             48
#define RX_D4_COMMAND_WIDTH                           12
#define RX_D4_COMMAND_MASK                            0x0FFF000000000000ULL
#define RX_D4_TQ_MSB                                  60
#define RX_D4_TQ_LSB                                  60
#define RX_D4_TQ_WIDTH                                1
#define RX_D4_TQ_MASK                                 0x1000000000000000ULL
#define RX_D4_RESERVED_61_61_MSB                      61
#define RX_D4_RESERVED_61_61_LSB                      61
#define RX_D4_RESERVED_61_61_WIDTH                    1
#define RX_D4_RESERVED_61_61_MASK                     0x2000000000000000ULL
#define RX_D4_CMD_LEN_MSB                             63
#define RX_D4_CMD_LEN_LSB                             62
#define RX_D4_CMD_LEN_WIDTH                           2
#define RX_D4_CMD_LEN_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Receive Type: D5 flit (Struct - rx_d5_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_D5_RESERVED_31_0_MSB                       31
#define RX_D5_RESERVED_31_0_LSB                       0
#define RX_D5_RESERVED_31_0_WIDTH                     32
#define RX_D5_RESERVED_31_0_MASK                      0x00000000FFFFFFFFULL
#define RX_D5_NI_MSB                                  33
#define RX_D5_NI_LSB                                  32
#define RX_D5_NI_WIDTH                                2
#define RX_D5_NI_MASK                                 0x0000000300000000ULL
#define RX_D5_RESERVED_35_34_MSB                      35
#define RX_D5_RESERVED_35_34_LSB                      34
#define RX_D5_RESERVED_35_34_WIDTH                    2
#define RX_D5_RESERVED_35_34_MASK                     0x0000000C00000000ULL
#define RX_D5_CT_HANDLE_MSB                           46
#define RX_D5_CT_HANDLE_LSB                           36
#define RX_D5_CT_HANDLE_WIDTH                         11
#define RX_D5_CT_HANDLE_MASK                          0x00007FF000000000ULL
#define RX_D5_NCC_MSB                                 47
#define RX_D5_NCC_LSB                                 47
#define RX_D5_NCC_WIDTH                               1
#define RX_D5_NCC_MASK                                0x0000800000000000ULL
#define RX_D5_COMMAND_MSB                             59
#define RX_D5_COMMAND_LSB                             48
#define RX_D5_COMMAND_WIDTH                           12
#define RX_D5_COMMAND_MASK                            0x0FFF000000000000ULL
#define RX_D5_RESERVED_61_60_MSB                      61
#define RX_D5_RESERVED_61_60_LSB                      60
#define RX_D5_RESERVED_61_60_WIDTH                    2
#define RX_D5_RESERVED_61_60_MASK                     0x3000000000000000ULL
#define RX_D5_CMD_LEN_MSB                             63
#define RX_D5_CMD_LEN_LSB                             62
#define RX_D5_CMD_LEN_WIDTH                           2
#define RX_D5_CMD_LEN_MASK                            0xC000000000000000ULL
/*
* Structure from Table titled: Receive Type: E1 flit (Struct - rx_e1_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_E1_LOCAL_OFFSET_MSB                        39
#define RX_E1_LOCAL_OFFSET_LSB                        0
#define RX_E1_LOCAL_OFFSET_WIDTH                      40
#define RX_E1_LOCAL_OFFSET_MASK                       0x000000FFFFFFFFFFULL
#define RX_E1_MIN_FREE_MSB                            63
#define RX_E1_MIN_FREE_LSB                            40
#define RX_E1_MIN_FREE_WIDTH                          24
#define RX_E1_MIN_FREE_MASK                           0xFFFFFF0000000000ULL
/*
* Structure from Table titled: Receive Type: E2 flit (Struct - rx_e2_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_E2_RLENGTH_MSB                             31
#define RX_E2_RLENGTH_LSB                             0
#define RX_E2_RLENGTH_WIDTH                           32
#define RX_E2_RLENGTH_MASK                            0x00000000FFFFFFFFULL
#define RX_E2_MLENGTH_MSB                             63
#define RX_E2_MLENGTH_LSB                             32
#define RX_E2_MLENGTH_WIDTH                           32
#define RX_E2_MLENGTH_MASK                            0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Receive Type: E3 flit (Struct - rx_e3_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_E3_RESERVED_11_0_MSB                       11
#define RX_E3_RESERVED_11_0_LSB                       0
#define RX_E3_RESERVED_11_0_WIDTH                     12
#define RX_E3_RESERVED_11_0_MASK                      0x0000000000000FFFULL
#define RX_E3_CMD_PID_MSB                             23
#define RX_E3_CMD_PID_LSB                             12
#define RX_E3_CMD_PID_WIDTH                           12
#define RX_E3_CMD_PID_MASK                            0x0000000000FFF000ULL
#define RX_E3_LIST_HANDLE_MSB                         39
#define RX_E3_LIST_HANDLE_LSB                         24
#define RX_E3_LIST_HANDLE_WIDTH                       16
#define RX_E3_LIST_HANDLE_MASK                        0x000000FFFF000000ULL
#define RX_E3_MIN_FREE_MSB                            63
#define RX_E3_MIN_FREE_LSB                            40
#define RX_E3_MIN_FREE_WIDTH                          24
#define RX_E3_MIN_FREE_MASK                           0xFFFFFF0000000000ULL
/*
* Structure from Table titled: Receive Type: E4 flit (Struct - rx_e4_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_E4_RESERVED_11_0_MSB                       11
#define RX_E4_RESERVED_11_0_LSB                       0
#define RX_E4_RESERVED_11_0_WIDTH                     12
#define RX_E4_RESERVED_11_0_MASK                      0x0000000000000FFFULL
#define RX_E4_CMD_PID_MSB                             23
#define RX_E4_CMD_PID_LSB                             12
#define RX_E4_CMD_PID_WIDTH                           12
#define RX_E4_CMD_PID_MASK                            0x0000000000FFF000ULL
#define RX_E4_RESERVED_63_24_MSB                      63
#define RX_E4_RESERVED_63_24_LSB                      24
#define RX_E4_RESERVED_63_24_WIDTH                    40
#define RX_E4_RESERVED_63_24_MASK                     0xFFFFFFFFFF000000ULL
/*
* Structure from Table titled: Receive Type: F1 flit (Struct - rx_f1_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_F1_LENGTH_MSB                              56
#define RX_F1_LENGTH_LSB                              0
#define RX_F1_LENGTH_WIDTH                            57
#define RX_F1_LENGTH_MASK                             0x01FFFFFFFFFFFFFFULL
#define RX_F1_RESERVED_63_57_MSB                      63
#define RX_F1_RESERVED_63_57_LSB                      57
#define RX_F1_RESERVED_63_57_WIDTH                    7
#define RX_F1_RESERVED_63_57_MASK                     0xFE00000000000000ULL
/*
* Structure from Table titled: Receive Type: F2 flit (Struct - rx_f2_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_F2_LENGTH_MSB                              47
#define RX_F2_LENGTH_LSB                              0
#define RX_F2_LENGTH_WIDTH                            48
#define RX_F2_LENGTH_MASK                             0x0000FFFFFFFFFFFFULL
#define RX_F2_UNEX_REF_COUNT_MSB                      63
#define RX_F2_UNEX_REF_COUNT_LSB                      48
#define RX_F2_UNEX_REF_COUNT_WIDTH                    16
#define RX_F2_UNEX_REF_COUNT_MASK                     0xFFFF000000000000ULL
/*
* Structure from Table titled: Receive Type: F3 flit (Struct - rx_f3_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_F3_REQ_OFFSET_MSB                          56
#define RX_F3_REQ_OFFSET_LSB                          0
#define RX_F3_REQ_OFFSET_WIDTH                        57
#define RX_F3_REQ_OFFSET_MASK                         0x01FFFFFFFFFFFFFFULL
#define RX_F3_DTYPE_MSB                               62
#define RX_F3_DTYPE_LSB                               57
#define RX_F3_DTYPE_WIDTH                             6
#define RX_F3_DTYPE_MASK                              0x7E00000000000000ULL
#define RX_F3_RESERVED_63_63_MSB                      63
#define RX_F3_RESERVED_63_63_LSB                      63
#define RX_F3_RESERVED_63_63_WIDTH                    1
#define RX_F3_RESERVED_63_63_MASK                     0x8000000000000000ULL
/*
* Structure from Table titled: Receive Type: H flit (Struct - rx_h_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_H_SRANK_MSB                               31
#define RX_H_SRANK_LSB                               0
#define RX_H_SRANK_WIDTH                             32
#define RX_H_SRANK_MASK                              0x00000000FFFFFFFFULL
#define RX_H_DLID_MSB                                38
#define RX_H_DLID_LSB                                32
#define RX_H_DLID_WIDTH                              7
#define RX_H_DLID_MASK                               0x0000007F00000000ULL
#define RX_H_PT_MSB                                  39
#define RX_H_PT_LSB                                  39
#define RX_H_PT_WIDTH                                1
#define RX_H_PT_MASK                                 0x0000008000000000ULL
#define RX_H_PACKETS_MSB                             63
#define RX_H_PACKETS_LSB                             40
#define RX_H_PACKETS_WIDTH                           24
#define RX_H_PACKETS_MASK                            0xFFFFFF0000000000ULL
/*
* Structure from Table titled: Receive Type: J flit (Struct - rx_j_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_J_START_MSB                               56
#define RX_J_START_LSB                               0
#define RX_J_START_WIDTH                             57
#define RX_J_START_MASK                              0x01FFFFFFFFFFFFFFULL
#define RX_J_RESERVED_58_57_MSB                      58
#define RX_J_RESERVED_58_57_LSB                      57
#define RX_J_RESERVED_58_57_WIDTH                    2
#define RX_J_RESERVED_58_57_MASK                     0x0600000000000000ULL
#define RX_J_O_MSB                                   59
#define RX_J_O_LSB                                   59
#define RX_J_O_WIDTH                                 1
#define RX_J_O_MASK                                  0x0800000000000000ULL
#define RX_J_F_MSB                                   60
#define RX_J_F_LSB                                   60
#define RX_J_F_WIDTH                                 1
#define RX_J_F_MASK                                  0x1000000000000000ULL
#define RX_J_NI_MSB                                  62
#define RX_J_NI_LSB                                  61
#define RX_J_NI_WIDTH                                2
#define RX_J_NI_MASK                                 0x6000000000000000ULL
#define RX_J_V_MSB                                   63
#define RX_J_V_LSB                                   63
#define RX_J_V_WIDTH                                 1
#define RX_J_V_MASK                                  0x8000000000000000ULL
/*
* Structure from Table titled: Receive Type: K flit (Struct - rx_k_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_K_PREVIOUS_MSB                            15
#define RX_K_PREVIOUS_LSB                            0
#define RX_K_PREVIOUS_WIDTH                          16
#define RX_K_PREVIOUS_MASK                           0x000000000000FFFFULL
#define RX_K_RESERVED_31_16_MSB                      31
#define RX_K_RESERVED_31_16_LSB                      16
#define RX_K_RESERVED_31_16_WIDTH                    16
#define RX_K_RESERVED_31_16_MASK                     0x00000000FFFF0000ULL
#define RX_K_NEXT_MSB                                47
#define RX_K_NEXT_LSB                                32
#define RX_K_NEXT_WIDTH                              16
#define RX_K_NEXT_MASK                               0x0000FFFF00000000ULL
#define RX_K_RESERVED_63_48_MSB                      63
#define RX_K_RESERVED_63_48_LSB                      48
#define RX_K_RESERVED_63_48_WIDTH                    16
#define RX_K_RESERVED_63_48_MASK                     0xFFFF000000000000ULL
/*
* Structure from Table titled: Receive Type: K1 flit (Struct - rx_k1_t) - 64bits
*                  from File : 200_Software_Interfaces
*/
#define RX_K1_PREVIOUS_MSB                            15
#define RX_K1_PREVIOUS_LSB                            0
#define RX_K1_PREVIOUS_WIDTH                          16
#define RX_K1_PREVIOUS_MASK                           0x000000000000FFFFULL
#define RX_K1_NEXT_MSB                                31
#define RX_K1_NEXT_LSB                                16
#define RX_K1_NEXT_WIDTH                              16
#define RX_K1_NEXT_MASK                               0x00000000FFFF0000ULL
#define RX_K1_RESERVED_63_32_MSB                      63
#define RX_K1_RESERVED_63_32_LSB                      32
#define RX_K1_RESERVED_63_32_WIDTH                    32
#define RX_K1_RESERVED_63_32_MASK                     0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Receive Type: List Manipulation (Struct - rx_cq_list_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_CQ_LIST_FLIT0_A_MSB                                   63
#define RX_CQ_LIST_FLIT0_A_LSB                                   0
#define RX_CQ_LIST_FLIT0_A_WIDTH                                 64
#define RX_CQ_LIST_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_LIST_FLIT0_B_MSB                                   127
#define RX_CQ_LIST_FLIT0_B_LSB                                   64
#define RX_CQ_LIST_FLIT0_B_WIDTH                                 64
#define RX_CQ_LIST_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_LIST_FLIT0_C_MSB                                   191
#define RX_CQ_LIST_FLIT0_C_LSB                                   128
#define RX_CQ_LIST_FLIT0_C_WIDTH                                 64
#define RX_CQ_LIST_FLIT0_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_LIST_FLIT0_D_MSB                                   255
#define RX_CQ_LIST_FLIT0_D_LSB                                   192
#define RX_CQ_LIST_FLIT0_D_WIDTH                                 64
#define RX_CQ_LIST_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Type: List Manipulation (Struct - rx_cq_list_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_CQ_LIST_FLIT1_E_MSB                                   63
#define RX_CQ_LIST_FLIT1_E_LSB                                   0
#define RX_CQ_LIST_FLIT1_E_WIDTH                                 64
#define RX_CQ_LIST_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_LIST_FLIT1_F_MSB                                   127
#define RX_CQ_LIST_FLIT1_F_LSB                                   64
#define RX_CQ_LIST_FLIT1_F_WIDTH                                 64
#define RX_CQ_LIST_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_LIST_FLIT1_G_MSB                                   191
#define RX_CQ_LIST_FLIT1_G_LSB                                   128
#define RX_CQ_LIST_FLIT1_G_WIDTH                                 64
#define RX_CQ_LIST_FLIT1_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_LIST_FLIT1_J_MSB                                   255
#define RX_CQ_LIST_FLIT1_J_LSB                                   192
#define RX_CQ_LIST_FLIT1_J_WIDTH                                 64
#define RX_CQ_LIST_FLIT1_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Type: Triggered Operation (Struct - rx_cq_trig_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_CQ_TRIG_FLIT0_A_MSB                                   63
#define RX_CQ_TRIG_FLIT0_A_LSB                                   0
#define RX_CQ_TRIG_FLIT0_A_WIDTH                                 64
#define RX_CQ_TRIG_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_TRIG_FLIT0_B_MSB                                   127
#define RX_CQ_TRIG_FLIT0_B_LSB                                   64
#define RX_CQ_TRIG_FLIT0_B_WIDTH                                 64
#define RX_CQ_TRIG_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_TRIG_FLIT0_C_MSB                                   191
#define RX_CQ_TRIG_FLIT0_C_LSB                                   128
#define RX_CQ_TRIG_FLIT0_C_WIDTH                                 64
#define RX_CQ_TRIG_FLIT0_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_TRIG_FLIT0_D_MSB                                   255
#define RX_CQ_TRIG_FLIT0_D_LSB                                   192
#define RX_CQ_TRIG_FLIT0_D_WIDTH                                 64
#define RX_CQ_TRIG_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Type: Triggered Operation (Struct - rx_cq_trig_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_CQ_TRIG_FLIT1_E_MSB                                   63
#define RX_CQ_TRIG_FLIT1_E_LSB                                   0
#define RX_CQ_TRIG_FLIT1_E_WIDTH                                 64
#define RX_CQ_TRIG_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_TRIG_FLIT1_COMMAND_MSB                             255
#define RX_CQ_TRIG_FLIT1_COMMAND_LSB                             64
#define RX_CQ_TRIG_FLIT1_COMMAND_WIDTH                           192
#define RX_CQ_TRIG_FLIT1_COMMAND_MASK                            0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Type: State Control (Struct - rx_cq_state_flit0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_CQ_STATE_FLIT0_P0_MSB                                  63
#define RX_CQ_STATE_FLIT0_P0_LSB                                  0
#define RX_CQ_STATE_FLIT0_P0_WIDTH                                64
#define RX_CQ_STATE_FLIT0_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_STATE_FLIT0_P1_MSB                                  127
#define RX_CQ_STATE_FLIT0_P1_LSB                                  64
#define RX_CQ_STATE_FLIT0_P1_WIDTH                                64
#define RX_CQ_STATE_FLIT0_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_STATE_FLIT0_C_MSB                                   191
#define RX_CQ_STATE_FLIT0_C_LSB                                   128
#define RX_CQ_STATE_FLIT0_C_WIDTH                                 64
#define RX_CQ_STATE_FLIT0_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_STATE_FLIT0_D_MSB                                   255
#define RX_CQ_STATE_FLIT0_D_LSB                                   192
#define RX_CQ_STATE_FLIT0_D_WIDTH                                 64
#define RX_CQ_STATE_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Receive Type: State Control (Struct - rx_cq_state_flit1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_CQ_STATE_FLIT1_E_MSB                                   63
#define RX_CQ_STATE_FLIT1_E_LSB                                   0
#define RX_CQ_STATE_FLIT1_E_WIDTH                                 64
#define RX_CQ_STATE_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_STATE_FLIT1_P2_MSB                                  127
#define RX_CQ_STATE_FLIT1_P2_LSB                                  64
#define RX_CQ_STATE_FLIT1_P2_WIDTH                                64
#define RX_CQ_STATE_FLIT1_P2_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_STATE_FLIT1_P3_MSB                                  191
#define RX_CQ_STATE_FLIT1_P3_LSB                                  128
#define RX_CQ_STATE_FLIT1_P3_WIDTH                                64
#define RX_CQ_STATE_FLIT1_P3_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define RX_CQ_STATE_FLIT1_USER_PTR_MSB                            255
#define RX_CQ_STATE_FLIT1_USER_PTR_LSB                            192
#define RX_CQ_STATE_FLIT1_USER_PTR_WIDTH                          64
#define RX_CQ_STATE_FLIT1_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Portal Table Entry Structure: non-Fast Path with Backward Compatibility Usage Model for Eager Operations (Struct - ptentry_fp0_bc1_et0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define PTENTRY_FP0_BC1_ET0_EAGER_CNT_MSB                           3
#define PTENTRY_FP0_BC1_ET0_EAGER_CNT_LSB                           0
#define PTENTRY_FP0_BC1_ET0_EAGER_CNT_WIDTH                         4
#define PTENTRY_FP0_BC1_ET0_EAGER_CNT_MASK                          0x000000000000000FULL
#define PTENTRY_FP0_BC1_ET0_RESERVED_37_4_MSB                       37
#define PTENTRY_FP0_BC1_ET0_RESERVED_37_4_LSB                       4
#define PTENTRY_FP0_BC1_ET0_RESERVED_37_4_WIDTH                     34
#define PTENTRY_FP0_BC1_ET0_RESERVED_37_4_MASK                      0x0000003FFFFFFFF0ULL
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_EAGER_FULL_MSB                38
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_EAGER_FULL_LSB                38
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_EAGER_FULL_WIDTH              1
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_EAGER_FULL_MASK               0x0000004000000000ULL
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_MSB                             54
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_LSB                             39
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_WIDTH                           16
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_MASK                            0x007FFF8000000000ULL
#define PTENTRY_FP0_BC1_ET0_ENABLE_MSB                              55
#define PTENTRY_FP0_BC1_ET0_ENABLE_LSB                              55
#define PTENTRY_FP0_BC1_ET0_ENABLE_WIDTH                            1
#define PTENTRY_FP0_BC1_ET0_ENABLE_MASK                             0x0080000000000000ULL
#define PTENTRY_FP0_BC1_ET0_JK_MSB                                  56
#define PTENTRY_FP0_BC1_ET0_JK_LSB                                  56
#define PTENTRY_FP0_BC1_ET0_JK_WIDTH                                1
#define PTENTRY_FP0_BC1_ET0_JK_MASK                                 0x0100000000000000ULL
#define PTENTRY_FP0_BC1_ET0_RE_MSB                                  57
#define PTENTRY_FP0_BC1_ET0_RE_LSB                                  57
#define PTENTRY_FP0_BC1_ET0_RE_WIDTH                                1
#define PTENTRY_FP0_BC1_ET0_RE_MASK                                 0x0200000000000000ULL
#define PTENTRY_FP0_BC1_ET0_FC_MSB                                  58
#define PTENTRY_FP0_BC1_ET0_FC_LSB                                  58
#define PTENTRY_FP0_BC1_ET0_FC_WIDTH                                1
#define PTENTRY_FP0_BC1_ET0_FC_MASK                                 0x0400000000000000ULL
#define PTENTRY_FP0_BC1_ET0_BC_MSB                                  59
#define PTENTRY_FP0_BC1_ET0_BC_LSB                                  59
#define PTENTRY_FP0_BC1_ET0_BC_WIDTH                                1
#define PTENTRY_FP0_BC1_ET0_BC_MASK                                 0x0800000000000000ULL
#define PTENTRY_FP0_BC1_ET0_ETID_MSB                                60
#define PTENTRY_FP0_BC1_ET0_ETID_LSB                                60
#define PTENTRY_FP0_BC1_ET0_ETID_WIDTH                              1
#define PTENTRY_FP0_BC1_ET0_ETID_MASK                               0x1000000000000000ULL
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_RHQF_MSB                      61
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_RHQF_LSB                      61
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_RHQF_WIDTH                    1
#define PTENTRY_FP0_BC1_ET0_DONT_DROP_RHQF_MASK                     0x2000000000000000ULL
#define PTENTRY_FP0_BC1_ET0_FP_MSB                                  62
#define PTENTRY_FP0_BC1_ET0_FP_LSB                                  62
#define PTENTRY_FP0_BC1_ET0_FP_WIDTH                                1
#define PTENTRY_FP0_BC1_ET0_FP_MASK                                 0x4000000000000000ULL
#define PTENTRY_FP0_BC1_ET0_V_MSB                                   63
#define PTENTRY_FP0_BC1_ET0_V_LSB                                   63
#define PTENTRY_FP0_BC1_ET0_V_WIDTH                                 1
#define PTENTRY_FP0_BC1_ET0_V_MASK                                  0x8000000000000000ULL
#define PTENTRY_FP0_BC1_ET0_EAGER_HEAD_MSB                          74
#define PTENTRY_FP0_BC1_ET0_EAGER_HEAD_LSB                          64
#define PTENTRY_FP0_BC1_ET0_EAGER_HEAD_WIDTH                        11
#define PTENTRY_FP0_BC1_ET0_EAGER_HEAD_MASK                         0x00000000000007FFULL
#define PTENTRY_FP0_BC1_ET0_RESERVED_79_75_MSB                      79
#define PTENTRY_FP0_BC1_ET0_RESERVED_79_75_LSB                      75
#define PTENTRY_FP0_BC1_ET0_RESERVED_79_75_WIDTH                    5
#define PTENTRY_FP0_BC1_ET0_RESERVED_79_75_MASK                     0x000000000000F800ULL
#define PTENTRY_FP0_BC1_ET0_EAGER_TAIL_MSB                          90
#define PTENTRY_FP0_BC1_ET0_EAGER_TAIL_LSB                          80
#define PTENTRY_FP0_BC1_ET0_EAGER_TAIL_WIDTH                        11
#define PTENTRY_FP0_BC1_ET0_EAGER_TAIL_MASK                         0x0000000007FF0000ULL
#define PTENTRY_FP0_BC1_ET0_RESERVED_93_91_MSB                      93
#define PTENTRY_FP0_BC1_ET0_RESERVED_93_91_LSB                      91
#define PTENTRY_FP0_BC1_ET0_RESERVED_93_91_WIDTH                    3
#define PTENTRY_FP0_BC1_ET0_RESERVED_93_91_MASK                     0x0000000038000000ULL
#define PTENTRY_FP0_BC1_ET0_RCV_HDR_ENTRY_SZ_MSB                    95
#define PTENTRY_FP0_BC1_ET0_RCV_HDR_ENTRY_SZ_LSB                    94
#define PTENTRY_FP0_BC1_ET0_RCV_HDR_ENTRY_SZ_WIDTH                  2
#define PTENTRY_FP0_BC1_ET0_RCV_HDR_ENTRY_SZ_MASK                   0x00000000C0000000ULL
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_MASK_MSB                        111
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_MASK_LSB                        96
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_MASK_WIDTH                      16
#define PTENTRY_FP0_BC1_ET0_JOB_KEY_MASK_MASK                       0x0000FFFF00000000ULL
#define PTENTRY_FP0_BC1_ET0_EQ_HANDLE_MSB                           122
#define PTENTRY_FP0_BC1_ET0_EQ_HANDLE_LSB                           112
#define PTENTRY_FP0_BC1_ET0_EQ_HANDLE_WIDTH                         11
#define PTENTRY_FP0_BC1_ET0_EQ_HANDLE_MASK                          0x07FF000000000000ULL
#define PTENTRY_FP0_BC1_ET0_RCVHDRSZ_MSB                            127
#define PTENTRY_FP0_BC1_ET0_RCVHDRSZ_LSB                            123
#define PTENTRY_FP0_BC1_ET0_RCVHDRSZ_WIDTH                          5
#define PTENTRY_FP0_BC1_ET0_RCVHDRSZ_MASK                           0xF800000000000000ULL
#define PTENTRY_FP0_BC1_ET0_RESERVED_255_128_MSB                    255
#define PTENTRY_FP0_BC1_ET0_RESERVED_255_128_LSB                    128
#define PTENTRY_FP0_BC1_ET0_RESERVED_255_128_WIDTH                  128
#define PTENTRY_FP0_BC1_ET0_RESERVED_255_128_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Portal Table Entry Structure: non-Fast Path with Backward Compatibility Usage Model for TID Operations (Struct - ptentry_fp0_bc1_et1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define PTENTRY_FP0_BC1_ET1_SEQ_NUM_MSB                             10
#define PTENTRY_FP0_BC1_ET1_SEQ_NUM_LSB                             0
#define PTENTRY_FP0_BC1_ET1_SEQ_NUM_WIDTH                           11
#define PTENTRY_FP0_BC1_ET1_SEQ_NUM_MASK                            0x00000000000007FFULL
#define PTENTRY_FP0_BC1_ET1_GEN_VAL_MSB                             30
#define PTENTRY_FP0_BC1_ET1_GEN_VAL_LSB                             11
#define PTENTRY_FP0_BC1_ET1_GEN_VAL_WIDTH                           20
#define PTENTRY_FP0_BC1_ET1_GEN_VAL_MASK                            0x000000007FFFF800ULL
#define PTENTRY_FP0_BC1_ET1_FLOW_VALID_MSB                          31
#define PTENTRY_FP0_BC1_ET1_FLOW_VALID_LSB                          31
#define PTENTRY_FP0_BC1_ET1_FLOW_VALID_WIDTH                        1
#define PTENTRY_FP0_BC1_ET1_FLOW_VALID_MASK                         0x0000000080000000ULL
#define PTENTRY_FP0_BC1_ET1_HDR_SUPP_ENABLED_MSB                    32
#define PTENTRY_FP0_BC1_ET1_HDR_SUPP_ENABLED_LSB                    32
#define PTENTRY_FP0_BC1_ET1_HDR_SUPP_ENABLED_WIDTH                  1
#define PTENTRY_FP0_BC1_ET1_HDR_SUPP_ENABLED_MASK                   0x0000000100000000ULL
#define PTENTRY_FP0_BC1_ET1_KEEP_AFTER_SEQ_ERR_MSB                  33
#define PTENTRY_FP0_BC1_ET1_KEEP_AFTER_SEQ_ERR_LSB                  33
#define PTENTRY_FP0_BC1_ET1_KEEP_AFTER_SEQ_ERR_WIDTH                1
#define PTENTRY_FP0_BC1_ET1_KEEP_AFTER_SEQ_ERR_MASK                 0x0000000200000000ULL
#define PTENTRY_FP0_BC1_ET1_KEEP_ON_GEN_ERROR_MSB                   34
#define PTENTRY_FP0_BC1_ET1_KEEP_ON_GEN_ERROR_LSB                   34
#define PTENTRY_FP0_BC1_ET1_KEEP_ON_GEN_ERROR_WIDTH                 1
#define PTENTRY_FP0_BC1_ET1_KEEP_ON_GEN_ERROR_MASK                  0x0000000400000000ULL
#define PTENTRY_FP0_BC1_ET1_KEEP_PAYLOAD_ON_GEN_ERR_MSB             35
#define PTENTRY_FP0_BC1_ET1_KEEP_PAYLOAD_ON_GEN_ERR_LSB             35
#define PTENTRY_FP0_BC1_ET1_KEEP_PAYLOAD_ON_GEN_ERR_WIDTH           1
#define PTENTRY_FP0_BC1_ET1_KEEP_PAYLOAD_ON_GEN_ERR_MASK            0x0000000800000000ULL
#define PTENTRY_FP0_BC1_ET1_SEQ_MISMATCH_MSB                        36
#define PTENTRY_FP0_BC1_ET1_SEQ_MISMATCH_LSB                        36
#define PTENTRY_FP0_BC1_ET1_SEQ_MISMATCH_WIDTH                      1
#define PTENTRY_FP0_BC1_ET1_SEQ_MISMATCH_MASK                       0x0000001000000000ULL
#define PTENTRY_FP0_BC1_ET1_GEN_MISMATCH_MSB                        37
#define PTENTRY_FP0_BC1_ET1_GEN_MISMATCH_LSB                        37
#define PTENTRY_FP0_BC1_ET1_GEN_MISMATCH_WIDTH                      1
#define PTENTRY_FP0_BC1_ET1_GEN_MISMATCH_MASK                       0x0000002000000000ULL
#define PTENTRY_FP0_BC1_ET1_EXT_PSN_ENABLE_MSB                      38
#define PTENTRY_FP0_BC1_ET1_EXT_PSN_ENABLE_LSB                      38
#define PTENTRY_FP0_BC1_ET1_EXT_PSN_ENABLE_WIDTH                    1
#define PTENTRY_FP0_BC1_ET1_EXT_PSN_ENABLE_MASK                     0x0000004000000000ULL
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_MSB                             54
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_LSB                             39
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_WIDTH                           16
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_MASK                            0x007FFF8000000000ULL
#define PTENTRY_FP0_BC1_ET1_ENABLE_MSB                              55
#define PTENTRY_FP0_BC1_ET1_ENABLE_LSB                              55
#define PTENTRY_FP0_BC1_ET1_ENABLE_WIDTH                            1
#define PTENTRY_FP0_BC1_ET1_ENABLE_MASK                             0x0080000000000000ULL
#define PTENTRY_FP0_BC1_ET1_JK_MSB                                  56
#define PTENTRY_FP0_BC1_ET1_JK_LSB                                  56
#define PTENTRY_FP0_BC1_ET1_JK_WIDTH                                1
#define PTENTRY_FP0_BC1_ET1_JK_MASK                                 0x0100000000000000ULL
#define PTENTRY_FP0_BC1_ET1_RE_MSB                                  57
#define PTENTRY_FP0_BC1_ET1_RE_LSB                                  57
#define PTENTRY_FP0_BC1_ET1_RE_WIDTH                                1
#define PTENTRY_FP0_BC1_ET1_RE_MASK                                 0x0200000000000000ULL
#define PTENTRY_FP0_BC1_ET1_FC_MSB                                  58
#define PTENTRY_FP0_BC1_ET1_FC_LSB                                  58
#define PTENTRY_FP0_BC1_ET1_FC_WIDTH                                1
#define PTENTRY_FP0_BC1_ET1_FC_MASK                                 0x0400000000000000ULL
#define PTENTRY_FP0_BC1_ET1_BC_MSB                                  59
#define PTENTRY_FP0_BC1_ET1_BC_LSB                                  59
#define PTENTRY_FP0_BC1_ET1_BC_WIDTH                                1
#define PTENTRY_FP0_BC1_ET1_BC_MASK                                 0x0800000000000000ULL
#define PTENTRY_FP0_BC1_ET1_ETID_MSB                                60
#define PTENTRY_FP0_BC1_ET1_ETID_LSB                                60
#define PTENTRY_FP0_BC1_ET1_ETID_WIDTH                              1
#define PTENTRY_FP0_BC1_ET1_ETID_MASK                               0x1000000000000000ULL
#define PTENTRY_FP0_BC1_ET1_DONT_DROP_RHQF_MSB                      61
#define PTENTRY_FP0_BC1_ET1_DONT_DROP_RHQF_LSB                      61
#define PTENTRY_FP0_BC1_ET1_DONT_DROP_RHQF_WIDTH                    1
#define PTENTRY_FP0_BC1_ET1_DONT_DROP_RHQF_MASK                     0x2000000000000000ULL
#define PTENTRY_FP0_BC1_ET1_FP_MSB                                  62
#define PTENTRY_FP0_BC1_ET1_FP_LSB                                  62
#define PTENTRY_FP0_BC1_ET1_FP_WIDTH                                1
#define PTENTRY_FP0_BC1_ET1_FP_MASK                                 0x4000000000000000ULL
#define PTENTRY_FP0_BC1_ET1_V_MSB                                   63
#define PTENTRY_FP0_BC1_ET1_V_LSB                                   63
#define PTENTRY_FP0_BC1_ET1_V_WIDTH                                 1
#define PTENTRY_FP0_BC1_ET1_V_MASK                                  0x8000000000000000ULL
#define PTENTRY_FP0_BC1_ET1_TIDBASEINDEX_MSB                        79
#define PTENTRY_FP0_BC1_ET1_TIDBASEINDEX_LSB                        64
#define PTENTRY_FP0_BC1_ET1_TIDBASEINDEX_WIDTH                      16
#define PTENTRY_FP0_BC1_ET1_TIDBASEINDEX_MASK                       0x000000000000FFFFULL
#define PTENTRY_FP0_BC1_ET1_TIDPAIRCNT_MSB                          83
#define PTENTRY_FP0_BC1_ET1_TIDPAIRCNT_LSB                          80
#define PTENTRY_FP0_BC1_ET1_TIDPAIRCNT_WIDTH                        4
#define PTENTRY_FP0_BC1_ET1_TIDPAIRCNT_MASK                         0x00000000000F0000ULL
#define PTENTRY_FP0_BC1_ET1_RESERVED_93_84_MSB                      93
#define PTENTRY_FP0_BC1_ET1_RESERVED_93_84_LSB                      84
#define PTENTRY_FP0_BC1_ET1_RESERVED_93_84_WIDTH                    10
#define PTENTRY_FP0_BC1_ET1_RESERVED_93_84_MASK                     0x000000003FF00000ULL
#define PTENTRY_FP0_BC1_ET1_RCV_HDR_ENTRY_SZ_MSB                    95
#define PTENTRY_FP0_BC1_ET1_RCV_HDR_ENTRY_SZ_LSB                    94
#define PTENTRY_FP0_BC1_ET1_RCV_HDR_ENTRY_SZ_WIDTH                  2
#define PTENTRY_FP0_BC1_ET1_RCV_HDR_ENTRY_SZ_MASK                   0x00000000C0000000ULL
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_MASK_MSB                        111
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_MASK_LSB                        96
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_MASK_WIDTH                      16
#define PTENTRY_FP0_BC1_ET1_JOB_KEY_MASK_MASK                       0x0000FFFF00000000ULL
#define PTENTRY_FP0_BC1_ET1_EQ_HANDLE_MSB                           122
#define PTENTRY_FP0_BC1_ET1_EQ_HANDLE_LSB                           112
#define PTENTRY_FP0_BC1_ET1_EQ_HANDLE_WIDTH                         11
#define PTENTRY_FP0_BC1_ET1_EQ_HANDLE_MASK                          0x07FF000000000000ULL
#define PTENTRY_FP0_BC1_ET1_RCVHDRSZ_MSB                            127
#define PTENTRY_FP0_BC1_ET1_RCVHDRSZ_LSB                            123
#define PTENTRY_FP0_BC1_ET1_RCVHDRSZ_WIDTH                          5
#define PTENTRY_FP0_BC1_ET1_RCVHDRSZ_MASK                           0xF800000000000000ULL
#define PTENTRY_FP0_BC1_ET1_RESERVED_255_128_MSB                    255
#define PTENTRY_FP0_BC1_ET1_RESERVED_255_128_LSB                    128
#define PTENTRY_FP0_BC1_ET1_RESERVED_255_128_WIDTH                  128
#define PTENTRY_FP0_BC1_ET1_RESERVED_255_128_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Portal Table Entry Structure: non-Fast Path (Struct - ptentry_fp0_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define PTENTRY_FP0_OVERFLOW_HEAD_MSB                       15
#define PTENTRY_FP0_OVERFLOW_HEAD_LSB                       0
#define PTENTRY_FP0_OVERFLOW_HEAD_WIDTH                     16
#define PTENTRY_FP0_OVERFLOW_HEAD_MASK                      0x000000000000FFFFULL
#define PTENTRY_FP0_OVERFLOW_TAIL_MSB                       31
#define PTENTRY_FP0_OVERFLOW_TAIL_LSB                       16
#define PTENTRY_FP0_OVERFLOW_TAIL_WIDTH                     16
#define PTENTRY_FP0_OVERFLOW_TAIL_MASK                      0x00000000FFFF0000ULL
#define PTENTRY_FP0_UNEXPECTED_HEAD_MSB                     47
#define PTENTRY_FP0_UNEXPECTED_HEAD_LSB                     32
#define PTENTRY_FP0_UNEXPECTED_HEAD_WIDTH                   16
#define PTENTRY_FP0_UNEXPECTED_HEAD_MASK                    0x0000FFFF00000000ULL
#define PTENTRY_FP0_RESERVED_54_48_MSB                      54
#define PTENTRY_FP0_RESERVED_54_48_LSB                      48
#define PTENTRY_FP0_RESERVED_54_48_WIDTH                    7
#define PTENTRY_FP0_RESERVED_54_48_MASK                     0x007F000000000000ULL
#define PTENTRY_FP0_ENABLE_MSB                              55
#define PTENTRY_FP0_ENABLE_LSB                              55
#define PTENTRY_FP0_ENABLE_WIDTH                            1
#define PTENTRY_FP0_ENABLE_MASK                             0x0080000000000000ULL
#define PTENTRY_FP0_OT_MSB                                  56
#define PTENTRY_FP0_OT_LSB                                  56
#define PTENTRY_FP0_OT_WIDTH                                1
#define PTENTRY_FP0_OT_MASK                                 0x0100000000000000ULL
#define PTENTRY_FP0_UO_MSB                                  57
#define PTENTRY_FP0_UO_LSB                                  57
#define PTENTRY_FP0_UO_WIDTH                                1
#define PTENTRY_FP0_UO_MASK                                 0x0200000000000000ULL
#define PTENTRY_FP0_FC_MSB                                  58
#define PTENTRY_FP0_FC_LSB                                  58
#define PTENTRY_FP0_FC_WIDTH                                1
#define PTENTRY_FP0_FC_MASK                                 0x0400000000000000ULL
#define PTENTRY_FP0_BC_MSB                                  59
#define PTENTRY_FP0_BC_LSB                                  59
#define PTENTRY_FP0_BC_WIDTH                                1
#define PTENTRY_FP0_BC_MASK                                 0x0800000000000000ULL
#define PTENTRY_FP0_NI_MSB                                  61
#define PTENTRY_FP0_NI_LSB                                  60
#define PTENTRY_FP0_NI_WIDTH                                2
#define PTENTRY_FP0_NI_MASK                                 0x3000000000000000ULL
#define PTENTRY_FP0_FP_MSB                                  62
#define PTENTRY_FP0_FP_LSB                                  62
#define PTENTRY_FP0_FP_WIDTH                                1
#define PTENTRY_FP0_FP_MASK                                 0x4000000000000000ULL
#define PTENTRY_FP0_V_MSB                                   63
#define PTENTRY_FP0_V_LSB                                   63
#define PTENTRY_FP0_V_WIDTH                                 1
#define PTENTRY_FP0_V_MASK                                  0x8000000000000000ULL
#define PTENTRY_FP0_PRIORITY_HEAD_MSB                       79
#define PTENTRY_FP0_PRIORITY_HEAD_LSB                       64
#define PTENTRY_FP0_PRIORITY_HEAD_WIDTH                     16
#define PTENTRY_FP0_PRIORITY_HEAD_MASK                      0x000000000000FFFFULL
#define PTENTRY_FP0_PRIORITY_TAIL_MSB                       95
#define PTENTRY_FP0_PRIORITY_TAIL_LSB                       80
#define PTENTRY_FP0_PRIORITY_TAIL_WIDTH                     16
#define PTENTRY_FP0_PRIORITY_TAIL_MASK                      0x00000000FFFF0000ULL
#define PTENTRY_FP0_UNEXPECTED_TAIL_MSB                     111
#define PTENTRY_FP0_UNEXPECTED_TAIL_LSB                     96
#define PTENTRY_FP0_UNEXPECTED_TAIL_WIDTH                   16
#define PTENTRY_FP0_UNEXPECTED_TAIL_MASK                    0x0000FFFF00000000ULL
#define PTENTRY_FP0_EQ_HANDLE_MSB                           122
#define PTENTRY_FP0_EQ_HANDLE_LSB                           112
#define PTENTRY_FP0_EQ_HANDLE_WIDTH                         11
#define PTENTRY_FP0_EQ_HANDLE_MASK                          0x07FF000000000000ULL
#define PTENTRY_FP0_RESERVED_255_123_MSB                    255
#define PTENTRY_FP0_RESERVED_255_123_LSB                    123
#define PTENTRY_FP0_RESERVED_255_123_WIDTH                  133
#define PTENTRY_FP0_RESERVED_255_123_MASK                   0xF800000000000000ULL
/*
* Structure from Table titled: Portal Table Entry Structure: Fast Path (Struct - ptentry_fp1_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define PTENTRY_FP1_START_MSB                               56
#define PTENTRY_FP1_START_LSB                               0
#define PTENTRY_FP1_START_WIDTH                             57
#define PTENTRY_FP1_START_MASK                              0x01FFFFFFFFFFFFFFULL
#define PTENTRY_FP1_LE_2_0_MSB                              59
#define PTENTRY_FP1_LE_2_0_LSB                              57
#define PTENTRY_FP1_LE_2_0_WIDTH                            3
#define PTENTRY_FP1_LE_2_0_MASK                             0x0E00000000000000ULL
#define PTENTRY_FP1_NI_MSB                                  61
#define PTENTRY_FP1_NI_LSB                                  60
#define PTENTRY_FP1_NI_WIDTH                                2
#define PTENTRY_FP1_NI_MASK                                 0x3000000000000000ULL
#define PTENTRY_FP1_FP_MSB                                  62
#define PTENTRY_FP1_FP_LSB                                  62
#define PTENTRY_FP1_FP_WIDTH                                1
#define PTENTRY_FP1_FP_MASK                                 0x4000000000000000ULL
#define PTENTRY_FP1_V_MSB                                   63
#define PTENTRY_FP1_V_LSB                                   63
#define PTENTRY_FP1_V_WIDTH                                 1
#define PTENTRY_FP1_V_MASK                                  0x8000000000000000ULL
#define PTENTRY_FP1_USER_ID_MSB                             95
#define PTENTRY_FP1_USER_ID_LSB                             64
#define PTENTRY_FP1_USER_ID_WIDTH                           32
#define PTENTRY_FP1_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define PTENTRY_FP1_REF_COUNT_MSB                           111
#define PTENTRY_FP1_REF_COUNT_LSB                           96
#define PTENTRY_FP1_REF_COUNT_WIDTH                         16
#define PTENTRY_FP1_REF_COUNT_MASK                          0x0000FFFF00000000ULL
#define PTENTRY_FP1_EQ_HANDLE_MSB                           122
#define PTENTRY_FP1_EQ_HANDLE_LSB                           112
#define PTENTRY_FP1_EQ_HANDLE_WIDTH                         11
#define PTENTRY_FP1_EQ_HANDLE_MASK                          0x07FF000000000000ULL
#define PTENTRY_FP1_LE_7_3_MSB                              127
#define PTENTRY_FP1_LE_7_3_LSB                              123
#define PTENTRY_FP1_LE_7_3_WIDTH                            5
#define PTENTRY_FP1_LE_7_3_MASK                             0xF800000000000000ULL
#define PTENTRY_FP1_LENGTH_MSB                              184
#define PTENTRY_FP1_LENGTH_LSB                              128
#define PTENTRY_FP1_LENGTH_WIDTH                            57
#define PTENTRY_FP1_LENGTH_MASK                             0x01FFFFFFFFFFFFFFULL
#define PTENTRY_FP1_LE_9_8_MSB                              186
#define PTENTRY_FP1_LE_9_8_LSB                              185
#define PTENTRY_FP1_LE_9_8_WIDTH                            2
#define PTENTRY_FP1_LE_9_8_MASK                             0x0600000000000000ULL
#define PTENTRY_FP1_RESERVED_191_187_MSB                    191
#define PTENTRY_FP1_RESERVED_191_187_LSB                    187
#define PTENTRY_FP1_RESERVED_191_187_WIDTH                  5
#define PTENTRY_FP1_RESERVED_191_187_MASK                   0xF800000000000000ULL
#define PTENTRY_FP1_CT_HANDLE_MSB                           202
#define PTENTRY_FP1_CT_HANDLE_LSB                           192
#define PTENTRY_FP1_CT_HANDLE_WIDTH                         11
#define PTENTRY_FP1_CT_HANDLE_MASK                          0x00000000000007FFULL
#define PTENTRY_FP1_RESERVED_255_203_MSB                    255
#define PTENTRY_FP1_RESERVED_255_203_LSB                    203
#define PTENTRY_FP1_RESERVED_255_203_WIDTH                  53
#define PTENTRY_FP1_RESERVED_255_203_MASK                   0xFFFFFFFFFFFFF800ULL
/*
* Structure from Table titled: Counting Event Structure (Struct - ptl_ct_event_t) - 256 bits
*                  from File : 200_Software_Interfaces
*/
#define PTL_CT_EVENT_SUCCESS_MSB                             63
#define PTL_CT_EVENT_SUCCESS_LSB                             0
#define PTL_CT_EVENT_SUCCESS_WIDTH                           64
#define PTL_CT_EVENT_SUCCESS_MASK                            0xFFFFFFFFFFFFFFFFULL
#define PTL_CT_EVENT_FAILURE_MSB                             127
#define PTL_CT_EVENT_FAILURE_LSB                             64
#define PTL_CT_EVENT_FAILURE_WIDTH                           64
#define PTL_CT_EVENT_FAILURE_MASK                            0xFFFFFFFFFFFFFFFFULL
#define PTL_CT_EVENT_THRESHOLD_MSB                           191
#define PTL_CT_EVENT_THRESHOLD_LSB                           128
#define PTL_CT_EVENT_THRESHOLD_WIDTH                         64
#define PTL_CT_EVENT_THRESHOLD_MASK                          0xFFFFFFFFFFFFFFFFULL
#define PTL_CT_EVENT_TRIGGERED_HEAD_MSB                      207
#define PTL_CT_EVENT_TRIGGERED_HEAD_LSB                      192
#define PTL_CT_EVENT_TRIGGERED_HEAD_WIDTH                    16
#define PTL_CT_EVENT_TRIGGERED_HEAD_MASK                     0x000000000000FFFFULL
#define PTL_CT_EVENT_TRIGGERED_TAIL_MSB                      223
#define PTL_CT_EVENT_TRIGGERED_TAIL_LSB                      208
#define PTL_CT_EVENT_TRIGGERED_TAIL_WIDTH                    16
#define PTL_CT_EVENT_TRIGGERED_TAIL_MASK                     0x00000000FFFF0000ULL
#define PTL_CT_EVENT_BT_MSB                                  224
#define PTL_CT_EVENT_BT_LSB                                  224
#define PTL_CT_EVENT_BT_WIDTH                                1
#define PTL_CT_EVENT_BT_MASK                                 0x0000000100000000ULL
#define PTL_CT_EVENT_PT_MSB                                  225
#define PTL_CT_EVENT_PT_LSB                                  225
#define PTL_CT_EVENT_PT_WIDTH                                1
#define PTL_CT_EVENT_PT_MASK                                 0x0000000200000000ULL
#define PTL_CT_EVENT_RESERVED_239_226_MSB                    239
#define PTL_CT_EVENT_RESERVED_239_226_LSB                    226
#define PTL_CT_EVENT_RESERVED_239_226_WIDTH                  14
#define PTL_CT_EVENT_RESERVED_239_226_MASK                   0x0000FFFC00000000ULL
#define PTL_CT_EVENT_IRQ_MSB                                 247
#define PTL_CT_EVENT_IRQ_LSB                                 240
#define PTL_CT_EVENT_IRQ_WIDTH                               8
#define PTL_CT_EVENT_IRQ_MASK                                0x00FF000000000000ULL
#define PTL_CT_EVENT_RESERVED_251_248_MSB                    251
#define PTL_CT_EVENT_RESERVED_251_248_LSB                    248
#define PTL_CT_EVENT_RESERVED_251_248_WIDTH                  4
#define PTL_CT_EVENT_RESERVED_251_248_MASK                   0x0F00000000000000ULL
#define PTL_CT_EVENT_NI_MSB                                  253
#define PTL_CT_EVENT_NI_LSB                                  252
#define PTL_CT_EVENT_NI_WIDTH                                2
#define PTL_CT_EVENT_NI_MASK                                 0x3000000000000000ULL
#define PTL_CT_EVENT_I_MSB                                   254
#define PTL_CT_EVENT_I_LSB                                   254
#define PTL_CT_EVENT_I_WIDTH                                 1
#define PTL_CT_EVENT_I_MASK                                  0x4000000000000000ULL
#define PTL_CT_EVENT_V_MSB                                   255
#define PTL_CT_EVENT_V_LSB                                   255
#define PTL_CT_EVENT_V_WIDTH                                 1
#define PTL_CT_EVENT_V_MASK                                  0x8000000000000000ULL
/*
* Structure from Table titled: Event Queue Descriptor Structure (Struct - eqd_t) - 128 bits
*                  from File : 200_Software_Interfaces
*/
#define EQD_START_MSB                               44
#define EQD_START_LSB                               0
#define EQD_START_WIDTH                             45
#define EQD_START_MASK                              0x00001FFFFFFFFFFFULL
#define EQD_RESERVED_45_45_MSB                      45
#define EQD_RESERVED_45_45_LSB                      45
#define EQD_RESERVED_45_45_WIDTH                    1
#define EQD_RESERVED_45_45_MASK                     0x0000200000000000ULL
#define EQD_ORDER_MSB                               50
#define EQD_ORDER_LSB                               46
#define EQD_ORDER_WIDTH                             5
#define EQD_ORDER_MASK                              0x0007C00000000000ULL
#define EQD_IRQ_MSB                                 58
#define EQD_IRQ_LSB                                 51
#define EQD_IRQ_WIDTH                               8
#define EQD_IRQ_MASK                                0x07F8000000000000ULL
#define EQD_D_MSB                                   59
#define EQD_D_LSB                                   59
#define EQD_D_WIDTH                                 1
#define EQD_D_MASK                                  0x0800000000000000ULL
#define EQD_NI_MSB                                  61
#define EQD_NI_LSB                                  60
#define EQD_NI_WIDTH                                2
#define EQD_NI_MASK                                 0x3000000000000000ULL
#define EQD_I_MSB                                   62
#define EQD_I_LSB                                   62
#define EQD_I_WIDTH                                 1
#define EQD_I_MASK                                  0x4000000000000000ULL
#define EQD_V_MSB                                   63
#define EQD_V_LSB                                   63
#define EQD_V_WIDTH                                 1
#define EQD_V_MASK                                  0x8000000000000000ULL
#define EQD_TAIL_MSB                                85
#define EQD_TAIL_LSB                                64
#define EQD_TAIL_WIDTH                              22
#define EQD_TAIL_MASK                               0x00000000003FFFFFULL
#define EQD_RESERVED_87_86_MSB                      87
#define EQD_RESERVED_87_86_LSB                      86
#define EQD_RESERVED_87_86_WIDTH                    2
#define EQD_RESERVED_87_86_MASK                     0x0000000000C00000ULL
#define EQD_PENDING_EVENTS_MSB                      103
#define EQD_PENDING_EVENTS_LSB                      88
#define EQD_PENDING_EVENTS_WIDTH                    16
#define EQD_PENDING_EVENTS_MASK                     0x000000FFFF000000ULL
#define EQD_HEAD_MSB                                125
#define EQD_HEAD_LSB                                104
#define EQD_HEAD_WIDTH                              22
#define EQD_HEAD_MASK                               0x3FFFFF0000000000ULL
#define EQD_RESERVED_126_126_MSB                    126
#define EQD_RESERVED_126_126_LSB                    126
#define EQD_RESERVED_126_126_WIDTH                  1
#define EQD_RESERVED_126_126_MASK                   0x4000000000000000ULL
#define EQD_SZ_MSB                                  127
#define EQD_SZ_LSB                                  127
#define EQD_SZ_WIDTH                                1
#define EQD_SZ_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: Event Queue Entry Structure at Initiator (Struct - initiator_EQEntry_t) - 512 bits
*                  from File : 200_Software_Interfaces
*/
#define INITIATOR_EQENTRY_RESERVED_40_0_MSB                       40
#define INITIATOR_EQENTRY_RESERVED_40_0_LSB                       0
#define INITIATOR_EQENTRY_RESERVED_40_0_WIDTH                     41
#define INITIATOR_EQENTRY_RESERVED_40_0_MASK                      0x000001FFFFFFFFFFULL
#define INITIATOR_EQENTRY_LS_MSB                                  41
#define INITIATOR_EQENTRY_LS_LSB                                  41
#define INITIATOR_EQENTRY_LS_WIDTH                                1
#define INITIATOR_EQENTRY_LS_MASK                                 0x0000020000000000ULL
#define INITIATOR_EQENTRY_FAIL_TYPE_MSB                           47
#define INITIATOR_EQENTRY_FAIL_TYPE_LSB                           42
#define INITIATOR_EQENTRY_FAIL_TYPE_WIDTH                         6
#define INITIATOR_EQENTRY_FAIL_TYPE_MASK                          0x0000FC0000000000ULL
#define INITIATOR_EQENTRY_PTL_IDX_MSB                             55
#define INITIATOR_EQENTRY_PTL_IDX_LSB                             48
#define INITIATOR_EQENTRY_PTL_IDX_WIDTH                           8
#define INITIATOR_EQENTRY_PTL_IDX_MASK                            0x00FF000000000000ULL
#define INITIATOR_EQENTRY_EVENT_KIND_MSB                          61
#define INITIATOR_EQENTRY_EVENT_KIND_LSB                          56
#define INITIATOR_EQENTRY_EVENT_KIND_WIDTH                        6
#define INITIATOR_EQENTRY_EVENT_KIND_MASK                         0x3F00000000000000ULL
#define INITIATOR_EQENTRY_D_MSB                                   62
#define INITIATOR_EQENTRY_D_LSB                                   62
#define INITIATOR_EQENTRY_D_WIDTH                                 1
#define INITIATOR_EQENTRY_D_MASK                                  0x4000000000000000ULL
#define INITIATOR_EQENTRY_V_MSB                                   63
#define INITIATOR_EQENTRY_V_LSB                                   63
#define INITIATOR_EQENTRY_V_WIDTH                                 1
#define INITIATOR_EQENTRY_V_MASK                                  0x8000000000000000ULL
#define INITIATOR_EQENTRY_ROFFSET_MSB                             120
#define INITIATOR_EQENTRY_ROFFSET_LSB                             64
#define INITIATOR_EQENTRY_ROFFSET_WIDTH                           57
#define INITIATOR_EQENTRY_ROFFSET_MASK                            0x01FFFFFFFFFFFFFFULL
#define INITIATOR_EQENTRY_RESERVED_126_121_MSB                    126
#define INITIATOR_EQENTRY_RESERVED_126_121_LSB                    121
#define INITIATOR_EQENTRY_RESERVED_126_121_WIDTH                  6
#define INITIATOR_EQENTRY_RESERVED_126_121_MASK                   0x7E00000000000000ULL
#define INITIATOR_EQENTRY_BN_MSB                                  127
#define INITIATOR_EQENTRY_BN_LSB                                  127
#define INITIATOR_EQENTRY_BN_WIDTH                                1
#define INITIATOR_EQENTRY_BN_MASK                                 0x8000000000000000ULL
#define INITIATOR_EQENTRY_RLENGTH_MSB                             159
#define INITIATOR_EQENTRY_RLENGTH_LSB                             128
#define INITIATOR_EQENTRY_RLENGTH_WIDTH                           32
#define INITIATOR_EQENTRY_RLENGTH_MASK                            0x00000000FFFFFFFFULL
#define INITIATOR_EQENTRY_MLENGTH_MSB                             191
#define INITIATOR_EQENTRY_MLENGTH_LSB                             160
#define INITIATOR_EQENTRY_MLENGTH_WIDTH                           32
#define INITIATOR_EQENTRY_MLENGTH_MASK                            0xFFFFFFFF00000000ULL
#define INITIATOR_EQENTRY_USER_PTR_MSB                            255
#define INITIATOR_EQENTRY_USER_PTR_LSB                            192
#define INITIATOR_EQENTRY_USER_PTR_WIDTH                          64
#define INITIATOR_EQENTRY_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
#define INITIATOR_EQENTRY_MATCH_BITS_MSB                          319
#define INITIATOR_EQENTRY_MATCH_BITS_LSB                          256
#define INITIATOR_EQENTRY_MATCH_BITS_WIDTH                        64
#define INITIATOR_EQENTRY_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define INITIATOR_EQENTRY_HDR_DATA_MSB                            383
#define INITIATOR_EQENTRY_HDR_DATA_LSB                            320
#define INITIATOR_EQENTRY_HDR_DATA_WIDTH                          64
#define INITIATOR_EQENTRY_HDR_DATA_MASK                           0xFFFFFFFFFFFFFFFFULL
#define INITIATOR_EQENTRY_RESERVED_446_384_MSB                    446
#define INITIATOR_EQENTRY_RESERVED_446_384_LSB                    384
#define INITIATOR_EQENTRY_RESERVED_446_384_WIDTH                  63
#define INITIATOR_EQENTRY_RESERVED_446_384_MASK                   0x7FFFFFFFFFFFFFFFULL
#define INITIATOR_EQENTRY_FN_MSB                                  447
#define INITIATOR_EQENTRY_FN_LSB                                  447
#define INITIATOR_EQENTRY_FN_WIDTH                                1
#define INITIATOR_EQENTRY_FN_MASK                                 0x8000000000000000ULL
#define INITIATOR_EQENTRY_RESERVED_511_448_MSB                    511
#define INITIATOR_EQENTRY_RESERVED_511_448_LSB                    448
#define INITIATOR_EQENTRY_RESERVED_511_448_WIDTH                  64
#define INITIATOR_EQENTRY_RESERVED_511_448_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Event Queue Entry Structure at Target (Struct - target_EQEntry_t) - 512 bits
*                  from File : 200_Software_Interfaces
*/
#define TARGET_EQENTRY_INITIATOR_ID_MSB                        35
#define TARGET_EQENTRY_INITIATOR_ID_LSB                        0
#define TARGET_EQENTRY_INITIATOR_ID_WIDTH                      36
#define TARGET_EQENTRY_INITIATOR_ID_MASK                       0x0000000FFFFFFFFFULL
#define TARGET_EQENTRY_ATOMIC_OP_MSB                           40
#define TARGET_EQENTRY_ATOMIC_OP_LSB                           36
#define TARGET_EQENTRY_ATOMIC_OP_WIDTH                         5
#define TARGET_EQENTRY_ATOMIC_OP_MASK                          0x000001F000000000ULL
#define TARGET_EQENTRY_PT_MSB                                  41
#define TARGET_EQENTRY_PT_LSB                                  41
#define TARGET_EQENTRY_PT_WIDTH                                1
#define TARGET_EQENTRY_PT_MASK                                 0x0000020000000000ULL
#define TARGET_EQENTRY_FAIL_TYPE_MSB                           47
#define TARGET_EQENTRY_FAIL_TYPE_LSB                           42
#define TARGET_EQENTRY_FAIL_TYPE_WIDTH                         6
#define TARGET_EQENTRY_FAIL_TYPE_MASK                          0x0000FC0000000000ULL
#define TARGET_EQENTRY_PTL_IDX_MSB                             55
#define TARGET_EQENTRY_PTL_IDX_LSB                             48
#define TARGET_EQENTRY_PTL_IDX_WIDTH                           8
#define TARGET_EQENTRY_PTL_IDX_MASK                            0x00FF000000000000ULL
#define TARGET_EQENTRY_EVENT_KIND_MSB                          61
#define TARGET_EQENTRY_EVENT_KIND_LSB                          56
#define TARGET_EQENTRY_EVENT_KIND_WIDTH                        6
#define TARGET_EQENTRY_EVENT_KIND_MASK                         0x3F00000000000000ULL
#define TARGET_EQENTRY_D_MSB                                   62
#define TARGET_EQENTRY_D_LSB                                   62
#define TARGET_EQENTRY_D_WIDTH                                 1
#define TARGET_EQENTRY_D_MASK                                  0x4000000000000000ULL
#define TARGET_EQENTRY_V_MSB                                   63
#define TARGET_EQENTRY_V_LSB                                   63
#define TARGET_EQENTRY_V_WIDTH                                 1
#define TARGET_EQENTRY_V_MASK                                  0x8000000000000000ULL
#define TARGET_EQENTRY_ROFFSET_MSB                             120
#define TARGET_EQENTRY_ROFFSET_LSB                             64
#define TARGET_EQENTRY_ROFFSET_WIDTH                           57
#define TARGET_EQENTRY_ROFFSET_MASK                            0x01FFFFFFFFFFFFFFULL
#define TARGET_EQENTRY_ATOMIC_DTYPE_MSB                        126
#define TARGET_EQENTRY_ATOMIC_DTYPE_LSB                        121
#define TARGET_EQENTRY_ATOMIC_DTYPE_WIDTH                      6
#define TARGET_EQENTRY_ATOMIC_DTYPE_MASK                       0x7E00000000000000ULL
#define TARGET_EQENTRY_F_MSB                                   127
#define TARGET_EQENTRY_F_LSB                                   127
#define TARGET_EQENTRY_F_WIDTH                                 1
#define TARGET_EQENTRY_F_MASK                                  0x8000000000000000ULL
#define TARGET_EQENTRY_RLENGTH_MSB                             159
#define TARGET_EQENTRY_RLENGTH_LSB                             128
#define TARGET_EQENTRY_RLENGTH_WIDTH                           32
#define TARGET_EQENTRY_RLENGTH_MASK                            0x00000000FFFFFFFFULL
#define TARGET_EQENTRY_MLENGTH_MSB                             191
#define TARGET_EQENTRY_MLENGTH_LSB                             160
#define TARGET_EQENTRY_MLENGTH_WIDTH                           32
#define TARGET_EQENTRY_MLENGTH_MASK                            0xFFFFFFFF00000000ULL
#define TARGET_EQENTRY_USER_PTR_MSB                            255
#define TARGET_EQENTRY_USER_PTR_LSB                            192
#define TARGET_EQENTRY_USER_PTR_WIDTH                          64
#define TARGET_EQENTRY_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
#define TARGET_EQENTRY_MATCH_BITS_MSB                          319
#define TARGET_EQENTRY_MATCH_BITS_LSB                          256
#define TARGET_EQENTRY_MATCH_BITS_WIDTH                        64
#define TARGET_EQENTRY_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define TARGET_EQENTRY_HDR_DATA_MSB                            383
#define TARGET_EQENTRY_HDR_DATA_LSB                            320
#define TARGET_EQENTRY_HDR_DATA_WIDTH                          64
#define TARGET_EQENTRY_HDR_DATA_MASK                           0xFFFFFFFFFFFFFFFFULL
#define TARGET_EQENTRY_START_MSB                               440
#define TARGET_EQENTRY_START_LSB                               384
#define TARGET_EQENTRY_START_WIDTH                             57
#define TARGET_EQENTRY_START_MASK                              0x01FFFFFFFFFFFFFFULL
#define TARGET_EQENTRY_RESERVED_446_441_MSB                    446
#define TARGET_EQENTRY_RESERVED_446_441_LSB                    441
#define TARGET_EQENTRY_RESERVED_446_441_WIDTH                  6
#define TARGET_EQENTRY_RESERVED_446_441_MASK                   0x7E00000000000000ULL
#define TARGET_EQENTRY_FN_MSB                                  447
#define TARGET_EQENTRY_FN_LSB                                  447
#define TARGET_EQENTRY_FN_WIDTH                                1
#define TARGET_EQENTRY_FN_MASK                                 0x8000000000000000ULL
#define TARGET_EQENTRY_USER_ID_MSB                             479
#define TARGET_EQENTRY_USER_ID_LSB                             448
#define TARGET_EQENTRY_USER_ID_WIDTH                           32
#define TARGET_EQENTRY_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define TARGET_EQENTRY_RESERVED_511_480_MSB                    511
#define TARGET_EQENTRY_RESERVED_511_480_LSB                    480
#define TARGET_EQENTRY_RESERVED_511_480_WIDTH                  32
#define TARGET_EQENTRY_RESERVED_511_480_MASK                   0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Event Queue Entry Structure for PT Read(Struct - ptread_EQEntry_t) - 512 bits
*                  from File : 200_Software_Interfaces
*/
#define PTREAD_EQENTRY_RESERVED_40_0_MSB                       40
#define PTREAD_EQENTRY_RESERVED_40_0_LSB                       0
#define PTREAD_EQENTRY_RESERVED_40_0_WIDTH                     41
#define PTREAD_EQENTRY_RESERVED_40_0_MASK                      0x000001FFFFFFFFFFULL
#define PTREAD_EQENTRY_PT_MSB                                  41
#define PTREAD_EQENTRY_PT_LSB                                  41
#define PTREAD_EQENTRY_PT_WIDTH                                1
#define PTREAD_EQENTRY_PT_MASK                                 0x0000020000000000ULL
#define PTREAD_EQENTRY_FAIL_TYPE_MSB                           47
#define PTREAD_EQENTRY_FAIL_TYPE_LSB                           42
#define PTREAD_EQENTRY_FAIL_TYPE_WIDTH                         6
#define PTREAD_EQENTRY_FAIL_TYPE_MASK                          0x0000FC0000000000ULL
#define PTREAD_EQENTRY_PTL_IDX_MSB                             55
#define PTREAD_EQENTRY_PTL_IDX_LSB                             48
#define PTREAD_EQENTRY_PTL_IDX_WIDTH                           8
#define PTREAD_EQENTRY_PTL_IDX_MASK                            0x00FF000000000000ULL
#define PTREAD_EQENTRY_EVENT_KIND_MSB                          61
#define PTREAD_EQENTRY_EVENT_KIND_LSB                          56
#define PTREAD_EQENTRY_EVENT_KIND_WIDTH                        6
#define PTREAD_EQENTRY_EVENT_KIND_MASK                         0x3F00000000000000ULL
#define PTREAD_EQENTRY_D_MSB                                   62
#define PTREAD_EQENTRY_D_LSB                                   62
#define PTREAD_EQENTRY_D_WIDTH                                 1
#define PTREAD_EQENTRY_D_MASK                                  0x4000000000000000ULL
#define PTREAD_EQENTRY_V_MSB                                   63
#define PTREAD_EQENTRY_V_LSB                                   63
#define PTREAD_EQENTRY_V_WIDTH                                 1
#define PTREAD_EQENTRY_V_MASK                                  0x8000000000000000ULL
#define PTREAD_EQENTRY_PT_DATA0_MSB                            127
#define PTREAD_EQENTRY_PT_DATA0_LSB                            64
#define PTREAD_EQENTRY_PT_DATA0_WIDTH                          64
#define PTREAD_EQENTRY_PT_DATA0_MASK                           0xFFFFFFFFFFFFFFFFULL
#define PTREAD_EQENTRY_PT_DATA1_MSB                            191
#define PTREAD_EQENTRY_PT_DATA1_LSB                            128
#define PTREAD_EQENTRY_PT_DATA1_WIDTH                          64
#define PTREAD_EQENTRY_PT_DATA1_MASK                           0xFFFFFFFFFFFFFFFFULL
#define PTREAD_EQENTRY_USER_PTR_MSB                            255
#define PTREAD_EQENTRY_USER_PTR_LSB                            192
#define PTREAD_EQENTRY_USER_PTR_WIDTH                          64
#define PTREAD_EQENTRY_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
#define PTREAD_EQENTRY_RESERVED_511_256_MSB                    511
#define PTREAD_EQENTRY_RESERVED_511_256_LSB                    256
#define PTREAD_EQENTRY_RESERVED_511_256_WIDTH                  256
#define PTREAD_EQENTRY_RESERVED_511_256_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Event Queue Entry Structure for ME Read (Struct - meread_EQEntry_t) - 512 bits
*                  from File : 200_Software_Interfaces
*/
#define MEREAD_EQENTRY_INITIATOR_ID_MSB                        35
#define MEREAD_EQENTRY_INITIATOR_ID_LSB                        0
#define MEREAD_EQENTRY_INITIATOR_ID_WIDTH                      36
#define MEREAD_EQENTRY_INITIATOR_ID_MASK                       0x0000000FFFFFFFFFULL
#define MEREAD_EQENTRY_RESERVED_40_36_MSB                      40
#define MEREAD_EQENTRY_RESERVED_40_36_LSB                      36
#define MEREAD_EQENTRY_RESERVED_40_36_WIDTH                    5
#define MEREAD_EQENTRY_RESERVED_40_36_MASK                     0x000001F000000000ULL
#define MEREAD_EQENTRY_PT_MSB                                  41
#define MEREAD_EQENTRY_PT_LSB                                  41
#define MEREAD_EQENTRY_PT_WIDTH                                1
#define MEREAD_EQENTRY_PT_MASK                                 0x0000020000000000ULL
#define MEREAD_EQENTRY_FAIL_TYPE_MSB                           47
#define MEREAD_EQENTRY_FAIL_TYPE_LSB                           42
#define MEREAD_EQENTRY_FAIL_TYPE_WIDTH                         6
#define MEREAD_EQENTRY_FAIL_TYPE_MASK                          0x0000FC0000000000ULL
#define MEREAD_EQENTRY_PTL_IDX_MSB                             55
#define MEREAD_EQENTRY_PTL_IDX_LSB                             48
#define MEREAD_EQENTRY_PTL_IDX_WIDTH                           8
#define MEREAD_EQENTRY_PTL_IDX_MASK                            0x00FF000000000000ULL
#define MEREAD_EQENTRY_EVENT_KIND_MSB                          61
#define MEREAD_EQENTRY_EVENT_KIND_LSB                          56
#define MEREAD_EQENTRY_EVENT_KIND_WIDTH                        6
#define MEREAD_EQENTRY_EVENT_KIND_MASK                         0x3F00000000000000ULL
#define MEREAD_EQENTRY_D_MSB                                   62
#define MEREAD_EQENTRY_D_LSB                                   62
#define MEREAD_EQENTRY_D_WIDTH                                 1
#define MEREAD_EQENTRY_D_MASK                                  0x4000000000000000ULL
#define MEREAD_EQENTRY_V_MSB                                   63
#define MEREAD_EQENTRY_V_LSB                                   63
#define MEREAD_EQENTRY_V_WIDTH                                 1
#define MEREAD_EQENTRY_V_MASK                                  0x8000000000000000ULL
#define MEREAD_EQENTRY_LENGTH_MSB                              120
#define MEREAD_EQENTRY_LENGTH_LSB                              64
#define MEREAD_EQENTRY_LENGTH_WIDTH                            57
#define MEREAD_EQENTRY_LENGTH_MASK                             0x01FFFFFFFFFFFFFFULL
#define MEREAD_EQENTRY_RESERVED_127_121_MSB                    127
#define MEREAD_EQENTRY_RESERVED_127_121_LSB                    121
#define MEREAD_EQENTRY_RESERVED_127_121_WIDTH                  7
#define MEREAD_EQENTRY_RESERVED_127_121_MASK                   0xFE00000000000000ULL
#define MEREAD_EQENTRY_LOCAL_OFFSET_MSB                        167
#define MEREAD_EQENTRY_LOCAL_OFFSET_LSB                        128
#define MEREAD_EQENTRY_LOCAL_OFFSET_WIDTH                      40
#define MEREAD_EQENTRY_LOCAL_OFFSET_MASK                       0x000000FFFFFFFFFFULL
#define MEREAD_EQENTRY_MIN_FREE_MSB                            191
#define MEREAD_EQENTRY_MIN_FREE_LSB                            168
#define MEREAD_EQENTRY_MIN_FREE_WIDTH                          24
#define MEREAD_EQENTRY_MIN_FREE_MASK                           0xFFFFFF0000000000ULL
#define MEREAD_EQENTRY_USER_PTR_MSB                            255
#define MEREAD_EQENTRY_USER_PTR_LSB                            192
#define MEREAD_EQENTRY_USER_PTR_WIDTH                          64
#define MEREAD_EQENTRY_USER_PTR_MASK                           0xFFFFFFFFFFFFFFFFULL
#define MEREAD_EQENTRY_MATCH_BITS_MSB                          319
#define MEREAD_EQENTRY_MATCH_BITS_LSB                          256
#define MEREAD_EQENTRY_MATCH_BITS_WIDTH                        64
#define MEREAD_EQENTRY_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define MEREAD_EQENTRY_PREVIOUS_MSB                            335
#define MEREAD_EQENTRY_PREVIOUS_LSB                            320
#define MEREAD_EQENTRY_PREVIOUS_WIDTH                          16
#define MEREAD_EQENTRY_PREVIOUS_MASK                           0x000000000000FFFFULL
#define MEREAD_EQENTRY_NEXT_MSB                                351
#define MEREAD_EQENTRY_NEXT_LSB                                336
#define MEREAD_EQENTRY_NEXT_WIDTH                              16
#define MEREAD_EQENTRY_NEXT_MASK                               0x00000000FFFF0000ULL
#define MEREAD_EQENTRY_RESERVED_355_352_MSB                    355
#define MEREAD_EQENTRY_RESERVED_355_352_LSB                    352
#define MEREAD_EQENTRY_RESERVED_355_352_WIDTH                  4
#define MEREAD_EQENTRY_RESERVED_355_352_MASK                   0x0000000F00000000ULL
#define MEREAD_EQENTRY_CT_HANDLE_MSB                           366
#define MEREAD_EQENTRY_CT_HANDLE_LSB                           356
#define MEREAD_EQENTRY_CT_HANDLE_WIDTH                         11
#define MEREAD_EQENTRY_CT_HANDLE_MASK                          0x00007FF000000000ULL
#define MEREAD_EQENTRY_RESERVED_367_367_MSB                    367
#define MEREAD_EQENTRY_RESERVED_367_367_LSB                    367
#define MEREAD_EQENTRY_RESERVED_367_367_WIDTH                  1
#define MEREAD_EQENTRY_RESERVED_367_367_MASK                   0x0000800000000000ULL
#define MEREAD_EQENTRY_REF_COUNT_MSB                           383
#define MEREAD_EQENTRY_REF_COUNT_LSB                           368
#define MEREAD_EQENTRY_REF_COUNT_WIDTH                         16
#define MEREAD_EQENTRY_REF_COUNT_MASK                          0xFFFF000000000000ULL
#define MEREAD_EQENTRY_START_MSB                               440
#define MEREAD_EQENTRY_START_LSB                               384
#define MEREAD_EQENTRY_START_WIDTH                             57
#define MEREAD_EQENTRY_START_MASK                              0x01FFFFFFFFFFFFFFULL
#define MEREAD_EQENTRY_RESERVED_442_441_MSB                    442
#define MEREAD_EQENTRY_RESERVED_442_441_LSB                    441
#define MEREAD_EQENTRY_RESERVED_442_441_WIDTH                  2
#define MEREAD_EQENTRY_RESERVED_442_441_MASK                   0x0600000000000000ULL
#define MEREAD_EQENTRY_O_MSB                                   443
#define MEREAD_EQENTRY_O_LSB                                   443
#define MEREAD_EQENTRY_O_WIDTH                                 1
#define MEREAD_EQENTRY_O_MASK                                  0x0800000000000000ULL
#define MEREAD_EQENTRY_F_MSB                                   444
#define MEREAD_EQENTRY_F_LSB                                   444
#define MEREAD_EQENTRY_F_WIDTH                                 1
#define MEREAD_EQENTRY_F_MASK                                  0x1000000000000000ULL
#define MEREAD_EQENTRY_NI_MSB                                  446
#define MEREAD_EQENTRY_NI_LSB                                  445
#define MEREAD_EQENTRY_NI_WIDTH                                2
#define MEREAD_EQENTRY_NI_MASK                                 0x6000000000000000ULL
#define MEREAD_EQENTRY_ME_V_MSB                                447
#define MEREAD_EQENTRY_ME_V_LSB                                447
#define MEREAD_EQENTRY_ME_V_WIDTH                              1
#define MEREAD_EQENTRY_ME_V_MASK                               0x8000000000000000ULL
#define MEREAD_EQENTRY_USER_ID_MSB                             479
#define MEREAD_EQENTRY_USER_ID_LSB                             448
#define MEREAD_EQENTRY_USER_ID_WIDTH                           32
#define MEREAD_EQENTRY_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define MEREAD_EQENTRY_ME_OPTIONS_MSB                          499
#define MEREAD_EQENTRY_ME_OPTIONS_LSB                          480
#define MEREAD_EQENTRY_ME_OPTIONS_WIDTH                        20
#define MEREAD_EQENTRY_ME_OPTIONS_MASK                         0x000FFFFF00000000ULL
#define MEREAD_EQENTRY_RESERVED_500_500_MSB                    500
#define MEREAD_EQENTRY_RESERVED_500_500_LSB                    500
#define MEREAD_EQENTRY_RESERVED_500_500_WIDTH                  1
#define MEREAD_EQENTRY_RESERVED_500_500_MASK                   0x0010000000000000ULL
#define MEREAD_EQENTRY_MSG_STATUS_MSB                          503
#define MEREAD_EQENTRY_MSG_STATUS_LSB                          501
#define MEREAD_EQENTRY_MSG_STATUS_WIDTH                        3
#define MEREAD_EQENTRY_MSG_STATUS_MASK                         0x00E0000000000000ULL
#define MEREAD_EQENTRY_PTL_IDX2_MSB                            511
#define MEREAD_EQENTRY_PTL_IDX2_LSB                            504
#define MEREAD_EQENTRY_PTL_IDX2_WIDTH                          8
#define MEREAD_EQENTRY_PTL_IDX2_MASK                           0xFF00000000000000ULL
/*
* Structure from Table titled: Receive Header Flags (RHF) structure for NonPortals Events (Struct - rhf_t) - 64 bits
*                  from File : 200_Software_Interfaces
*/
#define RHF_PKTLEN_MSB                              11
#define RHF_PKTLEN_LSB                              0
#define RHF_PKTLEN_WIDTH                            12
#define RHF_PKTLEN_MASK                             0x0000000000000FFFULL
#define RHF_EGRINDEX_MSB                            22
#define RHF_EGRINDEX_LSB                            12
#define RHF_EGRINDEX_WIDTH                          11
#define RHF_EGRINDEX_MASK                           0x00000000007FF000ULL
#define RHF_RESERVED_23_23_MSB                      23
#define RHF_RESERVED_23_23_LSB                      23
#define RHF_RESERVED_23_23_WIDTH                    1
#define RHF_RESERVED_23_23_MASK                     0x0000000000800000ULL
#define RHF_EGROFFSET_MSB                           39
#define RHF_EGROFFSET_LSB                           24
#define RHF_EGROFFSET_WIDTH                         16
#define RHF_EGROFFSET_MASK                          0x000000FFFF000000ULL
#define RHF_PAYLOAD_SUPPRESS_MSB                    40
#define RHF_PAYLOAD_SUPPRESS_LSB                    40
#define RHF_PAYLOAD_SUPPRESS_WIDTH                  1
#define RHF_PAYLOAD_SUPPRESS_MASK                   0x0000010000000000ULL
#define RHF_PT_MSB                                  41
#define RHF_PT_LSB                                  41
#define RHF_PT_WIDTH                                1
#define RHF_PT_MASK                                 0x0000020000000000ULL
#define RHF_RTERR_MSB                               44
#define RHF_RTERR_LSB                               42
#define RHF_RTERR_WIDTH                             3
#define RHF_RTERR_MASK                              0x00001C0000000000ULL
#define RHF_TE_MSB                                  45
#define RHF_TE_LSB                                  45
#define RHF_TE_WIDTH                                1
#define RHF_TE_MASK                                 0x0000200000000000ULL
#define RHF_LE_MSB                                  46
#define RHF_LE_LSB                                  46
#define RHF_LE_WIDTH                                1
#define RHF_LE_MASK                                 0x0000400000000000ULL
#define RHF_IE_MSB                                  47
#define RHF_IE_LSB                                  47
#define RHF_IE_WIDTH                                1
#define RHF_IE_MASK                                 0x0000800000000000ULL
#define RHF_HDRLEN_MSB                              52
#define RHF_HDRLEN_LSB                              48
#define RHF_HDRLEN_WIDTH                            5
#define RHF_HDRLEN_MASK                             0x001F000000000000ULL
#define RHF_KL_MSB                                  53
#define RHF_KL_LSB                                  53
#define RHF_KL_WIDTH                                1
#define RHF_KL_MASK                                 0x0020000000000000ULL
#define RHF_SC4_MSB                                 54
#define RHF_SC4_LSB                                 54
#define RHF_SC4_WIDTH                               1
#define RHF_SC4_MASK                                0x0040000000000000ULL
#define RHF_U_MSB                                   55
#define RHF_U_LSB                                   55
#define RHF_U_WIDTH                                 1
#define RHF_U_MASK                                  0x0080000000000000ULL
#define RHF_EVENT_KIND_MSB                          61
#define RHF_EVENT_KIND_LSB                          56
#define RHF_EVENT_KIND_WIDTH                        6
#define RHF_EVENT_KIND_MASK                         0x3F00000000000000ULL
#define RHF_D_MSB                                   62
#define RHF_D_LSB                                   62
#define RHF_D_WIDTH                                 1
#define RHF_D_MASK                                  0x4000000000000000ULL
#define RHF_V_MSB                                   63
#define RHF_V_LSB                                   63
#define RHF_V_WIDTH                                 1
#define RHF_V_MASK                                  0x8000000000000000ULL
/*
* Structure from Table titled: List Entry (Struct - rx_le_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_LE_RESERVED_63_0_MSB                       63
#define RX_LE_RESERVED_63_0_LSB                       0
#define RX_LE_RESERVED_63_0_WIDTH                     64
#define RX_LE_RESERVED_63_0_MASK                      0xFFFFFFFFFFFFFFFFULL
#define RX_LE_RESERVED_127_64_MSB                     127
#define RX_LE_RESERVED_127_64_LSB                     64
#define RX_LE_RESERVED_127_64_WIDTH                   64
#define RX_LE_RESERVED_127_64_MASK                    0xFFFFFFFFFFFFFFFFULL
#define RX_LE_C_MSB                                   191
#define RX_LE_C_LSB                                   128
#define RX_LE_C_WIDTH                                 64
#define RX_LE_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_LE_D_MSB                                   255
#define RX_LE_D_LSB                                   192
#define RX_LE_D_WIDTH                                 64
#define RX_LE_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_LE_RESERVED_319_256_MSB                    319
#define RX_LE_RESERVED_319_256_LSB                    256
#define RX_LE_RESERVED_319_256_WIDTH                  64
#define RX_LE_RESERVED_319_256_MASK                   0xFFFFFFFFFFFFFFFFULL
#define RX_LE_F_MSB                                   383
#define RX_LE_F_LSB                                   320
#define RX_LE_F_WIDTH                                 64
#define RX_LE_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_LE_G_MSB                                   447
#define RX_LE_G_LSB                                   384
#define RX_LE_G_WIDTH                                 64
#define RX_LE_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_LE_J_MSB                                   511
#define RX_LE_J_LSB                                   448
#define RX_LE_J_WIDTH                                 64
#define RX_LE_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_LE_K_MSB                                   575
#define RX_LE_K_LSB                                   512
#define RX_LE_K_WIDTH                                 64
#define RX_LE_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_LE_RESERVED_1023_576_MSB                   1023
#define RX_LE_RESERVED_1023_576_LSB                   576
#define RX_LE_RESERVED_1023_576_WIDTH                 448
#define RX_LE_RESERVED_1023_576_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Host List Entry (Struct - host_rx_le_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define HOST_RX_LE_RESERVED_63_0_MSB                       63
#define HOST_RX_LE_RESERVED_63_0_LSB                       0
#define HOST_RX_LE_RESERVED_63_0_WIDTH                     64
#define HOST_RX_LE_RESERVED_63_0_MASK                      0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_RESERVED_127_64_MSB                     127
#define HOST_RX_LE_RESERVED_127_64_LSB                     64
#define HOST_RX_LE_RESERVED_127_64_WIDTH                   64
#define HOST_RX_LE_RESERVED_127_64_MASK                    0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_C_MSB                                   191
#define HOST_RX_LE_C_LSB                                   128
#define HOST_RX_LE_C_WIDTH                                 64
#define HOST_RX_LE_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_D_MSB                                   255
#define HOST_RX_LE_D_LSB                                   192
#define HOST_RX_LE_D_WIDTH                                 64
#define HOST_RX_LE_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_RESERVED_575_256_MSB                    575
#define HOST_RX_LE_RESERVED_575_256_LSB                    256
#define HOST_RX_LE_RESERVED_575_256_WIDTH                  320
#define HOST_RX_LE_RESERVED_575_256_MASK                   0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_F_MSB                                   639
#define HOST_RX_LE_F_LSB                                   576
#define HOST_RX_LE_F_WIDTH                                 64
#define HOST_RX_LE_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_G_MSB                                   703
#define HOST_RX_LE_G_LSB                                   640
#define HOST_RX_LE_G_WIDTH                                 64
#define HOST_RX_LE_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_J_MSB                                   767
#define HOST_RX_LE_J_LSB                                   704
#define HOST_RX_LE_J_WIDTH                                 64
#define HOST_RX_LE_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_K_MSB                                   831
#define HOST_RX_LE_K_LSB                                   768
#define HOST_RX_LE_K_WIDTH                                 64
#define HOST_RX_LE_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_LE_RESERVED_1023_832_MSB                   1023
#define HOST_RX_LE_RESERVED_1023_832_LSB                   832
#define HOST_RX_LE_RESERVED_1023_832_WIDTH                 192
#define HOST_RX_LE_RESERVED_1023_832_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Priority List Entry ME (Struct - rx_priority_me_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_PRIORITY_ME_MATCH_BITS_MSB                          63
#define RX_PRIORITY_ME_MATCH_BITS_LSB                          0
#define RX_PRIORITY_ME_MATCH_BITS_WIDTH                        64
#define RX_PRIORITY_ME_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_MASK_BITS_MSB                           127
#define RX_PRIORITY_ME_MASK_BITS_LSB                           64
#define RX_PRIORITY_ME_MASK_BITS_WIDTH                         64
#define RX_PRIORITY_ME_MASK_BITS_MASK                          0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_C_MSB                                   191
#define RX_PRIORITY_ME_C_LSB                                   128
#define RX_PRIORITY_ME_C_WIDTH                                 64
#define RX_PRIORITY_ME_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_D_MSB                                   255
#define RX_PRIORITY_ME_D_LSB                                   192
#define RX_PRIORITY_ME_D_WIDTH                                 64
#define RX_PRIORITY_ME_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_E_MSB                                   319
#define RX_PRIORITY_ME_E_LSB                                   256
#define RX_PRIORITY_ME_E_WIDTH                                 64
#define RX_PRIORITY_ME_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_F_MSB                                   383
#define RX_PRIORITY_ME_F_LSB                                   320
#define RX_PRIORITY_ME_F_WIDTH                                 64
#define RX_PRIORITY_ME_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_G_MSB                                   447
#define RX_PRIORITY_ME_G_LSB                                   384
#define RX_PRIORITY_ME_G_WIDTH                                 64
#define RX_PRIORITY_ME_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_J_MSB                                   511
#define RX_PRIORITY_ME_J_LSB                                   448
#define RX_PRIORITY_ME_J_WIDTH                                 64
#define RX_PRIORITY_ME_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_K_MSB                                   575
#define RX_PRIORITY_ME_K_LSB                                   512
#define RX_PRIORITY_ME_K_WIDTH                                 64
#define RX_PRIORITY_ME_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_PRIORITY_ME_RESERVED_1023_576_MSB                   1023
#define RX_PRIORITY_ME_RESERVED_1023_576_LSB                   576
#define RX_PRIORITY_ME_RESERVED_1023_576_WIDTH                 448
#define RX_PRIORITY_ME_RESERVED_1023_576_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Host Priority List Entry ME (Struct - host_rx_priority_me_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define HOST_RX_PRIORITY_ME_MATCH_BITS_MSB                          63
#define HOST_RX_PRIORITY_ME_MATCH_BITS_LSB                          0
#define HOST_RX_PRIORITY_ME_MATCH_BITS_WIDTH                        64
#define HOST_RX_PRIORITY_ME_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_MASK_BITS_MSB                           127
#define HOST_RX_PRIORITY_ME_MASK_BITS_LSB                           64
#define HOST_RX_PRIORITY_ME_MASK_BITS_WIDTH                         64
#define HOST_RX_PRIORITY_ME_MASK_BITS_MASK                          0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_C_MSB                                   191
#define HOST_RX_PRIORITY_ME_C_LSB                                   128
#define HOST_RX_PRIORITY_ME_C_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_D_MSB                                   255
#define HOST_RX_PRIORITY_ME_D_LSB                                   192
#define HOST_RX_PRIORITY_ME_D_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_RESERVED_511_256_MSB                    511
#define HOST_RX_PRIORITY_ME_RESERVED_511_256_LSB                    256
#define HOST_RX_PRIORITY_ME_RESERVED_511_256_WIDTH                  256
#define HOST_RX_PRIORITY_ME_RESERVED_511_256_MASK                   0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_E_MSB                                   575
#define HOST_RX_PRIORITY_ME_E_LSB                                   512
#define HOST_RX_PRIORITY_ME_E_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_F_MSB                                   639
#define HOST_RX_PRIORITY_ME_F_LSB                                   576
#define HOST_RX_PRIORITY_ME_F_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_G_MSB                                   703
#define HOST_RX_PRIORITY_ME_G_LSB                                   640
#define HOST_RX_PRIORITY_ME_G_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_J_MSB                                   767
#define HOST_RX_PRIORITY_ME_J_LSB                                   704
#define HOST_RX_PRIORITY_ME_J_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_K_MSB                                   831
#define HOST_RX_PRIORITY_ME_K_LSB                                   768
#define HOST_RX_PRIORITY_ME_K_WIDTH                                 64
#define HOST_RX_PRIORITY_ME_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_PRIORITY_ME_RESERVED_1023_832_MSB                   1023
#define HOST_RX_PRIORITY_ME_RESERVED_1023_832_LSB                   832
#define HOST_RX_PRIORITY_ME_RESERVED_1023_832_WIDTH                 192
#define HOST_RX_PRIORITY_ME_RESERVED_1023_832_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Overflow List Entry ME (Struct - rx_overflow_me_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_OVERFLOW_ME_MATCH_BITS_MSB                          63
#define RX_OVERFLOW_ME_MATCH_BITS_LSB                          0
#define RX_OVERFLOW_ME_MATCH_BITS_WIDTH                        64
#define RX_OVERFLOW_ME_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_MASK_BITS_MSB                           127
#define RX_OVERFLOW_ME_MASK_BITS_LSB                           64
#define RX_OVERFLOW_ME_MASK_BITS_WIDTH                         64
#define RX_OVERFLOW_ME_MASK_BITS_MASK                          0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_C_MSB                                   191
#define RX_OVERFLOW_ME_C_LSB                                   128
#define RX_OVERFLOW_ME_C_WIDTH                                 64
#define RX_OVERFLOW_ME_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_D_MSB                                   255
#define RX_OVERFLOW_ME_D_LSB                                   192
#define RX_OVERFLOW_ME_D_WIDTH                                 64
#define RX_OVERFLOW_ME_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_E_MSB                                   319
#define RX_OVERFLOW_ME_E_LSB                                   256
#define RX_OVERFLOW_ME_E_WIDTH                                 64
#define RX_OVERFLOW_ME_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_F_MSB                                   383
#define RX_OVERFLOW_ME_F_LSB                                   320
#define RX_OVERFLOW_ME_F_WIDTH                                 64
#define RX_OVERFLOW_ME_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_G_MSB                                   447
#define RX_OVERFLOW_ME_G_LSB                                   384
#define RX_OVERFLOW_ME_G_WIDTH                                 64
#define RX_OVERFLOW_ME_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_J_MSB                                   511
#define RX_OVERFLOW_ME_J_LSB                                   448
#define RX_OVERFLOW_ME_J_WIDTH                                 64
#define RX_OVERFLOW_ME_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_K_MSB                                   575
#define RX_OVERFLOW_ME_K_LSB                                   512
#define RX_OVERFLOW_ME_K_WIDTH                                 64
#define RX_OVERFLOW_ME_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_OVERFLOW_ME_RESERVED_1023_576_MSB                   1023
#define RX_OVERFLOW_ME_RESERVED_1023_576_LSB                   576
#define RX_OVERFLOW_ME_RESERVED_1023_576_WIDTH                 448
#define RX_OVERFLOW_ME_RESERVED_1023_576_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Host Overflow List Entry ME (Struct - host_rx_overflow_me_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define HOST_RX_OVERFLOW_ME_MATCH_BITS_MSB                          63
#define HOST_RX_OVERFLOW_ME_MATCH_BITS_LSB                          0
#define HOST_RX_OVERFLOW_ME_MATCH_BITS_WIDTH                        64
#define HOST_RX_OVERFLOW_ME_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_MASK_BITS_MSB                           127
#define HOST_RX_OVERFLOW_ME_MASK_BITS_LSB                           64
#define HOST_RX_OVERFLOW_ME_MASK_BITS_WIDTH                         64
#define HOST_RX_OVERFLOW_ME_MASK_BITS_MASK                          0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_C_MSB                                   191
#define HOST_RX_OVERFLOW_ME_C_LSB                                   128
#define HOST_RX_OVERFLOW_ME_C_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_D_MSB                                   255
#define HOST_RX_OVERFLOW_ME_D_LSB                                   192
#define HOST_RX_OVERFLOW_ME_D_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_RESERVED_511_256_MSB                    511
#define HOST_RX_OVERFLOW_ME_RESERVED_511_256_LSB                    256
#define HOST_RX_OVERFLOW_ME_RESERVED_511_256_WIDTH                  256
#define HOST_RX_OVERFLOW_ME_RESERVED_511_256_MASK                   0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_E_MSB                                   575
#define HOST_RX_OVERFLOW_ME_E_LSB                                   512
#define HOST_RX_OVERFLOW_ME_E_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_F_MSB                                   639
#define HOST_RX_OVERFLOW_ME_F_LSB                                   576
#define HOST_RX_OVERFLOW_ME_F_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_G_MSB                                   703
#define HOST_RX_OVERFLOW_ME_G_LSB                                   640
#define HOST_RX_OVERFLOW_ME_G_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_J_MSB                                   767
#define HOST_RX_OVERFLOW_ME_J_LSB                                   704
#define HOST_RX_OVERFLOW_ME_J_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_K_MSB                                   831
#define HOST_RX_OVERFLOW_ME_K_LSB                                   768
#define HOST_RX_OVERFLOW_ME_K_WIDTH                                 64
#define HOST_RX_OVERFLOW_ME_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_OVERFLOW_ME_RESERVED_1023_832_MSB                   1023
#define HOST_RX_OVERFLOW_ME_RESERVED_1023_832_LSB                   832
#define HOST_RX_OVERFLOW_ME_RESERVED_1023_832_WIDTH                 192
#define HOST_RX_OVERFLOW_ME_RESERVED_1023_832_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Unexpected Header List Entry / Rendezvous Tracking Entry / Get Tracking Entry (Struct - rx_uh_rts_get_le_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define RX_UH_RTS_GET_LE_MATCH_BITS_MSB                          63
#define RX_UH_RTS_GET_LE_MATCH_BITS_LSB                          0
#define RX_UH_RTS_GET_LE_MATCH_BITS_WIDTH                        64
#define RX_UH_RTS_GET_LE_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_HDR_DATA_MSB                            127
#define RX_UH_RTS_GET_LE_HDR_DATA_LSB                            64
#define RX_UH_RTS_GET_LE_HDR_DATA_WIDTH                          64
#define RX_UH_RTS_GET_LE_HDR_DATA_MASK                           0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_C_MSB                                   191
#define RX_UH_RTS_GET_LE_C_LSB                                   128
#define RX_UH_RTS_GET_LE_C_WIDTH                                 64
#define RX_UH_RTS_GET_LE_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_D_MSB                                   255
#define RX_UH_RTS_GET_LE_D_LSB                                   192
#define RX_UH_RTS_GET_LE_D_WIDTH                                 64
#define RX_UH_RTS_GET_LE_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_E_MSB                                   319
#define RX_UH_RTS_GET_LE_E_LSB                                   256
#define RX_UH_RTS_GET_LE_E_WIDTH                                 64
#define RX_UH_RTS_GET_LE_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_F_MSB                                   383
#define RX_UH_RTS_GET_LE_F_LSB                                   320
#define RX_UH_RTS_GET_LE_F_WIDTH                                 64
#define RX_UH_RTS_GET_LE_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_H_MSB                                   447
#define RX_UH_RTS_GET_LE_H_LSB                                   384
#define RX_UH_RTS_GET_LE_H_WIDTH                                 64
#define RX_UH_RTS_GET_LE_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_J_MSB                                   511
#define RX_UH_RTS_GET_LE_J_LSB                                   448
#define RX_UH_RTS_GET_LE_J_WIDTH                                 64
#define RX_UH_RTS_GET_LE_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_K_MSB                                   575
#define RX_UH_RTS_GET_LE_K_LSB                                   512
#define RX_UH_RTS_GET_LE_K_WIDTH                                 64
#define RX_UH_RTS_GET_LE_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_MSB                   1023
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_LSB                   576
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_WIDTH                 448
#define RX_UH_RTS_GET_LE_RESERVED_1023_576_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Host Unexpected Header List Entry / Rendezvous Tracking Entry / Get Tracking Entry (Struct - host_rx_uh_rts_get_le_t) - 1024 bits
*                  from File : 200_Software_Interfaces
*/
#define HOST_RX_UH_RTS_GET_LE_MATCH_BITS_MSB                          63
#define HOST_RX_UH_RTS_GET_LE_MATCH_BITS_LSB                          0
#define HOST_RX_UH_RTS_GET_LE_MATCH_BITS_WIDTH                        64
#define HOST_RX_UH_RTS_GET_LE_MATCH_BITS_MASK                         0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_HDR_DATA_MSB                            127
#define HOST_RX_UH_RTS_GET_LE_HDR_DATA_LSB                            64
#define HOST_RX_UH_RTS_GET_LE_HDR_DATA_WIDTH                          64
#define HOST_RX_UH_RTS_GET_LE_HDR_DATA_MASK                           0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_C_MSB                                   191
#define HOST_RX_UH_RTS_GET_LE_C_LSB                                   128
#define HOST_RX_UH_RTS_GET_LE_C_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_D_MSB                                   255
#define HOST_RX_UH_RTS_GET_LE_D_LSB                                   192
#define HOST_RX_UH_RTS_GET_LE_D_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_RESERVED_511_256_MSB                    511
#define HOST_RX_UH_RTS_GET_LE_RESERVED_511_256_LSB                    256
#define HOST_RX_UH_RTS_GET_LE_RESERVED_511_256_WIDTH                  256
#define HOST_RX_UH_RTS_GET_LE_RESERVED_511_256_MASK                   0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_E_MSB                                   575
#define HOST_RX_UH_RTS_GET_LE_E_LSB                                   512
#define HOST_RX_UH_RTS_GET_LE_E_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_F_MSB                                   639
#define HOST_RX_UH_RTS_GET_LE_F_LSB                                   576
#define HOST_RX_UH_RTS_GET_LE_F_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_H_MSB                                   703
#define HOST_RX_UH_RTS_GET_LE_H_LSB                                   640
#define HOST_RX_UH_RTS_GET_LE_H_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_J_MSB                                   767
#define HOST_RX_UH_RTS_GET_LE_J_LSB                                   704
#define HOST_RX_UH_RTS_GET_LE_J_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_J_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_K_MSB                                   831
#define HOST_RX_UH_RTS_GET_LE_K_LSB                                   768
#define HOST_RX_UH_RTS_GET_LE_K_WIDTH                                 64
#define HOST_RX_UH_RTS_GET_LE_K_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define HOST_RX_UH_RTS_GET_LE_RESERVED_1023_832_MSB                   1023
#define HOST_RX_UH_RTS_GET_LE_RESERVED_1023_832_LSB                   832
#define HOST_RX_UH_RTS_GET_LE_RESERVED_1023_832_WIDTH                 192
#define HOST_RX_UH_RTS_GET_LE_RESERVED_1023_832_MASK                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Command Type Modified: B1 flit (Struct - tx_cq_b1_omb_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define TX_CQ_B1_OMB_MCTC_MSB                                3
#define TX_CQ_B1_OMB_MCTC_LSB                                0
#define TX_CQ_B1_OMB_MCTC_WIDTH                              4
#define TX_CQ_B1_OMB_MCTC_MASK                               0x000000000000000FULL
#define TX_CQ_B1_OMB_RESERVED_10_4_MSB                       10
#define TX_CQ_B1_OMB_RESERVED_10_4_LSB                       4
#define TX_CQ_B1_OMB_RESERVED_10_4_WIDTH                     7
#define TX_CQ_B1_OMB_RESERVED_10_4_MASK                      0x00000000000007F0ULL
#define TX_CQ_B1_OMB_AUTH_IDX_MSB                            13
#define TX_CQ_B1_OMB_AUTH_IDX_LSB                            11
#define TX_CQ_B1_OMB_AUTH_IDX_WIDTH                          3
#define TX_CQ_B1_OMB_AUTH_IDX_MASK                           0x0000000000003800ULL
#define TX_CQ_B1_OMB_SLID_LOW_MSB                            15
#define TX_CQ_B1_OMB_SLID_LOW_LSB                            14
#define TX_CQ_B1_OMB_SLID_LOW_WIDTH                          2
#define TX_CQ_B1_OMB_SLID_LOW_MASK                           0x000000000000C000ULL
#define TX_CQ_B1_OMB_PKEY_MSB                                31
#define TX_CQ_B1_OMB_PKEY_LSB                                16
#define TX_CQ_B1_OMB_PKEY_WIDTH                              16
#define TX_CQ_B1_OMB_PKEY_MASK                               0x00000000FFFF0000ULL
#define TX_CQ_B1_OMB_MSG_ID_MSB                              47
#define TX_CQ_B1_OMB_MSG_ID_LSB                              32
#define TX_CQ_B1_OMB_MSG_ID_WIDTH                            16
#define TX_CQ_B1_OMB_MSG_ID_MASK                             0x0000FFFF00000000ULL
#define TX_CQ_B1_OMB_RESERVED_53_48_MSB                      53
#define TX_CQ_B1_OMB_RESERVED_53_48_LSB                      48
#define TX_CQ_B1_OMB_RESERVED_53_48_WIDTH                    6
#define TX_CQ_B1_OMB_RESERVED_53_48_MASK                     0x003F000000000000ULL
#define TX_CQ_B1_OMB_HD_MSB                                  54
#define TX_CQ_B1_OMB_HD_LSB                                  54
#define TX_CQ_B1_OMB_HD_WIDTH                                1
#define TX_CQ_B1_OMB_HD_MASK                                 0x0040000000000000ULL
#define TX_CQ_B1_OMB_PR_MSB                                  55
#define TX_CQ_B1_OMB_PR_LSB                                  55
#define TX_CQ_B1_OMB_PR_WIDTH                                1
#define TX_CQ_B1_OMB_PR_MASK                                 0x0080000000000000ULL
#define TX_CQ_B1_OMB_MD_OPTIONS_MSB                          63
#define TX_CQ_B1_OMB_MD_OPTIONS_LSB                          56
#define TX_CQ_B1_OMB_MD_OPTIONS_WIDTH                        8
#define TX_CQ_B1_OMB_MD_OPTIONS_MASK                         0xFF00000000000000ULL
/*
* Structure from Table titled: Transmit Command Type Portals Modified: C flit (Struct - tx_cq_c_omb_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define TX_CQ_C_OMB_USER_ID_MSB                             31
#define TX_CQ_C_OMB_USER_ID_LSB                             0
#define TX_CQ_C_OMB_USER_ID_WIDTH                           32
#define TX_CQ_C_OMB_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define TX_CQ_C_OMB_SRANK_MSB                               63
#define TX_CQ_C_OMB_SRANK_LSB                               32
#define TX_CQ_C_OMB_SRANK_WIDTH                             32
#define TX_CQ_C_OMB_SRANK_MASK                              0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Transmit Command Type non-Portals Modified: C flit (Struct - tx_cq_c_gen1_omb_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define TX_CQ_C_GEN1_OMB_MCTC_MSB                                3
#define TX_CQ_C_GEN1_OMB_MCTC_LSB                                0
#define TX_CQ_C_GEN1_OMB_MCTC_WIDTH                              4
#define TX_CQ_C_GEN1_OMB_MCTC_MASK                               0x000000000000000FULL
#define TX_CQ_C_GEN1_OMB_RESERVED_31_4_MSB                       31
#define TX_CQ_C_GEN1_OMB_RESERVED_31_4_LSB                       4
#define TX_CQ_C_GEN1_OMB_RESERVED_31_4_WIDTH                     28
#define TX_CQ_C_GEN1_OMB_RESERVED_31_4_MASK                      0x00000000FFFFFFF0ULL
#define TX_CQ_C_GEN1_OMB_MSG_ID_MSB                              47
#define TX_CQ_C_GEN1_OMB_MSG_ID_LSB                              32
#define TX_CQ_C_GEN1_OMB_MSG_ID_WIDTH                            16
#define TX_CQ_C_GEN1_OMB_MSG_ID_MASK                             0x0000FFFF00000000ULL
#define TX_CQ_C_GEN1_OMB_RESERVED_54_48_MSB                      54
#define TX_CQ_C_GEN1_OMB_RESERVED_54_48_LSB                      48
#define TX_CQ_C_GEN1_OMB_RESERVED_54_48_WIDTH                    7
#define TX_CQ_C_GEN1_OMB_RESERVED_54_48_MASK                     0x007F000000000000ULL
#define TX_CQ_C_GEN1_OMB_PR_MSB                                  55
#define TX_CQ_C_GEN1_OMB_PR_LSB                                  55
#define TX_CQ_C_GEN1_OMB_PR_WIDTH                                1
#define TX_CQ_C_GEN1_OMB_PR_MASK                                 0x0080000000000000ULL
#define TX_CQ_C_GEN1_OMB_RESERVED_63_56_MSB                      63
#define TX_CQ_C_GEN1_OMB_RESERVED_63_56_LSB                      56
#define TX_CQ_C_GEN1_OMB_RESERVED_63_56_WIDTH                    8
#define TX_CQ_C_GEN1_OMB_RESERVED_63_56_MASK                     0xFF00000000000000ULL
/*
* Structure from Table titled: Pending Rendezvous Operations (Struct - pend_rend_t) - 96 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define PEND_REND_HEAD_TIME_MSB                           31
#define PEND_REND_HEAD_TIME_LSB                           0
#define PEND_REND_HEAD_TIME_WIDTH                         32
#define PEND_REND_HEAD_TIME_MASK                          0x00000000FFFFFFFFULL
#define PEND_REND_TAIL_TIME_MSB                           63
#define PEND_REND_TAIL_TIME_LSB                           32
#define PEND_REND_TAIL_TIME_WIDTH                         32
#define PEND_REND_TAIL_TIME_MASK                          0xFFFFFFFF00000000ULL
#define PEND_REND_HEAD_P_MSB                              79
#define PEND_REND_HEAD_P_LSB                              64
#define PEND_REND_HEAD_P_WIDTH                            16
#define PEND_REND_HEAD_P_MASK                             0x000000000000FFFFULL
#define PEND_REND_TAIL_P_MSB                              95
#define PEND_REND_TAIL_P_LSB                              80
#define PEND_REND_TAIL_P_WIDTH                            16
#define PEND_REND_TAIL_P_MASK                             0x00000000FFFF0000ULL
/*
* Structure from Table titled: OMB Type: A flit (Struct - omb_a_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_A_DLID_MSB                                23
#define OMB_A_DLID_LSB                                0
#define OMB_A_DLID_WIDTH                              24
#define OMB_A_DLID_MASK                               0x0000000000FFFFFFULL
#define OMB_A_CLENGTH_MSB                             28
#define OMB_A_CLENGTH_LSB                             24
#define OMB_A_CLENGTH_WIDTH                           5
#define OMB_A_CLENGTH_MASK                            0x000000001F000000ULL
#define OMB_A_RESERVED_31_29_MSB                      31
#define OMB_A_RESERVED_31_29_LSB                      29
#define OMB_A_RESERVED_31_29_WIDTH                    3
#define OMB_A_RESERVED_31_29_MASK                     0x00000000E0000000ULL
#define OMB_A_SLID_LOW_MSB                            33
#define OMB_A_SLID_LOW_LSB                            32
#define OMB_A_SLID_LOW_WIDTH                          2
#define OMB_A_SLID_LOW_MASK                           0x0000000300000000ULL
#define OMB_A_CTYPE_MSB                               37
#define OMB_A_CTYPE_LSB                               34
#define OMB_A_CTYPE_WIDTH                             4
#define OMB_A_CTYPE_MASK                              0x0000003C00000000ULL
#define OMB_A_SH_MSB                                  38
#define OMB_A_SH_LSB                                  38
#define OMB_A_SH_WIDTH                                1
#define OMB_A_SH_MASK                                 0x0000004000000000ULL
#define OMB_A_BECN_MSB                                39
#define OMB_A_BECN_LSB                                39
#define OMB_A_BECN_WIDTH                              1
#define OMB_A_BECN_MASK                               0x0000008000000000ULL
#define OMB_A_SL_MSB                                  44
#define OMB_A_SL_LSB                                  40
#define OMB_A_SL_WIDTH                                5
#define OMB_A_SL_MASK                                 0x00001F0000000000ULL
#define OMB_A_RC_MSB                                  47
#define OMB_A_RC_LSB                                  45
#define OMB_A_RC_WIDTH                                3
#define OMB_A_RC_MASK                                 0x0000E00000000000ULL
#define OMB_A_PTL_IDX_MSB                             55
#define OMB_A_PTL_IDX_LSB                             48
#define OMB_A_PTL_IDX_WIDTH                           8
#define OMB_A_PTL_IDX_MASK                            0x00FF000000000000ULL
#define OMB_A_OPCODE_MSB                              62
#define OMB_A_OPCODE_LSB                              56
#define OMB_A_OPCODE_WIDTH                            7
#define OMB_A_OPCODE_MASK                             0x7F00000000000000ULL
#define OMB_A_PT_MSB                                  63
#define OMB_A_PT_LSB                                  63
#define OMB_A_PT_WIDTH                                1
#define OMB_A_PT_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: OMB Type: B flit (Struct - omb_b_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_B_MDHANDLE_MSB                            10
#define OMB_B_MDHANDLE_LSB                            0
#define OMB_B_MDHANDLE_WIDTH                          11
#define OMB_B_MDHANDLE_MASK                           0x00000000000007FFULL
#define OMB_B_MCTC_MSB                                14
#define OMB_B_MCTC_LSB                                11
#define OMB_B_MCTC_WIDTH                              4
#define OMB_B_MCTC_MASK                               0x0000000000007800ULL
#define OMB_B_RESERVED_15_15_MSB                      15
#define OMB_B_RESERVED_15_15_LSB                      15
#define OMB_B_RESERVED_15_15_WIDTH                    1
#define OMB_B_RESERVED_15_15_MASK                     0x0000000000008000ULL
#define OMB_B_PKEY_MSB                                31
#define OMB_B_PKEY_LSB                                16
#define OMB_B_PKEY_WIDTH                              16
#define OMB_B_PKEY_MASK                               0x00000000FFFF0000ULL
#define OMB_B_EQHANDLE_MSB                            42
#define OMB_B_EQHANDLE_LSB                            32
#define OMB_B_EQHANDLE_WIDTH                          11
#define OMB_B_EQHANDLE_MASK                           0x000007FF00000000ULL
#define OMB_B_CTHANDLE_MSB                            53
#define OMB_B_CTHANDLE_LSB                            43
#define OMB_B_CTHANDLE_WIDTH                          11
#define OMB_B_CTHANDLE_MASK                           0x003FF80000000000ULL
#define OMB_B_HD_MSB                                  54
#define OMB_B_HD_LSB                                  54
#define OMB_B_HD_WIDTH                                1
#define OMB_B_HD_MASK                                 0x0040000000000000ULL
#define OMB_B_PR_MSB                                  55
#define OMB_B_PR_LSB                                  55
#define OMB_B_PR_WIDTH                                1
#define OMB_B_PR_MASK                                 0x0080000000000000ULL
#define OMB_B_MDOPTIONS_MSB                           63
#define OMB_B_MDOPTIONS_LSB                           56
#define OMB_B_MDOPTIONS_WIDTH                         8
#define OMB_B_MDOPTIONS_MASK                          0xFF00000000000000ULL
/*
* Structure from Table titled: OMB Type: D flit (Struct - omb_d_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_D_USER_ID_MSB                             31
#define OMB_D_USER_ID_LSB                             0
#define OMB_D_USER_ID_WIDTH                           32
#define OMB_D_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define OMB_D_SRANK_MSB                               63
#define OMB_D_SRANK_LSB                               32
#define OMB_D_SRANK_WIDTH                             32
#define OMB_D_SRANK_MASK                              0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: OMB Type: H1 flit (Struct - omb_h1_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_H1_PAYLOAD_MSB                             31
#define OMB_H1_PAYLOAD_LSB                             0
#define OMB_H1_PAYLOAD_WIDTH                           32
#define OMB_H1_PAYLOAD_MASK                            0x00000000FFFFFFFFULL
#define OMB_H1_RESERVED_33_32_MSB                      33
#define OMB_H1_RESERVED_33_32_LSB                      32
#define OMB_H1_RESERVED_33_32_WIDTH                    2
#define OMB_H1_RESERVED_33_32_MASK                     0x0000000300000000ULL
#define OMB_H1_DATA_PTR_MSB                            49
#define OMB_H1_DATA_PTR_LSB                            34
#define OMB_H1_DATA_PTR_WIDTH                          16
#define OMB_H1_DATA_PTR_MASK                           0x0003FFFC00000000ULL
#define OMB_H1_STATUS_MSB                              55
#define OMB_H1_STATUS_LSB                              50
#define OMB_H1_STATUS_WIDTH                            6
#define OMB_H1_STATUS_MASK                             0x00FC000000000000ULL
#define OMB_H1_V_MSB                                   56
#define OMB_H1_V_LSB                                   56
#define OMB_H1_V_WIDTH                                 1
#define OMB_H1_V_MASK                                  0x0100000000000000ULL
#define OMB_H1_T_MSB                                   57
#define OMB_H1_T_LSB                                   57
#define OMB_H1_T_WIDTH                                 1
#define OMB_H1_T_MASK                                  0x0200000000000000ULL
#define OMB_H1_C_MSB                                   58
#define OMB_H1_C_LSB                                   58
#define OMB_H1_C_WIDTH                                 1
#define OMB_H1_C_MASK                                  0x0400000000000000ULL
#define OMB_H1_RESERVED_60_59_MSB                      60
#define OMB_H1_RESERVED_60_59_LSB                      59
#define OMB_H1_RESERVED_60_59_WIDTH                    2
#define OMB_H1_RESERVED_60_59_MASK                     0x1800000000000000ULL
#define OMB_H1_BUFF_STATE_MSB                          63
#define OMB_H1_BUFF_STATE_LSB                          61
#define OMB_H1_BUFF_STATE_WIDTH                        3
#define OMB_H1_BUFF_STATE_MASK                         0xE000000000000000ULL
/*
* Structure from Table titled: OMB Type: H2 flit (Struct - omb_h2_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_H2_COMPLETION_COUNT_MSB                    23
#define OMB_H2_COMPLETION_COUNT_LSB                    0
#define OMB_H2_COMPLETION_COUNT_WIDTH                  24
#define OMB_H2_COMPLETION_COUNT_MASK                   0x0000000000FFFFFFULL
#define OMB_H2_RFS_MSB                                 26
#define OMB_H2_RFS_LSB                                 24
#define OMB_H2_RFS_WIDTH                               3
#define OMB_H2_RFS_MASK                                0x0000000007000000ULL
#define OMB_H2_RESERVED_27_27_MSB                      27
#define OMB_H2_RESERVED_27_27_LSB                      27
#define OMB_H2_RESERVED_27_27_WIDTH                    1
#define OMB_H2_RESERVED_27_27_MASK                     0x0000000008000000ULL
#define OMB_H2_SEND_STATUS_MSB                         33
#define OMB_H2_SEND_STATUS_LSB                         28
#define OMB_H2_SEND_STATUS_WIDTH                       6
#define OMB_H2_SEND_STATUS_MASK                        0x00000003F0000000ULL
#define OMB_H2_DATA_PTR_MSB                            49
#define OMB_H2_DATA_PTR_LSB                            34
#define OMB_H2_DATA_PTR_WIDTH                          16
#define OMB_H2_DATA_PTR_MASK                           0x0003FFFC00000000ULL
#define OMB_H2_STATUS_MSB                              55
#define OMB_H2_STATUS_LSB                              50
#define OMB_H2_STATUS_WIDTH                            6
#define OMB_H2_STATUS_MASK                             0x00FC000000000000ULL
#define OMB_H2_V_MSB                                   56
#define OMB_H2_V_LSB                                   56
#define OMB_H2_V_WIDTH                                 1
#define OMB_H2_V_MASK                                  0x0100000000000000ULL
#define OMB_H2_T_MSB                                   57
#define OMB_H2_T_LSB                                   57
#define OMB_H2_T_WIDTH                                 1
#define OMB_H2_T_MASK                                  0x0200000000000000ULL
#define OMB_H2_C_MSB                                   58
#define OMB_H2_C_LSB                                   58
#define OMB_H2_C_WIDTH                                 1
#define OMB_H2_C_MASK                                  0x0400000000000000ULL
#define OMB_H2_RESERVED_60_59_MSB                      60
#define OMB_H2_RESERVED_60_59_LSB                      59
#define OMB_H2_RESERVED_60_59_WIDTH                    2
#define OMB_H2_RESERVED_60_59_MASK                     0x1800000000000000ULL
#define OMB_H2_BUFF_STATE_MSB                          63
#define OMB_H2_BUFF_STATE_LSB                          61
#define OMB_H2_BUFF_STATE_WIDTH                        3
#define OMB_H2_BUFF_STATE_MASK                         0xE000000000000000ULL
/*
* Structure from Table titled: OMB Type: H3 flit (Struct - omb_h3_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_H3_NEXT_PTR_MSB                            15
#define OMB_H3_NEXT_PTR_LSB                            0
#define OMB_H3_NEXT_PTR_WIDTH                          16
#define OMB_H3_NEXT_PTR_MASK                           0x000000000000FFFFULL
#define OMB_H3_RESERVED_63_16_MSB                      63
#define OMB_H3_RESERVED_63_16_LSB                      16
#define OMB_H3_RESERVED_63_16_WIDTH                    48
#define OMB_H3_RESERVED_63_16_MASK                     0xFFFFFFFFFFFF0000ULL
/*
* Structure from Table titled: OMB Type: H4 flit (Struct - omb_h4_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_H4_RESERVED_33_0_MSB                       33
#define OMB_H4_RESERVED_33_0_LSB                       0
#define OMB_H4_RESERVED_33_0_WIDTH                     34
#define OMB_H4_RESERVED_33_0_MASK                      0x00000003FFFFFFFFULL
#define OMB_H4_DATA_PTR_MSB                            49
#define OMB_H4_DATA_PTR_LSB                            34
#define OMB_H4_DATA_PTR_WIDTH                          16
#define OMB_H4_DATA_PTR_MASK                           0x0003FFFC00000000ULL
#define OMB_H4_STATUS_MSB                              55
#define OMB_H4_STATUS_LSB                              50
#define OMB_H4_STATUS_WIDTH                            6
#define OMB_H4_STATUS_MASK                             0x00FC000000000000ULL
#define OMB_H4_V_MSB                                   56
#define OMB_H4_V_LSB                                   56
#define OMB_H4_V_WIDTH                                 1
#define OMB_H4_V_MASK                                  0x0100000000000000ULL
#define OMB_H4_T_MSB                                   57
#define OMB_H4_T_LSB                                   57
#define OMB_H4_T_WIDTH                                 1
#define OMB_H4_T_MASK                                  0x0200000000000000ULL
#define OMB_H4_C_MSB                                   58
#define OMB_H4_C_LSB                                   58
#define OMB_H4_C_WIDTH                                 1
#define OMB_H4_C_MASK                                  0x0400000000000000ULL
#define OMB_H4_RESERVED_60_59_MSB                      60
#define OMB_H4_RESERVED_60_59_LSB                      59
#define OMB_H4_RESERVED_60_59_WIDTH                    2
#define OMB_H4_RESERVED_60_59_MASK                     0x1800000000000000ULL
#define OMB_H4_BUFF_STATE_MSB                          63
#define OMB_H4_BUFF_STATE_LSB                          61
#define OMB_H4_BUFF_STATE_WIDTH                        3
#define OMB_H4_BUFF_STATE_MASK                         0xE000000000000000ULL
/*
* Structure from Table titled: OMB Type: N flit (Struct - omb_n_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_N_OFFSET_MSB                              56
#define OMB_N_OFFSET_LSB                              0
#define OMB_N_OFFSET_WIDTH                            57
#define OMB_N_OFFSET_MASK                             0x01FFFFFFFFFFFFFFULL
#define OMB_N_RESERVED_59_57_MSB                      59
#define OMB_N_RESERVED_59_57_LSB                      57
#define OMB_N_RESERVED_59_57_WIDTH                    3
#define OMB_N_RESERVED_59_57_MASK                     0x0E00000000000000ULL
#define OMB_N_ACK_REQ_MSB                             61
#define OMB_N_ACK_REQ_LSB                             60
#define OMB_N_ACK_REQ_WIDTH                           2
#define OMB_N_ACK_REQ_MASK                            0x3000000000000000ULL
#define OMB_N_NI_MSB                                  63
#define OMB_N_NI_LSB                                  62
#define OMB_N_NI_WIDTH                                2
#define OMB_N_NI_MASK                                 0xC000000000000000ULL
/*
* Structure from Table titled: OMB Type: O flit (Struct - omb_o_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_O_START_MSB                               56
#define OMB_O_START_LSB                               0
#define OMB_O_START_WIDTH                             57
#define OMB_O_START_MASK                              0x01FFFFFFFFFFFFFFULL
#define OMB_O_RESERVED_63_57_MSB                      63
#define OMB_O_RESERVED_63_57_LSB                      57
#define OMB_O_RESERVED_63_57_WIDTH                    7
#define OMB_O_RESERVED_63_57_MASK                     0xFE00000000000000ULL
/*
* Structure from Table titled: OMB Type: P flit (Struct - omb_p_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_P_SCHED_TIME_MSB                          31
#define OMB_P_SCHED_TIME_LSB                          0
#define OMB_P_SCHED_TIME_WIDTH                        32
#define OMB_P_SCHED_TIME_MASK                         0x00000000FFFFFFFFULL
#define OMB_P_RESERVED_59_32_MSB                      59
#define OMB_P_RESERVED_59_32_LSB                      32
#define OMB_P_RESERVED_59_32_WIDTH                    28
#define OMB_P_RESERVED_59_32_MASK                     0x0FFFFFFF00000000ULL
#define OMB_P_RRC_MSB                                 62
#define OMB_P_RRC_LSB                                 60
#define OMB_P_RRC_WIDTH                               3
#define OMB_P_RRC_MASK                                0x7000000000000000ULL
#define OMB_P_LS_MSB                                  63
#define OMB_P_LS_LSB                                  63
#define OMB_P_LS_WIDTH                                1
#define OMB_P_LS_MASK                                 0x8000000000000000ULL
/*
* Structure from Table titled: OMB Format: Generic Buffered (Struct - omb_generic_buffered_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_GENERIC_BUFFERED_A_MSB                                   63
#define OMB_GENERIC_BUFFERED_A_LSB                                   0
#define OMB_GENERIC_BUFFERED_A_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_B_MSB                                   127
#define OMB_GENERIC_BUFFERED_B_LSB                                   64
#define OMB_GENERIC_BUFFERED_B_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_C_MSB                                   191
#define OMB_GENERIC_BUFFERED_C_LSB                                   128
#define OMB_GENERIC_BUFFERED_C_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_D_MSB                                   255
#define OMB_GENERIC_BUFFERED_D_LSB                                   192
#define OMB_GENERIC_BUFFERED_D_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_E_MSB                                   319
#define OMB_GENERIC_BUFFERED_E_LSB                                   256
#define OMB_GENERIC_BUFFERED_E_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_P0_MSB                                  383
#define OMB_GENERIC_BUFFERED_P0_LSB                                  320
#define OMB_GENERIC_BUFFERED_P0_WIDTH                                64
#define OMB_GENERIC_BUFFERED_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_P1_MSB                                  447
#define OMB_GENERIC_BUFFERED_P1_LSB                                  384
#define OMB_GENERIC_BUFFERED_P1_WIDTH                                64
#define OMB_GENERIC_BUFFERED_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_H_MSB                                   511
#define OMB_GENERIC_BUFFERED_H_LSB                                   448
#define OMB_GENERIC_BUFFERED_H_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Buffered Reply (Struct - omb_buffered_reply_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_BUFFERED_REPLY_A_MSB                                   63
#define OMB_BUFFERED_REPLY_A_LSB                                   0
#define OMB_BUFFERED_REPLY_A_WIDTH                                 64
#define OMB_BUFFERED_REPLY_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_B_MSB                                   127
#define OMB_BUFFERED_REPLY_B_LSB                                   64
#define OMB_BUFFERED_REPLY_B_WIDTH                                 64
#define OMB_BUFFERED_REPLY_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_C_MSB                                   191
#define OMB_BUFFERED_REPLY_C_LSB                                   128
#define OMB_BUFFERED_REPLY_C_WIDTH                                 64
#define OMB_BUFFERED_REPLY_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_M_MSB                                   255
#define OMB_BUFFERED_REPLY_M_LSB                                   192
#define OMB_BUFFERED_REPLY_M_WIDTH                                 64
#define OMB_BUFFERED_REPLY_M_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_E_MSB                                   319
#define OMB_BUFFERED_REPLY_E_LSB                                   256
#define OMB_BUFFERED_REPLY_E_WIDTH                                 64
#define OMB_BUFFERED_REPLY_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_RESERVED_383_320_MSB                    383
#define OMB_BUFFERED_REPLY_RESERVED_383_320_LSB                    320
#define OMB_BUFFERED_REPLY_RESERVED_383_320_WIDTH                  64
#define OMB_BUFFERED_REPLY_RESERVED_383_320_MASK                   0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_P0_MSB                                  447
#define OMB_BUFFERED_REPLY_P0_LSB                                  384
#define OMB_BUFFERED_REPLY_P0_WIDTH                                64
#define OMB_BUFFERED_REPLY_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_BUFFERED_REPLY_H_MSB                                   511
#define OMB_BUFFERED_REPLY_H_LSB                                   448
#define OMB_BUFFERED_REPLY_H_WIDTH                                 64
#define OMB_BUFFERED_REPLY_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Generic Two Operand Buffered (Struct - omb_generic_two_op_buffered_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_GENERIC_TWO_OP_BUFFERED_A_MSB                                   63
#define OMB_GENERIC_TWO_OP_BUFFERED_A_LSB                                   0
#define OMB_GENERIC_TWO_OP_BUFFERED_A_WIDTH                                 64
#define OMB_GENERIC_TWO_OP_BUFFERED_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_B_MSB                                   127
#define OMB_GENERIC_TWO_OP_BUFFERED_B_LSB                                   64
#define OMB_GENERIC_TWO_OP_BUFFERED_B_WIDTH                                 64
#define OMB_GENERIC_TWO_OP_BUFFERED_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_C_MSB                                   191
#define OMB_GENERIC_TWO_OP_BUFFERED_C_LSB                                   128
#define OMB_GENERIC_TWO_OP_BUFFERED_C_WIDTH                                 64
#define OMB_GENERIC_TWO_OP_BUFFERED_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_D_MSB                                   255
#define OMB_GENERIC_TWO_OP_BUFFERED_D_LSB                                   192
#define OMB_GENERIC_TWO_OP_BUFFERED_D_WIDTH                                 64
#define OMB_GENERIC_TWO_OP_BUFFERED_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_E_MSB                                   319
#define OMB_GENERIC_TWO_OP_BUFFERED_E_LSB                                   256
#define OMB_GENERIC_TWO_OP_BUFFERED_E_WIDTH                                 64
#define OMB_GENERIC_TWO_OP_BUFFERED_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_MSB                                  383
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_LSB                                  320
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_WIDTH                                64
#define OMB_GENERIC_TWO_OP_BUFFERED_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_MSB                                  447
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_LSB                                  384
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_WIDTH                                64
#define OMB_GENERIC_TWO_OP_BUFFERED_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_TWO_OP_BUFFERED_H_MSB                                   511
#define OMB_GENERIC_TWO_OP_BUFFERED_H_LSB                                   448
#define OMB_GENERIC_TWO_OP_BUFFERED_H_WIDTH                                 64
#define OMB_GENERIC_TWO_OP_BUFFERED_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Generic Buffered Message Extension (Struct - omb_generic_buffered_ext_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_GENERIC_BUFFERED_EXT_P0_MSB                                  63
#define OMB_GENERIC_BUFFERED_EXT_P0_LSB                                  0
#define OMB_GENERIC_BUFFERED_EXT_P0_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_P1_MSB                                  127
#define OMB_GENERIC_BUFFERED_EXT_P1_LSB                                  64
#define OMB_GENERIC_BUFFERED_EXT_P1_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_P2_MSB                                  191
#define OMB_GENERIC_BUFFERED_EXT_P2_LSB                                  128
#define OMB_GENERIC_BUFFERED_EXT_P2_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P2_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_P3_MSB                                  255
#define OMB_GENERIC_BUFFERED_EXT_P3_LSB                                  192
#define OMB_GENERIC_BUFFERED_EXT_P3_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P3_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_P4_MSB                                  319
#define OMB_GENERIC_BUFFERED_EXT_P4_LSB                                  256
#define OMB_GENERIC_BUFFERED_EXT_P4_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P4_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_P5_MSB                                  383
#define OMB_GENERIC_BUFFERED_EXT_P5_LSB                                  320
#define OMB_GENERIC_BUFFERED_EXT_P5_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P5_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_P6_MSB                                  447
#define OMB_GENERIC_BUFFERED_EXT_P6_LSB                                  384
#define OMB_GENERIC_BUFFERED_EXT_P6_WIDTH                                64
#define OMB_GENERIC_BUFFERED_EXT_P6_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_BUFFERED_EXT_H_MSB                                   511
#define OMB_GENERIC_BUFFERED_EXT_H_LSB                                   448
#define OMB_GENERIC_BUFFERED_EXT_H_WIDTH                                 64
#define OMB_GENERIC_BUFFERED_EXT_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Standard Unbuffered (Struct - omb_generic_unbuffered_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_GENERIC_UNBUFFERED_A_MSB                                   63
#define OMB_GENERIC_UNBUFFERED_A_LSB                                   0
#define OMB_GENERIC_UNBUFFERED_A_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_B_MSB                                   127
#define OMB_GENERIC_UNBUFFERED_B_LSB                                   64
#define OMB_GENERIC_UNBUFFERED_B_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_C_MSB                                   191
#define OMB_GENERIC_UNBUFFERED_C_LSB                                   128
#define OMB_GENERIC_UNBUFFERED_C_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_D_MSB                                   255
#define OMB_GENERIC_UNBUFFERED_D_LSB                                   192
#define OMB_GENERIC_UNBUFFERED_D_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_E_MSB                                   319
#define OMB_GENERIC_UNBUFFERED_E_LSB                                   256
#define OMB_GENERIC_UNBUFFERED_E_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_F_MSB                                   383
#define OMB_GENERIC_UNBUFFERED_F_LSB                                   320
#define OMB_GENERIC_UNBUFFERED_F_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_G_MSB                                   447
#define OMB_GENERIC_UNBUFFERED_G_LSB                                   384
#define OMB_GENERIC_UNBUFFERED_G_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_G_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_UNBUFFERED_H_MSB                                   511
#define OMB_GENERIC_UNBUFFERED_H_LSB                                   448
#define OMB_GENERIC_UNBUFFERED_H_WIDTH                                 64
#define OMB_GENERIC_UNBUFFERED_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Requests with Response Data: Second Entry (Struct - omb_reqwresp_dma_second_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_REQWRESP_DMA_SECOND_OP0_MSB                                 63
#define OMB_REQWRESP_DMA_SECOND_OP0_LSB                                 0
#define OMB_REQWRESP_DMA_SECOND_OP0_WIDTH                               64
#define OMB_REQWRESP_DMA_SECOND_OP0_MASK                                0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_OP1_MSB                                 127
#define OMB_REQWRESP_DMA_SECOND_OP1_LSB                                 64
#define OMB_REQWRESP_DMA_SECOND_OP1_WIDTH                               64
#define OMB_REQWRESP_DMA_SECOND_OP1_MASK                                0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_OP2_MSB                                 191
#define OMB_REQWRESP_DMA_SECOND_OP2_LSB                                 128
#define OMB_REQWRESP_DMA_SECOND_OP2_WIDTH                               64
#define OMB_REQWRESP_DMA_SECOND_OP2_MASK                                0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_OP3_MSB                                 255
#define OMB_REQWRESP_DMA_SECOND_OP3_LSB                                 192
#define OMB_REQWRESP_DMA_SECOND_OP3_WIDTH                               64
#define OMB_REQWRESP_DMA_SECOND_OP3_MASK                                0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_O_MSB                                   319
#define OMB_REQWRESP_DMA_SECOND_O_LSB                                   256
#define OMB_REQWRESP_DMA_SECOND_O_WIDTH                                 64
#define OMB_REQWRESP_DMA_SECOND_O_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_RESERVED_383_320_MSB                    383
#define OMB_REQWRESP_DMA_SECOND_RESERVED_383_320_LSB                    320
#define OMB_REQWRESP_DMA_SECOND_RESERVED_383_320_WIDTH                  64
#define OMB_REQWRESP_DMA_SECOND_RESERVED_383_320_MASK                   0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_RESERVED_447_384_MSB                    447
#define OMB_REQWRESP_DMA_SECOND_RESERVED_447_384_LSB                    384
#define OMB_REQWRESP_DMA_SECOND_RESERVED_447_384_WIDTH                  64
#define OMB_REQWRESP_DMA_SECOND_RESERVED_447_384_MASK                   0xFFFFFFFFFFFFFFFFULL
#define OMB_REQWRESP_DMA_SECOND_H_MSB                                   511
#define OMB_REQWRESP_DMA_SECOND_H_LSB                                   448
#define OMB_REQWRESP_DMA_SECOND_H_WIDTH                                 64
#define OMB_REQWRESP_DMA_SECOND_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Unbuffered Replies, Acknowledgements, and CTS Operations (Struct - omb_generic_reply_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_GENERIC_REPLY_A_MSB                                   63
#define OMB_GENERIC_REPLY_A_LSB                                   0
#define OMB_GENERIC_REPLY_A_WIDTH                                 64
#define OMB_GENERIC_REPLY_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_B_MSB                                   127
#define OMB_GENERIC_REPLY_B_LSB                                   64
#define OMB_GENERIC_REPLY_B_WIDTH                                 64
#define OMB_GENERIC_REPLY_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_C_MSB                                   191
#define OMB_GENERIC_REPLY_C_LSB                                   128
#define OMB_GENERIC_REPLY_C_WIDTH                                 64
#define OMB_GENERIC_REPLY_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_M_MSB                                   255
#define OMB_GENERIC_REPLY_M_LSB                                   192
#define OMB_GENERIC_REPLY_M_WIDTH                                 64
#define OMB_GENERIC_REPLY_M_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_E_MSB                                   319
#define OMB_GENERIC_REPLY_E_LSB                                   256
#define OMB_GENERIC_REPLY_E_WIDTH                                 64
#define OMB_GENERIC_REPLY_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_RESERVED_383_320_MSB                    383
#define OMB_GENERIC_REPLY_RESERVED_383_320_LSB                    320
#define OMB_GENERIC_REPLY_RESERVED_383_320_WIDTH                  64
#define OMB_GENERIC_REPLY_RESERVED_383_320_MASK                   0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_I_MSB                                   447
#define OMB_GENERIC_REPLY_I_LSB                                   384
#define OMB_GENERIC_REPLY_I_WIDTH                                 64
#define OMB_GENERIC_REPLY_I_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_GENERIC_REPLY_H_MSB                                   511
#define OMB_GENERIC_REPLY_H_LSB                                   448
#define OMB_GENERIC_REPLY_H_WIDTH                                 64
#define OMB_GENERIC_REPLY_H_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: OMB Format: Rendezvous, second entry (Struct - omb_rendezvous2_t) - 512bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OMB_RENDEZVOUS2_N0_MSB                                  63
#define OMB_RENDEZVOUS2_N0_LSB                                  0
#define OMB_RENDEZVOUS2_N0_WIDTH                                64
#define OMB_RENDEZVOUS2_N0_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_I_MSB                                   127
#define OMB_RENDEZVOUS2_I_LSB                                   64
#define OMB_RENDEZVOUS2_I_WIDTH                                 64
#define OMB_RENDEZVOUS2_I_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_O_MSB                                   191
#define OMB_RENDEZVOUS2_O_LSB                                   128
#define OMB_RENDEZVOUS2_O_WIDTH                                 64
#define OMB_RENDEZVOUS2_O_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_Q_MSB                                   255
#define OMB_RENDEZVOUS2_Q_LSB                                   192
#define OMB_RENDEZVOUS2_Q_WIDTH                                 64
#define OMB_RENDEZVOUS2_Q_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_N1_MSB                                  319
#define OMB_RENDEZVOUS2_N1_LSB                                  256
#define OMB_RENDEZVOUS2_N1_WIDTH                                64
#define OMB_RENDEZVOUS2_N1_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_P_MSB                                   383
#define OMB_RENDEZVOUS2_P_LSB                                   320
#define OMB_RENDEZVOUS2_P_WIDTH                                 64
#define OMB_RENDEZVOUS2_P_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_H3_MSB                                  447
#define OMB_RENDEZVOUS2_H3_LSB                                  384
#define OMB_RENDEZVOUS2_H3_WIDTH                                64
#define OMB_RENDEZVOUS2_H3_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define OMB_RENDEZVOUS2_H2_MSB                                  511
#define OMB_RENDEZVOUS2_H2_LSB                                  448
#define OMB_RENDEZVOUS2_H2_WIDTH                                64
#define OMB_RENDEZVOUS2_H2_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Pending Packets (Struct - pend_pkt_t) - 76 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define PEND_PKT_HEAD_TIME_MSB                           11
#define PEND_PKT_HEAD_TIME_LSB                           0
#define PEND_PKT_HEAD_TIME_WIDTH                         12
#define PEND_PKT_HEAD_TIME_MASK                          0x0000000000000FFFULL
#define PEND_PKT_CURRENT_SEQ_MSB                         27
#define PEND_PKT_CURRENT_SEQ_LSB                         12
#define PEND_PKT_CURRENT_SEQ_WIDTH                       16
#define PEND_PKT_CURRENT_SEQ_MASK                        0x000000000FFFF000ULL
#define PEND_PKT_OLDEST_SEQ_MSB                          43
#define PEND_PKT_OLDEST_SEQ_LSB                          28
#define PEND_PKT_OLDEST_SEQ_WIDTH                        16
#define PEND_PKT_OLDEST_SEQ_MASK                         0x00000FFFF0000000ULL
#define PEND_PKT_HEAD_P_MSB                              59
#define PEND_PKT_HEAD_P_LSB                              44
#define PEND_PKT_HEAD_P_WIDTH                            16
#define PEND_PKT_HEAD_P_MASK                             0x0FFFF00000000000ULL
#define PEND_PKT_TAIL_P_MSB                              75
#define PEND_PKT_TAIL_P_LSB                              60
#define PEND_PKT_TAIL_P_WIDTH                            16
#define PEND_PKT_TAIL_P_MASK                             0xF000000000000000ULL
/*
* Structure from Table titled: Base OPB Type (Struct - opb_t) - 280 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OPB_OFFSET_MSB                              56
#define OPB_OFFSET_LSB                              0
#define OPB_OFFSET_WIDTH                            57
#define OPB_OFFSET_MASK                             0x01FFFFFFFFFFFFFFULL
#define OPB_PAD_COUNT_MSB                           59
#define OPB_PAD_COUNT_LSB                           57
#define OPB_PAD_COUNT_WIDTH                         3
#define OPB_PAD_COUNT_MASK                          0x0E00000000000000ULL
#define OPB_ACK_REQ_MSB                             61
#define OPB_ACK_REQ_LSB                             60
#define OPB_ACK_REQ_WIDTH                           2
#define OPB_ACK_REQ_MASK                            0x3000000000000000ULL
#define OPB_NI_MSB                                  63
#define OPB_NI_LSB                                  62
#define OPB_NI_WIDTH                                2
#define OPB_NI_MASK                                 0xC000000000000000ULL
#define OPB_START_MSB                               114
#define OPB_START_LSB                               64
#define OPB_START_WIDTH                             51
#define OPB_START_MASK                              0x0007FFFFFFFFFFFFULL
#define OPB_PKEY_IDX_MSB                            120
#define OPB_PKEY_IDX_LSB                            115
#define OPB_PKEY_IDX_WIDTH                          6
#define OPB_PKEY_IDX_MASK                           0x01F8000000000000ULL
#define OPB_A_MSB                                   121
#define OPB_A_LSB                                   121
#define OPB_A_WIDTH                                 1
#define OPB_A_MASK                                  0x0200000000000000ULL
#define OPB_MCTC_MSB                                125
#define OPB_MCTC_LSB                                122
#define OPB_MCTC_WIDTH                              4
#define OPB_MCTC_MASK                               0x3C00000000000000ULL
#define OPB_RF_MSB                                  126
#define OPB_RF_LSB                                  126
#define OPB_RF_WIDTH                                1
#define OPB_RF_MASK                                 0x4000000000000000ULL
#define OPB_V_MSB                                   127
#define OPB_V_LSB                                   127
#define OPB_V_WIDTH                                 1
#define OPB_V_MASK                                  0x8000000000000000ULL
#define OPB_PSN_MSB                                 143
#define OPB_PSN_LSB                                 128
#define OPB_PSN_WIDTH                               16
#define OPB_PSN_MASK                                0x000000000000FFFFULL
#define OPB_MSG_ID_MSB                              159
#define OPB_MSG_ID_LSB                              144
#define OPB_MSG_ID_WIDTH                            16
#define OPB_MSG_ID_MASK                             0x00000000FFFF0000ULL
#define OPB_BUFF_STATE_MSB                          163
#define OPB_BUFF_STATE_LSB                          160
#define OPB_BUFF_STATE_WIDTH                        4
#define OPB_BUFF_STATE_MASK                         0x0000000F00000000ULL
#define OPB_RETRANS_CNT_MSB                         167
#define OPB_RETRANS_CNT_LSB                         164
#define OPB_RETRANS_CNT_WIDTH                       4
#define OPB_RETRANS_CNT_MASK                        0x000000F000000000ULL
#define OPB_LENGTH_MSB                              178
#define OPB_LENGTH_LSB                              168
#define OPB_LENGTH_WIDTH                            11
#define OPB_LENGTH_MASK                             0x0007FF0000000000ULL
#define OPB_PT_MSB                                  179
#define OPB_PT_LSB                                  179
#define OPB_PT_WIDTH                                1
#define OPB_PT_MASK                                 0x0008000000000000ULL
#define OPB_TIMESTAMP_MSB                           191
#define OPB_TIMESTAMP_LSB                           180
#define OPB_TIMESTAMP_WIDTH                         12
#define OPB_TIMESTAMP_MASK                          0xFFF0000000000000ULL
#define OPB_IOVEC_OFFSET_MSB                        223
#define OPB_IOVEC_OFFSET_LSB                        192
#define OPB_IOVEC_OFFSET_WIDTH                      32
#define OPB_IOVEC_OFFSET_MASK                       0x00000000FFFFFFFFULL
#define OPB_LOCAL_SEQ_MSB                           239
#define OPB_LOCAL_SEQ_LSB                           224
#define OPB_LOCAL_SEQ_WIDTH                         16
#define OPB_LOCAL_SEQ_MASK                          0x0000FFFF00000000ULL
#define OPB_EXPECTED_PSN_MSB                        255
#define OPB_EXPECTED_PSN_LSB                        240
#define OPB_EXPECTED_PSN_WIDTH                      16
#define OPB_EXPECTED_PSN_MASK                       0xFFFF000000000000ULL
#define OPB_DLID_MSB                                279
#define OPB_DLID_LSB                                256
#define OPB_DLID_WIDTH                              24
#define OPB_DLID_MASK                               0x0000000000FFFFFFULL
/*
* Structure from Table titled: Pending Acknowledgement OPB Type (Struct - opb_pending_ack_t) - 280 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define OPB_PENDING_ACK_RESERVED_23_0_MSB                       23
#define OPB_PENDING_ACK_RESERVED_23_0_LSB                       0
#define OPB_PENDING_ACK_RESERVED_23_0_WIDTH                     24
#define OPB_PENDING_ACK_RESERVED_23_0_MASK                      0x0000000000FFFFFFULL
#define OPB_PENDING_ACK_CTYPE_MSB                               27
#define OPB_PENDING_ACK_CTYPE_LSB                               24
#define OPB_PENDING_ACK_CTYPE_WIDTH                             4
#define OPB_PENDING_ACK_CTYPE_MASK                              0x000000000F000000ULL
#define OPB_PENDING_ACK_SH_MSB                                  28
#define OPB_PENDING_ACK_SH_LSB                                  28
#define OPB_PENDING_ACK_SH_WIDTH                                1
#define OPB_PENDING_ACK_SH_MASK                                 0x0000000010000000ULL
#define OPB_PENDING_ACK_BECN_MSB                                29
#define OPB_PENDING_ACK_BECN_LSB                                29
#define OPB_PENDING_ACK_BECN_WIDTH                              1
#define OPB_PENDING_ACK_BECN_MASK                               0x0000000020000000ULL
#define OPB_PENDING_ACK_SLID_LOW_MSB                            31
#define OPB_PENDING_ACK_SLID_LOW_LSB                            30
#define OPB_PENDING_ACK_SLID_LOW_WIDTH                          2
#define OPB_PENDING_ACK_SLID_LOW_MASK                           0x00000000C0000000ULL
#define OPB_PENDING_ACK_SL_MSB                                  36
#define OPB_PENDING_ACK_SL_LSB                                  32
#define OPB_PENDING_ACK_SL_WIDTH                                5
#define OPB_PENDING_ACK_SL_MASK                                 0x0000001F00000000ULL
#define OPB_PENDING_ACK_RC_MSB                                  39
#define OPB_PENDING_ACK_RC_LSB                                  37
#define OPB_PENDING_ACK_RC_WIDTH                                3
#define OPB_PENDING_ACK_RC_MASK                                 0x000000E000000000ULL
#define OPB_PENDING_ACK_CMD_MSB                                 46
#define OPB_PENDING_ACK_CMD_LSB                                 40
#define OPB_PENDING_ACK_CMD_WIDTH                               7
#define OPB_PENDING_ACK_CMD_MASK                                0x00007F0000000000ULL
#define OPB_PENDING_ACK_RESERVED_47_47_MSB                      47
#define OPB_PENDING_ACK_RESERVED_47_47_LSB                      47
#define OPB_PENDING_ACK_RESERVED_47_47_WIDTH                    1
#define OPB_PENDING_ACK_RESERVED_47_47_MASK                     0x0000800000000000ULL
#define OPB_PENDING_ACK_PKEY_MSB                                63
#define OPB_PENDING_ACK_PKEY_LSB                                48
#define OPB_PENDING_ACK_PKEY_WIDTH                              16
#define OPB_PENDING_ACK_PKEY_MASK                               0xFFFF000000000000ULL
#define OPB_PENDING_ACK_ACK_PSN_MSB                             79
#define OPB_PENDING_ACK_ACK_PSN_LSB                             64
#define OPB_PENDING_ACK_ACK_PSN_WIDTH                           16
#define OPB_PENDING_ACK_ACK_PSN_MASK                            0x000000000000FFFFULL
#define OPB_PENDING_ACK_ACK_PKT_ID_MSB                          95
#define OPB_PENDING_ACK_ACK_PKT_ID_LSB                          80
#define OPB_PENDING_ACK_ACK_PKT_ID_WIDTH                        16
#define OPB_PENDING_ACK_ACK_PKT_ID_MASK                         0x00000000FFFF0000ULL
#define OPB_PENDING_ACK_ACK_MSG_ID_MSB                          111
#define OPB_PENDING_ACK_ACK_MSG_ID_LSB                          96
#define OPB_PENDING_ACK_ACK_MSG_ID_WIDTH                        16
#define OPB_PENDING_ACK_ACK_MSG_ID_MASK                         0x0000FFFF00000000ULL
#define OPB_PENDING_ACK_ACK_OP_MSB                              112
#define OPB_PENDING_ACK_ACK_OP_LSB                              112
#define OPB_PENDING_ACK_ACK_OP_WIDTH                            1
#define OPB_PENDING_ACK_ACK_OP_MASK                             0x0001000000000000ULL
#define OPB_PENDING_ACK_RESERVED_118_113_MSB                    118
#define OPB_PENDING_ACK_RESERVED_118_113_LSB                    113
#define OPB_PENDING_ACK_RESERVED_118_113_WIDTH                  6
#define OPB_PENDING_ACK_RESERVED_118_113_MASK                   0x007E000000000000ULL
#define OPB_PENDING_ACK_LS_MSB                                  119
#define OPB_PENDING_ACK_LS_LSB                                  119
#define OPB_PENDING_ACK_LS_WIDTH                                1
#define OPB_PENDING_ACK_LS_MASK                                 0x0080000000000000ULL
#define OPB_PENDING_ACK_RF_MSB                                  120
#define OPB_PENDING_ACK_RF_LSB                                  120
#define OPB_PENDING_ACK_RF_WIDTH                                1
#define OPB_PENDING_ACK_RF_MASK                                 0x0100000000000000ULL
#define OPB_PENDING_ACK_A_MSB                                   121
#define OPB_PENDING_ACK_A_LSB                                   121
#define OPB_PENDING_ACK_A_WIDTH                                 1
#define OPB_PENDING_ACK_A_MASK                                  0x0200000000000000ULL
#define OPB_PENDING_ACK_MCTC_MSB                                125
#define OPB_PENDING_ACK_MCTC_LSB                                122
#define OPB_PENDING_ACK_MCTC_WIDTH                              4
#define OPB_PENDING_ACK_MCTC_MASK                               0x3C00000000000000ULL
#define OPB_PENDING_ACK_RESERVED_126_126_MSB                    126
#define OPB_PENDING_ACK_RESERVED_126_126_LSB                    126
#define OPB_PENDING_ACK_RESERVED_126_126_WIDTH                  1
#define OPB_PENDING_ACK_RESERVED_126_126_MASK                   0x4000000000000000ULL
#define OPB_PENDING_ACK_V_MSB                                   127
#define OPB_PENDING_ACK_V_LSB                                   127
#define OPB_PENDING_ACK_V_WIDTH                                 1
#define OPB_PENDING_ACK_V_MASK                                  0x8000000000000000ULL
#define OPB_PENDING_ACK_PSN_MSB                                 143
#define OPB_PENDING_ACK_PSN_LSB                                 128
#define OPB_PENDING_ACK_PSN_WIDTH                               16
#define OPB_PENDING_ACK_PSN_MASK                                0x000000000000FFFFULL
#define OPB_PENDING_ACK_MSG_ID_MSB                              159
#define OPB_PENDING_ACK_MSG_ID_LSB                              144
#define OPB_PENDING_ACK_MSG_ID_WIDTH                            16
#define OPB_PENDING_ACK_MSG_ID_MASK                             0x00000000FFFF0000ULL
#define OPB_PENDING_ACK_BUFF_STATE_MSB                          163
#define OPB_PENDING_ACK_BUFF_STATE_LSB                          160
#define OPB_PENDING_ACK_BUFF_STATE_WIDTH                        4
#define OPB_PENDING_ACK_BUFF_STATE_MASK                         0x0000000F00000000ULL
#define OPB_PENDING_ACK_RETRANS_CNT_MSB                         167
#define OPB_PENDING_ACK_RETRANS_CNT_LSB                         164
#define OPB_PENDING_ACK_RETRANS_CNT_WIDTH                       4
#define OPB_PENDING_ACK_RETRANS_CNT_MASK                        0x000000F000000000ULL
#define OPB_PENDING_ACK_LENGTH_MSB                              178
#define OPB_PENDING_ACK_LENGTH_LSB                              168
#define OPB_PENDING_ACK_LENGTH_WIDTH                            11
#define OPB_PENDING_ACK_LENGTH_MASK                             0x0007FF0000000000ULL
#define OPB_PENDING_ACK_PT_MSB                                  179
#define OPB_PENDING_ACK_PT_LSB                                  179
#define OPB_PENDING_ACK_PT_WIDTH                                1
#define OPB_PENDING_ACK_PT_MASK                                 0x0008000000000000ULL
#define OPB_PENDING_ACK_TIMESTAMP_MSB                           191
#define OPB_PENDING_ACK_TIMESTAMP_LSB                           180
#define OPB_PENDING_ACK_TIMESTAMP_WIDTH                         12
#define OPB_PENDING_ACK_TIMESTAMP_MASK                          0xFFF0000000000000ULL
#define OPB_PENDING_ACK_RESERVED_255_192_MSB                    255
#define OPB_PENDING_ACK_RESERVED_255_192_LSB                    192
#define OPB_PENDING_ACK_RESERVED_255_192_WIDTH                  64
#define OPB_PENDING_ACK_RESERVED_255_192_MASK                   0xFFFFFFFFFFFFFFFFULL
#define OPB_PENDING_ACK_DLID_MSB                                279
#define OPB_PENDING_ACK_DLID_LSB                                256
#define OPB_PENDING_ACK_DLID_WIDTH                              24
#define OPB_PENDING_ACK_DLID_MASK                               0x0000000000FFFFFFULL
/*
* Structure from Table titled: Rendezvous Transmit Command Type: D flit (Struct - tx_cq_d_rmessage_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define TX_CQ_D_RMESSAGE_REMOTE_OFFSET_MSB                       56
#define TX_CQ_D_RMESSAGE_REMOTE_OFFSET_LSB                       0
#define TX_CQ_D_RMESSAGE_REMOTE_OFFSET_WIDTH                     57
#define TX_CQ_D_RMESSAGE_REMOTE_OFFSET_MASK                      0x01FFFFFFFFFFFFFFULL
#define TX_CQ_D_RMESSAGE_RFS_MSB                                 59
#define TX_CQ_D_RMESSAGE_RFS_LSB                                 57
#define TX_CQ_D_RMESSAGE_RFS_WIDTH                               3
#define TX_CQ_D_RMESSAGE_RFS_MASK                                0x0E00000000000000ULL
#define TX_CQ_D_RMESSAGE_ACK_REQ_MSB                             61
#define TX_CQ_D_RMESSAGE_ACK_REQ_LSB                             60
#define TX_CQ_D_RMESSAGE_ACK_REQ_WIDTH                           2
#define TX_CQ_D_RMESSAGE_ACK_REQ_MASK                            0x3000000000000000ULL
#define TX_CQ_D_RMESSAGE_NI_MSB                                  63
#define TX_CQ_D_RMESSAGE_NI_LSB                                  62
#define TX_CQ_D_RMESSAGE_NI_WIDTH                                2
#define TX_CQ_D_RMESSAGE_NI_MASK                                 0xC000000000000000ULL
/*
* Structure from Table titled: Rendezvous Message Flit 0 Type: (Struct - rmessage_flit0_t) - 256 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define RMESSAGE_FLIT0_A_MSB                                   63
#define RMESSAGE_FLIT0_A_LSB                                   0
#define RMESSAGE_FLIT0_A_WIDTH                                 64
#define RMESSAGE_FLIT0_A_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_FLIT0_B_MSB                                   127
#define RMESSAGE_FLIT0_B_LSB                                   64
#define RMESSAGE_FLIT0_B_WIDTH                                 64
#define RMESSAGE_FLIT0_B_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_FLIT0_C_MSB                                   191
#define RMESSAGE_FLIT0_C_LSB                                   128
#define RMESSAGE_FLIT0_C_WIDTH                                 64
#define RMESSAGE_FLIT0_C_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_FLIT0_D_MSB                                   255
#define RMESSAGE_FLIT0_D_LSB                                   192
#define RMESSAGE_FLIT0_D_WIDTH                                 64
#define RMESSAGE_FLIT0_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Rendezvous Event Message Flit 1 Type: (Struct - rmessage_event_flit1_t) - 256 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define RMESSAGE_EVENT_FLIT1_E_MSB                                   63
#define RMESSAGE_EVENT_FLIT1_E_LSB                                   0
#define RMESSAGE_EVENT_FLIT1_E_WIDTH                                 64
#define RMESSAGE_EVENT_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_EVENT_FLIT1_F_MSB                                   127
#define RMESSAGE_EVENT_FLIT1_F_LSB                                   64
#define RMESSAGE_EVENT_FLIT1_F_WIDTH                                 64
#define RMESSAGE_EVENT_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_EVENT_FLIT1_MB_MSB                                  191
#define RMESSAGE_EVENT_FLIT1_MB_LSB                                  128
#define RMESSAGE_EVENT_FLIT1_MB_WIDTH                                64
#define RMESSAGE_EVENT_FLIT1_MB_MASK                                 0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_EVENT_FLIT1_HD_MSB                                  255
#define RMESSAGE_EVENT_FLIT1_HD_LSB                                  192
#define RMESSAGE_EVENT_FLIT1_HD_WIDTH                                64
#define RMESSAGE_EVENT_FLIT1_HD_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Rendezvous Event Message Flit 2 Type: (Struct - rmessage_event_flit2_t) - 256 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define RMESSAGE_EVENT_FLIT2_I_MSB                                   63
#define RMESSAGE_EVENT_FLIT2_I_LSB                                   0
#define RMESSAGE_EVENT_FLIT2_I_WIDTH                                 64
#define RMESSAGE_EVENT_FLIT2_I_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_EVENT_FLIT2_D_MSB                                   127
#define RMESSAGE_EVENT_FLIT2_D_LSB                                   64
#define RMESSAGE_EVENT_FLIT2_D_WIDTH                                 64
#define RMESSAGE_EVENT_FLIT2_D_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_EVENT_FLIT2_RESERVED_255_128_MSB                    255
#define RMESSAGE_EVENT_FLIT2_RESERVED_255_128_LSB                    128
#define RMESSAGE_EVENT_FLIT2_RESERVED_255_128_WIDTH                  128
#define RMESSAGE_EVENT_FLIT2_RESERVED_255_128_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Rendezvous IOVEC Message Flit 1 Type: (Struct - rmessage_iovec_flit1_t) - 256 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define RMESSAGE_IOVEC_FLIT1_E_MSB                                   63
#define RMESSAGE_IOVEC_FLIT1_E_LSB                                   0
#define RMESSAGE_IOVEC_FLIT1_E_WIDTH                                 64
#define RMESSAGE_IOVEC_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_IOVEC_FLIT1_F_MSB                                   127
#define RMESSAGE_IOVEC_FLIT1_F_LSB                                   64
#define RMESSAGE_IOVEC_FLIT1_F_WIDTH                                 64
#define RMESSAGE_IOVEC_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_IOVEC_FLIT1_I_MSB                                   191
#define RMESSAGE_IOVEC_FLIT1_I_LSB                                   128
#define RMESSAGE_IOVEC_FLIT1_I_WIDTH                                 64
#define RMESSAGE_IOVEC_FLIT1_I_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_IOVEC_FLIT1_L_MSB                                   255
#define RMESSAGE_IOVEC_FLIT1_L_LSB                                   192
#define RMESSAGE_IOVEC_FLIT1_L_WIDTH                                 64
#define RMESSAGE_IOVEC_FLIT1_L_MASK                                  0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Rendezvous non-IOVEC Message Flit 1 Type: (Struct - rmessage_flit1_t) - 256 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define RMESSAGE_FLIT1_E_MSB                                   63
#define RMESSAGE_FLIT1_E_LSB                                   0
#define RMESSAGE_FLIT1_E_WIDTH                                 64
#define RMESSAGE_FLIT1_E_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_FLIT1_F_MSB                                   127
#define RMESSAGE_FLIT1_F_LSB                                   64
#define RMESSAGE_FLIT1_F_WIDTH                                 64
#define RMESSAGE_FLIT1_F_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_FLIT1_I_MSB                                   191
#define RMESSAGE_FLIT1_I_LSB                                   128
#define RMESSAGE_FLIT1_I_WIDTH                                 64
#define RMESSAGE_FLIT1_I_MASK                                  0xFFFFFFFFFFFFFFFFULL
#define RMESSAGE_FLIT1_RESERVED_255_192_MSB                    255
#define RMESSAGE_FLIT1_RESERVED_255_192_LSB                    192
#define RMESSAGE_FLIT1_RESERVED_255_192_WIDTH                  64
#define RMESSAGE_FLIT1_RESERVED_255_192_MASK                   0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Transmit Protocol State (Struct - tx_proto_state_t) - 64 bits
*                  from File : 140_OutstandingRequest_and_Reliability
*/
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_MSB                    15
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_LSB                    0
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_WIDTH                  16
#define TX_PROTO_STATE_NEXT_SEQ_ORDERED_MASK                   0x000000000000FFFFULL
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_MSB                  31
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_LSB                  16
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_WIDTH                16
#define TX_PROTO_STATE_NEXT_SEQ_UNORDERED_MASK                 0x00000000FFFF0000ULL
#define TX_PROTO_STATE_OLDEST_UNORDERED_MSB                    47
#define TX_PROTO_STATE_OLDEST_UNORDERED_LSB                    32
#define TX_PROTO_STATE_OLDEST_UNORDERED_WIDTH                  16
#define TX_PROTO_STATE_OLDEST_UNORDERED_MASK                   0x0000FFFF00000000ULL
#define TX_PROTO_STATE_MAX_SEQ_DIST_MSB                        59
#define TX_PROTO_STATE_MAX_SEQ_DIST_LSB                        48
#define TX_PROTO_STATE_MAX_SEQ_DIST_WIDTH                      12
#define TX_PROTO_STATE_MAX_SEQ_DIST_MASK                       0x0FFF000000000000ULL
#define TX_PROTO_STATE_CTRL_MSB                                63
#define TX_PROTO_STATE_CTRL_LSB                                60
#define TX_PROTO_STATE_CTRL_WIDTH                              4
#define TX_PROTO_STATE_CTRL_MASK                               0xF000000000000000ULL
/*
* Structure from Table titled: Header portal table index, ack req, and user id (Struct - rxhp_hdr_userid_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_HDR_USERID_USER_ID_MSB                             31
#define RXHP_HDR_USERID_USER_ID_LSB                             0
#define RXHP_HDR_USERID_USER_ID_WIDTH                           32
#define RXHP_HDR_USERID_USER_ID_MASK                            0x00000000FFFFFFFFULL
#define RXHP_HDR_USERID_UNUSED_45_32_MSB                        45
#define RXHP_HDR_USERID_UNUSED_45_32_LSB                        32
#define RXHP_HDR_USERID_UNUSED_45_32_WIDTH                      14
#define RXHP_HDR_USERID_UNUSED_45_32_MASK                       0x00003FFF00000000ULL
#define RXHP_HDR_USERID_L4_CODE_MSB                             53
#define RXHP_HDR_USERID_L4_CODE_LSB                             46
#define RXHP_HDR_USERID_L4_CODE_WIDTH                           8
#define RXHP_HDR_USERID_L4_CODE_MASK                            0x003FC00000000000ULL
#define RXHP_HDR_USERID_ACK_REQ_MSB                             55
#define RXHP_HDR_USERID_ACK_REQ_LSB                             54
#define RXHP_HDR_USERID_ACK_REQ_WIDTH                           2
#define RXHP_HDR_USERID_ACK_REQ_MASK                            0x00C0000000000000ULL
#define RXHP_HDR_USERID_PTL_IDX_MSB                             63
#define RXHP_HDR_USERID_PTL_IDX_LSB                             56
#define RXHP_HDR_USERID_PTL_IDX_WIDTH                           8
#define RXHP_HDR_USERID_PTL_IDX_MASK                            0xFF00000000000000ULL
/*
* Structure from Table titled: Header opcode, ipid and slid (Struct - rxhp_hdr_slid_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_HDR_SLID_SLID_MSB                                23
#define RXHP_HDR_SLID_SLID_LSB                                0
#define RXHP_HDR_SLID_SLID_WIDTH                              24
#define RXHP_HDR_SLID_SLID_MASK                               0x0000000000FFFFFFULL
#define RXHP_HDR_SLID_IPID_MSB                                47
#define RXHP_HDR_SLID_IPID_LSB                                24
#define RXHP_HDR_SLID_IPID_WIDTH                              24
#define RXHP_HDR_SLID_IPID_MASK                               0x0000FFFFFF000000ULL
#define RXHP_HDR_SLID_F_MSB                                   48
#define RXHP_HDR_SLID_F_LSB                                   48
#define RXHP_HDR_SLID_F_WIDTH                                 1
#define RXHP_HDR_SLID_F_MASK                                  0x0001000000000000ULL
#define RXHP_HDR_SLID_SC_MSB                                  53
#define RXHP_HDR_SLID_SC_LSB                                  49
#define RXHP_HDR_SLID_SC_WIDTH                                5
#define RXHP_HDR_SLID_SC_MASK                                 0x003E000000000000ULL
#define RXHP_HDR_SLID_TC_MSB                                  55
#define RXHP_HDR_SLID_TC_LSB                                  54
#define RXHP_HDR_SLID_TC_WIDTH                                2
#define RXHP_HDR_SLID_TC_MASK                                 0x00C0000000000000ULL
#define RXHP_HDR_SLID_OPCODE_MSB                              63
#define RXHP_HDR_SLID_OPCODE_LSB                              56
#define RXHP_HDR_SLID_OPCODE_WIDTH                            8
#define RXHP_HDR_SLID_OPCODE_MASK                             0xFF00000000000000ULL
/*
* Structure from Table titled: Header offset and atomic data type (Struct - rxhp_hdr_offset_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_HDR_OFFSET_OFFSET_MSB                              56
#define RXHP_HDR_OFFSET_OFFSET_LSB                              0
#define RXHP_HDR_OFFSET_OFFSET_WIDTH                            57
#define RXHP_HDR_OFFSET_OFFSET_MASK                             0x01FFFFFFFFFFFFFFULL
#define RXHP_HDR_OFFSET_ATDT_MSB                                62
#define RXHP_HDR_OFFSET_ATDT_LSB                                57
#define RXHP_HDR_OFFSET_ATDT_WIDTH                              6
#define RXHP_HDR_OFFSET_ATDT_MASK                               0x7E00000000000000ULL
#define RXHP_HDR_OFFSET_ORDERED_MSB                             63
#define RXHP_HDR_OFFSET_ORDERED_LSB                             63
#define RXHP_HDR_OFFSET_ORDERED_WIDTH                           1
#define RXHP_HDR_OFFSET_ORDERED_MASK                            0x8000000000000000ULL
/*
* Structure from Table titled: Header operation decode (Struct - rxhp_hdr_decode_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_HDR_DECODE_REQ_LENGTH_MSB                          31
#define RXHP_HDR_DECODE_REQ_LENGTH_LSB                          0
#define RXHP_HDR_DECODE_REQ_LENGTH_WIDTH                        32
#define RXHP_HDR_DECODE_REQ_LENGTH_MASK                         0x00000000FFFFFFFFULL
#define RXHP_HDR_DECODE_FIRST_BYTE_MSB                          45
#define RXHP_HDR_DECODE_FIRST_BYTE_LSB                          32
#define RXHP_HDR_DECODE_FIRST_BYTE_WIDTH                        14
#define RXHP_HDR_DECODE_FIRST_BYTE_MASK                         0x00003FFF00000000ULL
#define RXHP_HDR_DECODE_PKT_LENGTH_MSB                          56
#define RXHP_HDR_DECODE_PKT_LENGTH_LSB                          46
#define RXHP_HDR_DECODE_PKT_LENGTH_WIDTH                        11
#define RXHP_HDR_DECODE_PKT_LENGTH_MASK                         0x01FFC00000000000ULL
#define RXHP_HDR_DECODE_PKT_DECODE_RES_MSB                      61
#define RXHP_HDR_DECODE_PKT_DECODE_RES_LSB                      57
#define RXHP_HDR_DECODE_PKT_DECODE_RES_WIDTH                    5
#define RXHP_HDR_DECODE_PKT_DECODE_RES_MASK                     0x3E00000000000000ULL
#define RXHP_HDR_DECODE_PHYSICAL_NI_MSB                         62
#define RXHP_HDR_DECODE_PHYSICAL_NI_LSB                         62
#define RXHP_HDR_DECODE_PHYSICAL_NI_WIDTH                       1
#define RXHP_HDR_DECODE_PHYSICAL_NI_MASK                        0x4000000000000000ULL
#define RXHP_HDR_DECODE_MATCHING_NI_MSB                         63
#define RXHP_HDR_DECODE_MATCHING_NI_LSB                         63
#define RXHP_HDR_DECODE_MATCHING_NI_WIDTH                       1
#define RXHP_HDR_DECODE_MATCHING_NI_MASK                        0x8000000000000000ULL
/*
* Structure from Table titled: Header Pkt ID, PSN, MSG ID,PKEY (Struct - rxhp_ack_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_ACK_PKT_ID_MSB                              15
#define RXHP_ACK_PKT_ID_LSB                              0
#define RXHP_ACK_PKT_ID_WIDTH                            16
#define RXHP_ACK_PKT_ID_MASK                             0x000000000000FFFFULL
#define RXHP_ACK_PSN_MSB                                 31
#define RXHP_ACK_PSN_LSB                                 16
#define RXHP_ACK_PSN_WIDTH                               16
#define RXHP_ACK_PSN_MASK                                0x00000000FFFF0000ULL
#define RXHP_ACK_MSG_ID_MSB                              47
#define RXHP_ACK_MSG_ID_LSB                              32
#define RXHP_ACK_MSG_ID_WIDTH                            16
#define RXHP_ACK_MSG_ID_MASK                             0x0000FFFF00000000ULL
#define RXHP_ACK_PKEY_MSB                                63
#define RXHP_ACK_PKEY_LSB                                48
#define RXHP_ACK_PKEY_WIDTH                              16
#define RXHP_ACK_PKEY_MASK                               0xFFFF000000000000ULL
/*
* Structure from Table titled: Virtual address and iovec from last match (Struct - rxhp_match_va_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_MATCH_VA_VADDR_MSB                               56
#define RXHP_MATCH_VA_VADDR_LSB                               0
#define RXHP_MATCH_VA_VADDR_WIDTH                             57
#define RXHP_MATCH_VA_VADDR_MASK                              0x01FFFFFFFFFFFFFFULL
#define RXHP_MATCH_VA_UNUSED_63_57_MSB                        63
#define RXHP_MATCH_VA_UNUSED_63_57_LSB                        57
#define RXHP_MATCH_VA_UNUSED_63_57_WIDTH                      7
#define RXHP_MATCH_VA_UNUSED_63_57_MASK                       0xFE00000000000000ULL
/*
* Structure from Table titled: Modified length from last match (Struct - rxhp_match_mlength_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_MATCH_MLENGTH_MLENGTH_MSB                             31
#define RXHP_MATCH_MLENGTH_MLENGTH_LSB                             0
#define RXHP_MATCH_MLENGTH_MLENGTH_WIDTH                           32
#define RXHP_MATCH_MLENGTH_MLENGTH_MASK                            0x00000000FFFFFFFFULL
#define RXHP_MATCH_MLENGTH_ME_OPTIONS_MSB                          51
#define RXHP_MATCH_MLENGTH_ME_OPTIONS_LSB                          32
#define RXHP_MATCH_MLENGTH_ME_OPTIONS_WIDTH                        20
#define RXHP_MATCH_MLENGTH_ME_OPTIONS_MASK                         0x000FFFFF00000000ULL
#define RXHP_MATCH_MLENGTH_UNUSED_63_52_MSB                        63
#define RXHP_MATCH_MLENGTH_UNUSED_63_52_LSB                        52
#define RXHP_MATCH_MLENGTH_UNUSED_63_52_WIDTH                      12
#define RXHP_MATCH_MLENGTH_UNUSED_63_52_MASK                       0xFFF0000000000000ULL
/*
* Structure from Table titled: RXDMA operation info data type (Struct - rxhp_op_info_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_OP_INFO_COUNT_MSB                               13
#define RXHP_OP_INFO_COUNT_LSB                               0
#define RXHP_OP_INFO_COUNT_WIDTH                             14
#define RXHP_OP_INFO_COUNT_MASK                              0x0000000000003FFFULL
#define RXHP_OP_INFO_START_MSB                               27
#define RXHP_OP_INFO_START_LSB                               14
#define RXHP_OP_INFO_START_WIDTH                             14
#define RXHP_OP_INFO_START_MASK                              0x000000000FFFC000ULL
#define RXHP_OP_INFO_IOVEC_MSB                               28
#define RXHP_OP_INFO_IOVEC_LSB                               28
#define RXHP_OP_INFO_IOVEC_WIDTH                             1
#define RXHP_OP_INFO_IOVEC_MASK                              0x0000000010000000ULL
#define RXHP_OP_INFO_FETCH_MSB                               29
#define RXHP_OP_INFO_FETCH_LSB                               29
#define RXHP_OP_INFO_FETCH_WIDTH                             1
#define RXHP_OP_INFO_FETCH_MASK                              0x0000000020000000ULL
#define RXHP_OP_INFO_ART_MSB                                 30
#define RXHP_OP_INFO_ART_LSB                                 30
#define RXHP_OP_INFO_ART_WIDTH                               1
#define RXHP_OP_INFO_ART_MASK                                0x0000000040000000ULL
#define RXHP_OP_INFO_ADT_MSB                                 35
#define RXHP_OP_INFO_ADT_LSB                                 31
#define RXHP_OP_INFO_ADT_WIDTH                               5
#define RXHP_OP_INFO_ADT_MASK                                0x0000000F80000000ULL
#define RXHP_OP_INFO_ASO_MSB                                 40
#define RXHP_OP_INFO_ASO_LSB                                 36
#define RXHP_OP_INFO_ASO_WIDTH                               5
#define RXHP_OP_INFO_ASO_MASK                                0x000001F000000000ULL
#define RXHP_OP_INFO_TOP_MSB                                 43
#define RXHP_OP_INFO_TOP_LSB                                 41
#define RXHP_OP_INFO_TOP_WIDTH                               3
#define RXHP_OP_INFO_TOP_MASK                                0x00000E0000000000ULL
#define RXHP_OP_INFO_NI_MSB                                  45
#define RXHP_OP_INFO_NI_LSB                                  44
#define RXHP_OP_INFO_NI_WIDTH                                2
#define RXHP_OP_INFO_NI_MASK                                 0x0000300000000000ULL
#define RXHP_OP_INFO_UNUSED_63_46_MSB                        63
#define RXHP_OP_INFO_UNUSED_63_46_LSB                        46
#define RXHP_OP_INFO_UNUSED_63_46_WIDTH                      18
#define RXHP_OP_INFO_UNUSED_63_46_MASK                       0xFFFFC00000000000ULL
/*
* Structure from Table titled: Virtual address for DMA operation (Struct - rxhp_dma_va_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_DMA_VA_VADDR_MSB                               56
#define RXHP_DMA_VA_VADDR_LSB                               0
#define RXHP_DMA_VA_VADDR_WIDTH                             57
#define RXHP_DMA_VA_VADDR_MASK                              0x01FFFFFFFFFFFFFFULL
#define RXHP_DMA_VA_UNUSED_63_57_MSB                        63
#define RXHP_DMA_VA_UNUSED_63_57_LSB                        57
#define RXHP_DMA_VA_UNUSED_63_57_WIDTH                      7
#define RXHP_DMA_VA_UNUSED_63_57_MASK                       0xFE00000000000000ULL
/*
* Structure from Table titled: IOVEC offset for DMA operation (Struct - rxhp_dma_iovec_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_DMA_IOVEC_OFFSET_MSB                              31
#define RXHP_DMA_IOVEC_OFFSET_LSB                              0
#define RXHP_DMA_IOVEC_OFFSET_WIDTH                            32
#define RXHP_DMA_IOVEC_OFFSET_MASK                             0x00000000FFFFFFFFULL
#define RXHP_DMA_IOVEC_UNUSED_63_32_MSB                        63
#define RXHP_DMA_IOVEC_UNUSED_63_32_LSB                        32
#define RXHP_DMA_IOVEC_UNUSED_63_32_WIDTH                      32
#define RXHP_DMA_IOVEC_UNUSED_63_32_MASK                       0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: EQ Handle from rxhp_gen_event (Struct - rxhp_handle_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_HANDLE_EQ_HANDLE_MSB                           10
#define RXHP_HANDLE_EQ_HANDLE_LSB                           0
#define RXHP_HANDLE_EQ_HANDLE_WIDTH                         11
#define RXHP_HANDLE_EQ_HANDLE_MASK                          0x00000000000007FFULL
#define RXHP_HANDLE_NI_MSB                                  12
#define RXHP_HANDLE_NI_LSB                                  11
#define RXHP_HANDLE_NI_WIDTH                                2
#define RXHP_HANDLE_NI_MASK                                 0x0000000000001800ULL
#define RXHP_HANDLE_UNUSED_63_13_MSB                        63
#define RXHP_HANDLE_UNUSED_63_13_LSB                        13
#define RXHP_HANDLE_UNUSED_63_13_WIDTH                      51
#define RXHP_HANDLE_UNUSED_63_13_MASK                       0xFFFFFFFFFFFFE000ULL
/*
* Structure from Table titled: RXDMA ack codes(Struct - rxhp_ack_info_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_ACK_INFO_ACK_L2_MSB                              1
#define RXHP_ACK_INFO_ACK_L2_LSB                              0
#define RXHP_ACK_INFO_ACK_L2_WIDTH                            2
#define RXHP_ACK_INFO_ACK_L2_MASK                             0x0000000000000003ULL
#define RXHP_ACK_INFO_ACK_L4_MSB                              9
#define RXHP_ACK_INFO_ACK_L4_LSB                              2
#define RXHP_ACK_INFO_ACK_L4_WIDTH                            8
#define RXHP_ACK_INFO_ACK_L4_MASK                             0x00000000000003FCULL
#define RXHP_ACK_INFO_ACK_OPCODE_MSB                          16
#define RXHP_ACK_INFO_ACK_OPCODE_LSB                          10
#define RXHP_ACK_INFO_ACK_OPCODE_WIDTH                        7
#define RXHP_ACK_INFO_ACK_OPCODE_MASK                         0x000000000001FC00ULL
#define RXHP_ACK_INFO_ACK_CT_HANDLE_MSB                       27
#define RXHP_ACK_INFO_ACK_CT_HANDLE_LSB                       17
#define RXHP_ACK_INFO_ACK_CT_HANDLE_WIDTH                     11
#define RXHP_ACK_INFO_ACK_CT_HANDLE_MASK                      0x000000000FFE0000ULL
#define RXHP_ACK_INFO_ACK_EQ_HANDLE_MSB                       38
#define RXHP_ACK_INFO_ACK_EQ_HANDLE_LSB                       28
#define RXHP_ACK_INFO_ACK_EQ_HANDLE_WIDTH                     11
#define RXHP_ACK_INFO_ACK_EQ_HANDLE_MASK                      0x0000007FF0000000ULL
#define RXHP_ACK_INFO_PKT_STATUS_MSB                          41
#define RXHP_ACK_INFO_PKT_STATUS_LSB                          39
#define RXHP_ACK_INFO_PKT_STATUS_WIDTH                        3
#define RXHP_ACK_INFO_PKT_STATUS_MASK                         0x0000038000000000ULL
#define RXHP_ACK_INFO_UNUSED_63_42_MSB                        63
#define RXHP_ACK_INFO_UNUSED_63_42_LSB                        42
#define RXHP_ACK_INFO_UNUSED_63_42_WIDTH                      22
#define RXHP_ACK_INFO_UNUSED_63_42_MASK                       0xFFFFFC0000000000ULL
/*
* Structure from Table titled: RXDMA CT and EQ information (Struct - rxhp_cteq_info_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_CTEQ_INFO_CT_COUNT_MSB                            31
#define RXHP_CTEQ_INFO_CT_COUNT_LSB                            0
#define RXHP_CTEQ_INFO_CT_COUNT_WIDTH                          32
#define RXHP_CTEQ_INFO_CT_COUNT_MASK                           0x00000000FFFFFFFFULL
#define RXHP_CTEQ_INFO_CTEQ_HANDLE_MSB                         42
#define RXHP_CTEQ_INFO_CTEQ_HANDLE_LSB                         32
#define RXHP_CTEQ_INFO_CTEQ_HANDLE_WIDTH                       11
#define RXHP_CTEQ_INFO_CTEQ_HANDLE_MASK                        0x000007FF00000000ULL
#define RXHP_CTEQ_INFO_CT_MSB                                  43
#define RXHP_CTEQ_INFO_CT_LSB                                  43
#define RXHP_CTEQ_INFO_CT_WIDTH                                1
#define RXHP_CTEQ_INFO_CT_MASK                                 0x0000080000000000ULL
#define RXHP_CTEQ_INFO_CT_FAILURE_MSB                          44
#define RXHP_CTEQ_INFO_CT_FAILURE_LSB                          44
#define RXHP_CTEQ_INFO_CT_FAILURE_WIDTH                        1
#define RXHP_CTEQ_INFO_CT_FAILURE_MASK                         0x0000100000000000ULL
#define RXHP_CTEQ_INFO_UNUSED_47_45_MSB                        47
#define RXHP_CTEQ_INFO_UNUSED_47_45_LSB                        45
#define RXHP_CTEQ_INFO_UNUSED_47_45_WIDTH                      3
#define RXHP_CTEQ_INFO_UNUSED_47_45_MASK                       0x0000E00000000000ULL
#define RXHP_CTEQ_INFO_EQ_HANDLE_MSB                           58
#define RXHP_CTEQ_INFO_EQ_HANDLE_LSB                           48
#define RXHP_CTEQ_INFO_EQ_HANDLE_WIDTH                         11
#define RXHP_CTEQ_INFO_EQ_HANDLE_MASK                          0x07FF000000000000ULL
#define RXHP_CTEQ_INFO_HANDLE_VALID_MSB                        59
#define RXHP_CTEQ_INFO_HANDLE_VALID_LSB                        59
#define RXHP_CTEQ_INFO_HANDLE_VALID_WIDTH                      1
#define RXHP_CTEQ_INFO_HANDLE_VALID_MASK                       0x0800000000000000ULL
#define RXHP_CTEQ_INFO_EQ_RESRV_MSB                            60
#define RXHP_CTEQ_INFO_EQ_RESRV_LSB                            60
#define RXHP_CTEQ_INFO_EQ_RESRV_WIDTH                          1
#define RXHP_CTEQ_INFO_EQ_RESRV_MASK                           0x1000000000000000ULL
#define RXHP_CTEQ_INFO_UNUSED_63_61_MSB                        63
#define RXHP_CTEQ_INFO_UNUSED_63_61_LSB                        61
#define RXHP_CTEQ_INFO_UNUSED_63_61_WIDTH                      3
#define RXHP_CTEQ_INFO_UNUSED_63_61_MASK                       0xE000000000000000ULL
/*
* Structure from Table titled: EQ reservation operand type (Struct - rxhp_eq_rsv_operand_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_EQ_RSV_OPERAND_EQ_HANDLE_MSB                           10
#define RXHP_EQ_RSV_OPERAND_EQ_HANDLE_LSB                           0
#define RXHP_EQ_RSV_OPERAND_EQ_HANDLE_WIDTH                         11
#define RXHP_EQ_RSV_OPERAND_EQ_HANDLE_MASK                          0x00000000000007FFULL
#define RXHP_EQ_RSV_OPERAND_NI_MSB                                  12
#define RXHP_EQ_RSV_OPERAND_NI_LSB                                  11
#define RXHP_EQ_RSV_OPERAND_NI_WIDTH                                2
#define RXHP_EQ_RSV_OPERAND_NI_MASK                                 0x0000000000001800ULL
#define RXHP_EQ_RSV_OPERAND_OPCODE_MSB                              14
#define RXHP_EQ_RSV_OPERAND_OPCODE_LSB                              13
#define RXHP_EQ_RSV_OPERAND_OPCODE_WIDTH                            2
#define RXHP_EQ_RSV_OPERAND_OPCODE_MASK                             0x0000000000006000ULL
#define RXHP_EQ_RSV_OPERAND_UNUSED_63_15_MSB                        63
#define RXHP_EQ_RSV_OPERAND_UNUSED_63_15_LSB                        15
#define RXHP_EQ_RSV_OPERAND_UNUSED_63_15_WIDTH                      49
#define RXHP_EQ_RSV_OPERAND_UNUSED_63_15_MASK                       0xFFFFFFFFFFFF8000ULL
/*
* Structure from Table titled: EQ reservation response data type (Struct - rxhp_eq_rsv_resp_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define RXHP_EQ_RSV_RESP_RSP_CODE_MSB                            1
#define RXHP_EQ_RSV_RESP_RSP_CODE_LSB                            0
#define RXHP_EQ_RSV_RESP_RSP_CODE_WIDTH                          2
#define RXHP_EQ_RSV_RESP_RSP_CODE_MASK                           0x0000000000000003ULL
#define RXHP_EQ_RSV_RESP_UNUSED_63_2_MSB                         63
#define RXHP_EQ_RSV_RESP_UNUSED_63_2_LSB                         2
#define RXHP_EQ_RSV_RESP_UNUSED_63_2_WIDTH                       62
#define RXHP_EQ_RSV_RESP_UNUSED_63_2_MASK                        0xFFFFFFFFFFFFFFFCULL
/*
* Structure from Table titled: Pre frag sideband memory (Struct - otr_frag_pre_sb_t) - 64 bits 
*                  from File : 163_Programmable_Engine
*/
#define OTR_FRAG_PRE_SB_SB_MSB                                  31
#define OTR_FRAG_PRE_SB_SB_LSB                                  0
#define OTR_FRAG_PRE_SB_SB_WIDTH                                32
#define OTR_FRAG_PRE_SB_SB_MASK                                 0x00000000FFFFFFFFULL
#define OTR_FRAG_PRE_SB_UNUSED_63_32_MSB                        63
#define OTR_FRAG_PRE_SB_UNUSED_63_32_LSB                        32
#define OTR_FRAG_PRE_SB_UNUSED_63_32_WIDTH                      32
#define OTR_FRAG_PRE_SB_UNUSED_63_32_MASK                       0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Post frag sideband memory (Struct - otr_frag_post_sb_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_FRAG_POST_SB_SB_MSB                                  63
#define OTR_FRAG_POST_SB_SB_LSB                                  0
#define OTR_FRAG_POST_SB_SB_WIDTH                                64
#define OTR_FRAG_POST_SB_SB_MASK                                 0xFFFFFFFFFFFFFFFFULL
/*
* Structure from Table titled: Post frag credit count (Struct - otr_frag_credit_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_FRAG_CREDIT_CREDITS_MSB                             2
#define OTR_FRAG_CREDIT_CREDITS_LSB                             0
#define OTR_FRAG_CREDIT_CREDITS_WIDTH                           3
#define OTR_FRAG_CREDIT_CREDITS_MASK                            0x0000000000000007ULL
#define OTR_FRAG_CREDIT_UNUSED_63_3_MSB                         63
#define OTR_FRAG_CREDIT_UNUSED_63_3_LSB                         3
#define OTR_FRAG_CREDIT_UNUSED_63_3_WIDTH                       61
#define OTR_FRAG_CREDIT_UNUSED_63_3_MASK                        0xFFFFFFFFFFFFFFF8ULL
/*
* Structure from Table titled: Context operand (Struct - post_frag_context) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define POST_FRAG_CONTEXT_TC_MSB                                  1
#define POST_FRAG_CONTEXT_TC_LSB                                  0
#define POST_FRAG_CONTEXT_TC_WIDTH                                2
#define POST_FRAG_CONTEXT_TC_MASK                                 0x0000000000000003ULL
#define POST_FRAG_CONTEXT_MC_MSB                                  2
#define POST_FRAG_CONTEXT_MC_LSB                                  2
#define POST_FRAG_CONTEXT_MC_WIDTH                                1
#define POST_FRAG_CONTEXT_MC_MASK                                 0x0000000000000004ULL
#define POST_FRAG_CONTEXT_REPLAY_MSB                              3
#define POST_FRAG_CONTEXT_REPLAY_LSB                              3
#define POST_FRAG_CONTEXT_REPLAY_WIDTH                            1
#define POST_FRAG_CONTEXT_REPLAY_MASK                             0x0000000000000008ULL
#define POST_FRAG_CONTEXT_CREDIT_MSB                              4
#define POST_FRAG_CONTEXT_CREDIT_LSB                              4
#define POST_FRAG_CONTEXT_CREDIT_WIDTH                            1
#define POST_FRAG_CONTEXT_CREDIT_MASK                             0x0000000000000010ULL
#define POST_FRAG_CONTEXT_UNUSED_63_5_MSB                         63
#define POST_FRAG_CONTEXT_UNUSED_63_5_LSB                         5
#define POST_FRAG_CONTEXT_UNUSED_63_5_WIDTH                       59
#define POST_FRAG_CONTEXT_UNUSED_63_5_MASK                        0xFFFFFFFFFFFFFFE0ULL
/*
* Structure from Table titled: Host memory address operand - r1 (Struct - otr_frag_mem_address) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_FRAG_MEM_ADDRESS_ADDRESS_MSB                             56
#define OTR_FRAG_MEM_ADDRESS_ADDRESS_LSB                             0
#define OTR_FRAG_MEM_ADDRESS_ADDRESS_WIDTH                           57
#define OTR_FRAG_MEM_ADDRESS_ADDRESS_MASK                            0x01FFFFFFFFFFFFFFULL
#define OTR_FRAG_MEM_ADDRESS_UNUSED_63_57_MSB                        63
#define OTR_FRAG_MEM_ADDRESS_UNUSED_63_57_LSB                        57
#define OTR_FRAG_MEM_ADDRESS_UNUSED_63_57_WIDTH                      7
#define OTR_FRAG_MEM_ADDRESS_UNUSED_63_57_MASK                       0xFE00000000000000ULL
/*
* Structure from Table titled: Host memory read destination - r2 (Struct - otr_frag_mem_dest) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_FRAG_MEM_DEST_LOCAL_IOVEC_ENTRY_BUFFID_MSB            4
#define OTR_FRAG_MEM_DEST_LOCAL_IOVEC_ENTRY_BUFFID_LSB            0
#define OTR_FRAG_MEM_DEST_LOCAL_IOVEC_ENTRY_BUFFID_WIDTH          5
#define OTR_FRAG_MEM_DEST_LOCAL_IOVEC_ENTRY_BUFFID_MASK           0x000000000000001FULL
#define OTR_FRAG_MEM_DEST_PID_MSB                                 16
#define OTR_FRAG_MEM_DEST_PID_LSB                                 5
#define OTR_FRAG_MEM_DEST_PID_WIDTH                               12
#define OTR_FRAG_MEM_DEST_PID_MASK                                0x000000000001FFE0ULL
#define OTR_FRAG_MEM_DEST_PRIV_LEVEL_MSB                          17
#define OTR_FRAG_MEM_DEST_PRIV_LEVEL_LSB                          17
#define OTR_FRAG_MEM_DEST_PRIV_LEVEL_WIDTH                        1
#define OTR_FRAG_MEM_DEST_PRIV_LEVEL_MASK                         0x0000000000020000ULL
#define OTR_FRAG_MEM_DEST_COMMAND_MSB                             18
#define OTR_FRAG_MEM_DEST_COMMAND_LSB                             18
#define OTR_FRAG_MEM_DEST_COMMAND_WIDTH                           1
#define OTR_FRAG_MEM_DEST_COMMAND_MASK                            0x0000000000040000ULL
#define OTR_FRAG_MEM_DEST_UNUSED_63_19_MSB                        63
#define OTR_FRAG_MEM_DEST_UNUSED_63_19_LSB                        19
#define OTR_FRAG_MEM_DEST_UNUSED_63_19_WIDTH                      45
#define OTR_FRAG_MEM_DEST_UNUSED_63_19_MASK                       0xFFFFFFFFFFF80000ULL
/*
* Structure from Table titled: Buff input sideband memory (Struct - otr_buff_input_sb_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_INPUT_SB_SB_MSB                                  7
#define OTR_BUFF_INPUT_SB_SB_LSB                                  0
#define OTR_BUFF_INPUT_SB_SB_WIDTH                                8
#define OTR_BUFF_INPUT_SB_SB_MASK                                 0x00000000000000FFULL
#define OTR_BUFF_INPUT_SB_UNUSED_63_8_MSB                         63
#define OTR_BUFF_INPUT_SB_UNUSED_63_8_LSB                         8
#define OTR_BUFF_INPUT_SB_UNUSED_63_8_WIDTH                       56
#define OTR_BUFF_INPUT_SB_UNUSED_63_8_MASK                        0xFFFFFFFFFFFFFF00ULL
/*
* Structure from Table titled: Buff output sideband memory (Struct - otr_buff_output_sb_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_OUTPUT_SB_SB_MSB                                  15
#define OTR_BUFF_OUTPUT_SB_SB_LSB                                  0
#define OTR_BUFF_OUTPUT_SB_SB_WIDTH                                16
#define OTR_BUFF_OUTPUT_SB_SB_MASK                                 0x000000000000FFFFULL
#define OTR_BUFF_OUTPUT_SB_UNUSED_63_16_MSB                        63
#define OTR_BUFF_OUTPUT_SB_UNUSED_63_16_LSB                        16
#define OTR_BUFF_OUTPUT_SB_UNUSED_63_16_WIDTH                      48
#define OTR_BUFF_OUTPUT_SB_UNUSED_63_16_MASK                       0xFFFFFFFFFFFF0000ULL
/*
* Structure from Table titled: Buff output credit count (Struct - otr_buff_credit_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_CREDIT_CREDITS_MSB                             2
#define OTR_BUFF_CREDIT_CREDITS_LSB                             0
#define OTR_BUFF_CREDIT_CREDITS_WIDTH                           3
#define OTR_BUFF_CREDIT_CREDITS_MASK                            0x0000000000000007ULL
#define OTR_BUFF_CREDIT_UNUSED_63_3_MSB                         63
#define OTR_BUFF_CREDIT_UNUSED_63_3_LSB                         3
#define OTR_BUFF_CREDIT_UNUSED_63_3_WIDTH                       61
#define OTR_BUFF_CREDIT_UNUSED_63_3_MASK                        0xFFFFFFFFFFFFFFF8ULL
/*
* Structure from Table titled: Buff omb load sideband (Struct - otr_buff_omb_ld_sb_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_OMB_LD_SB_SB_MSB                                  15
#define OTR_BUFF_OMB_LD_SB_SB_LSB                                  0
#define OTR_BUFF_OMB_LD_SB_SB_WIDTH                                16
#define OTR_BUFF_OMB_LD_SB_SB_MASK                                 0x000000000000FFFFULL
#define OTR_BUFF_OMB_LD_SB_UNUSED_63_16_MSB                        63
#define OTR_BUFF_OMB_LD_SB_UNUSED_63_16_LSB                        16
#define OTR_BUFF_OMB_LD_SB_UNUSED_63_16_WIDTH                      48
#define OTR_BUFF_OMB_LD_SB_UNUSED_63_16_MASK                       0xFFFFFFFFFFFF0000ULL
/*
* Structure from Table titled: Buff nack packet ID (Struct - otr_buff_nack_pkt_id_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_NACK_PKT_ID_NACK_PKTID_MSB                          13
#define OTR_BUFF_NACK_PKT_ID_NACK_PKTID_LSB                          0
#define OTR_BUFF_NACK_PKT_ID_NACK_PKTID_WIDTH                        14
#define OTR_BUFF_NACK_PKT_ID_NACK_PKTID_MASK                         0x0000000000003FFFULL
#define OTR_BUFF_NACK_PKT_ID_R_MSB                                   14
#define OTR_BUFF_NACK_PKT_ID_R_LSB                                   14
#define OTR_BUFF_NACK_PKT_ID_R_WIDTH                                 1
#define OTR_BUFF_NACK_PKT_ID_R_MASK                                  0x0000000000004000ULL
#define OTR_BUFF_NACK_PKT_ID_N_V_MSB                                 15
#define OTR_BUFF_NACK_PKT_ID_N_V_LSB                                 15
#define OTR_BUFF_NACK_PKT_ID_N_V_WIDTH                               1
#define OTR_BUFF_NACK_PKT_ID_N_V_MASK                                0x0000000000008000ULL
#define OTR_BUFF_NACK_PKT_ID_HASH_PKTID_MSB                          29
#define OTR_BUFF_NACK_PKT_ID_HASH_PKTID_LSB                          16
#define OTR_BUFF_NACK_PKT_ID_HASH_PKTID_WIDTH                        14
#define OTR_BUFF_NACK_PKT_ID_HASH_PKTID_MASK                         0x000000003FFF0000ULL
#define OTR_BUFF_NACK_PKT_ID_P_MSB                                   30
#define OTR_BUFF_NACK_PKT_ID_P_LSB                                   30
#define OTR_BUFF_NACK_PKT_ID_P_WIDTH                                 1
#define OTR_BUFF_NACK_PKT_ID_P_MASK                                  0x0000000040000000ULL
#define OTR_BUFF_NACK_PKT_ID_H_V_MSB                                 31
#define OTR_BUFF_NACK_PKT_ID_H_V_LSB                                 31
#define OTR_BUFF_NACK_PKT_ID_H_V_WIDTH                               1
#define OTR_BUFF_NACK_PKT_ID_H_V_MASK                                0x0000000080000000ULL
#define OTR_BUFF_NACK_PKT_ID_FW_USE_MSB                              63
#define OTR_BUFF_NACK_PKT_ID_FW_USE_LSB                              32
#define OTR_BUFF_NACK_PKT_ID_FW_USE_WIDTH                            32
#define OTR_BUFF_NACK_PKT_ID_FW_USE_MASK                             0xFFFFFFFF00000000ULL
/*
* Structure from Table titled: Buff nack DLID (Struct - otr_buff_nack_dlid_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_NACK_DLID_DLID_MSB                                23
#define OTR_BUFF_NACK_DLID_DLID_LSB                                0
#define OTR_BUFF_NACK_DLID_DLID_WIDTH                              24
#define OTR_BUFF_NACK_DLID_DLID_MASK                               0x0000000000FFFFFFULL
#define OTR_BUFF_NACK_DLID_MC_TC_MSB                               27
#define OTR_BUFF_NACK_DLID_MC_TC_LSB                               24
#define OTR_BUFF_NACK_DLID_MC_TC_WIDTH                             4
#define OTR_BUFF_NACK_DLID_MC_TC_MASK                              0x000000000F000000ULL
#define OTR_BUFF_NACK_DLID_PT_MSB                                  28
#define OTR_BUFF_NACK_DLID_PT_LSB                                  28
#define OTR_BUFF_NACK_DLID_PT_WIDTH                                1
#define OTR_BUFF_NACK_DLID_PT_MASK                                 0x0000000010000000ULL
#define OTR_BUFF_NACK_DLID_A_MSB                                   29
#define OTR_BUFF_NACK_DLID_A_LSB                                   29
#define OTR_BUFF_NACK_DLID_A_WIDTH                                 1
#define OTR_BUFF_NACK_DLID_A_MASK                                  0x0000000020000000ULL
#define OTR_BUFF_NACK_DLID_FW_USE_MSB                              63
#define OTR_BUFF_NACK_DLID_FW_USE_LSB                              30
#define OTR_BUFF_NACK_DLID_FW_USE_WIDTH                            34
#define OTR_BUFF_NACK_DLID_FW_USE_MASK                             0xFFFFFFFFC0000000ULL
/*
* Structure from Table titled: Transmit delay count (Struct - otr_buff_trans_delay_count_t) - 64 bits
*                  from File : 163_Programmable_Engine
*/
#define OTR_BUFF_TRANS_DELAY_COUNT_COUNT_MSB                               31
#define OTR_BUFF_TRANS_DELAY_COUNT_COUNT_LSB                               0
#define OTR_BUFF_TRANS_DELAY_COUNT_COUNT_WIDTH                             32
#define OTR_BUFF_TRANS_DELAY_COUNT_COUNT_MASK                              0x00000000FFFFFFFFULL
#define OTR_BUFF_TRANS_DELAY_COUNT_UNUSED_63_32_MSB                        63
#define OTR_BUFF_TRANS_DELAY_COUNT_UNUSED_63_32_LSB                        32
#define OTR_BUFF_TRANS_DELAY_COUNT_UNUSED_63_32_WIDTH                      32
#define OTR_BUFF_TRANS_DELAY_COUNT_UNUSED_63_32_MASK                       0xFFFFFFFF00000000ULL


#endif                 /* DEF_FXR_SW_SW_STRUCT_DEFS */
