<stg><name>meanFilterInTime</name>


<trans_list>

<trans id="94" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="3" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="7" to="8">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="8" to="9">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="9" to="10">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="10" to="11">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="11" to="12">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="105" from="12" to="13">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="13" to="14">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry:1  %reset_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %reset)

]]></Node>
<StgValue><ssdm name="reset_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:2  %x_V_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecMemCore([8 x i32]* @aux_array_V, [1 x i8]* @p_str, [12 x i8]* @p_str9, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:4  br i1 %reset_read, label %.preheader.i, label %meanFilterInTime.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:0  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:18  %aux_array_V_load_6 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load_6"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:1  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="2" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:0  %aux_array_V_load = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:18  %aux_array_V_load_6 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load_6"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:2  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:0  %aux_array_V_load = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:3  %aux_array_V_load_1 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_load_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:3  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:3  %aux_array_V_load_1 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_load_1"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:6  %aux_array_V_load_2 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:4  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:6  %aux_array_V_load_2 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load_2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:9  %aux_array_V_load_3 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_load_3"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="34" st_id="6" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i:5  store i32 0, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:9  %aux_array_V_load_3 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16

]]></Node>
<StgValue><ssdm name="aux_array_V_load_3"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:12  %aux_array_V_load_4 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load_4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="37" st_id="7" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:12  %aux_array_V_load_4 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4

]]></Node>
<StgValue><ssdm name="aux_array_V_load_4"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:15  %aux_array_V_load_5 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_load_5"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:21  store i32 %x_V_read, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 7), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:1  store i32 %aux_array_V_load, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 0), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="8" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:15  %aux_array_V_load_5 = load i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

]]></Node>
<StgValue><ssdm name="aux_array_V_load_5"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:2  %tmp_31_cast_i = sext i32 %aux_array_V_load to i33

]]></Node>
<StgValue><ssdm name="tmp_31_cast_i"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:4  store i32 %aux_array_V_load_1, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 1), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:5  %tmp_31_1_cast_i = sext i32 %aux_array_V_load_1 to i33

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast_i"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:8  %tmp_31_2_cast_i = sext i32 %aux_array_V_load_2 to i33

]]></Node>
<StgValue><ssdm name="tmp_31_2_cast_i"/></StgValue>
</operation>

<operation id="46" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:11  %tmp_31_3_cast_i = sext i32 %aux_array_V_load_3 to i33

]]></Node>
<StgValue><ssdm name="tmp_31_3_cast_i"/></StgValue>
</operation>

<operation id="47" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:14  %tmp_31_4_cast_i = sext i32 %aux_array_V_load_4 to i33

]]></Node>
<StgValue><ssdm name="tmp_31_4_cast_i"/></StgValue>
</operation>

<operation id="48" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:17  %tmp_31_5_cast_i = sext i32 %aux_array_V_load_5 to i33

]]></Node>
<StgValue><ssdm name="tmp_31_5_cast_i"/></StgValue>
</operation>

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:20  %tmp_31_6_cast_i = sext i32 %aux_array_V_load_6 to i33

]]></Node>
<StgValue><ssdm name="tmp_31_6_cast_i"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="33" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:22  %tmp_cast_i = sext i32 %x_V_read to i33

]]></Node>
<StgValue><ssdm name="tmp_cast_i"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:23  %tmp1 = add i33 %tmp_31_cast_i, %tmp_31_1_cast_i

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:24  %tmp2 = add i33 %tmp_31_2_cast_i, %tmp_31_3_cast_i

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:25  %tmp = add i33 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:26  %tmp4 = add i33 %tmp_31_4_cast_i, %tmp_31_5_cast_i

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:27  %tmp5 = add i33 %tmp_31_6_cast_i, %tmp_cast_i

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:28  %tmp3 = add i33 %tmp5, %tmp4

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
meanFilterInTime.exit:29  %p_Val2_i = add i33 %tmp3, %tmp

]]></Node>
<StgValue><ssdm name="p_Val2_i"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
meanFilterInTime.exit:30  %y_0_V_write_assign = call i32 @_ssdm_op_PartSelect.i32.i33.i32.i32(i33 %p_Val2_i, i32 1, i32 32)

]]></Node>
<StgValue><ssdm name="y_0_V_write_assign"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="59" st_id="10" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:7  store i32 %aux_array_V_load_2, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 2), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="60" st_id="11" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:10  store i32 %aux_array_V_load_3, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 3), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="61" st_id="12" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:13  store i32 %aux_array_V_load_4, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 4), align 16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="62" st_id="13" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:16  store i32 %aux_array_V_load_5, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 5), align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="63" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="reset_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i:6  br label %meanFilterInTime.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="14" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
meanFilterInTime.exit:19  store i32 %aux_array_V_load_6, i32* getelementptr inbounds ([8 x i32]* @aux_array_V, i32 0, i32 6), align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32">
<![CDATA[
meanFilterInTime.exit:31  ret i32 %y_0_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
