
#####  START OF RAM REPORT FOR COMPILE POINT: top  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                   PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)      
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
                                                                                                                                                                                                                                                                                                                                                                
YES              SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1     NA                 NA                 SRAM_AXI_0.PF_TPSRAM_AHB_AXI_0.SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1     512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)
================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0]     RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                                                                                                                                                                                                                                                          
NO               PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0]     RAM                DEFAULT            PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_1     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_2     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_3     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_4     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
                                                                                                                                                                                    PF_DDR4_SS_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem_mem_0_5     64X12             0                  0       0(0/0/0)                     1(0/0/0)                     
==========================================================================================================================================================================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: top  #####

