<paper id="1535168632"><title>A Platform for Combining Deductive with Algorithmic Verification</title><year>1996</year><authors><author org="Weizmann Institute,#TAB#" id="2171343426">Amir Pnueli</author><author org="Weizmann Institute,#TAB#" id="2096937842">Elad Shahar</author></authors><n_citation>74</n_citation><doc_type>Conference</doc_type><references><reference>1498414460</reference><reference>1540180001</reference><reference>1546119015</reference><reference>1551406732</reference><reference>1582782085</reference><reference>2041152728</reference><reference>2093916942</reference><reference>2129664123</reference><reference>2130308292</reference></references><venue id="1162450063" type="C">Computer Aided Verification</venue><doi>10.1007/3-540-61474-5_68</doi><keywords><keyword weight="0.54154">Design language</keyword><keyword weight="0.0">Hardware circuits</keyword><keyword weight="0.46446">Computer science</keyword><keyword weight="0.47864">CPU cache</keyword><keyword weight="0.46531">Theoretical computer science</keyword><keyword weight="0.64069">Linear temporal logic</keyword><keyword weight="0.40271">CTL*</keyword><keyword weight="0.49792">Mutual exclusion</keyword><keyword weight="0.0">Verification system</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>We describe a computer-aided verification system which combines deductive with algorithmic (model-checking) verification methods. The system, called tlv (for temporal verification system), is constructed as an additional layer superimposed on top of the cmu smv system, and can verify finite-state systems relative to linear temporal logic (ltl) as well as ctl specifications. The systems to be verified can be either hardware circuits written in the smv design language or finite-state reactive programs written in a simple programming language (spl).</abstract></paper>