// Seed: 4219061673
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
  assign module_1.id_10 = 0;
  logic id_3;
  wire id_4, id_5, id_6;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input uwire id_5,
    output tri id_6,
    input tri0 id_7,
    input uwire id_8,
    output wand id_9,
    input supply0 id_10,
    output tri1 id_11,
    output tri id_12,
    input wor id_13
);
  wire id_15;
  ;
  module_0 modCall_1 (
      id_6,
      id_11
  );
endmodule
