[time] Testbench parse ran in 2s
[time] Testbench component wrapper generation ran in 0s
[time] Clang (Generating testbench object file) ran in 0s
[time] FPGA Parse ran in 2s
[time] Transforming to FPGA ABI ran in 0s
[time] Testbench parse ran in 4s
[time] Testbench component wrapper generation ran in 0s
[time] Clang (Generating testbench object file) ran in 0s
[time] FPGA Parse ran in 4s
[time] Transforming to FPGA ABI ran in 0s
[time] Get IRproject_name from object file ran in 0s
[time] Get IRproject_name from object file ran in 0s
[time] Link IR ran in 0s
[time] Early IP Link ran in 1s
[time] Main Optimizer ran in 5s
[time] Lower intrinsics to IP calls ran in 0s
[time] Late IP library ran in 1s
[time] Inline and clean up ran in 0s
[time] Verilog code generation, llc ran in 40s
[time] System Integration ran in 1s
[time] Generate component script for Platform Designer ran in 4s
[time] Create Report ran in 1s
[time] Generate testbench QSYS system ran in 4s
[time] Generate testbench Verilog from Platform Designer system ran in 6s
[time] Elaborate verification testbench ran in 2s
