--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.425 ns
From           : GPIO[23]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[7]
From Clock     : --
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 14.587 ns
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|wrfull_eq_comp_aeb_int~93_OTERM146
To             : DEBUG_LED0
From Clock     : IFCLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.470 ns
From           : FLAGC
To             : DEBUG_LED1
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -1.346 ns
From           : CDOUT
To             : Tx_q[0]
From Clock     : --
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Setup: 'IFCLK'
Slack          : 10.852 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : Rx_register[8]
To             : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a8~portb_datain_reg0
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Setup: 'SPI_SCK'
Slack          : 13.029 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 128.14 MHz ( period = 7.804 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|BitCounter[5]
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[2]
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Setup: 'FX2_CLK'
Slack          : 16.918 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : 255.43 MHz ( period = 3.915 ns )
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|RegisterX:port0reg|OUT[0]
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Clock Setup: 'BCLK'
Slack          : 29.692 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 45.46 MHz ( period = 21.996 ns )
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|q_a[8]
To             : sync_count[0]
From Clock     : BCLK
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Setup: 'CLK_12MHZ'
Slack          : 33.467 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : 69.22 MHz ( period = 14.446 ns )
From           : CCdata[16]
To             : CC~reg0
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'BCLK'
Slack          : 0.358 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|a_graycounter_r96:rdptr_g1p|counter_ffa[10]
To             : Rx_fifo:Rx_fifo|dcfifo:dcfifo_component|dcfifo_6bf1:auto_generated|altsyncram_vpu:fifo_ram|altsyncram_aec1:altsyncram5|ram_block6a13~porta_address_reg10
From Clock     : BCLK
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Hold: 'IFCLK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : RX_wait[0]
To             : RX_wait[0]
From Clock     : IFCLK
To Clock       : IFCLK
Failed Paths   : 0

Type           : Clock Hold: 'CLK_12MHZ'
Slack          : 0.499 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : CCstate.00
To             : CCstate.00
From Clock     : CLK_12MHZ
To Clock       : CLK_12MHZ
Failed Paths   : 0

Type           : Clock Hold: 'SPI_SCK'
Slack          : 0.499 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sRd
From Clock     : SPI_SCK
To Clock       : SPI_SCK
Failed Paths   : 0

Type           : Clock Hold: 'FX2_CLK'
Slack          : 1.202 ns
Required Time  : 48.00 MHz ( period = 20.833 ns )
Actual Time    : N/A
From           : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph1
To             : gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|CS_ph2
From Clock     : FX2_CLK
To Clock       : FX2_CLK
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

