<stg><name>xillybus_wrapper</name>


<trans_list>

<trans id="13" from="1" to="2">
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %data = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

]]></node>
<StgValue><ssdm name="data"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="4" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %data_1 = add nsw i32 %data, 5

]]></node>
<StgValue><ssdm name="data_1"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %data_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0">
<![CDATA[
:9  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="14" name="in_r" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="15" name="out_r" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="17" from="_ssdm_op_Read.ap_fifo.i32P" to="data" fromId="16" toId="3">
</dataflow>
<dataflow id="18" from="in_r" to="data" fromId="14" toId="3">
</dataflow>
<dataflow id="20" from="_ssdm_op_SpecBitsMap" to="stg_4" fromId="19" toId="4">
</dataflow>
<dataflow id="21" from="in_r" to="stg_4" fromId="14" toId="4">
</dataflow>
<dataflow id="22" from="_ssdm_op_SpecBitsMap" to="stg_5" fromId="19" toId="5">
</dataflow>
<dataflow id="23" from="out_r" to="stg_5" fromId="15" toId="5">
</dataflow>
<dataflow id="25" from="_ssdm_op_SpecTopModule" to="stg_6" fromId="24" toId="6">
</dataflow>
<dataflow id="27" from="str" to="stg_6" fromId="26" toId="6">
</dataflow>
<dataflow id="29" from="_ssdm_op_SpecInterface" to="stg_7" fromId="28" toId="7">
</dataflow>
<dataflow id="30" from="in_r" to="stg_7" fromId="14" toId="7">
</dataflow>
<dataflow id="32" from="p_str" to="stg_7" fromId="31" toId="7">
</dataflow>
<dataflow id="34" from="stg_33" to="stg_7" fromId="33" toId="7">
</dataflow>
<dataflow id="35" from="stg_33" to="stg_7" fromId="33" toId="7">
</dataflow>
<dataflow id="36" from="stg_33" to="stg_7" fromId="33" toId="7">
</dataflow>
<dataflow id="37" from="stg_33" to="stg_7" fromId="33" toId="7">
</dataflow>
<dataflow id="39" from="p_str1" to="stg_7" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="p_str1" to="stg_7" fromId="38" toId="7">
</dataflow>
<dataflow id="41" from="p_str1" to="stg_7" fromId="38" toId="7">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecInterface" to="stg_8" fromId="28" toId="8">
</dataflow>
<dataflow id="43" from="out_r" to="stg_8" fromId="15" toId="8">
</dataflow>
<dataflow id="44" from="p_str" to="stg_8" fromId="31" toId="8">
</dataflow>
<dataflow id="45" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="46" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="47" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="48" from="stg_33" to="stg_8" fromId="33" toId="8">
</dataflow>
<dataflow id="49" from="p_str1" to="stg_8" fromId="38" toId="8">
</dataflow>
<dataflow id="50" from="p_str1" to="stg_8" fromId="38" toId="8">
</dataflow>
<dataflow id="51" from="p_str1" to="stg_8" fromId="38" toId="8">
</dataflow>
<dataflow id="52" from="_ssdm_op_SpecInterface" to="stg_9" fromId="28" toId="9">
</dataflow>
<dataflow id="53" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="55" from="p_str2" to="stg_9" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="57" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="58" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="59" from="stg_33" to="stg_9" fromId="33" toId="9">
</dataflow>
<dataflow id="60" from="p_str1" to="stg_9" fromId="38" toId="9">
</dataflow>
<dataflow id="61" from="p_str1" to="stg_9" fromId="38" toId="9">
</dataflow>
<dataflow id="62" from="p_str1" to="stg_9" fromId="38" toId="9">
</dataflow>
<dataflow id="63" from="data" to="data_1" fromId="3" toId="10">
</dataflow>
<dataflow id="65" from="stg_64" to="data_1" fromId="64" toId="10">
</dataflow>
<dataflow id="67" from="_ssdm_op_Write.ap_fifo.i32P" to="stg_11" fromId="66" toId="11">
</dataflow>
<dataflow id="68" from="out_r" to="stg_11" fromId="15" toId="11">
</dataflow>
<dataflow id="69" from="data_1" to="stg_11" fromId="10" toId="11">
</dataflow>
</dataflows>


</stg>
