

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Sun Mar 28 14:51:31 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        BNN_6
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k70t-fbv676-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  12.00|    10.489|        1.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+--------+------+--------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min |   max  |  min |   max  |   Type  |
    +------+--------+------+--------+---------+
    |  9626|  353938|  9626|  353938|   none  |
    +------+--------+------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |                      |           |     Latency     |     Interval    | Pipeline|
        |       Instance       |   Module  |   min  |   max  |   min  |   max  |   Type  |
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |grp_bin_conv_fu_399   |bin_conv   |  310662|  344311|  310662|  344311|   none  |
        |grp_bin_dense_fu_415  |bin_dense  |      13|      13|      13|      13|   none  |
        +----------------------+-----------+--------+--------+--------+--------+---------+

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- LOOP_DMEM_I  |   128|   128|         2|          -|          -|    64|    no    |
        |- LOOP_WT_I    |  9364|  9364|         2|          -|          -|  4682|    no    |
        |- LOOP_KH_I    |   128|   128|         2|          -|          -|    64|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|    425|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        7|      1|   1817|   8305|    0|
|Memory           |       50|      -|      0|      0|    0|
|Multiplexer      |        -|      -|      -|    325|    -|
|Register         |        -|      -|    253|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |       57|      1|   2070|   9055|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      270|    240|  82000|  41000|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |       21|   ~0  |      2|     22|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-----------+---------+-------+------+------+-----+
    |grp_bin_conv_fu_399   |bin_conv   |        7|      1|  1607|  7356|    0|
    |grp_bin_dense_fu_415  |bin_dense  |        0|      0|   210|   949|    0|
    +----------------------+-----------+---------+-------+------+------+-----+
    |Total                 |           |        7|      1|  1817|  8305|    0|
    +----------------------+-----------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |dmem_V_U    |top_dmem_V    |       16|  0|   0|    0|  4096|   64|     1|       262144|
    |kh_mem_V_U  |top_kh_mem_V  |        2|  0|   0|    0|    64|   64|     1|         4096|
    |wt_mem_V_U  |top_wt_mem_V  |       32|  0|   0|    0|  4682|   64|     1|       299648|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |              |       50|  0|   0|    0|  8842|  192|     3|       565888|
    +------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln180_1_fu_730_p2             |     +    |      0|  0|  20|          13|          13|
    |add_ln180_fu_648_p2               |     +    |      0|  0|  14|          14|          14|
    |add_ln700_6_fu_823_p2             |     +    |      0|  0|  23|          16|          16|
    |add_ln700_fu_762_p2               |     +    |      0|  0|  23|          16|          16|
    |add_ln887_fu_626_p2               |     +    |      0|  0|  14|          14|          14|
    |i_V_1_fu_751_p2                   |     +    |      0|  0|  15|           7|           1|
    |i_V_2_fu_537_p2                   |     +    |      0|  0|  15|           1|           7|
    |i_V_fu_702_p2                     |     +    |      0|  0|  20|           1|          13|
    |img_idx_V_fu_670_p2               |     +    |      0|  0|  23|          16|           1|
    |img_off_V_fu_659_p2               |     +    |      0|  0|  17|          10|           1|
    |ap_block_state10_on_subcall_done  |    and   |      0|  0|   6|           1|           1|
    |ap_predicate_op159_call_state10   |    and   |      0|  0|   6|           1|           1|
    |t_V_fu_461_p2                     |    and   |      0|  0|   6|           1|           1|
    |icmp_ln879_1_fu_517_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln879_2_fu_665_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp_ln879_fu_507_p2              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln887_1_fu_696_p2            |   icmp   |      0|  0|  13|          13|          13|
    |icmp_ln887_2_fu_745_p2            |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln887_fu_531_p2              |   icmp   |      0|  0|  11|           7|           8|
    |or_ln879_fu_771_p2                |    or    |      0|  0|   6|           1|           1|
    |nc_V_fu_808_p3                    |  select  |      0|  0|  16|           1|          16|
    |select_ln180_fu_722_p3            |  select  |      0|  0|  12|           1|          12|
    |select_ln700_fu_816_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln790_1_fu_684_p3          |  select  |      0|  0|  10|           1|           1|
    |select_ln790_fu_676_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln879_fu_800_p3            |  select  |      0|  0|  16|           1|          16|
    |t_V_1_fu_471_p3                   |  select  |      0|  0|  16|           1|           1|
    |r_V_fu_577_p2                     |    shl   |      0|  0|  35|          16|          16|
    |words_per_image_V_fu_501_p2       |    shl   |      0|  0|  12|           1|           5|
    |p_Result_s_fu_443_p2              |    xor   |      0|  0|   6|           1|           2|
    |r_V_2_fu_479_p2                   |    xor   |      0|  0|   6|           1|           2|
    |xor_ln879_fu_766_p2               |    xor   |      0|  0|   6|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 425|         180|         232|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  56|         13|    1|         13|
    |dmem_V_address0           |  38|          7|   12|         84|
    |dmem_V_ce0                |  21|          4|    1|          4|
    |dmem_V_d0                 |  21|          4|   64|        256|
    |dmem_V_we0                |  21|          4|    1|          4|
    |dmem_i_V_address0         |  21|          4|   11|         44|
    |kh_index_V_new_1_reg_375  |  15|          3|   16|         48|
    |kh_mem_V_address0         |  21|          4|    6|         24|
    |kh_mem_V_ce0              |  15|          3|    1|          3|
    |n_outputs_V_pn_reg_386    |   9|          2|   16|         32|
    |p_0218_0_reg_342          |   9|          2|    7|         14|
    |p_0481_0_reg_353          |   9|          2|   13|         26|
    |p_0584_0_reg_364          |   9|          2|    7|         14|
    |p_0700_0_reg_318          |   9|          2|   16|         32|
    |p_0868_0_reg_330          |   9|          2|   10|         20|
    |wt_mem_V_address0         |  21|          4|   13|         52|
    |wt_mem_V_ce0              |  21|          4|    1|          4|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 325|         66|  196|        674|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln180_1_reg_1003               |  13|   0|   13|          0|
    |ap_CS_fsm                          |  12|   0|   12|          0|
    |grp_bin_conv_fu_399_ap_start_reg   |   1|   0|    1|          0|
    |grp_bin_dense_fu_415_ap_start_reg  |   1|   0|    1|          0|
    |i_V_1_reg_1016                     |   7|   0|    7|          0|
    |i_V_2_reg_955                      |   7|   0|    7|          0|
    |i_V_reg_998                        |  13|   0|   13|          0|
    |icmp_ln879_1_reg_938               |   1|   0|    1|          0|
    |icmp_ln879_reg_929                 |   1|   0|    1|          0|
    |kh_index_V                         |  16|   0|   16|          0|
    |kh_index_V_new_1_reg_375           |  16|   0|   16|          0|
    |layer_type_V_reg_883               |   2|   0|    2|          0|
    |n_outputs_V_pn_reg_386             |  16|   0|   16|          0|
    |nc_V_reg_1036                      |  16|   0|   16|          0|
    |o_index_V                          |  16|   0|   16|          0|
    |p_0218_0_reg_342                   |   7|   0|    7|          0|
    |p_0481_0_reg_353                   |  13|   0|   13|          0|
    |p_0584_0_reg_364                   |   7|   0|    7|          0|
    |p_0700_0_reg_318                   |  16|   0|   16|          0|
    |p_0868_0_reg_330                   |  10|   0|   10|          0|
    |r_V_2_reg_917                      |   1|   0|    1|          0|
    |ret_V_2_reg_947                    |   6|   0|    6|          0|
    |ret_V_4_reg_942                    |   1|   0|    1|          0|
    |ret_V_6_reg_960                    |   6|   0|    6|          0|
    |t_V_1_reg_910                      |  16|   0|   16|          0|
    |t_V_reg_898                        |   1|   0|    1|          0|
    |trunc_ln700_reg_893                |   1|   0|    1|          0|
    |trunc_ln792_reg_888                |   1|   0|    1|          0|
    |trunc_ln887_3_reg_975              |  14|   0|   14|          0|
    |zext_ln544_4_reg_1021              |   7|   0|   64|         57|
    |zext_ln764_reg_904                 |   1|   0|   16|         15|
    |zext_ln775_reg_924                 |   2|   0|   16|         14|
    |zext_ln879_reg_933                 |   5|   0|   10|          5|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 253|   0|  344|         91|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_start           |  in |    1| ap_ctrl_hs |       top      | return value |
|ap_done            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_idle            | out |    1| ap_ctrl_hs |       top      | return value |
|ap_ready           | out |    1| ap_ctrl_hs |       top      | return value |
|wt_i_V_address0    | out |   13|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_ce0         | out |    1|  ap_memory |     wt_i_V     |     array    |
|wt_i_V_q0          |  in |   64|  ap_memory |     wt_i_V     |     array    |
|kh_i_V_address0    | out |    6|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_ce0         | out |    1|  ap_memory |     kh_i_V     |     array    |
|kh_i_V_q0          |  in |   64|  ap_memory |     kh_i_V     |     array    |
|dmem_i_V_address0  | out |   11|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_ce0       | out |    1|  ap_memory |    dmem_i_V    |     array    |
|dmem_i_V_q0        |  in |   64|  ap_memory |    dmem_i_V    |     array    |
|dmem_o_V_address0  | out |    7|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_ce0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_we0       | out |    1|  ap_memory |    dmem_o_V    |     array    |
|dmem_o_V_d0        | out |   64|  ap_memory |    dmem_o_V    |     array    |
|n_inputs_V         |  in |   16|   ap_none  |   n_inputs_V   |    scalar    |
|n_outputs_V        |  in |   16|   ap_none  |   n_outputs_V  |    scalar    |
|input_words_V      |  in |   16|   ap_none  |  input_words_V |    scalar    |
|output_words_V     |  in |   16|   ap_none  | output_words_V |    scalar    |
|layer_mode_V       |  in |    3|   ap_none  |  layer_mode_V  |    scalar    |
|dmem_mode_V        |  in |    1|   ap_none  |   dmem_mode_V  |    scalar    |
|width_mode_V       |  in |    2|   ap_none  |  width_mode_V  |    scalar    |
|norm_mode_V        |  in |    2|   ap_none  |   norm_mode_V  |    scalar    |
+-------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 6 
5 --> 4 
6 --> 7 8 9 10 
7 --> 6 
8 --> 10 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !879"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !885"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !891"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !897"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !903"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !909"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !913"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !917"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !921"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !925"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !929"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !933"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 25 'read' 'norm_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 26 'read' 'width_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 27 'read' 'dmem_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 28 'read' 'layer_mode_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)" [cpp/accel/Accel.cpp:729]   --->   Operation 29 'read' 'n_outputs_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 0" [cpp/accel/Accel.cpp:729]   --->   Operation 30 'getelementptr' 'dmem_o_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 31 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)" [cpp/accel/Accel.cpp:740]   --->   Operation 32 'partselect' 'layer_type_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln792 = trunc i3 %layer_mode_V_read to i1" [cpp/accel/Accel.cpp:764]   --->   Operation 33 'trunc' 'trunc_ln792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node t_V)   --->   "%p_Result_s = xor i1 %trunc_ln792, true" [cpp/accel/Accel.cpp:764]   --->   Operation 34 'xor' 'p_Result_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_Val2_s = load i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:768]   --->   Operation 35 'load' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln700 = trunc i16 %p_Val2_s to i1" [cpp/accel/Accel.cpp:825]   --->   Operation 36 'trunc' 'trunc_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%o_index_V_load = load i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:825]   --->   Operation 37 'load' 'o_index_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.61ns) (out node of the LUT)   --->   "%t_V = and i1 %trunc_ln700, %p_Result_s" [cpp/accel/Accel.cpp:764]   --->   Operation 38 'and' 't_V' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln764 = zext i1 %t_V to i16" [cpp/accel/Accel.cpp:764]   --->   Operation 39 'zext' 'zext_ln764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.54ns)   --->   "%t_V_1 = select i1 %trunc_ln792, i16 0, i16 %o_index_V_load" [cpp/accel/Accel.cpp:764]   --->   Operation 40 'select' 't_V_1' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns)   --->   "%r_V_2 = xor i1 %dmem_mode_V_read, true" [cpp/accel/Accel.cpp:772]   --->   Operation 41 'xor' 'r_V_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)" [cpp/accel/Accel.cpp:775]   --->   Operation 42 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln775 = zext i3 %shl_ln to i16" [cpp/accel/Accel.cpp:775]   --->   Operation 43 'zext' 'zext_ln775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln775_1 = zext i3 %shl_ln to i5" [cpp/accel/Accel.cpp:775]   --->   Operation 44 'zext' 'zext_ln775_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.50ns)   --->   "%words_per_image_V = shl i5 1, %zext_ln775_1" [cpp/accel/Accel.cpp:775]   --->   Operation 45 'shl' 'words_per_image_V' <Predicate = true> <Delay = 1.50> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.64ns)   --->   "%icmp_ln879 = icmp eq i2 %layer_type_V, 1" [cpp/accel/Accel.cpp:780]   --->   Operation 46 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln879 = zext i5 %words_per_image_V to i10" [cpp/accel/Accel.cpp:785]   --->   Operation 47 'zext' 'zext_ln879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.64ns)   --->   "%icmp_ln879_1 = icmp eq i2 %layer_type_V, 0" [cpp/accel/Accel.cpp:785]   --->   Operation 48 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.06ns)   --->   "br label %0" [cpp/accel/Accel.cpp:778]   --->   Operation 49 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_0700_0 = phi i16 [ 0, %._crit_edge ], [ %select_ln790, %6 ]" [cpp/accel/Accel.cpp:790]   --->   Operation 50 'phi' 'p_0700_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_0868_0 = phi i10 [ 0, %._crit_edge ], [ %select_ln790_1, %6 ]" [cpp/accel/Accel.cpp:790]   --->   Operation 51 'phi' 'p_0868_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_0218_0 = phi i7 [ 0, %._crit_edge ], [ %i_V_2, %6 ]"   --->   Operation 52 'phi' 'p_0218_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%ret_V_4 = trunc i7 %p_0218_0 to i1" [cpp/accel/Accel.cpp:778]   --->   Operation 53 'trunc' 'ret_V_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%ret_V_2 = trunc i7 %p_0218_0 to i6" [cpp/accel/Accel.cpp:778]   --->   Operation 54 'trunc' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.18ns)   --->   "%icmp_ln887 = icmp eq i7 %p_0218_0, -64" [cpp/accel/Accel.cpp:778]   --->   Operation 55 'icmp' 'icmp_ln887' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 56 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.37ns)   --->   "%i_V_2 = add i7 1, %p_0218_0" [cpp/accel/Accel.cpp:778]   --->   Operation 57 'add' 'i_V_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887, label %.preheader1441.preheader, label %1" [cpp/accel/Accel.cpp:778]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str44) nounwind" [cpp/accel/Accel.cpp:778]   --->   Operation 59 'specloopname' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %_ZNK11ap_int_baseILi16ELb0EElsILi34EEE7ap_uintILi16EERKS_IXT_ELb1EE.exit, label %2" [cpp/accel/Accel.cpp:780]   --->   Operation 60 'br' <Predicate = (!icmp_ln887)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %3, label %4" [cpp/accel/Accel.cpp:785]   --->   Operation 61 'br' <Predicate = (!icmp_ln887 & !icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_V_6 = call i6 @_ssdm_op_PartSelect.i6.i7.i32.i32(i7 %p_0218_0, i32 1, i32 6)" [cpp/accel/Accel.cpp:788]   --->   Operation 62 'partselect' 'ret_V_6' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln544_3 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:788]   --->   Operation 63 'zext' 'zext_ln544_3' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_3" [cpp/accel/Accel.cpp:788]   --->   Operation 64 'getelementptr' 'dmem_i_V_addr_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 65 [2/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:788]   --->   Operation 65 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln544_2 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:786]   --->   Operation 66 'zext' 'zext_ln544_2' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544_2" [cpp/accel/Accel.cpp:786]   --->   Operation 67 'getelementptr' 'dmem_i_V_addr_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:786]   --->   Operation 68 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln887 & !icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%ret_V_9 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0700_0, i32 1, i32 15)" [cpp/accel/Accel.cpp:782]   --->   Operation 69 'partselect' 'ret_V_9' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_V_5 = zext i15 %ret_V_9 to i16" [cpp/accel/Accel.cpp:782]   --->   Operation 70 'zext' 'ret_V_5' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (2.54ns)   --->   "%r_V = shl i16 %ret_V_5, %zext_ln775" [cpp/accel/Accel.cpp:783]   --->   Operation 71 'shl' 'r_V' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.54> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.84> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln887_3 = trunc i16 %r_V to i14" [cpp/accel/Accel.cpp:778]   --->   Operation 72 'trunc' 'trunc_ln887_3' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i7 %p_0218_0 to i64" [cpp/accel/Accel.cpp:783]   --->   Operation 73 'zext' 'zext_ln544' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %zext_ln544" [cpp/accel/Accel.cpp:783]   --->   Operation 74 'getelementptr' 'dmem_i_V_addr' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 0.00>
ST_2 : Operation 75 [2/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:783]   --->   Operation 75 'load' 'dmem_i_V_load' <Predicate = (!icmp_ln887 & icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 76 [1/1] (1.06ns)   --->   "br label %.preheader1441" [cpp/accel/Accel.cpp:798]   --->   Operation 76 'br' <Predicate = (icmp_ln887)> <Delay = 1.06>

State 3 <SV = 2> <Delay = 5.32>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ret_V_3 = zext i6 %ret_V_6 to i7" [cpp/accel/Accel.cpp:788]   --->   Operation 77 'zext' 'ret_V_3' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7(i1 %dmem_mode_V_read, i1 %ret_V_4, i3 0, i7 %ret_V_3)" [cpp/accel/Accel.cpp:788]   --->   Operation 78 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln180_2 = zext i12 %tmp_2 to i64" [cpp/accel/Accel.cpp:788]   --->   Operation 79 'zext' 'zext_ln180_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%dmem_V_addr_2 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_2" [cpp/accel/Accel.cpp:788]   --->   Operation 80 'getelementptr' 'dmem_V_addr_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 81 [1/2] (2.66ns)   --->   "%dmem_i_V_load_2 = load i64* %dmem_i_V_addr_2, align 8" [cpp/accel/Accel.cpp:788]   --->   Operation 81 'load' 'dmem_i_V_load_2' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 82 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_2, i64* %dmem_V_addr_2, align 8" [cpp/accel/Accel.cpp:788]   --->   Operation 82 'store' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %5"   --->   Operation 83 'br' <Predicate = (!icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i5.i6(i1 %dmem_mode_V_read, i5 0, i6 %ret_V_2)" [cpp/accel/Accel.cpp:786]   --->   Operation 84 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln180_1 = zext i12 %tmp_1 to i64" [cpp/accel/Accel.cpp:786]   --->   Operation 85 'zext' 'zext_ln180_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%dmem_V_addr_1 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_1" [cpp/accel/Accel.cpp:786]   --->   Operation 86 'getelementptr' 'dmem_V_addr_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 87 [1/2] (2.66ns)   --->   "%dmem_i_V_load_1 = load i64* %dmem_i_V_addr_1, align 8" [cpp/accel/Accel.cpp:786]   --->   Operation 87 'load' 'dmem_i_V_load_1' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 88 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load_1, i64* %dmem_V_addr_1, align 8" [cpp/accel/Accel.cpp:786]   --->   Operation 88 'store' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br label %5" [cpp/accel/Accel.cpp:786]   --->   Operation 89 'br' <Predicate = (!icmp_ln879 & icmp_ln879_1)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 90 'br' <Predicate = (!icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln887 = zext i10 %p_0868_0 to i14" [cpp/accel/Accel.cpp:778]   --->   Operation 91 'zext' 'zext_ln887' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln887 = add i14 %trunc_ln887_3, %zext_ln887" [cpp/accel/Accel.cpp:778]   --->   Operation 92 'add' 'add_ln887' <Predicate = (icmp_ln879)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln887_4 = trunc i16 %p_0700_0 to i1" [cpp/accel/Accel.cpp:778]   --->   Operation 93 'trunc' 'trunc_ln887_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_BitConcatenate.i12.i1.i1.i10(i1 %dmem_mode_V_read, i1 %trunc_ln887_4, i10 0)" [cpp/accel/Accel.cpp:783]   --->   Operation 94 'bitconcatenate' 'tmp' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln180 = zext i12 %tmp to i14" [cpp/accel/Accel.cpp:783]   --->   Operation 95 'zext' 'zext_ln180' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.51ns) (root node of TernaryAdder)   --->   "%add_ln180 = add i14 %add_ln887, %zext_ln180" [cpp/accel/Accel.cpp:783]   --->   Operation 96 'add' 'add_ln180' <Predicate = (icmp_ln879)> <Delay = 2.51> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.25> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln180_4 = zext i14 %add_ln180 to i64" [cpp/accel/Accel.cpp:783]   --->   Operation 97 'zext' 'zext_ln180_4' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%dmem_V_addr = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_4" [cpp/accel/Accel.cpp:783]   --->   Operation 98 'getelementptr' 'dmem_V_addr' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 99 [1/2] (2.66ns)   --->   "%dmem_i_V_load = load i64* %dmem_i_V_addr, align 8" [cpp/accel/Accel.cpp:783]   --->   Operation 99 'load' 'dmem_i_V_load' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 100 [1/1] (2.66ns)   --->   "store i64 %dmem_i_V_load, i64* %dmem_V_addr, align 8" [cpp/accel/Accel.cpp:783]   --->   Operation 100 'store' <Predicate = (icmp_ln879)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br label %6" [cpp/accel/Accel.cpp:784]   --->   Operation 101 'br' <Predicate = (icmp_ln879)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (1.41ns)   --->   "%img_off_V = add i10 %p_0868_0, 1" [cpp/accel/Accel.cpp:790]   --->   Operation 102 'add' 'img_off_V' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.29ns)   --->   "%icmp_ln879_2 = icmp eq i10 %img_off_V, %zext_ln879" [cpp/accel/Accel.cpp:790]   --->   Operation 103 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.48ns)   --->   "%img_idx_V = add i16 %p_0700_0, 1" [cpp/accel/Accel.cpp:792]   --->   Operation 104 'add' 'img_idx_V' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.54ns)   --->   "%select_ln790 = select i1 %icmp_ln879_2, i16 %img_idx_V, i16 %p_0700_0" [cpp/accel/Accel.cpp:790]   --->   Operation 105 'select' 'select_ln790' <Predicate = true> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.45ns)   --->   "%select_ln790_1 = select i1 %icmp_ln879_2, i10 0, i10 %img_off_V" [cpp/accel/Accel.cpp:790]   --->   Operation 106 'select' 'select_ln790_1' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "br label %0" [cpp/accel/Accel.cpp:778]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 2.66>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%p_0481_0 = phi i13 [ %i_V, %7 ], [ 0, %.preheader1441.preheader ]"   --->   Operation 108 'phi' 'p_0481_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%ret_V = trunc i13 %p_0481_0 to i1" [cpp/accel/Accel.cpp:798]   --->   Operation 109 'trunc' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (1.39ns)   --->   "%icmp_ln887_1 = icmp eq i13 %p_0481_0, -3510" [cpp/accel/Accel.cpp:798]   --->   Operation 110 'icmp' 'icmp_ln887_1' <Predicate = true> <Delay = 1.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)"   --->   Operation 111 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.45ns)   --->   "%i_V = add i13 1, %p_0481_0" [cpp/accel/Accel.cpp:798]   --->   Operation 112 'add' 'i_V' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_1, label %.preheader.preheader, label %7" [cpp/accel/Accel.cpp:798]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%tmp_4 = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_0481_0, i32 1, i32 12)" [cpp/accel/Accel.cpp:800]   --->   Operation 114 'partselect' 'tmp_4' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%zext_ln1372 = zext i12 %tmp_4 to i13" [cpp/accel/Accel.cpp:800]   --->   Operation 115 'zext' 'zext_ln1372' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln180_1)   --->   "%select_ln180 = select i1 %ret_V, i13 2341, i13 0" [cpp/accel/Accel.cpp:800]   --->   Operation 116 'select' 'select_ln180' <Predicate = (!icmp_ln887_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln180_1 = add i13 %zext_ln1372, %select_ln180" [cpp/accel/Accel.cpp:800]   --->   Operation 117 'add' 'add_ln180_1' <Predicate = (!icmp_ln887_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln544_1 = zext i13 %p_0481_0 to i64" [cpp/accel/Accel.cpp:800]   --->   Operation 118 'zext' 'zext_ln544_1' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %zext_ln544_1" [cpp/accel/Accel.cpp:800]   --->   Operation 119 'getelementptr' 'wt_i_V_addr' <Predicate = (!icmp_ln887_1)> <Delay = 0.00>
ST_4 : Operation 120 [2/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:800]   --->   Operation 120 'load' 'wt_i_V_load' <Predicate = (!icmp_ln887_1)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 121 [1/1] (1.06ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:805]   --->   Operation 121 'br' <Predicate = (icmp_ln887_1)> <Delay = 1.06>

State 5 <SV = 3> <Delay = 5.32>
ST_5 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str45) nounwind" [cpp/accel/Accel.cpp:798]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln180_5 = zext i13 %add_ln180_1 to i64" [cpp/accel/Accel.cpp:800]   --->   Operation 123 'zext' 'zext_ln180_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%wt_mem_V_addr = getelementptr [4682 x i64]* @wt_mem_V, i64 0, i64 %zext_ln180_5" [cpp/accel/Accel.cpp:800]   --->   Operation 124 'getelementptr' 'wt_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/2] (2.66ns)   --->   "%wt_i_V_load = load i64* %wt_i_V_addr, align 8" [cpp/accel/Accel.cpp:800]   --->   Operation 125 'load' 'wt_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 126 [1/1] (2.66ns)   --->   "store i64 %wt_i_V_load, i64* %wt_mem_V_addr, align 8" [cpp/accel/Accel.cpp:800]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader1441" [cpp/accel/Accel.cpp:798]   --->   Operation 127 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 2.66>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%p_0584_0 = phi i7 [ %i_V_1, %8 ], [ 0, %.preheader.preheader ]"   --->   Operation 128 'phi' 'p_0584_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.18ns)   --->   "%icmp_ln887_2 = icmp eq i7 %p_0584_0, -64" [cpp/accel/Accel.cpp:805]   --->   Operation 129 'icmp' 'icmp_ln887_2' <Predicate = true> <Delay = 1.18> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 130 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (1.37ns)   --->   "%i_V_1 = add i7 %p_0584_0, 1" [cpp/accel/Accel.cpp:805]   --->   Operation 131 'add' 'i_V_1' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "br i1 %icmp_ln887_2, label %9, label %8" [cpp/accel/Accel.cpp:805]   --->   Operation 132 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln544_4 = zext i7 %p_0584_0 to i64" [cpp/accel/Accel.cpp:807]   --->   Operation 133 'zext' 'zext_ln544_4' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:807]   --->   Operation 134 'getelementptr' 'kh_i_V_addr' <Predicate = (!icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 135 [2/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:807]   --->   Operation 135 'load' 'kh_i_V_load' <Predicate = (!icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879_1, label %._crit_edge1459, label %10" [cpp/accel/Accel.cpp:810]   --->   Operation 136 'br' <Predicate = (icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %._crit_edge1460_ifconv, label %11" [cpp/accel/Accel.cpp:827]   --->   Operation 137 'br' <Predicate = (!icmp_ln879_1 & icmp_ln887_2)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (2.66ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:862]   --->   Operation 138 'call' <Predicate = (!icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 139 [2/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:836]   --->   Operation 139 'load' 'kh_word_V' <Predicate = (icmp_ln879 & !icmp_ln879_1 & icmp_ln887_2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_6 : Operation 140 [1/1] (1.48ns)   --->   "%add_ln700 = add i16 %zext_ln764, %n_outputs_V_read" [cpp/accel/Accel.cpp:824]   --->   Operation 140 'add' 'add_ln700' <Predicate = (icmp_ln879_1 & icmp_ln887_2)> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv" [cpp/accel/Accel.cpp:826]   --->   Operation 141 'br' <Predicate = (icmp_ln879_1 & icmp_ln887_2)> <Delay = 1.12>

State 7 <SV = 4> <Delay = 5.32>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str46) nounwind" [cpp/accel/Accel.cpp:805]   --->   Operation 142 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/2] (2.66ns)   --->   "%kh_i_V_load = load i64* %kh_i_V_addr, align 8" [cpp/accel/Accel.cpp:807]   --->   Operation 143 'load' 'kh_i_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %zext_ln544_4" [cpp/accel/Accel.cpp:807]   --->   Operation 144 'getelementptr' 'kh_mem_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.66ns)   --->   "store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8" [cpp/accel/Accel.cpp:807]   --->   Operation 145 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader" [cpp/accel/Accel.cpp:805]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.12>
ST_8 : Operation 147 [1/2] (0.00ns)   --->   "call fastcc void @bin_dense([4682 x i64]* @wt_mem_V, [64 x i64]* @kh_mem_V, [4096 x i64]* @dmem_V, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1)" [cpp/accel/Accel.cpp:862]   --->   Operation 147 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 148 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 148 'br' <Predicate = true> <Delay = 1.12>

State 9 <SV = 4> <Delay = 8.45>
ST_9 : Operation 149 [1/2] (2.66ns)   --->   "%kh_word_V = load i64* getelementptr inbounds ([64 x i64]* @kh_mem_V, i64 0, i64 0), align 16" [cpp/accel/Accel.h:79->cpp/accel/Accel.cpp:836]   --->   Operation 149 'load' 'kh_word_V' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_9 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%xor_ln879 = xor i1 %trunc_ln700, true" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:836]   --->   Operation 150 'xor' 'xor_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%or_ln879 = or i1 %trunc_ln792, %xor_ln879" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:836]   --->   Operation 151 'or' 'or_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V = trunc i64 %kh_word_V to i16" [cpp/accel/Accel.h:82->cpp/accel/Accel.cpp:836]   --->   Operation 152 'trunc' 'tmp_V' <Predicate = (!t_V)> <Delay = 0.00>
ST_9 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)" [cpp/accel/Accel.h:84->cpp/accel/Accel.cpp:836]   --->   Operation 153 'partselect' 'tmp_V_1' <Predicate = (t_V)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%tmp_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)" [cpp/accel/Accel.h:88->cpp/accel/Accel.cpp:836]   --->   Operation 154 'partselect' 'tmp_V_2' <Predicate = (!t_V)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node nc_V)   --->   "%select_ln879 = select i1 %or_ln879, i16 %tmp_V, i16 %tmp_V_2" [cpp/accel/Accel.h:81->cpp/accel/Accel.cpp:836]   --->   Operation 155 'select' 'select_ln879' <Predicate = (!t_V)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.61ns) (out node of the LUT)   --->   "%nc_V = select i1 %t_V, i16 %tmp_V_1, i16 %select_ln879" [cpp/accel/Accel.h:83->cpp/accel/Accel.cpp:836]   --->   Operation 156 'select' 'nc_V' <Predicate = true> <Delay = 0.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [2/2] (5.17ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:845]   --->   Operation 157 'call' <Predicate = true> <Delay = 5.17> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 5> <Delay = 1.12>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str50) nounwind" [cpp/accel/Accel.cpp:832]   --->   Operation 158 'specloopname' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00>
ST_10 : Operation 159 [1/2] (0.00ns)   --->   "call fastcc void @bin_conv([4682 x i64]* @wt_mem_V, i16 %nc_V, [4096 x i64]* @dmem_V, i1 %dmem_mode_V_read, i1 %r_V_2, i16 %t_V_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)" [cpp/accel/Accel.cpp:845]   --->   Operation 159 'call' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 160 [1/1] (0.65ns)   --->   "%select_ln700 = select i1 %t_V, i16 2, i16 1" [cpp/accel/Accel.cpp:850]   --->   Operation 160 'select' 'select_ln700' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (1.12ns)   --->   "br label %.loopexit_ifconv"   --->   Operation 161 'br' <Predicate = (icmp_ln879 & !icmp_ln879_1)> <Delay = 1.12>

State 11 <SV = 6> <Delay = 2.66>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%kh_index_V_new_1 = phi i16 [ %add_ln700, %._crit_edge1459 ], [ %select_ln700, %._crit_edge1460_ifconv ], [ %zext_ln764, %11 ]" [cpp/accel/Accel.cpp:824]   --->   Operation 162 'phi' 'kh_index_V_new_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node add_ln700_6)   --->   "%n_outputs_V_pn = phi i16 [ %n_outputs_V_read, %._crit_edge1459 ], [ 1, %._crit_edge1460_ifconv ], [ %n_outputs_V_read, %11 ]" [cpp/accel/Accel.cpp:729]   --->   Operation 163 'phi' 'n_outputs_V_pn' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (1.48ns) (out node of the LUT)   --->   "%add_ln700_6 = add i16 %t_V_1, %n_outputs_V_pn" [cpp/accel/Accel.cpp:865]   --->   Operation 164 'add' 'add_ln700_6' <Predicate = true> <Delay = 1.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %r_V_2, i11 0)" [cpp/accel/Accel.cpp:882]   --->   Operation 165 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln180_3 = zext i12 %tmp_3 to i64" [cpp/accel/Accel.cpp:882]   --->   Operation 166 'zext' 'zext_ln180_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%dmem_V_addr_3 = getelementptr [4096 x i64]* @dmem_V, i64 0, i64 %zext_ln180_3" [cpp/accel/Accel.cpp:882]   --->   Operation 167 'getelementptr' 'dmem_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "store i16 %add_ln700_6, i16* @o_index_V, align 2" [cpp/accel/Accel.cpp:766]   --->   Operation 168 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "store i16 %kh_index_V_new_1, i16* @kh_index_V, align 2" [cpp/accel/Accel.cpp:765]   --->   Operation 169 'store' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:882]   --->   Operation 170 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 12 <SV = 7> <Delay = 5.32>
ST_12 : Operation 171 [1/2] (2.66ns)   --->   "%dmem_V_load = load i64* %dmem_V_addr_3, align 16" [cpp/accel/Accel.cpp:882]   --->   Operation 171 'load' 'dmem_V_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 172 [1/1] (2.66ns)   --->   "store i64 %dmem_V_load, i64* %dmem_o_V_addr, align 8" [cpp/accel/Accel.cpp:879]   --->   Operation 172 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "ret void" [cpp/accel/Accel.cpp:889]   --->   Operation 173 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ wt_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ kh_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_i_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ dmem_o_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ n_inputs_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ n_outputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_words_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layer_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dmem_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ norm_mode_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kh_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ o_index_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ dmem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ wt_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ kh_mem_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ outword_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000]
norm_mode_V_read   (read             ) [ 0011111111100]
width_mode_V_read  (read             ) [ 0011111111100]
dmem_mode_V_read   (read             ) [ 0011111111100]
layer_mode_V_read  (read             ) [ 0000000000000]
n_outputs_V_read   (read             ) [ 0011111111110]
dmem_o_V_addr      (getelementptr    ) [ 0011111111111]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000]
layer_type_V       (partselect       ) [ 0011111110000]
trunc_ln792        (trunc            ) [ 0011111101000]
p_Result_s         (xor              ) [ 0000000000000]
p_Val2_s           (load             ) [ 0000000000000]
trunc_ln700        (trunc            ) [ 0011111101000]
o_index_V_load     (load             ) [ 0000000000000]
t_V                (and              ) [ 0011111111100]
zext_ln764         (zext             ) [ 0011111111110]
t_V_1              (select           ) [ 0011111111110]
r_V_2              (xor              ) [ 0011111111110]
shl_ln             (bitconcatenate   ) [ 0000000000000]
zext_ln775         (zext             ) [ 0011000000000]
zext_ln775_1       (zext             ) [ 0000000000000]
words_per_image_V  (shl              ) [ 0000000000000]
icmp_ln879         (icmp             ) [ 0011111111100]
zext_ln879         (zext             ) [ 0011000000000]
icmp_ln879_1       (icmp             ) [ 0011111111100]
br_ln778           (br               ) [ 0111000000000]
p_0700_0           (phi              ) [ 0011000000000]
p_0868_0           (phi              ) [ 0011000000000]
p_0218_0           (phi              ) [ 0010000000000]
ret_V_4            (trunc            ) [ 0001000000000]
ret_V_2            (trunc            ) [ 0001000000000]
icmp_ln887         (icmp             ) [ 0011000000000]
empty              (speclooptripcount) [ 0000000000000]
i_V_2              (add              ) [ 0111000000000]
br_ln778           (br               ) [ 0000000000000]
specloopname_ln778 (specloopname     ) [ 0000000000000]
br_ln780           (br               ) [ 0000000000000]
br_ln785           (br               ) [ 0000000000000]
ret_V_6            (partselect       ) [ 0001000000000]
zext_ln544_3       (zext             ) [ 0000000000000]
dmem_i_V_addr_2    (getelementptr    ) [ 0001000000000]
zext_ln544_2       (zext             ) [ 0000000000000]
dmem_i_V_addr_1    (getelementptr    ) [ 0001000000000]
ret_V_9            (partselect       ) [ 0000000000000]
ret_V_5            (zext             ) [ 0000000000000]
r_V                (shl              ) [ 0000000000000]
trunc_ln887_3      (trunc            ) [ 0001000000000]
zext_ln544         (zext             ) [ 0000000000000]
dmem_i_V_addr      (getelementptr    ) [ 0001000000000]
br_ln798           (br               ) [ 0011110000000]
ret_V_3            (zext             ) [ 0000000000000]
tmp_2              (bitconcatenate   ) [ 0000000000000]
zext_ln180_2       (zext             ) [ 0000000000000]
dmem_V_addr_2      (getelementptr    ) [ 0000000000000]
dmem_i_V_load_2    (load             ) [ 0000000000000]
store_ln788        (store            ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
tmp_1              (bitconcatenate   ) [ 0000000000000]
zext_ln180_1       (zext             ) [ 0000000000000]
dmem_V_addr_1      (getelementptr    ) [ 0000000000000]
dmem_i_V_load_1    (load             ) [ 0000000000000]
store_ln786        (store            ) [ 0000000000000]
br_ln786           (br               ) [ 0000000000000]
br_ln0             (br               ) [ 0000000000000]
zext_ln887         (zext             ) [ 0000000000000]
add_ln887          (add              ) [ 0000000000000]
trunc_ln887_4      (trunc            ) [ 0000000000000]
tmp                (bitconcatenate   ) [ 0000000000000]
zext_ln180         (zext             ) [ 0000000000000]
add_ln180          (add              ) [ 0000000000000]
zext_ln180_4       (zext             ) [ 0000000000000]
dmem_V_addr        (getelementptr    ) [ 0000000000000]
dmem_i_V_load      (load             ) [ 0000000000000]
store_ln783        (store            ) [ 0000000000000]
br_ln784           (br               ) [ 0000000000000]
img_off_V          (add              ) [ 0000000000000]
icmp_ln879_2       (icmp             ) [ 0000000000000]
img_idx_V          (add              ) [ 0000000000000]
select_ln790       (select           ) [ 0111000000000]
select_ln790_1     (select           ) [ 0111000000000]
br_ln778           (br               ) [ 0111000000000]
p_0481_0           (phi              ) [ 0000100000000]
ret_V              (trunc            ) [ 0000000000000]
icmp_ln887_1       (icmp             ) [ 0000110000000]
empty_26           (speclooptripcount) [ 0000000000000]
i_V                (add              ) [ 0010110000000]
br_ln798           (br               ) [ 0000000000000]
tmp_4              (partselect       ) [ 0000000000000]
zext_ln1372        (zext             ) [ 0000000000000]
select_ln180       (select           ) [ 0000000000000]
add_ln180_1        (add              ) [ 0000010000000]
zext_ln544_1       (zext             ) [ 0000000000000]
wt_i_V_addr        (getelementptr    ) [ 0000010000000]
br_ln805           (br               ) [ 0000111100000]
specloopname_ln798 (specloopname     ) [ 0000000000000]
zext_ln180_5       (zext             ) [ 0000000000000]
wt_mem_V_addr      (getelementptr    ) [ 0000000000000]
wt_i_V_load        (load             ) [ 0000000000000]
store_ln800        (store            ) [ 0000000000000]
br_ln798           (br               ) [ 0010110000000]
p_0584_0           (phi              ) [ 0000001000000]
icmp_ln887_2       (icmp             ) [ 0000001100000]
empty_27           (speclooptripcount) [ 0000000000000]
i_V_1              (add              ) [ 0000101100000]
br_ln805           (br               ) [ 0000000000000]
zext_ln544_4       (zext             ) [ 0000000100000]
kh_i_V_addr        (getelementptr    ) [ 0000000100000]
br_ln810           (br               ) [ 0000000000000]
br_ln827           (br               ) [ 0000000000000]
add_ln700          (add              ) [ 0000001111110]
br_ln826           (br               ) [ 0000001111110]
specloopname_ln805 (specloopname     ) [ 0000000000000]
kh_i_V_load        (load             ) [ 0000000000000]
kh_mem_V_addr      (getelementptr    ) [ 0000000000000]
store_ln807        (store            ) [ 0000000000000]
br_ln805           (br               ) [ 0000101100000]
call_ln862         (call             ) [ 0000000000000]
br_ln0             (br               ) [ 0000001010110]
kh_word_V          (load             ) [ 0000000000000]
xor_ln879          (xor              ) [ 0000000000000]
or_ln879           (or               ) [ 0000000000000]
tmp_V              (trunc            ) [ 0000000000000]
tmp_V_1            (partselect       ) [ 0000000000000]
tmp_V_2            (partselect       ) [ 0000000000000]
select_ln879       (select           ) [ 0000000000000]
nc_V               (select           ) [ 0000000000100]
specloopname_ln832 (specloopname     ) [ 0000000000000]
call_ln845         (call             ) [ 0000000000000]
select_ln700       (select           ) [ 0000001010110]
br_ln0             (br               ) [ 0000001010110]
kh_index_V_new_1   (phi              ) [ 0000000000010]
n_outputs_V_pn     (phi              ) [ 0000000000010]
add_ln700_6        (add              ) [ 0000000000000]
tmp_3              (bitconcatenate   ) [ 0000000000000]
zext_ln180_3       (zext             ) [ 0000000000000]
dmem_V_addr_3      (getelementptr    ) [ 0000000000001]
store_ln766        (store            ) [ 0000000000000]
store_ln765        (store            ) [ 0000000000000]
dmem_V_load        (load             ) [ 0000000000000]
store_ln879        (store            ) [ 0000000000000]
ret_ln889          (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="wt_i_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="kh_i_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dmem_i_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dmem_o_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n_inputs_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_inputs_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="n_outputs_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_outputs_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_words_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_words_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_words_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_words_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer_mode_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_mode_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dmem_mode_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_mode_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="width_mode_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width_mode_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="norm_mode_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="norm_mode_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kh_index_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_index_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="o_index_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_index_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="dmem_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dmem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="wt_mem_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wt_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kh_mem_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outword_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outword_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i3.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str44"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i3.i7"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i5.i6"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i1.i10"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i12.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_dense"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str46"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bin_conv"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1004" name="norm_mode_V_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="2" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="norm_mode_V_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="width_mode_V_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width_mode_V_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="dmem_mode_V_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dmem_mode_V_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="layer_mode_V_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="0"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer_mode_V_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="n_outputs_V_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_outputs_V_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dmem_o_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="7" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_o_V_addr/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="dmem_i_V_addr_2_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="64" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_2/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_access_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dmem_i_V_load_2/2 dmem_i_V_load_1/2 dmem_i_V_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="dmem_i_V_addr_1_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="64" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="7" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="dmem_i_V_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_i_V_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="dmem_V_addr_2_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_2/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="12" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="0"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln788/3 store_ln786/3 store_ln783/3 dmem_V_load/11 "/>
</bind>
</comp>

<comp id="233" class="1004" name="dmem_V_addr_1_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="12" slack="0"/>
<pin id="237" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_1/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="dmem_V_addr_gep_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="0" index="2" bw="14" slack="0"/>
<pin id="245" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="wt_i_V_addr_gep_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="64" slack="0"/>
<pin id="251" dir="0" index="1" bw="1" slack="0"/>
<pin id="252" dir="0" index="2" bw="13" slack="0"/>
<pin id="253" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_i_V_addr/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="13" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wt_i_V_load/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="wt_mem_V_addr_gep_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="0"/>
<pin id="264" dir="0" index="1" bw="1" slack="0"/>
<pin id="265" dir="0" index="2" bw="13" slack="0"/>
<pin id="266" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wt_mem_V_addr/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln800_access_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln800/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="kh_i_V_addr_gep_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="7" slack="0"/>
<pin id="280" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_i_V_addr/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kh_i_V_load/6 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="64" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="kh_word_V/6 store_ln807/7 "/>
</bind>
</comp>

<comp id="295" class="1004" name="kh_mem_V_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="64" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="7" slack="1"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kh_mem_V_addr/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="dmem_V_addr_3_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="64" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="12" slack="0"/>
<pin id="308" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dmem_V_addr_3/11 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln879_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="7"/>
<pin id="314" dir="0" index="1" bw="64" slack="0"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln879/12 "/>
</bind>
</comp>

<comp id="318" class="1005" name="p_0700_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="1"/>
<pin id="320" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_0700_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_0700_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="16" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0700_0/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_0868_0_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_0868_0 (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_0868_0_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="10" slack="1"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0868_0/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="p_0218_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="1"/>
<pin id="344" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0218_0 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="p_0218_0_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="7" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0218_0/2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="p_0481_0_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="1"/>
<pin id="355" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="p_0481_0 (phireg) "/>
</bind>
</comp>

<comp id="357" class="1004" name="p_0481_0_phi_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="13" slack="0"/>
<pin id="359" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="360" dir="0" index="2" bw="1" slack="1"/>
<pin id="361" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="362" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0481_0/4 "/>
</bind>
</comp>

<comp id="364" class="1005" name="p_0584_0_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="7" slack="1"/>
<pin id="366" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_0584_0 (phireg) "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_0584_0_phi_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="7" slack="0"/>
<pin id="370" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="371" dir="0" index="2" bw="1" slack="1"/>
<pin id="372" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="373" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0584_0/6 "/>
</bind>
</comp>

<comp id="375" class="1005" name="kh_index_V_new_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="377" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="kh_index_V_new_1 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="kh_index_V_new_1_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="3"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="3" slack="1"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="1" slack="6"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kh_index_V_new_1/11 "/>
</bind>
</comp>

<comp id="386" class="1005" name="n_outputs_V_pn_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="1"/>
<pin id="388" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="n_outputs_V_pn (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="n_outputs_V_pn_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="16" slack="6"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="4" bw="16" slack="6"/>
<pin id="396" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_outputs_V_pn/11 "/>
</bind>
</comp>

<comp id="399" class="1004" name="grp_bin_conv_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="0" slack="0"/>
<pin id="401" dir="0" index="1" bw="64" slack="0"/>
<pin id="402" dir="0" index="2" bw="16" slack="0"/>
<pin id="403" dir="0" index="3" bw="64" slack="0"/>
<pin id="404" dir="0" index="4" bw="1" slack="4"/>
<pin id="405" dir="0" index="5" bw="1" slack="4"/>
<pin id="406" dir="0" index="6" bw="16" slack="4"/>
<pin id="407" dir="0" index="7" bw="2" slack="4"/>
<pin id="408" dir="0" index="8" bw="2" slack="4"/>
<pin id="409" dir="0" index="9" bw="64" slack="0"/>
<pin id="410" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln845/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="grp_bin_dense_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="0" slack="0"/>
<pin id="417" dir="0" index="1" bw="64" slack="0"/>
<pin id="418" dir="0" index="2" bw="64" slack="0"/>
<pin id="419" dir="0" index="3" bw="64" slack="0"/>
<pin id="420" dir="0" index="4" bw="2" slack="3"/>
<pin id="421" dir="0" index="5" bw="1" slack="3"/>
<pin id="422" dir="0" index="6" bw="1" slack="3"/>
<pin id="423" dir="0" index="7" bw="16" slack="3"/>
<pin id="424" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln862/6 "/>
</bind>
</comp>

<comp id="429" class="1004" name="layer_type_V_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="2" slack="0"/>
<pin id="431" dir="0" index="1" bw="3" slack="0"/>
<pin id="432" dir="0" index="2" bw="1" slack="0"/>
<pin id="433" dir="0" index="3" bw="3" slack="0"/>
<pin id="434" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="layer_type_V/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln792_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="3" slack="0"/>
<pin id="441" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln792/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="p_Result_s_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="p_Val2_s_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="trunc_ln700_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln700/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="o_index_V_load_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="16" slack="0"/>
<pin id="459" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="o_index_V_load/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="t_V_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln764_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="1" slack="0"/>
<pin id="469" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln764/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="t_V_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="16" slack="0"/>
<pin id="474" dir="0" index="2" bw="16" slack="0"/>
<pin id="475" dir="1" index="3" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="r_V_2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V_2/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="shl_ln_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="0"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln775_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="3" slack="0"/>
<pin id="495" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln775/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln775_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="3" slack="0"/>
<pin id="499" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln775_1/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="words_per_image_V_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="3" slack="0"/>
<pin id="504" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="words_per_image_V/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="icmp_ln879_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="2" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="513" class="1004" name="zext_ln879_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="5" slack="0"/>
<pin id="515" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln879/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln879_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="2" slack="0"/>
<pin id="519" dir="0" index="1" bw="2" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="ret_V_4_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_4/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="ret_V_2_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="7" slack="0"/>
<pin id="529" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="icmp_ln887_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="0"/>
<pin id="533" dir="0" index="1" bw="7" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="i_V_2_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="7" slack="0"/>
<pin id="540" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="ret_V_6_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="0" index="1" bw="7" slack="0"/>
<pin id="546" dir="0" index="2" bw="1" slack="0"/>
<pin id="547" dir="0" index="3" bw="4" slack="0"/>
<pin id="548" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_6/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln544_3_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="7" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_3/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln544_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="7" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_2/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="ret_V_9_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="0" index="3" bw="5" slack="0"/>
<pin id="568" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ret_V_9/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ret_V_5_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="15" slack="0"/>
<pin id="575" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_5/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="r_V_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="15" slack="0"/>
<pin id="579" dir="0" index="1" bw="3" slack="1"/>
<pin id="580" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="582" class="1004" name="trunc_ln887_3_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="14" slack="0"/>
<pin id="584" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887_3/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln544_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="0"/>
<pin id="588" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="ret_V_3_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="1"/>
<pin id="593" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ret_V_3/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="tmp_2_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="12" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="2"/>
<pin id="597" dir="0" index="2" bw="1" slack="1"/>
<pin id="598" dir="0" index="3" bw="1" slack="0"/>
<pin id="599" dir="0" index="4" bw="6" slack="0"/>
<pin id="600" dir="1" index="5" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="zext_ln180_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="12" slack="0"/>
<pin id="606" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_2/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_1_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="12" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="2"/>
<pin id="612" dir="0" index="2" bw="1" slack="0"/>
<pin id="613" dir="0" index="3" bw="6" slack="1"/>
<pin id="614" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="zext_ln180_1_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="12" slack="0"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_1/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="zext_ln887_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="10" slack="1"/>
<pin id="624" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln887/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln887_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="14" slack="1"/>
<pin id="628" dir="0" index="1" bw="10" slack="0"/>
<pin id="629" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln887/3 "/>
</bind>
</comp>

<comp id="631" class="1004" name="trunc_ln887_4_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="16" slack="1"/>
<pin id="633" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln887_4/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="12" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="2"/>
<pin id="638" dir="0" index="2" bw="1" slack="0"/>
<pin id="639" dir="0" index="3" bw="1" slack="0"/>
<pin id="640" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="644" class="1004" name="zext_ln180_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="12" slack="0"/>
<pin id="646" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180/3 "/>
</bind>
</comp>

<comp id="648" class="1004" name="add_ln180_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="14" slack="0"/>
<pin id="650" dir="0" index="1" bw="12" slack="0"/>
<pin id="651" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="zext_ln180_4_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="0"/>
<pin id="656" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_4/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="img_off_V_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="1"/>
<pin id="661" dir="0" index="1" bw="1" slack="0"/>
<pin id="662" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_off_V/3 "/>
</bind>
</comp>

<comp id="665" class="1004" name="icmp_ln879_2_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="10" slack="0"/>
<pin id="667" dir="0" index="1" bw="10" slack="2"/>
<pin id="668" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="img_idx_V_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="0" index="1" bw="1" slack="0"/>
<pin id="673" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="img_idx_V/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="select_ln790_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="0"/>
<pin id="678" dir="0" index="1" bw="16" slack="0"/>
<pin id="679" dir="0" index="2" bw="16" slack="1"/>
<pin id="680" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln790/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="select_ln790_1_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="1" slack="0"/>
<pin id="686" dir="0" index="1" bw="10" slack="0"/>
<pin id="687" dir="0" index="2" bw="10" slack="0"/>
<pin id="688" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln790_1/3 "/>
</bind>
</comp>

<comp id="692" class="1004" name="ret_V_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="0"/>
<pin id="694" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="icmp_ln887_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="13" slack="0"/>
<pin id="698" dir="0" index="1" bw="13" slack="0"/>
<pin id="699" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_1/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="i_V_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="0"/>
<pin id="704" dir="0" index="1" bw="13" slack="0"/>
<pin id="705" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="tmp_4_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="12" slack="0"/>
<pin id="710" dir="0" index="1" bw="13" slack="0"/>
<pin id="711" dir="0" index="2" bw="1" slack="0"/>
<pin id="712" dir="0" index="3" bw="5" slack="0"/>
<pin id="713" dir="1" index="4" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln1372_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="12" slack="0"/>
<pin id="720" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1372/4 "/>
</bind>
</comp>

<comp id="722" class="1004" name="select_ln180_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="0" index="1" bw="13" slack="0"/>
<pin id="725" dir="0" index="2" bw="13" slack="0"/>
<pin id="726" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln180/4 "/>
</bind>
</comp>

<comp id="730" class="1004" name="add_ln180_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="0"/>
<pin id="732" dir="0" index="1" bw="13" slack="0"/>
<pin id="733" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180_1/4 "/>
</bind>
</comp>

<comp id="736" class="1004" name="zext_ln544_1_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="13" slack="0"/>
<pin id="738" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_1/4 "/>
</bind>
</comp>

<comp id="741" class="1004" name="zext_ln180_5_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="13" slack="1"/>
<pin id="743" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_5/5 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln887_2_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="7" slack="0"/>
<pin id="747" dir="0" index="1" bw="7" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln887_2/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="i_V_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="7" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_1/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln544_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="7" slack="0"/>
<pin id="759" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln544_4/6 "/>
</bind>
</comp>

<comp id="762" class="1004" name="add_ln700_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="3"/>
<pin id="764" dir="0" index="1" bw="16" slack="3"/>
<pin id="765" dir="1" index="2" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/6 "/>
</bind>
</comp>

<comp id="766" class="1004" name="xor_ln879_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="1" slack="4"/>
<pin id="768" dir="0" index="1" bw="1" slack="0"/>
<pin id="769" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln879/9 "/>
</bind>
</comp>

<comp id="771" class="1004" name="or_ln879_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="4"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln879/9 "/>
</bind>
</comp>

<comp id="776" class="1004" name="tmp_V_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="0"/>
<pin id="778" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/9 "/>
</bind>
</comp>

<comp id="780" class="1004" name="tmp_V_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="0"/>
<pin id="782" dir="0" index="1" bw="64" slack="0"/>
<pin id="783" dir="0" index="2" bw="6" slack="0"/>
<pin id="784" dir="0" index="3" bw="6" slack="0"/>
<pin id="785" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="tmp_V_2_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="16" slack="0"/>
<pin id="792" dir="0" index="1" bw="64" slack="0"/>
<pin id="793" dir="0" index="2" bw="7" slack="0"/>
<pin id="794" dir="0" index="3" bw="7" slack="0"/>
<pin id="795" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="select_ln879_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="16" slack="0"/>
<pin id="803" dir="0" index="2" bw="16" slack="0"/>
<pin id="804" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln879/9 "/>
</bind>
</comp>

<comp id="808" class="1004" name="nc_V_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="4"/>
<pin id="810" dir="0" index="1" bw="16" slack="0"/>
<pin id="811" dir="0" index="2" bw="16" slack="0"/>
<pin id="812" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="nc_V/9 "/>
</bind>
</comp>

<comp id="816" class="1004" name="select_ln700_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="1" slack="5"/>
<pin id="818" dir="0" index="1" bw="16" slack="0"/>
<pin id="819" dir="0" index="2" bw="16" slack="0"/>
<pin id="820" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln700/10 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln700_6_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="16" slack="6"/>
<pin id="825" dir="0" index="1" bw="16" slack="0"/>
<pin id="826" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_6/11 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_3_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="12" slack="0"/>
<pin id="830" dir="0" index="1" bw="1" slack="6"/>
<pin id="831" dir="0" index="2" bw="1" slack="0"/>
<pin id="832" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/11 "/>
</bind>
</comp>

<comp id="835" class="1004" name="zext_ln180_3_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="0"/>
<pin id="837" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln180_3/11 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln766_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="0"/>
<pin id="842" dir="0" index="1" bw="16" slack="0"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln766/11 "/>
</bind>
</comp>

<comp id="846" class="1004" name="store_ln765_store_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="16" slack="0"/>
<pin id="848" dir="0" index="1" bw="16" slack="0"/>
<pin id="849" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln765/11 "/>
</bind>
</comp>

<comp id="852" class="1005" name="norm_mode_V_read_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="2" slack="4"/>
<pin id="854" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="norm_mode_V_read "/>
</bind>
</comp>

<comp id="857" class="1005" name="width_mode_V_read_reg_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="2" slack="4"/>
<pin id="859" dir="1" index="1" bw="2" slack="4"/>
</pin_list>
<bind>
<opset="width_mode_V_read "/>
</bind>
</comp>

<comp id="862" class="1005" name="dmem_mode_V_read_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="2"/>
<pin id="864" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="dmem_mode_V_read "/>
</bind>
</comp>

<comp id="871" class="1005" name="n_outputs_V_read_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="16" slack="3"/>
<pin id="873" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="n_outputs_V_read "/>
</bind>
</comp>

<comp id="878" class="1005" name="dmem_o_V_addr_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="7" slack="7"/>
<pin id="880" dir="1" index="1" bw="7" slack="7"/>
</pin_list>
<bind>
<opset="dmem_o_V_addr "/>
</bind>
</comp>

<comp id="883" class="1005" name="layer_type_V_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="2" slack="3"/>
<pin id="885" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="layer_type_V "/>
</bind>
</comp>

<comp id="888" class="1005" name="trunc_ln792_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="4"/>
<pin id="890" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln792 "/>
</bind>
</comp>

<comp id="893" class="1005" name="trunc_ln700_reg_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="4"/>
<pin id="895" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln700 "/>
</bind>
</comp>

<comp id="898" class="1005" name="t_V_reg_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="1" slack="4"/>
<pin id="900" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="904" class="1005" name="zext_ln764_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="16" slack="3"/>
<pin id="906" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln764 "/>
</bind>
</comp>

<comp id="910" class="1005" name="t_V_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="16" slack="3"/>
<pin id="912" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="t_V_1 "/>
</bind>
</comp>

<comp id="917" class="1005" name="r_V_2_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="3"/>
<pin id="919" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="r_V_2 "/>
</bind>
</comp>

<comp id="924" class="1005" name="zext_ln775_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="16" slack="1"/>
<pin id="926" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln775 "/>
</bind>
</comp>

<comp id="929" class="1005" name="icmp_ln879_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="1" slack="1"/>
<pin id="931" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879 "/>
</bind>
</comp>

<comp id="933" class="1005" name="zext_ln879_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="10" slack="2"/>
<pin id="935" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln879 "/>
</bind>
</comp>

<comp id="938" class="1005" name="icmp_ln879_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="1" slack="1"/>
<pin id="940" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln879_1 "/>
</bind>
</comp>

<comp id="942" class="1005" name="ret_V_4_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="1" slack="1"/>
<pin id="944" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="947" class="1005" name="ret_V_2_reg_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="6" slack="1"/>
<pin id="949" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="955" class="1005" name="i_V_2_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="7" slack="0"/>
<pin id="957" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_2 "/>
</bind>
</comp>

<comp id="960" class="1005" name="ret_V_6_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="6" slack="1"/>
<pin id="962" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_6 "/>
</bind>
</comp>

<comp id="965" class="1005" name="dmem_i_V_addr_2_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="11" slack="1"/>
<pin id="967" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_2 "/>
</bind>
</comp>

<comp id="970" class="1005" name="dmem_i_V_addr_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="11" slack="1"/>
<pin id="972" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="trunc_ln887_3_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="14" slack="1"/>
<pin id="977" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln887_3 "/>
</bind>
</comp>

<comp id="980" class="1005" name="dmem_i_V_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="11" slack="1"/>
<pin id="982" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="dmem_i_V_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="select_ln790_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="16" slack="1"/>
<pin id="987" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln790 "/>
</bind>
</comp>

<comp id="990" class="1005" name="select_ln790_1_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="10" slack="1"/>
<pin id="992" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln790_1 "/>
</bind>
</comp>

<comp id="998" class="1005" name="i_V_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="13" slack="0"/>
<pin id="1000" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln180_1_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="13" slack="1"/>
<pin id="1005" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln180_1 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="wt_i_V_addr_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="13" slack="1"/>
<pin id="1010" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="wt_i_V_addr "/>
</bind>
</comp>

<comp id="1016" class="1005" name="i_V_1_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="0"/>
<pin id="1018" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="zext_ln544_4_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="64" slack="1"/>
<pin id="1023" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln544_4 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="kh_i_V_addr_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="6" slack="1"/>
<pin id="1028" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="kh_i_V_addr "/>
</bind>
</comp>

<comp id="1031" class="1005" name="add_ln700_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="16" slack="3"/>
<pin id="1033" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1036" class="1005" name="nc_V_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="16" slack="1"/>
<pin id="1038" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="nc_V "/>
</bind>
</comp>

<comp id="1041" class="1005" name="select_ln700_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="16" slack="1"/>
<pin id="1043" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln700 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="dmem_V_addr_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="12" slack="1"/>
<pin id="1048" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="dmem_V_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="156"><net_src comp="38" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="22" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="38" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="40" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="46" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="4" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="190" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="203" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="216"><net_src comp="4" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="46" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="211" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="224"><net_src comp="28" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="197" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="219" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="238"><net_src comp="28" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="233" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="46" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="241" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="254"><net_src comp="0" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="46" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="261"><net_src comp="249" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="267"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="256" pin="3"/><net_sink comp="269" pin=1"/></net>

<net id="275"><net_src comp="262" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="281"><net_src comp="2" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="288"><net_src comp="276" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="128" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="32" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="283" pin="3"/><net_sink comp="289" pin=1"/></net>

<net id="303"><net_src comp="295" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="309"><net_src comp="28" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="46" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="304" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="317"><net_src comp="226" pin="3"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="60" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="72" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="74" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="356"><net_src comp="110" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="363"><net_src comp="353" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="367"><net_src comp="74" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="374"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="389"><net_src comp="108" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="398"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="411"><net_src comp="142" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="412"><net_src comp="30" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="413"><net_src comp="28" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="414"><net_src comp="34" pin="0"/><net_sink comp="399" pin=9"/></net>

<net id="425"><net_src comp="126" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="426"><net_src comp="30" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="32" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="428"><net_src comp="28" pin="0"/><net_sink comp="415" pin=3"/></net>

<net id="435"><net_src comp="52" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="170" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="437"><net_src comp="54" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="438"><net_src comp="56" pin="0"/><net_sink comp="429" pin=3"/></net>

<net id="442"><net_src comp="170" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="439" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="58" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="452"><net_src comp="24" pin="0"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="449" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="465"><net_src comp="453" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="443" pin="2"/><net_sink comp="461" pin=1"/></net>

<net id="470"><net_src comp="461" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="476"><net_src comp="439" pin="1"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="60" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="457" pin="1"/><net_sink comp="471" pin=2"/></net>

<net id="483"><net_src comp="164" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="58" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="490"><net_src comp="62" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="491"><net_src comp="158" pin="2"/><net_sink comp="485" pin=1"/></net>

<net id="492"><net_src comp="64" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="496"><net_src comp="485" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="485" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="66" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="429" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="68" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="516"><net_src comp="501" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="521"><net_src comp="429" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="70" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="346" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="346" pin="4"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="346" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="76" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="82" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="346" pin="4"/><net_sink comp="537" pin=1"/></net>

<net id="549"><net_src comp="88" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="346" pin="4"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="90" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="346" pin="4"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="561"><net_src comp="346" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="569"><net_src comp="92" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="570"><net_src comp="322" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="571"><net_src comp="54" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="572"><net_src comp="94" pin="0"/><net_sink comp="563" pin=3"/></net>

<net id="576"><net_src comp="563" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="585"><net_src comp="577" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="589"><net_src comp="346" pin="4"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="601"><net_src comp="96" pin="0"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="98" pin="0"/><net_sink comp="594" pin=3"/></net>

<net id="603"><net_src comp="591" pin="1"/><net_sink comp="594" pin=4"/></net>

<net id="607"><net_src comp="594" pin="5"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="615"><net_src comp="100" pin="0"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="102" pin="0"/><net_sink comp="609" pin=2"/></net>

<net id="620"><net_src comp="609" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="625"><net_src comp="330" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="622" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="634"><net_src comp="318" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="641"><net_src comp="104" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="642"><net_src comp="631" pin="1"/><net_sink comp="635" pin=2"/></net>

<net id="643"><net_src comp="72" pin="0"/><net_sink comp="635" pin=3"/></net>

<net id="647"><net_src comp="635" pin="4"/><net_sink comp="644" pin=0"/></net>

<net id="652"><net_src comp="626" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="644" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="657"><net_src comp="648" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="663"><net_src comp="330" pin="1"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="106" pin="0"/><net_sink comp="659" pin=1"/></net>

<net id="669"><net_src comp="659" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="318" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="681"><net_src comp="665" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="683"><net_src comp="318" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="689"><net_src comp="665" pin="2"/><net_sink comp="684" pin=0"/></net>

<net id="690"><net_src comp="72" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="691"><net_src comp="659" pin="2"/><net_sink comp="684" pin=2"/></net>

<net id="695"><net_src comp="357" pin="4"/><net_sink comp="692" pin=0"/></net>

<net id="700"><net_src comp="357" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="112" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="116" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="357" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="714"><net_src comp="118" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="715"><net_src comp="357" pin="4"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="54" pin="0"/><net_sink comp="708" pin=2"/></net>

<net id="717"><net_src comp="120" pin="0"/><net_sink comp="708" pin=3"/></net>

<net id="721"><net_src comp="708" pin="4"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="692" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="728"><net_src comp="122" pin="0"/><net_sink comp="722" pin=1"/></net>

<net id="729"><net_src comp="110" pin="0"/><net_sink comp="722" pin=2"/></net>

<net id="734"><net_src comp="718" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="735"><net_src comp="722" pin="3"/><net_sink comp="730" pin=1"/></net>

<net id="739"><net_src comp="357" pin="4"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="744"><net_src comp="741" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="749"><net_src comp="368" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="76" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="368" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="82" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="760"><net_src comp="368" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="770"><net_src comp="58" pin="0"/><net_sink comp="766" pin=1"/></net>

<net id="775"><net_src comp="766" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="779"><net_src comp="289" pin="3"/><net_sink comp="776" pin=0"/></net>

<net id="786"><net_src comp="132" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="289" pin="3"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="134" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="136" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="796"><net_src comp="132" pin="0"/><net_sink comp="790" pin=0"/></net>

<net id="797"><net_src comp="289" pin="3"/><net_sink comp="790" pin=1"/></net>

<net id="798"><net_src comp="138" pin="0"/><net_sink comp="790" pin=2"/></net>

<net id="799"><net_src comp="140" pin="0"/><net_sink comp="790" pin=3"/></net>

<net id="805"><net_src comp="771" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="806"><net_src comp="776" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="807"><net_src comp="790" pin="4"/><net_sink comp="800" pin=2"/></net>

<net id="813"><net_src comp="780" pin="4"/><net_sink comp="808" pin=1"/></net>

<net id="814"><net_src comp="800" pin="3"/><net_sink comp="808" pin=2"/></net>

<net id="815"><net_src comp="808" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="821"><net_src comp="146" pin="0"/><net_sink comp="816" pin=1"/></net>

<net id="822"><net_src comp="108" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="827"><net_src comp="390" pin="6"/><net_sink comp="823" pin=1"/></net>

<net id="833"><net_src comp="148" pin="0"/><net_sink comp="828" pin=0"/></net>

<net id="834"><net_src comp="150" pin="0"/><net_sink comp="828" pin=2"/></net>

<net id="838"><net_src comp="828" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="844"><net_src comp="823" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="845"><net_src comp="26" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="378" pin="6"/><net_sink comp="846" pin=0"/></net>

<net id="851"><net_src comp="24" pin="0"/><net_sink comp="846" pin=1"/></net>

<net id="855"><net_src comp="152" pin="2"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="399" pin=8"/></net>

<net id="860"><net_src comp="158" pin="2"/><net_sink comp="857" pin=0"/></net>

<net id="861"><net_src comp="857" pin="1"/><net_sink comp="399" pin=7"/></net>

<net id="865"><net_src comp="164" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="415" pin=5"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="399" pin=4"/></net>

<net id="874"><net_src comp="176" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="762" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="877"><net_src comp="871" pin="1"/><net_sink comp="390" pin=4"/></net>

<net id="881"><net_src comp="182" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="886"><net_src comp="429" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="415" pin=4"/></net>

<net id="891"><net_src comp="439" pin="1"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="896"><net_src comp="453" pin="1"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="901"><net_src comp="461" pin="2"/><net_sink comp="898" pin=0"/></net>

<net id="902"><net_src comp="898" pin="1"/><net_sink comp="808" pin=0"/></net>

<net id="903"><net_src comp="898" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="907"><net_src comp="467" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="909"><net_src comp="904" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="913"><net_src comp="471" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="415" pin=7"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="399" pin=6"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="920"><net_src comp="479" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="415" pin=6"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="399" pin=5"/></net>

<net id="923"><net_src comp="917" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="927"><net_src comp="493" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="932"><net_src comp="507" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="936"><net_src comp="513" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="941"><net_src comp="517" pin="2"/><net_sink comp="938" pin=0"/></net>

<net id="945"><net_src comp="523" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="594" pin=2"/></net>

<net id="950"><net_src comp="527" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="951"><net_src comp="947" pin="1"/><net_sink comp="609" pin=3"/></net>

<net id="958"><net_src comp="537" pin="2"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="963"><net_src comp="543" pin="4"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="968"><net_src comp="190" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="973"><net_src comp="203" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="978"><net_src comp="582" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="983"><net_src comp="211" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="988"><net_src comp="676" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="993"><net_src comp="684" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1001"><net_src comp="702" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="1006"><net_src comp="730" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="1011"><net_src comp="249" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="1019"><net_src comp="751" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="1024"><net_src comp="757" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="1029"><net_src comp="276" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="1034"><net_src comp="762" pin="2"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="1039"><net_src comp="808" pin="3"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="1044"><net_src comp="816" pin="3"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1049"><net_src comp="304" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="226" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dmem_o_V | {12 }
	Port: kh_index_V | {11 }
	Port: o_index_V | {11 }
	Port: dmem_V | {3 6 8 9 10 }
	Port: wt_mem_V | {5 }
	Port: kh_mem_V | {7 }
	Port: outword_V | {9 10 }
 - Input state : 
	Port: top : wt_i_V | {4 5 }
	Port: top : kh_i_V | {6 7 }
	Port: top : dmem_i_V | {2 3 }
	Port: top : n_outputs_V | {1 }
	Port: top : layer_mode_V | {1 }
	Port: top : dmem_mode_V | {1 }
	Port: top : width_mode_V | {1 }
	Port: top : norm_mode_V | {1 }
	Port: top : kh_index_V | {1 }
	Port: top : o_index_V | {1 }
	Port: top : dmem_V | {6 8 9 10 11 12 }
	Port: top : wt_mem_V | {6 8 9 10 }
	Port: top : kh_mem_V | {6 8 9 }
	Port: top : outword_V | {9 10 }
  - Chain level:
	State 1
		p_Result_s : 1
		trunc_ln700 : 1
		t_V : 1
		zext_ln764 : 1
		t_V_1 : 1
		zext_ln775 : 1
		zext_ln775_1 : 1
		words_per_image_V : 2
		icmp_ln879 : 1
		zext_ln879 : 3
		icmp_ln879_1 : 1
	State 2
		ret_V_4 : 1
		ret_V_2 : 1
		icmp_ln887 : 1
		i_V_2 : 1
		br_ln778 : 2
		ret_V_6 : 1
		zext_ln544_3 : 1
		dmem_i_V_addr_2 : 2
		dmem_i_V_load_2 : 3
		zext_ln544_2 : 1
		dmem_i_V_addr_1 : 2
		dmem_i_V_load_1 : 3
		ret_V_9 : 1
		ret_V_5 : 2
		r_V : 3
		trunc_ln887_3 : 4
		zext_ln544 : 1
		dmem_i_V_addr : 2
		dmem_i_V_load : 3
	State 3
		tmp_2 : 1
		zext_ln180_2 : 2
		dmem_V_addr_2 : 3
		store_ln788 : 4
		zext_ln180_1 : 1
		dmem_V_addr_1 : 2
		store_ln786 : 3
		add_ln887 : 1
		tmp : 1
		zext_ln180 : 2
		add_ln180 : 3
		zext_ln180_4 : 4
		dmem_V_addr : 5
		store_ln783 : 6
		icmp_ln879_2 : 1
		select_ln790 : 2
		select_ln790_1 : 2
	State 4
		ret_V : 1
		icmp_ln887_1 : 1
		i_V : 1
		br_ln798 : 2
		tmp_4 : 1
		zext_ln1372 : 2
		select_ln180 : 2
		add_ln180_1 : 3
		zext_ln544_1 : 1
		wt_i_V_addr : 2
		wt_i_V_load : 3
	State 5
		wt_mem_V_addr : 1
		store_ln800 : 2
	State 6
		icmp_ln887_2 : 1
		i_V_1 : 1
		br_ln805 : 2
		zext_ln544_4 : 1
		kh_i_V_addr : 2
		kh_i_V_load : 3
	State 7
		store_ln807 : 1
	State 8
	State 9
		tmp_V : 1
		tmp_V_1 : 1
		tmp_V_2 : 1
		nc_V : 1
		call_ln845 : 2
	State 10
	State 11
		add_ln700_6 : 1
		zext_ln180_3 : 1
		dmem_V_addr_3 : 2
		store_ln766 : 2
		store_ln765 : 1
		dmem_V_load : 3
	State 12
		store_ln879 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   call   |      grp_bin_conv_fu_399      |    7    |    1    | 60.5964 |   3127  |   5169  |    0    |
|          |      grp_bin_dense_fu_415     |    0    |    0    |  6.5715 |   300   |   891   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          i_V_2_fu_537         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln887_fu_626       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        add_ln180_fu_648       |    0    |    0    |    0    |    0    |    14   |    0    |
|          |        img_off_V_fu_659       |    0    |    0    |    0    |    0    |    17   |    0    |
|    add   |        img_idx_V_fu_670       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |           i_V_fu_702          |    0    |    0    |    0    |    0    |    20   |    0    |
|          |       add_ln180_1_fu_730      |    0    |    0    |    0    |    0    |    20   |    0    |
|          |          i_V_1_fu_751         |    0    |    0    |    0    |    0    |    15   |    0    |
|          |        add_ln700_fu_762       |    0    |    0    |    0    |    0    |    23   |    0    |
|          |       add_ln700_6_fu_823      |    0    |    0    |    0    |    0    |    23   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |          t_V_1_fu_471         |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln790_fu_676      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |     select_ln790_1_fu_684     |    0    |    0    |    0    |    0    |    10   |    0    |
|  select  |      select_ln180_fu_722      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      select_ln879_fu_800      |    0    |    0    |    0    |    0    |    16   |    0    |
|          |          nc_V_fu_808          |    0    |    0    |    0    |    0    |    16   |    0    |
|          |      select_ln700_fu_816      |    0    |    0    |    0    |    0    |    16   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       icmp_ln879_fu_507       |    0    |    0    |    0    |    0    |    8    |    0    |
|          |      icmp_ln879_1_fu_517      |    0    |    0    |    0    |    0    |    8    |    0    |
|   icmp   |       icmp_ln887_fu_531       |    0    |    0    |    0    |    0    |    11   |    0    |
|          |      icmp_ln879_2_fu_665      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_1_fu_696      |    0    |    0    |    0    |    0    |    13   |    0    |
|          |      icmp_ln887_2_fu_745      |    0    |    0    |    0    |    0    |    11   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    shl   |    words_per_image_V_fu_501   |    0    |    0    |    0    |    0    |    10   |    0    |
|          |           r_V_fu_577          |    0    |    0    |    0    |    0    |    33   |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       p_Result_s_fu_443       |    0    |    0    |    0    |    0    |    6    |    0    |
|    xor   |          r_V_2_fu_479         |    0    |    0    |    0    |    0    |    6    |    0    |
|          |        xor_ln879_fu_766       |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    and   |           t_V_fu_461          |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|    or    |        or_ln879_fu_771        |    0    |    0    |    0    |    0    |    6    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |  norm_mode_V_read_read_fu_152 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | width_mode_V_read_read_fu_158 |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |  dmem_mode_V_read_read_fu_164 |    0    |    0    |    0    |    0    |    0    |    0    |
|          | layer_mode_V_read_read_fu_170 |    0    |    0    |    0    |    0    |    0    |    0    |
|          |  n_outputs_V_read_read_fu_176 |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |      layer_type_V_fu_429      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_6_fu_543        |    0    |    0    |    0    |    0    |    0    |    0    |
|partselect|         ret_V_9_fu_563        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_708         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_1_fu_780        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_V_2_fu_790        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       trunc_ln792_fu_439      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln700_fu_453      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_4_fu_523        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |         ret_V_2_fu_527        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln887_3_fu_582     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln887_4_fu_631     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          ret_V_fu_692         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_V_fu_776         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |       zext_ln764_fu_467       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln775_fu_493       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln775_1_fu_497      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln879_fu_513       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_3_fu_553      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_2_fu_558      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_5_fu_573        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln544_fu_586       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         ret_V_3_fu_591        |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln180_2_fu_604      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_1_fu_617      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln887_fu_622       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln180_fu_644       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_4_fu_654      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln1372_fu_718      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_1_fu_736      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_5_fu_741      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln544_4_fu_757      |    0    |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln180_3_fu_835      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|          |         shl_ln_fu_485         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_2_fu_594         |    0    |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|          tmp_1_fu_609         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |           tmp_fu_635          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_3_fu_828         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                               |    7    |    1    | 67.1679 |   3427  |   6484  |    0    |
|----------|-------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| dmem_V |   16   |    0   |    0   |    0   |
|kh_mem_V|    2   |    0   |    0   |    0   |
|wt_mem_V|   32   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   50   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln180_1_reg_1003  |   13   |
|    add_ln700_reg_1031   |   16   |
|  dmem_V_addr_3_reg_1046 |   12   |
| dmem_i_V_addr_1_reg_970 |   11   |
| dmem_i_V_addr_2_reg_965 |   11   |
|  dmem_i_V_addr_reg_980  |   11   |
| dmem_mode_V_read_reg_862|    1   |
|  dmem_o_V_addr_reg_878  |    7   |
|      i_V_1_reg_1016     |    7   |
|      i_V_2_reg_955      |    7   |
|       i_V_reg_998       |   13   |
|   icmp_ln879_1_reg_938  |    1   |
|    icmp_ln879_reg_929   |    1   |
|   kh_i_V_addr_reg_1026  |    6   |
| kh_index_V_new_1_reg_375|   16   |
|   layer_type_V_reg_883  |    2   |
|  n_outputs_V_pn_reg_386 |   16   |
| n_outputs_V_read_reg_871|   16   |
|      nc_V_reg_1036      |   16   |
| norm_mode_V_read_reg_852|    2   |
|     p_0218_0_reg_342    |    7   |
|     p_0481_0_reg_353    |   13   |
|     p_0584_0_reg_364    |    7   |
|     p_0700_0_reg_318    |   16   |
|     p_0868_0_reg_330    |   10   |
|      r_V_2_reg_917      |    1   |
|     ret_V_2_reg_947     |    6   |
|     ret_V_4_reg_942     |    1   |
|     ret_V_6_reg_960     |    6   |
|  select_ln700_reg_1041  |   16   |
|  select_ln790_1_reg_990 |   10   |
|   select_ln790_reg_985  |   16   |
|      t_V_1_reg_910      |   16   |
|       t_V_reg_898       |    1   |
|   trunc_ln700_reg_893   |    1   |
|   trunc_ln792_reg_888   |    1   |
|  trunc_ln887_3_reg_975  |   14   |
|width_mode_V_read_reg_857|    2   |
|   wt_i_V_addr_reg_1008  |   13   |
|  zext_ln544_4_reg_1021  |   64   |
|    zext_ln764_reg_904   |   16   |
|    zext_ln775_reg_924   |   16   |
|    zext_ln879_reg_933   |   10   |
+-------------------------+--------+
|          Total          |   448  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_197  |  p0  |   6  |  11  |   66   ||    33   |
|  grp_access_fu_226  |  p0  |   5  |  12  |   60   ||    27   |
|  grp_access_fu_256  |  p0  |   2  |  13  |   26   ||    9    |
|  grp_access_fu_283  |  p0  |   2  |   6  |   12   ||    9    |
|  grp_access_fu_289  |  p0  |   2  |  64  |   128  ||    9    |
|   p_0700_0_reg_318  |  p0  |   2  |  16  |   32   ||    9    |
|   p_0868_0_reg_330  |  p0  |   2  |  10  |   20   ||    9    |
| grp_bin_conv_fu_399 |  p2  |   2  |  16  |   32   ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   376  ||  8.9675 ||   114   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    7   |    1   |   67   |  3427  |  6484  |    0   |
|   Memory  |   50   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    8   |    -   |   114  |    -   |
|  Register |    -   |    -   |    -   |   448  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   57   |    1   |   76   |  3875  |  6598  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
