
# âœ¨ The VHDL Calculator Project â€“ *Slay Edition* ğŸ’…

Welcome to the **ultimate FPGA VHDL Calculator Project**, where binary meets boujee ğŸ’»ğŸ’–  
This folder contains the *glamorous guts* of a digital calculator designed for an FPGA, crafted with sass, logic, and âœ¨ 16-bit precision âœ¨.  

Whether youâ€™re debugging flip-flops or flexing ALUs, this right here is your **VHDL main stage**.

---

## ğŸ“‚ The Iconic Files

| File Name | Description |
|-----------|-------------|
| **`Calc_Data_top.vhd`** | Top-level module handling data path connections â€” basically, the brainiac. ğŸ§  |
| **`Calc_Menu.vhd`** | User interface logic â€” the *main menu diva* deciding what happens and when. ğŸ’ƒ |
| **`Calc_Top_Uden_Debounce_TB.vhd`** | Testbench for the top module *without debounce logic* â€” no delays, all tea, no shade. âš¡ |
| **`Calc_top.vhd`** | The original top-level calculator module â€” everything connects here, sweetie. Itâ€™s the glue and the glam. âœ¨ |
| **`CalcVal_reg_16bit.vhd`** | A fabulous 16-bit register to store those thicc calculation values. ğŸ‘ğŸ“ |
| **`Map.ucf`** | Constraint file where the pins are defined â€” it tells the FPGA where to plug that sass in. ğŸ¯ |
| **`Std_8bit_Reg.vhd`** | A stylish lilâ€™ 8-bit register, perfect for quick flips and fashionably compact storage. ğŸ‘œ |
| **`U1_Div_component.vhd`** | The divider unit component â€” where binary division gets broken down like a drama scene. ğŸ’”â— |
| **`SevenSeg.vhd`** | FUCK OFF! |
| **`Debounce.vhd`** |BITCH!!! |
---

## ğŸ”® How to Use This Folder (Without Crying)

1. **Open the files** in [Visual Studio Code](https://code.visualstudio.com/) or any VHDL editor of your choice.
2. Simulate the `TB` (Testbench) files to see the magic in motion. ğŸ§™
3. Use the `.ucf` file when implementing on real FPGA hardware â€” or the FPGA gets confused and throws a tantrum ğŸ˜¤.
4. Donâ€™t forget to compile with Xilinx ISE or your fav toolchain, sweetie!

---

## ğŸ’Œ Final Note from the VHDL Queen

This project was built with love, logic gates, and a bit of digital drama. If anything breaks â€” blame the clock signal, not the queen ğŸ˜˜
