
fat.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c440  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  0800c5d0  0800c5d0  0001c5d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ca18  0800ca18  000200c4  2**0
                  CONTENTS
  4 .ARM          00000008  0800ca18  0800ca18  0001ca18  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ca20  0800ca20  000200c4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ca20  0800ca20  0001ca20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ca24  0800ca24  0001ca24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000c4  20000000  0800ca28  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f78  200000c4  0800caec  000200c4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000203c  0800caec  0002203c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027e8d  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004e1f  00000000  00000000  00047f81  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001d28  00000000  00000000  0004cda0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001b08  00000000  00000000  0004eac8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00027b9b  00000000  00000000  000505d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001a1c8  00000000  00000000  0007816b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000dba07  00000000  00000000  00092333  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0016dd3a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008050  00000000  00000000  0016ddb8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000c4 	.word	0x200000c4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c5b8 	.word	0x0800c5b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000c8 	.word	0x200000c8
 80001cc:	0800c5b8 	.word	0x0800c5b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000280:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000284:	f000 b972 	b.w	800056c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	4688      	mov	r8, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	d14b      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002ae:	428a      	cmp	r2, r1
 80002b0:	4615      	mov	r5, r2
 80002b2:	d967      	bls.n	8000384 <__udivmoddi4+0xe4>
 80002b4:	fab2 f282 	clz	r2, r2
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0720 	rsb	r7, r2, #32
 80002be:	fa01 f302 	lsl.w	r3, r1, r2
 80002c2:	fa20 f707 	lsr.w	r7, r0, r7
 80002c6:	4095      	lsls	r5, r2
 80002c8:	ea47 0803 	orr.w	r8, r7, r3
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002d8:	fa1f fc85 	uxth.w	ip, r5
 80002dc:	fb0e 8817 	mls	r8, lr, r7, r8
 80002e0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e4:	fb07 f10c 	mul.w	r1, r7, ip
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18eb      	adds	r3, r5, r3
 80002ee:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 80002f2:	f080 811b 	bcs.w	800052c <__udivmoddi4+0x28c>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8118 	bls.w	800052c <__udivmoddi4+0x28c>
 80002fc:	3f02      	subs	r7, #2
 80002fe:	442b      	add	r3, r5
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0fe 	udiv	r0, r3, lr
 8000308:	fb0e 3310 	mls	r3, lr, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fc0c 	mul.w	ip, r0, ip
 8000314:	45a4      	cmp	ip, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	192c      	adds	r4, r5, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800031e:	f080 8107 	bcs.w	8000530 <__udivmoddi4+0x290>
 8000322:	45a4      	cmp	ip, r4
 8000324:	f240 8104 	bls.w	8000530 <__udivmoddi4+0x290>
 8000328:	3802      	subs	r0, #2
 800032a:	442c      	add	r4, r5
 800032c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000330:	eba4 040c 	sub.w	r4, r4, ip
 8000334:	2700      	movs	r7, #0
 8000336:	b11e      	cbz	r6, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c6 4300 	strd	r4, r3, [r6]
 8000340:	4639      	mov	r1, r7
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d909      	bls.n	800035e <__udivmoddi4+0xbe>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80eb 	beq.w	8000526 <__udivmoddi4+0x286>
 8000350:	2700      	movs	r7, #0
 8000352:	e9c6 0100 	strd	r0, r1, [r6]
 8000356:	4638      	mov	r0, r7
 8000358:	4639      	mov	r1, r7
 800035a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035e:	fab3 f783 	clz	r7, r3
 8000362:	2f00      	cmp	r7, #0
 8000364:	d147      	bne.n	80003f6 <__udivmoddi4+0x156>
 8000366:	428b      	cmp	r3, r1
 8000368:	d302      	bcc.n	8000370 <__udivmoddi4+0xd0>
 800036a:	4282      	cmp	r2, r0
 800036c:	f200 80fa 	bhi.w	8000564 <__udivmoddi4+0x2c4>
 8000370:	1a84      	subs	r4, r0, r2
 8000372:	eb61 0303 	sbc.w	r3, r1, r3
 8000376:	2001      	movs	r0, #1
 8000378:	4698      	mov	r8, r3
 800037a:	2e00      	cmp	r6, #0
 800037c:	d0e0      	beq.n	8000340 <__udivmoddi4+0xa0>
 800037e:	e9c6 4800 	strd	r4, r8, [r6]
 8000382:	e7dd      	b.n	8000340 <__udivmoddi4+0xa0>
 8000384:	b902      	cbnz	r2, 8000388 <__udivmoddi4+0xe8>
 8000386:	deff      	udf	#255	; 0xff
 8000388:	fab2 f282 	clz	r2, r2
 800038c:	2a00      	cmp	r2, #0
 800038e:	f040 808f 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000392:	1b49      	subs	r1, r1, r5
 8000394:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000398:	fa1f f885 	uxth.w	r8, r5
 800039c:	2701      	movs	r7, #1
 800039e:	fbb1 fcfe 	udiv	ip, r1, lr
 80003a2:	0c23      	lsrs	r3, r4, #16
 80003a4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003a8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003ac:	fb08 f10c 	mul.w	r1, r8, ip
 80003b0:	4299      	cmp	r1, r3
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b4:	18eb      	adds	r3, r5, r3
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4299      	cmp	r1, r3
 80003be:	f200 80cd 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1a59      	subs	r1, r3, r1
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1410 	mls	r4, lr, r0, r1
 80003d0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x14c>
 80003dc:	192c      	adds	r4, r5, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x14a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80b6 	bhi.w	8000556 <__udivmoddi4+0x2b6>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e79f      	b.n	8000336 <__udivmoddi4+0x96>
 80003f6:	f1c7 0c20 	rsb	ip, r7, #32
 80003fa:	40bb      	lsls	r3, r7
 80003fc:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000400:	ea4e 0e03 	orr.w	lr, lr, r3
 8000404:	fa01 f407 	lsl.w	r4, r1, r7
 8000408:	fa20 f50c 	lsr.w	r5, r0, ip
 800040c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000410:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000414:	4325      	orrs	r5, r4
 8000416:	fbb3 f9f8 	udiv	r9, r3, r8
 800041a:	0c2c      	lsrs	r4, r5, #16
 800041c:	fb08 3319 	mls	r3, r8, r9, r3
 8000420:	fa1f fa8e 	uxth.w	sl, lr
 8000424:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000428:	fb09 f40a 	mul.w	r4, r9, sl
 800042c:	429c      	cmp	r4, r3
 800042e:	fa02 f207 	lsl.w	r2, r2, r7
 8000432:	fa00 f107 	lsl.w	r1, r0, r7
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1e 0303 	adds.w	r3, lr, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000440:	f080 8087 	bcs.w	8000552 <__udivmoddi4+0x2b2>
 8000444:	429c      	cmp	r4, r3
 8000446:	f240 8084 	bls.w	8000552 <__udivmoddi4+0x2b2>
 800044a:	f1a9 0902 	sub.w	r9, r9, #2
 800044e:	4473      	add	r3, lr
 8000450:	1b1b      	subs	r3, r3, r4
 8000452:	b2ad      	uxth	r5, r5
 8000454:	fbb3 f0f8 	udiv	r0, r3, r8
 8000458:	fb08 3310 	mls	r3, r8, r0, r3
 800045c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000460:	fb00 fa0a 	mul.w	sl, r0, sl
 8000464:	45a2      	cmp	sl, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1e 0404 	adds.w	r4, lr, r4
 800046c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000470:	d26b      	bcs.n	800054a <__udivmoddi4+0x2aa>
 8000472:	45a2      	cmp	sl, r4
 8000474:	d969      	bls.n	800054a <__udivmoddi4+0x2aa>
 8000476:	3802      	subs	r0, #2
 8000478:	4474      	add	r4, lr
 800047a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	eba4 040a 	sub.w	r4, r4, sl
 8000486:	454c      	cmp	r4, r9
 8000488:	46c2      	mov	sl, r8
 800048a:	464b      	mov	r3, r9
 800048c:	d354      	bcc.n	8000538 <__udivmoddi4+0x298>
 800048e:	d051      	beq.n	8000534 <__udivmoddi4+0x294>
 8000490:	2e00      	cmp	r6, #0
 8000492:	d069      	beq.n	8000568 <__udivmoddi4+0x2c8>
 8000494:	ebb1 050a 	subs.w	r5, r1, sl
 8000498:	eb64 0403 	sbc.w	r4, r4, r3
 800049c:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004a0:	40fd      	lsrs	r5, r7
 80004a2:	40fc      	lsrs	r4, r7
 80004a4:	ea4c 0505 	orr.w	r5, ip, r5
 80004a8:	e9c6 5400 	strd	r5, r4, [r6]
 80004ac:	2700      	movs	r7, #0
 80004ae:	e747      	b.n	8000340 <__udivmoddi4+0xa0>
 80004b0:	f1c2 0320 	rsb	r3, r2, #32
 80004b4:	fa20 f703 	lsr.w	r7, r0, r3
 80004b8:	4095      	lsls	r5, r2
 80004ba:	fa01 f002 	lsl.w	r0, r1, r2
 80004be:	fa21 f303 	lsr.w	r3, r1, r3
 80004c2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004c6:	4338      	orrs	r0, r7
 80004c8:	0c01      	lsrs	r1, r0, #16
 80004ca:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ce:	fa1f f885 	uxth.w	r8, r5
 80004d2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004da:	fb07 f308 	mul.w	r3, r7, r8
 80004de:	428b      	cmp	r3, r1
 80004e0:	fa04 f402 	lsl.w	r4, r4, r2
 80004e4:	d907      	bls.n	80004f6 <__udivmoddi4+0x256>
 80004e6:	1869      	adds	r1, r5, r1
 80004e8:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 80004ec:	d22f      	bcs.n	800054e <__udivmoddi4+0x2ae>
 80004ee:	428b      	cmp	r3, r1
 80004f0:	d92d      	bls.n	800054e <__udivmoddi4+0x2ae>
 80004f2:	3f02      	subs	r7, #2
 80004f4:	4429      	add	r1, r5
 80004f6:	1acb      	subs	r3, r1, r3
 80004f8:	b281      	uxth	r1, r0
 80004fa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004fe:	fb0e 3310 	mls	r3, lr, r0, r3
 8000502:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000506:	fb00 f308 	mul.w	r3, r0, r8
 800050a:	428b      	cmp	r3, r1
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x27e>
 800050e:	1869      	adds	r1, r5, r1
 8000510:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000514:	d217      	bcs.n	8000546 <__udivmoddi4+0x2a6>
 8000516:	428b      	cmp	r3, r1
 8000518:	d915      	bls.n	8000546 <__udivmoddi4+0x2a6>
 800051a:	3802      	subs	r0, #2
 800051c:	4429      	add	r1, r5
 800051e:	1ac9      	subs	r1, r1, r3
 8000520:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000524:	e73b      	b.n	800039e <__udivmoddi4+0xfe>
 8000526:	4637      	mov	r7, r6
 8000528:	4630      	mov	r0, r6
 800052a:	e709      	b.n	8000340 <__udivmoddi4+0xa0>
 800052c:	4607      	mov	r7, r0
 800052e:	e6e7      	b.n	8000300 <__udivmoddi4+0x60>
 8000530:	4618      	mov	r0, r3
 8000532:	e6fb      	b.n	800032c <__udivmoddi4+0x8c>
 8000534:	4541      	cmp	r1, r8
 8000536:	d2ab      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 8000538:	ebb8 0a02 	subs.w	sl, r8, r2
 800053c:	eb69 020e 	sbc.w	r2, r9, lr
 8000540:	3801      	subs	r0, #1
 8000542:	4613      	mov	r3, r2
 8000544:	e7a4      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000546:	4660      	mov	r0, ip
 8000548:	e7e9      	b.n	800051e <__udivmoddi4+0x27e>
 800054a:	4618      	mov	r0, r3
 800054c:	e795      	b.n	800047a <__udivmoddi4+0x1da>
 800054e:	4667      	mov	r7, ip
 8000550:	e7d1      	b.n	80004f6 <__udivmoddi4+0x256>
 8000552:	4681      	mov	r9, r0
 8000554:	e77c      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000556:	3802      	subs	r0, #2
 8000558:	442c      	add	r4, r5
 800055a:	e747      	b.n	80003ec <__udivmoddi4+0x14c>
 800055c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000560:	442b      	add	r3, r5
 8000562:	e72f      	b.n	80003c4 <__udivmoddi4+0x124>
 8000564:	4638      	mov	r0, r7
 8000566:	e708      	b.n	800037a <__udivmoddi4+0xda>
 8000568:	4637      	mov	r7, r6
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0xa0>

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8000570:	b590      	push	{r4, r7, lr}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	4603      	mov	r3, r0
 8000578:	603a      	str	r2, [r7, #0]
 800057a:	80fb      	strh	r3, [r7, #6]
 800057c:	460b      	mov	r3, r1
 800057e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8000580:	2300      	movs	r3, #0
 8000582:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8000584:	2200      	movs	r2, #0
 8000586:	6839      	ldr	r1, [r7, #0]
 8000588:	481c      	ldr	r0, [pc, #112]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 800058a:	f000 f8f9 	bl	8000780 <AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800058e:	4b1b      	ldr	r3, [pc, #108]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 8000590:	4a1b      	ldr	r2, [pc, #108]	; (8000600 <AUDIO_OUT_Init+0x90>)
 8000592:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8000594:	4819      	ldr	r0, [pc, #100]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 8000596:	f007 fefb 	bl	8008390 <HAL_I2S_GetState>
 800059a:	4603      	mov	r3, r0
 800059c:	2b00      	cmp	r3, #0
 800059e:	d103      	bne.n	80005a8 <AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 80005a0:	2100      	movs	r1, #0
 80005a2:	4816      	ldr	r0, [pc, #88]	; (80005fc <AUDIO_OUT_Init+0x8c>)
 80005a4:	f000 f946 	bl	8000834 <AUDIO_OUT_MspInit>
  }

  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 80005a8:	6838      	ldr	r0, [r7, #0]
 80005aa:	f000 fa0b 	bl	80009c4 <I2S3_Init>
 80005ae:	4603      	mov	r3, r0
 80005b0:	2b00      	cmp	r3, #0
 80005b2:	d001      	beq.n	80005b8 <AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 80005b4:	2301      	movs	r3, #1
 80005b6:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 80005b8:	7bfb      	ldrb	r3, [r7, #15]
 80005ba:	2b00      	cmp	r3, #0
 80005bc:	d10e      	bne.n	80005dc <AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 80005be:	4b11      	ldr	r3, [pc, #68]	; (8000604 <AUDIO_OUT_Init+0x94>)
 80005c0:	689b      	ldr	r3, [r3, #8]
 80005c2:	2094      	movs	r0, #148	; 0x94
 80005c4:	4798      	blx	r3
 80005c6:	4603      	mov	r3, r0
 80005c8:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 80005cc:	2be0      	cmp	r3, #224	; 0xe0
 80005ce:	d103      	bne.n	80005d8 <AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 80005d0:	4b0d      	ldr	r3, [pc, #52]	; (8000608 <AUDIO_OUT_Init+0x98>)
 80005d2:	4a0c      	ldr	r2, [pc, #48]	; (8000604 <AUDIO_OUT_Init+0x94>)
 80005d4:	601a      	str	r2, [r3, #0]
 80005d6:	e001      	b.n	80005dc <AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 80005dc:	7bfb      	ldrb	r3, [r7, #15]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d107      	bne.n	80005f2 <AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 80005e2:	4b09      	ldr	r3, [pc, #36]	; (8000608 <AUDIO_OUT_Init+0x98>)
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	681c      	ldr	r4, [r3, #0]
 80005e8:	797a      	ldrb	r2, [r7, #5]
 80005ea:	88f9      	ldrh	r1, [r7, #6]
 80005ec:	683b      	ldr	r3, [r7, #0]
 80005ee:	2094      	movs	r0, #148	; 0x94
 80005f0:	47a0      	blx	r4
  }
  
  return ret;
 80005f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80005f4:	4618      	mov	r0, r3
 80005f6:	3714      	adds	r7, #20
 80005f8:	46bd      	mov	sp, r7
 80005fa:	bd90      	pop	{r4, r7, pc}
 80005fc:	2000134c 	.word	0x2000134c
 8000600:	40003c00 	.word	0x40003c00
 8000604:	20000004 	.word	0x20000004
 8000608:	200000e0 	.word	0x200000e0

0800060c <AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b082      	sub	sp, #8
 8000610:	af00      	add	r7, sp, #0
 8000612:	6078      	str	r0, [r7, #4]
 8000614:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8000616:	4b10      	ldr	r3, [pc, #64]	; (8000658 <AUDIO_OUT_Play+0x4c>)
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	683a      	ldr	r2, [r7, #0]
 800061e:	b292      	uxth	r2, r2
 8000620:	6879      	ldr	r1, [r7, #4]
 8000622:	2094      	movs	r0, #148	; 0x94
 8000624:	4798      	blx	r3
 8000626:	4603      	mov	r3, r0
 8000628:	2b00      	cmp	r3, #0
 800062a:	d001      	beq.n	8000630 <AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 800062c:	2301      	movs	r3, #1
 800062e:	e00f      	b.n	8000650 <AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8000636:	d203      	bcs.n	8000640 <AUDIO_OUT_Play+0x34>
 8000638:	683b      	ldr	r3, [r7, #0]
 800063a:	085b      	lsrs	r3, r3, #1
 800063c:	b29b      	uxth	r3, r3
 800063e:	e001      	b.n	8000644 <AUDIO_OUT_Play+0x38>
 8000640:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000644:	461a      	mov	r2, r3
 8000646:	6879      	ldr	r1, [r7, #4]
 8000648:	4804      	ldr	r0, [pc, #16]	; (800065c <AUDIO_OUT_Play+0x50>)
 800064a:	f007 fb1f 	bl	8007c8c <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800064e:	2300      	movs	r3, #0
  }
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	200000e0 	.word	0x200000e0
 800065c:	2000134c 	.word	0x2000134c

08000660 <AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Pause(void)
{    
 8000660:	b580      	push	{r7, lr}
 8000662:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <AUDIO_OUT_Pause+0x24>)
 8000666:	681b      	ldr	r3, [r3, #0]
 8000668:	691b      	ldr	r3, [r3, #16]
 800066a:	2094      	movs	r0, #148	; 0x94
 800066c:	4798      	blx	r3
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8000674:	2301      	movs	r3, #1
 8000676:	e003      	b.n	8000680 <AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8000678:	4803      	ldr	r0, [pc, #12]	; (8000688 <AUDIO_OUT_Pause+0x28>)
 800067a:	f007 fbaf 	bl	8007ddc <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800067e:	2300      	movs	r3, #0
  }
}
 8000680:	4618      	mov	r0, r3
 8000682:	bd80      	pop	{r7, pc}
 8000684:	200000e0 	.word	0x200000e0
 8000688:	2000134c 	.word	0x2000134c

0800068c <AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Resume(void)
{    
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8000690:	4b07      	ldr	r3, [pc, #28]	; (80006b0 <AUDIO_OUT_Resume+0x24>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	695b      	ldr	r3, [r3, #20]
 8000696:	2094      	movs	r0, #148	; 0x94
 8000698:	4798      	blx	r3
 800069a:	4603      	mov	r3, r0
 800069c:	2b00      	cmp	r3, #0
 800069e:	d001      	beq.n	80006a4 <AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 80006a0:	2301      	movs	r3, #1
 80006a2:	e003      	b.n	80006ac <AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 80006a4:	4803      	ldr	r0, [pc, #12]	; (80006b4 <AUDIO_OUT_Resume+0x28>)
 80006a6:	f007 fbfb 	bl	8007ea0 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006aa:	2300      	movs	r3, #0
  }
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	bd80      	pop	{r7, pc}
 80006b0:	200000e0 	.word	0x200000e0
 80006b4:	2000134c 	.word	0x2000134c

080006b8 <AUDIO_OUT_Stop>:
  *           - CODEC_PDWN_HW: completely shut down the codec (physically). 
  *                            Then need to reconfigure the Codec after power on.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_Stop(uint32_t Option)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  /* Call DMA Stop to disable DMA stream before stopping codec */
  HAL_I2S_DMAStop(&hAudioOutI2s);
 80006c0:	480e      	ldr	r0, [pc, #56]	; (80006fc <AUDIO_OUT_Stop+0x44>)
 80006c2:	f007 fc81 	bl	8007fc8 <HAL_I2S_DMAStop>
  
  /* Call Audio Codec Stop function */
  if(pAudioDrv->Stop(AUDIO_I2C_ADDRESS, Option) != 0)
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <AUDIO_OUT_Stop+0x48>)
 80006c8:	681b      	ldr	r3, [r3, #0]
 80006ca:	699b      	ldr	r3, [r3, #24]
 80006cc:	6879      	ldr	r1, [r7, #4]
 80006ce:	2094      	movs	r0, #148	; 0x94
 80006d0:	4798      	blx	r3
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <AUDIO_OUT_Stop+0x24>
  {
    return AUDIO_ERROR;
 80006d8:	2301      	movs	r3, #1
 80006da:	e00b      	b.n	80006f4 <AUDIO_OUT_Stop+0x3c>
  }
  else
  {
    if(Option == CODEC_PDWN_HW)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b01      	cmp	r3, #1
 80006e0:	d107      	bne.n	80006f2 <AUDIO_OUT_Stop+0x3a>
    { 
      /* Wait at least 1ms */
      HAL_Delay(1);
 80006e2:	2001      	movs	r0, #1
 80006e4:	f005 f980 	bl	80059e8 <HAL_Delay>
      
      /* Reset the pin */
      HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 80006e8:	2200      	movs	r2, #0
 80006ea:	2110      	movs	r1, #16
 80006ec:	4805      	ldr	r0, [pc, #20]	; (8000704 <AUDIO_OUT_Stop+0x4c>)
 80006ee:	f006 f94f 	bl	8006990 <HAL_GPIO_WritePin>
    }
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80006f2:	2300      	movs	r3, #0
  }
}
 80006f4:	4618      	mov	r0, r3
 80006f6:	3708      	adds	r7, #8
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	2000134c 	.word	0x2000134c
 8000700:	200000e0 	.word	0x200000e0
 8000704:	40020c00 	.word	0x40020c00

08000708 <AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b082      	sub	sp, #8
 800070c:	af00      	add	r7, sp, #0
 800070e:	4603      	mov	r3, r0
 8000710:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(pAudioDrv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <AUDIO_OUT_SetVolume+0x2c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	6a1b      	ldr	r3, [r3, #32]
 8000718:	79fa      	ldrb	r2, [r7, #7]
 800071a:	4611      	mov	r1, r2
 800071c:	2094      	movs	r0, #148	; 0x94
 800071e:	4798      	blx	r3
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8000726:	2301      	movs	r3, #1
 8000728:	e000      	b.n	800072c <AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800072a:	2300      	movs	r3, #0
  }
}
 800072c:	4618      	mov	r0, r3
 800072e:	3708      	adds	r7, #8
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	200000e0 	.word	0x200000e0

08000738 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b082      	sub	sp, #8
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4a04      	ldr	r2, [pc, #16]	; (8000758 <HAL_I2S_TxCpltCallback+0x20>)
 8000746:	4293      	cmp	r3, r2
 8000748:	d101      	bne.n	800074e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    AUDIO_OUT_TransferComplete_CallBack();
 800074a:	f005 f8b9 	bl	80058c0 <AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	40003c00 	.word	0x40003c00

0800075c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	4a04      	ldr	r2, [pc, #16]	; (800077c <HAL_I2S_TxHalfCpltCallback+0x20>)
 800076a:	4293      	cmp	r3, r2
 800076c:	d101      	bne.n	8000772 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    AUDIO_OUT_HalfTransfer_CallBack();
 800076e:	f005 f8bb 	bl	80058e8 <AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}
 800077a:	bf00      	nop
 800077c:	40003c00 	.word	0x40003c00

08000780 <AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 8000780:	b580      	push	{r7, lr}
 8000782:	b08a      	sub	sp, #40	; 0x28
 8000784:	af00      	add	r7, sp, #0
 8000786:	60f8      	str	r0, [r7, #12]
 8000788:	60b9      	str	r1, [r7, #8]
 800078a:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 800078c:	2300      	movs	r3, #0
 800078e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8000792:	23ff      	movs	r3, #255	; 0xff
 8000794:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 8000798:	2300      	movs	r3, #0
 800079a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800079e:	e010      	b.n	80007c2 <AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80007a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007a4:	4a20      	ldr	r2, [pc, #128]	; (8000828 <AUDIO_OUT_ClockConfig+0xa8>)
 80007a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007aa:	68ba      	ldr	r2, [r7, #8]
 80007ac:	429a      	cmp	r2, r3
 80007ae:	d103      	bne.n	80007b8 <AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80007b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 80007b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007bc:	3301      	adds	r3, #1
 80007be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80007c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80007c6:	2b07      	cmp	r3, #7
 80007c8:	d9ea      	bls.n	80007a0 <AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	4618      	mov	r0, r3
 80007d0:	f008 ff32 	bl	8009638 <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80007d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007d8:	f003 0307 	and.w	r3, r3, #7
 80007dc:	2b00      	cmp	r3, #0
 80007de:	d113      	bne.n	8000808 <AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) ï¿½ (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80007e0:	2301      	movs	r3, #1
 80007e2:	617b      	str	r3, [r7, #20]
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 80007e4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007e8:	4a10      	ldr	r2, [pc, #64]	; (800082c <AUDIO_OUT_ClockConfig+0xac>)
 80007ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007ee:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 80007f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80007f4:	4a0e      	ldr	r2, [pc, #56]	; (8000830 <AUDIO_OUT_ClockConfig+0xb0>)
 80007f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80007fa:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 80007fc:	f107 0314 	add.w	r3, r7, #20
 8000800:	4618      	mov	r0, r3
 8000802:	f008 fe37 	bl	8009474 <HAL_RCCEx_PeriphCLKConfig>
//    rccclkinit.PLLI2S.PLLI2SM = 8;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8000806:	e00b      	b.n	8000820 <AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000808:	2301      	movs	r3, #1
 800080a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 800080c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8000810:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8000812:	2303      	movs	r3, #3
 8000814:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8000816:	f107 0314 	add.w	r3, r7, #20
 800081a:	4618      	mov	r0, r3
 800081c:	f008 fe2a 	bl	8009474 <HAL_RCCEx_PeriphCLKConfig>
}
 8000820:	bf00      	nop
 8000822:	3728      	adds	r7, #40	; 0x28
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	0800c880 	.word	0x0800c880
 800082c:	0800c8a0 	.word	0x0800c8a0
 8000830:	0800c8c0 	.word	0x0800c8c0

08000834 <AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08c      	sub	sp, #48	; 0x30
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
 800083c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	61bb      	str	r3, [r7, #24]
 8000842:	4b56      	ldr	r3, [pc, #344]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000846:	4a55      	ldr	r2, [pc, #340]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000848:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800084c:	6413      	str	r3, [r2, #64]	; 0x40
 800084e:	4b53      	ldr	r3, [pc, #332]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000852:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000856:	61bb      	str	r3, [r7, #24]
 8000858:	69bb      	ldr	r3, [r7, #24]

  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
 800085e:	4b4f      	ldr	r3, [pc, #316]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	4a4e      	ldr	r2, [pc, #312]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000864:	f043 0304 	orr.w	r3, r3, #4
 8000868:	6313      	str	r3, [r2, #48]	; 0x30
 800086a:	4b4c      	ldr	r3, [pc, #304]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f003 0304 	and.w	r3, r3, #4
 8000872:	617b      	str	r3, [r7, #20]
 8000874:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8000876:	2300      	movs	r3, #0
 8000878:	613b      	str	r3, [r7, #16]
 800087a:	4b48      	ldr	r3, [pc, #288]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 800087c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087e:	4a47      	ldr	r2, [pc, #284]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	6313      	str	r3, [r2, #48]	; 0x30
 8000886:	4b45      	ldr	r3, [pc, #276]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	613b      	str	r3, [r7, #16]
 8000890:	693b      	ldr	r3, [r7, #16]

  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 8000892:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000896:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 8000898:	2302      	movs	r3, #2
 800089a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 800089c:	2300      	movs	r3, #0
 800089e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80008a0:	2302      	movs	r3, #2
 80008a2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80008a4:	2306      	movs	r3, #6
 80008a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80008a8:	f107 031c 	add.w	r3, r7, #28
 80008ac:	4619      	mov	r1, r3
 80008ae:	483c      	ldr	r0, [pc, #240]	; (80009a0 <AUDIO_OUT_MspInit+0x16c>)
 80008b0:	f005 fdda 	bl	8006468 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80008b4:	2310      	movs	r3, #16
 80008b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80008b8:	f107 031c 	add.w	r3, r7, #28
 80008bc:	4619      	mov	r1, r3
 80008be:	4839      	ldr	r0, [pc, #228]	; (80009a4 <AUDIO_OUT_MspInit+0x170>)
 80008c0:	f005 fdd2 	bl	8006468 <HAL_GPIO_Init>

  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80008c4:	2300      	movs	r3, #0
 80008c6:	60fb      	str	r3, [r7, #12]
 80008c8:	4b34      	ldr	r3, [pc, #208]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008cc:	4a33      	ldr	r2, [pc, #204]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008ce:	f043 0304 	orr.w	r3, r3, #4
 80008d2:	6313      	str	r3, [r2, #48]	; 0x30
 80008d4:	4b31      	ldr	r3, [pc, #196]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d8:	f003 0304 	and.w	r3, r3, #4
 80008dc:	60fb      	str	r3, [r7, #12]
 80008de:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 80008e0:	2380      	movs	r3, #128	; 0x80
 80008e2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 80008e4:	f107 031c 	add.w	r3, r7, #28
 80008e8:	4619      	mov	r1, r3
 80008ea:	482d      	ldr	r0, [pc, #180]	; (80009a0 <AUDIO_OUT_MspInit+0x16c>)
 80008ec:	f005 fdbc 	bl	8006468 <HAL_GPIO_Init>

  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 80008f0:	2300      	movs	r3, #0
 80008f2:	60bb      	str	r3, [r7, #8]
 80008f4:	4b29      	ldr	r3, [pc, #164]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008f8:	4a28      	ldr	r2, [pc, #160]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 80008fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80008fe:	6313      	str	r3, [r2, #48]	; 0x30
 8000900:	4b26      	ldr	r3, [pc, #152]	; (800099c <AUDIO_OUT_MspInit+0x168>)
 8000902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000904:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000908:	60bb      	str	r3, [r7, #8]
 800090a:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	681b      	ldr	r3, [r3, #0]
 8000910:	4a25      	ldr	r2, [pc, #148]	; (80009a8 <AUDIO_OUT_MspInit+0x174>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d136      	bne.n	8000984 <AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8000916:	4b25      	ldr	r3, [pc, #148]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000918:	2200      	movs	r2, #0
 800091a:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800091c:	4b23      	ldr	r3, [pc, #140]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800091e:	2240      	movs	r2, #64	; 0x40
 8000920:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8000922:	4b22      	ldr	r3, [pc, #136]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000924:	2200      	movs	r2, #0
 8000926:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8000928:	4b20      	ldr	r3, [pc, #128]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800092a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800092e:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8000930:	4b1e      	ldr	r3, [pc, #120]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000932:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000936:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8000938:	4b1c      	ldr	r3, [pc, #112]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800093a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800093e:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8000940:	4b1a      	ldr	r3, [pc, #104]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000942:	2200      	movs	r2, #0
 8000944:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8000946:	4b19      	ldr	r3, [pc, #100]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000948:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800094c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800094e:	4b17      	ldr	r3, [pc, #92]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000950:	2204      	movs	r2, #4
 8000952:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8000954:	4b15      	ldr	r3, [pc, #84]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000956:	2203      	movs	r2, #3
 8000958:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800095a:	4b14      	ldr	r3, [pc, #80]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800095c:	2200      	movs	r2, #0
 800095e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8000960:	4b12      	ldr	r3, [pc, #72]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000962:	2200      	movs	r2, #0
 8000964:	631a      	str	r2, [r3, #48]	; 0x30

    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000968:	4a11      	ldr	r2, [pc, #68]	; (80009b0 <AUDIO_OUT_MspInit+0x17c>)
 800096a:	601a      	str	r2, [r3, #0]

    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 800096c:	687b      	ldr	r3, [r7, #4]
 800096e:	4a0f      	ldr	r2, [pc, #60]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000970:	639a      	str	r2, [r3, #56]	; 0x38
 8000972:	4a0e      	ldr	r2, [pc, #56]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8000978:	480c      	ldr	r0, [pc, #48]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 800097a:	f005 f9e7 	bl	8005d4c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800097e:	480b      	ldr	r0, [pc, #44]	; (80009ac <AUDIO_OUT_MspInit+0x178>)
 8000980:	f005 f936 	bl	8005bf0 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8000984:	2200      	movs	r2, #0
 8000986:	210e      	movs	r1, #14
 8000988:	202f      	movs	r0, #47	; 0x2f
 800098a:	f005 f907 	bl	8005b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ);  
 800098e:	202f      	movs	r0, #47	; 0x2f
 8000990:	f005 f920 	bl	8005bd4 <HAL_NVIC_EnableIRQ>
}
 8000994:	bf00      	nop
 8000996:	3730      	adds	r7, #48	; 0x30
 8000998:	46bd      	mov	sp, r7
 800099a:	bd80      	pop	{r7, pc}
 800099c:	40023800 	.word	0x40023800
 80009a0:	40020800 	.word	0x40020800
 80009a4:	40020000 	.word	0x40020000
 80009a8:	40003c00 	.word	0x40003c00
 80009ac:	200000e4 	.word	0x200000e4
 80009b0:	400260b8 	.word	0x400260b8

080009b4 <AUDIO_OUT_Error_CallBack>:

/**
  * @brief  Manages the DMA FIFO error event.
  */
__weak void AUDIO_OUT_Error_CallBack(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr
	...

080009c4 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b082      	sub	sp, #8
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 80009cc:	4b17      	ldr	r3, [pc, #92]	; (8000a2c <I2S3_Init+0x68>)
 80009ce:	4a18      	ldr	r2, [pc, #96]	; (8000a30 <I2S3_Init+0x6c>)
 80009d0:	601a      	str	r2, [r3, #0]
  
  /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 80009d2:	4b16      	ldr	r3, [pc, #88]	; (8000a2c <I2S3_Init+0x68>)
 80009d4:	681b      	ldr	r3, [r3, #0]
 80009d6:	69da      	ldr	r2, [r3, #28]
 80009d8:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <I2S3_Init+0x68>)
 80009da:	681b      	ldr	r3, [r3, #0]
 80009dc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80009e0:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80009e2:	4a12      	ldr	r2, [pc, #72]	; (8000a2c <I2S3_Init+0x68>)
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80009e8:	4b10      	ldr	r3, [pc, #64]	; (8000a2c <I2S3_Init+0x68>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <I2S3_Init+0x68>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 80009f4:	4b0d      	ldr	r3, [pc, #52]	; (8000a2c <I2S3_Init+0x68>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 80009fa:	4b0c      	ldr	r3, [pc, #48]	; (8000a2c <I2S3_Init+0x68>)
 80009fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a00:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8000a02:	4b0a      	ldr	r3, [pc, #40]	; (8000a2c <I2S3_Init+0x68>)
 8000a04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a08:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 8000a0a:	4b08      	ldr	r3, [pc, #32]	; (8000a2c <I2S3_Init+0x68>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]

  /* Initialize the I2S peripheral with the structure above */
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8000a10:	4806      	ldr	r0, [pc, #24]	; (8000a2c <I2S3_Init+0x68>)
 8000a12:	f006 fffb 	bl	8007a0c <HAL_I2S_Init>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 8000a1c:	2301      	movs	r3, #1
 8000a1e:	e000      	b.n	8000a22 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8000a20:	2300      	movs	r3, #0
  }
}
 8000a22:	4618      	mov	r0, r3
 8000a24:	3708      	adds	r7, #8
 8000a26:	46bd      	mov	sp, r7
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	2000134c 	.word	0x2000134c
 8000a30:	40003c00 	.word	0x40003c00

08000a34 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f411e_discovery_audio.h) */ 
  if(hi2s->Instance == I2S3)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	4a04      	ldr	r2, [pc, #16]	; (8000a54 <HAL_I2S_ErrorCallback+0x20>)
 8000a42:	4293      	cmp	r3, r2
 8000a44:	d101      	bne.n	8000a4a <HAL_I2S_ErrorCallback+0x16>
  {
    AUDIO_OUT_Error_CallBack();
 8000a46:	f7ff ffb5 	bl	80009b4 <AUDIO_OUT_Error_CallBack>
  }
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	40003c00 	.word	0x40003c00

08000a58 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8000a5c:	4814      	ldr	r0, [pc, #80]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a5e:	f006 fc6b 	bl	8007338 <HAL_I2C_GetState>
 8000a62:	4603      	mov	r3, r0
 8000a64:	2b00      	cmp	r3, #0
 8000a66:	d121      	bne.n	8000aac <I2Cx_Init+0x54>
  {
    I2cHandle.Instance = AUDIO_I2Cx;
 8000a68:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a6a:	4a12      	ldr	r2, [pc, #72]	; (8000ab4 <I2Cx_Init+0x5c>)
 8000a6c:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.OwnAddress1 =  0x43;
 8000a6e:	4b10      	ldr	r3, [pc, #64]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a70:	2243      	movs	r2, #67	; 0x43
 8000a72:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.ClockSpeed = I2Cx_MAX_COMMUNICATION_FREQ;
 8000a74:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a76:	4a10      	ldr	r2, [pc, #64]	; (8000ab8 <I2Cx_Init+0x60>)
 8000a78:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a7a:	4b0d      	ldr	r3, [pc, #52]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a80:	4b0b      	ldr	r3, [pc, #44]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a82:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a86:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 8000a88:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2 = 0x00;
 8000a8e:	4b08      	ldr	r3, [pc, #32]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a96:	2200      	movs	r2, #0
 8000a98:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <I2Cx_Init+0x58>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 8000aa0:	4803      	ldr	r0, [pc, #12]	; (8000ab0 <I2Cx_Init+0x58>)
 8000aa2:	f000 f86b 	bl	8000b7c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8000aa6:	4802      	ldr	r0, [pc, #8]	; (8000ab0 <I2Cx_Init+0x58>)
 8000aa8:	f005 ffbe 	bl	8006a28 <HAL_I2C_Init>
  }
}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20000144 	.word	0x20000144
 8000ab4:	40005400 	.word	0x40005400
 8000ab8:	000186a0 	.word	0x000186a0

08000abc <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint16_t Addr, uint8_t Reg, uint8_t Value)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b088      	sub	sp, #32
 8000ac0:	af04      	add	r7, sp, #16
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	80fb      	strh	r3, [r7, #6]
 8000ac6:	460b      	mov	r3, r1
 8000ac8:	717b      	strb	r3, [r7, #5]
 8000aca:	4613      	mov	r3, r2
 8000acc:	713b      	strb	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout);
 8000ad2:	797b      	ldrb	r3, [r7, #5]
 8000ad4:	b29a      	uxth	r2, r3
 8000ad6:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <I2Cx_WriteData+0x48>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	88f9      	ldrh	r1, [r7, #6]
 8000adc:	9302      	str	r3, [sp, #8]
 8000ade:	2301      	movs	r3, #1
 8000ae0:	9301      	str	r3, [sp, #4]
 8000ae2:	1d3b      	adds	r3, r7, #4
 8000ae4:	9300      	str	r3, [sp, #0]
 8000ae6:	2301      	movs	r3, #1
 8000ae8:	4807      	ldr	r0, [pc, #28]	; (8000b08 <I2Cx_WriteData+0x4c>)
 8000aea:	f006 f905 	bl	8006cf8 <HAL_I2C_Mem_Write>
 8000aee:	4603      	mov	r3, r0
 8000af0:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000af2:	7bfb      	ldrb	r3, [r7, #15]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	d001      	beq.n	8000afc <I2Cx_WriteData+0x40>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000af8:	f000 f834 	bl	8000b64 <I2Cx_Error>
  }
}
 8000afc:	bf00      	nop
 8000afe:	3710      	adds	r7, #16
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000000 	.word	0x20000000
 8000b08:	20000144 	.word	0x20000144

08000b0c <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint16_t Addr, uint8_t Reg)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	b088      	sub	sp, #32
 8000b10:	af04      	add	r7, sp, #16
 8000b12:	4603      	mov	r3, r0
 8000b14:	460a      	mov	r2, r1
 8000b16:	80fb      	strh	r3, [r7, #6]
 8000b18:	4613      	mov	r3, r2
 8000b1a:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8000b20:	2300      	movs	r3, #0
 8000b22:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8000b24:	797b      	ldrb	r3, [r7, #5]
 8000b26:	b29a      	uxth	r2, r3
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <I2Cx_ReadData+0x50>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	88f9      	ldrh	r1, [r7, #6]
 8000b2e:	9302      	str	r3, [sp, #8]
 8000b30:	2301      	movs	r3, #1
 8000b32:	9301      	str	r3, [sp, #4]
 8000b34:	f107 030e 	add.w	r3, r7, #14
 8000b38:	9300      	str	r3, [sp, #0]
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	4808      	ldr	r0, [pc, #32]	; (8000b60 <I2Cx_ReadData+0x54>)
 8000b3e:	f006 f9d5 	bl	8006eec <HAL_I2C_Mem_Read>
 8000b42:	4603      	mov	r3, r0
 8000b44:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8000b46:	7bfb      	ldrb	r3, [r7, #15]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d001      	beq.n	8000b50 <I2Cx_ReadData+0x44>
  {
    /* Execute user timeout callback */
    I2Cx_Error();
 8000b4c:	f000 f80a 	bl	8000b64 <I2Cx_Error>
  }
  return value;
 8000b50:	7bbb      	ldrb	r3, [r7, #14]
}
 8000b52:	4618      	mov	r0, r3
 8000b54:	3710      	adds	r7, #16
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}
 8000b5a:	bf00      	nop
 8000b5c:	20000000 	.word	0x20000000
 8000b60:	20000144 	.word	0x20000144

08000b64 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function.
  */
static void I2Cx_Error(void)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	af00      	add	r7, sp, #0
  /* De-initialize the I2C comunication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 8000b68:	4803      	ldr	r0, [pc, #12]	; (8000b78 <I2Cx_Error+0x14>)
 8000b6a:	f006 f895 	bl	8006c98 <HAL_I2C_DeInit>
  
  /* Re- Initiaize the I2C comunication BUS */
  I2Cx_Init();
 8000b6e:	f7ff ff73 	bl	8000a58 <I2Cx_Init>
}
 8000b72:	bf00      	nop
 8000b74:	bd80      	pop	{r7, pc}
 8000b76:	bf00      	nop
 8000b78:	20000144 	.word	0x20000144

08000b7c <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Init.
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	; 0x28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStructure;

  /* Enable the I2C peripheral */
  AUDIO_I2Cx_CLOCK_ENABLE();
 8000b84:	2300      	movs	r3, #0
 8000b86:	613b      	str	r3, [r7, #16]
 8000b88:	4b25      	ldr	r3, [pc, #148]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b8c:	4a24      	ldr	r2, [pc, #144]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b8e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b92:	6413      	str	r3, [r2, #64]	; 0x40
 8000b94:	4b22      	ldr	r3, [pc, #136]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b98:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b9c:	613b      	str	r3, [r7, #16]
 8000b9e:	693b      	ldr	r3, [r7, #16]

  /* Enable SCK and SDA GPIO clocks */
  AUDIO_I2Cx_GPIO_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60fb      	str	r3, [r7, #12]
 8000ba4:	4b1e      	ldr	r3, [pc, #120]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000ba6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba8:	4a1d      	ldr	r2, [pc, #116]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000baa:	f043 0302 	orr.w	r3, r3, #2
 8000bae:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb0:	4b1b      	ldr	r3, [pc, #108]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb4:	f003 0302 	and.w	r3, r3, #2
 8000bb8:	60fb      	str	r3, [r7, #12]
 8000bba:	68fb      	ldr	r3, [r7, #12]

  /* I2Cx SD1 & SCK pin configuration */
  GPIO_InitStructure.Pin = AUDIO_I2Cx_SDA_PIN | AUDIO_I2Cx_SCL_PIN;
 8000bbc:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000bc0:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode = GPIO_MODE_AF_OD;
 8000bc2:	2312      	movs	r3, #18
 8000bc4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 8000bca:	2302      	movs	r3, #2
 8000bcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = AUDIO_I2Cx_AF;
 8000bce:	2304      	movs	r3, #4
 8000bd0:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_GPIO_Init(AUDIO_I2Cx_GPIO_PORT, &GPIO_InitStructure);
 8000bd2:	f107 0314 	add.w	r3, r7, #20
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	4812      	ldr	r0, [pc, #72]	; (8000c24 <I2Cx_MspInit+0xa8>)
 8000bda:	f005 fc45 	bl	8006468 <HAL_GPIO_Init>

  /* Force the I2C peripheral clock reset */
  AUDIO_I2Cx_FORCE_RESET();
 8000bde:	4b10      	ldr	r3, [pc, #64]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000be0:	6a1b      	ldr	r3, [r3, #32]
 8000be2:	4a0f      	ldr	r2, [pc, #60]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000be4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000be8:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  AUDIO_I2Cx_RELEASE_RESET();
 8000bea:	4b0d      	ldr	r3, [pc, #52]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bec:	6a1b      	ldr	r3, [r3, #32]
 8000bee:	4a0c      	ldr	r2, [pc, #48]	; (8000c20 <I2Cx_MspInit+0xa4>)
 8000bf0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8000bf4:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	210f      	movs	r1, #15
 8000bfa:	201f      	movs	r0, #31
 8000bfc:	f004 ffce 	bl	8005b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_EV_IRQn);
 8000c00:	201f      	movs	r0, #31
 8000c02:	f004 ffe7 	bl	8005bd4 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the lowest priority */
  HAL_NVIC_SetPriority(AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 8000c06:	2200      	movs	r2, #0
 8000c08:	210f      	movs	r1, #15
 8000c0a:	2020      	movs	r0, #32
 8000c0c:	f004 ffc6 	bl	8005b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_I2Cx_ER_IRQn);
 8000c10:	2020      	movs	r0, #32
 8000c12:	f004 ffdf 	bl	8005bd4 <HAL_NVIC_EnableIRQ>
}
 8000c16:	bf00      	nop
 8000c18:	3728      	adds	r7, #40	; 0x28
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	40023800 	.word	0x40023800
 8000c24:	40020400 	.word	0x40020400

08000c28 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b086      	sub	sp, #24
 8000c2c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 8000c2e:	2300      	movs	r3, #0
 8000c30:	603b      	str	r3, [r7, #0]
 8000c32:	4b17      	ldr	r3, [pc, #92]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	4a16      	ldr	r2, [pc, #88]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c38:	f043 0308 	orr.w	r3, r3, #8
 8000c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8000c3e:	4b14      	ldr	r3, [pc, #80]	; (8000c90 <AUDIO_IO_Init+0x68>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c42:	f003 0308 	and.w	r3, r3, #8
 8000c46:	603b      	str	r3, [r7, #0]
 8000c48:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration -------------------------------------------*/
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN;
 8000c4a:	2310      	movs	r3, #16
 8000c4c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c4e:	2301      	movs	r3, #1
 8000c50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 8000c52:	2302      	movs	r3, #2
 8000c54:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8000c56:	2300      	movs	r3, #0
 8000c58:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	4619      	mov	r1, r3
 8000c5e:	480d      	ldr	r0, [pc, #52]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c60:	f005 fc02 	bl	8006468 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8000c64:	f7ff fef8 	bl	8000a58 <I2Cx_Init>
  
  /* Power Down the codec */
  CODEC_AUDIO_POWER_OFF();
 8000c68:	2200      	movs	r2, #0
 8000c6a:	2110      	movs	r1, #16
 8000c6c:	4809      	ldr	r0, [pc, #36]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c6e:	f005 fe8f 	bl	8006990 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c72:	2005      	movs	r0, #5
 8000c74:	f004 feb8 	bl	80059e8 <HAL_Delay>
  
  /* Power on the codec */
  CODEC_AUDIO_POWER_ON();
 8000c78:	2201      	movs	r2, #1
 8000c7a:	2110      	movs	r1, #16
 8000c7c:	4805      	ldr	r0, [pc, #20]	; (8000c94 <AUDIO_IO_Init+0x6c>)
 8000c7e:	f005 fe87 	bl	8006990 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 8000c82:	2005      	movs	r0, #5
 8000c84:	f004 feb0 	bl	80059e8 <HAL_Delay>
}
 8000c88:	bf00      	nop
 8000c8a:	3718      	adds	r7, #24
 8000c8c:	46bd      	mov	sp, r7
 8000c8e:	bd80      	pop	{r7, pc}
 8000c90:	40023800 	.word	0x40023800
 8000c94:	40020c00 	.word	0x40020c00

08000c98 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void) 
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr

08000ca6 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8000ca6:	b580      	push	{r7, lr}
 8000ca8:	b082      	sub	sp, #8
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	71fb      	strb	r3, [r7, #7]
 8000cb0:	460b      	mov	r3, r1
 8000cb2:	71bb      	strb	r3, [r7, #6]
 8000cb4:	4613      	mov	r3, r2
 8000cb6:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8000cb8:	79fb      	ldrb	r3, [r7, #7]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	797a      	ldrb	r2, [r7, #5]
 8000cbe:	79b9      	ldrb	r1, [r7, #6]
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	f7ff fefb 	bl	8000abc <I2Cx_WriteData>
}
 8000cc6:	bf00      	nop
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}

08000cce <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read (uint8_t Addr, uint8_t Reg)
{
 8000cce:	b580      	push	{r7, lr}
 8000cd0:	b082      	sub	sp, #8
 8000cd2:	af00      	add	r7, sp, #0
 8000cd4:	4603      	mov	r3, r0
 8000cd6:	460a      	mov	r2, r1
 8000cd8:	71fb      	strb	r3, [r7, #7]
 8000cda:	4613      	mov	r3, r2
 8000cdc:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8000cde:	79fb      	ldrb	r3, [r7, #7]
 8000ce0:	b29b      	uxth	r3, r3
 8000ce2:	79ba      	ldrb	r2, [r7, #6]
 8000ce4:	4611      	mov	r1, r2
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff10 	bl	8000b0c <I2Cx_ReadData>
 8000cec:	4603      	mov	r3, r0
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
	...

08000cf8 <AUDIO_StorageParse>:

//USBH_HandleTypeDef hUSBHost;
uint16_t NumObs = 0;

FRESULT AUDIO_StorageParse(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b094      	sub	sp, #80	; 0x50
 8000cfc:	af00      	add	r7, sp, #0
  FRESULT res = FR_OK;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  DIR dir;
  char *fn;


//  res = f_opendir(&dir, USBHPath);
  res = f_opendir(&dir, USERPath);
 8000d04:	463b      	mov	r3, r7
 8000d06:	493d      	ldr	r1, [pc, #244]	; (8000dfc <AUDIO_StorageParse+0x104>)
 8000d08:	4618      	mov	r0, r3
 8000d0a:	f002 ffce 	bl	8003caa <f_opendir>
 8000d0e:	4603      	mov	r3, r0
 8000d10:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  FileList.ptr = 0;
 8000d14:	4b3a      	ldr	r3, [pc, #232]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8

  if(res == FR_OK)
 8000d1c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d15b      	bne.n	8000ddc <AUDIO_StorageParse+0xe4>
  {
//    while(Appli_state == APPLICATION_READY)
	while(1)
    {
      res = f_readdir(&dir, &fno);
 8000d24:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8000d28:	463b      	mov	r3, r7
 8000d2a:	4611      	mov	r1, r2
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f003 f855 	bl	8003ddc <f_readdir>
 8000d32:	4603      	mov	r3, r0
 8000d34:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
      if(res != FR_OK || fno.fname[0] == 0)
 8000d38:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d14d      	bne.n	8000ddc <AUDIO_StorageParse+0xe4>
 8000d40:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d049      	beq.n	8000ddc <AUDIO_StorageParse+0xe4>
      {
        break;
      }
      if(fno.fname[0] == '.')
 8000d48:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8000d4c:	2b2e      	cmp	r3, #46	; 0x2e
 8000d4e:	d043      	beq.n	8000dd8 <AUDIO_StorageParse+0xe0>
      {
        continue;
      }

      fn = fno.fname;
 8000d50:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8000d54:	3309      	adds	r3, #9
 8000d56:	64bb      	str	r3, [r7, #72]	; 0x48

      if(FileList.ptr < FILEMGR_LIST_DEPDTH)
 8000d58:	4b29      	ldr	r3, [pc, #164]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000d5a:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d5e:	2b17      	cmp	r3, #23
 8000d60:	d8e0      	bhi.n	8000d24 <AUDIO_StorageParse+0x2c>
      {
        if((fno.fattrib & AM_DIR) == 0)
 8000d62:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8000d66:	f003 0310 	and.w	r3, r3, #16
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d1da      	bne.n	8000d24 <AUDIO_StorageParse+0x2c>
        {
          if((strstr(fn, "wav")) || (strstr(fn, "WAV")))
 8000d6e:	4925      	ldr	r1, [pc, #148]	; (8000e04 <AUDIO_StorageParse+0x10c>)
 8000d70:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000d72:	f00a fd3a 	bl	800b7ea <strstr>
 8000d76:	4603      	mov	r3, r0
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d106      	bne.n	8000d8a <AUDIO_StorageParse+0x92>
 8000d7c:	4922      	ldr	r1, [pc, #136]	; (8000e08 <AUDIO_StorageParse+0x110>)
 8000d7e:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8000d80:	f00a fd33 	bl	800b7ea <strstr>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d0cc      	beq.n	8000d24 <AUDIO_StorageParse+0x2c>
          {
            strncpy((char *)FileList.file[FileList.ptr].name, (char *)fn, FILEMGR_FILE_NAME_SIZE);
 8000d8a:	4b1d      	ldr	r3, [pc, #116]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000d8c:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000d90:	461a      	mov	r2, r3
 8000d92:	4613      	mov	r3, r2
 8000d94:	009b      	lsls	r3, r3, #2
 8000d96:	4413      	add	r3, r2
 8000d98:	00db      	lsls	r3, r3, #3
 8000d9a:	4413      	add	r3, r2
 8000d9c:	4a18      	ldr	r2, [pc, #96]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000d9e:	4413      	add	r3, r2
 8000da0:	3301      	adds	r3, #1
 8000da2:	2228      	movs	r2, #40	; 0x28
 8000da4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8000da6:	4618      	mov	r0, r3
 8000da8:	f00a fd0a 	bl	800b7c0 <strncpy>
            FileList.file[FileList.ptr].type = FILETYPE_FILE;
 8000dac:	4b14      	ldr	r3, [pc, #80]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000dae:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000db2:	461a      	mov	r2, r3
 8000db4:	4912      	ldr	r1, [pc, #72]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000db6:	4613      	mov	r3, r2
 8000db8:	009b      	lsls	r3, r3, #2
 8000dba:	4413      	add	r3, r2
 8000dbc:	00db      	lsls	r3, r3, #3
 8000dbe:	4413      	add	r3, r2
 8000dc0:	440b      	add	r3, r1
 8000dc2:	2201      	movs	r2, #1
 8000dc4:	701a      	strb	r2, [r3, #0]
            FileList.ptr++;
 8000dc6:	4b0e      	ldr	r3, [pc, #56]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000dc8:	f8b3 33d8 	ldrh.w	r3, [r3, #984]	; 0x3d8
 8000dcc:	3301      	adds	r3, #1
 8000dce:	b29a      	uxth	r2, r3
 8000dd0:	4b0b      	ldr	r3, [pc, #44]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000dd2:	f8a3 23d8 	strh.w	r2, [r3, #984]	; 0x3d8
 8000dd6:	e7a5      	b.n	8000d24 <AUDIO_StorageParse+0x2c>
        continue;
 8000dd8:	bf00      	nop
      res = f_readdir(&dir, &fno);
 8000dda:	e7a3      	b.n	8000d24 <AUDIO_StorageParse+0x2c>
          }
        }
      }
    }
  }
  NumObs = FileList.ptr;
 8000ddc:	4b08      	ldr	r3, [pc, #32]	; (8000e00 <AUDIO_StorageParse+0x108>)
 8000dde:	f8b3 23d8 	ldrh.w	r2, [r3, #984]	; 0x3d8
 8000de2:	4b0a      	ldr	r3, [pc, #40]	; (8000e0c <AUDIO_StorageParse+0x114>)
 8000de4:	801a      	strh	r2, [r3, #0]
  f_closedir(&dir);
 8000de6:	463b      	mov	r3, r7
 8000de8:	4618      	mov	r0, r3
 8000dea:	f002 ffd1 	bl	8003d90 <f_closedir>
  return res;
 8000dee:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
}
 8000df2:	4618      	mov	r0, r3
 8000df4:	3750      	adds	r7, #80	; 0x50
 8000df6:	46bd      	mov	sp, r7
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	20001450 	.word	0x20001450
 8000e00:	20001a28 	.word	0x20001a28
 8000e04:	0800c5d0 	.word	0x0800c5d0
 8000e08:	0800c5d4 	.word	0x0800c5d4
 8000e0c:	20000198 	.word	0x20000198

08000e10 <AUDIO_GetWavObjectNumber>:

uint16_t AUDIO_GetWavObjectNumber(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
	if (AUDIO_StorageParse() == FR_OK){
 8000e14:	f7ff ff70 	bl	8000cf8 <AUDIO_StorageParse>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d102      	bne.n	8000e24 <AUDIO_GetWavObjectNumber+0x14>
		return NumObs;
 8000e1e:	4b03      	ldr	r3, [pc, #12]	; (8000e2c <AUDIO_GetWavObjectNumber+0x1c>)
 8000e20:	881b      	ldrh	r3, [r3, #0]
 8000e22:	e001      	b.n	8000e28 <AUDIO_GetWavObjectNumber+0x18>
	}
	return -1;
 8000e24:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	20000198 	.word	0x20000198

08000e30 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b086      	sub	sp, #24
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	607b      	str	r3, [r7, #4]
 8000e38:	4603      	mov	r3, r0
 8000e3a:	81fb      	strh	r3, [r7, #14]
 8000e3c:	460b      	mov	r3, r1
 8000e3e:	81bb      	strh	r3, [r7, #12]
 8000e40:	4613      	mov	r3, r2
 8000e42:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8000e44:	2300      	movs	r3, #0
 8000e46:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8000e48:	f7ff feee 	bl	8000c28 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8000e4c:	89fb      	ldrh	r3, [r7, #14]
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2201      	movs	r2, #1
 8000e52:	2102      	movs	r1, #2
 8000e54:	4618      	mov	r0, r3
 8000e56:	f000 fb01 	bl	800145c <CODEC_IO_Write>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	461a      	mov	r2, r3
 8000e5e:	697b      	ldr	r3, [r7, #20]
 8000e60:	4413      	add	r3, r2
 8000e62:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8000e64:	89bb      	ldrh	r3, [r7, #12]
 8000e66:	3b01      	subs	r3, #1
 8000e68:	2b03      	cmp	r3, #3
 8000e6a:	d81b      	bhi.n	8000ea4 <cs43l22_Init+0x74>
 8000e6c:	a201      	add	r2, pc, #4	; (adr r2, 8000e74 <cs43l22_Init+0x44>)
 8000e6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e72:	bf00      	nop
 8000e74:	08000e85 	.word	0x08000e85
 8000e78:	08000e8d 	.word	0x08000e8d
 8000e7c:	08000e95 	.word	0x08000e95
 8000e80:	08000e9d 	.word	0x08000e9d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8000e84:	4b5b      	ldr	r3, [pc, #364]	; (8000ff4 <cs43l22_Init+0x1c4>)
 8000e86:	22fa      	movs	r2, #250	; 0xfa
 8000e88:	701a      	strb	r2, [r3, #0]
    break;
 8000e8a:	e00f      	b.n	8000eac <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8000e8c:	4b59      	ldr	r3, [pc, #356]	; (8000ff4 <cs43l22_Init+0x1c4>)
 8000e8e:	22af      	movs	r2, #175	; 0xaf
 8000e90:	701a      	strb	r2, [r3, #0]
    break;
 8000e92:	e00b      	b.n	8000eac <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8000e94:	4b57      	ldr	r3, [pc, #348]	; (8000ff4 <cs43l22_Init+0x1c4>)
 8000e96:	22aa      	movs	r2, #170	; 0xaa
 8000e98:	701a      	strb	r2, [r3, #0]
    break;
 8000e9a:	e007      	b.n	8000eac <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8000e9c:	4b55      	ldr	r3, [pc, #340]	; (8000ff4 <cs43l22_Init+0x1c4>)
 8000e9e:	2205      	movs	r2, #5
 8000ea0:	701a      	strb	r2, [r3, #0]
    break;    
 8000ea2:	e003      	b.n	8000eac <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8000ea4:	4b53      	ldr	r3, [pc, #332]	; (8000ff4 <cs43l22_Init+0x1c4>)
 8000ea6:	2205      	movs	r2, #5
 8000ea8:	701a      	strb	r2, [r3, #0]
    break;    
 8000eaa:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8000eac:	89fb      	ldrh	r3, [r7, #14]
 8000eae:	b2d8      	uxtb	r0, r3
 8000eb0:	4b50      	ldr	r3, [pc, #320]	; (8000ff4 <cs43l22_Init+0x1c4>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	461a      	mov	r2, r3
 8000eb8:	2104      	movs	r1, #4
 8000eba:	f000 facf 	bl	800145c <CODEC_IO_Write>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	697b      	ldr	r3, [r7, #20]
 8000ec4:	4413      	add	r3, r2
 8000ec6:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8000ec8:	89fb      	ldrh	r3, [r7, #14]
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2281      	movs	r2, #129	; 0x81
 8000ece:	2105      	movs	r1, #5
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f000 fac3 	bl	800145c <CODEC_IO_Write>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	461a      	mov	r2, r3
 8000eda:	697b      	ldr	r3, [r7, #20]
 8000edc:	4413      	add	r3, r2
 8000ede:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8000ee0:	89fb      	ldrh	r3, [r7, #14]
 8000ee2:	b2db      	uxtb	r3, r3
 8000ee4:	2204      	movs	r2, #4
 8000ee6:	2106      	movs	r1, #6
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f000 fab7 	bl	800145c <CODEC_IO_Write>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	697b      	ldr	r3, [r7, #20]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8000ef8:	7afa      	ldrb	r2, [r7, #11]
 8000efa:	89fb      	ldrh	r3, [r7, #14]
 8000efc:	4611      	mov	r1, r2
 8000efe:	4618      	mov	r0, r3
 8000f00:	f000 f964 	bl	80011cc <cs43l22_SetVolume>
 8000f04:	4602      	mov	r2, r0
 8000f06:	697b      	ldr	r3, [r7, #20]
 8000f08:	4413      	add	r3, r2
 8000f0a:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8000f0c:	89bb      	ldrh	r3, [r7, #12]
 8000f0e:	2b02      	cmp	r3, #2
 8000f10:	d023      	beq.n	8000f5a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8000f12:	89fb      	ldrh	r3, [r7, #14]
 8000f14:	b2db      	uxtb	r3, r3
 8000f16:	2206      	movs	r2, #6
 8000f18:	210f      	movs	r1, #15
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f000 fa9e 	bl	800145c <CODEC_IO_Write>
 8000f20:	4603      	mov	r3, r0
 8000f22:	461a      	mov	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	4413      	add	r3, r2
 8000f28:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8000f2a:	89fb      	ldrh	r3, [r7, #14]
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2124      	movs	r1, #36	; 0x24
 8000f32:	4618      	mov	r0, r3
 8000f34:	f000 fa92 	bl	800145c <CODEC_IO_Write>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	4413      	add	r3, r2
 8000f40:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8000f42:	89fb      	ldrh	r3, [r7, #14]
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	2200      	movs	r2, #0
 8000f48:	2125      	movs	r1, #37	; 0x25
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	f000 fa86 	bl	800145c <CODEC_IO_Write>
 8000f50:	4603      	mov	r3, r0
 8000f52:	461a      	mov	r2, r3
 8000f54:	697b      	ldr	r3, [r7, #20]
 8000f56:	4413      	add	r3, r2
 8000f58:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8000f5a:	89fb      	ldrh	r3, [r7, #14]
 8000f5c:	b2db      	uxtb	r3, r3
 8000f5e:	2200      	movs	r2, #0
 8000f60:	210a      	movs	r1, #10
 8000f62:	4618      	mov	r0, r3
 8000f64:	f000 fa7a 	bl	800145c <CODEC_IO_Write>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	461a      	mov	r2, r3
 8000f6c:	697b      	ldr	r3, [r7, #20]
 8000f6e:	4413      	add	r3, r2
 8000f70:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8000f72:	89fb      	ldrh	r3, [r7, #14]
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	2204      	movs	r2, #4
 8000f78:	210e      	movs	r1, #14
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f000 fa6e 	bl	800145c <CODEC_IO_Write>
 8000f80:	4603      	mov	r3, r0
 8000f82:	461a      	mov	r2, r3
 8000f84:	697b      	ldr	r3, [r7, #20]
 8000f86:	4413      	add	r3, r2
 8000f88:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8000f8a:	89fb      	ldrh	r3, [r7, #14]
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	2200      	movs	r2, #0
 8000f90:	2127      	movs	r1, #39	; 0x27
 8000f92:	4618      	mov	r0, r3
 8000f94:	f000 fa62 	bl	800145c <CODEC_IO_Write>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	461a      	mov	r2, r3
 8000f9c:	697b      	ldr	r3, [r7, #20]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8000fa2:	89fb      	ldrh	r3, [r7, #14]
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	211f      	movs	r1, #31
 8000faa:	4618      	mov	r0, r3
 8000fac:	f000 fa56 	bl	800145c <CODEC_IO_Write>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	461a      	mov	r2, r3
 8000fb4:	697b      	ldr	r3, [r7, #20]
 8000fb6:	4413      	add	r3, r2
 8000fb8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8000fba:	89fb      	ldrh	r3, [r7, #14]
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	220a      	movs	r2, #10
 8000fc0:	211a      	movs	r1, #26
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	f000 fa4a 	bl	800145c <CODEC_IO_Write>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	461a      	mov	r2, r3
 8000fcc:	697b      	ldr	r3, [r7, #20]
 8000fce:	4413      	add	r3, r2
 8000fd0:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8000fd2:	89fb      	ldrh	r3, [r7, #14]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	220a      	movs	r2, #10
 8000fd8:	211b      	movs	r1, #27
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fa3e 	bl	800145c <CODEC_IO_Write>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	697b      	ldr	r3, [r7, #20]
 8000fe6:	4413      	add	r3, r2
 8000fe8:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8000fea:	697b      	ldr	r3, [r7, #20]
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3718      	adds	r7, #24
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	2000019a 	.word	0x2000019a

08000ff8 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8000ffc:	f7ff fe4c 	bl	8000c98 <AUDIO_IO_DeInit>
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b084      	sub	sp, #16
 8001008:	af00      	add	r7, sp, #0
 800100a:	4603      	mov	r3, r0
 800100c:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 800100e:	f7ff fe0b 	bl	8000c28 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8001012:	88fb      	ldrh	r3, [r7, #6]
 8001014:	b2db      	uxtb	r3, r3
 8001016:	2101      	movs	r1, #1
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff fe58 	bl	8000cce <AUDIO_IO_Read>
 800101e:	4603      	mov	r3, r0
 8001020:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8001022:	7bfb      	ldrb	r3, [r7, #15]
 8001024:	f023 0307 	bic.w	r3, r3, #7
 8001028:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 800102a:	7bfb      	ldrb	r3, [r7, #15]
}
 800102c:	4618      	mov	r0, r3
 800102e:	3710      	adds	r7, #16
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b084      	sub	sp, #16
 8001038:	af00      	add	r7, sp, #0
 800103a:	4603      	mov	r3, r0
 800103c:	6039      	str	r1, [r7, #0]
 800103e:	80fb      	strh	r3, [r7, #6]
 8001040:	4613      	mov	r3, r2
 8001042:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8001044:	2300      	movs	r3, #0
 8001046:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8001048:	4b16      	ldr	r3, [pc, #88]	; (80010a4 <cs43l22_Play+0x70>)
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d123      	bne.n	8001098 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8001050:	88fb      	ldrh	r3, [r7, #6]
 8001052:	b2db      	uxtb	r3, r3
 8001054:	2206      	movs	r2, #6
 8001056:	210e      	movs	r1, #14
 8001058:	4618      	mov	r0, r3
 800105a:	f000 f9ff 	bl	800145c <CODEC_IO_Write>
 800105e:	4603      	mov	r3, r0
 8001060:	461a      	mov	r2, r3
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4413      	add	r3, r2
 8001066:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8001068:	88fb      	ldrh	r3, [r7, #6]
 800106a:	2100      	movs	r1, #0
 800106c:	4618      	mov	r0, r3
 800106e:	f000 f919 	bl	80012a4 <cs43l22_SetMute>
 8001072:	4602      	mov	r2, r0
 8001074:	68fb      	ldr	r3, [r7, #12]
 8001076:	4413      	add	r3, r2
 8001078:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	b2db      	uxtb	r3, r3
 800107e:	229e      	movs	r2, #158	; 0x9e
 8001080:	2102      	movs	r1, #2
 8001082:	4618      	mov	r0, r3
 8001084:	f000 f9ea 	bl	800145c <CODEC_IO_Write>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8001092:	4b04      	ldr	r3, [pc, #16]	; (80010a4 <cs43l22_Play+0x70>)
 8001094:	2200      	movs	r2, #0
 8001096:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8001098:	68fb      	ldr	r3, [r7, #12]
}
 800109a:	4618      	mov	r0, r3
 800109c:	3710      	adds	r7, #16
 800109e:	46bd      	mov	sp, r7
 80010a0:	bd80      	pop	{r7, pc}
 80010a2:	bf00      	nop
 80010a4:	20000034 	.word	0x20000034

080010a8 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	4603      	mov	r3, r0
 80010b0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010b2:	2300      	movs	r3, #0
 80010b4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 80010b6:	88fb      	ldrh	r3, [r7, #6]
 80010b8:	2101      	movs	r1, #1
 80010ba:	4618      	mov	r0, r3
 80010bc:	f000 f8f2 	bl	80012a4 <cs43l22_SetMute>
 80010c0:	4602      	mov	r2, r0
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	4413      	add	r3, r2
 80010c6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 80010c8:	88fb      	ldrh	r3, [r7, #6]
 80010ca:	b2db      	uxtb	r3, r3
 80010cc:	2201      	movs	r2, #1
 80010ce:	2102      	movs	r1, #2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f000 f9c3 	bl	800145c <CODEC_IO_Write>
 80010d6:	4603      	mov	r3, r0
 80010d8:	461a      	mov	r2, r3
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	4413      	add	r3, r2
 80010de:	60fb      	str	r3, [r7, #12]
 
  return counter;
 80010e0:	68fb      	ldr	r3, [r7, #12]
}
 80010e2:	4618      	mov	r0, r3
 80010e4:	3710      	adds	r7, #16
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
	...

080010ec <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b084      	sub	sp, #16
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 80010fa:	2300      	movs	r3, #0
 80010fc:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 80010fe:	88fb      	ldrh	r3, [r7, #6]
 8001100:	2100      	movs	r1, #0
 8001102:	4618      	mov	r0, r3
 8001104:	f000 f8ce 	bl	80012a4 <cs43l22_SetMute>
 8001108:	4602      	mov	r2, r0
 800110a:	68fb      	ldr	r3, [r7, #12]
 800110c:	4413      	add	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8001110:	2300      	movs	r3, #0
 8001112:	60bb      	str	r3, [r7, #8]
 8001114:	e002      	b.n	800111c <cs43l22_Resume+0x30>
 8001116:	68bb      	ldr	r3, [r7, #8]
 8001118:	3301      	adds	r3, #1
 800111a:	60bb      	str	r3, [r7, #8]
 800111c:	68bb      	ldr	r3, [r7, #8]
 800111e:	2bfe      	cmp	r3, #254	; 0xfe
 8001120:	d9f9      	bls.n	8001116 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001122:	88fb      	ldrh	r3, [r7, #6]
 8001124:	b2d8      	uxtb	r0, r3
 8001126:	4b0e      	ldr	r3, [pc, #56]	; (8001160 <cs43l22_Resume+0x74>)
 8001128:	781b      	ldrb	r3, [r3, #0]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	461a      	mov	r2, r3
 800112e:	2104      	movs	r1, #4
 8001130:	f000 f994 	bl	800145c <CODEC_IO_Write>
 8001134:	4603      	mov	r3, r0
 8001136:	461a      	mov	r2, r3
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	4413      	add	r3, r2
 800113c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 800113e:	88fb      	ldrh	r3, [r7, #6]
 8001140:	b2db      	uxtb	r3, r3
 8001142:	229e      	movs	r2, #158	; 0x9e
 8001144:	2102      	movs	r1, #2
 8001146:	4618      	mov	r0, r3
 8001148:	f000 f988 	bl	800145c <CODEC_IO_Write>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	4413      	add	r3, r2
 8001154:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8001156:	68fb      	ldr	r3, [r7, #12]
}
 8001158:	4618      	mov	r0, r3
 800115a:	3710      	adds	r7, #16
 800115c:	46bd      	mov	sp, r7
 800115e:	bd80      	pop	{r7, pc}
 8001160:	2000019a 	.word	0x2000019a

08001164 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b084      	sub	sp, #16
 8001168:	af00      	add	r7, sp, #0
 800116a:	4603      	mov	r3, r0
 800116c:	6039      	str	r1, [r7, #0]
 800116e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	2101      	movs	r1, #1
 8001178:	4618      	mov	r0, r3
 800117a:	f000 f893 	bl	80012a4 <cs43l22_SetMute>
 800117e:	4602      	mov	r2, r0
 8001180:	68fb      	ldr	r3, [r7, #12]
 8001182:	4413      	add	r3, r2
 8001184:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8001186:	88fb      	ldrh	r3, [r7, #6]
 8001188:	b2db      	uxtb	r3, r3
 800118a:	2204      	movs	r2, #4
 800118c:	210e      	movs	r1, #14
 800118e:	4618      	mov	r0, r3
 8001190:	f000 f964 	bl	800145c <CODEC_IO_Write>
 8001194:	4603      	mov	r3, r0
 8001196:	461a      	mov	r2, r3
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	4413      	add	r3, r2
 800119c:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 800119e:	88fb      	ldrh	r3, [r7, #6]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	229f      	movs	r2, #159	; 0x9f
 80011a4:	2102      	movs	r1, #2
 80011a6:	4618      	mov	r0, r3
 80011a8:	f000 f958 	bl	800145c <CODEC_IO_Write>
 80011ac:	4603      	mov	r3, r0
 80011ae:	461a      	mov	r2, r3
 80011b0:	68fb      	ldr	r3, [r7, #12]
 80011b2:	4413      	add	r3, r2
 80011b4:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 80011b6:	4b04      	ldr	r3, [pc, #16]	; (80011c8 <cs43l22_Stop+0x64>)
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
  return counter;    
 80011bc:	68fb      	ldr	r3, [r7, #12]
}
 80011be:	4618      	mov	r0, r3
 80011c0:	3710      	adds	r7, #16
 80011c2:	46bd      	mov	sp, r7
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	20000034 	.word	0x20000034

080011cc <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b084      	sub	sp, #16
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	4603      	mov	r3, r0
 80011d4:	460a      	mov	r2, r1
 80011d6:	80fb      	strh	r3, [r7, #6]
 80011d8:	4613      	mov	r3, r2
 80011da:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 80011e0:	797b      	ldrb	r3, [r7, #5]
 80011e2:	2b64      	cmp	r3, #100	; 0x64
 80011e4:	d80b      	bhi.n	80011fe <cs43l22_SetVolume+0x32>
 80011e6:	797a      	ldrb	r2, [r7, #5]
 80011e8:	4613      	mov	r3, r2
 80011ea:	021b      	lsls	r3, r3, #8
 80011ec:	1a9b      	subs	r3, r3, r2
 80011ee:	4a25      	ldr	r2, [pc, #148]	; (8001284 <cs43l22_SetVolume+0xb8>)
 80011f0:	fb82 1203 	smull	r1, r2, r2, r3
 80011f4:	1152      	asrs	r2, r2, #5
 80011f6:	17db      	asrs	r3, r3, #31
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	b2db      	uxtb	r3, r3
 80011fc:	e000      	b.n	8001200 <cs43l22_SetVolume+0x34>
 80011fe:	23ff      	movs	r3, #255	; 0xff
 8001200:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8001202:	7afb      	ldrb	r3, [r7, #11]
 8001204:	2be6      	cmp	r3, #230	; 0xe6
 8001206:	d91c      	bls.n	8001242 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8001208:	88fb      	ldrh	r3, [r7, #6]
 800120a:	b2d8      	uxtb	r0, r3
 800120c:	7afb      	ldrb	r3, [r7, #11]
 800120e:	3319      	adds	r3, #25
 8001210:	b2db      	uxtb	r3, r3
 8001212:	461a      	mov	r2, r3
 8001214:	2120      	movs	r1, #32
 8001216:	f000 f921 	bl	800145c <CODEC_IO_Write>
 800121a:	4603      	mov	r3, r0
 800121c:	461a      	mov	r2, r3
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	4413      	add	r3, r2
 8001222:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8001224:	88fb      	ldrh	r3, [r7, #6]
 8001226:	b2d8      	uxtb	r0, r3
 8001228:	7afb      	ldrb	r3, [r7, #11]
 800122a:	3319      	adds	r3, #25
 800122c:	b2db      	uxtb	r3, r3
 800122e:	461a      	mov	r2, r3
 8001230:	2121      	movs	r1, #33	; 0x21
 8001232:	f000 f913 	bl	800145c <CODEC_IO_Write>
 8001236:	4603      	mov	r3, r0
 8001238:	461a      	mov	r2, r3
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	4413      	add	r3, r2
 800123e:	60fb      	str	r3, [r7, #12]
 8001240:	e01b      	b.n	800127a <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8001242:	88fb      	ldrh	r3, [r7, #6]
 8001244:	b2d8      	uxtb	r0, r3
 8001246:	7afb      	ldrb	r3, [r7, #11]
 8001248:	3319      	adds	r3, #25
 800124a:	b2db      	uxtb	r3, r3
 800124c:	461a      	mov	r2, r3
 800124e:	2120      	movs	r1, #32
 8001250:	f000 f904 	bl	800145c <CODEC_IO_Write>
 8001254:	4603      	mov	r3, r0
 8001256:	461a      	mov	r2, r3
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	4413      	add	r3, r2
 800125c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 800125e:	88fb      	ldrh	r3, [r7, #6]
 8001260:	b2d8      	uxtb	r0, r3
 8001262:	7afb      	ldrb	r3, [r7, #11]
 8001264:	3319      	adds	r3, #25
 8001266:	b2db      	uxtb	r3, r3
 8001268:	461a      	mov	r2, r3
 800126a:	2121      	movs	r1, #33	; 0x21
 800126c:	f000 f8f6 	bl	800145c <CODEC_IO_Write>
 8001270:	4603      	mov	r3, r0
 8001272:	461a      	mov	r2, r3
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	4413      	add	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 800127a:	68fb      	ldr	r3, [r7, #12]
}
 800127c:	4618      	mov	r0, r3
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	51eb851f 	.word	0x51eb851f

08001288 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	6039      	str	r1, [r7, #0]
 8001292:	80fb      	strh	r3, [r7, #6]
  return 0;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
	...

080012a4 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	4603      	mov	r3, r0
 80012ac:	6039      	str	r1, [r7, #0]
 80012ae:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 80012b0:	2300      	movs	r3, #0
 80012b2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 80012b4:	683b      	ldr	r3, [r7, #0]
 80012b6:	2b01      	cmp	r3, #1
 80012b8:	d124      	bne.n	8001304 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	b2db      	uxtb	r3, r3
 80012be:	22ff      	movs	r2, #255	; 0xff
 80012c0:	2104      	movs	r1, #4
 80012c2:	4618      	mov	r0, r3
 80012c4:	f000 f8ca 	bl	800145c <CODEC_IO_Write>
 80012c8:	4603      	mov	r3, r0
 80012ca:	461a      	mov	r2, r3
 80012cc:	68fb      	ldr	r3, [r7, #12]
 80012ce:	4413      	add	r3, r2
 80012d0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2201      	movs	r2, #1
 80012d8:	2122      	movs	r1, #34	; 0x22
 80012da:	4618      	mov	r0, r3
 80012dc:	f000 f8be 	bl	800145c <CODEC_IO_Write>
 80012e0:	4603      	mov	r3, r0
 80012e2:	461a      	mov	r2, r3
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	4413      	add	r3, r2
 80012e8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2201      	movs	r2, #1
 80012f0:	2123      	movs	r1, #35	; 0x23
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f8b2 	bl	800145c <CODEC_IO_Write>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4413      	add	r3, r2
 8001300:	60fb      	str	r3, [r7, #12]
 8001302:	e025      	b.n	8001350 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8001304:	88fb      	ldrh	r3, [r7, #6]
 8001306:	b2db      	uxtb	r3, r3
 8001308:	2200      	movs	r2, #0
 800130a:	2122      	movs	r1, #34	; 0x22
 800130c:	4618      	mov	r0, r3
 800130e:	f000 f8a5 	bl	800145c <CODEC_IO_Write>
 8001312:	4603      	mov	r3, r0
 8001314:	461a      	mov	r2, r3
 8001316:	68fb      	ldr	r3, [r7, #12]
 8001318:	4413      	add	r3, r2
 800131a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 800131c:	88fb      	ldrh	r3, [r7, #6]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2200      	movs	r2, #0
 8001322:	2123      	movs	r1, #35	; 0x23
 8001324:	4618      	mov	r0, r3
 8001326:	f000 f899 	bl	800145c <CODEC_IO_Write>
 800132a:	4603      	mov	r3, r0
 800132c:	461a      	mov	r2, r3
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	4413      	add	r3, r2
 8001332:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8001334:	88fb      	ldrh	r3, [r7, #6]
 8001336:	b2d8      	uxtb	r0, r3
 8001338:	4b08      	ldr	r3, [pc, #32]	; (800135c <cs43l22_SetMute+0xb8>)
 800133a:	781b      	ldrb	r3, [r3, #0]
 800133c:	b2db      	uxtb	r3, r3
 800133e:	461a      	mov	r2, r3
 8001340:	2104      	movs	r1, #4
 8001342:	f000 f88b 	bl	800145c <CODEC_IO_Write>
 8001346:	4603      	mov	r3, r0
 8001348:	461a      	mov	r2, r3
 800134a:	68fb      	ldr	r3, [r7, #12]
 800134c:	4413      	add	r3, r2
 800134e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8001350:	68fb      	ldr	r3, [r7, #12]
}
 8001352:	4618      	mov	r0, r3
 8001354:	3710      	adds	r7, #16
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	2000019a 	.word	0x2000019a

08001360 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b084      	sub	sp, #16
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	460a      	mov	r2, r1
 800136a:	80fb      	strh	r3, [r7, #6]
 800136c:	4613      	mov	r3, r2
 800136e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8001370:	2300      	movs	r3, #0
 8001372:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8001374:	797b      	ldrb	r3, [r7, #5]
 8001376:	3b01      	subs	r3, #1
 8001378:	2b03      	cmp	r3, #3
 800137a:	d84b      	bhi.n	8001414 <cs43l22_SetOutputMode+0xb4>
 800137c:	a201      	add	r2, pc, #4	; (adr r2, 8001384 <cs43l22_SetOutputMode+0x24>)
 800137e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001382:	bf00      	nop
 8001384:	08001395 	.word	0x08001395
 8001388:	080013b5 	.word	0x080013b5
 800138c:	080013d5 	.word	0x080013d5
 8001390:	080013f5 	.word	0x080013f5
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8001394:	88fb      	ldrh	r3, [r7, #6]
 8001396:	b2db      	uxtb	r3, r3
 8001398:	22fa      	movs	r2, #250	; 0xfa
 800139a:	2104      	movs	r1, #4
 800139c:	4618      	mov	r0, r3
 800139e:	f000 f85d 	bl	800145c <CODEC_IO_Write>
 80013a2:	4603      	mov	r3, r0
 80013a4:	461a      	mov	r2, r3
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	4413      	add	r3, r2
 80013aa:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 80013ac:	4b24      	ldr	r3, [pc, #144]	; (8001440 <cs43l22_SetOutputMode+0xe0>)
 80013ae:	22fa      	movs	r2, #250	; 0xfa
 80013b0:	701a      	strb	r2, [r3, #0]
      break;
 80013b2:	e03f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 80013b4:	88fb      	ldrh	r3, [r7, #6]
 80013b6:	b2db      	uxtb	r3, r3
 80013b8:	22af      	movs	r2, #175	; 0xaf
 80013ba:	2104      	movs	r1, #4
 80013bc:	4618      	mov	r0, r3
 80013be:	f000 f84d 	bl	800145c <CODEC_IO_Write>
 80013c2:	4603      	mov	r3, r0
 80013c4:	461a      	mov	r2, r3
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	4413      	add	r3, r2
 80013ca:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 80013cc:	4b1c      	ldr	r3, [pc, #112]	; (8001440 <cs43l22_SetOutputMode+0xe0>)
 80013ce:	22af      	movs	r2, #175	; 0xaf
 80013d0:	701a      	strb	r2, [r3, #0]
      break;
 80013d2:	e02f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 80013d4:	88fb      	ldrh	r3, [r7, #6]
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	22aa      	movs	r2, #170	; 0xaa
 80013da:	2104      	movs	r1, #4
 80013dc:	4618      	mov	r0, r3
 80013de:	f000 f83d 	bl	800145c <CODEC_IO_Write>
 80013e2:	4603      	mov	r3, r0
 80013e4:	461a      	mov	r2, r3
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	4413      	add	r3, r2
 80013ea:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 80013ec:	4b14      	ldr	r3, [pc, #80]	; (8001440 <cs43l22_SetOutputMode+0xe0>)
 80013ee:	22aa      	movs	r2, #170	; 0xaa
 80013f0:	701a      	strb	r2, [r3, #0]
      break;
 80013f2:	e01f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	2205      	movs	r2, #5
 80013fa:	2104      	movs	r1, #4
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 f82d 	bl	800145c <CODEC_IO_Write>
 8001402:	4603      	mov	r3, r0
 8001404:	461a      	mov	r2, r3
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	4413      	add	r3, r2
 800140a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <cs43l22_SetOutputMode+0xe0>)
 800140e:	2205      	movs	r2, #5
 8001410:	701a      	strb	r2, [r3, #0]
      break;    
 8001412:	e00f      	b.n	8001434 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8001414:	88fb      	ldrh	r3, [r7, #6]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	2205      	movs	r2, #5
 800141a:	2104      	movs	r1, #4
 800141c:	4618      	mov	r0, r3
 800141e:	f000 f81d 	bl	800145c <CODEC_IO_Write>
 8001422:	4603      	mov	r3, r0
 8001424:	461a      	mov	r2, r3
 8001426:	68fb      	ldr	r3, [r7, #12]
 8001428:	4413      	add	r3, r2
 800142a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800142c:	4b04      	ldr	r3, [pc, #16]	; (8001440 <cs43l22_SetOutputMode+0xe0>)
 800142e:	2205      	movs	r2, #5
 8001430:	701a      	strb	r2, [r3, #0]
      break;
 8001432:	bf00      	nop
  }  
  return counter;
 8001434:	68fb      	ldr	r3, [r7, #12]
}
 8001436:	4618      	mov	r0, r3
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	2000019a 	.word	0x2000019a

08001444 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800144e:	2300      	movs	r3, #0
}
 8001450:	4618      	mov	r0, r3
 8001452:	370c      	adds	r7, #12
 8001454:	46bd      	mov	sp, r7
 8001456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145a:	4770      	bx	lr

0800145c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	71fb      	strb	r3, [r7, #7]
 8001466:	460b      	mov	r3, r1
 8001468:	71bb      	strb	r3, [r7, #6]
 800146a:	4613      	mov	r3, r2
 800146c:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8001472:	797a      	ldrb	r2, [r7, #5]
 8001474:	79b9      	ldrb	r1, [r7, #6]
 8001476:	79fb      	ldrb	r3, [r7, #7]
 8001478:	4618      	mov	r0, r3
 800147a:	f7ff fc14 	bl	8000ca6 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	b2db      	uxtb	r3, r3
}
 8001482:	4618      	mov	r0, r3
 8001484:	3710      	adds	r7, #16
 8001486:	46bd      	mov	sp, r7
 8001488:	bd80      	pop	{r7, pc}
	...

0800148c <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive nmuber to identify the drive */
)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	b084      	sub	sp, #16
 8001490:	af00      	add	r7, sp, #0
 8001492:	4603      	mov	r3, r0
 8001494:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;
  
  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8001496:	79fb      	ldrb	r3, [r7, #7]
 8001498:	4a08      	ldr	r2, [pc, #32]	; (80014bc <disk_status+0x30>)
 800149a:	009b      	lsls	r3, r3, #2
 800149c:	4413      	add	r3, r2
 800149e:	685b      	ldr	r3, [r3, #4]
 80014a0:	685b      	ldr	r3, [r3, #4]
 80014a2:	79fa      	ldrb	r2, [r7, #7]
 80014a4:	4905      	ldr	r1, [pc, #20]	; (80014bc <disk_status+0x30>)
 80014a6:	440a      	add	r2, r1
 80014a8:	7a12      	ldrb	r2, [r2, #8]
 80014aa:	4610      	mov	r0, r2
 80014ac:	4798      	blx	r3
 80014ae:	4603      	mov	r3, r0
 80014b0:	73fb      	strb	r3, [r7, #15]
  return stat;
 80014b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	200001b4 	.word	0x200001b4

080014c0 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	4603      	mov	r3, r0
 80014c8:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 80014ca:	2300      	movs	r3, #0
 80014cc:	73fb      	strb	r3, [r7, #15]
  
  if(disk.is_initialized[pdrv] == 0)
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	4a0d      	ldr	r2, [pc, #52]	; (8001508 <disk_initialize+0x48>)
 80014d2:	5cd3      	ldrb	r3, [r2, r3]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d111      	bne.n	80014fc <disk_initialize+0x3c>
  { 
    disk.is_initialized[pdrv] = 1;
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	4a0b      	ldr	r2, [pc, #44]	; (8001508 <disk_initialize+0x48>)
 80014dc:	2101      	movs	r1, #1
 80014de:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 80014e0:	79fb      	ldrb	r3, [r7, #7]
 80014e2:	4a09      	ldr	r2, [pc, #36]	; (8001508 <disk_initialize+0x48>)
 80014e4:	009b      	lsls	r3, r3, #2
 80014e6:	4413      	add	r3, r2
 80014e8:	685b      	ldr	r3, [r3, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	79fa      	ldrb	r2, [r7, #7]
 80014ee:	4906      	ldr	r1, [pc, #24]	; (8001508 <disk_initialize+0x48>)
 80014f0:	440a      	add	r2, r1
 80014f2:	7a12      	ldrb	r2, [r2, #8]
 80014f4:	4610      	mov	r0, r2
 80014f6:	4798      	blx	r3
 80014f8:	4603      	mov	r3, r0
 80014fa:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 80014fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	200001b4 	.word	0x200001b4

0800150c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
 8001516:	603b      	str	r3, [r7, #0]
 8001518:	4603      	mov	r3, r0
 800151a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
 
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800151c:	7bfb      	ldrb	r3, [r7, #15]
 800151e:	4a0a      	ldr	r2, [pc, #40]	; (8001548 <disk_read+0x3c>)
 8001520:	009b      	lsls	r3, r3, #2
 8001522:	4413      	add	r3, r2
 8001524:	685b      	ldr	r3, [r3, #4]
 8001526:	689c      	ldr	r4, [r3, #8]
 8001528:	7bfb      	ldrb	r3, [r7, #15]
 800152a:	4a07      	ldr	r2, [pc, #28]	; (8001548 <disk_read+0x3c>)
 800152c:	4413      	add	r3, r2
 800152e:	7a18      	ldrb	r0, [r3, #8]
 8001530:	683b      	ldr	r3, [r7, #0]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	47a0      	blx	r4
 8001538:	4603      	mov	r3, r0
 800153a:	75fb      	strb	r3, [r7, #23]
  return res;
 800153c:	7dfb      	ldrb	r3, [r7, #23]
}
 800153e:	4618      	mov	r0, r3
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	bd90      	pop	{r4, r7, pc}
 8001546:	bf00      	nop
 8001548:	200001b4 	.word	0x200001b4

0800154c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800154c:	b590      	push	{r4, r7, lr}
 800154e:	b087      	sub	sp, #28
 8001550:	af00      	add	r7, sp, #0
 8001552:	60b9      	str	r1, [r7, #8]
 8001554:	607a      	str	r2, [r7, #4]
 8001556:	603b      	str	r3, [r7, #0]
 8001558:	4603      	mov	r3, r0
 800155a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;
  
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800155c:	7bfb      	ldrb	r3, [r7, #15]
 800155e:	4a0a      	ldr	r2, [pc, #40]	; (8001588 <disk_write+0x3c>)
 8001560:	009b      	lsls	r3, r3, #2
 8001562:	4413      	add	r3, r2
 8001564:	685b      	ldr	r3, [r3, #4]
 8001566:	68dc      	ldr	r4, [r3, #12]
 8001568:	7bfb      	ldrb	r3, [r7, #15]
 800156a:	4a07      	ldr	r2, [pc, #28]	; (8001588 <disk_write+0x3c>)
 800156c:	4413      	add	r3, r2
 800156e:	7a18      	ldrb	r0, [r3, #8]
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	68b9      	ldr	r1, [r7, #8]
 8001576:	47a0      	blx	r4
 8001578:	4603      	mov	r3, r0
 800157a:	75fb      	strb	r3, [r7, #23]
  return res;
 800157c:	7dfb      	ldrb	r3, [r7, #23]
}
 800157e:	4618      	mov	r0, r3
 8001580:	371c      	adds	r7, #28
 8001582:	46bd      	mov	sp, r7
 8001584:	bd90      	pop	{r4, r7, pc}
 8001586:	bf00      	nop
 8001588:	200001b4 	.word	0x200001b4

0800158c <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b084      	sub	sp, #16
 8001590:	af00      	add	r7, sp, #0
 8001592:	4603      	mov	r3, r0
 8001594:	603a      	str	r2, [r7, #0]
 8001596:	71fb      	strb	r3, [r7, #7]
 8001598:	460b      	mov	r3, r1
 800159a:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	4a09      	ldr	r2, [pc, #36]	; (80015c4 <disk_ioctl+0x38>)
 80015a0:	009b      	lsls	r3, r3, #2
 80015a2:	4413      	add	r3, r2
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	691b      	ldr	r3, [r3, #16]
 80015a8:	79fa      	ldrb	r2, [r7, #7]
 80015aa:	4906      	ldr	r1, [pc, #24]	; (80015c4 <disk_ioctl+0x38>)
 80015ac:	440a      	add	r2, r1
 80015ae:	7a10      	ldrb	r0, [r2, #8]
 80015b0:	79b9      	ldrb	r1, [r7, #6]
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	4798      	blx	r3
 80015b6:	4603      	mov	r3, r0
 80015b8:	73fb      	strb	r3, [r7, #15]
  return res;
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3710      	adds	r7, #16
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	200001b4 	.word	0x200001b4

080015c8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	af00      	add	r7, sp, #0
    /*## FatFS: Link the USER driver ###########################*/
    retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80015cc:	490a      	ldr	r1, [pc, #40]	; (80015f8 <MX_FATFS_Init+0x30>)
 80015ce:	480b      	ldr	r0, [pc, #44]	; (80015fc <MX_FATFS_Init+0x34>)
 80015d0:	f002 fd42 	bl	8004058 <FATFS_LinkDriver>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461a      	mov	r2, r3
 80015d8:	4b09      	ldr	r3, [pc, #36]	; (8001600 <MX_FATFS_Init+0x38>)
 80015da:	701a      	strb	r2, [r3, #0]

    /* USER CODE BEGIN Init */
    printf("# FatFs Init %s!\r\n", retUSER == 0 ? "Successfully" : "Failed");
 80015dc:	4b08      	ldr	r3, [pc, #32]	; (8001600 <MX_FATFS_Init+0x38>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d101      	bne.n	80015e8 <MX_FATFS_Init+0x20>
 80015e4:	4b07      	ldr	r3, [pc, #28]	; (8001604 <MX_FATFS_Init+0x3c>)
 80015e6:	e000      	b.n	80015ea <MX_FATFS_Init+0x22>
 80015e8:	4b07      	ldr	r3, [pc, #28]	; (8001608 <MX_FATFS_Init+0x40>)
 80015ea:	4619      	mov	r1, r3
 80015ec:	4807      	ldr	r0, [pc, #28]	; (800160c <MX_FATFS_Init+0x44>)
 80015ee:	f00a f86b 	bl	800b6c8 <iprintf>
    /* USER CODE END Init */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20001450 	.word	0x20001450
 80015fc:	20000040 	.word	0x20000040
 8001600:	20001454 	.word	0x20001454
 8001604:	0800c5d8 	.word	0x0800c5d8
 8001608:	0800c5e8 	.word	0x0800c5e8
 800160c:	0800c5f0 	.word	0x0800c5f0

08001610 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8001610:	b480      	push	{r7}
 8001612:	b085      	sub	sp, #20
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	3301      	adds	r3, #1
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8001620:	89fb      	ldrh	r3, [r7, #14]
 8001622:	021b      	lsls	r3, r3, #8
 8001624:	b21a      	sxth	r2, r3
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	781b      	ldrb	r3, [r3, #0]
 800162a:	b21b      	sxth	r3, r3
 800162c:	4313      	orrs	r3, r2
 800162e:	b21b      	sxth	r3, r3
 8001630:	81fb      	strh	r3, [r7, #14]
	return rv;
 8001632:	89fb      	ldrh	r3, [r7, #14]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3714      	adds	r7, #20
 8001638:	46bd      	mov	sp, r7
 800163a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163e:	4770      	bx	lr

08001640 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8001640:	b480      	push	{r7}
 8001642:	b085      	sub	sp, #20
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	3303      	adds	r3, #3
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	021b      	lsls	r3, r3, #8
 8001654:	687a      	ldr	r2, [r7, #4]
 8001656:	3202      	adds	r2, #2
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	4313      	orrs	r3, r2
 800165c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	687a      	ldr	r2, [r7, #4]
 8001664:	3201      	adds	r2, #1
 8001666:	7812      	ldrb	r2, [r2, #0]
 8001668:	4313      	orrs	r3, r2
 800166a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	021b      	lsls	r3, r3, #8
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	7812      	ldrb	r2, [r2, #0]
 8001674:	4313      	orrs	r3, r2
 8001676:	60fb      	str	r3, [r7, #12]
	return rv;
 8001678:	68fb      	ldr	r3, [r7, #12]
}
 800167a:	4618      	mov	r0, r3
 800167c:	3714      	adds	r7, #20
 800167e:	46bd      	mov	sp, r7
 8001680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001684:	4770      	bx	lr

08001686 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8001686:	b480      	push	{r7}
 8001688:	b083      	sub	sp, #12
 800168a:	af00      	add	r7, sp, #0
 800168c:	6078      	str	r0, [r7, #4]
 800168e:	460b      	mov	r3, r1
 8001690:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	607a      	str	r2, [r7, #4]
 8001698:	887a      	ldrh	r2, [r7, #2]
 800169a:	b2d2      	uxtb	r2, r2
 800169c:	701a      	strb	r2, [r3, #0]
 800169e:	887b      	ldrh	r3, [r7, #2]
 80016a0:	0a1b      	lsrs	r3, r3, #8
 80016a2:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	887a      	ldrh	r2, [r7, #2]
 80016ac:	b2d2      	uxtb	r2, r2
 80016ae:	701a      	strb	r2, [r3, #0]
}
 80016b0:	bf00      	nop
 80016b2:	370c      	adds	r7, #12
 80016b4:	46bd      	mov	sp, r7
 80016b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ba:	4770      	bx	lr

080016bc <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	1c5a      	adds	r2, r3, #1
 80016ca:	607a      	str	r2, [r7, #4]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	b2d2      	uxtb	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	0a1b      	lsrs	r3, r3, #8
 80016d6:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	1c5a      	adds	r2, r3, #1
 80016dc:	607a      	str	r2, [r7, #4]
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	b2d2      	uxtb	r2, r2
 80016e2:	701a      	strb	r2, [r3, #0]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	0a1b      	lsrs	r3, r3, #8
 80016e8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	1c5a      	adds	r2, r3, #1
 80016ee:	607a      	str	r2, [r7, #4]
 80016f0:	683a      	ldr	r2, [r7, #0]
 80016f2:	b2d2      	uxtb	r2, r2
 80016f4:	701a      	strb	r2, [r3, #0]
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	0a1b      	lsrs	r3, r3, #8
 80016fa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	1c5a      	adds	r2, r3, #1
 8001700:	607a      	str	r2, [r7, #4]
 8001702:	683a      	ldr	r2, [r7, #0]
 8001704:	b2d2      	uxtb	r2, r2
 8001706:	701a      	strb	r2, [r3, #0]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001712:	4770      	bx	lr

08001714 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 8001714:	b480      	push	{r7}
 8001716:	b087      	sub	sp, #28
 8001718:	af00      	add	r7, sp, #0
 800171a:	60f8      	str	r0, [r7, #12]
 800171c:	60b9      	str	r1, [r7, #8]
 800171e:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 8001724:	68bb      	ldr	r3, [r7, #8]
 8001726:	613b      	str	r3, [r7, #16]

	if (cnt) {
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	2b00      	cmp	r3, #0
 800172c:	d00d      	beq.n	800174a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800172e:	693a      	ldr	r2, [r7, #16]
 8001730:	1c53      	adds	r3, r2, #1
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	1c59      	adds	r1, r3, #1
 8001738:	6179      	str	r1, [r7, #20]
 800173a:	7812      	ldrb	r2, [r2, #0]
 800173c:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	3b01      	subs	r3, #1
 8001742:	607b      	str	r3, [r7, #4]
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1f1      	bne.n	800172e <mem_cpy+0x1a>
	}
}
 800174a:	bf00      	nop
 800174c:	371c      	adds	r7, #28
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8001756:	b480      	push	{r7}
 8001758:	b087      	sub	sp, #28
 800175a:	af00      	add	r7, sp, #0
 800175c:	60f8      	str	r0, [r7, #12]
 800175e:	60b9      	str	r1, [r7, #8]
 8001760:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	1c5a      	adds	r2, r3, #1
 800176a:	617a      	str	r2, [r7, #20]
 800176c:	68ba      	ldr	r2, [r7, #8]
 800176e:	b2d2      	uxtb	r2, r2
 8001770:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	3b01      	subs	r3, #1
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d1f3      	bne.n	8001766 <mem_set+0x10>
}
 800177e:	bf00      	nop
 8001780:	371c      	adds	r7, #28
 8001782:	46bd      	mov	sp, r7
 8001784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001788:	4770      	bx	lr

0800178a <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800178a:	b480      	push	{r7}
 800178c:	b089      	sub	sp, #36	; 0x24
 800178e:	af00      	add	r7, sp, #0
 8001790:	60f8      	str	r0, [r7, #12]
 8001792:	60b9      	str	r1, [r7, #8]
 8001794:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	61fb      	str	r3, [r7, #28]
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800179e:	2300      	movs	r3, #0
 80017a0:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 80017a2:	69fb      	ldr	r3, [r7, #28]
 80017a4:	1c5a      	adds	r2, r3, #1
 80017a6:	61fa      	str	r2, [r7, #28]
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	4619      	mov	r1, r3
 80017ac:	69bb      	ldr	r3, [r7, #24]
 80017ae:	1c5a      	adds	r2, r3, #1
 80017b0:	61ba      	str	r2, [r7, #24]
 80017b2:	781b      	ldrb	r3, [r3, #0]
 80017b4:	1acb      	subs	r3, r1, r3
 80017b6:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	3b01      	subs	r3, #1
 80017bc:	607b      	str	r3, [r7, #4]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d002      	beq.n	80017ca <mem_cmp+0x40>
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	2b00      	cmp	r3, #0
 80017c8:	d0eb      	beq.n	80017a2 <mem_cmp+0x18>

	return r;
 80017ca:	697b      	ldr	r3, [r7, #20]
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3724      	adds	r7, #36	; 0x24
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 80017d8:	b480      	push	{r7}
 80017da:	b083      	sub	sp, #12
 80017dc:	af00      	add	r7, sp, #0
 80017de:	6078      	str	r0, [r7, #4]
 80017e0:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80017e2:	e002      	b.n	80017ea <chk_chr+0x12>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	3301      	adds	r3, #1
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d005      	beq.n	80017fe <chk_chr+0x26>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	781b      	ldrb	r3, [r3, #0]
 80017f6:	461a      	mov	r2, r3
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d1f2      	bne.n	80017e4 <chk_chr+0xc>
	return *str;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	781b      	ldrb	r3, [r3, #0]
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
	...

08001810 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8001810:	b480      	push	{r7}
 8001812:	b085      	sub	sp, #20
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800181a:	2300      	movs	r3, #0
 800181c:	60bb      	str	r3, [r7, #8]
 800181e:	68bb      	ldr	r3, [r7, #8]
 8001820:	60fb      	str	r3, [r7, #12]
 8001822:	e029      	b.n	8001878 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 8001824:	4a27      	ldr	r2, [pc, #156]	; (80018c4 <chk_lock+0xb4>)
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	011b      	lsls	r3, r3, #4
 800182a:	4413      	add	r3, r2
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	2b00      	cmp	r3, #0
 8001830:	d01d      	beq.n	800186e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001832:	4a24      	ldr	r2, [pc, #144]	; (80018c4 <chk_lock+0xb4>)
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	011b      	lsls	r3, r3, #4
 8001838:	4413      	add	r3, r2
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d116      	bne.n	8001872 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8001844:	4a1f      	ldr	r2, [pc, #124]	; (80018c4 <chk_lock+0xb4>)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	4413      	add	r3, r2
 800184c:	3304      	adds	r3, #4
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8001854:	429a      	cmp	r2, r3
 8001856:	d10c      	bne.n	8001872 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8001858:	4a1a      	ldr	r2, [pc, #104]	; (80018c4 <chk_lock+0xb4>)
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	011b      	lsls	r3, r3, #4
 800185e:	4413      	add	r3, r2
 8001860:	3308      	adds	r3, #8
 8001862:	681a      	ldr	r2, [r3, #0]
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8001868:	429a      	cmp	r2, r3
 800186a:	d102      	bne.n	8001872 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800186c:	e007      	b.n	800187e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800186e:	2301      	movs	r3, #1
 8001870:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	3301      	adds	r3, #1
 8001876:	60fb      	str	r3, [r7, #12]
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d0d2      	beq.n	8001824 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2b01      	cmp	r3, #1
 8001882:	d109      	bne.n	8001898 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d102      	bne.n	8001890 <chk_lock+0x80>
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d101      	bne.n	8001894 <chk_lock+0x84>
 8001890:	2300      	movs	r3, #0
 8001892:	e010      	b.n	80018b6 <chk_lock+0xa6>
 8001894:	2312      	movs	r3, #18
 8001896:	e00e      	b.n	80018b6 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d108      	bne.n	80018b0 <chk_lock+0xa0>
 800189e:	4a09      	ldr	r2, [pc, #36]	; (80018c4 <chk_lock+0xb4>)
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	011b      	lsls	r3, r3, #4
 80018a4:	4413      	add	r3, r2
 80018a6:	330c      	adds	r3, #12
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80018ae:	d101      	bne.n	80018b4 <chk_lock+0xa4>
 80018b0:	2310      	movs	r3, #16
 80018b2:	e000      	b.n	80018b6 <chk_lock+0xa6>
 80018b4:	2300      	movs	r3, #0
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	200001a4 	.word	0x200001a4

080018c8 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 80018ce:	2300      	movs	r3, #0
 80018d0:	607b      	str	r3, [r7, #4]
 80018d2:	e002      	b.n	80018da <enq_lock+0x12>
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	3301      	adds	r3, #1
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d106      	bne.n	80018ee <enq_lock+0x26>
 80018e0:	4a09      	ldr	r2, [pc, #36]	; (8001908 <enq_lock+0x40>)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	011b      	lsls	r3, r3, #4
 80018e6:	4413      	add	r3, r2
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d1f2      	bne.n	80018d4 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	bf14      	ite	ne
 80018f4:	2301      	movne	r3, #1
 80018f6:	2300      	moveq	r3, #0
 80018f8:	b2db      	uxtb	r3, r3
}
 80018fa:	4618      	mov	r0, r3
 80018fc:	370c      	adds	r7, #12
 80018fe:	46bd      	mov	sp, r7
 8001900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001904:	4770      	bx	lr
 8001906:	bf00      	nop
 8001908:	200001a4 	.word	0x200001a4

0800190c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800190c:	b480      	push	{r7}
 800190e:	b085      	sub	sp, #20
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001916:	2300      	movs	r3, #0
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	e01f      	b.n	800195c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800191c:	4a41      	ldr	r2, [pc, #260]	; (8001a24 <inc_lock+0x118>)
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	011b      	lsls	r3, r3, #4
 8001922:	4413      	add	r3, r2
 8001924:	681a      	ldr	r2, [r3, #0]
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	429a      	cmp	r2, r3
 800192c:	d113      	bne.n	8001956 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800192e:	4a3d      	ldr	r2, [pc, #244]	; (8001a24 <inc_lock+0x118>)
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	4413      	add	r3, r2
 8001936:	3304      	adds	r3, #4
 8001938:	681a      	ldr	r2, [r3, #0]
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800193e:	429a      	cmp	r2, r3
 8001940:	d109      	bne.n	8001956 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8001942:	4a38      	ldr	r2, [pc, #224]	; (8001a24 <inc_lock+0x118>)
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	011b      	lsls	r3, r3, #4
 8001948:	4413      	add	r3, r2
 800194a:	3308      	adds	r3, #8
 800194c:	681a      	ldr	r2, [r3, #0]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8001952:	429a      	cmp	r2, r3
 8001954:	d006      	beq.n	8001964 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	3301      	adds	r3, #1
 800195a:	60fb      	str	r3, [r7, #12]
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d0dc      	beq.n	800191c <inc_lock+0x10>
 8001962:	e000      	b.n	8001966 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8001964:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d132      	bne.n	80019d2 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	e002      	b.n	8001978 <inc_lock+0x6c>
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	3301      	adds	r3, #1
 8001976:	60fb      	str	r3, [r7, #12]
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d106      	bne.n	800198c <inc_lock+0x80>
 800197e:	4a29      	ldr	r2, [pc, #164]	; (8001a24 <inc_lock+0x118>)
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	011b      	lsls	r3, r3, #4
 8001984:	4413      	add	r3, r2
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	2b00      	cmp	r3, #0
 800198a:	d1f2      	bne.n	8001972 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d101      	bne.n	8001996 <inc_lock+0x8a>
 8001992:	2300      	movs	r3, #0
 8001994:	e040      	b.n	8001a18 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681a      	ldr	r2, [r3, #0]
 800199a:	4922      	ldr	r1, [pc, #136]	; (8001a24 <inc_lock+0x118>)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	011b      	lsls	r3, r3, #4
 80019a0:	440b      	add	r3, r1
 80019a2:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	491e      	ldr	r1, [pc, #120]	; (8001a24 <inc_lock+0x118>)
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	011b      	lsls	r3, r3, #4
 80019ae:	440b      	add	r3, r1
 80019b0:	3304      	adds	r3, #4
 80019b2:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	695a      	ldr	r2, [r3, #20]
 80019b8:	491a      	ldr	r1, [pc, #104]	; (8001a24 <inc_lock+0x118>)
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	440b      	add	r3, r1
 80019c0:	3308      	adds	r3, #8
 80019c2:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 80019c4:	4a17      	ldr	r2, [pc, #92]	; (8001a24 <inc_lock+0x118>)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	4413      	add	r3, r2
 80019cc:	330c      	adds	r3, #12
 80019ce:	2200      	movs	r2, #0
 80019d0:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d009      	beq.n	80019ec <inc_lock+0xe0>
 80019d8:	4a12      	ldr	r2, [pc, #72]	; (8001a24 <inc_lock+0x118>)
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	011b      	lsls	r3, r3, #4
 80019de:	4413      	add	r3, r2
 80019e0:	330c      	adds	r3, #12
 80019e2:	881b      	ldrh	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d001      	beq.n	80019ec <inc_lock+0xe0>
 80019e8:	2300      	movs	r3, #0
 80019ea:	e015      	b.n	8001a18 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d108      	bne.n	8001a04 <inc_lock+0xf8>
 80019f2:	4a0c      	ldr	r2, [pc, #48]	; (8001a24 <inc_lock+0x118>)
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	4413      	add	r3, r2
 80019fa:	330c      	adds	r3, #12
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	3301      	adds	r3, #1
 8001a00:	b29a      	uxth	r2, r3
 8001a02:	e001      	b.n	8001a08 <inc_lock+0xfc>
 8001a04:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a08:	4906      	ldr	r1, [pc, #24]	; (8001a24 <inc_lock+0x118>)
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	011b      	lsls	r3, r3, #4
 8001a0e:	440b      	add	r3, r1
 8001a10:	330c      	adds	r3, #12
 8001a12:	801a      	strh	r2, [r3, #0]

	return i + 1;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	3301      	adds	r3, #1
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3714      	adds	r7, #20
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a22:	4770      	bx	lr
 8001a24:	200001a4 	.word	0x200001a4

08001a28 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	b085      	sub	sp, #20
 8001a2c:	af00      	add	r7, sp, #0
 8001a2e:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	607b      	str	r3, [r7, #4]
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d125      	bne.n	8001a88 <dec_lock+0x60>
		n = Files[i].ctr;
 8001a3c:	4a17      	ldr	r2, [pc, #92]	; (8001a9c <dec_lock+0x74>)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	011b      	lsls	r3, r3, #4
 8001a42:	4413      	add	r3, r2
 8001a44:	330c      	adds	r3, #12
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 8001a4a:	89fb      	ldrh	r3, [r7, #14]
 8001a4c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a50:	d101      	bne.n	8001a56 <dec_lock+0x2e>
 8001a52:	2300      	movs	r3, #0
 8001a54:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8001a56:	89fb      	ldrh	r3, [r7, #14]
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d002      	beq.n	8001a62 <dec_lock+0x3a>
 8001a5c:	89fb      	ldrh	r3, [r7, #14]
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8001a62:	4a0e      	ldr	r2, [pc, #56]	; (8001a9c <dec_lock+0x74>)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	011b      	lsls	r3, r3, #4
 8001a68:	4413      	add	r3, r2
 8001a6a:	330c      	adds	r3, #12
 8001a6c:	89fa      	ldrh	r2, [r7, #14]
 8001a6e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8001a70:	89fb      	ldrh	r3, [r7, #14]
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d105      	bne.n	8001a82 <dec_lock+0x5a>
 8001a76:	4a09      	ldr	r2, [pc, #36]	; (8001a9c <dec_lock+0x74>)
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	011b      	lsls	r3, r3, #4
 8001a7c:	4413      	add	r3, r2
 8001a7e:	2200      	movs	r2, #0
 8001a80:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8001a82:	2300      	movs	r3, #0
 8001a84:	737b      	strb	r3, [r7, #13]
 8001a86:	e001      	b.n	8001a8c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8001a88:	2302      	movs	r3, #2
 8001a8a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 8001a8c:	7b7b      	ldrb	r3, [r7, #13]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr
 8001a9a:	bf00      	nop
 8001a9c:	200001a4 	.word	0x200001a4

08001aa0 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	b085      	sub	sp, #20
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	60fb      	str	r3, [r7, #12]
 8001aac:	e010      	b.n	8001ad0 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8001aae:	4a0d      	ldr	r2, [pc, #52]	; (8001ae4 <clear_lock+0x44>)
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	011b      	lsls	r3, r3, #4
 8001ab4:	4413      	add	r3, r2
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d105      	bne.n	8001aca <clear_lock+0x2a>
 8001abe:	4a09      	ldr	r2, [pc, #36]	; (8001ae4 <clear_lock+0x44>)
 8001ac0:	68fb      	ldr	r3, [r7, #12]
 8001ac2:	011b      	lsls	r3, r3, #4
 8001ac4:	4413      	add	r3, r2
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	3301      	adds	r3, #1
 8001ace:	60fb      	str	r3, [r7, #12]
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	d0eb      	beq.n	8001aae <clear_lock+0xe>
	}
}
 8001ad6:	bf00      	nop
 8001ad8:	3714      	adds	r7, #20
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	200001a4 	.word	0x200001a4

08001ae8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 8001af0:	2300      	movs	r3, #0
 8001af2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	78db      	ldrb	r3, [r3, #3]
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d034      	beq.n	8001b66 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b00:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	7858      	ldrb	r0, [r3, #1]
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	697a      	ldr	r2, [r7, #20]
 8001b10:	f7ff fd1c 	bl	800154c <disk_write>
 8001b14:	4603      	mov	r3, r0
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d002      	beq.n	8001b20 <sync_window+0x38>
			res = FR_DISK_ERR;
 8001b1a:	2301      	movs	r3, #1
 8001b1c:	73fb      	strb	r3, [r7, #15]
 8001b1e:	e022      	b.n	8001b66 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	2200      	movs	r2, #0
 8001b24:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6a1b      	ldr	r3, [r3, #32]
 8001b2a:	697a      	ldr	r2, [r7, #20]
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	687b      	ldr	r3, [r7, #4]
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d217      	bcs.n	8001b66 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	789b      	ldrb	r3, [r3, #2]
 8001b3a:	613b      	str	r3, [r7, #16]
 8001b3c:	e010      	b.n	8001b60 <sync_window+0x78>
					wsect += fs->fsize;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	697a      	ldr	r2, [r7, #20]
 8001b44:	4413      	add	r3, r2
 8001b46:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	7858      	ldrb	r0, [r3, #1]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001b52:	2301      	movs	r3, #1
 8001b54:	697a      	ldr	r2, [r7, #20]
 8001b56:	f7ff fcf9 	bl	800154c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8001b5a:	693b      	ldr	r3, [r7, #16]
 8001b5c:	3b01      	subs	r3, #1
 8001b5e:	613b      	str	r3, [r7, #16]
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	2b01      	cmp	r3, #1
 8001b64:	d8eb      	bhi.n	8001b3e <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	3718      	adds	r7, #24
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd80      	pop	{r7, pc}

08001b70 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b82:	683a      	ldr	r2, [r7, #0]
 8001b84:	429a      	cmp	r2, r3
 8001b86:	d01b      	beq.n	8001bc0 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8001b88:	6878      	ldr	r0, [r7, #4]
 8001b8a:	f7ff ffad 	bl	8001ae8 <sync_window>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8001b92:	7bfb      	ldrb	r3, [r7, #15]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d113      	bne.n	8001bc0 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	7858      	ldrb	r0, [r3, #1]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	683a      	ldr	r2, [r7, #0]
 8001ba6:	f7ff fcb1 	bl	800150c <disk_read>
 8001baa:	4603      	mov	r3, r0
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d004      	beq.n	8001bba <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8001bb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bb4:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	683a      	ldr	r2, [r7, #0]
 8001bbe:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8001bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}
	...

08001bcc <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8001bd4:	6878      	ldr	r0, [r7, #4]
 8001bd6:	f7ff ff87 	bl	8001ae8 <sync_window>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8001bde:	7bfb      	ldrb	r3, [r7, #15]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d158      	bne.n	8001c96 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	781b      	ldrb	r3, [r3, #0]
 8001be8:	2b03      	cmp	r3, #3
 8001bea:	d148      	bne.n	8001c7e <sync_fs+0xb2>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	791b      	ldrb	r3, [r3, #4]
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d144      	bne.n	8001c7e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	3330      	adds	r3, #48	; 0x30
 8001bf8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001bfc:	2100      	movs	r1, #0
 8001bfe:	4618      	mov	r0, r3
 8001c00:	f7ff fda9 	bl	8001756 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3330      	adds	r3, #48	; 0x30
 8001c08:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8001c0c:	f64a 2155 	movw	r1, #43605	; 0xaa55
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7ff fd38 	bl	8001686 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	3330      	adds	r3, #48	; 0x30
 8001c1a:	4921      	ldr	r1, [pc, #132]	; (8001ca0 <sync_fs+0xd4>)
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fd4d 	bl	80016bc <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3330      	adds	r3, #48	; 0x30
 8001c26:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8001c2a:	491e      	ldr	r1, [pc, #120]	; (8001ca4 <sync_fs+0xd8>)
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff fd45 	bl	80016bc <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	3330      	adds	r3, #48	; 0x30
 8001c36:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	691b      	ldr	r3, [r3, #16]
 8001c3e:	4619      	mov	r1, r3
 8001c40:	4610      	mov	r0, r2
 8001c42:	f7ff fd3b 	bl	80016bc <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	3330      	adds	r3, #48	; 0x30
 8001c4a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	68db      	ldr	r3, [r3, #12]
 8001c52:	4619      	mov	r1, r3
 8001c54:	4610      	mov	r0, r2
 8001c56:	f7ff fd31 	bl	80016bc <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	69db      	ldr	r3, [r3, #28]
 8001c5e:	1c5a      	adds	r2, r3, #1
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	7858      	ldrb	r0, [r3, #1]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001c72:	2301      	movs	r3, #1
 8001c74:	f7ff fc6a 	bl	800154c <disk_write>
			fs->fsi_flag = 0;
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	785b      	ldrb	r3, [r3, #1]
 8001c82:	2200      	movs	r2, #0
 8001c84:	2100      	movs	r1, #0
 8001c86:	4618      	mov	r0, r3
 8001c88:	f7ff fc80 	bl	800158c <disk_ioctl>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <sync_fs+0xca>
 8001c92:	2301      	movs	r3, #1
 8001c94:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8001c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3710      	adds	r7, #16
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	41615252 	.word	0x41615252
 8001ca4:	61417272 	.word	0x61417272

08001ca8 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	3b02      	subs	r3, #2
 8001cb6:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	695b      	ldr	r3, [r3, #20]
 8001cbc:	3b02      	subs	r3, #2
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d301      	bcc.n	8001cc8 <clust2sect+0x20>
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	e008      	b.n	8001cda <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	895b      	ldrh	r3, [r3, #10]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	fb03 f202 	mul.w	r2, r3, r2
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001cd8:	4413      	add	r3, r2
}
 8001cda:	4618      	mov	r0, r3
 8001cdc:	370c      	adds	r7, #12
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce4:	4770      	bx	lr

08001ce6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b086      	sub	sp, #24
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	6078      	str	r0, [r7, #4]
 8001cee:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	2b01      	cmp	r3, #1
 8001cfa:	d904      	bls.n	8001d06 <get_fat+0x20>
 8001cfc:	693b      	ldr	r3, [r7, #16]
 8001cfe:	695b      	ldr	r3, [r3, #20]
 8001d00:	683a      	ldr	r2, [r7, #0]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d302      	bcc.n	8001d0c <get_fat+0x26>
		val = 1;	/* Internal error */
 8001d06:	2301      	movs	r3, #1
 8001d08:	617b      	str	r3, [r7, #20]
 8001d0a:	e08c      	b.n	8001e26 <get_fat+0x140>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 8001d0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d10:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 8001d12:	693b      	ldr	r3, [r7, #16]
 8001d14:	781b      	ldrb	r3, [r3, #0]
 8001d16:	2b02      	cmp	r3, #2
 8001d18:	d045      	beq.n	8001da6 <get_fat+0xc0>
 8001d1a:	2b03      	cmp	r3, #3
 8001d1c:	d05d      	beq.n	8001dda <get_fat+0xf4>
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d177      	bne.n	8001e12 <get_fat+0x12c>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	085b      	lsrs	r3, r3, #1
 8001d2a:	68fa      	ldr	r2, [r7, #12]
 8001d2c:	4413      	add	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	6a1a      	ldr	r2, [r3, #32]
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	0a5b      	lsrs	r3, r3, #9
 8001d38:	4413      	add	r3, r2
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	6938      	ldr	r0, [r7, #16]
 8001d3e:	f7ff ff17 	bl	8001b70 <move_window>
 8001d42:	4603      	mov	r3, r0
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d167      	bne.n	8001e18 <get_fat+0x132>
			wc = fs->win[bc++ % SS(fs)];
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	1c5a      	adds	r2, r3, #1
 8001d4c:	60fa      	str	r2, [r7, #12]
 8001d4e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d52:	693a      	ldr	r2, [r7, #16]
 8001d54:	4413      	add	r3, r2
 8001d56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d5a:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	6a1a      	ldr	r2, [r3, #32]
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	0a5b      	lsrs	r3, r3, #9
 8001d64:	4413      	add	r3, r2
 8001d66:	4619      	mov	r1, r3
 8001d68:	6938      	ldr	r0, [r7, #16]
 8001d6a:	f7ff ff01 	bl	8001b70 <move_window>
 8001d6e:	4603      	mov	r3, r0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d153      	bne.n	8001e1c <get_fat+0x136>
			wc |= fs->win[bc % SS(fs)] << 8;
 8001d74:	68fb      	ldr	r3, [r7, #12]
 8001d76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001d7a:	693a      	ldr	r2, [r7, #16]
 8001d7c:	4413      	add	r3, r2
 8001d7e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001d82:	021b      	lsls	r3, r3, #8
 8001d84:	461a      	mov	r2, r3
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	4313      	orrs	r3, r2
 8001d8a:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d002      	beq.n	8001d9c <get_fat+0xb6>
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	091b      	lsrs	r3, r3, #4
 8001d9a:	e002      	b.n	8001da2 <get_fat+0xbc>
 8001d9c:	68bb      	ldr	r3, [r7, #8]
 8001d9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001da2:	617b      	str	r3, [r7, #20]
			break;
 8001da4:	e03f      	b.n	8001e26 <get_fat+0x140>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001da6:	693b      	ldr	r3, [r7, #16]
 8001da8:	6a1a      	ldr	r2, [r3, #32]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	0a1b      	lsrs	r3, r3, #8
 8001dae:	4413      	add	r3, r2
 8001db0:	4619      	mov	r1, r3
 8001db2:	6938      	ldr	r0, [r7, #16]
 8001db4:	f7ff fedc 	bl	8001b70 <move_window>
 8001db8:	4603      	mov	r3, r0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d130      	bne.n	8001e20 <get_fat+0x13a>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	005b      	lsls	r3, r3, #1
 8001dc8:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001dcc:	4413      	add	r3, r2
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff fc1e 	bl	8001610 <ld_word>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	617b      	str	r3, [r7, #20]
			break;
 8001dd8:	e025      	b.n	8001e26 <get_fat+0x140>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	6a1a      	ldr	r2, [r3, #32]
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	09db      	lsrs	r3, r3, #7
 8001de2:	4413      	add	r3, r2
 8001de4:	4619      	mov	r1, r3
 8001de6:	6938      	ldr	r0, [r7, #16]
 8001de8:	f7ff fec2 	bl	8001b70 <move_window>
 8001dec:	4603      	mov	r3, r0
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d118      	bne.n	8001e24 <get_fat+0x13e>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 8001df2:	693b      	ldr	r3, [r7, #16]
 8001df4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001e00:	4413      	add	r3, r2
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fc1c 	bl	8001640 <ld_dword>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8001e0e:	617b      	str	r3, [r7, #20]
			break;
 8001e10:	e009      	b.n	8001e26 <get_fat+0x140>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 8001e12:	2301      	movs	r3, #1
 8001e14:	617b      	str	r3, [r7, #20]
 8001e16:	e006      	b.n	8001e26 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001e18:	bf00      	nop
 8001e1a:	e004      	b.n	8001e26 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8001e1c:	bf00      	nop
 8001e1e:	e002      	b.n	8001e26 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8001e20:	bf00      	nop
 8001e22:	e000      	b.n	8001e26 <get_fat+0x140>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8001e24:	bf00      	nop
		}
	}

	return val;
 8001e26:	697b      	ldr	r3, [r7, #20]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3718      	adds	r7, #24
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 8001e30:	b590      	push	{r4, r7, lr}
 8001e32:	b089      	sub	sp, #36	; 0x24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	2b01      	cmp	r3, #1
 8001e44:	f240 80d6 	bls.w	8001ff4 <put_fat+0x1c4>
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	695b      	ldr	r3, [r3, #20]
 8001e4c:	68ba      	ldr	r2, [r7, #8]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	f080 80d0 	bcs.w	8001ff4 <put_fat+0x1c4>
		switch (fs->fs_type) {
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	781b      	ldrb	r3, [r3, #0]
 8001e58:	2b02      	cmp	r3, #2
 8001e5a:	d073      	beq.n	8001f44 <put_fat+0x114>
 8001e5c:	2b03      	cmp	r3, #3
 8001e5e:	f000 8091 	beq.w	8001f84 <put_fat+0x154>
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	f040 80c6 	bne.w	8001ff4 <put_fat+0x1c4>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8001e68:	68bb      	ldr	r3, [r7, #8]
 8001e6a:	61bb      	str	r3, [r7, #24]
 8001e6c:	69bb      	ldr	r3, [r7, #24]
 8001e6e:	085b      	lsrs	r3, r3, #1
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	4413      	add	r3, r2
 8001e74:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6a1a      	ldr	r2, [r3, #32]
 8001e7a:	69bb      	ldr	r3, [r7, #24]
 8001e7c:	0a5b      	lsrs	r3, r3, #9
 8001e7e:	4413      	add	r3, r2
 8001e80:	4619      	mov	r1, r3
 8001e82:	68f8      	ldr	r0, [r7, #12]
 8001e84:	f7ff fe74 	bl	8001b70 <move_window>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001e8c:	7ffb      	ldrb	r3, [r7, #31]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	f040 80a9 	bne.w	8001fe6 <put_fat+0x1b6>
			p = fs->win + bc++ % SS(fs);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001e9a:	69bb      	ldr	r3, [r7, #24]
 8001e9c:	1c59      	adds	r1, r3, #1
 8001e9e:	61b9      	str	r1, [r7, #24]
 8001ea0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ea4:	4413      	add	r3, r2
 8001ea6:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d00d      	beq.n	8001ece <put_fat+0x9e>
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	781b      	ldrb	r3, [r3, #0]
 8001eb6:	b25b      	sxtb	r3, r3
 8001eb8:	f003 030f 	and.w	r3, r3, #15
 8001ebc:	b25a      	sxtb	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	011b      	lsls	r3, r3, #4
 8001ec4:	b25b      	sxtb	r3, r3
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	b25b      	sxtb	r3, r3
 8001eca:	b2db      	uxtb	r3, r3
 8001ecc:	e001      	b.n	8001ed2 <put_fat+0xa2>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	697a      	ldr	r2, [r7, #20]
 8001ed4:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	2201      	movs	r2, #1
 8001eda:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a1a      	ldr	r2, [r3, #32]
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	0a5b      	lsrs	r3, r3, #9
 8001ee4:	4413      	add	r3, r2
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	68f8      	ldr	r0, [r7, #12]
 8001eea:	f7ff fe41 	bl	8001b70 <move_window>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001ef2:	7ffb      	ldrb	r3, [r7, #31]
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d178      	bne.n	8001fea <put_fat+0x1ba>
			p = fs->win + bc % SS(fs);
 8001ef8:	68fb      	ldr	r3, [r7, #12]
 8001efa:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001efe:	69bb      	ldr	r3, [r7, #24]
 8001f00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f04:	4413      	add	r3, r2
 8001f06:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8001f08:	68bb      	ldr	r3, [r7, #8]
 8001f0a:	f003 0301 	and.w	r3, r3, #1
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d003      	beq.n	8001f1a <put_fat+0xea>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	091b      	lsrs	r3, r3, #4
 8001f16:	b2db      	uxtb	r3, r3
 8001f18:	e00e      	b.n	8001f38 <put_fat+0x108>
 8001f1a:	697b      	ldr	r3, [r7, #20]
 8001f1c:	781b      	ldrb	r3, [r3, #0]
 8001f1e:	b25b      	sxtb	r3, r3
 8001f20:	f023 030f 	bic.w	r3, r3, #15
 8001f24:	b25a      	sxtb	r2, r3
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	0a1b      	lsrs	r3, r3, #8
 8001f2a:	b25b      	sxtb	r3, r3
 8001f2c:	f003 030f 	and.w	r3, r3, #15
 8001f30:	b25b      	sxtb	r3, r3
 8001f32:	4313      	orrs	r3, r2
 8001f34:	b25b      	sxtb	r3, r3
 8001f36:	b2db      	uxtb	r3, r3
 8001f38:	697a      	ldr	r2, [r7, #20]
 8001f3a:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	70da      	strb	r2, [r3, #3]
			break;
 8001f42:	e057      	b.n	8001ff4 <put_fat+0x1c4>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	6a1a      	ldr	r2, [r3, #32]
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	0a1b      	lsrs	r3, r3, #8
 8001f4c:	4413      	add	r3, r2
 8001f4e:	4619      	mov	r1, r3
 8001f50:	68f8      	ldr	r0, [r7, #12]
 8001f52:	f7ff fe0d 	bl	8001b70 <move_window>
 8001f56:	4603      	mov	r3, r0
 8001f58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001f5a:	7ffb      	ldrb	r3, [r7, #31]
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d146      	bne.n	8001fee <put_fat+0x1be>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001f66:	68bb      	ldr	r3, [r7, #8]
 8001f68:	005b      	lsls	r3, r3, #1
 8001f6a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8001f6e:	4413      	add	r3, r2
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	b292      	uxth	r2, r2
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f7ff fb85 	bl	8001686 <st_word>
			fs->wflag = 1;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	2201      	movs	r2, #1
 8001f80:	70da      	strb	r2, [r3, #3]
			break;
 8001f82:	e037      	b.n	8001ff4 <put_fat+0x1c4>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	6a1a      	ldr	r2, [r3, #32]
 8001f88:	68bb      	ldr	r3, [r7, #8]
 8001f8a:	09db      	lsrs	r3, r3, #7
 8001f8c:	4413      	add	r3, r2
 8001f8e:	4619      	mov	r1, r3
 8001f90:	68f8      	ldr	r0, [r7, #12]
 8001f92:	f7ff fded 	bl	8001b70 <move_window>
 8001f96:	4603      	mov	r3, r0
 8001f98:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8001f9a:	7ffb      	ldrb	r3, [r7, #31]
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d128      	bne.n	8001ff2 <put_fat+0x1c2>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001fb4:	4413      	add	r3, r2
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	f7ff fb42 	bl	8001640 <ld_dword>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8001fc2:	4323      	orrs	r3, r4
 8001fc4:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	009b      	lsls	r3, r3, #2
 8001fd0:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8001fd4:	4413      	add	r3, r2
 8001fd6:	6879      	ldr	r1, [r7, #4]
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff fb6f 	bl	80016bc <st_dword>
			fs->wflag = 1;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	70da      	strb	r2, [r3, #3]
			break;
 8001fe4:	e006      	b.n	8001ff4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001fe6:	bf00      	nop
 8001fe8:	e004      	b.n	8001ff4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001fea:	bf00      	nop
 8001fec:	e002      	b.n	8001ff4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001fee:	bf00      	nop
 8001ff0:	e000      	b.n	8001ff4 <put_fat+0x1c4>
			if (res != FR_OK) break;
 8001ff2:	bf00      	nop
		}
	}
	return res;
 8001ff4:	7ffb      	ldrb	r3, [r7, #31]
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	3724      	adds	r7, #36	; 0x24
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd90      	pop	{r4, r7, pc}

08001ffe <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b088      	sub	sp, #32
 8002002:	af00      	add	r7, sp, #0
 8002004:	60f8      	str	r0, [r7, #12]
 8002006:	60b9      	str	r1, [r7, #8]
 8002008:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800200a:	2300      	movs	r3, #0
 800200c:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d904      	bls.n	8002024 <remove_chain+0x26>
 800201a:	69bb      	ldr	r3, [r7, #24]
 800201c:	695b      	ldr	r3, [r3, #20]
 800201e:	68ba      	ldr	r2, [r7, #8]
 8002020:	429a      	cmp	r2, r3
 8002022:	d301      	bcc.n	8002028 <remove_chain+0x2a>
 8002024:	2302      	movs	r3, #2
 8002026:	e04b      	b.n	80020c0 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	2b00      	cmp	r3, #0
 800202c:	d00c      	beq.n	8002048 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800202e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	69b8      	ldr	r0, [r7, #24]
 8002036:	f7ff fefb 	bl	8001e30 <put_fat>
 800203a:	4603      	mov	r3, r0
 800203c:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800203e:	7ffb      	ldrb	r3, [r7, #31]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d001      	beq.n	8002048 <remove_chain+0x4a>
 8002044:	7ffb      	ldrb	r3, [r7, #31]
 8002046:	e03b      	b.n	80020c0 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8002048:	68b9      	ldr	r1, [r7, #8]
 800204a:	68f8      	ldr	r0, [r7, #12]
 800204c:	f7ff fe4b 	bl	8001ce6 <get_fat>
 8002050:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8002052:	697b      	ldr	r3, [r7, #20]
 8002054:	2b00      	cmp	r3, #0
 8002056:	d031      	beq.n	80020bc <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	2b01      	cmp	r3, #1
 800205c:	d101      	bne.n	8002062 <remove_chain+0x64>
 800205e:	2302      	movs	r3, #2
 8002060:	e02e      	b.n	80020c0 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8002062:	697b      	ldr	r3, [r7, #20]
 8002064:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002068:	d101      	bne.n	800206e <remove_chain+0x70>
 800206a:	2301      	movs	r3, #1
 800206c:	e028      	b.n	80020c0 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800206e:	2200      	movs	r2, #0
 8002070:	68b9      	ldr	r1, [r7, #8]
 8002072:	69b8      	ldr	r0, [r7, #24]
 8002074:	f7ff fedc 	bl	8001e30 <put_fat>
 8002078:	4603      	mov	r3, r0
 800207a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800207c:	7ffb      	ldrb	r3, [r7, #31]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <remove_chain+0x88>
 8002082:	7ffb      	ldrb	r3, [r7, #31]
 8002084:	e01c      	b.n	80020c0 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8002086:	69bb      	ldr	r3, [r7, #24]
 8002088:	691a      	ldr	r2, [r3, #16]
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	695b      	ldr	r3, [r3, #20]
 800208e:	3b02      	subs	r3, #2
 8002090:	429a      	cmp	r2, r3
 8002092:	d20b      	bcs.n	80020ac <remove_chain+0xae>
			fs->free_clst++;
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	691b      	ldr	r3, [r3, #16]
 8002098:	1c5a      	adds	r2, r3, #1
 800209a:	69bb      	ldr	r3, [r7, #24]
 800209c:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	791b      	ldrb	r3, [r3, #4]
 80020a2:	f043 0301 	orr.w	r3, r3, #1
 80020a6:	b2da      	uxtb	r2, r3
 80020a8:	69bb      	ldr	r3, [r7, #24]
 80020aa:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 80020ac:	697b      	ldr	r3, [r7, #20]
 80020ae:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	695b      	ldr	r3, [r3, #20]
 80020b4:	68ba      	ldr	r2, [r7, #8]
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d3c6      	bcc.n	8002048 <remove_chain+0x4a>
 80020ba:	e000      	b.n	80020be <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 80020bc:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3720      	adds	r7, #32
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b088      	sub	sp, #32
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10d      	bne.n	80020fa <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80020de:	693b      	ldr	r3, [r7, #16]
 80020e0:	68db      	ldr	r3, [r3, #12]
 80020e2:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d004      	beq.n	80020f4 <create_chain+0x2c>
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	69ba      	ldr	r2, [r7, #24]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d31b      	bcc.n	800212c <create_chain+0x64>
 80020f4:	2301      	movs	r3, #1
 80020f6:	61bb      	str	r3, [r7, #24]
 80020f8:	e018      	b.n	800212c <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80020fa:	6839      	ldr	r1, [r7, #0]
 80020fc:	6878      	ldr	r0, [r7, #4]
 80020fe:	f7ff fdf2 	bl	8001ce6 <get_fat>
 8002102:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8002104:	68fb      	ldr	r3, [r7, #12]
 8002106:	2b01      	cmp	r3, #1
 8002108:	d801      	bhi.n	800210e <create_chain+0x46>
 800210a:	2301      	movs	r3, #1
 800210c:	e070      	b.n	80021f0 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002114:	d101      	bne.n	800211a <create_chain+0x52>
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	e06a      	b.n	80021f0 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800211a:	693b      	ldr	r3, [r7, #16]
 800211c:	695b      	ldr	r3, [r3, #20]
 800211e:	68fa      	ldr	r2, [r7, #12]
 8002120:	429a      	cmp	r2, r3
 8002122:	d201      	bcs.n	8002128 <create_chain+0x60>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	e063      	b.n	80021f0 <create_chain+0x128>
		scl = clst;
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8002130:	69fb      	ldr	r3, [r7, #28]
 8002132:	3301      	adds	r3, #1
 8002134:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	695b      	ldr	r3, [r3, #20]
 800213a:	69fa      	ldr	r2, [r7, #28]
 800213c:	429a      	cmp	r2, r3
 800213e:	d307      	bcc.n	8002150 <create_chain+0x88>
				ncl = 2;
 8002140:	2302      	movs	r3, #2
 8002142:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8002144:	69fa      	ldr	r2, [r7, #28]
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	429a      	cmp	r2, r3
 800214a:	d901      	bls.n	8002150 <create_chain+0x88>
 800214c:	2300      	movs	r3, #0
 800214e:	e04f      	b.n	80021f0 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8002150:	69f9      	ldr	r1, [r7, #28]
 8002152:	6878      	ldr	r0, [r7, #4]
 8002154:	f7ff fdc7 	bl	8001ce6 <get_fat>
 8002158:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d00e      	beq.n	800217e <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d003      	beq.n	800216e <create_chain+0xa6>
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800216c:	d101      	bne.n	8002172 <create_chain+0xaa>
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	e03e      	b.n	80021f0 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8002172:	69fa      	ldr	r2, [r7, #28]
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	429a      	cmp	r2, r3
 8002178:	d1da      	bne.n	8002130 <create_chain+0x68>
 800217a:	2300      	movs	r3, #0
 800217c:	e038      	b.n	80021f0 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800217e:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8002180:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002184:	69f9      	ldr	r1, [r7, #28]
 8002186:	6938      	ldr	r0, [r7, #16]
 8002188:	f7ff fe52 	bl	8001e30 <put_fat>
 800218c:	4603      	mov	r3, r0
 800218e:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8002190:	7dfb      	ldrb	r3, [r7, #23]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d109      	bne.n	80021aa <create_chain+0xe2>
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d006      	beq.n	80021aa <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800219c:	69fa      	ldr	r2, [r7, #28]
 800219e:	6839      	ldr	r1, [r7, #0]
 80021a0:	6938      	ldr	r0, [r7, #16]
 80021a2:	f7ff fe45 	bl	8001e30 <put_fat>
 80021a6:	4603      	mov	r3, r0
 80021a8:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 80021aa:	7dfb      	ldrb	r3, [r7, #23]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d116      	bne.n	80021de <create_chain+0x116>
		fs->last_clst = ncl;
 80021b0:	693b      	ldr	r3, [r7, #16]
 80021b2:	69fa      	ldr	r2, [r7, #28]
 80021b4:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 80021b6:	693b      	ldr	r3, [r7, #16]
 80021b8:	691a      	ldr	r2, [r3, #16]
 80021ba:	693b      	ldr	r3, [r7, #16]
 80021bc:	695b      	ldr	r3, [r3, #20]
 80021be:	3b02      	subs	r3, #2
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d804      	bhi.n	80021ce <create_chain+0x106>
 80021c4:	693b      	ldr	r3, [r7, #16]
 80021c6:	691b      	ldr	r3, [r3, #16]
 80021c8:	1e5a      	subs	r2, r3, #1
 80021ca:	693b      	ldr	r3, [r7, #16]
 80021cc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 80021ce:	693b      	ldr	r3, [r7, #16]
 80021d0:	791b      	ldrb	r3, [r3, #4]
 80021d2:	f043 0301 	orr.w	r3, r3, #1
 80021d6:	b2da      	uxtb	r2, r3
 80021d8:	693b      	ldr	r3, [r7, #16]
 80021da:	711a      	strb	r2, [r3, #4]
 80021dc:	e007      	b.n	80021ee <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80021de:	7dfb      	ldrb	r3, [r7, #23]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d102      	bne.n	80021ea <create_chain+0x122>
 80021e4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80021e8:	e000      	b.n	80021ec <create_chain+0x124>
 80021ea:	2301      	movs	r3, #1
 80021ec:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 80021ee:	69fb      	ldr	r3, [r7, #28]
}
 80021f0:	4618      	mov	r0, r3
 80021f2:	3720      	adds	r7, #32
 80021f4:	46bd      	mov	sp, r7
 80021f6:	bd80      	pop	{r7, pc}

080021f8 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 80021f8:	b480      	push	{r7}
 80021fa:	b087      	sub	sp, #28
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	6078      	str	r0, [r7, #4]
 8002200:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800220c:	3304      	adds	r3, #4
 800220e:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	0a5b      	lsrs	r3, r3, #9
 8002214:	68fa      	ldr	r2, [r7, #12]
 8002216:	8952      	ldrh	r2, [r2, #10]
 8002218:	fbb3 f3f2 	udiv	r3, r3, r2
 800221c:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	1d1a      	adds	r2, r3, #4
 8002222:	613a      	str	r2, [r7, #16]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d101      	bne.n	8002232 <clmt_clust+0x3a>
 800222e:	2300      	movs	r3, #0
 8002230:	e010      	b.n	8002254 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8002232:	697a      	ldr	r2, [r7, #20]
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	429a      	cmp	r2, r3
 8002238:	d307      	bcc.n	800224a <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	68bb      	ldr	r3, [r7, #8]
 800223e:	1ad3      	subs	r3, r2, r3
 8002240:	617b      	str	r3, [r7, #20]
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	3304      	adds	r3, #4
 8002246:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8002248:	e7e9      	b.n	800221e <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800224a:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800224c:	693b      	ldr	r3, [r7, #16]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	697b      	ldr	r3, [r7, #20]
 8002252:	4413      	add	r3, r2
}
 8002254:	4618      	mov	r0, r3
 8002256:	371c      	adds	r7, #28
 8002258:	46bd      	mov	sp, r7
 800225a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225e:	4770      	bx	lr

08002260 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8002260:	b580      	push	{r7, lr}
 8002262:	b086      	sub	sp, #24
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
 8002268:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8002276:	d204      	bcs.n	8002282 <dir_sdi+0x22>
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	f003 031f 	and.w	r3, r3, #31
 800227e:	2b00      	cmp	r3, #0
 8002280:	d001      	beq.n	8002286 <dir_sdi+0x26>
		return FR_INT_ERR;
 8002282:	2302      	movs	r3, #2
 8002284:	e063      	b.n	800234e <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	683a      	ldr	r2, [r7, #0]
 800228a:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	689b      	ldr	r3, [r3, #8]
 8002290:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8002292:	697b      	ldr	r3, [r7, #20]
 8002294:	2b00      	cmp	r3, #0
 8002296:	d106      	bne.n	80022a6 <dir_sdi+0x46>
 8002298:	693b      	ldr	r3, [r7, #16]
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	2b02      	cmp	r3, #2
 800229e:	d902      	bls.n	80022a6 <dir_sdi+0x46>
		clst = fs->dirbase;
 80022a0:	693b      	ldr	r3, [r7, #16]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d10c      	bne.n	80022c6 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80022ac:	683b      	ldr	r3, [r7, #0]
 80022ae:	095b      	lsrs	r3, r3, #5
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	8912      	ldrh	r2, [r2, #8]
 80022b4:	4293      	cmp	r3, r2
 80022b6:	d301      	bcc.n	80022bc <dir_sdi+0x5c>
 80022b8:	2302      	movs	r3, #2
 80022ba:	e048      	b.n	800234e <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	61da      	str	r2, [r3, #28]
 80022c4:	e029      	b.n	800231a <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 80022c6:	693b      	ldr	r3, [r7, #16]
 80022c8:	895b      	ldrh	r3, [r3, #10]
 80022ca:	025b      	lsls	r3, r3, #9
 80022cc:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 80022ce:	e019      	b.n	8002304 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6979      	ldr	r1, [r7, #20]
 80022d4:	4618      	mov	r0, r3
 80022d6:	f7ff fd06 	bl	8001ce6 <get_fat>
 80022da:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022e2:	d101      	bne.n	80022e8 <dir_sdi+0x88>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e032      	b.n	800234e <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d904      	bls.n	80022f8 <dir_sdi+0x98>
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	695b      	ldr	r3, [r3, #20]
 80022f2:	697a      	ldr	r2, [r7, #20]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d301      	bcc.n	80022fc <dir_sdi+0x9c>
 80022f8:	2302      	movs	r3, #2
 80022fa:	e028      	b.n	800234e <dir_sdi+0xee>
			ofs -= csz;
 80022fc:	683a      	ldr	r2, [r7, #0]
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	1ad3      	subs	r3, r2, r3
 8002302:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8002304:	683a      	ldr	r2, [r7, #0]
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	429a      	cmp	r2, r3
 800230a:	d2e1      	bcs.n	80022d0 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800230c:	6979      	ldr	r1, [r7, #20]
 800230e:	6938      	ldr	r0, [r7, #16]
 8002310:	f7ff fcca 	bl	8001ca8 <clust2sect>
 8002314:	4602      	mov	r2, r0
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	69db      	ldr	r3, [r3, #28]
 8002324:	2b00      	cmp	r3, #0
 8002326:	d101      	bne.n	800232c <dir_sdi+0xcc>
 8002328:	2302      	movs	r3, #2
 800232a:	e010      	b.n	800234e <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	69da      	ldr	r2, [r3, #28]
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	0a5b      	lsrs	r3, r3, #9
 8002334:	441a      	add	r2, r3
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800233a:	693b      	ldr	r3, [r7, #16]
 800233c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002346:	441a      	add	r2, r3
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3718      	adds	r7, #24
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b086      	sub	sp, #24
 800235a:	af00      	add	r7, sp, #0
 800235c:	6078      	str	r0, [r7, #4]
 800235e:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	3320      	adds	r3, #32
 800236c:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	69db      	ldr	r3, [r3, #28]
 8002372:	2b00      	cmp	r3, #0
 8002374:	d003      	beq.n	800237e <dir_next+0x28>
 8002376:	68bb      	ldr	r3, [r7, #8]
 8002378:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800237c:	d301      	bcc.n	8002382 <dir_next+0x2c>
 800237e:	2304      	movs	r3, #4
 8002380:	e0aa      	b.n	80024d8 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002388:	2b00      	cmp	r3, #0
 800238a:	f040 8098 	bne.w	80024be <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	69db      	ldr	r3, [r3, #28]
 8002392:	1c5a      	adds	r2, r3, #1
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d10b      	bne.n	80023b8 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	095b      	lsrs	r3, r3, #5
 80023a4:	68fa      	ldr	r2, [r7, #12]
 80023a6:	8912      	ldrh	r2, [r2, #8]
 80023a8:	4293      	cmp	r3, r2
 80023aa:	f0c0 8088 	bcc.w	80024be <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2200      	movs	r2, #0
 80023b2:	61da      	str	r2, [r3, #28]
 80023b4:	2304      	movs	r3, #4
 80023b6:	e08f      	b.n	80024d8 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	0a5b      	lsrs	r3, r3, #9
 80023bc:	68fa      	ldr	r2, [r7, #12]
 80023be:	8952      	ldrh	r2, [r2, #10]
 80023c0:	3a01      	subs	r2, #1
 80023c2:	4013      	ands	r3, r2
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d17a      	bne.n	80024be <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 80023c8:	687a      	ldr	r2, [r7, #4]
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	4619      	mov	r1, r3
 80023d0:	4610      	mov	r0, r2
 80023d2:	f7ff fc88 	bl	8001ce6 <get_fat>
 80023d6:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	2b01      	cmp	r3, #1
 80023dc:	d801      	bhi.n	80023e2 <dir_next+0x8c>
 80023de:	2302      	movs	r3, #2
 80023e0:	e07a      	b.n	80024d8 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80023e8:	d101      	bne.n	80023ee <dir_next+0x98>
 80023ea:	2301      	movs	r3, #1
 80023ec:	e074      	b.n	80024d8 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	695b      	ldr	r3, [r3, #20]
 80023f2:	697a      	ldr	r2, [r7, #20]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d358      	bcc.n	80024aa <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 80023f8:	683b      	ldr	r3, [r7, #0]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d104      	bne.n	8002408 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2200      	movs	r2, #0
 8002402:	61da      	str	r2, [r3, #28]
 8002404:	2304      	movs	r3, #4
 8002406:	e067      	b.n	80024d8 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	4619      	mov	r1, r3
 8002410:	4610      	mov	r0, r2
 8002412:	f7ff fe59 	bl	80020c8 <create_chain>
 8002416:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <dir_next+0xcc>
 800241e:	2307      	movs	r3, #7
 8002420:	e05a      	b.n	80024d8 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8002422:	697b      	ldr	r3, [r7, #20]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d101      	bne.n	800242c <dir_next+0xd6>
 8002428:	2302      	movs	r3, #2
 800242a:	e055      	b.n	80024d8 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800242c:	697b      	ldr	r3, [r7, #20]
 800242e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002432:	d101      	bne.n	8002438 <dir_next+0xe2>
 8002434:	2301      	movs	r3, #1
 8002436:	e04f      	b.n	80024d8 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f7ff fb55 	bl	8001ae8 <sync_window>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d001      	beq.n	8002448 <dir_next+0xf2>
 8002444:	2301      	movs	r3, #1
 8002446:	e047      	b.n	80024d8 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	3330      	adds	r3, #48	; 0x30
 800244c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002450:	2100      	movs	r1, #0
 8002452:	4618      	mov	r0, r3
 8002454:	f7ff f97f 	bl	8001756 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8002458:	2300      	movs	r3, #0
 800245a:	613b      	str	r3, [r7, #16]
 800245c:	6979      	ldr	r1, [r7, #20]
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f7ff fc22 	bl	8001ca8 <clust2sect>
 8002464:	4602      	mov	r2, r0
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	62da      	str	r2, [r3, #44]	; 0x2c
 800246a:	e012      	b.n	8002492 <dir_next+0x13c>
						fs->wflag = 1;
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2201      	movs	r2, #1
 8002470:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8002472:	68f8      	ldr	r0, [r7, #12]
 8002474:	f7ff fb38 	bl	8001ae8 <sync_window>
 8002478:	4603      	mov	r3, r0
 800247a:	2b00      	cmp	r3, #0
 800247c:	d001      	beq.n	8002482 <dir_next+0x12c>
 800247e:	2301      	movs	r3, #1
 8002480:	e02a      	b.n	80024d8 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	3301      	adds	r3, #1
 8002486:	613b      	str	r3, [r7, #16]
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800248c:	1c5a      	adds	r2, r3, #1
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	62da      	str	r2, [r3, #44]	; 0x2c
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	895b      	ldrh	r3, [r3, #10]
 8002496:	461a      	mov	r2, r3
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	4293      	cmp	r3, r2
 800249c:	d3e6      	bcc.n	800246c <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	1ad2      	subs	r2, r2, r3
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 80024b0:	6979      	ldr	r1, [r7, #20]
 80024b2:	68f8      	ldr	r0, [r7, #12]
 80024b4:	f7ff fbf8 	bl	8001ca8 <clust2sect>
 80024b8:	4602      	mov	r2, r0
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	68ba      	ldr	r2, [r7, #8]
 80024c2:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024d0:	441a      	add	r2, r3
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	621a      	str	r2, [r3, #32]

	return FR_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	4618      	mov	r0, r3
 80024da:	3718      	adds	r7, #24
 80024dc:	46bd      	mov	sp, r7
 80024de:	bd80      	pop	{r7, pc}

080024e0 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b086      	sub	sp, #24
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
 80024e8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 80024f0:	2100      	movs	r1, #0
 80024f2:	6878      	ldr	r0, [r7, #4]
 80024f4:	f7ff feb4 	bl	8002260 <dir_sdi>
 80024f8:	4603      	mov	r3, r0
 80024fa:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80024fc:	7dfb      	ldrb	r3, [r7, #23]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d12b      	bne.n	800255a <dir_alloc+0x7a>
		n = 0;
 8002502:	2300      	movs	r3, #0
 8002504:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	69db      	ldr	r3, [r3, #28]
 800250a:	4619      	mov	r1, r3
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f7ff fb2f 	bl	8001b70 <move_window>
 8002512:	4603      	mov	r3, r0
 8002514:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8002516:	7dfb      	ldrb	r3, [r7, #23]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d11d      	bne.n	8002558 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a1b      	ldr	r3, [r3, #32]
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2be5      	cmp	r3, #229	; 0xe5
 8002524:	d004      	beq.n	8002530 <dir_alloc+0x50>
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	781b      	ldrb	r3, [r3, #0]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d107      	bne.n	8002540 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8002530:	693b      	ldr	r3, [r7, #16]
 8002532:	3301      	adds	r3, #1
 8002534:	613b      	str	r3, [r7, #16]
 8002536:	693a      	ldr	r2, [r7, #16]
 8002538:	683b      	ldr	r3, [r7, #0]
 800253a:	429a      	cmp	r2, r3
 800253c:	d102      	bne.n	8002544 <dir_alloc+0x64>
 800253e:	e00c      	b.n	800255a <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 8002540:	2300      	movs	r3, #0
 8002542:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8002544:	2101      	movs	r1, #1
 8002546:	6878      	ldr	r0, [r7, #4]
 8002548:	f7ff ff05 	bl	8002356 <dir_next>
 800254c:	4603      	mov	r3, r0
 800254e:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 8002550:	7dfb      	ldrb	r3, [r7, #23]
 8002552:	2b00      	cmp	r3, #0
 8002554:	d0d7      	beq.n	8002506 <dir_alloc+0x26>
 8002556:	e000      	b.n	800255a <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8002558:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800255a:	7dfb      	ldrb	r3, [r7, #23]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d101      	bne.n	8002564 <dir_alloc+0x84>
 8002560:	2307      	movs	r3, #7
 8002562:	75fb      	strb	r3, [r7, #23]
	return res;
 8002564:	7dfb      	ldrb	r3, [r7, #23]
}
 8002566:	4618      	mov	r0, r3
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}

0800256e <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800256e:	b580      	push	{r7, lr}
 8002570:	b084      	sub	sp, #16
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
 8002576:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	331a      	adds	r3, #26
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff f847 	bl	8001610 <ld_word>
 8002582:	4603      	mov	r3, r0
 8002584:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	2b03      	cmp	r3, #3
 800258c:	d109      	bne.n	80025a2 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	3314      	adds	r3, #20
 8002592:	4618      	mov	r0, r3
 8002594:	f7ff f83c 	bl	8001610 <ld_word>
 8002598:	4603      	mov	r3, r0
 800259a:	041b      	lsls	r3, r3, #16
 800259c:	68fa      	ldr	r2, [r7, #12]
 800259e:	4313      	orrs	r3, r2
 80025a0:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 80025a2:	68fb      	ldr	r3, [r7, #12]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3710      	adds	r7, #16
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 80025b8:	68bb      	ldr	r3, [r7, #8]
 80025ba:	331a      	adds	r3, #26
 80025bc:	687a      	ldr	r2, [r7, #4]
 80025be:	b292      	uxth	r2, r2
 80025c0:	4611      	mov	r1, r2
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7ff f85f 	bl	8001686 <st_word>
	if (fs->fs_type == FS_FAT32) {
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	781b      	ldrb	r3, [r3, #0]
 80025cc:	2b03      	cmp	r3, #3
 80025ce:	d109      	bne.n	80025e4 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 80025d0:	68bb      	ldr	r3, [r7, #8]
 80025d2:	f103 0214 	add.w	r2, r3, #20
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	0c1b      	lsrs	r3, r3, #16
 80025da:	b29b      	uxth	r3, r3
 80025dc:	4619      	mov	r1, r3
 80025de:	4610      	mov	r0, r2
 80025e0:	f7ff f851 	bl	8001686 <st_word>
	}
}
 80025e4:	bf00      	nop
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}

080025ec <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b086      	sub	sp, #24
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
 80025f4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 80025f6:	2304      	movs	r3, #4
 80025f8:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 8002600:	e03c      	b.n	800267c <dir_read+0x90>
		res = move_window(fs, dp->sect);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	69db      	ldr	r3, [r3, #28]
 8002606:	4619      	mov	r1, r3
 8002608:	6938      	ldr	r0, [r7, #16]
 800260a:	f7ff fab1 	bl	8001b70 <move_window>
 800260e:	4603      	mov	r3, r0
 8002610:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002612:	7dfb      	ldrb	r3, [r7, #23]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d136      	bne.n	8002686 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 8002620:	7bfb      	ldrb	r3, [r7, #15]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d102      	bne.n	800262c <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 8002626:	2304      	movs	r3, #4
 8002628:	75fb      	strb	r3, [r7, #23]
 800262a:	e031      	b.n	8002690 <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a1b      	ldr	r3, [r3, #32]
 8002630:	330b      	adds	r3, #11
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002638:	73bb      	strb	r3, [r7, #14]
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	7bba      	ldrb	r2, [r7, #14]
 800263e:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	2be5      	cmp	r3, #229	; 0xe5
 8002644:	d011      	beq.n	800266a <dir_read+0x7e>
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	2b2e      	cmp	r3, #46	; 0x2e
 800264a:	d00e      	beq.n	800266a <dir_read+0x7e>
 800264c:	7bbb      	ldrb	r3, [r7, #14]
 800264e:	2b0f      	cmp	r3, #15
 8002650:	d00b      	beq.n	800266a <dir_read+0x7e>
 8002652:	7bbb      	ldrb	r3, [r7, #14]
 8002654:	f023 0320 	bic.w	r3, r3, #32
 8002658:	2b08      	cmp	r3, #8
 800265a:	bf0c      	ite	eq
 800265c:	2301      	moveq	r3, #1
 800265e:	2300      	movne	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	461a      	mov	r2, r3
 8002664:	683b      	ldr	r3, [r7, #0]
 8002666:	4293      	cmp	r3, r2
 8002668:	d00f      	beq.n	800268a <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800266a:	2100      	movs	r1, #0
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f7ff fe72 	bl	8002356 <dir_next>
 8002672:	4603      	mov	r3, r0
 8002674:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 8002676:	7dfb      	ldrb	r3, [r7, #23]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d108      	bne.n	800268e <dir_read+0xa2>
	while (dp->sect) {
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	69db      	ldr	r3, [r3, #28]
 8002680:	2b00      	cmp	r3, #0
 8002682:	d1be      	bne.n	8002602 <dir_read+0x16>
 8002684:	e004      	b.n	8002690 <dir_read+0xa4>
		if (res != FR_OK) break;
 8002686:	bf00      	nop
 8002688:	e002      	b.n	8002690 <dir_read+0xa4>
				break;
 800268a:	bf00      	nop
 800268c:	e000      	b.n	8002690 <dir_read+0xa4>
		if (res != FR_OK) break;
 800268e:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 8002690:	7dfb      	ldrb	r3, [r7, #23]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d002      	beq.n	800269c <dir_read+0xb0>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	61da      	str	r2, [r3, #28]
	return res;
 800269c:	7dfb      	ldrb	r3, [r7, #23]
}
 800269e:	4618      	mov	r0, r3
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b086      	sub	sp, #24
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80026b4:	2100      	movs	r1, #0
 80026b6:	6878      	ldr	r0, [r7, #4]
 80026b8:	f7ff fdd2 	bl	8002260 <dir_sdi>
 80026bc:	4603      	mov	r3, r0
 80026be:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80026c0:	7dfb      	ldrb	r3, [r7, #23]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <dir_find+0x24>
 80026c6:	7dfb      	ldrb	r3, [r7, #23]
 80026c8:	e03e      	b.n	8002748 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	4619      	mov	r1, r3
 80026d0:	6938      	ldr	r0, [r7, #16]
 80026d2:	f7ff fa4d 	bl	8001b70 <move_window>
 80026d6:	4603      	mov	r3, r0
 80026d8:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80026da:	7dfb      	ldrb	r3, [r7, #23]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d12f      	bne.n	8002740 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a1b      	ldr	r3, [r3, #32]
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80026e8:	7bfb      	ldrb	r3, [r7, #15]
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d102      	bne.n	80026f4 <dir_find+0x4e>
 80026ee:	2304      	movs	r3, #4
 80026f0:	75fb      	strb	r3, [r7, #23]
 80026f2:	e028      	b.n	8002746 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	330b      	adds	r3, #11
 80026fa:	781b      	ldrb	r3, [r3, #0]
 80026fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002700:	b2da      	uxtb	r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	6a1b      	ldr	r3, [r3, #32]
 800270a:	330b      	adds	r3, #11
 800270c:	781b      	ldrb	r3, [r3, #0]
 800270e:	f003 0308 	and.w	r3, r3, #8
 8002712:	2b00      	cmp	r3, #0
 8002714:	d10a      	bne.n	800272c <dir_find+0x86>
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a18      	ldr	r0, [r3, #32]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	3324      	adds	r3, #36	; 0x24
 800271e:	220b      	movs	r2, #11
 8002720:	4619      	mov	r1, r3
 8002722:	f7ff f832 	bl	800178a <mem_cmp>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d00b      	beq.n	8002744 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800272c:	2100      	movs	r1, #0
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f7ff fe11 	bl	8002356 <dir_next>
 8002734:	4603      	mov	r3, r0
 8002736:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 8002738:	7dfb      	ldrb	r3, [r7, #23]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d0c5      	beq.n	80026ca <dir_find+0x24>
 800273e:	e002      	b.n	8002746 <dir_find+0xa0>
		if (res != FR_OK) break;
 8002740:	bf00      	nop
 8002742:	e000      	b.n	8002746 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8002744:	bf00      	nop

	return res;
 8002746:	7dfb      	ldrb	r3, [r7, #23]
}
 8002748:	4618      	mov	r0, r3
 800274a:	3718      	adds	r7, #24
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b084      	sub	sp, #16
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800275e:	2101      	movs	r1, #1
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f7ff febd 	bl	80024e0 <dir_alloc>
 8002766:	4603      	mov	r3, r0
 8002768:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800276a:	7bfb      	ldrb	r3, [r7, #15]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d11c      	bne.n	80027aa <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	69db      	ldr	r3, [r3, #28]
 8002774:	4619      	mov	r1, r3
 8002776:	68b8      	ldr	r0, [r7, #8]
 8002778:	f7ff f9fa 	bl	8001b70 <move_window>
 800277c:	4603      	mov	r3, r0
 800277e:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8002780:	7bfb      	ldrb	r3, [r7, #15]
 8002782:	2b00      	cmp	r3, #0
 8002784:	d111      	bne.n	80027aa <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6a1b      	ldr	r3, [r3, #32]
 800278a:	2220      	movs	r2, #32
 800278c:	2100      	movs	r1, #0
 800278e:	4618      	mov	r0, r3
 8002790:	f7fe ffe1 	bl	8001756 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6a18      	ldr	r0, [r3, #32]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	3324      	adds	r3, #36	; 0x24
 800279c:	220b      	movs	r2, #11
 800279e:	4619      	mov	r1, r3
 80027a0:	f7fe ffb8 	bl	8001714 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2201      	movs	r2, #1
 80027a8:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80027aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3710      	adds	r7, #16
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}

080027b4 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b086      	sub	sp, #24
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	6078      	str	r0, [r7, #4]
 80027bc:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	2200      	movs	r2, #0
 80027c2:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	69db      	ldr	r3, [r3, #28]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d04e      	beq.n	800286a <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	613b      	str	r3, [r7, #16]
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 80027d4:	e021      	b.n	800281a <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a1a      	ldr	r2, [r3, #32]
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	1c59      	adds	r1, r3, #1
 80027de:	6179      	str	r1, [r7, #20]
 80027e0:	4413      	add	r3, r2
 80027e2:	781b      	ldrb	r3, [r3, #0]
 80027e4:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 80027e6:	7bfb      	ldrb	r3, [r7, #15]
 80027e8:	2b20      	cmp	r3, #32
 80027ea:	d100      	bne.n	80027ee <get_fileinfo+0x3a>
 80027ec:	e015      	b.n	800281a <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 80027ee:	7bfb      	ldrb	r3, [r7, #15]
 80027f0:	2b05      	cmp	r3, #5
 80027f2:	d101      	bne.n	80027f8 <get_fileinfo+0x44>
 80027f4:	23e5      	movs	r3, #229	; 0xe5
 80027f6:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 80027f8:	697b      	ldr	r3, [r7, #20]
 80027fa:	2b09      	cmp	r3, #9
 80027fc:	d106      	bne.n	800280c <get_fileinfo+0x58>
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	1c5a      	adds	r2, r3, #1
 8002802:	613a      	str	r2, [r7, #16]
 8002804:	683a      	ldr	r2, [r7, #0]
 8002806:	4413      	add	r3, r2
 8002808:	222e      	movs	r2, #46	; 0x2e
 800280a:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	1c5a      	adds	r2, r3, #1
 8002810:	613a      	str	r2, [r7, #16]
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	4413      	add	r3, r2
 8002816:	7bfa      	ldrb	r2, [r7, #15]
 8002818:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	2b0a      	cmp	r3, #10
 800281e:	d9da      	bls.n	80027d6 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 8002820:	683a      	ldr	r2, [r7, #0]
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	4413      	add	r3, r2
 8002826:	3309      	adds	r3, #9
 8002828:	2200      	movs	r2, #0
 800282a:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a1b      	ldr	r3, [r3, #32]
 8002830:	7ada      	ldrb	r2, [r3, #11]
 8002832:	683b      	ldr	r3, [r7, #0]
 8002834:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	331c      	adds	r3, #28
 800283c:	4618      	mov	r0, r3
 800283e:	f7fe feff 	bl	8001640 <ld_dword>
 8002842:	4602      	mov	r2, r0
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6a1b      	ldr	r3, [r3, #32]
 800284c:	3316      	adds	r3, #22
 800284e:	4618      	mov	r0, r3
 8002850:	f7fe fef6 	bl	8001640 <ld_dword>
 8002854:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 8002856:	68bb      	ldr	r3, [r7, #8]
 8002858:	b29a      	uxth	r2, r3
 800285a:	683b      	ldr	r3, [r7, #0]
 800285c:	80da      	strh	r2, [r3, #6]
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	0c1b      	lsrs	r3, r3, #16
 8002862:	b29a      	uxth	r2, r3
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	809a      	strh	r2, [r3, #4]
 8002868:	e000      	b.n	800286c <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800286a:	bf00      	nop
}
 800286c:	3718      	adds	r7, #24
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
	...

08002874 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b088      	sub	sp, #32
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
 800287c:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800287e:	683b      	ldr	r3, [r7, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	3324      	adds	r3, #36	; 0x24
 8002888:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800288a:	220b      	movs	r2, #11
 800288c:	2120      	movs	r1, #32
 800288e:	68b8      	ldr	r0, [r7, #8]
 8002890:	f7fe ff61 	bl	8001756 <mem_set>
	si = i = 0; ni = 8;
 8002894:	2300      	movs	r3, #0
 8002896:	613b      	str	r3, [r7, #16]
 8002898:	693b      	ldr	r3, [r7, #16]
 800289a:	617b      	str	r3, [r7, #20]
 800289c:	2308      	movs	r3, #8
 800289e:	61bb      	str	r3, [r7, #24]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	1c5a      	adds	r2, r3, #1
 80028a4:	617a      	str	r2, [r7, #20]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4413      	add	r3, r2
 80028aa:	781b      	ldrb	r3, [r3, #0]
 80028ac:	77fb      	strb	r3, [r7, #31]
		if (c <= ' ') break; 			/* Break if end of the path name */
 80028ae:	7ffb      	ldrb	r3, [r7, #31]
 80028b0:	2b20      	cmp	r3, #32
 80028b2:	d94e      	bls.n	8002952 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 80028b4:	7ffb      	ldrb	r3, [r7, #31]
 80028b6:	2b2f      	cmp	r3, #47	; 0x2f
 80028b8:	d006      	beq.n	80028c8 <create_name+0x54>
 80028ba:	7ffb      	ldrb	r3, [r7, #31]
 80028bc:	2b5c      	cmp	r3, #92	; 0x5c
 80028be:	d110      	bne.n	80028e2 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 80028c0:	e002      	b.n	80028c8 <create_name+0x54>
 80028c2:	697b      	ldr	r3, [r7, #20]
 80028c4:	3301      	adds	r3, #1
 80028c6:	617b      	str	r3, [r7, #20]
 80028c8:	68fa      	ldr	r2, [r7, #12]
 80028ca:	697b      	ldr	r3, [r7, #20]
 80028cc:	4413      	add	r3, r2
 80028ce:	781b      	ldrb	r3, [r3, #0]
 80028d0:	2b2f      	cmp	r3, #47	; 0x2f
 80028d2:	d0f6      	beq.n	80028c2 <create_name+0x4e>
 80028d4:	68fa      	ldr	r2, [r7, #12]
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	4413      	add	r3, r2
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b5c      	cmp	r3, #92	; 0x5c
 80028de:	d0f0      	beq.n	80028c2 <create_name+0x4e>
			break;
 80028e0:	e038      	b.n	8002954 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 80028e2:	7ffb      	ldrb	r3, [r7, #31]
 80028e4:	2b2e      	cmp	r3, #46	; 0x2e
 80028e6:	d003      	beq.n	80028f0 <create_name+0x7c>
 80028e8:	693a      	ldr	r2, [r7, #16]
 80028ea:	69bb      	ldr	r3, [r7, #24]
 80028ec:	429a      	cmp	r2, r3
 80028ee:	d30c      	bcc.n	800290a <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 80028f0:	69bb      	ldr	r3, [r7, #24]
 80028f2:	2b0b      	cmp	r3, #11
 80028f4:	d002      	beq.n	80028fc <create_name+0x88>
 80028f6:	7ffb      	ldrb	r3, [r7, #31]
 80028f8:	2b2e      	cmp	r3, #46	; 0x2e
 80028fa:	d001      	beq.n	8002900 <create_name+0x8c>
 80028fc:	2306      	movs	r3, #6
 80028fe:	e044      	b.n	800298a <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8002900:	2308      	movs	r3, #8
 8002902:	613b      	str	r3, [r7, #16]
 8002904:	230b      	movs	r3, #11
 8002906:	61bb      	str	r3, [r7, #24]
			continue;
 8002908:	e022      	b.n	8002950 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800290a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800290e:	2b00      	cmp	r3, #0
 8002910:	da04      	bge.n	800291c <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8002912:	7ffb      	ldrb	r3, [r7, #31]
 8002914:	3b80      	subs	r3, #128	; 0x80
 8002916:	4a1f      	ldr	r2, [pc, #124]	; (8002994 <create_name+0x120>)
 8002918:	5cd3      	ldrb	r3, [r2, r3]
 800291a:	77fb      	strb	r3, [r7, #31]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800291c:	7ffb      	ldrb	r3, [r7, #31]
 800291e:	4619      	mov	r1, r3
 8002920:	481d      	ldr	r0, [pc, #116]	; (8002998 <create_name+0x124>)
 8002922:	f7fe ff59 	bl	80017d8 <chk_chr>
 8002926:	4603      	mov	r3, r0
 8002928:	2b00      	cmp	r3, #0
 800292a:	d001      	beq.n	8002930 <create_name+0xbc>
 800292c:	2306      	movs	r3, #6
 800292e:	e02c      	b.n	800298a <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8002930:	7ffb      	ldrb	r3, [r7, #31]
 8002932:	2b60      	cmp	r3, #96	; 0x60
 8002934:	d905      	bls.n	8002942 <create_name+0xce>
 8002936:	7ffb      	ldrb	r3, [r7, #31]
 8002938:	2b7a      	cmp	r3, #122	; 0x7a
 800293a:	d802      	bhi.n	8002942 <create_name+0xce>
 800293c:	7ffb      	ldrb	r3, [r7, #31]
 800293e:	3b20      	subs	r3, #32
 8002940:	77fb      	strb	r3, [r7, #31]
			sfn[i++] = c;
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	1c5a      	adds	r2, r3, #1
 8002946:	613a      	str	r2, [r7, #16]
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	4413      	add	r3, r2
 800294c:	7ffa      	ldrb	r2, [r7, #31]
 800294e:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 8002950:	e7a6      	b.n	80028a0 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 8002952:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 8002954:	68fa      	ldr	r2, [r7, #12]
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	441a      	add	r2, r3
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800295e:	693b      	ldr	r3, [r7, #16]
 8002960:	2b00      	cmp	r3, #0
 8002962:	d101      	bne.n	8002968 <create_name+0xf4>
 8002964:	2306      	movs	r3, #6
 8002966:	e010      	b.n	800298a <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8002968:	68bb      	ldr	r3, [r7, #8]
 800296a:	781b      	ldrb	r3, [r3, #0]
 800296c:	2be5      	cmp	r3, #229	; 0xe5
 800296e:	d102      	bne.n	8002976 <create_name+0x102>
 8002970:	68bb      	ldr	r3, [r7, #8]
 8002972:	2205      	movs	r2, #5
 8002974:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8002976:	7ffb      	ldrb	r3, [r7, #31]
 8002978:	2b20      	cmp	r3, #32
 800297a:	d801      	bhi.n	8002980 <create_name+0x10c>
 800297c:	2204      	movs	r2, #4
 800297e:	e000      	b.n	8002982 <create_name+0x10e>
 8002980:	2200      	movs	r2, #0
 8002982:	68bb      	ldr	r3, [r7, #8]
 8002984:	330b      	adds	r3, #11
 8002986:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 8002988:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800298a:	4618      	mov	r0, r3
 800298c:	3720      	adds	r7, #32
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	0800c8e0 	.word	0x0800c8e0
 8002998:	0800c604 	.word	0x0800c604

0800299c <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 80029b0:	e002      	b.n	80029b8 <follow_path+0x1c>
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	3301      	adds	r3, #1
 80029b6:	603b      	str	r3, [r7, #0]
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	2b2f      	cmp	r3, #47	; 0x2f
 80029be:	d0f8      	beq.n	80029b2 <follow_path+0x16>
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	781b      	ldrb	r3, [r3, #0]
 80029c4:	2b5c      	cmp	r3, #92	; 0x5c
 80029c6:	d0f4      	beq.n	80029b2 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	2200      	movs	r2, #0
 80029cc:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b1f      	cmp	r3, #31
 80029d4:	d80a      	bhi.n	80029ec <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	2280      	movs	r2, #128	; 0x80
 80029da:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 80029de:	2100      	movs	r1, #0
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7ff fc3d 	bl	8002260 <dir_sdi>
 80029e6:	4603      	mov	r3, r0
 80029e8:	75fb      	strb	r3, [r7, #23]
 80029ea:	e043      	b.n	8002a74 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80029ec:	463b      	mov	r3, r7
 80029ee:	4619      	mov	r1, r3
 80029f0:	6878      	ldr	r0, [r7, #4]
 80029f2:	f7ff ff3f 	bl	8002874 <create_name>
 80029f6:	4603      	mov	r3, r0
 80029f8:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 80029fa:	7dfb      	ldrb	r3, [r7, #23]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d134      	bne.n	8002a6a <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f7ff fe50 	bl	80026a6 <dir_find>
 8002a06:	4603      	mov	r3, r0
 8002a08:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8002a10:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8002a12:	7dfb      	ldrb	r3, [r7, #23]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d00a      	beq.n	8002a2e <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8002a18:	7dfb      	ldrb	r3, [r7, #23]
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d127      	bne.n	8002a6e <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8002a1e:	7afb      	ldrb	r3, [r7, #11]
 8002a20:	f003 0304 	and.w	r3, r3, #4
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d122      	bne.n	8002a6e <follow_path+0xd2>
 8002a28:	2305      	movs	r3, #5
 8002a2a:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8002a2c:	e01f      	b.n	8002a6e <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002a2e:	7afb      	ldrb	r3, [r7, #11]
 8002a30:	f003 0304 	and.w	r3, r3, #4
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d11c      	bne.n	8002a72 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8002a38:	693b      	ldr	r3, [r7, #16]
 8002a3a:	799b      	ldrb	r3, [r3, #6]
 8002a3c:	f003 0310 	and.w	r3, r3, #16
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d102      	bne.n	8002a4a <follow_path+0xae>
				res = FR_NO_PATH; break;
 8002a44:	2305      	movs	r3, #5
 8002a46:	75fb      	strb	r3, [r7, #23]
 8002a48:	e014      	b.n	8002a74 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	695b      	ldr	r3, [r3, #20]
 8002a54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a58:	4413      	add	r3, r2
 8002a5a:	4619      	mov	r1, r3
 8002a5c:	68f8      	ldr	r0, [r7, #12]
 8002a5e:	f7ff fd86 	bl	800256e <ld_clust>
 8002a62:	4602      	mov	r2, r0
 8002a64:	693b      	ldr	r3, [r7, #16]
 8002a66:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8002a68:	e7c0      	b.n	80029ec <follow_path+0x50>
			if (res != FR_OK) break;
 8002a6a:	bf00      	nop
 8002a6c:	e002      	b.n	8002a74 <follow_path+0xd8>
				break;
 8002a6e:	bf00      	nop
 8002a70:	e000      	b.n	8002a74 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8002a72:	bf00      	nop
			}
		}
	}

	return res;
 8002a74:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3718      	adds	r7, #24
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}

08002a7e <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	b087      	sub	sp, #28
 8002a82:	af00      	add	r7, sp, #0
 8002a84:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 8002a86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002a8a:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d031      	beq.n	8002af8 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	617b      	str	r3, [r7, #20]
 8002a9a:	e002      	b.n	8002aa2 <get_ldnumber+0x24>
 8002a9c:	697b      	ldr	r3, [r7, #20]
 8002a9e:	3301      	adds	r3, #1
 8002aa0:	617b      	str	r3, [r7, #20]
 8002aa2:	697b      	ldr	r3, [r7, #20]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	2b20      	cmp	r3, #32
 8002aa8:	d903      	bls.n	8002ab2 <get_ldnumber+0x34>
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	781b      	ldrb	r3, [r3, #0]
 8002aae:	2b3a      	cmp	r3, #58	; 0x3a
 8002ab0:	d1f4      	bne.n	8002a9c <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8002ab2:	697b      	ldr	r3, [r7, #20]
 8002ab4:	781b      	ldrb	r3, [r3, #0]
 8002ab6:	2b3a      	cmp	r3, #58	; 0x3a
 8002ab8:	d11c      	bne.n	8002af4 <get_ldnumber+0x76>
			tp = *path;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	1c5a      	adds	r2, r3, #1
 8002ac4:	60fa      	str	r2, [r7, #12]
 8002ac6:	781b      	ldrb	r3, [r3, #0]
 8002ac8:	3b30      	subs	r3, #48	; 0x30
 8002aca:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8002acc:	68bb      	ldr	r3, [r7, #8]
 8002ace:	2b09      	cmp	r3, #9
 8002ad0:	d80e      	bhi.n	8002af0 <get_ldnumber+0x72>
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	697b      	ldr	r3, [r7, #20]
 8002ad6:	429a      	cmp	r2, r3
 8002ad8:	d10a      	bne.n	8002af0 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d107      	bne.n	8002af0 <get_ldnumber+0x72>
					vol = (int)i;
 8002ae0:	68bb      	ldr	r3, [r7, #8]
 8002ae2:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	617b      	str	r3, [r7, #20]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8002af0:	693b      	ldr	r3, [r7, #16]
 8002af2:	e002      	b.n	8002afa <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8002af4:	2300      	movs	r3, #0
 8002af6:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 8002af8:	693b      	ldr	r3, [r7, #16]
}
 8002afa:	4618      	mov	r0, r3
 8002afc:	371c      	adds	r7, #28
 8002afe:	46bd      	mov	sp, r7
 8002b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b04:	4770      	bx	lr
	...

08002b08 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b082      	sub	sp, #8
 8002b0c:	af00      	add	r7, sp, #0
 8002b0e:	6078      	str	r0, [r7, #4]
 8002b10:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	70da      	strb	r2, [r3, #3]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b1e:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8002b20:	6839      	ldr	r1, [r7, #0]
 8002b22:	6878      	ldr	r0, [r7, #4]
 8002b24:	f7ff f824 	bl	8001b70 <move_window>
 8002b28:	4603      	mov	r3, r0
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d001      	beq.n	8002b32 <check_fs+0x2a>
 8002b2e:	2304      	movs	r3, #4
 8002b30:	e038      	b.n	8002ba4 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	3330      	adds	r3, #48	; 0x30
 8002b36:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7fe fd68 	bl	8001610 <ld_word>
 8002b40:	4603      	mov	r3, r0
 8002b42:	461a      	mov	r2, r3
 8002b44:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <check_fs+0x48>
 8002b4c:	2303      	movs	r3, #3
 8002b4e:	e029      	b.n	8002ba4 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b56:	2be9      	cmp	r3, #233	; 0xe9
 8002b58:	d009      	beq.n	8002b6e <check_fs+0x66>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002b60:	2beb      	cmp	r3, #235	; 0xeb
 8002b62:	d11e      	bne.n	8002ba2 <check_fs+0x9a>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8002b6a:	2b90      	cmp	r3, #144	; 0x90
 8002b6c:	d119      	bne.n	8002ba2 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	3330      	adds	r3, #48	; 0x30
 8002b72:	3336      	adds	r3, #54	; 0x36
 8002b74:	4618      	mov	r0, r3
 8002b76:	f7fe fd63 	bl	8001640 <ld_dword>
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8002b80:	4a0a      	ldr	r2, [pc, #40]	; (8002bac <check_fs+0xa4>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d101      	bne.n	8002b8a <check_fs+0x82>
 8002b86:	2300      	movs	r3, #0
 8002b88:	e00c      	b.n	8002ba4 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	3330      	adds	r3, #48	; 0x30
 8002b8e:	3352      	adds	r3, #82	; 0x52
 8002b90:	4618      	mov	r0, r3
 8002b92:	f7fe fd55 	bl	8001640 <ld_dword>
 8002b96:	4602      	mov	r2, r0
 8002b98:	4b05      	ldr	r3, [pc, #20]	; (8002bb0 <check_fs+0xa8>)
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d101      	bne.n	8002ba2 <check_fs+0x9a>
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	e000      	b.n	8002ba4 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 8002ba2:	2302      	movs	r3, #2
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}
 8002bac:	00544146 	.word	0x00544146
 8002bb0:	33544146 	.word	0x33544146

08002bb4 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b096      	sub	sp, #88	; 0x58
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 8002bc8:	68f8      	ldr	r0, [r7, #12]
 8002bca:	f7ff ff58 	bl	8002a7e <get_ldnumber>
 8002bce:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8002bd0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	da01      	bge.n	8002bda <find_volume+0x26>
 8002bd6:	230b      	movs	r3, #11
 8002bd8:	e22e      	b.n	8003038 <find_volume+0x484>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 8002bda:	4aa8      	ldr	r2, [pc, #672]	; (8002e7c <find_volume+0x2c8>)
 8002bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002be2:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8002be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d101      	bne.n	8002bee <find_volume+0x3a>
 8002bea:	230c      	movs	r3, #12
 8002bec:	e224      	b.n	8003038 <find_volume+0x484>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002bf2:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8002bf4:	79fb      	ldrb	r3, [r7, #7]
 8002bf6:	f023 0301 	bic.w	r3, r3, #1
 8002bfa:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8002bfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d01a      	beq.n	8002c3a <find_volume+0x86>
		stat = disk_status(fs->drv);
 8002c04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c06:	785b      	ldrb	r3, [r3, #1]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7fe fc3f 	bl	800148c <disk_status>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8002c14:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c18:	f003 0301 	and.w	r3, r3, #1
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d10c      	bne.n	8002c3a <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d007      	beq.n	8002c36 <find_volume+0x82>
 8002c26:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c2a:	f003 0304 	and.w	r3, r3, #4
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8002c32:	230a      	movs	r3, #10
 8002c34:	e200      	b.n	8003038 <find_volume+0x484>
			}
			return FR_OK;				/* The file system object is valid */
 8002c36:	2300      	movs	r3, #0
 8002c38:	e1fe      	b.n	8003038 <find_volume+0x484>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 8002c3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8002c40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c46:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8002c48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002c4a:	785b      	ldrb	r3, [r3, #1]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7fe fc37 	bl	80014c0 <disk_initialize>
 8002c52:	4603      	mov	r3, r0
 8002c54:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8002c58:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c5c:	f003 0301 	and.w	r3, r3, #1
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d001      	beq.n	8002c68 <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 8002c64:	2303      	movs	r3, #3
 8002c66:	e1e7      	b.n	8003038 <find_volume+0x484>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 8002c68:	79fb      	ldrb	r3, [r7, #7]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d007      	beq.n	8002c7e <find_volume+0xca>
 8002c6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 8002c7a:	230a      	movs	r3, #10
 8002c7c:	e1dc      	b.n	8003038 <find_volume+0x484>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8002c82:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002c84:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002c86:	f7ff ff3f 	bl	8002b08 <check_fs>
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 8002c90:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002c94:	2b02      	cmp	r3, #2
 8002c96:	d14b      	bne.n	8002d30 <find_volume+0x17c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002c98:	2300      	movs	r3, #0
 8002c9a:	643b      	str	r3, [r7, #64]	; 0x40
 8002c9c:	e01f      	b.n	8002cde <find_volume+0x12a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 8002c9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ca0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8002ca4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ca6:	011b      	lsls	r3, r3, #4
 8002ca8:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8002cac:	4413      	add	r3, r2
 8002cae:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8002cb0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cb2:	3304      	adds	r3, #4
 8002cb4:	781b      	ldrb	r3, [r3, #0]
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d006      	beq.n	8002cc8 <find_volume+0x114>
 8002cba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cbc:	3308      	adds	r3, #8
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f7fe fcbe 	bl	8001640 <ld_dword>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	e000      	b.n	8002cca <find_volume+0x116>
 8002cc8:	2200      	movs	r2, #0
 8002cca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ccc:	009b      	lsls	r3, r3, #2
 8002cce:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002cd2:	440b      	add	r3, r1
 8002cd4:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8002cd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cda:	3301      	adds	r3, #1
 8002cdc:	643b      	str	r3, [r7, #64]	; 0x40
 8002cde:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002ce0:	2b03      	cmp	r3, #3
 8002ce2:	d9dc      	bls.n	8002c9e <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 8002ce8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d002      	beq.n	8002cf4 <find_volume+0x140>
 8002cee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8002cf4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002cf6:	009b      	lsls	r3, r3, #2
 8002cf8:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002cfc:	4413      	add	r3, r2
 8002cfe:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8002d02:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8002d04:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d005      	beq.n	8002d16 <find_volume+0x162>
 8002d0a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8002d0c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002d0e:	f7ff fefb 	bl	8002b08 <check_fs>
 8002d12:	4603      	mov	r3, r0
 8002d14:	e000      	b.n	8002d18 <find_volume+0x164>
 8002d16:	2303      	movs	r3, #3
 8002d18:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8002d1c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d905      	bls.n	8002d30 <find_volume+0x17c>
 8002d24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d26:	3301      	adds	r3, #1
 8002d28:	643b      	str	r3, [r7, #64]	; 0x40
 8002d2a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002d2c:	2b03      	cmp	r3, #3
 8002d2e:	d9e1      	bls.n	8002cf4 <find_volume+0x140>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8002d30:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002d34:	2b04      	cmp	r3, #4
 8002d36:	d101      	bne.n	8002d3c <find_volume+0x188>
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e17d      	b.n	8003038 <find_volume+0x484>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 8002d3c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002d40:	2b01      	cmp	r3, #1
 8002d42:	d901      	bls.n	8002d48 <find_volume+0x194>
 8002d44:	230d      	movs	r3, #13
 8002d46:	e177      	b.n	8003038 <find_volume+0x484>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8002d48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d4a:	3330      	adds	r3, #48	; 0x30
 8002d4c:	330b      	adds	r3, #11
 8002d4e:	4618      	mov	r0, r3
 8002d50:	f7fe fc5e 	bl	8001610 <ld_word>
 8002d54:	4603      	mov	r3, r0
 8002d56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002d5a:	d001      	beq.n	8002d60 <find_volume+0x1ac>
 8002d5c:	230d      	movs	r3, #13
 8002d5e:	e16b      	b.n	8003038 <find_volume+0x484>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 8002d60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d62:	3330      	adds	r3, #48	; 0x30
 8002d64:	3316      	adds	r3, #22
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7fe fc52 	bl	8001610 <ld_word>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 8002d70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d106      	bne.n	8002d84 <find_volume+0x1d0>
 8002d76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d78:	3330      	adds	r3, #48	; 0x30
 8002d7a:	3324      	adds	r3, #36	; 0x24
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7fe fc5f 	bl	8001640 <ld_dword>
 8002d82:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 8002d84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d86:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d88:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 8002d8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d8c:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 8002d90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d92:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 8002d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d96:	789b      	ldrb	r3, [r3, #2]
 8002d98:	2b01      	cmp	r3, #1
 8002d9a:	d005      	beq.n	8002da8 <find_volume+0x1f4>
 8002d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002d9e:	789b      	ldrb	r3, [r3, #2]
 8002da0:	2b02      	cmp	r3, #2
 8002da2:	d001      	beq.n	8002da8 <find_volume+0x1f4>
 8002da4:	230d      	movs	r3, #13
 8002da6:	e147      	b.n	8003038 <find_volume+0x484>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 8002da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002daa:	789b      	ldrb	r3, [r3, #2]
 8002dac:	461a      	mov	r2, r3
 8002dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002db0:	fb02 f303 	mul.w	r3, r2, r3
 8002db4:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8002db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dbc:	b29a      	uxth	r2, r3
 8002dbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc0:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8002dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc4:	895b      	ldrh	r3, [r3, #10]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d008      	beq.n	8002ddc <find_volume+0x228>
 8002dca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dcc:	895b      	ldrh	r3, [r3, #10]
 8002dce:	461a      	mov	r2, r3
 8002dd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dd2:	895b      	ldrh	r3, [r3, #10]
 8002dd4:	3b01      	subs	r3, #1
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <find_volume+0x22c>
 8002ddc:	230d      	movs	r3, #13
 8002dde:	e12b      	b.n	8003038 <find_volume+0x484>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8002de0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002de2:	3330      	adds	r3, #48	; 0x30
 8002de4:	3311      	adds	r3, #17
 8002de6:	4618      	mov	r0, r3
 8002de8:	f7fe fc12 	bl	8001610 <ld_word>
 8002dec:	4603      	mov	r3, r0
 8002dee:	461a      	mov	r2, r3
 8002df0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df2:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8002df4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002df6:	891b      	ldrh	r3, [r3, #8]
 8002df8:	f003 030f 	and.w	r3, r3, #15
 8002dfc:	b29b      	uxth	r3, r3
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d001      	beq.n	8002e06 <find_volume+0x252>
 8002e02:	230d      	movs	r3, #13
 8002e04:	e118      	b.n	8003038 <find_volume+0x484>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8002e06:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e08:	3330      	adds	r3, #48	; 0x30
 8002e0a:	3313      	adds	r3, #19
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7fe fbff 	bl	8001610 <ld_word>
 8002e12:	4603      	mov	r3, r0
 8002e14:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8002e16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d106      	bne.n	8002e2a <find_volume+0x276>
 8002e1c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e1e:	3330      	adds	r3, #48	; 0x30
 8002e20:	3320      	adds	r3, #32
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7fe fc0c 	bl	8001640 <ld_dword>
 8002e28:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 8002e2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e2c:	3330      	adds	r3, #48	; 0x30
 8002e2e:	330e      	adds	r3, #14
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7fe fbed 	bl	8001610 <ld_word>
 8002e36:	4603      	mov	r3, r0
 8002e38:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8002e3a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <find_volume+0x290>
 8002e40:	230d      	movs	r3, #13
 8002e42:	e0f9      	b.n	8003038 <find_volume+0x484>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8002e44:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002e46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002e48:	4413      	add	r3, r2
 8002e4a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e4c:	8912      	ldrh	r2, [r2, #8]
 8002e4e:	0912      	lsrs	r2, r2, #4
 8002e50:	b292      	uxth	r2, r2
 8002e52:	4413      	add	r3, r2
 8002e54:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8002e56:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d201      	bcs.n	8002e62 <find_volume+0x2ae>
 8002e5e:	230d      	movs	r3, #13
 8002e60:	e0ea      	b.n	8003038 <find_volume+0x484>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 8002e62:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002e64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e66:	1ad3      	subs	r3, r2, r3
 8002e68:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002e6a:	8952      	ldrh	r2, [r2, #10]
 8002e6c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002e70:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8002e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d103      	bne.n	8002e80 <find_volume+0x2cc>
 8002e78:	230d      	movs	r3, #13
 8002e7a:	e0dd      	b.n	8003038 <find_volume+0x484>
 8002e7c:	2000019c 	.word	0x2000019c
		fmt = FS_FAT32;
 8002e80:	2303      	movs	r3, #3
 8002e82:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8002e86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e88:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 8002e8c:	4293      	cmp	r3, r2
 8002e8e:	d802      	bhi.n	8002e96 <find_volume+0x2e2>
 8002e90:	2302      	movs	r3, #2
 8002e92:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8002e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e98:	f640 72f5 	movw	r2, #4085	; 0xff5
 8002e9c:	4293      	cmp	r3, r2
 8002e9e:	d802      	bhi.n	8002ea6 <find_volume+0x2f2>
 8002ea0:	2301      	movs	r3, #1
 8002ea2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8002ea6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ea8:	1c9a      	adds	r2, r3, #2
 8002eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eac:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8002eae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002eb0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002eb2:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8002eb4:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8002eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002eb8:	441a      	add	r2, r3
 8002eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ebc:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8002ebe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8002ec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ec2:	441a      	add	r2, r3
 8002ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ec6:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 8002ec8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d11e      	bne.n	8002f0e <find_volume+0x35a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8002ed0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ed2:	3330      	adds	r3, #48	; 0x30
 8002ed4:	332a      	adds	r3, #42	; 0x2a
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7fe fb9a 	bl	8001610 <ld_word>
 8002edc:	4603      	mov	r3, r0
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d001      	beq.n	8002ee6 <find_volume+0x332>
 8002ee2:	230d      	movs	r3, #13
 8002ee4:	e0a8      	b.n	8003038 <find_volume+0x484>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8002ee6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ee8:	891b      	ldrh	r3, [r3, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d001      	beq.n	8002ef2 <find_volume+0x33e>
 8002eee:	230d      	movs	r3, #13
 8002ef0:	e0a2      	b.n	8003038 <find_volume+0x484>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8002ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ef4:	3330      	adds	r3, #48	; 0x30
 8002ef6:	332c      	adds	r3, #44	; 0x2c
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f7fe fba1 	bl	8001640 <ld_dword>
 8002efe:	4602      	mov	r2, r0
 8002f00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f02:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8002f04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f06:	695b      	ldr	r3, [r3, #20]
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	647b      	str	r3, [r7, #68]	; 0x44
 8002f0c:	e01f      	b.n	8002f4e <find_volume+0x39a>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8002f0e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f10:	891b      	ldrh	r3, [r3, #8]
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d101      	bne.n	8002f1a <find_volume+0x366>
 8002f16:	230d      	movs	r3, #13
 8002f18:	e08e      	b.n	8003038 <find_volume+0x484>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8002f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f1c:	6a1a      	ldr	r2, [r3, #32]
 8002f1e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f20:	441a      	add	r2, r3
 8002f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f24:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8002f26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f2a:	2b02      	cmp	r3, #2
 8002f2c:	d103      	bne.n	8002f36 <find_volume+0x382>
 8002f2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	005b      	lsls	r3, r3, #1
 8002f34:	e00a      	b.n	8002f4c <find_volume+0x398>
 8002f36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f38:	695a      	ldr	r2, [r3, #20]
 8002f3a:	4613      	mov	r3, r2
 8002f3c:	005b      	lsls	r3, r3, #1
 8002f3e:	4413      	add	r3, r2
 8002f40:	085a      	lsrs	r2, r3, #1
 8002f42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f003 0301 	and.w	r3, r3, #1
 8002f4a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 8002f4c:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8002f4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f50:	699a      	ldr	r2, [r3, #24]
 8002f52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002f54:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8002f58:	0a5b      	lsrs	r3, r3, #9
 8002f5a:	429a      	cmp	r2, r3
 8002f5c:	d201      	bcs.n	8002f62 <find_volume+0x3ae>
 8002f5e:	230d      	movs	r3, #13
 8002f60:	e06a      	b.n	8003038 <find_volume+0x484>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 8002f62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002f68:	611a      	str	r2, [r3, #16]
 8002f6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f6c:	691a      	ldr	r2, [r3, #16]
 8002f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f70:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 8002f72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f74:	2280      	movs	r2, #128	; 0x80
 8002f76:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 8002f78:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8002f7c:	2b03      	cmp	r3, #3
 8002f7e:	d149      	bne.n	8003014 <find_volume+0x460>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 8002f80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f82:	3330      	adds	r3, #48	; 0x30
 8002f84:	3330      	adds	r3, #48	; 0x30
 8002f86:	4618      	mov	r0, r3
 8002f88:	f7fe fb42 	bl	8001610 <ld_word>
 8002f8c:	4603      	mov	r3, r0
 8002f8e:	2b01      	cmp	r3, #1
 8002f90:	d140      	bne.n	8003014 <find_volume+0x460>
			&& move_window(fs, bsect + 1) == FR_OK)
 8002f92:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f94:	3301      	adds	r3, #1
 8002f96:	4619      	mov	r1, r3
 8002f98:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8002f9a:	f7fe fde9 	bl	8001b70 <move_window>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d137      	bne.n	8003014 <find_volume+0x460>
		{
			fs->fsi_flag = 0;
 8002fa4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 8002faa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fac:	3330      	adds	r3, #48	; 0x30
 8002fae:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7fe fb2c 	bl	8001610 <ld_word>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	461a      	mov	r2, r3
 8002fbc:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d127      	bne.n	8003014 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8002fc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fc6:	3330      	adds	r3, #48	; 0x30
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7fe fb39 	bl	8001640 <ld_dword>
 8002fce:	4602      	mov	r2, r0
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	; (8003040 <find_volume+0x48c>)
 8002fd2:	429a      	cmp	r2, r3
 8002fd4:	d11e      	bne.n	8003014 <find_volume+0x460>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8002fd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fd8:	3330      	adds	r3, #48	; 0x30
 8002fda:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f7fe fb2e 	bl	8001640 <ld_dword>
 8002fe4:	4602      	mov	r2, r0
 8002fe6:	4b17      	ldr	r3, [pc, #92]	; (8003044 <find_volume+0x490>)
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	d113      	bne.n	8003014 <find_volume+0x460>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8002fec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fee:	3330      	adds	r3, #48	; 0x30
 8002ff0:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f7fe fb23 	bl	8001640 <ld_dword>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffe:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8003000:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003002:	3330      	adds	r3, #48	; 0x30
 8003004:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 8003008:	4618      	mov	r0, r3
 800300a:	f7fe fb19 	bl	8001640 <ld_dword>
 800300e:	4602      	mov	r2, r0
 8003010:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003012:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8003014:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003016:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800301a:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800301c:	4b0a      	ldr	r3, [pc, #40]	; (8003048 <find_volume+0x494>)
 800301e:	881b      	ldrh	r3, [r3, #0]
 8003020:	3301      	adds	r3, #1
 8003022:	b29a      	uxth	r2, r3
 8003024:	4b08      	ldr	r3, [pc, #32]	; (8003048 <find_volume+0x494>)
 8003026:	801a      	strh	r2, [r3, #0]
 8003028:	4b07      	ldr	r3, [pc, #28]	; (8003048 <find_volume+0x494>)
 800302a:	881a      	ldrh	r2, [r3, #0]
 800302c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800302e:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8003030:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003032:	f7fe fd35 	bl	8001aa0 <clear_lock>
#endif
	return FR_OK;
 8003036:	2300      	movs	r3, #0
}
 8003038:	4618      	mov	r0, r3
 800303a:	3758      	adds	r7, #88	; 0x58
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	41615252 	.word	0x41615252
 8003044:	61417272 	.word	0x61417272
 8003048:	200001a0 	.word	0x200001a0

0800304c <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b084      	sub	sp, #16
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
 8003054:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 8003056:	2309      	movs	r3, #9
 8003058:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2b00      	cmp	r3, #0
 800305e:	d01c      	beq.n	800309a <validate+0x4e>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d018      	beq.n	800309a <validate+0x4e>
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	781b      	ldrb	r3, [r3, #0]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d013      	beq.n	800309a <validate+0x4e>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	889a      	ldrh	r2, [r3, #4]
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	88db      	ldrh	r3, [r3, #6]
 800307c:	429a      	cmp	r2, r3
 800307e:	d10c      	bne.n	800309a <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	785b      	ldrb	r3, [r3, #1]
 8003086:	4618      	mov	r0, r3
 8003088:	f7fe fa00 	bl	800148c <disk_status>
 800308c:	4603      	mov	r3, r0
 800308e:	f003 0301 	and.w	r3, r3, #1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <validate+0x4e>
			res = FR_OK;
 8003096:	2300      	movs	r3, #0
 8003098:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800309a:	7bfb      	ldrb	r3, [r7, #15]
 800309c:	2b00      	cmp	r3, #0
 800309e:	d102      	bne.n	80030a6 <validate+0x5a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	e000      	b.n	80030a8 <validate+0x5c>
 80030a6:	2300      	movs	r3, #0
 80030a8:	683a      	ldr	r2, [r7, #0]
 80030aa:	6013      	str	r3, [r2, #0]
	return res;
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80030ae:	4618      	mov	r0, r3
 80030b0:	3710      	adds	r7, #16
 80030b2:	46bd      	mov	sp, r7
 80030b4:	bd80      	pop	{r7, pc}
	...

080030b8 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b088      	sub	sp, #32
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	4613      	mov	r3, r2
 80030c4:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 80030c6:	68bb      	ldr	r3, [r7, #8]
 80030c8:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 80030ca:	f107 0310 	add.w	r3, r7, #16
 80030ce:	4618      	mov	r0, r3
 80030d0:	f7ff fcd5 	bl	8002a7e <get_ldnumber>
 80030d4:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 80030d6:	69fb      	ldr	r3, [r7, #28]
 80030d8:	2b00      	cmp	r3, #0
 80030da:	da01      	bge.n	80030e0 <f_mount+0x28>
 80030dc:	230b      	movs	r3, #11
 80030de:	e02b      	b.n	8003138 <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 80030e0:	4a17      	ldr	r2, [pc, #92]	; (8003140 <f_mount+0x88>)
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80030e8:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d005      	beq.n	80030fc <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 80030f0:	69b8      	ldr	r0, [r7, #24]
 80030f2:	f7fe fcd5 	bl	8001aa0 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	2200      	movs	r2, #0
 80030fa:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d002      	beq.n	8003108 <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2200      	movs	r2, #0
 8003106:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	490d      	ldr	r1, [pc, #52]	; (8003140 <f_mount+0x88>)
 800310c:	69fb      	ldr	r3, [r7, #28]
 800310e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d002      	beq.n	800311e <f_mount+0x66>
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d001      	beq.n	8003122 <f_mount+0x6a>
 800311e:	2300      	movs	r3, #0
 8003120:	e00a      	b.n	8003138 <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8003122:	f107 010c 	add.w	r1, r7, #12
 8003126:	f107 0308 	add.w	r3, r7, #8
 800312a:	2200      	movs	r2, #0
 800312c:	4618      	mov	r0, r3
 800312e:	f7ff fd41 	bl	8002bb4 <find_volume>
 8003132:	4603      	mov	r3, r0
 8003134:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8003136:	7dfb      	ldrb	r3, [r7, #23]
}
 8003138:	4618      	mov	r0, r3
 800313a:	3720      	adds	r7, #32
 800313c:	46bd      	mov	sp, r7
 800313e:	bd80      	pop	{r7, pc}
 8003140:	2000019c 	.word	0x2000019c

08003144 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003144:	b580      	push	{r7, lr}
 8003146:	b098      	sub	sp, #96	; 0x60
 8003148:	af00      	add	r7, sp, #0
 800314a:	60f8      	str	r0, [r7, #12]
 800314c:	60b9      	str	r1, [r7, #8]
 800314e:	4613      	mov	r3, r2
 8003150:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <f_open+0x18>
 8003158:	2309      	movs	r3, #9
 800315a:	e1ac      	b.n	80034b6 <f_open+0x372>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800315c:	79fb      	ldrb	r3, [r7, #7]
 800315e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003162:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8003164:	79fa      	ldrb	r2, [r7, #7]
 8003166:	f107 0110 	add.w	r1, r7, #16
 800316a:	f107 0308 	add.w	r3, r7, #8
 800316e:	4618      	mov	r0, r3
 8003170:	f7ff fd20 	bl	8002bb4 <find_volume>
 8003174:	4603      	mov	r3, r0
 8003176:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800317a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800317e:	2b00      	cmp	r3, #0
 8003180:	f040 8190 	bne.w	80034a4 <f_open+0x360>
		dj.obj.fs = fs;
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003188:	68ba      	ldr	r2, [r7, #8]
 800318a:	f107 0314 	add.w	r3, r7, #20
 800318e:	4611      	mov	r1, r2
 8003190:	4618      	mov	r0, r3
 8003192:	f7ff fc03 	bl	800299c <follow_path>
 8003196:	4603      	mov	r3, r0
 8003198:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800319c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d11a      	bne.n	80031da <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 80031a4:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80031a8:	b25b      	sxtb	r3, r3
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	da03      	bge.n	80031b6 <f_open+0x72>
				res = FR_INVALID_NAME;
 80031ae:	2306      	movs	r3, #6
 80031b0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80031b4:	e011      	b.n	80031da <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 80031b6:	79fb      	ldrb	r3, [r7, #7]
 80031b8:	f023 0301 	bic.w	r3, r3, #1
 80031bc:	2b00      	cmp	r3, #0
 80031be:	bf14      	ite	ne
 80031c0:	2301      	movne	r3, #1
 80031c2:	2300      	moveq	r3, #0
 80031c4:	b2db      	uxtb	r3, r3
 80031c6:	461a      	mov	r2, r3
 80031c8:	f107 0314 	add.w	r3, r7, #20
 80031cc:	4611      	mov	r1, r2
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7fe fb1e 	bl	8001810 <chk_lock>
 80031d4:	4603      	mov	r3, r0
 80031d6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 80031da:	79fb      	ldrb	r3, [r7, #7]
 80031dc:	f003 031c 	and.w	r3, r3, #28
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d07e      	beq.n	80032e2 <f_open+0x19e>
			if (res != FR_OK) {					/* No file, create new */
 80031e4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d017      	beq.n	800321c <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 80031ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80031f0:	2b04      	cmp	r3, #4
 80031f2:	d10e      	bne.n	8003212 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 80031f4:	f7fe fb68 	bl	80018c8 <enq_lock>
 80031f8:	4603      	mov	r3, r0
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d006      	beq.n	800320c <f_open+0xc8>
 80031fe:	f107 0314 	add.w	r3, r7, #20
 8003202:	4618      	mov	r0, r3
 8003204:	f7ff faa4 	bl	8002750 <dir_register>
 8003208:	4603      	mov	r3, r0
 800320a:	e000      	b.n	800320e <f_open+0xca>
 800320c:	2312      	movs	r3, #18
 800320e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003212:	79fb      	ldrb	r3, [r7, #7]
 8003214:	f043 0308 	orr.w	r3, r3, #8
 8003218:	71fb      	strb	r3, [r7, #7]
 800321a:	e010      	b.n	800323e <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800321c:	7ebb      	ldrb	r3, [r7, #26]
 800321e:	f003 0311 	and.w	r3, r3, #17
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <f_open+0xea>
					res = FR_DENIED;
 8003226:	2307      	movs	r3, #7
 8003228:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800322c:	e007      	b.n	800323e <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800322e:	79fb      	ldrb	r3, [r7, #7]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d002      	beq.n	800323e <f_open+0xfa>
 8003238:	2308      	movs	r3, #8
 800323a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800323e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003242:	2b00      	cmp	r3, #0
 8003244:	d167      	bne.n	8003316 <f_open+0x1d2>
 8003246:	79fb      	ldrb	r3, [r7, #7]
 8003248:	f003 0308 	and.w	r3, r3, #8
 800324c:	2b00      	cmp	r3, #0
 800324e:	d062      	beq.n	8003316 <f_open+0x1d2>
				dw = GET_FATTIME();
 8003250:	4b9b      	ldr	r3, [pc, #620]	; (80034c0 <f_open+0x37c>)
 8003252:	653b      	str	r3, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8003254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003256:	330e      	adds	r3, #14
 8003258:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800325a:	4618      	mov	r0, r3
 800325c:	f7fe fa2e 	bl	80016bc <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8003260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003262:	3316      	adds	r3, #22
 8003264:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003266:	4618      	mov	r0, r3
 8003268:	f7fe fa28 	bl	80016bc <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800326c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800326e:	330b      	adds	r3, #11
 8003270:	2220      	movs	r2, #32
 8003272:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003278:	4611      	mov	r1, r2
 800327a:	4618      	mov	r0, r3
 800327c:	f7ff f977 	bl	800256e <ld_clust>
 8003280:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8003282:	693b      	ldr	r3, [r7, #16]
 8003284:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003286:	2200      	movs	r2, #0
 8003288:	4618      	mov	r0, r3
 800328a:	f7ff f98f 	bl	80025ac <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800328e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003290:	331c      	adds	r3, #28
 8003292:	2100      	movs	r1, #0
 8003294:	4618      	mov	r0, r3
 8003296:	f7fe fa11 	bl	80016bc <st_dword>
					fs->wflag = 1;
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	2201      	movs	r2, #1
 800329e:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 80032a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d037      	beq.n	8003316 <f_open+0x1d2>
						dw = fs->winsect;
 80032a6:	693b      	ldr	r3, [r7, #16]
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 80032ac:	f107 0314 	add.w	r3, r7, #20
 80032b0:	2200      	movs	r2, #0
 80032b2:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 80032b4:	4618      	mov	r0, r3
 80032b6:	f7fe fea2 	bl	8001ffe <remove_chain>
 80032ba:	4603      	mov	r3, r0
 80032bc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 80032c0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d126      	bne.n	8003316 <f_open+0x1d2>
							res = move_window(fs, dw);
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7fe fc4f 	bl	8001b70 <move_window>
 80032d2:	4603      	mov	r3, r0
 80032d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 80032d8:	693b      	ldr	r3, [r7, #16]
 80032da:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80032dc:	3a01      	subs	r2, #1
 80032de:	60da      	str	r2, [r3, #12]
 80032e0:	e019      	b.n	8003316 <f_open+0x1d2>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 80032e2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d115      	bne.n	8003316 <f_open+0x1d2>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 80032ea:	7ebb      	ldrb	r3, [r7, #26]
 80032ec:	f003 0310 	and.w	r3, r3, #16
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <f_open+0x1b8>
					res = FR_NO_FILE;
 80032f4:	2304      	movs	r3, #4
 80032f6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80032fa:	e00c      	b.n	8003316 <f_open+0x1d2>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 80032fc:	79fb      	ldrb	r3, [r7, #7]
 80032fe:	f003 0302 	and.w	r3, r3, #2
 8003302:	2b00      	cmp	r3, #0
 8003304:	d007      	beq.n	8003316 <f_open+0x1d2>
 8003306:	7ebb      	ldrb	r3, [r7, #26]
 8003308:	f003 0301 	and.w	r3, r3, #1
 800330c:	2b00      	cmp	r3, #0
 800330e:	d002      	beq.n	8003316 <f_open+0x1d2>
						res = FR_DENIED;
 8003310:	2307      	movs	r3, #7
 8003312:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8003316:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800331a:	2b00      	cmp	r3, #0
 800331c:	d128      	bne.n	8003370 <f_open+0x22c>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800331e:	79fb      	ldrb	r3, [r7, #7]
 8003320:	f003 0308 	and.w	r3, r3, #8
 8003324:	2b00      	cmp	r3, #0
 8003326:	d003      	beq.n	8003330 <f_open+0x1ec>
				mode |= FA_MODIFIED;
 8003328:	79fb      	ldrb	r3, [r7, #7]
 800332a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800332e:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8003338:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	f023 0301 	bic.w	r3, r3, #1
 8003344:	2b00      	cmp	r3, #0
 8003346:	bf14      	ite	ne
 8003348:	2301      	movne	r3, #1
 800334a:	2300      	moveq	r3, #0
 800334c:	b2db      	uxtb	r3, r3
 800334e:	461a      	mov	r2, r3
 8003350:	f107 0314 	add.w	r3, r7, #20
 8003354:	4611      	mov	r1, r2
 8003356:	4618      	mov	r0, r3
 8003358:	f7fe fad8 	bl	800190c <inc_lock>
 800335c:	4602      	mov	r2, r0
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	691b      	ldr	r3, [r3, #16]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d102      	bne.n	8003370 <f_open+0x22c>
 800336a:	2302      	movs	r3, #2
 800336c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8003370:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003374:	2b00      	cmp	r3, #0
 8003376:	f040 8095 	bne.w	80034a4 <f_open+0x360>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800337e:	4611      	mov	r1, r2
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff f8f4 	bl	800256e <ld_clust>
 8003386:	4602      	mov	r2, r0
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800338c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800338e:	331c      	adds	r3, #28
 8003390:	4618      	mov	r0, r3
 8003392:	f7fe f955 	bl	8001640 <ld_dword>
 8003396:	4602      	mov	r2, r0
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2200      	movs	r2, #0
 80033a0:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 80033a2:	693a      	ldr	r2, [r7, #16]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 80033a8:	693b      	ldr	r3, [r7, #16]
 80033aa:	88da      	ldrh	r2, [r3, #6]
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	79fa      	ldrb	r2, [r7, #7]
 80033b4:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2200      	movs	r2, #0
 80033c0:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	3330      	adds	r3, #48	; 0x30
 80033cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033d0:	2100      	movs	r1, #0
 80033d2:	4618      	mov	r0, r3
 80033d4:	f7fe f9bf 	bl	8001756 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 80033d8:	79fb      	ldrb	r3, [r7, #7]
 80033da:	f003 0320 	and.w	r3, r3, #32
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d060      	beq.n	80034a4 <f_open+0x360>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	68db      	ldr	r3, [r3, #12]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d05c      	beq.n	80034a4 <f_open+0x360>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	895b      	ldrh	r3, [r3, #10]
 80033f6:	025b      	lsls	r3, r3, #9
 80033f8:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	689b      	ldr	r3, [r3, #8]
 80033fe:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	68db      	ldr	r3, [r3, #12]
 8003404:	657b      	str	r3, [r7, #84]	; 0x54
 8003406:	e016      	b.n	8003436 <f_open+0x2f2>
					clst = get_fat(&fp->obj, clst);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800340c:	4618      	mov	r0, r3
 800340e:	f7fe fc6a 	bl	8001ce6 <get_fat>
 8003412:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8003414:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003416:	2b01      	cmp	r3, #1
 8003418:	d802      	bhi.n	8003420 <f_open+0x2dc>
 800341a:	2302      	movs	r3, #2
 800341c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8003420:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003422:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003426:	d102      	bne.n	800342e <f_open+0x2ea>
 8003428:	2301      	movs	r3, #1
 800342a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800342e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003430:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003432:	1ad3      	subs	r3, r2, r3
 8003434:	657b      	str	r3, [r7, #84]	; 0x54
 8003436:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800343a:	2b00      	cmp	r3, #0
 800343c:	d103      	bne.n	8003446 <f_open+0x302>
 800343e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003440:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003442:	429a      	cmp	r2, r3
 8003444:	d8e0      	bhi.n	8003408 <f_open+0x2c4>
				}
				fp->clust = clst;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800344a:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800344c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8003450:	2b00      	cmp	r3, #0
 8003452:	d127      	bne.n	80034a4 <f_open+0x360>
 8003454:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003456:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800345a:	2b00      	cmp	r3, #0
 800345c:	d022      	beq.n	80034a4 <f_open+0x360>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8003462:	4618      	mov	r0, r3
 8003464:	f7fe fc20 	bl	8001ca8 <clust2sect>
 8003468:	6478      	str	r0, [r7, #68]	; 0x44
 800346a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800346c:	2b00      	cmp	r3, #0
 800346e:	d103      	bne.n	8003478 <f_open+0x334>
						res = FR_INT_ERR;
 8003470:	2302      	movs	r3, #2
 8003472:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8003476:	e015      	b.n	80034a4 <f_open+0x360>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8003478:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800347a:	0a5a      	lsrs	r2, r3, #9
 800347c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800347e:	441a      	add	r2, r3
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	7858      	ldrb	r0, [r3, #1]
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	6a1a      	ldr	r2, [r3, #32]
 8003492:	2301      	movs	r3, #1
 8003494:	f7fe f83a 	bl	800150c <disk_read>
 8003498:	4603      	mov	r3, r0
 800349a:	2b00      	cmp	r3, #0
 800349c:	d002      	beq.n	80034a4 <f_open+0x360>
 800349e:	2301      	movs	r3, #1
 80034a0:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 80034a4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d002      	beq.n	80034b2 <f_open+0x36e>
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	2200      	movs	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80034b2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3760      	adds	r7, #96	; 0x60
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	50640000 	.word	0x50640000

080034c4 <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b08e      	sub	sp, #56	; 0x38
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
 80034d0:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 80034d2:	68bb      	ldr	r3, [r7, #8]
 80034d4:	627b      	str	r3, [r7, #36]	; 0x24


	*br = 0;	/* Clear read byte counter */
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	2200      	movs	r2, #0
 80034da:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	f107 0214 	add.w	r2, r7, #20
 80034e2:	4611      	mov	r1, r2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f7ff fdb1 	bl	800304c <validate>
 80034ea:	4603      	mov	r3, r0
 80034ec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80034f0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d107      	bne.n	8003508 <f_read+0x44>
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	7d5b      	ldrb	r3, [r3, #21]
 80034fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8003500:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003504:	2b00      	cmp	r3, #0
 8003506:	d002      	beq.n	800350e <f_read+0x4a>
 8003508:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800350c:	e115      	b.n	800373a <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	7d1b      	ldrb	r3, [r3, #20]
 8003512:	f003 0301 	and.w	r3, r3, #1
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <f_read+0x5a>
 800351a:	2307      	movs	r3, #7
 800351c:	e10d      	b.n	800373a <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	68da      	ldr	r2, [r3, #12]
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	699b      	ldr	r3, [r3, #24]
 8003526:	1ad3      	subs	r3, r2, r3
 8003528:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800352a:	687a      	ldr	r2, [r7, #4]
 800352c:	6a3b      	ldr	r3, [r7, #32]
 800352e:	429a      	cmp	r2, r3
 8003530:	f240 80fe 	bls.w	8003730 <f_read+0x26c>
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 8003538:	e0fa      	b.n	8003730 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003542:	2b00      	cmp	r3, #0
 8003544:	f040 80c6 	bne.w	80036d4 <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	699b      	ldr	r3, [r3, #24]
 800354c:	0a5b      	lsrs	r3, r3, #9
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	8952      	ldrh	r2, [r2, #10]
 8003552:	3a01      	subs	r2, #1
 8003554:	4013      	ands	r3, r2
 8003556:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 8003558:	69fb      	ldr	r3, [r7, #28]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d12f      	bne.n	80035be <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	699b      	ldr	r3, [r3, #24]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d103      	bne.n	800356e <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	633b      	str	r3, [r7, #48]	; 0x30
 800356c:	e013      	b.n	8003596 <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003572:	2b00      	cmp	r3, #0
 8003574:	d007      	beq.n	8003586 <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	699b      	ldr	r3, [r3, #24]
 800357a:	4619      	mov	r1, r3
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f7fe fe3b 	bl	80021f8 <clmt_clust>
 8003582:	6338      	str	r0, [r7, #48]	; 0x30
 8003584:	e007      	b.n	8003596 <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 8003586:	68fa      	ldr	r2, [r7, #12]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	69db      	ldr	r3, [r3, #28]
 800358c:	4619      	mov	r1, r3
 800358e:	4610      	mov	r0, r2
 8003590:	f7fe fba9 	bl	8001ce6 <get_fat>
 8003594:	6338      	str	r0, [r7, #48]	; 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 8003596:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003598:	2b01      	cmp	r3, #1
 800359a:	d804      	bhi.n	80035a6 <f_read+0xe2>
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	2202      	movs	r2, #2
 80035a0:	755a      	strb	r2, [r3, #21]
 80035a2:	2302      	movs	r3, #2
 80035a4:	e0c9      	b.n	800373a <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80035a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035a8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035ac:	d104      	bne.n	80035b8 <f_read+0xf4>
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	2201      	movs	r2, #1
 80035b2:	755a      	strb	r2, [r3, #21]
 80035b4:	2301      	movs	r3, #1
 80035b6:	e0c0      	b.n	800373a <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80035bc:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 80035be:	697a      	ldr	r2, [r7, #20]
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	69db      	ldr	r3, [r3, #28]
 80035c4:	4619      	mov	r1, r3
 80035c6:	4610      	mov	r0, r2
 80035c8:	f7fe fb6e 	bl	8001ca8 <clust2sect>
 80035cc:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 80035ce:	69bb      	ldr	r3, [r7, #24]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d104      	bne.n	80035de <f_read+0x11a>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2202      	movs	r2, #2
 80035d8:	755a      	strb	r2, [r3, #21]
 80035da:	2302      	movs	r3, #2
 80035dc:	e0ad      	b.n	800373a <f_read+0x276>
			sect += csect;
 80035de:	69ba      	ldr	r2, [r7, #24]
 80035e0:	69fb      	ldr	r3, [r7, #28]
 80035e2:	4413      	add	r3, r2
 80035e4:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	0a5b      	lsrs	r3, r3, #9
 80035ea:	62bb      	str	r3, [r7, #40]	; 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 80035ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d039      	beq.n	8003666 <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035f6:	4413      	add	r3, r2
 80035f8:	697a      	ldr	r2, [r7, #20]
 80035fa:	8952      	ldrh	r2, [r2, #10]
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d905      	bls.n	800360c <f_read+0x148>
					cc = fs->csize - csect;
 8003600:	697b      	ldr	r3, [r7, #20]
 8003602:	895b      	ldrh	r3, [r3, #10]
 8003604:	461a      	mov	r2, r3
 8003606:	69fb      	ldr	r3, [r7, #28]
 8003608:	1ad3      	subs	r3, r2, r3
 800360a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	7858      	ldrb	r0, [r3, #1]
 8003610:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003612:	69ba      	ldr	r2, [r7, #24]
 8003614:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003616:	f7fd ff79 	bl	800150c <disk_read>
 800361a:	4603      	mov	r3, r0
 800361c:	2b00      	cmp	r3, #0
 800361e:	d004      	beq.n	800362a <f_read+0x166>
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	2201      	movs	r2, #1
 8003624:	755a      	strb	r2, [r3, #21]
 8003626:	2301      	movs	r3, #1
 8003628:	e087      	b.n	800373a <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	7d1b      	ldrb	r3, [r3, #20]
 800362e:	b25b      	sxtb	r3, r3
 8003630:	2b00      	cmp	r3, #0
 8003632:	da14      	bge.n	800365e <f_read+0x19a>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a1a      	ldr	r2, [r3, #32]
 8003638:	69bb      	ldr	r3, [r7, #24]
 800363a:	1ad3      	subs	r3, r2, r3
 800363c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800363e:	429a      	cmp	r2, r3
 8003640:	d90d      	bls.n	800365e <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	6a1a      	ldr	r2, [r3, #32]
 8003646:	69bb      	ldr	r3, [r7, #24]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	025b      	lsls	r3, r3, #9
 800364c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800364e:	18d0      	adds	r0, r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	3330      	adds	r3, #48	; 0x30
 8003654:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003658:	4619      	mov	r1, r3
 800365a:	f7fe f85b 	bl	8001714 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800365e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003660:	025b      	lsls	r3, r3, #9
 8003662:	62fb      	str	r3, [r7, #44]	; 0x2c
				continue;
 8003664:	e050      	b.n	8003708 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6a1b      	ldr	r3, [r3, #32]
 800366a:	69ba      	ldr	r2, [r7, #24]
 800366c:	429a      	cmp	r2, r3
 800366e:	d02e      	beq.n	80036ce <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	7d1b      	ldrb	r3, [r3, #20]
 8003674:	b25b      	sxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	da18      	bge.n	80036ac <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	7858      	ldrb	r0, [r3, #1]
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6a1a      	ldr	r2, [r3, #32]
 8003688:	2301      	movs	r3, #1
 800368a:	f7fd ff5f 	bl	800154c <disk_write>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d004      	beq.n	800369e <f_read+0x1da>
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2201      	movs	r2, #1
 8003698:	755a      	strb	r2, [r3, #21]
 800369a:	2301      	movs	r3, #1
 800369c:	e04d      	b.n	800373a <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	7d1b      	ldrb	r3, [r3, #20]
 80036a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80036a6:	b2da      	uxtb	r2, r3
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	7858      	ldrb	r0, [r3, #1]
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80036b6:	2301      	movs	r3, #1
 80036b8:	69ba      	ldr	r2, [r7, #24]
 80036ba:	f7fd ff27 	bl	800150c <disk_read>
 80036be:	4603      	mov	r3, r0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d004      	beq.n	80036ce <f_read+0x20a>
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2201      	movs	r2, #1
 80036c8:	755a      	strb	r2, [r3, #21]
 80036ca:	2301      	movs	r3, #1
 80036cc:	e035      	b.n	800373a <f_read+0x276>
			}
#endif
			fp->sect = sect;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	699b      	ldr	r3, [r3, #24]
 80036d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036dc:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80036e0:	62fb      	str	r3, [r7, #44]	; 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 80036e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d901      	bls.n	80036ee <f_read+0x22a>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	62fb      	str	r3, [r7, #44]	; 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036fc:	4413      	add	r3, r2
 80036fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003700:	4619      	mov	r1, r3
 8003702:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003704:	f7fe f806 	bl	8001714 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8003708:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800370a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800370c:	4413      	add	r3, r2
 800370e:	627b      	str	r3, [r7, #36]	; 0x24
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	699a      	ldr	r2, [r3, #24]
 8003714:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003716:	441a      	add	r2, r3
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	619a      	str	r2, [r3, #24]
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003722:	441a      	add	r2, r3
 8003724:	683b      	ldr	r3, [r7, #0]
 8003726:	601a      	str	r2, [r3, #0]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800372c:	1ad3      	subs	r3, r2, r3
 800372e:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2b00      	cmp	r3, #0
 8003734:	f47f af01 	bne.w	800353a <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 8003738:	2300      	movs	r3, #0
}
 800373a:	4618      	mov	r0, r3
 800373c:	3738      	adds	r7, #56	; 0x38
 800373e:	46bd      	mov	sp, r7
 8003740:	bd80      	pop	{r7, pc}
	...

08003744 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	f107 0208 	add.w	r2, r7, #8
 8003752:	4611      	mov	r1, r2
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff fc79 	bl	800304c <validate>
 800375a:	4603      	mov	r3, r0
 800375c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800375e:	7dfb      	ldrb	r3, [r7, #23]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d167      	bne.n	8003834 <f_sync+0xf0>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	7d1b      	ldrb	r3, [r3, #20]
 8003768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376c:	2b00      	cmp	r3, #0
 800376e:	d061      	beq.n	8003834 <f_sync+0xf0>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	7d1b      	ldrb	r3, [r3, #20]
 8003774:	b25b      	sxtb	r3, r3
 8003776:	2b00      	cmp	r3, #0
 8003778:	da15      	bge.n	80037a6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	7858      	ldrb	r0, [r3, #1]
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	6a1a      	ldr	r2, [r3, #32]
 8003788:	2301      	movs	r3, #1
 800378a:	f7fd fedf 	bl	800154c <disk_write>
 800378e:	4603      	mov	r3, r0
 8003790:	2b00      	cmp	r3, #0
 8003792:	d001      	beq.n	8003798 <f_sync+0x54>
 8003794:	2301      	movs	r3, #1
 8003796:	e04e      	b.n	8003836 <f_sync+0xf2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	7d1b      	ldrb	r3, [r3, #20]
 800379c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037a0:	b2da      	uxtb	r2, r3
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80037a6:	4b26      	ldr	r3, [pc, #152]	; (8003840 <f_sync+0xfc>)
 80037a8:	613b      	str	r3, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80037aa:	68ba      	ldr	r2, [r7, #8]
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037b0:	4619      	mov	r1, r3
 80037b2:	4610      	mov	r0, r2
 80037b4:	f7fe f9dc 	bl	8001b70 <move_window>
 80037b8:	4603      	mov	r3, r0
 80037ba:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d138      	bne.n	8003834 <f_sync+0xf0>
					dir = fp->dir_ptr;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037c6:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	330b      	adds	r3, #11
 80037cc:	781a      	ldrb	r2, [r3, #0]
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	330b      	adds	r3, #11
 80037d2:	f042 0220 	orr.w	r2, r2, #32
 80037d6:	b2d2      	uxtb	r2, r2
 80037d8:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6818      	ldr	r0, [r3, #0]
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	689b      	ldr	r3, [r3, #8]
 80037e2:	461a      	mov	r2, r3
 80037e4:	68f9      	ldr	r1, [r7, #12]
 80037e6:	f7fe fee1 	bl	80025ac <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f103 021c 	add.w	r2, r3, #28
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68db      	ldr	r3, [r3, #12]
 80037f4:	4619      	mov	r1, r3
 80037f6:	4610      	mov	r0, r2
 80037f8:	f7fd ff60 	bl	80016bc <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	3316      	adds	r3, #22
 8003800:	6939      	ldr	r1, [r7, #16]
 8003802:	4618      	mov	r0, r3
 8003804:	f7fd ff5a 	bl	80016bc <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	3312      	adds	r3, #18
 800380c:	2100      	movs	r1, #0
 800380e:	4618      	mov	r0, r3
 8003810:	f7fd ff39 	bl	8001686 <st_word>
					fs->wflag = 1;
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	2201      	movs	r2, #1
 8003818:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	4618      	mov	r0, r3
 800381e:	f7fe f9d5 	bl	8001bcc <sync_fs>
 8003822:	4603      	mov	r3, r0
 8003824:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	7d1b      	ldrb	r3, [r3, #20]
 800382a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800382e:	b2da      	uxtb	r2, r3
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8003834:	7dfb      	ldrb	r3, [r7, #23]
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	50640000 	.word	0x50640000

08003844 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8003844:	b580      	push	{r7, lr}
 8003846:	b084      	sub	sp, #16
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f7ff ff79 	bl	8003744 <f_sync>
 8003852:	4603      	mov	r3, r0
 8003854:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	2b00      	cmp	r3, #0
 800385a:	d118      	bne.n	800388e <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	f107 0208 	add.w	r2, r7, #8
 8003862:	4611      	mov	r1, r2
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fbf1 	bl	800304c <validate>
 800386a:	4603      	mov	r3, r0
 800386c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800386e:	7bfb      	ldrb	r3, [r7, #15]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d10c      	bne.n	800388e <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	691b      	ldr	r3, [r3, #16]
 8003878:	4618      	mov	r0, r3
 800387a:	f7fe f8d5 	bl	8001a28 <dec_lock>
 800387e:	4603      	mov	r3, r0
 8003880:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8003882:	7bfb      	ldrb	r3, [r7, #15]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d102      	bne.n	800388e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	2200      	movs	r2, #0
 800388c:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800388e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003890:	4618      	mov	r0, r3
 8003892:	3710      	adds	r7, #16
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}

08003898 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b090      	sub	sp, #64	; 0x40
 800389c:	af00      	add	r7, sp, #0
 800389e:	6078      	str	r0, [r7, #4]
 80038a0:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	f107 0208 	add.w	r2, r7, #8
 80038a8:	4611      	mov	r1, r2
 80038aa:	4618      	mov	r0, r3
 80038ac:	f7ff fbce 	bl	800304c <validate>
 80038b0:	4603      	mov	r3, r0
 80038b2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 80038b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d103      	bne.n	80038c6 <f_lseek+0x2e>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	7d5b      	ldrb	r3, [r3, #21]
 80038c2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80038c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d002      	beq.n	80038d4 <f_lseek+0x3c>
 80038ce:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80038d2:	e1e6      	b.n	8003ca2 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 80d1 	beq.w	8003a80 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038e4:	d15a      	bne.n	800399c <f_lseek+0x104>
			tbl = fp->cltbl;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ea:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80038ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ee:	1d1a      	adds	r2, r3, #4
 80038f0:	627a      	str	r2, [r7, #36]	; 0x24
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	617b      	str	r3, [r7, #20]
 80038f6:	2302      	movs	r3, #2
 80038f8:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 8003900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003902:	2b00      	cmp	r3, #0
 8003904:	d03a      	beq.n	800397c <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 8003906:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	2300      	movs	r3, #0
 800390c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800390e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003910:	3302      	adds	r3, #2
 8003912:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 8003914:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003916:	60fb      	str	r3, [r7, #12]
 8003918:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800391a:	3301      	adds	r3, #1
 800391c:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe f9df 	bl	8001ce6 <get_fat>
 8003928:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800392a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392c:	2b01      	cmp	r3, #1
 800392e:	d804      	bhi.n	800393a <f_lseek+0xa2>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2202      	movs	r2, #2
 8003934:	755a      	strb	r2, [r3, #21]
 8003936:	2302      	movs	r3, #2
 8003938:	e1b3      	b.n	8003ca2 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800393a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800393c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003940:	d104      	bne.n	800394c <f_lseek+0xb4>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	755a      	strb	r2, [r3, #21]
 8003948:	2301      	movs	r3, #1
 800394a:	e1aa      	b.n	8003ca2 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	3301      	adds	r3, #1
 8003950:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003952:	429a      	cmp	r2, r3
 8003954:	d0de      	beq.n	8003914 <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8003956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003958:	697b      	ldr	r3, [r7, #20]
 800395a:	429a      	cmp	r2, r3
 800395c:	d809      	bhi.n	8003972 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 800395e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003960:	1d1a      	adds	r2, r3, #4
 8003962:	627a      	str	r2, [r7, #36]	; 0x24
 8003964:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	1d1a      	adds	r2, r3, #4
 800396c:	627a      	str	r2, [r7, #36]	; 0x24
 800396e:	693a      	ldr	r2, [r7, #16]
 8003970:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	695b      	ldr	r3, [r3, #20]
 8003976:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003978:	429a      	cmp	r2, r3
 800397a:	d3c4      	bcc.n	8003906 <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003980:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003982:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8003984:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003986:	697b      	ldr	r3, [r7, #20]
 8003988:	429a      	cmp	r2, r3
 800398a:	d803      	bhi.n	8003994 <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 800398c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800398e:	2200      	movs	r2, #0
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	e184      	b.n	8003c9e <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8003994:	2311      	movs	r3, #17
 8003996:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800399a:	e180      	b.n	8003c9e <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	683a      	ldr	r2, [r7, #0]
 80039a2:	429a      	cmp	r2, r3
 80039a4:	d902      	bls.n	80039ac <f_lseek+0x114>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	683a      	ldr	r2, [r7, #0]
 80039b0:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8172 	beq.w	8003c9e <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	3b01      	subs	r3, #1
 80039be:	4619      	mov	r1, r3
 80039c0:	6878      	ldr	r0, [r7, #4]
 80039c2:	f7fe fc19 	bl	80021f8 <clmt_clust>
 80039c6:	4602      	mov	r2, r0
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80039cc:	68ba      	ldr	r2, [r7, #8]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	69db      	ldr	r3, [r3, #28]
 80039d2:	4619      	mov	r1, r3
 80039d4:	4610      	mov	r0, r2
 80039d6:	f7fe f967 	bl	8001ca8 <clust2sect>
 80039da:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80039dc:	69bb      	ldr	r3, [r7, #24]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d104      	bne.n	80039ec <f_lseek+0x154>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	2202      	movs	r2, #2
 80039e6:	755a      	strb	r2, [r3, #21]
 80039e8:	2302      	movs	r3, #2
 80039ea:	e15a      	b.n	8003ca2 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80039ec:	683b      	ldr	r3, [r7, #0]
 80039ee:	3b01      	subs	r3, #1
 80039f0:	0a5b      	lsrs	r3, r3, #9
 80039f2:	68ba      	ldr	r2, [r7, #8]
 80039f4:	8952      	ldrh	r2, [r2, #10]
 80039f6:	3a01      	subs	r2, #1
 80039f8:	4013      	ands	r3, r2
 80039fa:	69ba      	ldr	r2, [r7, #24]
 80039fc:	4413      	add	r3, r2
 80039fe:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	699b      	ldr	r3, [r3, #24]
 8003a04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	f000 8148 	beq.w	8003c9e <f_lseek+0x406>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	69ba      	ldr	r2, [r7, #24]
 8003a14:	429a      	cmp	r2, r3
 8003a16:	f000 8142 	beq.w	8003c9e <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	7d1b      	ldrb	r3, [r3, #20]
 8003a1e:	b25b      	sxtb	r3, r3
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	da18      	bge.n	8003a56 <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	7858      	ldrb	r0, [r3, #1]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6a1a      	ldr	r2, [r3, #32]
 8003a32:	2301      	movs	r3, #1
 8003a34:	f7fd fd8a 	bl	800154c <disk_write>
 8003a38:	4603      	mov	r3, r0
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d004      	beq.n	8003a48 <f_lseek+0x1b0>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2201      	movs	r2, #1
 8003a42:	755a      	strb	r2, [r3, #21]
 8003a44:	2301      	movs	r3, #1
 8003a46:	e12c      	b.n	8003ca2 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	7d1b      	ldrb	r3, [r3, #20]
 8003a4c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8003a56:	68bb      	ldr	r3, [r7, #8]
 8003a58:	7858      	ldrb	r0, [r3, #1]
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003a60:	2301      	movs	r3, #1
 8003a62:	69ba      	ldr	r2, [r7, #24]
 8003a64:	f7fd fd52 	bl	800150c <disk_read>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d004      	beq.n	8003a78 <f_lseek+0x1e0>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	755a      	strb	r2, [r3, #21]
 8003a74:	2301      	movs	r3, #1
 8003a76:	e114      	b.n	8003ca2 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	69ba      	ldr	r2, [r7, #24]
 8003a7c:	621a      	str	r2, [r3, #32]
 8003a7e:	e10e      	b.n	8003c9e <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	68db      	ldr	r3, [r3, #12]
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	429a      	cmp	r2, r3
 8003a88:	d908      	bls.n	8003a9c <f_lseek+0x204>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	7d1b      	ldrb	r3, [r3, #20]
 8003a8e:	f003 0302 	and.w	r3, r3, #2
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d102      	bne.n	8003a9c <f_lseek+0x204>
			ofs = fp->obj.objsize;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	68db      	ldr	r3, [r3, #12]
 8003a9a:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	637b      	str	r3, [r7, #52]	; 0x34
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003aaa:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	f000 80a7 	beq.w	8003c02 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 8003ab4:	68bb      	ldr	r3, [r7, #8]
 8003ab6:	895b      	ldrh	r3, [r3, #10]
 8003ab8:	025b      	lsls	r3, r3, #9
 8003aba:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8003abc:	6a3b      	ldr	r3, [r7, #32]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d01b      	beq.n	8003afa <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	1e5a      	subs	r2, r3, #1
 8003ac6:	69fb      	ldr	r3, [r7, #28]
 8003ac8:	fbb2 f2f3 	udiv	r2, r2, r3
 8003acc:	6a3b      	ldr	r3, [r7, #32]
 8003ace:	1e59      	subs	r1, r3, #1
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d30f      	bcc.n	8003afa <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8003ada:	6a3b      	ldr	r3, [r7, #32]
 8003adc:	1e5a      	subs	r2, r3, #1
 8003ade:	69fb      	ldr	r3, [r7, #28]
 8003ae0:	425b      	negs	r3, r3
 8003ae2:	401a      	ands	r2, r3
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	699b      	ldr	r3, [r3, #24]
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	1ad3      	subs	r3, r2, r3
 8003af0:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	69db      	ldr	r3, [r3, #28]
 8003af6:	63bb      	str	r3, [r7, #56]	; 0x38
 8003af8:	e022      	b.n	8003b40 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	689b      	ldr	r3, [r3, #8]
 8003afe:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 8003b00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d119      	bne.n	8003b3a <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	2100      	movs	r1, #0
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7fe fadc 	bl	80020c8 <create_chain>
 8003b10:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 8003b12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b14:	2b01      	cmp	r3, #1
 8003b16:	d104      	bne.n	8003b22 <f_lseek+0x28a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2202      	movs	r2, #2
 8003b1c:	755a      	strb	r2, [r3, #21]
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e0bf      	b.n	8003ca2 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003b22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b28:	d104      	bne.n	8003b34 <f_lseek+0x29c>
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2201      	movs	r2, #1
 8003b2e:	755a      	strb	r2, [r3, #21]
 8003b30:	2301      	movs	r3, #1
 8003b32:	e0b6      	b.n	8003ca2 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b38:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b3e:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 8003b40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d05d      	beq.n	8003c02 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 8003b46:	e03a      	b.n	8003bbe <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 8003b48:	683a      	ldr	r2, [r7, #0]
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	603b      	str	r3, [r7, #0]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	699a      	ldr	r2, [r3, #24]
 8003b54:	69fb      	ldr	r3, [r7, #28]
 8003b56:	441a      	add	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	7d1b      	ldrb	r3, [r3, #20]
 8003b60:	f003 0302 	and.w	r3, r3, #2
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d00b      	beq.n	8003b80 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f7fe faab 	bl	80020c8 <create_chain>
 8003b72:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 8003b74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d108      	bne.n	8003b8c <f_lseek+0x2f4>
							ofs = 0; break;
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	603b      	str	r3, [r7, #0]
 8003b7e:	e022      	b.n	8003bc6 <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7fe f8ae 	bl	8001ce6 <get_fat>
 8003b8a:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003b8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b92:	d104      	bne.n	8003b9e <f_lseek+0x306>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2201      	movs	r2, #1
 8003b98:	755a      	strb	r2, [r3, #21]
 8003b9a:	2301      	movs	r3, #1
 8003b9c:	e081      	b.n	8003ca2 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8003b9e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ba0:	2b01      	cmp	r3, #1
 8003ba2:	d904      	bls.n	8003bae <f_lseek+0x316>
 8003ba4:	68bb      	ldr	r3, [r7, #8]
 8003ba6:	695b      	ldr	r3, [r3, #20]
 8003ba8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003baa:	429a      	cmp	r2, r3
 8003bac:	d304      	bcc.n	8003bb8 <f_lseek+0x320>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2202      	movs	r2, #2
 8003bb2:	755a      	strb	r2, [r3, #21]
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e074      	b.n	8003ca2 <f_lseek+0x40a>
					fp->clust = clst;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003bbc:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8003bbe:	683a      	ldr	r2, [r7, #0]
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	429a      	cmp	r2, r3
 8003bc4:	d8c0      	bhi.n	8003b48 <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	699a      	ldr	r2, [r3, #24]
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	441a      	add	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d012      	beq.n	8003c02 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003be0:	4618      	mov	r0, r3
 8003be2:	f7fe f861 	bl	8001ca8 <clust2sect>
 8003be6:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 8003be8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d104      	bne.n	8003bf8 <f_lseek+0x360>
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2202      	movs	r2, #2
 8003bf2:	755a      	strb	r2, [r3, #21]
 8003bf4:	2302      	movs	r3, #2
 8003bf6:	e054      	b.n	8003ca2 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	0a5b      	lsrs	r3, r3, #9
 8003bfc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003bfe:	4413      	add	r3, r2
 8003c00:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	699a      	ldr	r2, [r3, #24]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	68db      	ldr	r3, [r3, #12]
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d90a      	bls.n	8003c24 <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699a      	ldr	r2, [r3, #24]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	7d1b      	ldrb	r3, [r3, #20]
 8003c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003c1e:	b2da      	uxtb	r2, r3
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	699b      	ldr	r3, [r3, #24]
 8003c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d036      	beq.n	8003c9e <f_lseek+0x406>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6a1b      	ldr	r3, [r3, #32]
 8003c34:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d031      	beq.n	8003c9e <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	7d1b      	ldrb	r3, [r3, #20]
 8003c3e:	b25b      	sxtb	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	da18      	bge.n	8003c76 <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	7858      	ldrb	r0, [r3, #1]
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1a      	ldr	r2, [r3, #32]
 8003c52:	2301      	movs	r3, #1
 8003c54:	f7fd fc7a 	bl	800154c <disk_write>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d004      	beq.n	8003c68 <f_lseek+0x3d0>
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	2201      	movs	r2, #1
 8003c62:	755a      	strb	r2, [r3, #21]
 8003c64:	2301      	movs	r3, #1
 8003c66:	e01c      	b.n	8003ca2 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	7d1b      	ldrb	r3, [r3, #20]
 8003c6c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c70:	b2da      	uxtb	r2, r3
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	7858      	ldrb	r0, [r3, #1]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8003c80:	2301      	movs	r3, #1
 8003c82:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c84:	f7fd fc42 	bl	800150c <disk_read>
 8003c88:	4603      	mov	r3, r0
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d004      	beq.n	8003c98 <f_lseek+0x400>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	755a      	strb	r2, [r3, #21]
 8003c94:	2301      	movs	r3, #1
 8003c96:	e004      	b.n	8003ca2 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003c9c:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8003c9e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3740      	adds	r7, #64	; 0x40
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b086      	sub	sp, #24
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	6078      	str	r0, [r7, #4]
 8003cb2:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d101      	bne.n	8003cbe <f_opendir+0x14>
 8003cba:	2309      	movs	r3, #9
 8003cbc:	e064      	b.n	8003d88 <f_opendir+0xde>

	/* Get logical drive */
	obj = &dp->obj;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8003cc2:	f107 010c 	add.w	r1, r7, #12
 8003cc6:	463b      	mov	r3, r7
 8003cc8:	2200      	movs	r2, #0
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f7fe ff72 	bl	8002bb4 <find_volume>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8003cd4:	7dfb      	ldrb	r3, [r7, #23]
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d14f      	bne.n	8003d7a <f_opendir+0xd0>
		obj->fs = fs;
 8003cda:	68fa      	ldr	r2, [r7, #12]
 8003cdc:	693b      	ldr	r3, [r7, #16]
 8003cde:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	4619      	mov	r1, r3
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	f7fe fe59 	bl	800299c <follow_path>
 8003cea:	4603      	mov	r3, r0
 8003cec:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8003cee:	7dfb      	ldrb	r3, [r7, #23]
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d13d      	bne.n	8003d70 <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8003cfa:	b25b      	sxtb	r3, r3
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	db12      	blt.n	8003d26 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	799b      	ldrb	r3, [r3, #6]
 8003d04:	f003 0310 	and.w	r3, r3, #16
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d00a      	beq.n	8003d22 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8003d0c:	68fa      	ldr	r2, [r7, #12]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a1b      	ldr	r3, [r3, #32]
 8003d12:	4619      	mov	r1, r3
 8003d14:	4610      	mov	r0, r2
 8003d16:	f7fe fc2a 	bl	800256e <ld_clust>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	609a      	str	r2, [r3, #8]
 8003d20:	e001      	b.n	8003d26 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8003d22:	2305      	movs	r3, #5
 8003d24:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8003d26:	7dfb      	ldrb	r3, [r7, #23]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d121      	bne.n	8003d70 <f_opendir+0xc6>
				obj->id = fs->id;
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	88da      	ldrh	r2, [r3, #6]
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8003d34:	2100      	movs	r1, #0
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f7fe fa92 	bl	8002260 <dir_sdi>
 8003d3c:	4603      	mov	r3, r0
 8003d3e:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8003d40:	7dfb      	ldrb	r3, [r7, #23]
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d114      	bne.n	8003d70 <f_opendir+0xc6>
					if (obj->sclust) {
 8003d46:	693b      	ldr	r3, [r7, #16]
 8003d48:	689b      	ldr	r3, [r3, #8]
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d00d      	beq.n	8003d6a <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8003d4e:	2100      	movs	r1, #0
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7fd fddb 	bl	800190c <inc_lock>
 8003d56:	4602      	mov	r2, r0
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d105      	bne.n	8003d70 <f_opendir+0xc6>
 8003d64:	2312      	movs	r3, #18
 8003d66:	75fb      	strb	r3, [r7, #23]
 8003d68:	e002      	b.n	8003d70 <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8003d70:	7dfb      	ldrb	r3, [r7, #23]
 8003d72:	2b04      	cmp	r3, #4
 8003d74:	d101      	bne.n	8003d7a <f_opendir+0xd0>
 8003d76:	2305      	movs	r3, #5
 8003d78:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8003d7a:	7dfb      	ldrb	r3, [r7, #23]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d002      	beq.n	8003d86 <f_opendir+0xdc>
 8003d80:	693b      	ldr	r3, [r7, #16]
 8003d82:	2200      	movs	r2, #0
 8003d84:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8003d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3718      	adds	r7, #24
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	f107 0208 	add.w	r2, r7, #8
 8003d9e:	4611      	mov	r1, r2
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff f953 	bl	800304c <validate>
 8003da6:	4603      	mov	r3, r0
 8003da8:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003daa:	7bfb      	ldrb	r3, [r7, #15]
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d110      	bne.n	8003dd2 <f_closedir+0x42>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	691b      	ldr	r3, [r3, #16]
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d006      	beq.n	8003dc6 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	691b      	ldr	r3, [r3, #16]
 8003dbc:	4618      	mov	r0, r3
 8003dbe:	f7fd fe33 	bl	8001a28 <dec_lock>
 8003dc2:	4603      	mov	r3, r0
 8003dc4:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8003dc6:	7bfb      	ldrb	r3, [r7, #15]
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d102      	bne.n	8003dd2 <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	2200      	movs	r2, #0
 8003dd0:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
	}
	return res;
 8003dd2:	7bfb      	ldrb	r3, [r7, #15]
}
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	3710      	adds	r7, #16
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bd80      	pop	{r7, pc}

08003ddc <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b084      	sub	sp, #16
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	f107 0208 	add.w	r2, r7, #8
 8003dec:	4611      	mov	r1, r2
 8003dee:	4618      	mov	r0, r3
 8003df0:	f7ff f92c 	bl	800304c <validate>
 8003df4:	4603      	mov	r3, r0
 8003df6:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8003df8:	7bfb      	ldrb	r3, [r7, #15]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d126      	bne.n	8003e4c <f_readdir+0x70>
		if (!fno) {
 8003dfe:	683b      	ldr	r3, [r7, #0]
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d106      	bne.n	8003e12 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8003e04:	2100      	movs	r1, #0
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7fe fa2a 	bl	8002260 <dir_sdi>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	73fb      	strb	r3, [r7, #15]
 8003e10:	e01c      	b.n	8003e4c <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8003e12:	2100      	movs	r1, #0
 8003e14:	6878      	ldr	r0, [r7, #4]
 8003e16:	f7fe fbe9 	bl	80025ec <dir_read>
 8003e1a:	4603      	mov	r3, r0
 8003e1c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8003e1e:	7bfb      	ldrb	r3, [r7, #15]
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d101      	bne.n	8003e28 <f_readdir+0x4c>
 8003e24:	2300      	movs	r3, #0
 8003e26:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8003e28:	7bfb      	ldrb	r3, [r7, #15]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d10e      	bne.n	8003e4c <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8003e2e:	6839      	ldr	r1, [r7, #0]
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7fe fcbf 	bl	80027b4 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8003e36:	2100      	movs	r1, #0
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f7fe fa8c 	bl	8002356 <dir_next>
 8003e3e:	4603      	mov	r3, r0
 8003e40:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8003e42:	7bfb      	ldrb	r3, [r7, #15]
 8003e44:	2b04      	cmp	r3, #4
 8003e46:	d101      	bne.n	8003e4c <f_readdir+0x70>
 8003e48:	2300      	movs	r3, #0
 8003e4a:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8003e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}

08003e56 <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 8003e56:	b580      	push	{r7, lr}
 8003e58:	b092      	sub	sp, #72	; 0x48
 8003e5a:	af00      	add	r7, sp, #0
 8003e5c:	60f8      	str	r0, [r7, #12]
 8003e5e:	60b9      	str	r1, [r7, #8]
 8003e60:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 8003e62:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8003e66:	f107 030c 	add.w	r3, r7, #12
 8003e6a:	2200      	movs	r2, #0
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7fe fea1 	bl	8002bb4 <find_volume>
 8003e72:	4603      	mov	r3, r0
 8003e74:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	if (res == FR_OK) {
 8003e78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f040 8099 	bne.w	8003fb4 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 8003e82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 8003e88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	3b02      	subs	r3, #2
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d804      	bhi.n	8003ea0 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 8003e96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e98:	691a      	ldr	r2, [r3, #16]
 8003e9a:	68bb      	ldr	r3, [r7, #8]
 8003e9c:	601a      	str	r2, [r3, #0]
 8003e9e:	e089      	b.n	8003fb4 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	643b      	str	r3, [r7, #64]	; 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 8003ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ea6:	781b      	ldrb	r3, [r3, #0]
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d128      	bne.n	8003efe <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 8003eac:	2302      	movs	r3, #2
 8003eae:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003eb2:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 8003eb4:	f107 0314 	add.w	r3, r7, #20
 8003eb8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003eba:	4618      	mov	r0, r3
 8003ebc:	f7fd ff13 	bl	8001ce6 <get_fat>
 8003ec0:	62f8      	str	r0, [r7, #44]	; 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 8003ec2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ec4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ec8:	d103      	bne.n	8003ed2 <f_getfree+0x7c>
 8003eca:	2301      	movs	r3, #1
 8003ecc:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003ed0:	e063      	b.n	8003f9a <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 8003ed2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d103      	bne.n	8003ee0 <f_getfree+0x8a>
 8003ed8:	2302      	movs	r3, #2
 8003eda:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003ede:	e05c      	b.n	8003f9a <f_getfree+0x144>
					if (stat == 0) nfree++;
 8003ee0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d102      	bne.n	8003eec <f_getfree+0x96>
 8003ee6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ee8:	3301      	adds	r3, #1
 8003eea:	643b      	str	r3, [r7, #64]	; 0x40
				} while (++clst < fs->n_fatent);
 8003eec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eee:	3301      	adds	r3, #1
 8003ef0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d3db      	bcc.n	8003eb4 <f_getfree+0x5e>
 8003efc:	e04d      	b.n	8003f9a <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 8003efe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f00:	695b      	ldr	r3, [r3, #20]
 8003f02:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	63bb      	str	r3, [r7, #56]	; 0x38
					i = 0; p = 0;
 8003f0a:	2300      	movs	r3, #0
 8003f0c:	637b      	str	r3, [r7, #52]	; 0x34
 8003f0e:	2300      	movs	r3, #0
 8003f10:	633b      	str	r3, [r7, #48]	; 0x30
					do {
						if (i == 0) {
 8003f12:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d113      	bne.n	8003f40 <f_getfree+0xea>
							res = move_window(fs, sect++);
 8003f18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003f1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003f1c:	1c5a      	adds	r2, r3, #1
 8003f1e:	63ba      	str	r2, [r7, #56]	; 0x38
 8003f20:	4619      	mov	r1, r3
 8003f22:	f7fd fe25 	bl	8001b70 <move_window>
 8003f26:	4603      	mov	r3, r0
 8003f28:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
							if (res != FR_OK) break;
 8003f2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d131      	bne.n	8003f98 <f_getfree+0x142>
							p = fs->win;
 8003f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f36:	3330      	adds	r3, #48	; 0x30
 8003f38:	633b      	str	r3, [r7, #48]	; 0x30
							i = SS(fs);
 8003f3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003f3e:	637b      	str	r3, [r7, #52]	; 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 8003f40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f42:	781b      	ldrb	r3, [r3, #0]
 8003f44:	2b02      	cmp	r3, #2
 8003f46:	d10f      	bne.n	8003f68 <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 8003f48:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f4a:	f7fd fb61 	bl	8001610 <ld_word>
 8003f4e:	4603      	mov	r3, r0
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d102      	bne.n	8003f5a <f_getfree+0x104>
 8003f54:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f56:	3301      	adds	r3, #1
 8003f58:	643b      	str	r3, [r7, #64]	; 0x40
							p += 2; i -= 2;
 8003f5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f5c:	3302      	adds	r3, #2
 8003f5e:	633b      	str	r3, [r7, #48]	; 0x30
 8003f60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f62:	3b02      	subs	r3, #2
 8003f64:	637b      	str	r3, [r7, #52]	; 0x34
 8003f66:	e010      	b.n	8003f8a <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 8003f68:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003f6a:	f7fd fb69 	bl	8001640 <ld_dword>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d102      	bne.n	8003f7e <f_getfree+0x128>
 8003f78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	643b      	str	r3, [r7, #64]	; 0x40
							p += 4; i -= 4;
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003f80:	3304      	adds	r3, #4
 8003f82:	633b      	str	r3, [r7, #48]	; 0x30
 8003f84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003f86:	3b04      	subs	r3, #4
 8003f88:	637b      	str	r3, [r7, #52]	; 0x34
						}
					} while (--clst);
 8003f8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f8c:	3b01      	subs	r3, #1
 8003f8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d1bd      	bne.n	8003f12 <f_getfree+0xbc>
 8003f96:	e000      	b.n	8003f9a <f_getfree+0x144>
							if (res != FR_OK) break;
 8003f98:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 8003f9a:	68bb      	ldr	r3, [r7, #8]
 8003f9c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003f9e:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 8003fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003fa4:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 8003fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa8:	791a      	ldrb	r2, [r3, #4]
 8003faa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fac:	f042 0201 	orr.w	r2, r2, #1
 8003fb0:	b2d2      	uxtb	r2, r2
 8003fb2:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 8003fb4:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3748      	adds	r7, #72	; 0x48
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}

08003fc0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	60f8      	str	r0, [r7, #12]
 8003fc8:	60b9      	str	r1, [r7, #8]
 8003fca:	4613      	mov	r3, r2
 8003fcc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8003fd2:	2300      	movs	r3, #0
 8003fd4:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 8003fd6:	4b1f      	ldr	r3, [pc, #124]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8003fd8:	7a5b      	ldrb	r3, [r3, #9]
 8003fda:	b2db      	uxtb	r3, r3
 8003fdc:	2b01      	cmp	r3, #1
 8003fde:	d831      	bhi.n	8004044 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8003fe0:	4b1c      	ldr	r3, [pc, #112]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8003fe2:	7a5b      	ldrb	r3, [r3, #9]
 8003fe4:	b2db      	uxtb	r3, r3
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	4b1a      	ldr	r3, [pc, #104]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8003fea:	2100      	movs	r1, #0
 8003fec:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8003fee:	4b19      	ldr	r3, [pc, #100]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8003ff0:	7a5b      	ldrb	r3, [r3, #9]
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	4a17      	ldr	r2, [pc, #92]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8003ff6:	009b      	lsls	r3, r3, #2
 8003ff8:	4413      	add	r3, r2
 8003ffa:	68fa      	ldr	r2, [r7, #12]
 8003ffc:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8003ffe:	4b15      	ldr	r3, [pc, #84]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8004000:	7a5b      	ldrb	r3, [r3, #9]
 8004002:	b2db      	uxtb	r3, r3
 8004004:	461a      	mov	r2, r3
 8004006:	4b13      	ldr	r3, [pc, #76]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8004008:	4413      	add	r3, r2
 800400a:	79fa      	ldrb	r2, [r7, #7]
 800400c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800400e:	4b11      	ldr	r3, [pc, #68]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 8004010:	7a5b      	ldrb	r3, [r3, #9]
 8004012:	b2db      	uxtb	r3, r3
 8004014:	1c5a      	adds	r2, r3, #1
 8004016:	b2d1      	uxtb	r1, r2
 8004018:	4a0e      	ldr	r2, [pc, #56]	; (8004054 <FATFS_LinkDriverEx+0x94>)
 800401a:	7251      	strb	r1, [r2, #9]
 800401c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800401e:	7dbb      	ldrb	r3, [r7, #22]
 8004020:	3330      	adds	r3, #48	; 0x30
 8004022:	b2da      	uxtb	r2, r3
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8004028:	68bb      	ldr	r3, [r7, #8]
 800402a:	3301      	adds	r3, #1
 800402c:	223a      	movs	r2, #58	; 0x3a
 800402e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	3302      	adds	r3, #2
 8004034:	222f      	movs	r2, #47	; 0x2f
 8004036:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	3303      	adds	r3, #3
 800403c:	2200      	movs	r2, #0
 800403e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8004040:	2300      	movs	r3, #0
 8004042:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 8004044:	7dfb      	ldrb	r3, [r7, #23]
}
 8004046:	4618      	mov	r0, r3
 8004048:	371c      	adds	r7, #28
 800404a:	46bd      	mov	sp, r7
 800404c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004050:	4770      	bx	lr
 8004052:	bf00      	nop
 8004054:	200001b4 	.word	0x200001b4

08004058 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b082      	sub	sp, #8
 800405c:	af00      	add	r7, sp, #0
 800405e:	6078      	str	r0, [r7, #4]
 8004060:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8004062:	2200      	movs	r2, #0
 8004064:	6839      	ldr	r1, [r7, #0]
 8004066:	6878      	ldr	r0, [r7, #4]
 8004068:	f7ff ffaa 	bl	8003fc0 <FATFS_LinkDriverEx>
 800406c:	4603      	mov	r3, r0
}
 800406e:	4618      	mov	r0, r3
 8004070:	3708      	adds	r7, #8
 8004072:	46bd      	mov	sp, r7
 8004074:	bd80      	pop	{r7, pc}
	...

08004078 <__io_putchar>:
  * @param  None
  * @retval None
  */

PUTCHAR_PROTOTYPE
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b082      	sub	sp, #8
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart4, (uint8_t *)&ch, 1, 0xFFFF);
 8004080:	1d39      	adds	r1, r7, #4
 8004082:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004086:	2201      	movs	r2, #1
 8004088:	4803      	ldr	r0, [pc, #12]	; (8004098 <__io_putchar+0x20>)
 800408a:	f006 fb64 	bl	800a756 <HAL_UART_Transmit>

  return ch;
 800408e:	687b      	ldr	r3, [r7, #4]
}
 8004090:	4618      	mov	r0, r3
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	2000139c 	.word	0x2000139c

0800409c <exf_getfree>:

#include "fops.h"
#include "printf.h"
//#include "printf.h"
void exf_getfree(void)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b084      	sub	sp, #16
 80040a0:	af00      	add	r7, sp, #0
    FATFS *fs;
    DWORD fre_clust, fre_sect, tot_sect;

    if(f_getfree(USERPath, &fre_clust, &fs) == FR_OK)
 80040a2:	1d3a      	adds	r2, r7, #4
 80040a4:	463b      	mov	r3, r7
 80040a6:	4619      	mov	r1, r3
 80040a8:	4813      	ldr	r0, [pc, #76]	; (80040f8 <exf_getfree+0x5c>)
 80040aa:	f7ff fed4 	bl	8003e56 <f_getfree>
 80040ae:	4603      	mov	r3, r0
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d11c      	bne.n	80040ee <exf_getfree+0x52>
    {
        tot_sect = (fs->n_fatent - 2) * fs->csize;		// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	695b      	ldr	r3, [r3, #20]
 80040b8:	3b02      	subs	r3, #2
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	8952      	ldrh	r2, [r2, #10]
 80040be:	fb02 f303 	mul.w	r3, r2, r3
 80040c2:	60fb      	str	r3, [r7, #12]
        fre_sect = fre_clust * fs->csize;				// ï¿½Ãµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	895b      	ldrh	r3, [r3, #10]
 80040c8:	461a      	mov	r2, r3
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	fb03 f302 	mul.w	r3, r3, r2
 80040d0:	60bb      	str	r3, [r7, #8]

        tot_sect >>= 11;		// ×ªÎªMB
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	0adb      	lsrs	r3, r3, #11
 80040d6:	60fb      	str	r3, [r7, #12]
        fre_sect >>= 11;		// ×ªÎªMB
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	0adb      	lsrs	r3, r3, #11
 80040dc:	60bb      	str	r3, [r7, #8]

        printf("# SD Card Total Size:%ldMB\r\n", tot_sect);
 80040de:	68f9      	ldr	r1, [r7, #12]
 80040e0:	4806      	ldr	r0, [pc, #24]	; (80040fc <exf_getfree+0x60>)
 80040e2:	f007 faf1 	bl	800b6c8 <iprintf>
        printf("# SD Card Free  Size:%ldMB\r\n", fre_sect);
 80040e6:	68b9      	ldr	r1, [r7, #8]
 80040e8:	4805      	ldr	r0, [pc, #20]	; (8004100 <exf_getfree+0x64>)
 80040ea:	f007 faed 	bl	800b6c8 <iprintf>
    }
}
 80040ee:	bf00      	nop
 80040f0:	3710      	adds	r7, #16
 80040f2:	46bd      	mov	sp, r7
 80040f4:	bd80      	pop	{r7, pc}
 80040f6:	bf00      	nop
 80040f8:	20001450 	.word	0x20001450
 80040fc:	0800c648 	.word	0x0800c648
 8004100:	0800c668 	.word	0x0800c668

08004104 <exf_mount>:

void exf_mount(void)
{
 8004104:	b580      	push	{r7, lr}
 8004106:	af00      	add	r7, sp, #0
    printf("# SD Card Mount %s!\r\n", f_mount(&USERFatFS, USERPath, 1) == FR_OK ? "Successfullly" : "Failed");
 8004108:	2201      	movs	r2, #1
 800410a:	4908      	ldr	r1, [pc, #32]	; (800412c <exf_mount+0x28>)
 800410c:	4808      	ldr	r0, [pc, #32]	; (8004130 <exf_mount+0x2c>)
 800410e:	f7fe ffd3 	bl	80030b8 <f_mount>
 8004112:	4603      	mov	r3, r0
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <exf_mount+0x18>
 8004118:	4b06      	ldr	r3, [pc, #24]	; (8004134 <exf_mount+0x30>)
 800411a:	e000      	b.n	800411e <exf_mount+0x1a>
 800411c:	4b06      	ldr	r3, [pc, #24]	; (8004138 <exf_mount+0x34>)
 800411e:	4619      	mov	r1, r3
 8004120:	4806      	ldr	r0, [pc, #24]	; (800413c <exf_mount+0x38>)
 8004122:	f007 fad1 	bl	800b6c8 <iprintf>
}
 8004126:	bf00      	nop
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	20001450 	.word	0x20001450
 8004130:	20001688 	.word	0x20001688
 8004134:	0800c688 	.word	0x0800c688
 8004138:	0800c698 	.word	0x0800c698
 800413c:	0800c6a0 	.word	0x0800c6a0

08004140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004140:	b590      	push	{r4, r7, lr}
 8004142:	b085      	sub	sp, #20
 8004144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	uint64_t CardSize = 0;
 8004146:	f04f 0300 	mov.w	r3, #0
 800414a:	f04f 0400 	mov.w	r4, #0
 800414e:	e9c7 3400 	strd	r3, r4, [r7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004152:	f001 fc07 	bl	8005964 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004156:	f000 f881 	bl	800425c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800415a:	f000 f9dd 	bl	8004518 <MX_GPIO_Init>
  MX_DMA_Init();
 800415e:	f000 f9bb 	bl	80044d8 <MX_DMA_Init>
  MX_SPI1_Init();
 8004162:	f000 f959 	bl	8004418 <MX_SPI1_Init>
  MX_UART4_Init();
 8004166:	f000 f98d 	bl	8004484 <MX_UART4_Init>
  MX_I2C1_Init();
 800416a:	f000 f8f9 	bl	8004360 <MX_I2C1_Init>
  MX_I2S3_Init();
 800416e:	f000 f925 	bl	80043bc <MX_I2S3_Init>
  /* USER CODE BEGIN 2 */
//  	uint8_t test;
  	while(SD_Initialize() != 0)
 8004172:	e00b      	b.n	800418c <main+0x4c>
	{
  		HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);			// çº¢ç¯
 8004174:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004178:	4831      	ldr	r0, [pc, #196]	; (8004240 <main+0x100>)
 800417a:	f002 fc22 	bl	80069c2 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 800417e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004182:	f001 fc31 	bl	80059e8 <HAL_Delay>
		printf("## [Warining]: sd card not found !\r\n");
 8004186:	482f      	ldr	r0, [pc, #188]	; (8004244 <main+0x104>)
 8004188:	f007 fb12 	bl	800b7b0 <puts>
  	while(SD_Initialize() != 0)
 800418c:	f000 fcba 	bl	8004b04 <SD_Initialize>
 8004190:	4603      	mov	r3, r0
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1ee      	bne.n	8004174 <main+0x34>
	}

//	 è·åSDå¡æåºæ°

//  	while(1){
  		CardSize = SD_GetSectorCount();
 8004196:	f000 fc64 	bl	8004a62 <SD_GetSectorCount>
 800419a:	4603      	mov	r3, r0
 800419c:	f04f 0400 	mov.w	r4, #0
 80041a0:	e9c7 3400 	strd	r3, r4, [r7]

		// å­èè½¬ä¸ºå
		CardSize = CardSize * SD_SECTOR_SIZE / 1024 / 1024;
 80041a4:	e9d7 1200 	ldrd	r1, r2, [r7]
 80041a8:	f04f 0300 	mov.w	r3, #0
 80041ac:	f04f 0400 	mov.w	r4, #0
 80041b0:	0254      	lsls	r4, r2, #9
 80041b2:	ea44 54d1 	orr.w	r4, r4, r1, lsr #23
 80041b6:	024b      	lsls	r3, r1, #9
 80041b8:	f04f 0100 	mov.w	r1, #0
 80041bc:	f04f 0200 	mov.w	r2, #0
 80041c0:	0d19      	lsrs	r1, r3, #20
 80041c2:	ea41 3104 	orr.w	r1, r1, r4, lsl #12
 80041c6:	0d22      	lsrs	r2, r4, #20
 80041c8:	e9c7 1200 	strd	r1, r2, [r7]

		// æå°ä¿¡æ¯
		printf("# SD Card Type:0x%02X\r\n", SD_Type);
 80041cc:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <main+0x108>)
 80041ce:	781b      	ldrb	r3, [r3, #0]
 80041d0:	4619      	mov	r1, r3
 80041d2:	481e      	ldr	r0, [pc, #120]	; (800424c <main+0x10c>)
 80041d4:	f007 fa78 	bl	800b6c8 <iprintf>
		printf("# SD Card Size:%luMB\r\n", (uint32_t)CardSize);
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	4619      	mov	r1, r3
 80041dc:	481c      	ldr	r0, [pc, #112]	; (8004250 <main+0x110>)
 80041de:	f007 fa73 	bl	800b6c8 <iprintf>
		HAL_Delay(1000);
 80041e2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041e6:	f001 fbff 	bl	80059e8 <HAL_Delay>
//	{
//		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// é»ç¯
//		HAL_Delay(1000);
//	}

	printf("\r\n\r\n####################### HAL Libary SD Card SPI FATFS Demo ################################\r\n");
 80041ea:	481a      	ldr	r0, [pc, #104]	; (8004254 <main+0x114>)
 80041ec:	f007 fae0 	bl	800b7b0 <puts>
	MX_FATFS_Init();
 80041f0:	f7fd f9ea 	bl	80015c8 <MX_FATFS_Init>
	exf_mount();
 80041f4:	f7ff ff86 	bl	8004104 <exf_mount>
	exf_getfree();
 80041f8:	f7ff ff50 	bl	800409c <exf_getfree>
//	{
//		printf("##[Error]: open %s failed!\r\n", "/gg/gg.txt");
//		return;
//	}
//	exf_close();
	uint8_t count=0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	73fb      	strb	r3, [r7, #15]
	while(1)
	{	if(count==5){
 8004200:	7bfb      	ldrb	r3, [r7, #15]
 8004202:	2b05      	cmp	r3, #5
 8004204:	d100      	bne.n	8004208 <main+0xc8>
			break;
 8004206:	e00c      	b.n	8004222 <main+0xe2>
		}
		HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);			// é»ç¯
 8004208:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800420c:	480c      	ldr	r0, [pc, #48]	; (8004240 <main+0x100>)
 800420e:	f002 fbd8 	bl	80069c2 <HAL_GPIO_TogglePin>
		HAL_Delay(1000);
 8004212:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004216:	f001 fbe7 	bl	80059e8 <HAL_Delay>
		count++;
 800421a:	7bfb      	ldrb	r3, [r7, #15]
 800421c:	3301      	adds	r3, #1
 800421e:	73fb      	strb	r3, [r7, #15]
	{	if(count==5){
 8004220:	e7ee      	b.n	8004200 <main+0xc0>
	}
	while(1){
		exf_mount();
 8004222:	f7ff ff6f 	bl	8004104 <exf_mount>
		AUDIO_PLAYER_Start(0);
 8004226:	2000      	movs	r0, #0
 8004228:	f001 f9cc 	bl	80055c4 <AUDIO_PLAYER_Start>
		while(!isFinished){
 800422c:	e002      	b.n	8004234 <main+0xf4>
			AUDIO_PLAYER_Process(pdTRUE);
 800422e:	2001      	movs	r0, #1
 8004230:	f001 fa28 	bl	8005684 <AUDIO_PLAYER_Process>
		while(!isFinished){
 8004234:	4b08      	ldr	r3, [pc, #32]	; (8004258 <main+0x118>)
 8004236:	781b      	ldrb	r3, [r3, #0]
 8004238:	2b00      	cmp	r3, #0
 800423a:	d0f8      	beq.n	800422e <main+0xee>
		exf_mount();
 800423c:	e7f1      	b.n	8004222 <main+0xe2>
 800423e:	bf00      	nop
 8004240:	40020c00 	.word	0x40020c00
 8004244:	0800c79c 	.word	0x0800c79c
 8004248:	200001c1 	.word	0x200001c1
 800424c:	0800c7c0 	.word	0x0800c7c0
 8004250:	0800c7d8 	.word	0x0800c7d8
 8004254:	0800c7f0 	.word	0x0800c7f0
 8004258:	200001c0 	.word	0x200001c0

0800425c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b098      	sub	sp, #96	; 0x60
 8004260:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004262:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8004266:	2230      	movs	r2, #48	; 0x30
 8004268:	2100      	movs	r1, #0
 800426a:	4618      	mov	r0, r3
 800426c:	f007 fa24 	bl	800b6b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004270:	f107 031c 	add.w	r3, r7, #28
 8004274:	2200      	movs	r2, #0
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	605a      	str	r2, [r3, #4]
 800427a:	609a      	str	r2, [r3, #8]
 800427c:	60da      	str	r2, [r3, #12]
 800427e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004280:	f107 030c 	add.w	r3, r7, #12
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]
 8004288:	605a      	str	r2, [r3, #4]
 800428a:	609a      	str	r2, [r3, #8]
 800428c:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800428e:	2300      	movs	r3, #0
 8004290:	60bb      	str	r3, [r7, #8]
 8004292:	4b31      	ldr	r3, [pc, #196]	; (8004358 <SystemClock_Config+0xfc>)
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	4a30      	ldr	r2, [pc, #192]	; (8004358 <SystemClock_Config+0xfc>)
 8004298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800429c:	6413      	str	r3, [r2, #64]	; 0x40
 800429e:	4b2e      	ldr	r3, [pc, #184]	; (8004358 <SystemClock_Config+0xfc>)
 80042a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80042a6:	60bb      	str	r3, [r7, #8]
 80042a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80042aa:	2300      	movs	r3, #0
 80042ac:	607b      	str	r3, [r7, #4]
 80042ae:	4b2b      	ldr	r3, [pc, #172]	; (800435c <SystemClock_Config+0x100>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	4a2a      	ldr	r2, [pc, #168]	; (800435c <SystemClock_Config+0x100>)
 80042b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042b8:	6013      	str	r3, [r2, #0]
 80042ba:	4b28      	ldr	r3, [pc, #160]	; (800435c <SystemClock_Config+0x100>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80042c2:	607b      	str	r3, [r7, #4]
 80042c4:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80042c6:	2301      	movs	r3, #1
 80042c8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80042ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80042ce:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80042d0:	2302      	movs	r3, #2
 80042d2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80042d4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80042d8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80042da:	2308      	movs	r3, #8
 80042dc:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 80042de:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80042e2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80042e4:	2302      	movs	r3, #2
 80042e6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80042e8:	2304      	movs	r3, #4
 80042ea:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80042ec:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80042f0:	4618      	mov	r0, r3
 80042f2:	f004 fc2b 	bl	8008b4c <HAL_RCC_OscConfig>
 80042f6:	4603      	mov	r3, r0
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d001      	beq.n	8004300 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 80042fc:	f000 fa16 	bl	800472c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004300:	230f      	movs	r3, #15
 8004302:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004304:	2302      	movs	r3, #2
 8004306:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004308:	2300      	movs	r3, #0
 800430a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800430c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004310:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8004312:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004316:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004318:	f107 031c 	add.w	r3, r7, #28
 800431c:	2105      	movs	r1, #5
 800431e:	4618      	mov	r0, r3
 8004320:	f004 fe84 	bl	800902c <HAL_RCC_ClockConfig>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <SystemClock_Config+0xd2>
  {
    Error_Handler();
 800432a:	f000 f9ff 	bl	800472c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800432e:	2301      	movs	r3, #1
 8004330:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 271;
 8004332:	f240 130f 	movw	r3, #271	; 0x10f
 8004336:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 6;
 8004338:	2306      	movs	r3, #6
 800433a:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800433c:	f107 030c 	add.w	r3, r7, #12
 8004340:	4618      	mov	r0, r3
 8004342:	f005 f897 	bl	8009474 <HAL_RCCEx_PeriphCLKConfig>
 8004346:	4603      	mov	r3, r0
 8004348:	2b00      	cmp	r3, #0
 800434a:	d001      	beq.n	8004350 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 800434c:	f000 f9ee 	bl	800472c <Error_Handler>
  }
}
 8004350:	bf00      	nop
 8004352:	3760      	adds	r7, #96	; 0x60
 8004354:	46bd      	mov	sp, r7
 8004356:	bd80      	pop	{r7, pc}
 8004358:	40023800 	.word	0x40023800
 800435c:	40007000 	.word	0x40007000

08004360 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004364:	4b12      	ldr	r3, [pc, #72]	; (80043b0 <MX_I2C1_Init+0x50>)
 8004366:	4a13      	ldr	r2, [pc, #76]	; (80043b4 <MX_I2C1_Init+0x54>)
 8004368:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800436a:	4b11      	ldr	r3, [pc, #68]	; (80043b0 <MX_I2C1_Init+0x50>)
 800436c:	4a12      	ldr	r2, [pc, #72]	; (80043b8 <MX_I2C1_Init+0x58>)
 800436e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004370:	4b0f      	ldr	r3, [pc, #60]	; (80043b0 <MX_I2C1_Init+0x50>)
 8004372:	2200      	movs	r2, #0
 8004374:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8004376:	4b0e      	ldr	r3, [pc, #56]	; (80043b0 <MX_I2C1_Init+0x50>)
 8004378:	2200      	movs	r2, #0
 800437a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800437c:	4b0c      	ldr	r3, [pc, #48]	; (80043b0 <MX_I2C1_Init+0x50>)
 800437e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004382:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004384:	4b0a      	ldr	r3, [pc, #40]	; (80043b0 <MX_I2C1_Init+0x50>)
 8004386:	2200      	movs	r2, #0
 8004388:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800438a:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <MX_I2C1_Init+0x50>)
 800438c:	2200      	movs	r2, #0
 800438e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004390:	4b07      	ldr	r3, [pc, #28]	; (80043b0 <MX_I2C1_Init+0x50>)
 8004392:	2200      	movs	r2, #0
 8004394:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004396:	4b06      	ldr	r3, [pc, #24]	; (80043b0 <MX_I2C1_Init+0x50>)
 8004398:	2200      	movs	r2, #0
 800439a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800439c:	4804      	ldr	r0, [pc, #16]	; (80043b0 <MX_I2C1_Init+0x50>)
 800439e:	f002 fb43 	bl	8006a28 <HAL_I2C_Init>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d001      	beq.n	80043ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80043a8:	f000 f9c0 	bl	800472c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80043ac:	bf00      	nop
 80043ae:	bd80      	pop	{r7, pc}
 80043b0:	200018b8 	.word	0x200018b8
 80043b4:	40005400 	.word	0x40005400
 80043b8:	000186a0 	.word	0x000186a0

080043bc <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80043c0:	4b13      	ldr	r3, [pc, #76]	; (8004410 <MX_I2S3_Init+0x54>)
 80043c2:	4a14      	ldr	r2, [pc, #80]	; (8004414 <MX_I2S3_Init+0x58>)
 80043c4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80043c6:	4b12      	ldr	r3, [pc, #72]	; (8004410 <MX_I2S3_Init+0x54>)
 80043c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043cc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80043ce:	4b10      	ldr	r3, [pc, #64]	; (8004410 <MX_I2S3_Init+0x54>)
 80043d0:	2200      	movs	r2, #0
 80043d2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80043d4:	4b0e      	ldr	r3, [pc, #56]	; (8004410 <MX_I2S3_Init+0x54>)
 80043d6:	2200      	movs	r2, #0
 80043d8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80043da:	4b0d      	ldr	r3, [pc, #52]	; (8004410 <MX_I2S3_Init+0x54>)
 80043dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043e0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_44K;
 80043e2:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <MX_I2S3_Init+0x54>)
 80043e4:	f64a 4244 	movw	r2, #44100	; 0xac44
 80043e8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80043ea:	4b09      	ldr	r3, [pc, #36]	; (8004410 <MX_I2S3_Init+0x54>)
 80043ec:	2200      	movs	r2, #0
 80043ee:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80043f0:	4b07      	ldr	r3, [pc, #28]	; (8004410 <MX_I2S3_Init+0x54>)
 80043f2:	2200      	movs	r2, #0
 80043f4:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80043f6:	4b06      	ldr	r3, [pc, #24]	; (8004410 <MX_I2S3_Init+0x54>)
 80043f8:	2200      	movs	r2, #0
 80043fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80043fc:	4804      	ldr	r0, [pc, #16]	; (8004410 <MX_I2S3_Init+0x54>)
 80043fe:	f003 fb05 	bl	8007a0c <HAL_I2S_Init>
 8004402:	4603      	mov	r3, r0
 8004404:	2b00      	cmp	r3, #0
 8004406:	d001      	beq.n	800440c <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 8004408:	f000 f990 	bl	800472c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800440c:	bf00      	nop
 800440e:	bd80      	pop	{r7, pc}
 8004410:	20001970 	.word	0x20001970
 8004414:	40003c00 	.word	0x40003c00

08004418 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
void MX_SPI1_Init(void)
{
 8004418:	b580      	push	{r7, lr}
 800441a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800441c:	4b17      	ldr	r3, [pc, #92]	; (800447c <MX_SPI1_Init+0x64>)
 800441e:	4a18      	ldr	r2, [pc, #96]	; (8004480 <MX_SPI1_Init+0x68>)
 8004420:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004422:	4b16      	ldr	r3, [pc, #88]	; (800447c <MX_SPI1_Init+0x64>)
 8004424:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004428:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800442a:	4b14      	ldr	r3, [pc, #80]	; (800447c <MX_SPI1_Init+0x64>)
 800442c:	2200      	movs	r2, #0
 800442e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004430:	4b12      	ldr	r3, [pc, #72]	; (800447c <MX_SPI1_Init+0x64>)
 8004432:	2200      	movs	r2, #0
 8004434:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004436:	4b11      	ldr	r3, [pc, #68]	; (800447c <MX_SPI1_Init+0x64>)
 8004438:	2200      	movs	r2, #0
 800443a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800443c:	4b0f      	ldr	r3, [pc, #60]	; (800447c <MX_SPI1_Init+0x64>)
 800443e:	2200      	movs	r2, #0
 8004440:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8004442:	4b0e      	ldr	r3, [pc, #56]	; (800447c <MX_SPI1_Init+0x64>)
 8004444:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004448:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800444a:	4b0c      	ldr	r3, [pc, #48]	; (800447c <MX_SPI1_Init+0x64>)
 800444c:	2208      	movs	r2, #8
 800444e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004450:	4b0a      	ldr	r3, [pc, #40]	; (800447c <MX_SPI1_Init+0x64>)
 8004452:	2200      	movs	r2, #0
 8004454:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8004456:	4b09      	ldr	r3, [pc, #36]	; (800447c <MX_SPI1_Init+0x64>)
 8004458:	2200      	movs	r2, #0
 800445a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800445c:	4b07      	ldr	r3, [pc, #28]	; (800447c <MX_SPI1_Init+0x64>)
 800445e:	2200      	movs	r2, #0
 8004460:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004462:	4b06      	ldr	r3, [pc, #24]	; (800447c <MX_SPI1_Init+0x64>)
 8004464:	220a      	movs	r2, #10
 8004466:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004468:	4804      	ldr	r0, [pc, #16]	; (800447c <MX_SPI1_Init+0x64>)
 800446a:	f005 f96d 	bl	8009748 <HAL_SPI_Init>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d001      	beq.n	8004478 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8004474:	f000 f95a 	bl	800472c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004478:	bf00      	nop
 800447a:	bd80      	pop	{r7, pc}
 800447c:	200013e0 	.word	0x200013e0
 8004480:	40013000 	.word	0x40013000

08004484 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8004488:	4b11      	ldr	r3, [pc, #68]	; (80044d0 <MX_UART4_Init+0x4c>)
 800448a:	4a12      	ldr	r2, [pc, #72]	; (80044d4 <MX_UART4_Init+0x50>)
 800448c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800448e:	4b10      	ldr	r3, [pc, #64]	; (80044d0 <MX_UART4_Init+0x4c>)
 8004490:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004494:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8004496:	4b0e      	ldr	r3, [pc, #56]	; (80044d0 <MX_UART4_Init+0x4c>)
 8004498:	2200      	movs	r2, #0
 800449a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800449c:	4b0c      	ldr	r3, [pc, #48]	; (80044d0 <MX_UART4_Init+0x4c>)
 800449e:	2200      	movs	r2, #0
 80044a0:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80044a2:	4b0b      	ldr	r3, [pc, #44]	; (80044d0 <MX_UART4_Init+0x4c>)
 80044a4:	2200      	movs	r2, #0
 80044a6:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80044a8:	4b09      	ldr	r3, [pc, #36]	; (80044d0 <MX_UART4_Init+0x4c>)
 80044aa:	220c      	movs	r2, #12
 80044ac:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80044ae:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <MX_UART4_Init+0x4c>)
 80044b0:	2200      	movs	r2, #0
 80044b2:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80044b4:	4b06      	ldr	r3, [pc, #24]	; (80044d0 <MX_UART4_Init+0x4c>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80044ba:	4805      	ldr	r0, [pc, #20]	; (80044d0 <MX_UART4_Init+0x4c>)
 80044bc:	f006 f8fe 	bl	800a6bc <HAL_UART_Init>
 80044c0:	4603      	mov	r3, r0
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d001      	beq.n	80044ca <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80044c6:	f000 f931 	bl	800472c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80044ca:	bf00      	nop
 80044cc:	bd80      	pop	{r7, pc}
 80044ce:	bf00      	nop
 80044d0:	2000139c 	.word	0x2000139c
 80044d4:	40004c00 	.word	0x40004c00

080044d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044de:	2300      	movs	r3, #0
 80044e0:	607b      	str	r3, [r7, #4]
 80044e2:	4b0c      	ldr	r3, [pc, #48]	; (8004514 <MX_DMA_Init+0x3c>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	4a0b      	ldr	r2, [pc, #44]	; (8004514 <MX_DMA_Init+0x3c>)
 80044e8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80044ec:	6313      	str	r3, [r2, #48]	; 0x30
 80044ee:	4b09      	ldr	r3, [pc, #36]	; (8004514 <MX_DMA_Init+0x3c>)
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80044f6:	607b      	str	r3, [r7, #4]
 80044f8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80044fa:	2200      	movs	r2, #0
 80044fc:	2100      	movs	r1, #0
 80044fe:	2010      	movs	r0, #16
 8004500:	f001 fb4c 	bl	8005b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8004504:	2010      	movs	r0, #16
 8004506:	f001 fb65 	bl	8005bd4 <HAL_NVIC_EnableIRQ>

}
 800450a:	bf00      	nop
 800450c:	3708      	adds	r7, #8
 800450e:	46bd      	mov	sp, r7
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40023800 	.word	0x40023800

08004518 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b08c      	sub	sp, #48	; 0x30
 800451c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800451e:	f107 031c 	add.w	r3, r7, #28
 8004522:	2200      	movs	r2, #0
 8004524:	601a      	str	r2, [r3, #0]
 8004526:	605a      	str	r2, [r3, #4]
 8004528:	609a      	str	r2, [r3, #8]
 800452a:	60da      	str	r2, [r3, #12]
 800452c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800452e:	2300      	movs	r3, #0
 8004530:	61bb      	str	r3, [r7, #24]
 8004532:	4b49      	ldr	r3, [pc, #292]	; (8004658 <MX_GPIO_Init+0x140>)
 8004534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004536:	4a48      	ldr	r2, [pc, #288]	; (8004658 <MX_GPIO_Init+0x140>)
 8004538:	f043 0310 	orr.w	r3, r3, #16
 800453c:	6313      	str	r3, [r2, #48]	; 0x30
 800453e:	4b46      	ldr	r3, [pc, #280]	; (8004658 <MX_GPIO_Init+0x140>)
 8004540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004542:	f003 0310 	and.w	r3, r3, #16
 8004546:	61bb      	str	r3, [r7, #24]
 8004548:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800454a:	2300      	movs	r3, #0
 800454c:	617b      	str	r3, [r7, #20]
 800454e:	4b42      	ldr	r3, [pc, #264]	; (8004658 <MX_GPIO_Init+0x140>)
 8004550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004552:	4a41      	ldr	r2, [pc, #260]	; (8004658 <MX_GPIO_Init+0x140>)
 8004554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004558:	6313      	str	r3, [r2, #48]	; 0x30
 800455a:	4b3f      	ldr	r3, [pc, #252]	; (8004658 <MX_GPIO_Init+0x140>)
 800455c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004562:	617b      	str	r3, [r7, #20]
 8004564:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004566:	2300      	movs	r3, #0
 8004568:	613b      	str	r3, [r7, #16]
 800456a:	4b3b      	ldr	r3, [pc, #236]	; (8004658 <MX_GPIO_Init+0x140>)
 800456c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456e:	4a3a      	ldr	r2, [pc, #232]	; (8004658 <MX_GPIO_Init+0x140>)
 8004570:	f043 0301 	orr.w	r3, r3, #1
 8004574:	6313      	str	r3, [r2, #48]	; 0x30
 8004576:	4b38      	ldr	r3, [pc, #224]	; (8004658 <MX_GPIO_Init+0x140>)
 8004578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457a:	f003 0301 	and.w	r3, r3, #1
 800457e:	613b      	str	r3, [r7, #16]
 8004580:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004582:	2300      	movs	r3, #0
 8004584:	60fb      	str	r3, [r7, #12]
 8004586:	4b34      	ldr	r3, [pc, #208]	; (8004658 <MX_GPIO_Init+0x140>)
 8004588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800458a:	4a33      	ldr	r2, [pc, #204]	; (8004658 <MX_GPIO_Init+0x140>)
 800458c:	f043 0308 	orr.w	r3, r3, #8
 8004590:	6313      	str	r3, [r2, #48]	; 0x30
 8004592:	4b31      	ldr	r3, [pc, #196]	; (8004658 <MX_GPIO_Init+0x140>)
 8004594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004596:	f003 0308 	and.w	r3, r3, #8
 800459a:	60fb      	str	r3, [r7, #12]
 800459c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800459e:	2300      	movs	r3, #0
 80045a0:	60bb      	str	r3, [r7, #8]
 80045a2:	4b2d      	ldr	r3, [pc, #180]	; (8004658 <MX_GPIO_Init+0x140>)
 80045a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045a6:	4a2c      	ldr	r2, [pc, #176]	; (8004658 <MX_GPIO_Init+0x140>)
 80045a8:	f043 0304 	orr.w	r3, r3, #4
 80045ac:	6313      	str	r3, [r2, #48]	; 0x30
 80045ae:	4b2a      	ldr	r3, [pc, #168]	; (8004658 <MX_GPIO_Init+0x140>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	60bb      	str	r3, [r7, #8]
 80045b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80045ba:	2300      	movs	r3, #0
 80045bc:	607b      	str	r3, [r7, #4]
 80045be:	4b26      	ldr	r3, [pc, #152]	; (8004658 <MX_GPIO_Init+0x140>)
 80045c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045c2:	4a25      	ldr	r2, [pc, #148]	; (8004658 <MX_GPIO_Init+0x140>)
 80045c4:	f043 0302 	orr.w	r3, r3, #2
 80045c8:	6313      	str	r3, [r2, #48]	; 0x30
 80045ca:	4b23      	ldr	r3, [pc, #140]	; (8004658 <MX_GPIO_Init+0x140>)
 80045cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	607b      	str	r3, [r7, #4]
 80045d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_4, GPIO_PIN_RESET);
 80045d6:	2200      	movs	r2, #0
 80045d8:	2110      	movs	r1, #16
 80045da:	4820      	ldr	r0, [pc, #128]	; (800465c <MX_GPIO_Init+0x144>)
 80045dc:	f002 f9d8 	bl	8006990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80045e0:	2200      	movs	r2, #0
 80045e2:	f44f 41e0 	mov.w	r1, #28672	; 0x7000
 80045e6:	481e      	ldr	r0, [pc, #120]	; (8004660 <MX_GPIO_Init+0x148>)
 80045e8:	f002 f9d2 	bl	8006990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80045ec:	2310      	movs	r3, #16
 80045ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045f0:	2301      	movs	r3, #1
 80045f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045f4:	2300      	movs	r3, #0
 80045f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f8:	2300      	movs	r3, #0
 80045fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80045fc:	f107 031c 	add.w	r3, r7, #28
 8004600:	4619      	mov	r1, r3
 8004602:	4816      	ldr	r0, [pc, #88]	; (800465c <MX_GPIO_Init+0x144>)
 8004604:	f001 ff30 	bl	8006468 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004608:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 800460c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800460e:	2301      	movs	r3, #1
 8004610:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004612:	2300      	movs	r3, #0
 8004614:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004616:	2300      	movs	r3, #0
 8004618:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800461a:	f107 031c 	add.w	r3, r7, #28
 800461e:	4619      	mov	r1, r3
 8004620:	480f      	ldr	r0, [pc, #60]	; (8004660 <MX_GPIO_Init+0x148>)
 8004622:	f001 ff21 	bl	8006468 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004626:	2301      	movs	r3, #1
 8004628:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800462a:	4b0e      	ldr	r3, [pc, #56]	; (8004664 <MX_GPIO_Init+0x14c>)
 800462c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800462e:	2300      	movs	r3, #0
 8004630:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004632:	f107 031c 	add.w	r3, r7, #28
 8004636:	4619      	mov	r1, r3
 8004638:	4808      	ldr	r0, [pc, #32]	; (800465c <MX_GPIO_Init+0x144>)
 800463a:	f001 ff15 	bl	8006468 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 800463e:	2200      	movs	r2, #0
 8004640:	210f      	movs	r1, #15
 8004642:	2006      	movs	r0, #6
 8004644:	f001 faaa 	bl	8005b9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8004648:	2006      	movs	r0, #6
 800464a:	f001 fac3 	bl	8005bd4 <HAL_NVIC_EnableIRQ>

}
 800464e:	bf00      	nop
 8004650:	3730      	adds	r7, #48	; 0x30
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	40023800 	.word	0x40023800
 800465c:	40021000 	.word	0x40021000
 8004660:	40020c00 	.word	0x40020c00
 8004664:	10110000 	.word	0x10110000

08004668 <HAL_GPIO_EXTI_Callback>:
//		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
}


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	80fb      	strh	r3, [r7, #6]
	BaseType_t xHigherPriorityTaskWoken;
	 if(GPIO_Pin == GPIO_PIN_0)
 8004672:	88fb      	ldrh	r3, [r7, #6]
 8004674:	2b01      	cmp	r3, #1
 8004676:	d137      	bne.n	80046e8 <HAL_GPIO_EXTI_Callback+0x80>
	 {
		 xHigherPriorityTaskWoken = pdFALSE;
 8004678:	2300      	movs	r3, #0
 800467a:	60fb      	str	r3, [r7, #12]
		 if(flag==pdTRUE){
 800467c:	4b1c      	ldr	r3, [pc, #112]	; (80046f0 <HAL_GPIO_EXTI_Callback+0x88>)
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d107      	bne.n	8004694 <HAL_GPIO_EXTI_Callback+0x2c>
			 xSemaphoreGiveFromISR( xSemaphore, &xHigherPriorityTaskWoken );
 8004684:	4b1b      	ldr	r3, [pc, #108]	; (80046f4 <HAL_GPIO_EXTI_Callback+0x8c>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f107 020c 	add.w	r2, r7, #12
 800468c:	4611      	mov	r1, r2
 800468e:	4618      	mov	r0, r3
 8004690:	f006 fd0e 	bl	800b0b0 <xQueueGiveFromISR>
		 }else{
			 //do nothing
		 }

		 HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_14);
 8004694:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8004698:	4817      	ldr	r0, [pc, #92]	; (80046f8 <HAL_GPIO_EXTI_Callback+0x90>)
 800469a:	f002 f992 	bl	80069c2 <HAL_GPIO_TogglePin>
		 uint8_t data_1=0x5f|0x80;
 800469e:	23df      	movs	r3, #223	; 0xdf
 80046a0:	72fb      	strb	r3, [r7, #11]
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_RESET);
 80046a2:	2200      	movs	r2, #0
 80046a4:	2108      	movs	r1, #8
 80046a6:	4815      	ldr	r0, [pc, #84]	; (80046fc <HAL_GPIO_EXTI_Callback+0x94>)
 80046a8:	f002 f972 	bl	8006990 <HAL_GPIO_WritePin>
		 HAL_SPI_Transmit(&hspi1,&data_1,1,10);
 80046ac:	f107 010b 	add.w	r1, r7, #11
 80046b0:	230a      	movs	r3, #10
 80046b2:	2201      	movs	r2, #1
 80046b4:	4812      	ldr	r0, [pc, #72]	; (8004700 <HAL_GPIO_EXTI_Callback+0x98>)
 80046b6:	f005 f8d3 	bl	8009860 <HAL_SPI_Transmit>
		  ////	HAL_Delay(10);
		 HAL_SPI_Receive(&hspi1,&data_1,1,10);
 80046ba:	f107 010b 	add.w	r1, r7, #11
 80046be:	230a      	movs	r3, #10
 80046c0:	2201      	movs	r2, #1
 80046c2:	480f      	ldr	r0, [pc, #60]	; (8004700 <HAL_GPIO_EXTI_Callback+0x98>)
 80046c4:	f005 fa00 	bl	8009ac8 <HAL_SPI_Receive>
		 HAL_GPIO_WritePin(GPIOE,GPIO_PIN_3,GPIO_PIN_SET);
 80046c8:	2201      	movs	r2, #1
 80046ca:	2108      	movs	r1, #8
 80046cc:	480b      	ldr	r0, [pc, #44]	; (80046fc <HAL_GPIO_EXTI_Callback+0x94>)
 80046ce:	f002 f95f 	bl	8006990 <HAL_GPIO_WritePin>
		 portYIELD_FROM_ISR( xHigherPriorityTaskWoken );
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d007      	beq.n	80046e8 <HAL_GPIO_EXTI_Callback+0x80>
 80046d8:	4b0a      	ldr	r3, [pc, #40]	; (8004704 <HAL_GPIO_EXTI_Callback+0x9c>)
 80046da:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046de:	601a      	str	r2, [r3, #0]
 80046e0:	f3bf 8f4f 	dsb	sy
 80046e4:	f3bf 8f6f 	isb	sy
	 }


}
 80046e8:	bf00      	nop
 80046ea:	3710      	adds	r7, #16
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	20000035 	.word	0x20000035
 80046f4:	2000190c 	.word	0x2000190c
 80046f8:	40020c00 	.word	0x40020c00
 80046fc:	40021000 	.word	0x40021000
 8004700:	200013e0 	.word	0x200013e0
 8004704:	e000ed04 	.word	0xe000ed04

08004708 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	4a04      	ldr	r2, [pc, #16]	; (8004728 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d101      	bne.n	800471e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800471a:	f001 f945 	bl	80059a8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800471e:	bf00      	nop
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40001000 	.word	0x40001000

0800472c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800472c:	b480      	push	{r7}
 800472e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004730:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004732:	e7fe      	b.n	8004732 <Error_Handler+0x6>

08004734 <SPI1_Error>:

/////////////////////////////////////////////////////// ÒÆÖ²ÐÞ¸ÄÇøº¯Êý //////////////////////////////////////////////////////////


void SPI1_Error(void)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	af00      	add	r7, sp, #0
	__HAL_SPI_DISABLE(&hspi1);
 8004738:	4b0b      	ldr	r3, [pc, #44]	; (8004768 <SPI1_Error+0x34>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	681a      	ldr	r2, [r3, #0]
 800473e:	4b0a      	ldr	r3, [pc, #40]	; (8004768 <SPI1_Error+0x34>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004746:	601a      	str	r2, [r3, #0]
    HAL_SPI_DeInit(&hspi1);
 8004748:	4807      	ldr	r0, [pc, #28]	; (8004768 <SPI1_Error+0x34>)
 800474a:	f005 f861 	bl	8009810 <HAL_SPI_DeInit>
    MX_SPI1_Init();
 800474e:	f7ff fe63 	bl	8004418 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 8004752:	4b05      	ldr	r3, [pc, #20]	; (8004768 <SPI1_Error+0x34>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4b03      	ldr	r3, [pc, #12]	; (8004768 <SPI1_Error+0x34>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004760:	601a      	str	r2, [r3, #0]
}
 8004762:	bf00      	nop
 8004764:	bd80      	pop	{r7, pc}
 8004766:	bf00      	nop
 8004768:	200013e0 	.word	0x200013e0

0800476c <SPI1_ReadWriteByte>:

uint8_t SPI1_ReadWriteByte(uint8_t TxDate)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b086      	sub	sp, #24
 8004770:	af02      	add	r7, sp, #8
 8004772:	4603      	mov	r3, r0
 8004774:	71fb      	strb	r3, [r7, #7]
    uint8_t RxData = 0;
 8004776:	2300      	movs	r3, #0
 8004778:	73fb      	strb	r3, [r7, #15]
    if(HAL_SPI_TransmitReceive(&hspi1, &TxDate, &RxData, 1, 1000) != HAL_OK)
 800477a:	f107 020f 	add.w	r2, r7, #15
 800477e:	1df9      	adds	r1, r7, #7
 8004780:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004784:	9300      	str	r3, [sp, #0]
 8004786:	2301      	movs	r3, #1
 8004788:	4806      	ldr	r0, [pc, #24]	; (80047a4 <SPI1_ReadWriteByte+0x38>)
 800478a:	f005 faa6 	bl	8009cda <HAL_SPI_TransmitReceive>
 800478e:	4603      	mov	r3, r0
 8004790:	2b00      	cmp	r3, #0
 8004792:	d001      	beq.n	8004798 <SPI1_ReadWriteByte+0x2c>
    {
        SPI1_Error();
 8004794:	f7ff ffce 	bl	8004734 <SPI1_Error>
    }
    return RxData;
 8004798:	7bfb      	ldrb	r3, [r7, #15]
}
 800479a:	4618      	mov	r0, r3
 800479c:	3710      	adds	r7, #16
 800479e:	46bd      	mov	sp, r7
 80047a0:	bd80      	pop	{r7, pc}
 80047a2:	bf00      	nop
 80047a4:	200013e0 	.word	0x200013e0

080047a8 <SD_SPI_ReadWriteByte>:
 * SD¿¨SPI½Ó¿Ú¶ÁÐ´Ò»¸ö×Ö½Ú
 * @param  TxData ´ýÐ´ÈëµÄ×Ö½Ú
 * @return        À´×ÔSPIµÄ½ÓÊÕ
 */
uint8_t SD_SPI_ReadWriteByte(uint8_t TxData)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b082      	sub	sp, #8
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	4603      	mov	r3, r0
 80047b0:	71fb      	strb	r3, [r7, #7]
    return SPI1_ReadWriteByte(TxData);
 80047b2:	79fb      	ldrb	r3, [r7, #7]
 80047b4:	4618      	mov	r0, r3
 80047b6:	f7ff ffd9 	bl	800476c <SPI1_ReadWriteByte>
 80047ba:	4603      	mov	r3, r0
}
 80047bc:	4618      	mov	r0, r3
 80047be:	3708      	adds	r7, #8
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <SD_SPI_Init>:

/// SPIÓ²¼þ²ã³õÊ¼»¯
void SD_SPI_Init(void)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	af00      	add	r7, sp, #0
    MX_SPI1_Init();
 80047c8:	f7ff fe26 	bl	8004418 <MX_SPI1_Init>
	__HAL_SPI_ENABLE(&hspi1);
 80047cc:	4b08      	ldr	r3, [pc, #32]	; (80047f0 <SD_SPI_Init+0x2c>)
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	681a      	ldr	r2, [r3, #0]
 80047d2:	4b07      	ldr	r3, [pc, #28]	; (80047f0 <SD_SPI_Init+0x2c>)
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047da:	601a      	str	r2, [r3, #0]
    SD_SPI_ReadWriteByte(0xFF);
 80047dc:	20ff      	movs	r0, #255	; 0xff
 80047de:	f7ff ffe3 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_CS_H();
 80047e2:	2201      	movs	r2, #1
 80047e4:	2110      	movs	r1, #16
 80047e6:	4803      	ldr	r0, [pc, #12]	; (80047f4 <SD_SPI_Init+0x30>)
 80047e8:	f002 f8d2 	bl	8006990 <HAL_GPIO_WritePin>
}
 80047ec:	bf00      	nop
 80047ee:	bd80      	pop	{r7, pc}
 80047f0:	200013e0 	.word	0x200013e0
 80047f4:	40021000 	.word	0x40021000

080047f8 <SD_DisSelect>:

////////////////////////////////////////////////////////  SD SPI Çý¶¯´úÂë  /////////////////////////////////////////////////////////////

//È¡ÏûÑ¡Ôñ,ÊÍ·ÅSPI×ÜÏß
void SD_DisSelect(void)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	af00      	add	r7, sp, #0
    SD_CS_H();
 80047fc:	2201      	movs	r2, #1
 80047fe:	2110      	movs	r1, #16
 8004800:	4803      	ldr	r0, [pc, #12]	; (8004810 <SD_DisSelect+0x18>)
 8004802:	f002 f8c5 	bl	8006990 <HAL_GPIO_WritePin>
    SD_SPI_ReadWriteByte(0xff);//Ìá¹©¶îÍâµÄ8¸öÊ±ÖÓ
 8004806:	20ff      	movs	r0, #255	; 0xff
 8004808:	f7ff ffce 	bl	80047a8 <SD_SPI_ReadWriteByte>
}
 800480c:	bf00      	nop
 800480e:	bd80      	pop	{r7, pc}
 8004810:	40021000 	.word	0x40021000

08004814 <SD_Select>:
/**
 * Ñ¡ÖÐSD¿¨²¢µÈ´ý¿¨×¼±¸ºÃ
 * @return  0£º³É¹¦  1£ºÊ§°Ü
 */
uint8_t SD_Select(void)
{
 8004814:	b580      	push	{r7, lr}
 8004816:	af00      	add	r7, sp, #0
    SD_CS_L();
 8004818:	2200      	movs	r2, #0
 800481a:	2110      	movs	r1, #16
 800481c:	4807      	ldr	r0, [pc, #28]	; (800483c <SD_Select+0x28>)
 800481e:	f002 f8b7 	bl	8006990 <HAL_GPIO_WritePin>
    if (SD_WaitReady() == 0)return 0; //µÈ´ý³É¹¦
 8004822:	f000 f80d 	bl	8004840 <SD_WaitReady>
 8004826:	4603      	mov	r3, r0
 8004828:	2b00      	cmp	r3, #0
 800482a:	d101      	bne.n	8004830 <SD_Select+0x1c>
 800482c:	2300      	movs	r3, #0
 800482e:	e002      	b.n	8004836 <SD_Select+0x22>
    SD_DisSelect();
 8004830:	f7ff ffe2 	bl	80047f8 <SD_DisSelect>
    return 1;//µÈ´ýÊ§°Ü
 8004834:	2301      	movs	r3, #1
}
 8004836:	4618      	mov	r0, r3
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	40021000 	.word	0x40021000

08004840 <SD_WaitReady>:
/**
 * µÈ´ýSD¿¨×¼±¸ºÃ
 * @return  0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_WaitReady(void)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b082      	sub	sp, #8
 8004844:	af00      	add	r7, sp, #0
    uint32_t t = 0;
 8004846:	2300      	movs	r3, #0
 8004848:	607b      	str	r3, [r7, #4]
    do
    {
        if (SD_SPI_ReadWriteByte(0XFF) == 0XFF)return 0; //OK
 800484a:	20ff      	movs	r0, #255	; 0xff
 800484c:	f7ff ffac 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004850:	4603      	mov	r3, r0
 8004852:	2bff      	cmp	r3, #255	; 0xff
 8004854:	d101      	bne.n	800485a <SD_WaitReady+0x1a>
 8004856:	2300      	movs	r3, #0
 8004858:	e007      	b.n	800486a <SD_WaitReady+0x2a>
        t++;
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	3301      	adds	r3, #1
 800485e:	607b      	str	r3, [r7, #4]
    }
    while (t < 0xFFFFFF); //µÈ´ý
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	4a04      	ldr	r2, [pc, #16]	; (8004874 <SD_WaitReady+0x34>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d9f0      	bls.n	800484a <SD_WaitReady+0xa>
    return 1;
 8004868:	2301      	movs	r3, #1
}
 800486a:	4618      	mov	r0, r3
 800486c:	3708      	adds	r7, #8
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	00fffffe 	.word	0x00fffffe

08004878 <SD_GetResponse>:
 * µÈ´ýSD¿¨»ØÓ¦
 * @param  Response ÒªµÃµ½µÄ»ØÓ¦Öµ
 * @return          0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_GetResponse(uint8_t Response)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b084      	sub	sp, #16
 800487c:	af00      	add	r7, sp, #0
 800487e:	4603      	mov	r3, r0
 8004880:	71fb      	strb	r3, [r7, #7]
    uint16_t Count = 0xFFF; //µÈ´ý´ÎÊý
 8004882:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004886:	81fb      	strh	r3, [r7, #14]
    while ((SD_SPI_ReadWriteByte(0XFF) != Response) && Count)Count--; //µÈ´ýµÃµ½×¼È·µÄ»ØÓ¦
 8004888:	e002      	b.n	8004890 <SD_GetResponse+0x18>
 800488a:	89fb      	ldrh	r3, [r7, #14]
 800488c:	3b01      	subs	r3, #1
 800488e:	81fb      	strh	r3, [r7, #14]
 8004890:	20ff      	movs	r0, #255	; 0xff
 8004892:	f7ff ff89 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004896:	4603      	mov	r3, r0
 8004898:	461a      	mov	r2, r3
 800489a:	79fb      	ldrb	r3, [r7, #7]
 800489c:	4293      	cmp	r3, r2
 800489e:	d002      	beq.n	80048a6 <SD_GetResponse+0x2e>
 80048a0:	89fb      	ldrh	r3, [r7, #14]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d1f1      	bne.n	800488a <SD_GetResponse+0x12>
    if (Count == 0)return MSD_RESPONSE_FAILURE; //µÃµ½»ØÓ¦Ê§°Ü
 80048a6:	89fb      	ldrh	r3, [r7, #14]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d101      	bne.n	80048b0 <SD_GetResponse+0x38>
 80048ac:	23ff      	movs	r3, #255	; 0xff
 80048ae:	e000      	b.n	80048b2 <SD_GetResponse+0x3a>
    else return MSD_RESPONSE_NO_ERROR;//ÕýÈ·»ØÓ¦
 80048b0:	2300      	movs	r3, #0
}
 80048b2:	4618      	mov	r0, r3
 80048b4:	3710      	adds	r7, #16
 80048b6:	46bd      	mov	sp, r7
 80048b8:	bd80      	pop	{r7, pc}

080048ba <SD_RecvData>:
 * @param  buf ´æ·Å½ÓÊÕµÄÊý¾Ý
 * @param  len ½ÓÊÕµÄÊý¾Ý³¤¶È
 * @return     0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_RecvData(uint8_t*buf, uint16_t len)
{
 80048ba:	b580      	push	{r7, lr}
 80048bc:	b082      	sub	sp, #8
 80048be:	af00      	add	r7, sp, #0
 80048c0:	6078      	str	r0, [r7, #4]
 80048c2:	460b      	mov	r3, r1
 80048c4:	807b      	strh	r3, [r7, #2]
    if (SD_GetResponse(0xFE))return 1; //µÈ´ýSD¿¨·¢»ØÊý¾ÝÆðÊ¼ÁîÅÆ0xFE
 80048c6:	20fe      	movs	r0, #254	; 0xfe
 80048c8:	f7ff ffd6 	bl	8004878 <SD_GetResponse>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d00b      	beq.n	80048ea <SD_RecvData+0x30>
 80048d2:	2301      	movs	r3, #1
 80048d4:	e015      	b.n	8004902 <SD_RecvData+0x48>
    while (len--) //¿ªÊ¼½ÓÊÕÊý¾Ý
    {
        *buf = SD_SPI_ReadWriteByte(0xFF);
 80048d6:	20ff      	movs	r0, #255	; 0xff
 80048d8:	f7ff ff66 	bl	80047a8 <SD_SPI_ReadWriteByte>
 80048dc:	4603      	mov	r3, r0
 80048de:	461a      	mov	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	701a      	strb	r2, [r3, #0]
        buf++;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	3301      	adds	r3, #1
 80048e8:	607b      	str	r3, [r7, #4]
    while (len--) //¿ªÊ¼½ÓÊÕÊý¾Ý
 80048ea:	887b      	ldrh	r3, [r7, #2]
 80048ec:	1e5a      	subs	r2, r3, #1
 80048ee:	807a      	strh	r2, [r7, #2]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d1f0      	bne.n	80048d6 <SD_RecvData+0x1c>
    }
    //ÏÂÃæÊÇ2¸öÎ±CRC£¨dummy CRC£©
    SD_SPI_ReadWriteByte(0xFF);
 80048f4:	20ff      	movs	r0, #255	; 0xff
 80048f6:	f7ff ff57 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(0xFF);
 80048fa:	20ff      	movs	r0, #255	; 0xff
 80048fc:	f7ff ff54 	bl	80047a8 <SD_SPI_ReadWriteByte>
    return 0;//¶ÁÈ¡³É¹¦
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3708      	adds	r7, #8
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}

0800490a <SD_SendBlock>:
 * @param  buf ´ýÐ´ÈëµÄÊý¾Ý£¬size=512
 * @param  cmd Ö¸Áî
 * @return     0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_SendBlock(uint8_t*buf, uint8_t cmd)
{
 800490a:	b580      	push	{r7, lr}
 800490c:	b084      	sub	sp, #16
 800490e:	af00      	add	r7, sp, #0
 8004910:	6078      	str	r0, [r7, #4]
 8004912:	460b      	mov	r3, r1
 8004914:	70fb      	strb	r3, [r7, #3]
    uint16_t t;
    if (SD_WaitReady())return 1; //µÈ´ý×¼±¸Ê§Ð§
 8004916:	f7ff ff93 	bl	8004840 <SD_WaitReady>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <SD_SendBlock+0x1a>
 8004920:	2301      	movs	r3, #1
 8004922:	e02a      	b.n	800497a <SD_SendBlock+0x70>
    SD_SPI_ReadWriteByte(cmd);
 8004924:	78fb      	ldrb	r3, [r7, #3]
 8004926:	4618      	mov	r0, r3
 8004928:	f7ff ff3e 	bl	80047a8 <SD_SPI_ReadWriteByte>
    if (cmd != 0XFD) //²»ÊÇ½áÊøÖ¸Áî
 800492c:	78fb      	ldrb	r3, [r7, #3]
 800492e:	2bfd      	cmp	r3, #253	; 0xfd
 8004930:	d022      	beq.n	8004978 <SD_SendBlock+0x6e>
    {
        for (t = 0; t < 512; t++)SD_SPI_ReadWriteByte(buf[t]); //Ìá¸ßËÙ¶È,¼õÉÙº¯Êý´«²ÎÊ±¼ä
 8004932:	2300      	movs	r3, #0
 8004934:	81fb      	strh	r3, [r7, #14]
 8004936:	e009      	b.n	800494c <SD_SendBlock+0x42>
 8004938:	89fb      	ldrh	r3, [r7, #14]
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	4413      	add	r3, r2
 800493e:	781b      	ldrb	r3, [r3, #0]
 8004940:	4618      	mov	r0, r3
 8004942:	f7ff ff31 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004946:	89fb      	ldrh	r3, [r7, #14]
 8004948:	3301      	adds	r3, #1
 800494a:	81fb      	strh	r3, [r7, #14]
 800494c:	89fb      	ldrh	r3, [r7, #14]
 800494e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004952:	d3f1      	bcc.n	8004938 <SD_SendBlock+0x2e>
        SD_SPI_ReadWriteByte(0xFF);//ºöÂÔcrc
 8004954:	20ff      	movs	r0, #255	; 0xff
 8004956:	f7ff ff27 	bl	80047a8 <SD_SPI_ReadWriteByte>
        SD_SPI_ReadWriteByte(0xFF);
 800495a:	20ff      	movs	r0, #255	; 0xff
 800495c:	f7ff ff24 	bl	80047a8 <SD_SPI_ReadWriteByte>
        t = SD_SPI_ReadWriteByte(0xFF); //½ÓÊÕÏìÓ¦
 8004960:	20ff      	movs	r0, #255	; 0xff
 8004962:	f7ff ff21 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004966:	4603      	mov	r3, r0
 8004968:	81fb      	strh	r3, [r7, #14]
        if ((t & 0x1F) != 0x05)return 2; //ÏìÓ¦´íÎó
 800496a:	89fb      	ldrh	r3, [r7, #14]
 800496c:	f003 031f 	and.w	r3, r3, #31
 8004970:	2b05      	cmp	r3, #5
 8004972:	d001      	beq.n	8004978 <SD_SendBlock+0x6e>
 8004974:	2302      	movs	r3, #2
 8004976:	e000      	b.n	800497a <SD_SendBlock+0x70>
    }
    return 0;//Ð´Èë³É¹¦
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3710      	adds	r7, #16
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}

08004982 <SD_SendCmd>:
 * @param  arg ²ÎÊý
 * @param  crc crcÐ£ÑéÖµ
 * @return     SD¿¨·µ»ØµÄÏìÓ¦Öµ
 */
uint8_t SD_SendCmd(uint8_t cmd, uint32_t arg, uint8_t crc)
{
 8004982:	b580      	push	{r7, lr}
 8004984:	b084      	sub	sp, #16
 8004986:	af00      	add	r7, sp, #0
 8004988:	4603      	mov	r3, r0
 800498a:	6039      	str	r1, [r7, #0]
 800498c:	71fb      	strb	r3, [r7, #7]
 800498e:	4613      	mov	r3, r2
 8004990:	71bb      	strb	r3, [r7, #6]
    uint8_t r1;
    uint8_t Retry = 0;
 8004992:	2300      	movs	r3, #0
 8004994:	73fb      	strb	r3, [r7, #15]
    SD_DisSelect();//È¡ÏûÉÏ´ÎÆ¬Ñ¡
 8004996:	f7ff ff2f 	bl	80047f8 <SD_DisSelect>
    if (SD_Select())return 0XFF; //Æ¬Ñ¡Ê§Ð§
 800499a:	f7ff ff3b 	bl	8004814 <SD_Select>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <SD_SendCmd+0x26>
 80049a4:	23ff      	movs	r3, #255	; 0xff
 80049a6:	e038      	b.n	8004a1a <SD_SendCmd+0x98>
    //·¢ËÍ
    SD_SPI_ReadWriteByte(cmd | 0x40);//·Ö±ðÐ´ÈëÃüÁî
 80049a8:	79fb      	ldrb	r3, [r7, #7]
 80049aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80049ae:	b2db      	uxtb	r3, r3
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7ff fef9 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 24);
 80049b6:	683b      	ldr	r3, [r7, #0]
 80049b8:	0e1b      	lsrs	r3, r3, #24
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	4618      	mov	r0, r3
 80049be:	f7ff fef3 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 16);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	0c1b      	lsrs	r3, r3, #16
 80049c6:	b2db      	uxtb	r3, r3
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff feed 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg >> 8);
 80049ce:	683b      	ldr	r3, [r7, #0]
 80049d0:	0a1b      	lsrs	r3, r3, #8
 80049d2:	b2db      	uxtb	r3, r3
 80049d4:	4618      	mov	r0, r3
 80049d6:	f7ff fee7 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(arg);
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	b2db      	uxtb	r3, r3
 80049de:	4618      	mov	r0, r3
 80049e0:	f7ff fee2 	bl	80047a8 <SD_SPI_ReadWriteByte>
    SD_SPI_ReadWriteByte(crc);
 80049e4:	79bb      	ldrb	r3, [r7, #6]
 80049e6:	4618      	mov	r0, r3
 80049e8:	f7ff fede 	bl	80047a8 <SD_SPI_ReadWriteByte>
    if (cmd == CMD12)SD_SPI_ReadWriteByte(0xff); //Skip a stuff byte when stop reading
 80049ec:	79fb      	ldrb	r3, [r7, #7]
 80049ee:	2b0c      	cmp	r3, #12
 80049f0:	d102      	bne.n	80049f8 <SD_SendCmd+0x76>
 80049f2:	20ff      	movs	r0, #255	; 0xff
 80049f4:	f7ff fed8 	bl	80047a8 <SD_SPI_ReadWriteByte>
    //µÈ´ýÏìÓ¦£¬»ò³¬Ê±ÍË³ö
    Retry = 0X1F;
 80049f8:	231f      	movs	r3, #31
 80049fa:	73fb      	strb	r3, [r7, #15]
    do
    {
        r1 = SD_SPI_ReadWriteByte(0xFF);
 80049fc:	20ff      	movs	r0, #255	; 0xff
 80049fe:	f7ff fed3 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004a02:	4603      	mov	r3, r0
 8004a04:	73bb      	strb	r3, [r7, #14]
    }
    while ((r1 & 0X80) && Retry--);
 8004a06:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	da04      	bge.n	8004a18 <SD_SendCmd+0x96>
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
 8004a10:	1e5a      	subs	r2, r3, #1
 8004a12:	73fa      	strb	r2, [r7, #15]
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1f1      	bne.n	80049fc <SD_SendCmd+0x7a>
    //·µ»Ø×´Ì¬Öµ
    return r1;
 8004a18:	7bbb      	ldrb	r3, [r7, #14]
}
 8004a1a:	4618      	mov	r0, r3
 8004a1c:	3710      	adds	r7, #16
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bd80      	pop	{r7, pc}

08004a22 <SD_GetCSD>:
 * ²éÑ¯SD¿¨CIDÐÅÏ¢£¬°üÀ¨ÖÆÔìÉÌÐÅÏ¢
 * @param  csd_data ´æ·ÅCIDÐÅÏ¢£¬ÖÁÉÙ16×Ö½Ú
 * @return          0£º³É¹¦  1£ºÊ§°Ü
 */
uint8_t SD_GetCSD(uint8_t *csd_data)
{
 8004a22:	b580      	push	{r7, lr}
 8004a24:	b084      	sub	sp, #16
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
    uint8_t r1;
    r1 = SD_SendCmd(CMD9, 0, 0x01); //·¢CMD9ÃüÁî£¬¶ÁCSD
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	2100      	movs	r1, #0
 8004a2e:	2009      	movs	r0, #9
 8004a30:	f7ff ffa7 	bl	8004982 <SD_SendCmd>
 8004a34:	4603      	mov	r3, r0
 8004a36:	73fb      	strb	r3, [r7, #15]
    if (r1 == 0)
 8004a38:	7bfb      	ldrb	r3, [r7, #15]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d105      	bne.n	8004a4a <SD_GetCSD+0x28>
    {
        r1 = SD_RecvData(csd_data, 16); //½ÓÊÕ16¸ö×Ö½ÚµÄÊý¾Ý
 8004a3e:	2110      	movs	r1, #16
 8004a40:	6878      	ldr	r0, [r7, #4]
 8004a42:	f7ff ff3a 	bl	80048ba <SD_RecvData>
 8004a46:	4603      	mov	r3, r0
 8004a48:	73fb      	strb	r3, [r7, #15]
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8004a4a:	f7ff fed5 	bl	80047f8 <SD_DisSelect>
    if (r1)return 1;
 8004a4e:	7bfb      	ldrb	r3, [r7, #15]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d001      	beq.n	8004a58 <SD_GetCSD+0x36>
 8004a54:	2301      	movs	r3, #1
 8004a56:	e000      	b.n	8004a5a <SD_GetCSD+0x38>
    else return 0;
 8004a58:	2300      	movs	r3, #0
}
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	3710      	adds	r7, #16
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}

08004a62 <SD_GetSectorCount>:
/**
 * »ñÈ¡SD¿¨ÉÈÇøÊý
 * @return  0£º»ñÈ¡³ö´í  other£ºSD¿¨ÉÈÇøÊý
 */
uint32_t SD_GetSectorCount(void)
{
 8004a62:	b580      	push	{r7, lr}
 8004a64:	b086      	sub	sp, #24
 8004a66:	af00      	add	r7, sp, #0
    uint8_t csd[16];
    uint32_t Capacity;
    uint8_t n;
    uint16_t csize;
    //È¡CSDÐÅÏ¢£¬Èç¹ûÆÚ¼ä³ö´í£¬·µ»Ø0
    if (SD_GetCSD(csd) != 0) return 0;
 8004a68:	463b      	mov	r3, r7
 8004a6a:	4618      	mov	r0, r3
 8004a6c:	f7ff ffd9 	bl	8004a22 <SD_GetCSD>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <SD_GetSectorCount+0x18>
 8004a76:	2300      	movs	r3, #0
 8004a78:	e040      	b.n	8004afc <SD_GetSectorCount+0x9a>
    //Èç¹ûÎªSDHC¿¨£¬°´ÕÕÏÂÃæ·½Ê½¼ÆËã
    if ((csd[0] & 0xC0) == 0x40)	 //V2.00µÄ¿¨
 8004a7a:	783b      	ldrb	r3, [r7, #0]
 8004a7c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004a80:	2b40      	cmp	r3, #64	; 0x40
 8004a82:	d10d      	bne.n	8004aa0 <SD_GetSectorCount+0x3e>
    {
        csize = csd[9] + ((uint16_t)csd[8] << 8) + 1;
 8004a84:	7a7b      	ldrb	r3, [r7, #9]
 8004a86:	b29a      	uxth	r2, r3
 8004a88:	7a3b      	ldrb	r3, [r7, #8]
 8004a8a:	b29b      	uxth	r3, r3
 8004a8c:	021b      	lsls	r3, r3, #8
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	4413      	add	r3, r2
 8004a92:	b29b      	uxth	r3, r3
 8004a94:	3301      	adds	r3, #1
 8004a96:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << 10;//µÃµ½ÉÈÇøÊý
 8004a98:	8a3b      	ldrh	r3, [r7, #16]
 8004a9a:	029b      	lsls	r3, r3, #10
 8004a9c:	617b      	str	r3, [r7, #20]
 8004a9e:	e02c      	b.n	8004afa <SD_GetSectorCount+0x98>
    }
    else //V1.XXµÄ¿¨
    {
        n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8004aa0:	797b      	ldrb	r3, [r7, #5]
 8004aa2:	f003 030f 	and.w	r3, r3, #15
 8004aa6:	b2da      	uxtb	r2, r3
 8004aa8:	7abb      	ldrb	r3, [r7, #10]
 8004aaa:	09db      	lsrs	r3, r3, #7
 8004aac:	b2db      	uxtb	r3, r3
 8004aae:	4413      	add	r3, r2
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	7a7b      	ldrb	r3, [r7, #9]
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	b2db      	uxtb	r3, r3
 8004ab8:	f003 0306 	and.w	r3, r3, #6
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	4413      	add	r3, r2
 8004ac0:	b2db      	uxtb	r3, r3
 8004ac2:	3302      	adds	r3, #2
 8004ac4:	74fb      	strb	r3, [r7, #19]
        csize = (csd[8] >> 6) + ((uint16_t)csd[7] << 2) + ((uint16_t)(csd[6] & 3) << 10) + 1;
 8004ac6:	7a3b      	ldrb	r3, [r7, #8]
 8004ac8:	099b      	lsrs	r3, r3, #6
 8004aca:	b2db      	uxtb	r3, r3
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	b29b      	uxth	r3, r3
 8004ad2:	009b      	lsls	r3, r3, #2
 8004ad4:	b29b      	uxth	r3, r3
 8004ad6:	4413      	add	r3, r2
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	79bb      	ldrb	r3, [r7, #6]
 8004adc:	029b      	lsls	r3, r3, #10
 8004ade:	b29b      	uxth	r3, r3
 8004ae0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ae4:	b29b      	uxth	r3, r3
 8004ae6:	4413      	add	r3, r2
 8004ae8:	b29b      	uxth	r3, r3
 8004aea:	3301      	adds	r3, #1
 8004aec:	823b      	strh	r3, [r7, #16]
        Capacity = (uint32_t)csize << (n - 9); //µÃµ½ÉÈÇøÊý
 8004aee:	8a3a      	ldrh	r2, [r7, #16]
 8004af0:	7cfb      	ldrb	r3, [r7, #19]
 8004af2:	3b09      	subs	r3, #9
 8004af4:	fa02 f303 	lsl.w	r3, r2, r3
 8004af8:	617b      	str	r3, [r7, #20]
    }
    return Capacity;
 8004afa:	697b      	ldr	r3, [r7, #20]
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3718      	adds	r7, #24
 8004b00:	46bd      	mov	sp, r7
 8004b02:	bd80      	pop	{r7, pc}

08004b04 <SD_Initialize>:
    if (retry == 200)return 1; //Ê§°Ü
    return 0;//³É¹¦
}
/// ³õÊ¼»¯SD¿¨
uint8_t SD_Initialize(void)
{
 8004b04:	b590      	push	{r4, r7, lr}
 8004b06:	b085      	sub	sp, #20
 8004b08:	af00      	add	r7, sp, #0
    uint8_t r1;      // ´æ·ÅSD¿¨µÄ·µ»ØÖµ
    uint16_t retry;  // ÓÃÀ´½øÐÐ³¬Ê±¼ÆÊý
    uint8_t buf[4];
    uint16_t i;

    SD_SPI_Init();		//³õÊ¼»¯IO
 8004b0a:	f7ff fe5b 	bl	80047c4 <SD_SPI_Init>
	//for(i=0;i<0xf00;i++);//´¿ÑÓÊ±£¬µÈ´ýSD¿¨ÉÏµçÍê³É
//    SD_Select();
    for (i = 0; i < 10; i++)SD_SPI_ReadWriteByte(0XFF); //·¢ËÍ×îÉÙ74¸öÂö³å
 8004b0e:	2300      	movs	r3, #0
 8004b10:	817b      	strh	r3, [r7, #10]
 8004b12:	e005      	b.n	8004b20 <SD_Initialize+0x1c>
 8004b14:	20ff      	movs	r0, #255	; 0xff
 8004b16:	f7ff fe47 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004b1a:	897b      	ldrh	r3, [r7, #10]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	817b      	strh	r3, [r7, #10]
 8004b20:	897b      	ldrh	r3, [r7, #10]
 8004b22:	2b09      	cmp	r3, #9
 8004b24:	d9f6      	bls.n	8004b14 <SD_Initialize+0x10>
    retry = 20;
 8004b26:	2314      	movs	r3, #20
 8004b28:	81bb      	strh	r3, [r7, #12]
    do
    {
        r1 = SD_SendCmd(CMD0, 0, 0x95); //½øÈëIDLE×´Ì¬
 8004b2a:	2295      	movs	r2, #149	; 0x95
 8004b2c:	2100      	movs	r1, #0
 8004b2e:	2000      	movs	r0, #0
 8004b30:	f7ff ff27 	bl	8004982 <SD_SendCmd>
 8004b34:	4603      	mov	r3, r0
 8004b36:	73fb      	strb	r3, [r7, #15]
    }
    while ((r1 != 0X01) && retry--);
 8004b38:	7bfb      	ldrb	r3, [r7, #15]
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d004      	beq.n	8004b48 <SD_Initialize+0x44>
 8004b3e:	89bb      	ldrh	r3, [r7, #12]
 8004b40:	1e5a      	subs	r2, r3, #1
 8004b42:	81ba      	strh	r2, [r7, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d1f0      	bne.n	8004b2a <SD_Initialize+0x26>
    SD_Type = 0; //Ä¬ÈÏÎÞ¿¨
 8004b48:	4b67      	ldr	r3, [pc, #412]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	701a      	strb	r2, [r3, #0]
    if (r1 == 0X01)
 8004b4e:	7bfb      	ldrb	r3, [r7, #15]
 8004b50:	2b01      	cmp	r3, #1
 8004b52:	f040 80b7 	bne.w	8004cc4 <SD_Initialize+0x1c0>
    {
        if (SD_SendCmd(CMD8, 0x1AA, 0x87) == 1) //SD V2.0
 8004b56:	2287      	movs	r2, #135	; 0x87
 8004b58:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004b5c:	2008      	movs	r0, #8
 8004b5e:	f7ff ff10 	bl	8004982 <SD_SendCmd>
 8004b62:	4603      	mov	r3, r0
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d15f      	bne.n	8004c28 <SD_Initialize+0x124>
        {
            for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF);	//Get trailing return value of R7 resp
 8004b68:	2300      	movs	r3, #0
 8004b6a:	817b      	strh	r3, [r7, #10]
 8004b6c:	e00d      	b.n	8004b8a <SD_Initialize+0x86>
 8004b6e:	897c      	ldrh	r4, [r7, #10]
 8004b70:	20ff      	movs	r0, #255	; 0xff
 8004b72:	f7ff fe19 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004b76:	4603      	mov	r3, r0
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f107 0310 	add.w	r3, r7, #16
 8004b7e:	4423      	add	r3, r4
 8004b80:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8004b84:	897b      	ldrh	r3, [r7, #10]
 8004b86:	3301      	adds	r3, #1
 8004b88:	817b      	strh	r3, [r7, #10]
 8004b8a:	897b      	ldrh	r3, [r7, #10]
 8004b8c:	2b03      	cmp	r3, #3
 8004b8e:	d9ee      	bls.n	8004b6e <SD_Initialize+0x6a>
            if (buf[2] == 0X01 && buf[3] == 0XAA) //¿¨ÊÇ·ñÖ§³Ö2.7~3.6V
 8004b90:	79bb      	ldrb	r3, [r7, #6]
 8004b92:	2b01      	cmp	r3, #1
 8004b94:	f040 8096 	bne.w	8004cc4 <SD_Initialize+0x1c0>
 8004b98:	79fb      	ldrb	r3, [r7, #7]
 8004b9a:	2baa      	cmp	r3, #170	; 0xaa
 8004b9c:	f040 8092 	bne.w	8004cc4 <SD_Initialize+0x1c0>
            {
                retry = 0XFFFE;
 8004ba0:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004ba4:	81bb      	strh	r3, [r7, #12]
                do
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//·¢ËÍCMD55
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	2100      	movs	r1, #0
 8004baa:	2037      	movs	r0, #55	; 0x37
 8004bac:	f7ff fee9 	bl	8004982 <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0x40000000, 0X01); //·¢ËÍCMD41
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004bb6:	2029      	movs	r0, #41	; 0x29
 8004bb8:	f7ff fee3 	bl	8004982 <SD_SendCmd>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004bc0:	7bfb      	ldrb	r3, [r7, #15]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d004      	beq.n	8004bd0 <SD_Initialize+0xcc>
 8004bc6:	89bb      	ldrh	r3, [r7, #12]
 8004bc8:	1e5a      	subs	r2, r3, #1
 8004bca:	81ba      	strh	r2, [r7, #12]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d1ea      	bne.n	8004ba6 <SD_Initialize+0xa2>
                if (retry && SD_SendCmd(CMD58, 0, 0X01) == 0) //¼ø±ðSD2.0¿¨°æ±¾¿ªÊ¼
 8004bd0:	89bb      	ldrh	r3, [r7, #12]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d076      	beq.n	8004cc4 <SD_Initialize+0x1c0>
 8004bd6:	2201      	movs	r2, #1
 8004bd8:	2100      	movs	r1, #0
 8004bda:	203a      	movs	r0, #58	; 0x3a
 8004bdc:	f7ff fed1 	bl	8004982 <SD_SendCmd>
 8004be0:	4603      	mov	r3, r0
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d16e      	bne.n	8004cc4 <SD_Initialize+0x1c0>
                {
                    for (i = 0; i < 4; i++)buf[i] = SD_SPI_ReadWriteByte(0XFF); //µÃµ½OCRÖµ
 8004be6:	2300      	movs	r3, #0
 8004be8:	817b      	strh	r3, [r7, #10]
 8004bea:	e00d      	b.n	8004c08 <SD_Initialize+0x104>
 8004bec:	897c      	ldrh	r4, [r7, #10]
 8004bee:	20ff      	movs	r0, #255	; 0xff
 8004bf0:	f7ff fdda 	bl	80047a8 <SD_SPI_ReadWriteByte>
 8004bf4:	4603      	mov	r3, r0
 8004bf6:	461a      	mov	r2, r3
 8004bf8:	f107 0310 	add.w	r3, r7, #16
 8004bfc:	4423      	add	r3, r4
 8004bfe:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8004c02:	897b      	ldrh	r3, [r7, #10]
 8004c04:	3301      	adds	r3, #1
 8004c06:	817b      	strh	r3, [r7, #10]
 8004c08:	897b      	ldrh	r3, [r7, #10]
 8004c0a:	2b03      	cmp	r3, #3
 8004c0c:	d9ee      	bls.n	8004bec <SD_Initialize+0xe8>
                    if (buf[0] & 0x40)SD_Type = SD_TYPE_V2HC; //¼ì²éCCS
 8004c0e:	793b      	ldrb	r3, [r7, #4]
 8004c10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d003      	beq.n	8004c20 <SD_Initialize+0x11c>
 8004c18:	4b33      	ldr	r3, [pc, #204]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004c1a:	2206      	movs	r2, #6
 8004c1c:	701a      	strb	r2, [r3, #0]
 8004c1e:	e051      	b.n	8004cc4 <SD_Initialize+0x1c0>
                    else SD_Type = SD_TYPE_V2;
 8004c20:	4b31      	ldr	r3, [pc, #196]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004c22:	2204      	movs	r2, #4
 8004c24:	701a      	strb	r2, [r3, #0]
 8004c26:	e04d      	b.n	8004cc4 <SD_Initialize+0x1c0>
                }
            }
        }
        else //SD V1.x/ MMC	V3
        {
            SD_SendCmd(CMD55, 0, 0X01);		//·¢ËÍCMD55
 8004c28:	2201      	movs	r2, #1
 8004c2a:	2100      	movs	r1, #0
 8004c2c:	2037      	movs	r0, #55	; 0x37
 8004c2e:	f7ff fea8 	bl	8004982 <SD_SendCmd>
            r1 = SD_SendCmd(CMD41, 0, 0X01);	//·¢ËÍCMD41
 8004c32:	2201      	movs	r2, #1
 8004c34:	2100      	movs	r1, #0
 8004c36:	2029      	movs	r0, #41	; 0x29
 8004c38:	f7ff fea3 	bl	8004982 <SD_SendCmd>
 8004c3c:	4603      	mov	r3, r0
 8004c3e:	73fb      	strb	r3, [r7, #15]
            if (r1 <= 1)
 8004c40:	7bfb      	ldrb	r3, [r7, #15]
 8004c42:	2b01      	cmp	r3, #1
 8004c44:	d81a      	bhi.n	8004c7c <SD_Initialize+0x178>
            {
                SD_Type = SD_TYPE_V1;
 8004c46:	4b28      	ldr	r3, [pc, #160]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004c48:	2202      	movs	r2, #2
 8004c4a:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8004c4c:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004c50:	81bb      	strh	r3, [r7, #12]
                do //µÈ´ýÍË³öIDLEÄ£Ê½
                {
                    SD_SendCmd(CMD55, 0, 0X01);	//·¢ËÍCMD55
 8004c52:	2201      	movs	r2, #1
 8004c54:	2100      	movs	r1, #0
 8004c56:	2037      	movs	r0, #55	; 0x37
 8004c58:	f7ff fe93 	bl	8004982 <SD_SendCmd>
                    r1 = SD_SendCmd(CMD41, 0, 0X01); //·¢ËÍCMD41
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	2100      	movs	r1, #0
 8004c60:	2029      	movs	r0, #41	; 0x29
 8004c62:	f7ff fe8e 	bl	8004982 <SD_SendCmd>
 8004c66:	4603      	mov	r3, r0
 8004c68:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004c6a:	7bfb      	ldrb	r3, [r7, #15]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d01a      	beq.n	8004ca6 <SD_Initialize+0x1a2>
 8004c70:	89bb      	ldrh	r3, [r7, #12]
 8004c72:	1e5a      	subs	r2, r3, #1
 8004c74:	81ba      	strh	r2, [r7, #12]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d1eb      	bne.n	8004c52 <SD_Initialize+0x14e>
 8004c7a:	e014      	b.n	8004ca6 <SD_Initialize+0x1a2>
            }
            else
            {
                SD_Type = SD_TYPE_MMC; //MMC V3
 8004c7c:	4b1a      	ldr	r3, [pc, #104]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004c7e:	2201      	movs	r2, #1
 8004c80:	701a      	strb	r2, [r3, #0]
                retry = 0XFFFE;
 8004c82:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8004c86:	81bb      	strh	r3, [r7, #12]
                do //µÈ´ýÍË³öIDLEÄ£Ê½
                {
                    r1 = SD_SendCmd(CMD1, 0, 0X01); //·¢ËÍCMD1
 8004c88:	2201      	movs	r2, #1
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	2001      	movs	r0, #1
 8004c8e:	f7ff fe78 	bl	8004982 <SD_SendCmd>
 8004c92:	4603      	mov	r3, r0
 8004c94:	73fb      	strb	r3, [r7, #15]
                }
                while (r1 && retry--);
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d004      	beq.n	8004ca6 <SD_Initialize+0x1a2>
 8004c9c:	89bb      	ldrh	r3, [r7, #12]
 8004c9e:	1e5a      	subs	r2, r3, #1
 8004ca0:	81ba      	strh	r2, [r7, #12]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d1f0      	bne.n	8004c88 <SD_Initialize+0x184>
            }
            if (retry == 0 || SD_SendCmd(CMD16, 512, 0X01) != 0)SD_Type = SD_TYPE_ERR; //´íÎóµÄ¿¨
 8004ca6:	89bb      	ldrh	r3, [r7, #12]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d008      	beq.n	8004cbe <SD_Initialize+0x1ba>
 8004cac:	2201      	movs	r2, #1
 8004cae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004cb2:	2010      	movs	r0, #16
 8004cb4:	f7ff fe65 	bl	8004982 <SD_SendCmd>
 8004cb8:	4603      	mov	r3, r0
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d002      	beq.n	8004cc4 <SD_Initialize+0x1c0>
 8004cbe:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	701a      	strb	r2, [r3, #0]
        }
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8004cc4:	f7ff fd98 	bl	80047f8 <SD_DisSelect>
    if (SD_Type)return 0;
 8004cc8:	4b07      	ldr	r3, [pc, #28]	; (8004ce8 <SD_Initialize+0x1e4>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d001      	beq.n	8004cd4 <SD_Initialize+0x1d0>
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	e005      	b.n	8004ce0 <SD_Initialize+0x1dc>
    else if (r1)return r1;
 8004cd4:	7bfb      	ldrb	r3, [r7, #15]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d001      	beq.n	8004cde <SD_Initialize+0x1da>
 8004cda:	7bfb      	ldrb	r3, [r7, #15]
 8004cdc:	e000      	b.n	8004ce0 <SD_Initialize+0x1dc>
    return 0xaa;//ÆäËû´íÎó
 8004cde:	23aa      	movs	r3, #170	; 0xaa
}
 8004ce0:	4618      	mov	r0, r3
 8004ce2:	3714      	adds	r7, #20
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd90      	pop	{r4, r7, pc}
 8004ce8:	200001c1 	.word	0x200001c1

08004cec <SD_ReadDisk>:
 * @param  sector ÉÈÇø±àºÅ
 * @param  cnt    Òª¶ÁÈ¡µÄÉÈÇø¸öÊý
 * @return        0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_ReadDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	60f8      	str	r0, [r7, #12]
 8004cf4:	60b9      	str	r1, [r7, #8]
 8004cf6:	4613      	mov	r3, r2
 8004cf8:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector <<= 9; //×ª»»Îª×Ö½ÚµØÖ·
 8004cfa:	4b21      	ldr	r3, [pc, #132]	; (8004d80 <SD_ReadDisk+0x94>)
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	2b06      	cmp	r3, #6
 8004d00:	d002      	beq.n	8004d08 <SD_ReadDisk+0x1c>
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	025b      	lsls	r3, r3, #9
 8004d06:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004d08:	79fb      	ldrb	r3, [r7, #7]
 8004d0a:	2b01      	cmp	r3, #1
 8004d0c:	d111      	bne.n	8004d32 <SD_ReadDisk+0x46>
    {
        r1 = SD_SendCmd(CMD17, sector, 0X01); //¶ÁÃüÁî
 8004d0e:	2201      	movs	r2, #1
 8004d10:	68b9      	ldr	r1, [r7, #8]
 8004d12:	2011      	movs	r0, #17
 8004d14:	f7ff fe35 	bl	8004982 <SD_SendCmd>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸Áî·¢ËÍ³É¹¦
 8004d1c:	7dfb      	ldrb	r3, [r7, #23]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d127      	bne.n	8004d72 <SD_ReadDisk+0x86>
        {
            r1 = SD_RecvData(buf, 512); //½ÓÊÕ512¸ö×Ö½Ú
 8004d22:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f7ff fdc7 	bl	80048ba <SD_RecvData>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	75fb      	strb	r3, [r7, #23]
 8004d30:	e01f      	b.n	8004d72 <SD_ReadDisk+0x86>
        }
    }
    else
    {
        r1 = SD_SendCmd(CMD18, sector, 0X01); //Á¬Ðø¶ÁÃüÁî
 8004d32:	2201      	movs	r2, #1
 8004d34:	68b9      	ldr	r1, [r7, #8]
 8004d36:	2012      	movs	r0, #18
 8004d38:	f7ff fe23 	bl	8004982 <SD_SendCmd>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	75fb      	strb	r3, [r7, #23]
        do
        {
            r1 = SD_RecvData(buf, 512); //½ÓÊÕ512¸ö×Ö½Ú
 8004d40:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004d44:	68f8      	ldr	r0, [r7, #12]
 8004d46:	f7ff fdb8 	bl	80048ba <SD_RecvData>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	75fb      	strb	r3, [r7, #23]
            buf += 512;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004d54:	60fb      	str	r3, [r7, #12]
        }
        while (--cnt && r1 == 0);
 8004d56:	79fb      	ldrb	r3, [r7, #7]
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	71fb      	strb	r3, [r7, #7]
 8004d5c:	79fb      	ldrb	r3, [r7, #7]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d002      	beq.n	8004d68 <SD_ReadDisk+0x7c>
 8004d62:	7dfb      	ldrb	r3, [r7, #23]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d0eb      	beq.n	8004d40 <SD_ReadDisk+0x54>
        SD_SendCmd(CMD12, 0, 0X01);	//·¢ËÍÍ£Ö¹ÃüÁî
 8004d68:	2201      	movs	r2, #1
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	200c      	movs	r0, #12
 8004d6e:	f7ff fe08 	bl	8004982 <SD_SendCmd>
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8004d72:	f7ff fd41 	bl	80047f8 <SD_DisSelect>
    return r1;//
 8004d76:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d78:	4618      	mov	r0, r3
 8004d7a:	3718      	adds	r7, #24
 8004d7c:	46bd      	mov	sp, r7
 8004d7e:	bd80      	pop	{r7, pc}
 8004d80:	200001c1 	.word	0x200001c1

08004d84 <SD_WriteDisk>:
 * @param  sector ÉÈÇø±àºÅ
 * @param  cnt    ÒªÐ´ÈëµÄÉÈÇø¸öÊý
 * @return        0£º³É¹¦  other£ºÊ§°Ü
 */
uint8_t SD_WriteDisk(uint8_t*buf, uint32_t sector, uint8_t cnt)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b086      	sub	sp, #24
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	60f8      	str	r0, [r7, #12]
 8004d8c:	60b9      	str	r1, [r7, #8]
 8004d8e:	4613      	mov	r3, r2
 8004d90:	71fb      	strb	r3, [r7, #7]
    uint8_t r1;
    if (SD_Type != SD_TYPE_V2HC)sector *= 512; //×ª»»Îª×Ö½ÚµØÖ·
 8004d92:	4b2a      	ldr	r3, [pc, #168]	; (8004e3c <SD_WriteDisk+0xb8>)
 8004d94:	781b      	ldrb	r3, [r3, #0]
 8004d96:	2b06      	cmp	r3, #6
 8004d98:	d002      	beq.n	8004da0 <SD_WriteDisk+0x1c>
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	025b      	lsls	r3, r3, #9
 8004d9e:	60bb      	str	r3, [r7, #8]
    if (cnt == 1)
 8004da0:	79fb      	ldrb	r3, [r7, #7]
 8004da2:	2b01      	cmp	r3, #1
 8004da4:	d110      	bne.n	8004dc8 <SD_WriteDisk+0x44>
    {
        r1 = SD_SendCmd(CMD24, sector, 0X01); //¶ÁÃüÁî
 8004da6:	2201      	movs	r2, #1
 8004da8:	68b9      	ldr	r1, [r7, #8]
 8004daa:	2018      	movs	r0, #24
 8004dac:	f7ff fde9 	bl	8004982 <SD_SendCmd>
 8004db0:	4603      	mov	r3, r0
 8004db2:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0) //Ö¸Áî·¢ËÍ³É¹¦
 8004db4:	7dfb      	ldrb	r3, [r7, #23]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d138      	bne.n	8004e2c <SD_WriteDisk+0xa8>
        {
            r1 = SD_SendBlock(buf, 0xFE); //Ð´512¸ö×Ö½Ú
 8004dba:	21fe      	movs	r1, #254	; 0xfe
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f7ff fda4 	bl	800490a <SD_SendBlock>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	75fb      	strb	r3, [r7, #23]
 8004dc6:	e031      	b.n	8004e2c <SD_WriteDisk+0xa8>
        }
    }
    else
    {
        if (SD_Type != SD_TYPE_MMC)
 8004dc8:	4b1c      	ldr	r3, [pc, #112]	; (8004e3c <SD_WriteDisk+0xb8>)
 8004dca:	781b      	ldrb	r3, [r3, #0]
 8004dcc:	2b01      	cmp	r3, #1
 8004dce:	d00a      	beq.n	8004de6 <SD_WriteDisk+0x62>
        {
            SD_SendCmd(CMD55, 0, 0X01);
 8004dd0:	2201      	movs	r2, #1
 8004dd2:	2100      	movs	r1, #0
 8004dd4:	2037      	movs	r0, #55	; 0x37
 8004dd6:	f7ff fdd4 	bl	8004982 <SD_SendCmd>
            SD_SendCmd(CMD23, cnt, 0X01); //·¢ËÍÖ¸Áî
 8004dda:	79fb      	ldrb	r3, [r7, #7]
 8004ddc:	2201      	movs	r2, #1
 8004dde:	4619      	mov	r1, r3
 8004de0:	2017      	movs	r0, #23
 8004de2:	f7ff fdce 	bl	8004982 <SD_SendCmd>
        }
        r1 = SD_SendCmd(CMD25, sector, 0X01); //Á¬Ðø¶ÁÃüÁî
 8004de6:	2201      	movs	r2, #1
 8004de8:	68b9      	ldr	r1, [r7, #8]
 8004dea:	2019      	movs	r0, #25
 8004dec:	f7ff fdc9 	bl	8004982 <SD_SendCmd>
 8004df0:	4603      	mov	r3, r0
 8004df2:	75fb      	strb	r3, [r7, #23]
        if (r1 == 0)
 8004df4:	7dfb      	ldrb	r3, [r7, #23]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d118      	bne.n	8004e2c <SD_WriteDisk+0xa8>
        {
            do
            {
                r1 = SD_SendBlock(buf, 0xFC); //½ÓÊÕ512¸ö×Ö½Ú
 8004dfa:	21fc      	movs	r1, #252	; 0xfc
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f7ff fd84 	bl	800490a <SD_SendBlock>
 8004e02:	4603      	mov	r3, r0
 8004e04:	75fb      	strb	r3, [r7, #23]
                buf += 512;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8004e0c:	60fb      	str	r3, [r7, #12]
            }
            while (--cnt && r1 == 0);
 8004e0e:	79fb      	ldrb	r3, [r7, #7]
 8004e10:	3b01      	subs	r3, #1
 8004e12:	71fb      	strb	r3, [r7, #7]
 8004e14:	79fb      	ldrb	r3, [r7, #7]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <SD_WriteDisk+0x9c>
 8004e1a:	7dfb      	ldrb	r3, [r7, #23]
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d0ec      	beq.n	8004dfa <SD_WriteDisk+0x76>
            r1 = SD_SendBlock(0, 0xFD); //½ÓÊÕ512¸ö×Ö½Ú
 8004e20:	21fd      	movs	r1, #253	; 0xfd
 8004e22:	2000      	movs	r0, #0
 8004e24:	f7ff fd71 	bl	800490a <SD_SendBlock>
 8004e28:	4603      	mov	r3, r0
 8004e2a:	75fb      	strb	r3, [r7, #23]
        }
    }
    SD_DisSelect();//È¡ÏûÆ¬Ñ¡
 8004e2c:	f7ff fce4 	bl	80047f8 <SD_DisSelect>
    return r1;//
 8004e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e32:	4618      	mov	r0, r3
 8004e34:	3718      	adds	r7, #24
 8004e36:	46bd      	mov	sp, r7
 8004e38:	bd80      	pop	{r7, pc}
 8004e3a:	bf00      	nop
 8004e3c:	200001c1 	.word	0x200001c1

08004e40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004e40:	b480      	push	{r7}
 8004e42:	b083      	sub	sp, #12
 8004e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e46:	2300      	movs	r3, #0
 8004e48:	607b      	str	r3, [r7, #4]
 8004e4a:	4b10      	ldr	r3, [pc, #64]	; (8004e8c <HAL_MspInit+0x4c>)
 8004e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4e:	4a0f      	ldr	r2, [pc, #60]	; (8004e8c <HAL_MspInit+0x4c>)
 8004e50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e54:	6453      	str	r3, [r2, #68]	; 0x44
 8004e56:	4b0d      	ldr	r3, [pc, #52]	; (8004e8c <HAL_MspInit+0x4c>)
 8004e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e5e:	607b      	str	r3, [r7, #4]
 8004e60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004e62:	2300      	movs	r3, #0
 8004e64:	603b      	str	r3, [r7, #0]
 8004e66:	4b09      	ldr	r3, [pc, #36]	; (8004e8c <HAL_MspInit+0x4c>)
 8004e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6a:	4a08      	ldr	r2, [pc, #32]	; (8004e8c <HAL_MspInit+0x4c>)
 8004e6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e70:	6413      	str	r3, [r2, #64]	; 0x40
 8004e72:	4b06      	ldr	r3, [pc, #24]	; (8004e8c <HAL_MspInit+0x4c>)
 8004e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e7a:	603b      	str	r3, [r7, #0]
 8004e7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004e7e:	bf00      	nop
 8004e80:	370c      	adds	r7, #12
 8004e82:	46bd      	mov	sp, r7
 8004e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	40023800 	.word	0x40023800

08004e90 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b08a      	sub	sp, #40	; 0x28
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e98:	f107 0314 	add.w	r3, r7, #20
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	605a      	str	r2, [r3, #4]
 8004ea2:	609a      	str	r2, [r3, #8]
 8004ea4:	60da      	str	r2, [r3, #12]
 8004ea6:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	4a19      	ldr	r2, [pc, #100]	; (8004f14 <HAL_I2C_MspInit+0x84>)
 8004eae:	4293      	cmp	r3, r2
 8004eb0:	d12c      	bne.n	8004f0c <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	613b      	str	r3, [r7, #16]
 8004eb6:	4b18      	ldr	r3, [pc, #96]	; (8004f18 <HAL_I2C_MspInit+0x88>)
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004eba:	4a17      	ldr	r2, [pc, #92]	; (8004f18 <HAL_I2C_MspInit+0x88>)
 8004ebc:	f043 0302 	orr.w	r3, r3, #2
 8004ec0:	6313      	str	r3, [r2, #48]	; 0x30
 8004ec2:	4b15      	ldr	r3, [pc, #84]	; (8004f18 <HAL_I2C_MspInit+0x88>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ec6:	f003 0302 	and.w	r3, r3, #2
 8004eca:	613b      	str	r3, [r7, #16]
 8004ecc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 8004ece:	f44f 7310 	mov.w	r3, #576	; 0x240
 8004ed2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004ed4:	2312      	movs	r3, #18
 8004ed6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004edc:	2303      	movs	r3, #3
 8004ede:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004ee4:	f107 0314 	add.w	r3, r7, #20
 8004ee8:	4619      	mov	r1, r3
 8004eea:	480c      	ldr	r0, [pc, #48]	; (8004f1c <HAL_I2C_MspInit+0x8c>)
 8004eec:	f001 fabc 	bl	8006468 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004ef0:	2300      	movs	r3, #0
 8004ef2:	60fb      	str	r3, [r7, #12]
 8004ef4:	4b08      	ldr	r3, [pc, #32]	; (8004f18 <HAL_I2C_MspInit+0x88>)
 8004ef6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ef8:	4a07      	ldr	r2, [pc, #28]	; (8004f18 <HAL_I2C_MspInit+0x88>)
 8004efa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004efe:	6413      	str	r3, [r2, #64]	; 0x40
 8004f00:	4b05      	ldr	r3, [pc, #20]	; (8004f18 <HAL_I2C_MspInit+0x88>)
 8004f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f04:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f08:	60fb      	str	r3, [r7, #12]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004f0c:	bf00      	nop
 8004f0e:	3728      	adds	r7, #40	; 0x28
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}
 8004f14:	40005400 	.word	0x40005400
 8004f18:	40023800 	.word	0x40023800
 8004f1c:	40020400 	.word	0x40020400

08004f20 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	b082      	sub	sp, #8
 8004f24:	af00      	add	r7, sp, #0
 8004f26:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	4a0a      	ldr	r2, [pc, #40]	; (8004f58 <HAL_I2C_MspDeInit+0x38>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d10e      	bne.n	8004f50 <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8004f32:	4b0a      	ldr	r3, [pc, #40]	; (8004f5c <HAL_I2C_MspDeInit+0x3c>)
 8004f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f36:	4a09      	ldr	r2, [pc, #36]	; (8004f5c <HAL_I2C_MspDeInit+0x3c>)
 8004f38:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004f3c:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8004f3e:	2140      	movs	r1, #64	; 0x40
 8004f40:	4807      	ldr	r0, [pc, #28]	; (8004f60 <HAL_I2C_MspDeInit+0x40>)
 8004f42:	f001 fc2b 	bl	800679c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 8004f46:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004f4a:	4805      	ldr	r0, [pc, #20]	; (8004f60 <HAL_I2C_MspDeInit+0x40>)
 8004f4c:	f001 fc26 	bl	800679c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8004f50:	bf00      	nop
 8004f52:	3708      	adds	r7, #8
 8004f54:	46bd      	mov	sp, r7
 8004f56:	bd80      	pop	{r7, pc}
 8004f58:	40005400 	.word	0x40005400
 8004f5c:	40023800 	.word	0x40023800
 8004f60:	40020400 	.word	0x40020400

08004f64 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	b08a      	sub	sp, #40	; 0x28
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004f6c:	f107 0314 	add.w	r3, r7, #20
 8004f70:	2200      	movs	r2, #0
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	605a      	str	r2, [r3, #4]
 8004f76:	609a      	str	r2, [r3, #8]
 8004f78:	60da      	str	r2, [r3, #12]
 8004f7a:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI3)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	4a45      	ldr	r2, [pc, #276]	; (8005098 <HAL_I2S_MspInit+0x134>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	f040 8084 	bne.w	8005090 <HAL_I2S_MspInit+0x12c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8004f88:	2300      	movs	r3, #0
 8004f8a:	613b      	str	r3, [r7, #16]
 8004f8c:	4b43      	ldr	r3, [pc, #268]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f90:	4a42      	ldr	r2, [pc, #264]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f96:	6413      	str	r3, [r2, #64]	; 0x40
 8004f98:	4b40      	ldr	r3, [pc, #256]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004f9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004fa0:	613b      	str	r3, [r7, #16]
 8004fa2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	60fb      	str	r3, [r7, #12]
 8004fa8:	4b3c      	ldr	r3, [pc, #240]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004faa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fac:	4a3b      	ldr	r2, [pc, #236]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004fae:	f043 0301 	orr.w	r3, r3, #1
 8004fb2:	6313      	str	r3, [r2, #48]	; 0x30
 8004fb4:	4b39      	ldr	r3, [pc, #228]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb8:	f003 0301 	and.w	r3, r3, #1
 8004fbc:	60fb      	str	r3, [r7, #12]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	4b35      	ldr	r3, [pc, #212]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fc8:	4a34      	ldr	r2, [pc, #208]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004fca:	f043 0304 	orr.w	r3, r3, #4
 8004fce:	6313      	str	r3, [r2, #48]	; 0x30
 8004fd0:	4b32      	ldr	r3, [pc, #200]	; (800509c <HAL_I2S_MspInit+0x138>)
 8004fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fd4:	f003 0304 	and.w	r3, r3, #4
 8004fd8:	60bb      	str	r3, [r7, #8]
 8004fda:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004fdc:	2310      	movs	r3, #16
 8004fde:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fe0:	2302      	movs	r3, #2
 8004fe2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004fe8:	2300      	movs	r3, #0
 8004fea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8004fec:	2306      	movs	r3, #6
 8004fee:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ff0:	f107 0314 	add.w	r3, r7, #20
 8004ff4:	4619      	mov	r1, r3
 8004ff6:	482a      	ldr	r0, [pc, #168]	; (80050a0 <HAL_I2S_MspInit+0x13c>)
 8004ff8:	f001 fa36 	bl	8006468 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8004ffc:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8005000:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005002:	2302      	movs	r3, #2
 8005004:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005006:	2300      	movs	r3, #0
 8005008:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800500a:	2300      	movs	r3, #0
 800500c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800500e:	2306      	movs	r3, #6
 8005010:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005012:	f107 0314 	add.w	r3, r7, #20
 8005016:	4619      	mov	r1, r3
 8005018:	4822      	ldr	r0, [pc, #136]	; (80050a4 <HAL_I2S_MspInit+0x140>)
 800501a:	f001 fa25 	bl	8006468 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 800501e:	4b22      	ldr	r3, [pc, #136]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005020:	4a22      	ldr	r2, [pc, #136]	; (80050ac <HAL_I2S_MspInit+0x148>)
 8005022:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8005024:	4b20      	ldr	r3, [pc, #128]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005026:	2200      	movs	r2, #0
 8005028:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800502a:	4b1f      	ldr	r3, [pc, #124]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 800502c:	2240      	movs	r2, #64	; 0x40
 800502e:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005030:	4b1d      	ldr	r3, [pc, #116]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005032:	2200      	movs	r2, #0
 8005034:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8005036:	4b1c      	ldr	r3, [pc, #112]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005038:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800503c:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800503e:	4b1a      	ldr	r3, [pc, #104]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005040:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005044:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005046:	4b18      	ldr	r3, [pc, #96]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005048:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800504c:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 800504e:	4b16      	ldr	r3, [pc, #88]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005050:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005054:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8005056:	4b14      	ldr	r3, [pc, #80]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005058:	2200      	movs	r2, #0
 800505a:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800505c:	4b12      	ldr	r3, [pc, #72]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 800505e:	2204      	movs	r2, #4
 8005060:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8005062:	4b11      	ldr	r3, [pc, #68]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005064:	2203      	movs	r2, #3
 8005066:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8005068:	4b0f      	ldr	r3, [pc, #60]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 800506a:	2200      	movs	r2, #0
 800506c:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 800506e:	4b0e      	ldr	r3, [pc, #56]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005070:	2200      	movs	r2, #0
 8005072:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8005074:	480c      	ldr	r0, [pc, #48]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005076:	f000 fdbb 	bl	8005bf0 <HAL_DMA_Init>
 800507a:	4603      	mov	r3, r0
 800507c:	2b00      	cmp	r3, #0
 800507e:	d001      	beq.n	8005084 <HAL_I2S_MspInit+0x120>
    {
      Error_Handler();
 8005080:	f7ff fb54 	bl	800472c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	4a08      	ldr	r2, [pc, #32]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 8005088:	639a      	str	r2, [r3, #56]	; 0x38
 800508a:	4a07      	ldr	r2, [pc, #28]	; (80050a8 <HAL_I2S_MspInit+0x144>)
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8005090:	bf00      	nop
 8005092:	3728      	adds	r7, #40	; 0x28
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	40003c00 	.word	0x40003c00
 800509c:	40023800 	.word	0x40023800
 80050a0:	40020000 	.word	0x40020000
 80050a4:	40020800 	.word	0x40020800
 80050a8:	20001910 	.word	0x20001910
 80050ac:	40026088 	.word	0x40026088

080050b0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80050b0:	b580      	push	{r7, lr}
 80050b2:	b08a      	sub	sp, #40	; 0x28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b8:	f107 0314 	add.w	r3, r7, #20
 80050bc:	2200      	movs	r2, #0
 80050be:	601a      	str	r2, [r3, #0]
 80050c0:	605a      	str	r2, [r3, #4]
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	60da      	str	r2, [r3, #12]
 80050c6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	4a19      	ldr	r2, [pc, #100]	; (8005134 <HAL_SPI_MspInit+0x84>)
 80050ce:	4293      	cmp	r3, r2
 80050d0:	d12b      	bne.n	800512a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80050d2:	2300      	movs	r3, #0
 80050d4:	613b      	str	r3, [r7, #16]
 80050d6:	4b18      	ldr	r3, [pc, #96]	; (8005138 <HAL_SPI_MspInit+0x88>)
 80050d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050da:	4a17      	ldr	r2, [pc, #92]	; (8005138 <HAL_SPI_MspInit+0x88>)
 80050dc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80050e0:	6453      	str	r3, [r2, #68]	; 0x44
 80050e2:	4b15      	ldr	r3, [pc, #84]	; (8005138 <HAL_SPI_MspInit+0x88>)
 80050e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050e6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80050ea:	613b      	str	r3, [r7, #16]
 80050ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050ee:	2300      	movs	r3, #0
 80050f0:	60fb      	str	r3, [r7, #12]
 80050f2:	4b11      	ldr	r3, [pc, #68]	; (8005138 <HAL_SPI_MspInit+0x88>)
 80050f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f6:	4a10      	ldr	r2, [pc, #64]	; (8005138 <HAL_SPI_MspInit+0x88>)
 80050f8:	f043 0301 	orr.w	r3, r3, #1
 80050fc:	6313      	str	r3, [r2, #48]	; 0x30
 80050fe:	4b0e      	ldr	r3, [pc, #56]	; (8005138 <HAL_SPI_MspInit+0x88>)
 8005100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005102:	f003 0301 	and.w	r3, r3, #1
 8005106:	60fb      	str	r3, [r7, #12]
 8005108:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800510a:	23e0      	movs	r3, #224	; 0xe0
 800510c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800510e:	2302      	movs	r3, #2
 8005110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005112:	2300      	movs	r3, #0
 8005114:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005116:	2303      	movs	r3, #3
 8005118:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800511a:	2305      	movs	r3, #5
 800511c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800511e:	f107 0314 	add.w	r3, r7, #20
 8005122:	4619      	mov	r1, r3
 8005124:	4805      	ldr	r0, [pc, #20]	; (800513c <HAL_SPI_MspInit+0x8c>)
 8005126:	f001 f99f 	bl	8006468 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800512a:	bf00      	nop
 800512c:	3728      	adds	r7, #40	; 0x28
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	40013000 	.word	0x40013000
 8005138:	40023800 	.word	0x40023800
 800513c:	40020000 	.word	0x40020000

08005140 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a08      	ldr	r2, [pc, #32]	; (8005170 <HAL_SPI_MspDeInit+0x30>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d109      	bne.n	8005166 <HAL_SPI_MspDeInit+0x26>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8005152:	4b08      	ldr	r3, [pc, #32]	; (8005174 <HAL_SPI_MspDeInit+0x34>)
 8005154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005156:	4a07      	ldr	r2, [pc, #28]	; (8005174 <HAL_SPI_MspDeInit+0x34>)
 8005158:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800515c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800515e:	21e0      	movs	r1, #224	; 0xe0
 8005160:	4805      	ldr	r0, [pc, #20]	; (8005178 <HAL_SPI_MspDeInit+0x38>)
 8005162:	f001 fb1b 	bl	800679c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI1_MspDeInit 1 */

  /* USER CODE END SPI1_MspDeInit 1 */
  }

}
 8005166:	bf00      	nop
 8005168:	3708      	adds	r7, #8
 800516a:	46bd      	mov	sp, r7
 800516c:	bd80      	pop	{r7, pc}
 800516e:	bf00      	nop
 8005170:	40013000 	.word	0x40013000
 8005174:	40023800 	.word	0x40023800
 8005178:	40020000 	.word	0x40020000

0800517c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b08a      	sub	sp, #40	; 0x28
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005184:	f107 0314 	add.w	r3, r7, #20
 8005188:	2200      	movs	r2, #0
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	605a      	str	r2, [r3, #4]
 800518e:	609a      	str	r2, [r3, #8]
 8005190:	60da      	str	r2, [r3, #12]
 8005192:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a19      	ldr	r2, [pc, #100]	; (8005200 <HAL_UART_MspInit+0x84>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d12b      	bne.n	80051f6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 800519e:	2300      	movs	r3, #0
 80051a0:	613b      	str	r3, [r7, #16]
 80051a2:	4b18      	ldr	r3, [pc, #96]	; (8005204 <HAL_UART_MspInit+0x88>)
 80051a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051a6:	4a17      	ldr	r2, [pc, #92]	; (8005204 <HAL_UART_MspInit+0x88>)
 80051a8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80051ac:	6413      	str	r3, [r2, #64]	; 0x40
 80051ae:	4b15      	ldr	r3, [pc, #84]	; (8005204 <HAL_UART_MspInit+0x88>)
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051b6:	613b      	str	r3, [r7, #16]
 80051b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80051ba:	2300      	movs	r3, #0
 80051bc:	60fb      	str	r3, [r7, #12]
 80051be:	4b11      	ldr	r3, [pc, #68]	; (8005204 <HAL_UART_MspInit+0x88>)
 80051c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c2:	4a10      	ldr	r2, [pc, #64]	; (8005204 <HAL_UART_MspInit+0x88>)
 80051c4:	f043 0301 	orr.w	r3, r3, #1
 80051c8:	6313      	str	r3, [r2, #48]	; 0x30
 80051ca:	4b0e      	ldr	r3, [pc, #56]	; (8005204 <HAL_UART_MspInit+0x88>)
 80051cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051ce:	f003 0301 	and.w	r3, r3, #1
 80051d2:	60fb      	str	r3, [r7, #12]
 80051d4:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80051d6:	2303      	movs	r3, #3
 80051d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80051da:	2302      	movs	r3, #2
 80051dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80051de:	2301      	movs	r3, #1
 80051e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051e2:	2303      	movs	r3, #3
 80051e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80051e6:	2308      	movs	r3, #8
 80051e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80051ea:	f107 0314 	add.w	r3, r7, #20
 80051ee:	4619      	mov	r1, r3
 80051f0:	4805      	ldr	r0, [pc, #20]	; (8005208 <HAL_UART_MspInit+0x8c>)
 80051f2:	f001 f939 	bl	8006468 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 80051f6:	bf00      	nop
 80051f8:	3728      	adds	r7, #40	; 0x28
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
 80051fe:	bf00      	nop
 8005200:	40004c00 	.word	0x40004c00
 8005204:	40023800 	.word	0x40023800
 8005208:	40020000 	.word	0x40020000

0800520c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08c      	sub	sp, #48	; 0x30
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8005214:	2300      	movs	r3, #0
 8005216:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8005218:	2300      	movs	r3, #0
 800521a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 800521c:	2200      	movs	r2, #0
 800521e:	6879      	ldr	r1, [r7, #4]
 8005220:	2036      	movs	r0, #54	; 0x36
 8005222:	f000 fcbb 	bl	8005b9c <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8005226:	2036      	movs	r0, #54	; 0x36
 8005228:	f000 fcd4 	bl	8005bd4 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800522c:	2300      	movs	r3, #0
 800522e:	60fb      	str	r3, [r7, #12]
 8005230:	4b1f      	ldr	r3, [pc, #124]	; (80052b0 <HAL_InitTick+0xa4>)
 8005232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005234:	4a1e      	ldr	r2, [pc, #120]	; (80052b0 <HAL_InitTick+0xa4>)
 8005236:	f043 0310 	orr.w	r3, r3, #16
 800523a:	6413      	str	r3, [r2, #64]	; 0x40
 800523c:	4b1c      	ldr	r3, [pc, #112]	; (80052b0 <HAL_InitTick+0xa4>)
 800523e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005240:	f003 0310 	and.w	r3, r3, #16
 8005244:	60fb      	str	r3, [r7, #12]
 8005246:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8005248:	f107 0210 	add.w	r2, r7, #16
 800524c:	f107 0314 	add.w	r3, r7, #20
 8005250:	4611      	mov	r1, r2
 8005252:	4618      	mov	r0, r3
 8005254:	f004 f8dc 	bl	8009410 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8005258:	f004 f8b2 	bl	80093c0 <HAL_RCC_GetPCLK1Freq>
 800525c:	4603      	mov	r3, r0
 800525e:	005b      	lsls	r3, r3, #1
 8005260:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8005262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005264:	4a13      	ldr	r2, [pc, #76]	; (80052b4 <HAL_InitTick+0xa8>)
 8005266:	fba2 2303 	umull	r2, r3, r2, r3
 800526a:	0c9b      	lsrs	r3, r3, #18
 800526c:	3b01      	subs	r3, #1
 800526e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8005270:	4b11      	ldr	r3, [pc, #68]	; (80052b8 <HAL_InitTick+0xac>)
 8005272:	4a12      	ldr	r2, [pc, #72]	; (80052bc <HAL_InitTick+0xb0>)
 8005274:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8005276:	4b10      	ldr	r3, [pc, #64]	; (80052b8 <HAL_InitTick+0xac>)
 8005278:	f240 32e7 	movw	r2, #999	; 0x3e7
 800527c:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800527e:	4a0e      	ldr	r2, [pc, #56]	; (80052b8 <HAL_InitTick+0xac>)
 8005280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005282:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8005284:	4b0c      	ldr	r3, [pc, #48]	; (80052b8 <HAL_InitTick+0xac>)
 8005286:	2200      	movs	r2, #0
 8005288:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800528a:	4b0b      	ldr	r3, [pc, #44]	; (80052b8 <HAL_InitTick+0xac>)
 800528c:	2200      	movs	r2, #0
 800528e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8005290:	4809      	ldr	r0, [pc, #36]	; (80052b8 <HAL_InitTick+0xac>)
 8005292:	f004 ffd5 	bl	800a240 <HAL_TIM_Base_Init>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d104      	bne.n	80052a6 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 800529c:	4806      	ldr	r0, [pc, #24]	; (80052b8 <HAL_InitTick+0xac>)
 800529e:	f005 f804 	bl	800a2aa <HAL_TIM_Base_Start_IT>
 80052a2:	4603      	mov	r3, r0
 80052a4:	e000      	b.n	80052a8 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3730      	adds	r7, #48	; 0x30
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40023800 	.word	0x40023800
 80052b4:	431bde83 	.word	0x431bde83
 80052b8:	200019b8 	.word	0x200019b8
 80052bc:	40001000 	.word	0x40001000

080052c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80052c4:	e7fe      	b.n	80052c4 <NMI_Handler+0x4>

080052c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80052c6:	b480      	push	{r7}
 80052c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80052ca:	e7fe      	b.n	80052ca <HardFault_Handler+0x4>

080052cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80052cc:	b480      	push	{r7}
 80052ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80052d0:	e7fe      	b.n	80052d0 <MemManage_Handler+0x4>

080052d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80052d2:	b480      	push	{r7}
 80052d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80052d6:	e7fe      	b.n	80052d6 <BusFault_Handler+0x4>

080052d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80052d8:	b480      	push	{r7}
 80052da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80052dc:	e7fe      	b.n	80052dc <UsageFault_Handler+0x4>

080052de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80052de:	b480      	push	{r7}
 80052e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80052e2:	bf00      	nop
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80052f0:	2001      	movs	r0, #1
 80052f2:	f001 fb81 	bl	80069f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80052f6:	bf00      	nop
 80052f8:	bd80      	pop	{r7, pc}
	...

080052fc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8005300:	4802      	ldr	r0, [pc, #8]	; (800530c <DMA1_Stream5_IRQHandler+0x10>)
 8005302:	f000 fe49 	bl	8005f98 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8005306:	bf00      	nop
 8005308:	bd80      	pop	{r7, pc}
 800530a:	bf00      	nop
 800530c:	20001910 	.word	0x20001910

08005310 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8005314:	4802      	ldr	r0, [pc, #8]	; (8005320 <TIM6_DAC_IRQHandler+0x10>)
 8005316:	f004 ffec 	bl	800a2f2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800531a:	bf00      	nop
 800531c:	bd80      	pop	{r7, pc}
 800531e:	bf00      	nop
 8005320:	200019b8 	.word	0x200019b8

08005324 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b086      	sub	sp, #24
 8005328:	af00      	add	r7, sp, #0
 800532a:	60f8      	str	r0, [r7, #12]
 800532c:	60b9      	str	r1, [r7, #8]
 800532e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005330:	2300      	movs	r3, #0
 8005332:	617b      	str	r3, [r7, #20]
 8005334:	e00a      	b.n	800534c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8005336:	f3af 8000 	nop.w
 800533a:	4601      	mov	r1, r0
 800533c:	68bb      	ldr	r3, [r7, #8]
 800533e:	1c5a      	adds	r2, r3, #1
 8005340:	60ba      	str	r2, [r7, #8]
 8005342:	b2ca      	uxtb	r2, r1
 8005344:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	3301      	adds	r3, #1
 800534a:	617b      	str	r3, [r7, #20]
 800534c:	697a      	ldr	r2, [r7, #20]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	429a      	cmp	r2, r3
 8005352:	dbf0      	blt.n	8005336 <_read+0x12>
	}

return len;
 8005354:	687b      	ldr	r3, [r7, #4]
}
 8005356:	4618      	mov	r0, r3
 8005358:	3718      	adds	r7, #24
 800535a:	46bd      	mov	sp, r7
 800535c:	bd80      	pop	{r7, pc}

0800535e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800535e:	b580      	push	{r7, lr}
 8005360:	b086      	sub	sp, #24
 8005362:	af00      	add	r7, sp, #0
 8005364:	60f8      	str	r0, [r7, #12]
 8005366:	60b9      	str	r1, [r7, #8]
 8005368:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800536a:	2300      	movs	r3, #0
 800536c:	617b      	str	r3, [r7, #20]
 800536e:	e009      	b.n	8005384 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	60ba      	str	r2, [r7, #8]
 8005376:	781b      	ldrb	r3, [r3, #0]
 8005378:	4618      	mov	r0, r3
 800537a:	f7fe fe7d 	bl	8004078 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	3301      	adds	r3, #1
 8005382:	617b      	str	r3, [r7, #20]
 8005384:	697a      	ldr	r2, [r7, #20]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	429a      	cmp	r2, r3
 800538a:	dbf1      	blt.n	8005370 <_write+0x12>
	}
	return len;
 800538c:	687b      	ldr	r3, [r7, #4]
}
 800538e:	4618      	mov	r0, r3
 8005390:	3718      	adds	r7, #24
 8005392:	46bd      	mov	sp, r7
 8005394:	bd80      	pop	{r7, pc}

08005396 <_close>:

int _close(int file)
{
 8005396:	b480      	push	{r7}
 8005398:	b083      	sub	sp, #12
 800539a:	af00      	add	r7, sp, #0
 800539c:	6078      	str	r0, [r7, #4]
	return -1;
 800539e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80053a2:	4618      	mov	r0, r3
 80053a4:	370c      	adds	r7, #12
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr

080053ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80053ae:	b480      	push	{r7}
 80053b0:	b083      	sub	sp, #12
 80053b2:	af00      	add	r7, sp, #0
 80053b4:	6078      	str	r0, [r7, #4]
 80053b6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80053be:	605a      	str	r2, [r3, #4]
	return 0;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	370c      	adds	r7, #12
 80053c6:	46bd      	mov	sp, r7
 80053c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053cc:	4770      	bx	lr

080053ce <_isatty>:

int _isatty(int file)
{
 80053ce:	b480      	push	{r7}
 80053d0:	b083      	sub	sp, #12
 80053d2:	af00      	add	r7, sp, #0
 80053d4:	6078      	str	r0, [r7, #4]
	return 1;
 80053d6:	2301      	movs	r3, #1
}
 80053d8:	4618      	mov	r0, r3
 80053da:	370c      	adds	r7, #12
 80053dc:	46bd      	mov	sp, r7
 80053de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e2:	4770      	bx	lr

080053e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80053e4:	b480      	push	{r7}
 80053e6:	b085      	sub	sp, #20
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	60f8      	str	r0, [r7, #12]
 80053ec:	60b9      	str	r1, [r7, #8]
 80053ee:	607a      	str	r2, [r7, #4]
	return 0;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
	...

08005400 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b086      	sub	sp, #24
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005408:	4a14      	ldr	r2, [pc, #80]	; (800545c <_sbrk+0x5c>)
 800540a:	4b15      	ldr	r3, [pc, #84]	; (8005460 <_sbrk+0x60>)
 800540c:	1ad3      	subs	r3, r2, r3
 800540e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005410:	697b      	ldr	r3, [r7, #20]
 8005412:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005414:	4b13      	ldr	r3, [pc, #76]	; (8005464 <_sbrk+0x64>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2b00      	cmp	r3, #0
 800541a:	d102      	bne.n	8005422 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800541c:	4b11      	ldr	r3, [pc, #68]	; (8005464 <_sbrk+0x64>)
 800541e:	4a12      	ldr	r2, [pc, #72]	; (8005468 <_sbrk+0x68>)
 8005420:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005422:	4b10      	ldr	r3, [pc, #64]	; (8005464 <_sbrk+0x64>)
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	4413      	add	r3, r2
 800542a:	693a      	ldr	r2, [r7, #16]
 800542c:	429a      	cmp	r2, r3
 800542e:	d207      	bcs.n	8005440 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005430:	f006 f918 	bl	800b664 <__errno>
 8005434:	4602      	mov	r2, r0
 8005436:	230c      	movs	r3, #12
 8005438:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800543a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800543e:	e009      	b.n	8005454 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005440:	4b08      	ldr	r3, [pc, #32]	; (8005464 <_sbrk+0x64>)
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005446:	4b07      	ldr	r3, [pc, #28]	; (8005464 <_sbrk+0x64>)
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	4413      	add	r3, r2
 800544e:	4a05      	ldr	r2, [pc, #20]	; (8005464 <_sbrk+0x64>)
 8005450:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8005452:	68fb      	ldr	r3, [r7, #12]
}
 8005454:	4618      	mov	r0, r3
 8005456:	3718      	adds	r7, #24
 8005458:	46bd      	mov	sp, r7
 800545a:	bd80      	pop	{r7, pc}
 800545c:	20020000 	.word	0x20020000
 8005460:	00000400 	.word	0x00000400
 8005464:	200001c4 	.word	0x200001c4
 8005468:	20002040 	.word	0x20002040

0800546c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800546c:	b480      	push	{r7}
 800546e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005470:	4b08      	ldr	r3, [pc, #32]	; (8005494 <SystemInit+0x28>)
 8005472:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005476:	4a07      	ldr	r2, [pc, #28]	; (8005494 <SystemInit+0x28>)
 8005478:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800547c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005480:	4b04      	ldr	r3, [pc, #16]	; (8005494 <SystemInit+0x28>)
 8005482:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005486:	609a      	str	r2, [r3, #8]
#endif
}
 8005488:	bf00      	nop
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr
 8005492:	bf00      	nop
 8005494:	e000ed00 	.word	0xe000ed00

08005498 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
    BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8005498:	b580      	push	{r7, lr}
 800549a:	b082      	sub	sp, #8
 800549c:	af00      	add	r7, sp, #0
 800549e:	4603      	mov	r3, r0
 80054a0:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80054a2:	4b10      	ldr	r3, [pc, #64]	; (80054e4 <USER_initialize+0x4c>)
 80054a4:	2201      	movs	r2, #1
 80054a6:	701a      	strb	r2, [r3, #0]

    printf("# SD Card Init ");
 80054a8:	480f      	ldr	r0, [pc, #60]	; (80054e8 <USER_initialize+0x50>)
 80054aa:	f006 f90d 	bl	800b6c8 <iprintf>
    if(SD_Initialize() == 0)
 80054ae:	f7ff fb29 	bl	8004b04 <SD_Initialize>
 80054b2:	4603      	mov	r3, r0
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d102      	bne.n	80054be <USER_initialize+0x26>
    {
        Stat = RES_OK;
 80054b8:	4b0a      	ldr	r3, [pc, #40]	; (80054e4 <USER_initialize+0x4c>)
 80054ba:	2200      	movs	r2, #0
 80054bc:	701a      	strb	r2, [r3, #0]
    }
    printf("%s!\r\n", Stat == RES_OK ? "Successfully" : "Failed");
 80054be:	4b09      	ldr	r3, [pc, #36]	; (80054e4 <USER_initialize+0x4c>)
 80054c0:	781b      	ldrb	r3, [r3, #0]
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d101      	bne.n	80054cc <USER_initialize+0x34>
 80054c8:	4b08      	ldr	r3, [pc, #32]	; (80054ec <USER_initialize+0x54>)
 80054ca:	e000      	b.n	80054ce <USER_initialize+0x36>
 80054cc:	4b08      	ldr	r3, [pc, #32]	; (80054f0 <USER_initialize+0x58>)
 80054ce:	4619      	mov	r1, r3
 80054d0:	4808      	ldr	r0, [pc, #32]	; (80054f4 <USER_initialize+0x5c>)
 80054d2:	f006 f8f9 	bl	800b6c8 <iprintf>

    return Stat;
 80054d6:	4b03      	ldr	r3, [pc, #12]	; (80054e4 <USER_initialize+0x4c>)
 80054d8:	781b      	ldrb	r3, [r3, #0]
 80054da:	b2db      	uxtb	r3, r3
    /* USER CODE END INIT */
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3708      	adds	r7, #8
 80054e0:	46bd      	mov	sp, r7
 80054e2:	bd80      	pop	{r7, pc}
 80054e4:	2000003c 	.word	0x2000003c
 80054e8:	0800c850 	.word	0x0800c850
 80054ec:	0800c860 	.word	0x0800c860
 80054f0:	0800c870 	.word	0x0800c870
 80054f4:	0800c878 	.word	0x0800c878

080054f8 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
    BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80054f8:	b480      	push	{r7}
 80054fa:	b083      	sub	sp, #12
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	4603      	mov	r3, r0
 8005500:	71fb      	strb	r3, [r7, #7]
    /* USER CODE BEGIN STATUS */
    return RES_OK;
 8005502:	2300      	movs	r3, #0
    /* USER CODE END STATUS */
}
 8005504:	4618      	mov	r0, r3
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <USER_read>:
    BYTE pdrv,      /* Physical drive nmuber to identify the drive */
    BYTE *buff,     /* Data buffer to store read data */
    DWORD sector,   /* Sector address in LBA */
    UINT count      /* Number of sectors to read */
)
{
 8005510:	b580      	push	{r7, lr}
 8005512:	b084      	sub	sp, #16
 8005514:	af00      	add	r7, sp, #0
 8005516:	60b9      	str	r1, [r7, #8]
 8005518:	607a      	str	r2, [r7, #4]
 800551a:	603b      	str	r3, [r7, #0]
 800551c:	4603      	mov	r3, r0
 800551e:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN READ */
    return SD_ReadDisk(buff, sector, count) == 0 ? RES_OK : RES_ERROR;
 8005520:	683b      	ldr	r3, [r7, #0]
 8005522:	b2db      	uxtb	r3, r3
 8005524:	461a      	mov	r2, r3
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	68b8      	ldr	r0, [r7, #8]
 800552a:	f7ff fbdf 	bl	8004cec <SD_ReadDisk>
 800552e:	4603      	mov	r3, r0
 8005530:	2b00      	cmp	r3, #0
 8005532:	bf14      	ite	ne
 8005534:	2301      	movne	r3, #1
 8005536:	2300      	moveq	r3, #0
 8005538:	b2db      	uxtb	r3, r3
    /* USER CODE END READ */
}
 800553a:	4618      	mov	r0, r3
 800553c:	3710      	adds	r7, #16
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}

08005542 <USER_write>:
    BYTE pdrv,          /* Physical drive nmuber to identify the drive */
    const BYTE *buff,   /* Data to be written */
    DWORD sector,       /* Sector address in LBA */
    UINT count          /* Number of sectors to write */
)
{
 8005542:	b580      	push	{r7, lr}
 8005544:	b084      	sub	sp, #16
 8005546:	af00      	add	r7, sp, #0
 8005548:	60b9      	str	r1, [r7, #8]
 800554a:	607a      	str	r2, [r7, #4]
 800554c:	603b      	str	r3, [r7, #0]
 800554e:	4603      	mov	r3, r0
 8005550:	73fb      	strb	r3, [r7, #15]
    /* USER CODE BEGIN WRITE */
    /* USER CODE HERE */
    return SD_WriteDisk((uint8_t *)buff, sector, count) == 0 ? RES_OK : RES_ERROR;;
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	461a      	mov	r2, r3
 8005558:	6879      	ldr	r1, [r7, #4]
 800555a:	68b8      	ldr	r0, [r7, #8]
 800555c:	f7ff fc12 	bl	8004d84 <SD_WriteDisk>
 8005560:	4603      	mov	r3, r0
 8005562:	2b00      	cmp	r3, #0
 8005564:	bf14      	ite	ne
 8005566:	2301      	movne	r3, #1
 8005568:	2300      	moveq	r3, #0
 800556a:	b2db      	uxtb	r3, r3
    /* USER CODE END WRITE */
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <USER_ioctl>:
DRESULT USER_ioctl (
    BYTE pdrv,      /* Physical drive nmuber (0..) */
    BYTE cmd,       /* Control code */
    void *buff      /* Buffer to send/receive control data */
)
{
 8005574:	b480      	push	{r7}
 8005576:	b083      	sub	sp, #12
 8005578:	af00      	add	r7, sp, #0
 800557a:	4603      	mov	r3, r0
 800557c:	603a      	str	r2, [r7, #0]
 800557e:	71fb      	strb	r3, [r7, #7]
 8005580:	460b      	mov	r3, r1
 8005582:	71bb      	strb	r3, [r7, #6]
    /* USER CODE BEGIN IOCTL */
    return RES_OK;
 8005584:	2300      	movs	r3, #0
    /* USER CODE END IOCTL */
}
 8005586:	4618      	mov	r0, r3
 8005588:	370c      	adds	r7, #12
 800558a:	46bd      	mov	sp, r7
 800558c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005590:	4770      	bx	lr
	...

08005594 <PlayerInit>:

FIL WavFile;

/* Private function prototypes -----------------------------------------------*/
uint8_t PlayerInit(uint32_t AudioFreq)
{
 8005594:	b580      	push	{r7, lr}
 8005596:	b082      	sub	sp, #8
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
	/* Initialize the Audio codec and all related peripherals (I2S, I2C, IOExpander, IOs...) */
	if(AUDIO_OUT_Init(OUTPUT_DEVICE_BOTH, uwVolume, AudioFreq) != 0)
 800559c:	4b08      	ldr	r3, [pc, #32]	; (80055c0 <PlayerInit+0x2c>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	4619      	mov	r1, r3
 80055a6:	2003      	movs	r0, #3
 80055a8:	f7fa ffe2 	bl	8000570 <AUDIO_OUT_Init>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d001      	beq.n	80055b6 <PlayerInit+0x22>
	{
		return 1;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e000      	b.n	80055b8 <PlayerInit+0x24>
	}
	else
	{
		return 0;
 80055b6:	2300      	movs	r3, #0
	}
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3708      	adds	r7, #8
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	20000054 	.word	0x20000054

080055c4 <AUDIO_PLAYER_Start>:
  * @brief  Starts Audio streaming.    
  * @param  idx: File index
  * @retval Audio error
  */ 
AUDIO_ErrorTypeDef AUDIO_PLAYER_Start(uint8_t idx)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	4603      	mov	r3, r0
 80055cc:	71fb      	strb	r3, [r7, #7]
  uint bytesread;

  f_close(&WavFile);
 80055ce:	4828      	ldr	r0, [pc, #160]	; (8005670 <AUDIO_PLAYER_Start+0xac>)
 80055d0:	f7fe f938 	bl	8003844 <f_close>
  if(AUDIO_GetWavObjectNumber() > idx)
 80055d4:	f7fb fc1c 	bl	8000e10 <AUDIO_GetWavObjectNumber>
 80055d8:	4603      	mov	r3, r0
 80055da:	461a      	mov	r2, r3
 80055dc:	79fb      	ldrb	r3, [r7, #7]
 80055de:	b29b      	uxth	r3, r3
 80055e0:	429a      	cmp	r2, r3
 80055e2:	d940      	bls.n	8005666 <AUDIO_PLAYER_Start+0xa2>
  {

    //Open WAV file
    f_open(&WavFile, (char *)FileList.file[idx].name, FA_READ);
 80055e4:	79fa      	ldrb	r2, [r7, #7]
 80055e6:	4613      	mov	r3, r2
 80055e8:	009b      	lsls	r3, r3, #2
 80055ea:	4413      	add	r3, r2
 80055ec:	00db      	lsls	r3, r3, #3
 80055ee:	4413      	add	r3, r2
 80055f0:	4a20      	ldr	r2, [pc, #128]	; (8005674 <AUDIO_PLAYER_Start+0xb0>)
 80055f2:	4413      	add	r3, r2
 80055f4:	3301      	adds	r3, #1
 80055f6:	2201      	movs	r2, #1
 80055f8:	4619      	mov	r1, r3
 80055fa:	481d      	ldr	r0, [pc, #116]	; (8005670 <AUDIO_PLAYER_Start+0xac>)
 80055fc:	f7fd fda2 	bl	8003144 <f_open>
    //Read WAV file Header
    f_read(&WavFile, &WaveFormat, sizeof(WaveFormat), &bytesread);
 8005600:	f107 030c 	add.w	r3, r7, #12
 8005604:	222c      	movs	r2, #44	; 0x2c
 8005606:	491c      	ldr	r1, [pc, #112]	; (8005678 <AUDIO_PLAYER_Start+0xb4>)
 8005608:	4819      	ldr	r0, [pc, #100]	; (8005670 <AUDIO_PLAYER_Start+0xac>)
 800560a:	f7fd ff5b 	bl	80034c4 <f_read>
    
    /*Adjust the Audio frequency */
    PlayerInit(WaveFormat.SampleRate);
 800560e:	4b1a      	ldr	r3, [pc, #104]	; (8005678 <AUDIO_PLAYER_Start+0xb4>)
 8005610:	699b      	ldr	r3, [r3, #24]
 8005612:	4618      	mov	r0, r3
 8005614:	f7ff ffbe 	bl	8005594 <PlayerInit>
    
    BufferCtl.state = BUFFER_OFFSET_NONE;
 8005618:	4b18      	ldr	r3, [pc, #96]	; (800567c <AUDIO_PLAYER_Start+0xb8>)
 800561a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800561e:	2200      	movs	r2, #0
 8005620:	701a      	strb	r2, [r3, #0]
    
    /* Get Data from USB Flash Disk */
    f_lseek(&WavFile, 0);
 8005622:	2100      	movs	r1, #0
 8005624:	4812      	ldr	r0, [pc, #72]	; (8005670 <AUDIO_PLAYER_Start+0xac>)
 8005626:	f7fe f937 	bl	8003898 <f_lseek>
    
    /* Fill whole buffer at first time */
    if(f_read(&WavFile,&BufferCtl.buff[0],AUDIO_OUT_BUFFER_SIZE,(void *)&bytesread) == FR_OK)
 800562a:	f107 030c 	add.w	r3, r7, #12
 800562e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005632:	4912      	ldr	r1, [pc, #72]	; (800567c <AUDIO_PLAYER_Start+0xb8>)
 8005634:	480e      	ldr	r0, [pc, #56]	; (8005670 <AUDIO_PLAYER_Start+0xac>)
 8005636:	f7fd ff45 	bl	80034c4 <f_read>
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d112      	bne.n	8005666 <AUDIO_PLAYER_Start+0xa2>
    {
      AudioState = AUDIO_STATE_PLAY;
 8005640:	4b0f      	ldr	r3, [pc, #60]	; (8005680 <AUDIO_PLAYER_Start+0xbc>)
 8005642:	2203      	movs	r2, #3
 8005644:	701a      	strb	r2, [r3, #0]
        if(bytesread != 0)
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00c      	beq.n	8005666 <AUDIO_PLAYER_Start+0xa2>
        {
          AUDIO_OUT_Play((uint16_t*)&BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE);
 800564c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005650:	480a      	ldr	r0, [pc, #40]	; (800567c <AUDIO_PLAYER_Start+0xb8>)
 8005652:	f7fa ffdb 	bl	800060c <AUDIO_OUT_Play>
          BufferCtl.fptr = bytesread;
 8005656:	68fa      	ldr	r2, [r7, #12]
 8005658:	4b08      	ldr	r3, [pc, #32]	; (800567c <AUDIO_PLAYER_Start+0xb8>)
 800565a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800565e:	3304      	adds	r3, #4
 8005660:	601a      	str	r2, [r3, #0]
          return AUDIO_ERROR_NONE;
 8005662:	2300      	movs	r3, #0
 8005664:	e000      	b.n	8005668 <AUDIO_PLAYER_Start+0xa4>
        }
      }
  }
  return AUDIO_ERROR_IO;
 8005666:	2301      	movs	r3, #1
}
 8005668:	4618      	mov	r0, r3
 800566a:	3710      	adds	r7, #16
 800566c:	46bd      	mov	sp, r7
 800566e:	bd80      	pop	{r7, pc}
 8005670:	20001e04 	.word	0x20001e04
 8005674:	20001a28 	.word	0x20001a28
 8005678:	200019fc 	.word	0x200019fc
 800567c:	200001c8 	.word	0x200001c8
 8005680:	200019f8 	.word	0x200019f8

08005684 <AUDIO_PLAYER_Process>:
  * @brief  Manages Audio process. 
  * @param  None
  * @retval Audio error
  */
AUDIO_ErrorTypeDef AUDIO_PLAYER_Process(bool isLoop)
{
 8005684:	b590      	push	{r4, r7, lr}
 8005686:	b085      	sub	sp, #20
 8005688:	af00      	add	r7, sp, #0
 800568a:	4603      	mov	r3, r0
 800568c:	71fb      	strb	r3, [r7, #7]
  uint32_t bytesread;
  AUDIO_ErrorTypeDef audio_error = AUDIO_ERROR_NONE;
 800568e:	2300      	movs	r3, #0
 8005690:	73fb      	strb	r3, [r7, #15]
  
  switch(AudioState)
 8005692:	4b84      	ldr	r3, [pc, #528]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 8005694:	781b      	ldrb	r3, [r3, #0]
 8005696:	3b03      	subs	r3, #3
 8005698:	2b0a      	cmp	r3, #10
 800569a:	f200 80fb 	bhi.w	8005894 <AUDIO_PLAYER_Process+0x210>
 800569e:	a201      	add	r2, pc, #4	; (adr r2, 80056a4 <AUDIO_PLAYER_Process+0x20>)
 80056a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056a4:	080056d1 	.word	0x080056d1
 80056a8:	08005895 	.word	0x08005895
 80056ac:	080057a1 	.word	0x080057a1
 80056b0:	080057ef 	.word	0x080057ef
 80056b4:	08005895 	.word	0x08005895
 80056b8:	08005895 	.word	0x08005895
 80056bc:	0800578f 	.word	0x0800578f
 80056c0:	08005831 	.word	0x08005831
 80056c4:	0800583d 	.word	0x0800583d
 80056c8:	08005849 	.word	0x08005849
 80056cc:	0800586f 	.word	0x0800586f
  {
  case AUDIO_STATE_PLAY:
    if(BufferCtl.fptr >= WaveFormat.FileSize)
 80056d0:	4b75      	ldr	r3, [pc, #468]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 80056d2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056d6:	3304      	adds	r3, #4
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	4b74      	ldr	r3, [pc, #464]	; (80058ac <AUDIO_PLAYER_Process+0x228>)
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d305      	bcc.n	80056ee <AUDIO_PLAYER_Process+0x6a>
    {
      AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80056e2:	2002      	movs	r0, #2
 80056e4:	f7fa ffe8 	bl	80006b8 <AUDIO_OUT_Stop>
      AudioState = AUDIO_STATE_NEXT;
 80056e8:	4b6e      	ldr	r3, [pc, #440]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 80056ea:	2205      	movs	r2, #5
 80056ec:	701a      	strb	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_HALF)
 80056ee:	4b6e      	ldr	r3, [pc, #440]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 80056f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056f4:	781b      	ldrb	r3, [r3, #0]
 80056f6:	2b01      	cmp	r3, #1
 80056f8:	d120      	bne.n	800573c <AUDIO_PLAYER_Process+0xb8>
    {
      if(f_read(&WavFile, &BufferCtl.buff[0], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 80056fa:	f107 0308 	add.w	r3, r7, #8
 80056fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005702:	4969      	ldr	r1, [pc, #420]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 8005704:	486a      	ldr	r0, [pc, #424]	; (80058b0 <AUDIO_PLAYER_Process+0x22c>)
 8005706:	f7fd fedd 	bl	80034c4 <f_read>
 800570a:	4603      	mov	r3, r0
 800570c:	2b00      	cmp	r3, #0
 800570e:	d004      	beq.n	800571a <AUDIO_PLAYER_Process+0x96>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005710:	2002      	movs	r0, #2
 8005712:	f7fa ffd1 	bl	80006b8 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8005716:	2301      	movs	r3, #1
 8005718:	e0c0      	b.n	800589c <AUDIO_PLAYER_Process+0x218>
      } 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800571a:	4b63      	ldr	r3, [pc, #396]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 800571c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005720:	2200      	movs	r2, #0
 8005722:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8005724:	4b60      	ldr	r3, [pc, #384]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 8005726:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800572a:	3304      	adds	r3, #4
 800572c:	681a      	ldr	r2, [r3, #0]
 800572e:	68bb      	ldr	r3, [r7, #8]
 8005730:	441a      	add	r2, r3
 8005732:	4b5d      	ldr	r3, [pc, #372]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 8005734:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005738:	3304      	adds	r3, #4
 800573a:	601a      	str	r2, [r3, #0]
    }
    
    if(BufferCtl.state == BUFFER_OFFSET_FULL)
 800573c:	4b5a      	ldr	r3, [pc, #360]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 800573e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005742:	781b      	ldrb	r3, [r3, #0]
 8005744:	2b02      	cmp	r3, #2
 8005746:	f040 80a7 	bne.w	8005898 <AUDIO_PLAYER_Process+0x214>
    {
      if(f_read(&WavFile, &BufferCtl.buff[AUDIO_OUT_BUFFER_SIZE /2], AUDIO_OUT_BUFFER_SIZE/2, (void *)&bytesread) != FR_OK)
 800574a:	f107 0308 	add.w	r3, r7, #8
 800574e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005752:	4958      	ldr	r1, [pc, #352]	; (80058b4 <AUDIO_PLAYER_Process+0x230>)
 8005754:	4856      	ldr	r0, [pc, #344]	; (80058b0 <AUDIO_PLAYER_Process+0x22c>)
 8005756:	f7fd feb5 	bl	80034c4 <f_read>
 800575a:	4603      	mov	r3, r0
 800575c:	2b00      	cmp	r3, #0
 800575e:	d004      	beq.n	800576a <AUDIO_PLAYER_Process+0xe6>
      { 
        AUDIO_OUT_Stop(CODEC_PDWN_SW);
 8005760:	2002      	movs	r0, #2
 8005762:	f7fa ffa9 	bl	80006b8 <AUDIO_OUT_Stop>
        return AUDIO_ERROR_IO;       
 8005766:	2301      	movs	r3, #1
 8005768:	e098      	b.n	800589c <AUDIO_PLAYER_Process+0x218>
      } 
 
      BufferCtl.state = BUFFER_OFFSET_NONE;
 800576a:	4b4f      	ldr	r3, [pc, #316]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 800576c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005770:	2200      	movs	r2, #0
 8005772:	701a      	strb	r2, [r3, #0]
      BufferCtl.fptr += bytesread; 
 8005774:	4b4c      	ldr	r3, [pc, #304]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 8005776:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800577a:	3304      	adds	r3, #4
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	441a      	add	r2, r3
 8005782:	4b49      	ldr	r3, [pc, #292]	; (80058a8 <AUDIO_PLAYER_Process+0x224>)
 8005784:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005788:	3304      	adds	r3, #4
 800578a:	601a      	str	r2, [r3, #0]
    }
    break;
 800578c:	e084      	b.n	8005898 <AUDIO_PLAYER_Process+0x214>
    
  case AUDIO_STATE_STOP:
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800578e:	2002      	movs	r0, #2
 8005790:	f7fa ff92 	bl	80006b8 <AUDIO_OUT_Stop>
    AudioState = AUDIO_STATE_IDLE; 
 8005794:	4b43      	ldr	r3, [pc, #268]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 8005796:	2200      	movs	r2, #0
 8005798:	701a      	strb	r2, [r3, #0]
    audio_error = AUDIO_ERROR_IO;
 800579a:	2301      	movs	r3, #1
 800579c:	73fb      	strb	r3, [r7, #15]
    break;
 800579e:	e07c      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_NEXT:
    if(++FilePos >= AUDIO_GetWavObjectNumber())
 80057a0:	4b45      	ldr	r3, [pc, #276]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	3301      	adds	r3, #1
 80057aa:	b29b      	uxth	r3, r3
 80057ac:	b21a      	sxth	r2, r3
 80057ae:	4b42      	ldr	r3, [pc, #264]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057b0:	801a      	strh	r2, [r3, #0]
 80057b2:	4b41      	ldr	r3, [pc, #260]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057b8:	461c      	mov	r4, r3
 80057ba:	f7fb fb29 	bl	8000e10 <AUDIO_GetWavObjectNumber>
 80057be:	4603      	mov	r3, r0
 80057c0:	429c      	cmp	r4, r3
 80057c2:	db09      	blt.n	80057d8 <AUDIO_PLAYER_Process+0x154>
    {
    	if (isLoop)
 80057c4:	79fb      	ldrb	r3, [r7, #7]
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d003      	beq.n	80057d2 <AUDIO_PLAYER_Process+0x14e>
    	{
    		FilePos = 0;
 80057ca:	4b3b      	ldr	r3, [pc, #236]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057cc:	2200      	movs	r2, #0
 80057ce:	801a      	strh	r2, [r3, #0]
 80057d0:	e002      	b.n	80057d8 <AUDIO_PLAYER_Process+0x154>
    	}
    	else
    	{
    		AudioState =AUDIO_STATE_STOP;
 80057d2:	4b34      	ldr	r3, [pc, #208]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 80057d4:	2209      	movs	r2, #9
 80057d6:	701a      	strb	r2, [r3, #0]
    	}
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 80057d8:	2002      	movs	r0, #2
 80057da:	f7fa ff6d 	bl	80006b8 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 80057de:	4b36      	ldr	r3, [pc, #216]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057e0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057e4:	b2db      	uxtb	r3, r3
 80057e6:	4618      	mov	r0, r3
 80057e8:	f7ff feec 	bl	80055c4 <AUDIO_PLAYER_Start>
    break;    
 80057ec:	e055      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PREVIOUS:
    if(--FilePos < 0)
 80057ee:	4b32      	ldr	r3, [pc, #200]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80057f4:	b29b      	uxth	r3, r3
 80057f6:	3b01      	subs	r3, #1
 80057f8:	b29b      	uxth	r3, r3
 80057fa:	b21a      	sxth	r2, r3
 80057fc:	4b2e      	ldr	r3, [pc, #184]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 80057fe:	801a      	strh	r2, [r3, #0]
 8005800:	4b2d      	ldr	r3, [pc, #180]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 8005802:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005806:	2b00      	cmp	r3, #0
 8005808:	da07      	bge.n	800581a <AUDIO_PLAYER_Process+0x196>
    {
      FilePos = AUDIO_GetWavObjectNumber() - 1;
 800580a:	f7fb fb01 	bl	8000e10 <AUDIO_GetWavObjectNumber>
 800580e:	4603      	mov	r3, r0
 8005810:	3b01      	subs	r3, #1
 8005812:	b29b      	uxth	r3, r3
 8005814:	b21a      	sxth	r2, r3
 8005816:	4b28      	ldr	r3, [pc, #160]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 8005818:	801a      	strh	r2, [r3, #0]
    }
    AUDIO_OUT_Stop(CODEC_PDWN_SW);
 800581a:	2002      	movs	r0, #2
 800581c:	f7fa ff4c 	bl	80006b8 <AUDIO_OUT_Stop>
    AUDIO_PLAYER_Start(FilePos);
 8005820:	4b25      	ldr	r3, [pc, #148]	; (80058b8 <AUDIO_PLAYER_Process+0x234>)
 8005822:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005826:	b2db      	uxtb	r3, r3
 8005828:	4618      	mov	r0, r3
 800582a:	f7ff fecb 	bl	80055c4 <AUDIO_PLAYER_Start>
    break;   
 800582e:	e034      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_PAUSE:
    AUDIO_OUT_Pause();
 8005830:	f7fa ff16 	bl	8000660 <AUDIO_OUT_Pause>
    AudioState = AUDIO_STATE_WAIT;
 8005834:	4b1b      	ldr	r3, [pc, #108]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 8005836:	2201      	movs	r2, #1
 8005838:	701a      	strb	r2, [r3, #0]
    break;
 800583a:	e02e      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_RESUME:
    AUDIO_OUT_Resume();
 800583c:	f7fa ff26 	bl	800068c <AUDIO_OUT_Resume>
    AudioState = AUDIO_STATE_PLAY;
 8005840:	4b18      	ldr	r3, [pc, #96]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 8005842:	2203      	movs	r2, #3
 8005844:	701a      	strb	r2, [r3, #0]
    break;
 8005846:	e028      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_UP: 
    if( uwVolume <= 90)
 8005848:	4b1c      	ldr	r3, [pc, #112]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	2b5a      	cmp	r3, #90	; 0x5a
 800584e:	d804      	bhi.n	800585a <AUDIO_PLAYER_Process+0x1d6>
    {
      uwVolume += 10;
 8005850:	4b1a      	ldr	r3, [pc, #104]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	330a      	adds	r3, #10
 8005856:	4a19      	ldr	r2, [pc, #100]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 8005858:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 800585a:	4b18      	ldr	r3, [pc, #96]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	b2db      	uxtb	r3, r3
 8005860:	4618      	mov	r0, r3
 8005862:	f7fa ff51 	bl	8000708 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 8005866:	4b0f      	ldr	r3, [pc, #60]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 8005868:	2203      	movs	r2, #3
 800586a:	701a      	strb	r2, [r3, #0]
    break;
 800586c:	e015      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    
  case AUDIO_STATE_VOLUME_DOWN:    
    if( uwVolume >= 10)
 800586e:	4b13      	ldr	r3, [pc, #76]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2b09      	cmp	r3, #9
 8005874:	d904      	bls.n	8005880 <AUDIO_PLAYER_Process+0x1fc>
    {
      uwVolume -= 10;
 8005876:	4b11      	ldr	r3, [pc, #68]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	3b0a      	subs	r3, #10
 800587c:	4a0f      	ldr	r2, [pc, #60]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 800587e:	6013      	str	r3, [r2, #0]
    }
    AUDIO_OUT_SetVolume(uwVolume);
 8005880:	4b0e      	ldr	r3, [pc, #56]	; (80058bc <AUDIO_PLAYER_Process+0x238>)
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	b2db      	uxtb	r3, r3
 8005886:	4618      	mov	r0, r3
 8005888:	f7fa ff3e 	bl	8000708 <AUDIO_OUT_SetVolume>
    AudioState = AUDIO_STATE_PLAY;
 800588c:	4b05      	ldr	r3, [pc, #20]	; (80058a4 <AUDIO_PLAYER_Process+0x220>)
 800588e:	2203      	movs	r2, #3
 8005890:	701a      	strb	r2, [r3, #0]
    break;
 8005892:	e002      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
  case AUDIO_STATE_WAIT:
  case AUDIO_STATE_IDLE:
  case AUDIO_STATE_INIT:    
  default:
    /* Do Nothing */
    break;
 8005894:	bf00      	nop
 8005896:	e000      	b.n	800589a <AUDIO_PLAYER_Process+0x216>
    break;
 8005898:	bf00      	nop
  }
  return audio_error;
 800589a:	7bfb      	ldrb	r3, [r7, #15]
}
 800589c:	4618      	mov	r0, r3
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd90      	pop	{r4, r7, pc}
 80058a4:	200019f8 	.word	0x200019f8
 80058a8:	200001c8 	.word	0x200001c8
 80058ac:	200019fc 	.word	0x200019fc
 80058b0:	20001e04 	.word	0x20001e04
 80058b4:	200009c8 	.word	0x200009c8
 80058b8:	200011d0 	.word	0x200011d0
 80058bc:	20000054 	.word	0x20000054

080058c0 <AUDIO_OUT_TransferComplete_CallBack>:
  * @brief  Calculates the remaining file size and new position of the pointer.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_TransferComplete_CallBack(void)
{
 80058c0:	b480      	push	{r7}
 80058c2:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 80058c4:	4b06      	ldr	r3, [pc, #24]	; (80058e0 <AUDIO_OUT_TransferComplete_CallBack+0x20>)
 80058c6:	781b      	ldrb	r3, [r3, #0]
 80058c8:	2b03      	cmp	r3, #3
 80058ca:	d104      	bne.n	80058d6 <AUDIO_OUT_TransferComplete_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_FULL;
 80058cc:	4b05      	ldr	r3, [pc, #20]	; (80058e4 <AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80058ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058d2:	2202      	movs	r2, #2
 80058d4:	701a      	strb	r2, [r3, #0]
  }
}
 80058d6:	bf00      	nop
 80058d8:	46bd      	mov	sp, r7
 80058da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058de:	4770      	bx	lr
 80058e0:	200019f8 	.word	0x200019f8
 80058e4:	200001c8 	.word	0x200001c8

080058e8 <AUDIO_OUT_HalfTransfer_CallBack>:
  * @brief  Manages the DMA Half Transfer complete interrupt.
  * @param  None
  * @retval None
  */
void AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 80058e8:	b480      	push	{r7}
 80058ea:	af00      	add	r7, sp, #0
  if(AudioState == AUDIO_STATE_PLAY)
 80058ec:	4b06      	ldr	r3, [pc, #24]	; (8005908 <AUDIO_OUT_HalfTransfer_CallBack+0x20>)
 80058ee:	781b      	ldrb	r3, [r3, #0]
 80058f0:	2b03      	cmp	r3, #3
 80058f2:	d104      	bne.n	80058fe <AUDIO_OUT_HalfTransfer_CallBack+0x16>
  {
    BufferCtl.state = BUFFER_OFFSET_HALF;
 80058f4:	4b05      	ldr	r3, [pc, #20]	; (800590c <AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 80058f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80058fa:	2201      	movs	r2, #1
 80058fc:	701a      	strb	r2, [r3, #0]
  }
}
 80058fe:	bf00      	nop
 8005900:	46bd      	mov	sp, r7
 8005902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005906:	4770      	bx	lr
 8005908:	200019f8 	.word	0x200019f8
 800590c:	200001c8 	.word	0x200001c8

08005910 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8005910:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005948 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8005914:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8005916:	e003      	b.n	8005920 <LoopCopyDataInit>

08005918 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8005918:	4b0c      	ldr	r3, [pc, #48]	; (800594c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800591a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800591c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800591e:	3104      	adds	r1, #4

08005920 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8005920:	480b      	ldr	r0, [pc, #44]	; (8005950 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8005922:	4b0c      	ldr	r3, [pc, #48]	; (8005954 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8005924:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8005926:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8005928:	d3f6      	bcc.n	8005918 <CopyDataInit>
  ldr  r2, =_sbss
 800592a:	4a0b      	ldr	r2, [pc, #44]	; (8005958 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800592c:	e002      	b.n	8005934 <LoopFillZerobss>

0800592e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800592e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8005930:	f842 3b04 	str.w	r3, [r2], #4

08005934 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8005934:	4b09      	ldr	r3, [pc, #36]	; (800595c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8005936:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8005938:	d3f9      	bcc.n	800592e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800593a:	f7ff fd97 	bl	800546c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800593e:	f005 fe97 	bl	800b670 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8005942:	f7fe fbfd 	bl	8004140 <main>
  bx  lr    
 8005946:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8005948:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800594c:	0800ca28 	.word	0x0800ca28
  ldr  r0, =_sdata
 8005950:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8005954:	200000c4 	.word	0x200000c4
  ldr  r2, =_sbss
 8005958:	200000c4 	.word	0x200000c4
  ldr  r3, = _ebss
 800595c:	2000203c 	.word	0x2000203c

08005960 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8005960:	e7fe      	b.n	8005960 <ADC_IRQHandler>
	...

08005964 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005964:	b580      	push	{r7, lr}
 8005966:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005968:	4b0e      	ldr	r3, [pc, #56]	; (80059a4 <HAL_Init+0x40>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a0d      	ldr	r2, [pc, #52]	; (80059a4 <HAL_Init+0x40>)
 800596e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005972:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005974:	4b0b      	ldr	r3, [pc, #44]	; (80059a4 <HAL_Init+0x40>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	4a0a      	ldr	r2, [pc, #40]	; (80059a4 <HAL_Init+0x40>)
 800597a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800597e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005980:	4b08      	ldr	r3, [pc, #32]	; (80059a4 <HAL_Init+0x40>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a07      	ldr	r2, [pc, #28]	; (80059a4 <HAL_Init+0x40>)
 8005986:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800598a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800598c:	2003      	movs	r0, #3
 800598e:	f000 f8fa 	bl	8005b86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005992:	2000      	movs	r0, #0
 8005994:	f7ff fc3a 	bl	800520c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005998:	f7ff fa52 	bl	8004e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800599c:	2300      	movs	r3, #0
}
 800599e:	4618      	mov	r0, r3
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	40023c00 	.word	0x40023c00

080059a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059ac:	4b06      	ldr	r3, [pc, #24]	; (80059c8 <HAL_IncTick+0x20>)
 80059ae:	781b      	ldrb	r3, [r3, #0]
 80059b0:	461a      	mov	r2, r3
 80059b2:	4b06      	ldr	r3, [pc, #24]	; (80059cc <HAL_IncTick+0x24>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4413      	add	r3, r2
 80059b8:	4a04      	ldr	r2, [pc, #16]	; (80059cc <HAL_IncTick+0x24>)
 80059ba:	6013      	str	r3, [r2, #0]
}
 80059bc:	bf00      	nop
 80059be:	46bd      	mov	sp, r7
 80059c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c4:	4770      	bx	lr
 80059c6:	bf00      	nop
 80059c8:	2000005c 	.word	0x2000005c
 80059cc:	20002034 	.word	0x20002034

080059d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059d0:	b480      	push	{r7}
 80059d2:	af00      	add	r7, sp, #0
  return uwTick;
 80059d4:	4b03      	ldr	r3, [pc, #12]	; (80059e4 <HAL_GetTick+0x14>)
 80059d6:	681b      	ldr	r3, [r3, #0]
}
 80059d8:	4618      	mov	r0, r3
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr
 80059e2:	bf00      	nop
 80059e4:	20002034 	.word	0x20002034

080059e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80059e8:	b580      	push	{r7, lr}
 80059ea:	b084      	sub	sp, #16
 80059ec:	af00      	add	r7, sp, #0
 80059ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80059f0:	f7ff ffee 	bl	80059d0 <HAL_GetTick>
 80059f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005a00:	d005      	beq.n	8005a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a02:	4b09      	ldr	r3, [pc, #36]	; (8005a28 <HAL_Delay+0x40>)
 8005a04:	781b      	ldrb	r3, [r3, #0]
 8005a06:	461a      	mov	r2, r3
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	4413      	add	r3, r2
 8005a0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a0e:	bf00      	nop
 8005a10:	f7ff ffde 	bl	80059d0 <HAL_GetTick>
 8005a14:	4602      	mov	r2, r0
 8005a16:	68bb      	ldr	r3, [r7, #8]
 8005a18:	1ad3      	subs	r3, r2, r3
 8005a1a:	68fa      	ldr	r2, [r7, #12]
 8005a1c:	429a      	cmp	r2, r3
 8005a1e:	d8f7      	bhi.n	8005a10 <HAL_Delay+0x28>
  {
  }
}
 8005a20:	bf00      	nop
 8005a22:	3710      	adds	r7, #16
 8005a24:	46bd      	mov	sp, r7
 8005a26:	bd80      	pop	{r7, pc}
 8005a28:	2000005c 	.word	0x2000005c

08005a2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b085      	sub	sp, #20
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f003 0307 	and.w	r3, r3, #7
 8005a3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a3c:	4b0c      	ldr	r3, [pc, #48]	; (8005a70 <__NVIC_SetPriorityGrouping+0x44>)
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a42:	68ba      	ldr	r2, [r7, #8]
 8005a44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a48:	4013      	ands	r3, r2
 8005a4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a5e:	4a04      	ldr	r2, [pc, #16]	; (8005a70 <__NVIC_SetPriorityGrouping+0x44>)
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	60d3      	str	r3, [r2, #12]
}
 8005a64:	bf00      	nop
 8005a66:	3714      	adds	r7, #20
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6e:	4770      	bx	lr
 8005a70:	e000ed00 	.word	0xe000ed00

08005a74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005a74:	b480      	push	{r7}
 8005a76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a78:	4b04      	ldr	r3, [pc, #16]	; (8005a8c <__NVIC_GetPriorityGrouping+0x18>)
 8005a7a:	68db      	ldr	r3, [r3, #12]
 8005a7c:	0a1b      	lsrs	r3, r3, #8
 8005a7e:	f003 0307 	and.w	r3, r3, #7
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	46bd      	mov	sp, r7
 8005a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a8a:	4770      	bx	lr
 8005a8c:	e000ed00 	.word	0xe000ed00

08005a90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b083      	sub	sp, #12
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005a9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	db0b      	blt.n	8005aba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005aa2:	79fb      	ldrb	r3, [r7, #7]
 8005aa4:	f003 021f 	and.w	r2, r3, #31
 8005aa8:	4907      	ldr	r1, [pc, #28]	; (8005ac8 <__NVIC_EnableIRQ+0x38>)
 8005aaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aae:	095b      	lsrs	r3, r3, #5
 8005ab0:	2001      	movs	r0, #1
 8005ab2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ab6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005aba:	bf00      	nop
 8005abc:	370c      	adds	r7, #12
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac4:	4770      	bx	lr
 8005ac6:	bf00      	nop
 8005ac8:	e000e100 	.word	0xe000e100

08005acc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005acc:	b480      	push	{r7}
 8005ace:	b083      	sub	sp, #12
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	4603      	mov	r3, r0
 8005ad4:	6039      	str	r1, [r7, #0]
 8005ad6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005ad8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	db0a      	blt.n	8005af6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	b2da      	uxtb	r2, r3
 8005ae4:	490c      	ldr	r1, [pc, #48]	; (8005b18 <__NVIC_SetPriority+0x4c>)
 8005ae6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005aea:	0112      	lsls	r2, r2, #4
 8005aec:	b2d2      	uxtb	r2, r2
 8005aee:	440b      	add	r3, r1
 8005af0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005af4:	e00a      	b.n	8005b0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005af6:	683b      	ldr	r3, [r7, #0]
 8005af8:	b2da      	uxtb	r2, r3
 8005afa:	4908      	ldr	r1, [pc, #32]	; (8005b1c <__NVIC_SetPriority+0x50>)
 8005afc:	79fb      	ldrb	r3, [r7, #7]
 8005afe:	f003 030f 	and.w	r3, r3, #15
 8005b02:	3b04      	subs	r3, #4
 8005b04:	0112      	lsls	r2, r2, #4
 8005b06:	b2d2      	uxtb	r2, r2
 8005b08:	440b      	add	r3, r1
 8005b0a:	761a      	strb	r2, [r3, #24]
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr
 8005b18:	e000e100 	.word	0xe000e100
 8005b1c:	e000ed00 	.word	0xe000ed00

08005b20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b089      	sub	sp, #36	; 0x24
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	60f8      	str	r0, [r7, #12]
 8005b28:	60b9      	str	r1, [r7, #8]
 8005b2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f003 0307 	and.w	r3, r3, #7
 8005b32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	f1c3 0307 	rsb	r3, r3, #7
 8005b3a:	2b04      	cmp	r3, #4
 8005b3c:	bf28      	it	cs
 8005b3e:	2304      	movcs	r3, #4
 8005b40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b42:	69fb      	ldr	r3, [r7, #28]
 8005b44:	3304      	adds	r3, #4
 8005b46:	2b06      	cmp	r3, #6
 8005b48:	d902      	bls.n	8005b50 <NVIC_EncodePriority+0x30>
 8005b4a:	69fb      	ldr	r3, [r7, #28]
 8005b4c:	3b03      	subs	r3, #3
 8005b4e:	e000      	b.n	8005b52 <NVIC_EncodePriority+0x32>
 8005b50:	2300      	movs	r3, #0
 8005b52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b58:	69bb      	ldr	r3, [r7, #24]
 8005b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b5e:	43da      	mvns	r2, r3
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	401a      	ands	r2, r3
 8005b64:	697b      	ldr	r3, [r7, #20]
 8005b66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005b72:	43d9      	mvns	r1, r3
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b78:	4313      	orrs	r3, r2
         );
}
 8005b7a:	4618      	mov	r0, r3
 8005b7c:	3724      	adds	r7, #36	; 0x24
 8005b7e:	46bd      	mov	sp, r7
 8005b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b84:	4770      	bx	lr

08005b86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005b86:	b580      	push	{r7, lr}
 8005b88:	b082      	sub	sp, #8
 8005b8a:	af00      	add	r7, sp, #0
 8005b8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005b8e:	6878      	ldr	r0, [r7, #4]
 8005b90:	f7ff ff4c 	bl	8005a2c <__NVIC_SetPriorityGrouping>
}
 8005b94:	bf00      	nop
 8005b96:	3708      	adds	r7, #8
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b086      	sub	sp, #24
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	60b9      	str	r1, [r7, #8]
 8005ba6:	607a      	str	r2, [r7, #4]
 8005ba8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005baa:	2300      	movs	r3, #0
 8005bac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005bae:	f7ff ff61 	bl	8005a74 <__NVIC_GetPriorityGrouping>
 8005bb2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005bb4:	687a      	ldr	r2, [r7, #4]
 8005bb6:	68b9      	ldr	r1, [r7, #8]
 8005bb8:	6978      	ldr	r0, [r7, #20]
 8005bba:	f7ff ffb1 	bl	8005b20 <NVIC_EncodePriority>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005bc4:	4611      	mov	r1, r2
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f7ff ff80 	bl	8005acc <__NVIC_SetPriority>
}
 8005bcc:	bf00      	nop
 8005bce:	3718      	adds	r7, #24
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b082      	sub	sp, #8
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	4603      	mov	r3, r0
 8005bdc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7ff ff54 	bl	8005a90 <__NVIC_EnableIRQ>
}
 8005be8:	bf00      	nop
 8005bea:	3708      	adds	r7, #8
 8005bec:	46bd      	mov	sp, r7
 8005bee:	bd80      	pop	{r7, pc}

08005bf0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b086      	sub	sp, #24
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005bfc:	f7ff fee8 	bl	80059d0 <HAL_GetTick>
 8005c00:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d101      	bne.n	8005c0c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005c08:	2301      	movs	r3, #1
 8005c0a:	e099      	b.n	8005d40 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	2202      	movs	r2, #2
 8005c18:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	681a      	ldr	r2, [r3, #0]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f022 0201 	bic.w	r2, r2, #1
 8005c2a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c2c:	e00f      	b.n	8005c4e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005c2e:	f7ff fecf 	bl	80059d0 <HAL_GetTick>
 8005c32:	4602      	mov	r2, r0
 8005c34:	693b      	ldr	r3, [r7, #16]
 8005c36:	1ad3      	subs	r3, r2, r3
 8005c38:	2b05      	cmp	r3, #5
 8005c3a:	d908      	bls.n	8005c4e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	2220      	movs	r2, #32
 8005c40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	2203      	movs	r2, #3
 8005c46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e078      	b.n	8005d40 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f003 0301 	and.w	r3, r3, #1
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d1e8      	bne.n	8005c2e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005c64:	697a      	ldr	r2, [r7, #20]
 8005c66:	4b38      	ldr	r3, [pc, #224]	; (8005d48 <HAL_DMA_Init+0x158>)
 8005c68:	4013      	ands	r3, r2
 8005c6a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	685a      	ldr	r2, [r3, #4]
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c7a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	691b      	ldr	r3, [r3, #16]
 8005c80:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005c86:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005c92:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6a1b      	ldr	r3, [r3, #32]
 8005c98:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005c9a:	697a      	ldr	r2, [r7, #20]
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca4:	2b04      	cmp	r3, #4
 8005ca6:	d107      	bne.n	8005cb8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	695b      	ldr	r3, [r3, #20]
 8005cc6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f023 0307 	bic.w	r3, r3, #7
 8005cce:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	2b04      	cmp	r3, #4
 8005ce0:	d117      	bne.n	8005d12 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ce6:	697a      	ldr	r2, [r7, #20]
 8005ce8:	4313      	orrs	r3, r2
 8005cea:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d00e      	beq.n	8005d12 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005cf4:	6878      	ldr	r0, [r7, #4]
 8005cf6:	f000 fb3d 	bl	8006374 <DMA_CheckFifoParam>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d008      	beq.n	8005d12 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	2240      	movs	r2, #64	; 0x40
 8005d04:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	2201      	movs	r2, #1
 8005d0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e016      	b.n	8005d40 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	697a      	ldr	r2, [r7, #20]
 8005d18:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005d1a:	6878      	ldr	r0, [r7, #4]
 8005d1c:	f000 faf4 	bl	8006308 <DMA_CalcBaseAndBitshift>
 8005d20:	4603      	mov	r3, r0
 8005d22:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d28:	223f      	movs	r2, #63	; 0x3f
 8005d2a:	409a      	lsls	r2, r3
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2200      	movs	r2, #0
 8005d34:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2201      	movs	r2, #1
 8005d3a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3718      	adds	r7, #24
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}
 8005d48:	f010803f 	.word	0xf010803f

08005d4c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005d4c:	b580      	push	{r7, lr}
 8005d4e:	b084      	sub	sp, #16
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d101      	bne.n	8005d5e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005d5a:	2301      	movs	r3, #1
 8005d5c:	e050      	b.n	8005e00 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d64:	b2db      	uxtb	r3, r3
 8005d66:	2b02      	cmp	r3, #2
 8005d68:	d101      	bne.n	8005d6e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	e048      	b.n	8005e00 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	f022 0201 	bic.w	r2, r2, #1
 8005d7c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	2200      	movs	r2, #0
 8005d84:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	2200      	movs	r2, #0
 8005d94:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	2200      	movs	r2, #0
 8005da4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	2221      	movs	r2, #33	; 0x21
 8005dac:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 faaa 	bl	8006308 <DMA_CalcBaseAndBitshift>
 8005db4:	4603      	mov	r3, r0
 8005db6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2200      	movs	r2, #0
 8005dd4:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2200      	movs	r2, #0
 8005dda:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005de0:	223f      	movs	r2, #63	; 0x3f
 8005de2:	409a      	lsls	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2200      	movs	r2, #0
 8005dec:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2200      	movs	r2, #0
 8005df2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005dfe:	2300      	movs	r3, #0
}
 8005e00:	4618      	mov	r0, r3
 8005e02:	3710      	adds	r7, #16
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}

08005e08 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e08:	b580      	push	{r7, lr}
 8005e0a:	b086      	sub	sp, #24
 8005e0c:	af00      	add	r7, sp, #0
 8005e0e:	60f8      	str	r0, [r7, #12]
 8005e10:	60b9      	str	r1, [r7, #8]
 8005e12:	607a      	str	r2, [r7, #4]
 8005e14:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005e16:	2300      	movs	r3, #0
 8005e18:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e1e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d101      	bne.n	8005e2e <HAL_DMA_Start_IT+0x26>
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	e040      	b.n	8005eb0 <HAL_DMA_Start_IT+0xa8>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2201      	movs	r2, #1
 8005e32:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e3c:	b2db      	uxtb	r3, r3
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d12f      	bne.n	8005ea2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e42:	68fb      	ldr	r3, [r7, #12]
 8005e44:	2202      	movs	r2, #2
 8005e46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	2200      	movs	r2, #0
 8005e4e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	68b9      	ldr	r1, [r7, #8]
 8005e56:	68f8      	ldr	r0, [r7, #12]
 8005e58:	f000 fa28 	bl	80062ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e60:	223f      	movs	r2, #63	; 0x3f
 8005e62:	409a      	lsls	r2, r3
 8005e64:	693b      	ldr	r3, [r7, #16]
 8005e66:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0216 	orr.w	r2, r2, #22
 8005e76:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d007      	beq.n	8005e90 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f042 0208 	orr.w	r2, r2, #8
 8005e8e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	f042 0201 	orr.w	r2, r2, #1
 8005e9e:	601a      	str	r2, [r3, #0]
 8005ea0:	e005      	b.n	8005eae <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2200      	movs	r2, #0
 8005ea6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005eaa:	2302      	movs	r3, #2
 8005eac:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3718      	adds	r7, #24
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}

08005eb8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005eb8:	b580      	push	{r7, lr}
 8005eba:	b084      	sub	sp, #16
 8005ebc:	af00      	add	r7, sp, #0
 8005ebe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005ec4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005ec6:	f7ff fd83 	bl	80059d0 <HAL_GetTick>
 8005eca:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ed2:	b2db      	uxtb	r3, r3
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d008      	beq.n	8005eea <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2280      	movs	r2, #128	; 0x80
 8005edc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2200      	movs	r2, #0
 8005ee2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8005ee6:	2301      	movs	r3, #1
 8005ee8:	e052      	b.n	8005f90 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f022 0216 	bic.w	r2, r2, #22
 8005ef8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	695a      	ldr	r2, [r3, #20]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f08:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d103      	bne.n	8005f1a <HAL_DMA_Abort+0x62>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d007      	beq.n	8005f2a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0208 	bic.w	r2, r2, #8
 8005f28:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	681a      	ldr	r2, [r3, #0]
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	f022 0201 	bic.w	r2, r2, #1
 8005f38:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f3a:	e013      	b.n	8005f64 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005f3c:	f7ff fd48 	bl	80059d0 <HAL_GetTick>
 8005f40:	4602      	mov	r2, r0
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	1ad3      	subs	r3, r2, r3
 8005f46:	2b05      	cmp	r3, #5
 8005f48:	d90c      	bls.n	8005f64 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	2220      	movs	r2, #32
 8005f4e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2200      	movs	r2, #0
 8005f54:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2203      	movs	r2, #3
 8005f5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8005f60:	2303      	movs	r3, #3
 8005f62:	e015      	b.n	8005f90 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 0301 	and.w	r3, r3, #1
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d1e4      	bne.n	8005f3c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f76:	223f      	movs	r2, #63	; 0x3f
 8005f78:	409a      	lsls	r2, r3
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8005f8e:	2300      	movs	r3, #0
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b086      	sub	sp, #24
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005fa4:	4b92      	ldr	r3, [pc, #584]	; (80061f0 <HAL_DMA_IRQHandler+0x258>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	4a92      	ldr	r2, [pc, #584]	; (80061f4 <HAL_DMA_IRQHandler+0x25c>)
 8005faa:	fba2 2303 	umull	r2, r3, r2, r3
 8005fae:	0a9b      	lsrs	r3, r3, #10
 8005fb0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005fb6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fc2:	2208      	movs	r2, #8
 8005fc4:	409a      	lsls	r2, r3
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	4013      	ands	r3, r2
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d01a      	beq.n	8006004 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0304 	and.w	r3, r3, #4
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d013      	beq.n	8006004 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	681a      	ldr	r2, [r3, #0]
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	f022 0204 	bic.w	r2, r2, #4
 8005fea:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ff0:	2208      	movs	r2, #8
 8005ff2:	409a      	lsls	r2, r3
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ffc:	f043 0201 	orr.w	r2, r3, #1
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006008:	2201      	movs	r2, #1
 800600a:	409a      	lsls	r2, r3
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	4013      	ands	r3, r2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d012      	beq.n	800603a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	695b      	ldr	r3, [r3, #20]
 800601a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00b      	beq.n	800603a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006026:	2201      	movs	r2, #1
 8006028:	409a      	lsls	r2, r3
 800602a:	693b      	ldr	r3, [r7, #16]
 800602c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006032:	f043 0202 	orr.w	r2, r3, #2
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800603e:	2204      	movs	r2, #4
 8006040:	409a      	lsls	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	4013      	ands	r3, r2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d012      	beq.n	8006070 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0302 	and.w	r3, r3, #2
 8006054:	2b00      	cmp	r3, #0
 8006056:	d00b      	beq.n	8006070 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800605c:	2204      	movs	r2, #4
 800605e:	409a      	lsls	r2, r3
 8006060:	693b      	ldr	r3, [r7, #16]
 8006062:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006068:	f043 0204 	orr.w	r2, r3, #4
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006074:	2210      	movs	r2, #16
 8006076:	409a      	lsls	r2, r3
 8006078:	68fb      	ldr	r3, [r7, #12]
 800607a:	4013      	ands	r3, r2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d043      	beq.n	8006108 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f003 0308 	and.w	r3, r3, #8
 800608a:	2b00      	cmp	r3, #0
 800608c:	d03c      	beq.n	8006108 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006092:	2210      	movs	r2, #16
 8006094:	409a      	lsls	r2, r3
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d018      	beq.n	80060da <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	d108      	bne.n	80060c8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d024      	beq.n	8006108 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c2:	6878      	ldr	r0, [r7, #4]
 80060c4:	4798      	blx	r3
 80060c6:	e01f      	b.n	8006108 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d01b      	beq.n	8006108 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80060d4:	6878      	ldr	r0, [r7, #4]
 80060d6:	4798      	blx	r3
 80060d8:	e016      	b.n	8006108 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d107      	bne.n	80060f8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f022 0208 	bic.w	r2, r2, #8
 80060f6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d003      	beq.n	8006108 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006104:	6878      	ldr	r0, [r7, #4]
 8006106:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800610c:	2220      	movs	r2, #32
 800610e:	409a      	lsls	r2, r3
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	4013      	ands	r3, r2
 8006114:	2b00      	cmp	r3, #0
 8006116:	f000 808e 	beq.w	8006236 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 0310 	and.w	r3, r3, #16
 8006124:	2b00      	cmp	r3, #0
 8006126:	f000 8086 	beq.w	8006236 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800612e:	2220      	movs	r2, #32
 8006130:	409a      	lsls	r2, r3
 8006132:	693b      	ldr	r3, [r7, #16]
 8006134:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800613c:	b2db      	uxtb	r3, r3
 800613e:	2b05      	cmp	r3, #5
 8006140:	d136      	bne.n	80061b0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	681a      	ldr	r2, [r3, #0]
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	f022 0216 	bic.w	r2, r2, #22
 8006150:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	695a      	ldr	r2, [r3, #20]
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006160:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006166:	2b00      	cmp	r3, #0
 8006168:	d103      	bne.n	8006172 <HAL_DMA_IRQHandler+0x1da>
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800616e:	2b00      	cmp	r3, #0
 8006170:	d007      	beq.n	8006182 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	681a      	ldr	r2, [r3, #0]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f022 0208 	bic.w	r2, r2, #8
 8006180:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006186:	223f      	movs	r2, #63	; 0x3f
 8006188:	409a      	lsls	r2, r3
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2201      	movs	r2, #1
 800619a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d07d      	beq.n	80062a2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80061aa:	6878      	ldr	r0, [r7, #4]
 80061ac:	4798      	blx	r3
        }
        return;
 80061ae:	e078      	b.n	80062a2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d01c      	beq.n	80061f8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d108      	bne.n	80061de <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d030      	beq.n	8006236 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061d8:	6878      	ldr	r0, [r7, #4]
 80061da:	4798      	blx	r3
 80061dc:	e02b      	b.n	8006236 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d027      	beq.n	8006236 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	4798      	blx	r3
 80061ee:	e022      	b.n	8006236 <HAL_DMA_IRQHandler+0x29e>
 80061f0:	20000038 	.word	0x20000038
 80061f4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006202:	2b00      	cmp	r3, #0
 8006204:	d10f      	bne.n	8006226 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f022 0210 	bic.w	r2, r2, #16
 8006214:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800622a:	2b00      	cmp	r3, #0
 800622c:	d003      	beq.n	8006236 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800623a:	2b00      	cmp	r3, #0
 800623c:	d032      	beq.n	80062a4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006242:	f003 0301 	and.w	r3, r3, #1
 8006246:	2b00      	cmp	r3, #0
 8006248:	d022      	beq.n	8006290 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2205      	movs	r2, #5
 800624e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	681a      	ldr	r2, [r3, #0]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f022 0201 	bic.w	r2, r2, #1
 8006260:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006262:	68bb      	ldr	r3, [r7, #8]
 8006264:	3301      	adds	r3, #1
 8006266:	60bb      	str	r3, [r7, #8]
 8006268:	697a      	ldr	r2, [r7, #20]
 800626a:	429a      	cmp	r2, r3
 800626c:	d307      	bcc.n	800627e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	f003 0301 	and.w	r3, r3, #1
 8006278:	2b00      	cmp	r3, #0
 800627a:	d1f2      	bne.n	8006262 <HAL_DMA_IRQHandler+0x2ca>
 800627c:	e000      	b.n	8006280 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800627e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	2200      	movs	r2, #0
 8006284:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2201      	movs	r2, #1
 800628c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006294:	2b00      	cmp	r3, #0
 8006296:	d005      	beq.n	80062a4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800629c:	6878      	ldr	r0, [r7, #4]
 800629e:	4798      	blx	r3
 80062a0:	e000      	b.n	80062a4 <HAL_DMA_IRQHandler+0x30c>
        return;
 80062a2:	bf00      	nop
    }
  }
}
 80062a4:	3718      	adds	r7, #24
 80062a6:	46bd      	mov	sp, r7
 80062a8:	bd80      	pop	{r7, pc}
 80062aa:	bf00      	nop

080062ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062ac:	b480      	push	{r7}
 80062ae:	b085      	sub	sp, #20
 80062b0:	af00      	add	r7, sp, #0
 80062b2:	60f8      	str	r0, [r7, #12]
 80062b4:	60b9      	str	r1, [r7, #8]
 80062b6:	607a      	str	r2, [r7, #4]
 80062b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	681a      	ldr	r2, [r3, #0]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	683a      	ldr	r2, [r7, #0]
 80062d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	689b      	ldr	r3, [r3, #8]
 80062d6:	2b40      	cmp	r3, #64	; 0x40
 80062d8:	d108      	bne.n	80062ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	687a      	ldr	r2, [r7, #4]
 80062e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68ba      	ldr	r2, [r7, #8]
 80062e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80062ea:	e007      	b.n	80062fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68ba      	ldr	r2, [r7, #8]
 80062f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	687a      	ldr	r2, [r7, #4]
 80062fa:	60da      	str	r2, [r3, #12]
}
 80062fc:	bf00      	nop
 80062fe:	3714      	adds	r7, #20
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr

08006308 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	b2db      	uxtb	r3, r3
 8006316:	3b10      	subs	r3, #16
 8006318:	4a14      	ldr	r2, [pc, #80]	; (800636c <DMA_CalcBaseAndBitshift+0x64>)
 800631a:	fba2 2303 	umull	r2, r3, r2, r3
 800631e:	091b      	lsrs	r3, r3, #4
 8006320:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006322:	4a13      	ldr	r2, [pc, #76]	; (8006370 <DMA_CalcBaseAndBitshift+0x68>)
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	4413      	add	r3, r2
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	461a      	mov	r2, r3
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2b03      	cmp	r3, #3
 8006334:	d909      	bls.n	800634a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800633e:	f023 0303 	bic.w	r3, r3, #3
 8006342:	1d1a      	adds	r2, r3, #4
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	659a      	str	r2, [r3, #88]	; 0x58
 8006348:	e007      	b.n	800635a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006352:	f023 0303 	bic.w	r3, r3, #3
 8006356:	687a      	ldr	r2, [r7, #4]
 8006358:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800635e:	4618      	mov	r0, r3
 8006360:	3714      	adds	r7, #20
 8006362:	46bd      	mov	sp, r7
 8006364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006368:	4770      	bx	lr
 800636a:	bf00      	nop
 800636c:	aaaaaaab 	.word	0xaaaaaaab
 8006370:	0800c978 	.word	0x0800c978

08006374 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006374:	b480      	push	{r7}
 8006376:	b085      	sub	sp, #20
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800637c:	2300      	movs	r3, #0
 800637e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006384:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	699b      	ldr	r3, [r3, #24]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d11f      	bne.n	80063ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800638e:	68bb      	ldr	r3, [r7, #8]
 8006390:	2b03      	cmp	r3, #3
 8006392:	d855      	bhi.n	8006440 <DMA_CheckFifoParam+0xcc>
 8006394:	a201      	add	r2, pc, #4	; (adr r2, 800639c <DMA_CheckFifoParam+0x28>)
 8006396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800639a:	bf00      	nop
 800639c:	080063ad 	.word	0x080063ad
 80063a0:	080063bf 	.word	0x080063bf
 80063a4:	080063ad 	.word	0x080063ad
 80063a8:	08006441 	.word	0x08006441
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80063b4:	2b00      	cmp	r3, #0
 80063b6:	d045      	beq.n	8006444 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80063b8:	2301      	movs	r3, #1
 80063ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063bc:	e042      	b.n	8006444 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80063c6:	d13f      	bne.n	8006448 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80063c8:	2301      	movs	r3, #1
 80063ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80063cc:	e03c      	b.n	8006448 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	699b      	ldr	r3, [r3, #24]
 80063d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063d6:	d121      	bne.n	800641c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	2b03      	cmp	r3, #3
 80063dc:	d836      	bhi.n	800644c <DMA_CheckFifoParam+0xd8>
 80063de:	a201      	add	r2, pc, #4	; (adr r2, 80063e4 <DMA_CheckFifoParam+0x70>)
 80063e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063e4:	080063f5 	.word	0x080063f5
 80063e8:	080063fb 	.word	0x080063fb
 80063ec:	080063f5 	.word	0x080063f5
 80063f0:	0800640d 	.word	0x0800640d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80063f4:	2301      	movs	r3, #1
 80063f6:	73fb      	strb	r3, [r7, #15]
      break;
 80063f8:	e02f      	b.n	800645a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80063fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006402:	2b00      	cmp	r3, #0
 8006404:	d024      	beq.n	8006450 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800640a:	e021      	b.n	8006450 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006410:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8006414:	d11e      	bne.n	8006454 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8006416:	2301      	movs	r3, #1
 8006418:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800641a:	e01b      	b.n	8006454 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800641c:	68bb      	ldr	r3, [r7, #8]
 800641e:	2b02      	cmp	r3, #2
 8006420:	d902      	bls.n	8006428 <DMA_CheckFifoParam+0xb4>
 8006422:	2b03      	cmp	r3, #3
 8006424:	d003      	beq.n	800642e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006426:	e018      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	73fb      	strb	r3, [r7, #15]
      break;
 800642c:	e015      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006432:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00e      	beq.n	8006458 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	73fb      	strb	r3, [r7, #15]
      break;
 800643e:	e00b      	b.n	8006458 <DMA_CheckFifoParam+0xe4>
      break;
 8006440:	bf00      	nop
 8006442:	e00a      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      break;
 8006444:	bf00      	nop
 8006446:	e008      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      break;
 8006448:	bf00      	nop
 800644a:	e006      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      break;
 800644c:	bf00      	nop
 800644e:	e004      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      break;
 8006450:	bf00      	nop
 8006452:	e002      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      break;   
 8006454:	bf00      	nop
 8006456:	e000      	b.n	800645a <DMA_CheckFifoParam+0xe6>
      break;
 8006458:	bf00      	nop
    }
  } 
  
  return status; 
 800645a:	7bfb      	ldrb	r3, [r7, #15]
}
 800645c:	4618      	mov	r0, r3
 800645e:	3714      	adds	r7, #20
 8006460:	46bd      	mov	sp, r7
 8006462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006466:	4770      	bx	lr

08006468 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006468:	b480      	push	{r7}
 800646a:	b089      	sub	sp, #36	; 0x24
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
 8006470:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006472:	2300      	movs	r3, #0
 8006474:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006476:	2300      	movs	r3, #0
 8006478:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800647a:	2300      	movs	r3, #0
 800647c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800647e:	2300      	movs	r3, #0
 8006480:	61fb      	str	r3, [r7, #28]
 8006482:	e16b      	b.n	800675c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006484:	2201      	movs	r2, #1
 8006486:	69fb      	ldr	r3, [r7, #28]
 8006488:	fa02 f303 	lsl.w	r3, r2, r3
 800648c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	697a      	ldr	r2, [r7, #20]
 8006494:	4013      	ands	r3, r2
 8006496:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006498:	693a      	ldr	r2, [r7, #16]
 800649a:	697b      	ldr	r3, [r7, #20]
 800649c:	429a      	cmp	r2, r3
 800649e:	f040 815a 	bne.w	8006756 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80064a2:	683b      	ldr	r3, [r7, #0]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	2b01      	cmp	r3, #1
 80064a8:	d00b      	beq.n	80064c2 <HAL_GPIO_Init+0x5a>
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	685b      	ldr	r3, [r3, #4]
 80064ae:	2b02      	cmp	r3, #2
 80064b0:	d007      	beq.n	80064c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80064b6:	2b11      	cmp	r3, #17
 80064b8:	d003      	beq.n	80064c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	685b      	ldr	r3, [r3, #4]
 80064be:	2b12      	cmp	r3, #18
 80064c0:	d130      	bne.n	8006524 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689b      	ldr	r3, [r3, #8]
 80064c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80064c8:	69fb      	ldr	r3, [r7, #28]
 80064ca:	005b      	lsls	r3, r3, #1
 80064cc:	2203      	movs	r2, #3
 80064ce:	fa02 f303 	lsl.w	r3, r2, r3
 80064d2:	43db      	mvns	r3, r3
 80064d4:	69ba      	ldr	r2, [r7, #24]
 80064d6:	4013      	ands	r3, r2
 80064d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	68da      	ldr	r2, [r3, #12]
 80064de:	69fb      	ldr	r3, [r7, #28]
 80064e0:	005b      	lsls	r3, r3, #1
 80064e2:	fa02 f303 	lsl.w	r3, r2, r3
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	4313      	orrs	r3, r2
 80064ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	69ba      	ldr	r2, [r7, #24]
 80064f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	685b      	ldr	r3, [r3, #4]
 80064f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80064f8:	2201      	movs	r2, #1
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	fa02 f303 	lsl.w	r3, r2, r3
 8006500:	43db      	mvns	r3, r3
 8006502:	69ba      	ldr	r2, [r7, #24]
 8006504:	4013      	ands	r3, r2
 8006506:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	685b      	ldr	r3, [r3, #4]
 800650c:	091b      	lsrs	r3, r3, #4
 800650e:	f003 0201 	and.w	r2, r3, #1
 8006512:	69fb      	ldr	r3, [r7, #28]
 8006514:	fa02 f303 	lsl.w	r3, r2, r3
 8006518:	69ba      	ldr	r2, [r7, #24]
 800651a:	4313      	orrs	r3, r2
 800651c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	69ba      	ldr	r2, [r7, #24]
 8006522:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	68db      	ldr	r3, [r3, #12]
 8006528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800652a:	69fb      	ldr	r3, [r7, #28]
 800652c:	005b      	lsls	r3, r3, #1
 800652e:	2203      	movs	r2, #3
 8006530:	fa02 f303 	lsl.w	r3, r2, r3
 8006534:	43db      	mvns	r3, r3
 8006536:	69ba      	ldr	r2, [r7, #24]
 8006538:	4013      	ands	r3, r2
 800653a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	689a      	ldr	r2, [r3, #8]
 8006540:	69fb      	ldr	r3, [r7, #28]
 8006542:	005b      	lsls	r3, r3, #1
 8006544:	fa02 f303 	lsl.w	r3, r2, r3
 8006548:	69ba      	ldr	r2, [r7, #24]
 800654a:	4313      	orrs	r3, r2
 800654c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	2b02      	cmp	r3, #2
 800655a:	d003      	beq.n	8006564 <HAL_GPIO_Init+0xfc>
 800655c:	683b      	ldr	r3, [r7, #0]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	2b12      	cmp	r3, #18
 8006562:	d123      	bne.n	80065ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006564:	69fb      	ldr	r3, [r7, #28]
 8006566:	08da      	lsrs	r2, r3, #3
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	3208      	adds	r2, #8
 800656c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006570:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006572:	69fb      	ldr	r3, [r7, #28]
 8006574:	f003 0307 	and.w	r3, r3, #7
 8006578:	009b      	lsls	r3, r3, #2
 800657a:	220f      	movs	r2, #15
 800657c:	fa02 f303 	lsl.w	r3, r2, r3
 8006580:	43db      	mvns	r3, r3
 8006582:	69ba      	ldr	r2, [r7, #24]
 8006584:	4013      	ands	r3, r2
 8006586:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	691a      	ldr	r2, [r3, #16]
 800658c:	69fb      	ldr	r3, [r7, #28]
 800658e:	f003 0307 	and.w	r3, r3, #7
 8006592:	009b      	lsls	r3, r3, #2
 8006594:	fa02 f303 	lsl.w	r3, r2, r3
 8006598:	69ba      	ldr	r2, [r7, #24]
 800659a:	4313      	orrs	r3, r2
 800659c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800659e:	69fb      	ldr	r3, [r7, #28]
 80065a0:	08da      	lsrs	r2, r3, #3
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	3208      	adds	r2, #8
 80065a6:	69b9      	ldr	r1, [r7, #24]
 80065a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80065b2:	69fb      	ldr	r3, [r7, #28]
 80065b4:	005b      	lsls	r3, r3, #1
 80065b6:	2203      	movs	r2, #3
 80065b8:	fa02 f303 	lsl.w	r3, r2, r3
 80065bc:	43db      	mvns	r3, r3
 80065be:	69ba      	ldr	r2, [r7, #24]
 80065c0:	4013      	ands	r3, r2
 80065c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	f003 0203 	and.w	r2, r3, #3
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	005b      	lsls	r3, r3, #1
 80065d0:	fa02 f303 	lsl.w	r3, r2, r3
 80065d4:	69ba      	ldr	r2, [r7, #24]
 80065d6:	4313      	orrs	r3, r2
 80065d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	685b      	ldr	r3, [r3, #4]
 80065e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	f000 80b4 	beq.w	8006756 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80065ee:	2300      	movs	r3, #0
 80065f0:	60fb      	str	r3, [r7, #12]
 80065f2:	4b5f      	ldr	r3, [pc, #380]	; (8006770 <HAL_GPIO_Init+0x308>)
 80065f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065f6:	4a5e      	ldr	r2, [pc, #376]	; (8006770 <HAL_GPIO_Init+0x308>)
 80065f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80065fc:	6453      	str	r3, [r2, #68]	; 0x44
 80065fe:	4b5c      	ldr	r3, [pc, #368]	; (8006770 <HAL_GPIO_Init+0x308>)
 8006600:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006602:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006606:	60fb      	str	r3, [r7, #12]
 8006608:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800660a:	4a5a      	ldr	r2, [pc, #360]	; (8006774 <HAL_GPIO_Init+0x30c>)
 800660c:	69fb      	ldr	r3, [r7, #28]
 800660e:	089b      	lsrs	r3, r3, #2
 8006610:	3302      	adds	r3, #2
 8006612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006616:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006618:	69fb      	ldr	r3, [r7, #28]
 800661a:	f003 0303 	and.w	r3, r3, #3
 800661e:	009b      	lsls	r3, r3, #2
 8006620:	220f      	movs	r2, #15
 8006622:	fa02 f303 	lsl.w	r3, r2, r3
 8006626:	43db      	mvns	r3, r3
 8006628:	69ba      	ldr	r2, [r7, #24]
 800662a:	4013      	ands	r3, r2
 800662c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	4a51      	ldr	r2, [pc, #324]	; (8006778 <HAL_GPIO_Init+0x310>)
 8006632:	4293      	cmp	r3, r2
 8006634:	d02b      	beq.n	800668e <HAL_GPIO_Init+0x226>
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	4a50      	ldr	r2, [pc, #320]	; (800677c <HAL_GPIO_Init+0x314>)
 800663a:	4293      	cmp	r3, r2
 800663c:	d025      	beq.n	800668a <HAL_GPIO_Init+0x222>
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4a4f      	ldr	r2, [pc, #316]	; (8006780 <HAL_GPIO_Init+0x318>)
 8006642:	4293      	cmp	r3, r2
 8006644:	d01f      	beq.n	8006686 <HAL_GPIO_Init+0x21e>
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	4a4e      	ldr	r2, [pc, #312]	; (8006784 <HAL_GPIO_Init+0x31c>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d019      	beq.n	8006682 <HAL_GPIO_Init+0x21a>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	4a4d      	ldr	r2, [pc, #308]	; (8006788 <HAL_GPIO_Init+0x320>)
 8006652:	4293      	cmp	r3, r2
 8006654:	d013      	beq.n	800667e <HAL_GPIO_Init+0x216>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	4a4c      	ldr	r2, [pc, #304]	; (800678c <HAL_GPIO_Init+0x324>)
 800665a:	4293      	cmp	r3, r2
 800665c:	d00d      	beq.n	800667a <HAL_GPIO_Init+0x212>
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	4a4b      	ldr	r2, [pc, #300]	; (8006790 <HAL_GPIO_Init+0x328>)
 8006662:	4293      	cmp	r3, r2
 8006664:	d007      	beq.n	8006676 <HAL_GPIO_Init+0x20e>
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	4a4a      	ldr	r2, [pc, #296]	; (8006794 <HAL_GPIO_Init+0x32c>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d101      	bne.n	8006672 <HAL_GPIO_Init+0x20a>
 800666e:	2307      	movs	r3, #7
 8006670:	e00e      	b.n	8006690 <HAL_GPIO_Init+0x228>
 8006672:	2308      	movs	r3, #8
 8006674:	e00c      	b.n	8006690 <HAL_GPIO_Init+0x228>
 8006676:	2306      	movs	r3, #6
 8006678:	e00a      	b.n	8006690 <HAL_GPIO_Init+0x228>
 800667a:	2305      	movs	r3, #5
 800667c:	e008      	b.n	8006690 <HAL_GPIO_Init+0x228>
 800667e:	2304      	movs	r3, #4
 8006680:	e006      	b.n	8006690 <HAL_GPIO_Init+0x228>
 8006682:	2303      	movs	r3, #3
 8006684:	e004      	b.n	8006690 <HAL_GPIO_Init+0x228>
 8006686:	2302      	movs	r3, #2
 8006688:	e002      	b.n	8006690 <HAL_GPIO_Init+0x228>
 800668a:	2301      	movs	r3, #1
 800668c:	e000      	b.n	8006690 <HAL_GPIO_Init+0x228>
 800668e:	2300      	movs	r3, #0
 8006690:	69fa      	ldr	r2, [r7, #28]
 8006692:	f002 0203 	and.w	r2, r2, #3
 8006696:	0092      	lsls	r2, r2, #2
 8006698:	4093      	lsls	r3, r2
 800669a:	69ba      	ldr	r2, [r7, #24]
 800669c:	4313      	orrs	r3, r2
 800669e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80066a0:	4934      	ldr	r1, [pc, #208]	; (8006774 <HAL_GPIO_Init+0x30c>)
 80066a2:	69fb      	ldr	r3, [r7, #28]
 80066a4:	089b      	lsrs	r3, r3, #2
 80066a6:	3302      	adds	r3, #2
 80066a8:	69ba      	ldr	r2, [r7, #24]
 80066aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80066ae:	4b3a      	ldr	r3, [pc, #232]	; (8006798 <HAL_GPIO_Init+0x330>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	43db      	mvns	r3, r3
 80066b8:	69ba      	ldr	r2, [r7, #24]
 80066ba:	4013      	ands	r3, r2
 80066bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d003      	beq.n	80066d2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80066ca:	69ba      	ldr	r2, [r7, #24]
 80066cc:	693b      	ldr	r3, [r7, #16]
 80066ce:	4313      	orrs	r3, r2
 80066d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80066d2:	4a31      	ldr	r2, [pc, #196]	; (8006798 <HAL_GPIO_Init+0x330>)
 80066d4:	69bb      	ldr	r3, [r7, #24]
 80066d6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80066d8:	4b2f      	ldr	r3, [pc, #188]	; (8006798 <HAL_GPIO_Init+0x330>)
 80066da:	685b      	ldr	r3, [r3, #4]
 80066dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80066de:	693b      	ldr	r3, [r7, #16]
 80066e0:	43db      	mvns	r3, r3
 80066e2:	69ba      	ldr	r2, [r7, #24]
 80066e4:	4013      	ands	r3, r2
 80066e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80066e8:	683b      	ldr	r3, [r7, #0]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d003      	beq.n	80066fc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80066f4:	69ba      	ldr	r2, [r7, #24]
 80066f6:	693b      	ldr	r3, [r7, #16]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80066fc:	4a26      	ldr	r2, [pc, #152]	; (8006798 <HAL_GPIO_Init+0x330>)
 80066fe:	69bb      	ldr	r3, [r7, #24]
 8006700:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006702:	4b25      	ldr	r3, [pc, #148]	; (8006798 <HAL_GPIO_Init+0x330>)
 8006704:	689b      	ldr	r3, [r3, #8]
 8006706:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006708:	693b      	ldr	r3, [r7, #16]
 800670a:	43db      	mvns	r3, r3
 800670c:	69ba      	ldr	r2, [r7, #24]
 800670e:	4013      	ands	r3, r2
 8006710:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006712:	683b      	ldr	r3, [r7, #0]
 8006714:	685b      	ldr	r3, [r3, #4]
 8006716:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800671a:	2b00      	cmp	r3, #0
 800671c:	d003      	beq.n	8006726 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800671e:	69ba      	ldr	r2, [r7, #24]
 8006720:	693b      	ldr	r3, [r7, #16]
 8006722:	4313      	orrs	r3, r2
 8006724:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006726:	4a1c      	ldr	r2, [pc, #112]	; (8006798 <HAL_GPIO_Init+0x330>)
 8006728:	69bb      	ldr	r3, [r7, #24]
 800672a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800672c:	4b1a      	ldr	r3, [pc, #104]	; (8006798 <HAL_GPIO_Init+0x330>)
 800672e:	68db      	ldr	r3, [r3, #12]
 8006730:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	43db      	mvns	r3, r3
 8006736:	69ba      	ldr	r2, [r7, #24]
 8006738:	4013      	ands	r3, r2
 800673a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	685b      	ldr	r3, [r3, #4]
 8006740:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d003      	beq.n	8006750 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8006748:	69ba      	ldr	r2, [r7, #24]
 800674a:	693b      	ldr	r3, [r7, #16]
 800674c:	4313      	orrs	r3, r2
 800674e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006750:	4a11      	ldr	r2, [pc, #68]	; (8006798 <HAL_GPIO_Init+0x330>)
 8006752:	69bb      	ldr	r3, [r7, #24]
 8006754:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006756:	69fb      	ldr	r3, [r7, #28]
 8006758:	3301      	adds	r3, #1
 800675a:	61fb      	str	r3, [r7, #28]
 800675c:	69fb      	ldr	r3, [r7, #28]
 800675e:	2b0f      	cmp	r3, #15
 8006760:	f67f ae90 	bls.w	8006484 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006764:	bf00      	nop
 8006766:	3724      	adds	r7, #36	; 0x24
 8006768:	46bd      	mov	sp, r7
 800676a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676e:	4770      	bx	lr
 8006770:	40023800 	.word	0x40023800
 8006774:	40013800 	.word	0x40013800
 8006778:	40020000 	.word	0x40020000
 800677c:	40020400 	.word	0x40020400
 8006780:	40020800 	.word	0x40020800
 8006784:	40020c00 	.word	0x40020c00
 8006788:	40021000 	.word	0x40021000
 800678c:	40021400 	.word	0x40021400
 8006790:	40021800 	.word	0x40021800
 8006794:	40021c00 	.word	0x40021c00
 8006798:	40013c00 	.word	0x40013c00

0800679c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800679c:	b480      	push	{r7}
 800679e:	b087      	sub	sp, #28
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
 80067a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80067a6:	2300      	movs	r3, #0
 80067a8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80067aa:	2300      	movs	r3, #0
 80067ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80067ae:	2300      	movs	r3, #0
 80067b0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067b2:	2300      	movs	r3, #0
 80067b4:	617b      	str	r3, [r7, #20]
 80067b6:	e0cd      	b.n	8006954 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80067b8:	2201      	movs	r2, #1
 80067ba:	697b      	ldr	r3, [r7, #20]
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80067c2:	683a      	ldr	r2, [r7, #0]
 80067c4:	693b      	ldr	r3, [r7, #16]
 80067c6:	4013      	ands	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80067ca:	68fa      	ldr	r2, [r7, #12]
 80067cc:	693b      	ldr	r3, [r7, #16]
 80067ce:	429a      	cmp	r2, r3
 80067d0:	f040 80bd 	bne.w	800694e <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80067d4:	4a64      	ldr	r2, [pc, #400]	; (8006968 <HAL_GPIO_DeInit+0x1cc>)
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	089b      	lsrs	r3, r3, #2
 80067da:	3302      	adds	r3, #2
 80067dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067e0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80067e2:	697b      	ldr	r3, [r7, #20]
 80067e4:	f003 0303 	and.w	r3, r3, #3
 80067e8:	009b      	lsls	r3, r3, #2
 80067ea:	220f      	movs	r2, #15
 80067ec:	fa02 f303 	lsl.w	r3, r2, r3
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	4013      	ands	r3, r2
 80067f4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	4a5c      	ldr	r2, [pc, #368]	; (800696c <HAL_GPIO_DeInit+0x1d0>)
 80067fa:	4293      	cmp	r3, r2
 80067fc:	d02b      	beq.n	8006856 <HAL_GPIO_DeInit+0xba>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a5b      	ldr	r2, [pc, #364]	; (8006970 <HAL_GPIO_DeInit+0x1d4>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d025      	beq.n	8006852 <HAL_GPIO_DeInit+0xb6>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a5a      	ldr	r2, [pc, #360]	; (8006974 <HAL_GPIO_DeInit+0x1d8>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d01f      	beq.n	800684e <HAL_GPIO_DeInit+0xb2>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a59      	ldr	r2, [pc, #356]	; (8006978 <HAL_GPIO_DeInit+0x1dc>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d019      	beq.n	800684a <HAL_GPIO_DeInit+0xae>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	4a58      	ldr	r2, [pc, #352]	; (800697c <HAL_GPIO_DeInit+0x1e0>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d013      	beq.n	8006846 <HAL_GPIO_DeInit+0xaa>
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	4a57      	ldr	r2, [pc, #348]	; (8006980 <HAL_GPIO_DeInit+0x1e4>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d00d      	beq.n	8006842 <HAL_GPIO_DeInit+0xa6>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	4a56      	ldr	r2, [pc, #344]	; (8006984 <HAL_GPIO_DeInit+0x1e8>)
 800682a:	4293      	cmp	r3, r2
 800682c:	d007      	beq.n	800683e <HAL_GPIO_DeInit+0xa2>
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	4a55      	ldr	r2, [pc, #340]	; (8006988 <HAL_GPIO_DeInit+0x1ec>)
 8006832:	4293      	cmp	r3, r2
 8006834:	d101      	bne.n	800683a <HAL_GPIO_DeInit+0x9e>
 8006836:	2307      	movs	r3, #7
 8006838:	e00e      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 800683a:	2308      	movs	r3, #8
 800683c:	e00c      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 800683e:	2306      	movs	r3, #6
 8006840:	e00a      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 8006842:	2305      	movs	r3, #5
 8006844:	e008      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 8006846:	2304      	movs	r3, #4
 8006848:	e006      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 800684a:	2303      	movs	r3, #3
 800684c:	e004      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 800684e:	2302      	movs	r3, #2
 8006850:	e002      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 8006852:	2301      	movs	r3, #1
 8006854:	e000      	b.n	8006858 <HAL_GPIO_DeInit+0xbc>
 8006856:	2300      	movs	r3, #0
 8006858:	697a      	ldr	r2, [r7, #20]
 800685a:	f002 0203 	and.w	r2, r2, #3
 800685e:	0092      	lsls	r2, r2, #2
 8006860:	4093      	lsls	r3, r2
 8006862:	68ba      	ldr	r2, [r7, #8]
 8006864:	429a      	cmp	r2, r3
 8006866:	d132      	bne.n	80068ce <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006868:	4b48      	ldr	r3, [pc, #288]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	43db      	mvns	r3, r3
 8006870:	4946      	ldr	r1, [pc, #280]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 8006872:	4013      	ands	r3, r2
 8006874:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006876:	4b45      	ldr	r3, [pc, #276]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	43db      	mvns	r3, r3
 800687e:	4943      	ldr	r1, [pc, #268]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 8006880:	4013      	ands	r3, r2
 8006882:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8006884:	4b41      	ldr	r3, [pc, #260]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 8006886:	689a      	ldr	r2, [r3, #8]
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	43db      	mvns	r3, r3
 800688c:	493f      	ldr	r1, [pc, #252]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 800688e:	4013      	ands	r3, r2
 8006890:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006892:	4b3e      	ldr	r3, [pc, #248]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 8006894:	68da      	ldr	r2, [r3, #12]
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	43db      	mvns	r3, r3
 800689a:	493c      	ldr	r1, [pc, #240]	; (800698c <HAL_GPIO_DeInit+0x1f0>)
 800689c:	4013      	ands	r3, r2
 800689e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80068a0:	697b      	ldr	r3, [r7, #20]
 80068a2:	f003 0303 	and.w	r3, r3, #3
 80068a6:	009b      	lsls	r3, r3, #2
 80068a8:	220f      	movs	r2, #15
 80068aa:	fa02 f303 	lsl.w	r3, r2, r3
 80068ae:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80068b0:	4a2d      	ldr	r2, [pc, #180]	; (8006968 <HAL_GPIO_DeInit+0x1cc>)
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	089b      	lsrs	r3, r3, #2
 80068b6:	3302      	adds	r3, #2
 80068b8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	43da      	mvns	r2, r3
 80068c0:	4829      	ldr	r0, [pc, #164]	; (8006968 <HAL_GPIO_DeInit+0x1cc>)
 80068c2:	697b      	ldr	r3, [r7, #20]
 80068c4:	089b      	lsrs	r3, r3, #2
 80068c6:	400a      	ands	r2, r1
 80068c8:	3302      	adds	r3, #2
 80068ca:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681a      	ldr	r2, [r3, #0]
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	005b      	lsls	r3, r3, #1
 80068d6:	2103      	movs	r1, #3
 80068d8:	fa01 f303 	lsl.w	r3, r1, r3
 80068dc:	43db      	mvns	r3, r3
 80068de:	401a      	ands	r2, r3
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80068e4:	697b      	ldr	r3, [r7, #20]
 80068e6:	08da      	lsrs	r2, r3, #3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	3208      	adds	r2, #8
 80068ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068f0:	697b      	ldr	r3, [r7, #20]
 80068f2:	f003 0307 	and.w	r3, r3, #7
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	220f      	movs	r2, #15
 80068fa:	fa02 f303 	lsl.w	r3, r2, r3
 80068fe:	43db      	mvns	r3, r3
 8006900:	697a      	ldr	r2, [r7, #20]
 8006902:	08d2      	lsrs	r2, r2, #3
 8006904:	4019      	ands	r1, r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	3208      	adds	r2, #8
 800690a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	697b      	ldr	r3, [r7, #20]
 8006914:	005b      	lsls	r3, r3, #1
 8006916:	2103      	movs	r1, #3
 8006918:	fa01 f303 	lsl.w	r3, r1, r3
 800691c:	43db      	mvns	r3, r3
 800691e:	401a      	ands	r2, r3
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	685a      	ldr	r2, [r3, #4]
 8006928:	2101      	movs	r1, #1
 800692a:	697b      	ldr	r3, [r7, #20]
 800692c:	fa01 f303 	lsl.w	r3, r1, r3
 8006930:	43db      	mvns	r3, r3
 8006932:	401a      	ands	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	689a      	ldr	r2, [r3, #8]
 800693c:	697b      	ldr	r3, [r7, #20]
 800693e:	005b      	lsls	r3, r3, #1
 8006940:	2103      	movs	r1, #3
 8006942:	fa01 f303 	lsl.w	r3, r1, r3
 8006946:	43db      	mvns	r3, r3
 8006948:	401a      	ands	r2, r3
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	3301      	adds	r3, #1
 8006952:	617b      	str	r3, [r7, #20]
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	2b0f      	cmp	r3, #15
 8006958:	f67f af2e 	bls.w	80067b8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800695c:	bf00      	nop
 800695e:	371c      	adds	r7, #28
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr
 8006968:	40013800 	.word	0x40013800
 800696c:	40020000 	.word	0x40020000
 8006970:	40020400 	.word	0x40020400
 8006974:	40020800 	.word	0x40020800
 8006978:	40020c00 	.word	0x40020c00
 800697c:	40021000 	.word	0x40021000
 8006980:	40021400 	.word	0x40021400
 8006984:	40021800 	.word	0x40021800
 8006988:	40021c00 	.word	0x40021c00
 800698c:	40013c00 	.word	0x40013c00

08006990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006990:	b480      	push	{r7}
 8006992:	b083      	sub	sp, #12
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	460b      	mov	r3, r1
 800699a:	807b      	strh	r3, [r7, #2]
 800699c:	4613      	mov	r3, r2
 800699e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069a0:	787b      	ldrb	r3, [r7, #1]
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d003      	beq.n	80069ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069a6:	887a      	ldrh	r2, [r7, #2]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80069ac:	e003      	b.n	80069b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80069ae:	887b      	ldrh	r3, [r7, #2]
 80069b0:	041a      	lsls	r2, r3, #16
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	619a      	str	r2, [r3, #24]
}
 80069b6:	bf00      	nop
 80069b8:	370c      	adds	r7, #12
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b083      	sub	sp, #12
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
 80069ca:	460b      	mov	r3, r1
 80069cc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	695a      	ldr	r2, [r3, #20]
 80069d2:	887b      	ldrh	r3, [r7, #2]
 80069d4:	401a      	ands	r2, r3
 80069d6:	887b      	ldrh	r3, [r7, #2]
 80069d8:	429a      	cmp	r2, r3
 80069da:	d104      	bne.n	80069e6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80069dc:	887b      	ldrh	r3, [r7, #2]
 80069de:	041a      	lsls	r2, r3, #16
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80069e4:	e002      	b.n	80069ec <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80069e6:	887a      	ldrh	r2, [r7, #2]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	619a      	str	r2, [r3, #24]
}
 80069ec:	bf00      	nop
 80069ee:	370c      	adds	r7, #12
 80069f0:	46bd      	mov	sp, r7
 80069f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f6:	4770      	bx	lr

080069f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069f8:	b580      	push	{r7, lr}
 80069fa:	b082      	sub	sp, #8
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	4603      	mov	r3, r0
 8006a00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a02:	4b08      	ldr	r3, [pc, #32]	; (8006a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a04:	695a      	ldr	r2, [r3, #20]
 8006a06:	88fb      	ldrh	r3, [r7, #6]
 8006a08:	4013      	ands	r3, r2
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d006      	beq.n	8006a1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a0e:	4a05      	ldr	r2, [pc, #20]	; (8006a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a10:	88fb      	ldrh	r3, [r7, #6]
 8006a12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a14:	88fb      	ldrh	r3, [r7, #6]
 8006a16:	4618      	mov	r0, r3
 8006a18:	f7fd fe26 	bl	8004668 <HAL_GPIO_EXTI_Callback>
  }
}
 8006a1c:	bf00      	nop
 8006a1e:	3708      	adds	r7, #8
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}
 8006a24:	40013c00 	.word	0x40013c00

08006a28 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a28:	b580      	push	{r7, lr}
 8006a2a:	b084      	sub	sp, #16
 8006a2c:	af00      	add	r7, sp, #0
 8006a2e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d101      	bne.n	8006a3a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a36:	2301      	movs	r3, #1
 8006a38:	e11f      	b.n	8006c7a <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a40:	b2db      	uxtb	r3, r3
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d106      	bne.n	8006a54 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	2200      	movs	r2, #0
 8006a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f7fe fa1e 	bl	8004e90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2224      	movs	r2, #36	; 0x24
 8006a58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	681a      	ldr	r2, [r3, #0]
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	f022 0201 	bic.w	r2, r2, #1
 8006a6a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a7a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681a      	ldr	r2, [r3, #0]
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a8a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a8c:	f002 fc98 	bl	80093c0 <HAL_RCC_GetPCLK1Freq>
 8006a90:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	4a7b      	ldr	r2, [pc, #492]	; (8006c84 <HAL_I2C_Init+0x25c>)
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d807      	bhi.n	8006aac <HAL_I2C_Init+0x84>
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	4a7a      	ldr	r2, [pc, #488]	; (8006c88 <HAL_I2C_Init+0x260>)
 8006aa0:	4293      	cmp	r3, r2
 8006aa2:	bf94      	ite	ls
 8006aa4:	2301      	movls	r3, #1
 8006aa6:	2300      	movhi	r3, #0
 8006aa8:	b2db      	uxtb	r3, r3
 8006aaa:	e006      	b.n	8006aba <HAL_I2C_Init+0x92>
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	4a77      	ldr	r2, [pc, #476]	; (8006c8c <HAL_I2C_Init+0x264>)
 8006ab0:	4293      	cmp	r3, r2
 8006ab2:	bf94      	ite	ls
 8006ab4:	2301      	movls	r3, #1
 8006ab6:	2300      	movhi	r3, #0
 8006ab8:	b2db      	uxtb	r3, r3
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d001      	beq.n	8006ac2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006abe:	2301      	movs	r3, #1
 8006ac0:	e0db      	b.n	8006c7a <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	4a72      	ldr	r2, [pc, #456]	; (8006c90 <HAL_I2C_Init+0x268>)
 8006ac6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aca:	0c9b      	lsrs	r3, r3, #18
 8006acc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68ba      	ldr	r2, [r7, #8]
 8006ade:	430a      	orrs	r2, r1
 8006ae0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	6a1b      	ldr	r3, [r3, #32]
 8006ae8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	4a64      	ldr	r2, [pc, #400]	; (8006c84 <HAL_I2C_Init+0x25c>)
 8006af2:	4293      	cmp	r3, r2
 8006af4:	d802      	bhi.n	8006afc <HAL_I2C_Init+0xd4>
 8006af6:	68bb      	ldr	r3, [r7, #8]
 8006af8:	3301      	adds	r3, #1
 8006afa:	e009      	b.n	8006b10 <HAL_I2C_Init+0xe8>
 8006afc:	68bb      	ldr	r3, [r7, #8]
 8006afe:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006b02:	fb02 f303 	mul.w	r3, r2, r3
 8006b06:	4a63      	ldr	r2, [pc, #396]	; (8006c94 <HAL_I2C_Init+0x26c>)
 8006b08:	fba2 2303 	umull	r2, r3, r2, r3
 8006b0c:	099b      	lsrs	r3, r3, #6
 8006b0e:	3301      	adds	r3, #1
 8006b10:	687a      	ldr	r2, [r7, #4]
 8006b12:	6812      	ldr	r2, [r2, #0]
 8006b14:	430b      	orrs	r3, r1
 8006b16:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	69db      	ldr	r3, [r3, #28]
 8006b1e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006b22:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	685b      	ldr	r3, [r3, #4]
 8006b2a:	4956      	ldr	r1, [pc, #344]	; (8006c84 <HAL_I2C_Init+0x25c>)
 8006b2c:	428b      	cmp	r3, r1
 8006b2e:	d80d      	bhi.n	8006b4c <HAL_I2C_Init+0x124>
 8006b30:	68fb      	ldr	r3, [r7, #12]
 8006b32:	1e59      	subs	r1, r3, #1
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	005b      	lsls	r3, r3, #1
 8006b3a:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b3e:	3301      	adds	r3, #1
 8006b40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b44:	2b04      	cmp	r3, #4
 8006b46:	bf38      	it	cc
 8006b48:	2304      	movcc	r3, #4
 8006b4a:	e04f      	b.n	8006bec <HAL_I2C_Init+0x1c4>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	689b      	ldr	r3, [r3, #8]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d111      	bne.n	8006b78 <HAL_I2C_Init+0x150>
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	1e58      	subs	r0, r3, #1
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	6859      	ldr	r1, [r3, #4]
 8006b5c:	460b      	mov	r3, r1
 8006b5e:	005b      	lsls	r3, r3, #1
 8006b60:	440b      	add	r3, r1
 8006b62:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b66:	3301      	adds	r3, #1
 8006b68:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	bf0c      	ite	eq
 8006b70:	2301      	moveq	r3, #1
 8006b72:	2300      	movne	r3, #0
 8006b74:	b2db      	uxtb	r3, r3
 8006b76:	e012      	b.n	8006b9e <HAL_I2C_Init+0x176>
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	1e58      	subs	r0, r3, #1
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	6859      	ldr	r1, [r3, #4]
 8006b80:	460b      	mov	r3, r1
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	440b      	add	r3, r1
 8006b86:	0099      	lsls	r1, r3, #2
 8006b88:	440b      	add	r3, r1
 8006b8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b8e:	3301      	adds	r3, #1
 8006b90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	bf0c      	ite	eq
 8006b98:	2301      	moveq	r3, #1
 8006b9a:	2300      	movne	r3, #0
 8006b9c:	b2db      	uxtb	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d001      	beq.n	8006ba6 <HAL_I2C_Init+0x17e>
 8006ba2:	2301      	movs	r3, #1
 8006ba4:	e022      	b.n	8006bec <HAL_I2C_Init+0x1c4>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d10e      	bne.n	8006bcc <HAL_I2C_Init+0x1a4>
 8006bae:	68fb      	ldr	r3, [r7, #12]
 8006bb0:	1e58      	subs	r0, r3, #1
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6859      	ldr	r1, [r3, #4]
 8006bb6:	460b      	mov	r3, r1
 8006bb8:	005b      	lsls	r3, r3, #1
 8006bba:	440b      	add	r3, r1
 8006bbc:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bca:	e00f      	b.n	8006bec <HAL_I2C_Init+0x1c4>
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	1e58      	subs	r0, r3, #1
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	6859      	ldr	r1, [r3, #4]
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	009b      	lsls	r3, r3, #2
 8006bd8:	440b      	add	r3, r1
 8006bda:	0099      	lsls	r1, r3, #2
 8006bdc:	440b      	add	r3, r1
 8006bde:	fbb0 f3f3 	udiv	r3, r0, r3
 8006be2:	3301      	adds	r3, #1
 8006be4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006be8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006bec:	6879      	ldr	r1, [r7, #4]
 8006bee:	6809      	ldr	r1, [r1, #0]
 8006bf0:	4313      	orrs	r3, r2
 8006bf2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	69da      	ldr	r2, [r3, #28]
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	431a      	orrs	r2, r3
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	430a      	orrs	r2, r1
 8006c0e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	681b      	ldr	r3, [r3, #0]
 8006c14:	689b      	ldr	r3, [r3, #8]
 8006c16:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c1a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	6911      	ldr	r1, [r2, #16]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	68d2      	ldr	r2, [r2, #12]
 8006c26:	4311      	orrs	r1, r2
 8006c28:	687a      	ldr	r2, [r7, #4]
 8006c2a:	6812      	ldr	r2, [r2, #0]
 8006c2c:	430b      	orrs	r3, r1
 8006c2e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68db      	ldr	r3, [r3, #12]
 8006c36:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	695a      	ldr	r2, [r3, #20]
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	699b      	ldr	r3, [r3, #24]
 8006c42:	431a      	orrs	r2, r3
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	430a      	orrs	r2, r1
 8006c4a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	681a      	ldr	r2, [r3, #0]
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f042 0201 	orr.w	r2, r2, #1
 8006c5a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2200      	movs	r2, #0
 8006c74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c78:	2300      	movs	r3, #0
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}
 8006c82:	bf00      	nop
 8006c84:	000186a0 	.word	0x000186a0
 8006c88:	001e847f 	.word	0x001e847f
 8006c8c:	003d08ff 	.word	0x003d08ff
 8006c90:	431bde83 	.word	0x431bde83
 8006c94:	10624dd3 	.word	0x10624dd3

08006c98 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	e021      	b.n	8006cee <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2224      	movs	r2, #36	; 0x24
 8006cae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	681a      	ldr	r2, [r3, #0]
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f022 0201 	bic.w	r2, r2, #1
 8006cc0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f7fe f92c 	bl	8004f20 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2200      	movs	r2, #0
 8006ce8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006cec:	2300      	movs	r3, #0
}
 8006cee:	4618      	mov	r0, r3
 8006cf0:	3708      	adds	r7, #8
 8006cf2:	46bd      	mov	sp, r7
 8006cf4:	bd80      	pop	{r7, pc}
	...

08006cf8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cf8:	b580      	push	{r7, lr}
 8006cfa:	b088      	sub	sp, #32
 8006cfc:	af02      	add	r7, sp, #8
 8006cfe:	60f8      	str	r0, [r7, #12]
 8006d00:	4608      	mov	r0, r1
 8006d02:	4611      	mov	r1, r2
 8006d04:	461a      	mov	r2, r3
 8006d06:	4603      	mov	r3, r0
 8006d08:	817b      	strh	r3, [r7, #10]
 8006d0a:	460b      	mov	r3, r1
 8006d0c:	813b      	strh	r3, [r7, #8]
 8006d0e:	4613      	mov	r3, r2
 8006d10:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006d12:	f7fe fe5d 	bl	80059d0 <HAL_GetTick>
 8006d16:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b20      	cmp	r3, #32
 8006d22:	f040 80d9 	bne.w	8006ed8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	9300      	str	r3, [sp, #0]
 8006d2a:	2319      	movs	r3, #25
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	496d      	ldr	r1, [pc, #436]	; (8006ee4 <HAL_I2C_Mem_Write+0x1ec>)
 8006d30:	68f8      	ldr	r0, [r7, #12]
 8006d32:	f000 fc8d 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 8006d36:	4603      	mov	r3, r0
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d001      	beq.n	8006d40 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	e0cc      	b.n	8006eda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d101      	bne.n	8006d4e <HAL_I2C_Mem_Write+0x56>
 8006d4a:	2302      	movs	r3, #2
 8006d4c:	e0c5      	b.n	8006eda <HAL_I2C_Mem_Write+0x1e2>
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2201      	movs	r2, #1
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f003 0301 	and.w	r3, r3, #1
 8006d60:	2b01      	cmp	r3, #1
 8006d62:	d007      	beq.n	8006d74 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f042 0201 	orr.w	r2, r2, #1
 8006d72:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	681a      	ldr	r2, [r3, #0]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d82:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	2221      	movs	r2, #33	; 0x21
 8006d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	2240      	movs	r2, #64	; 0x40
 8006d90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	2200      	movs	r2, #0
 8006d98:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	6a3a      	ldr	r2, [r7, #32]
 8006d9e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006da4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006daa:	b29a      	uxth	r2, r3
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	4a4d      	ldr	r2, [pc, #308]	; (8006ee8 <HAL_I2C_Mem_Write+0x1f0>)
 8006db4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006db6:	88f8      	ldrh	r0, [r7, #6]
 8006db8:	893a      	ldrh	r2, [r7, #8]
 8006dba:	8979      	ldrh	r1, [r7, #10]
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	9301      	str	r3, [sp, #4]
 8006dc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dc2:	9300      	str	r3, [sp, #0]
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	68f8      	ldr	r0, [r7, #12]
 8006dc8:	f000 fac4 	bl	8007354 <I2C_RequestMemoryWrite>
 8006dcc:	4603      	mov	r3, r0
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d052      	beq.n	8006e78 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e081      	b.n	8006eda <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006dd6:	697a      	ldr	r2, [r7, #20]
 8006dd8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006dda:	68f8      	ldr	r0, [r7, #12]
 8006ddc:	f000 fd0e 	bl	80077fc <I2C_WaitOnTXEFlagUntilTimeout>
 8006de0:	4603      	mov	r3, r0
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d00d      	beq.n	8006e02 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006dea:	2b04      	cmp	r3, #4
 8006dec:	d107      	bne.n	8006dfe <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	681a      	ldr	r2, [r3, #0]
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dfc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e06b      	b.n	8006eda <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e06:	781a      	ldrb	r2, [r3, #0]
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e12:	1c5a      	adds	r2, r3, #1
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	3b01      	subs	r3, #1
 8006e2c:	b29a      	uxth	r2, r3
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	695b      	ldr	r3, [r3, #20]
 8006e38:	f003 0304 	and.w	r3, r3, #4
 8006e3c:	2b04      	cmp	r3, #4
 8006e3e:	d11b      	bne.n	8006e78 <HAL_I2C_Mem_Write+0x180>
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d017      	beq.n	8006e78 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e4c:	781a      	ldrb	r2, [r3, #0]
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e62:	3b01      	subs	r3, #1
 8006e64:	b29a      	uxth	r2, r3
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d1aa      	bne.n	8006dd6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e80:	697a      	ldr	r2, [r7, #20]
 8006e82:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e84:	68f8      	ldr	r0, [r7, #12]
 8006e86:	f000 fcfa 	bl	800787e <I2C_WaitOnBTFFlagUntilTimeout>
 8006e8a:	4603      	mov	r3, r0
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d00d      	beq.n	8006eac <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e94:	2b04      	cmp	r3, #4
 8006e96:	d107      	bne.n	8006ea8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e98:	68fb      	ldr	r3, [r7, #12]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	681a      	ldr	r2, [r3, #0]
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ea6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006ea8:	2301      	movs	r3, #1
 8006eaa:	e016      	b.n	8006eda <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	681a      	ldr	r2, [r3, #0]
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	681b      	ldr	r3, [r3, #0]
 8006eb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006eba:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	2220      	movs	r2, #32
 8006ec0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2200      	movs	r2, #0
 8006ec8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	e000      	b.n	8006eda <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006ed8:	2302      	movs	r3, #2
  }
}
 8006eda:	4618      	mov	r0, r3
 8006edc:	3718      	adds	r7, #24
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	bd80      	pop	{r7, pc}
 8006ee2:	bf00      	nop
 8006ee4:	00100002 	.word	0x00100002
 8006ee8:	ffff0000 	.word	0xffff0000

08006eec <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b08c      	sub	sp, #48	; 0x30
 8006ef0:	af02      	add	r7, sp, #8
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	4608      	mov	r0, r1
 8006ef6:	4611      	mov	r1, r2
 8006ef8:	461a      	mov	r2, r3
 8006efa:	4603      	mov	r3, r0
 8006efc:	817b      	strh	r3, [r7, #10]
 8006efe:	460b      	mov	r3, r1
 8006f00:	813b      	strh	r3, [r7, #8]
 8006f02:	4613      	mov	r3, r2
 8006f04:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006f06:	f7fe fd63 	bl	80059d0 <HAL_GetTick>
 8006f0a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	f040 8208 	bne.w	800732a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006f1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f1c:	9300      	str	r3, [sp, #0]
 8006f1e:	2319      	movs	r3, #25
 8006f20:	2201      	movs	r2, #1
 8006f22:	497b      	ldr	r1, [pc, #492]	; (8007110 <HAL_I2C_Mem_Read+0x224>)
 8006f24:	68f8      	ldr	r0, [r7, #12]
 8006f26:	f000 fb93 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d001      	beq.n	8006f34 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8006f30:	2302      	movs	r3, #2
 8006f32:	e1fb      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d101      	bne.n	8006f42 <HAL_I2C_Mem_Read+0x56>
 8006f3e:	2302      	movs	r3, #2
 8006f40:	e1f4      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2201      	movs	r2, #1
 8006f46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	f003 0301 	and.w	r3, r3, #1
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d007      	beq.n	8006f68 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f042 0201 	orr.w	r2, r2, #1
 8006f66:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006f76:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	2222      	movs	r2, #34	; 0x22
 8006f7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	2240      	movs	r2, #64	; 0x40
 8006f84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f92:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8006f98:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006f9e:	b29a      	uxth	r2, r3
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	4a5b      	ldr	r2, [pc, #364]	; (8007114 <HAL_I2C_Mem_Read+0x228>)
 8006fa8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006faa:	88f8      	ldrh	r0, [r7, #6]
 8006fac:	893a      	ldrh	r2, [r7, #8]
 8006fae:	8979      	ldrh	r1, [r7, #10]
 8006fb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006fb2:	9301      	str	r3, [sp, #4]
 8006fb4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006fb6:	9300      	str	r3, [sp, #0]
 8006fb8:	4603      	mov	r3, r0
 8006fba:	68f8      	ldr	r0, [r7, #12]
 8006fbc:	f000 fa60 	bl	8007480 <I2C_RequestMemoryRead>
 8006fc0:	4603      	mov	r3, r0
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d001      	beq.n	8006fca <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e1b0      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d113      	bne.n	8006ffa <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	623b      	str	r3, [r7, #32]
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	695b      	ldr	r3, [r3, #20]
 8006fdc:	623b      	str	r3, [r7, #32]
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	699b      	ldr	r3, [r3, #24]
 8006fe4:	623b      	str	r3, [r7, #32]
 8006fe6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	681a      	ldr	r2, [r3, #0]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ff6:	601a      	str	r2, [r3, #0]
 8006ff8:	e184      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ffe:	2b01      	cmp	r3, #1
 8007000:	d11b      	bne.n	800703a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007010:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007012:	2300      	movs	r3, #0
 8007014:	61fb      	str	r3, [r7, #28]
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	695b      	ldr	r3, [r3, #20]
 800701c:	61fb      	str	r3, [r7, #28]
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	699b      	ldr	r3, [r3, #24]
 8007024:	61fb      	str	r3, [r7, #28]
 8007026:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	681a      	ldr	r2, [r3, #0]
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007036:	601a      	str	r2, [r3, #0]
 8007038:	e164      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800703e:	2b02      	cmp	r3, #2
 8007040:	d11b      	bne.n	800707a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	681a      	ldr	r2, [r3, #0]
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007050:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	681a      	ldr	r2, [r3, #0]
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007060:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007062:	2300      	movs	r3, #0
 8007064:	61bb      	str	r3, [r7, #24]
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	695b      	ldr	r3, [r3, #20]
 800706c:	61bb      	str	r3, [r7, #24]
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	699b      	ldr	r3, [r3, #24]
 8007074:	61bb      	str	r3, [r7, #24]
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	e144      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800707a:	2300      	movs	r3, #0
 800707c:	617b      	str	r3, [r7, #20]
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	695b      	ldr	r3, [r3, #20]
 8007084:	617b      	str	r3, [r7, #20]
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	699b      	ldr	r3, [r3, #24]
 800708c:	617b      	str	r3, [r7, #20]
 800708e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8007090:	e138      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8007092:	68fb      	ldr	r3, [r7, #12]
 8007094:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007096:	2b03      	cmp	r3, #3
 8007098:	f200 80f1 	bhi.w	800727e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070a0:	2b01      	cmp	r3, #1
 80070a2:	d123      	bne.n	80070ec <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070a6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80070a8:	68f8      	ldr	r0, [r7, #12]
 80070aa:	f000 fc29 	bl	8007900 <I2C_WaitOnRXNEFlagUntilTimeout>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d001      	beq.n	80070b8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80070b4:	2301      	movs	r3, #1
 80070b6:	e139      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	691a      	ldr	r2, [r3, #16]
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070c2:	b2d2      	uxtb	r2, r2
 80070c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80070ca:	1c5a      	adds	r2, r3, #1
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070d4:	3b01      	subs	r3, #1
 80070d6:	b29a      	uxth	r2, r3
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070e0:	b29b      	uxth	r3, r3
 80070e2:	3b01      	subs	r3, #1
 80070e4:	b29a      	uxth	r2, r3
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80070ea:	e10b      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070f0:	2b02      	cmp	r3, #2
 80070f2:	d14e      	bne.n	8007192 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80070f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070f6:	9300      	str	r3, [sp, #0]
 80070f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070fa:	2200      	movs	r2, #0
 80070fc:	4906      	ldr	r1, [pc, #24]	; (8007118 <HAL_I2C_Mem_Read+0x22c>)
 80070fe:	68f8      	ldr	r0, [r7, #12]
 8007100:	f000 faa6 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d008      	beq.n	800711c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800710a:	2301      	movs	r3, #1
 800710c:	e10e      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
 800710e:	bf00      	nop
 8007110:	00100002 	.word	0x00100002
 8007114:	ffff0000 	.word	0xffff0000
 8007118:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800712a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	691a      	ldr	r2, [r3, #16]
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007136:	b2d2      	uxtb	r2, r2
 8007138:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800713e:	1c5a      	adds	r2, r3, #1
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007148:	3b01      	subs	r3, #1
 800714a:	b29a      	uxth	r2, r3
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007154:	b29b      	uxth	r3, r3
 8007156:	3b01      	subs	r3, #1
 8007158:	b29a      	uxth	r2, r3
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	691a      	ldr	r2, [r3, #16]
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007168:	b2d2      	uxtb	r2, r2
 800716a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007170:	1c5a      	adds	r2, r3, #1
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800717a:	3b01      	subs	r3, #1
 800717c:	b29a      	uxth	r2, r3
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007186:	b29b      	uxth	r3, r3
 8007188:	3b01      	subs	r3, #1
 800718a:	b29a      	uxth	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007190:	e0b8      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007192:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007194:	9300      	str	r3, [sp, #0]
 8007196:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007198:	2200      	movs	r2, #0
 800719a:	4966      	ldr	r1, [pc, #408]	; (8007334 <HAL_I2C_Mem_Read+0x448>)
 800719c:	68f8      	ldr	r0, [r7, #12]
 800719e:	f000 fa57 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 80071a2:	4603      	mov	r3, r0
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d001      	beq.n	80071ac <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80071a8:	2301      	movs	r3, #1
 80071aa:	e0bf      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80071ba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	681b      	ldr	r3, [r3, #0]
 80071c0:	691a      	ldr	r2, [r3, #16]
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071c6:	b2d2      	uxtb	r2, r2
 80071c8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071ce:	1c5a      	adds	r2, r3, #1
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80071d8:	3b01      	subs	r3, #1
 80071da:	b29a      	uxth	r2, r3
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	3b01      	subs	r3, #1
 80071e8:	b29a      	uxth	r2, r3
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80071f4:	2200      	movs	r2, #0
 80071f6:	494f      	ldr	r1, [pc, #316]	; (8007334 <HAL_I2C_Mem_Read+0x448>)
 80071f8:	68f8      	ldr	r0, [r7, #12]
 80071fa:	f000 fa29 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 80071fe:	4603      	mov	r3, r0
 8007200:	2b00      	cmp	r3, #0
 8007202:	d001      	beq.n	8007208 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8007204:	2301      	movs	r3, #1
 8007206:	e091      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	681a      	ldr	r2, [r3, #0]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007216:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	691a      	ldr	r2, [r3, #16]
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007222:	b2d2      	uxtb	r2, r2
 8007224:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800722a:	1c5a      	adds	r2, r3, #1
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007234:	3b01      	subs	r3, #1
 8007236:	b29a      	uxth	r2, r3
 8007238:	68fb      	ldr	r3, [r7, #12]
 800723a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007240:	b29b      	uxth	r3, r3
 8007242:	3b01      	subs	r3, #1
 8007244:	b29a      	uxth	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800724a:	68fb      	ldr	r3, [r7, #12]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	691a      	ldr	r2, [r3, #16]
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007254:	b2d2      	uxtb	r2, r2
 8007256:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800725c:	1c5a      	adds	r2, r3, #1
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007266:	3b01      	subs	r3, #1
 8007268:	b29a      	uxth	r2, r3
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007272:	b29b      	uxth	r3, r3
 8007274:	3b01      	subs	r3, #1
 8007276:	b29a      	uxth	r2, r3
 8007278:	68fb      	ldr	r3, [r7, #12]
 800727a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800727c:	e042      	b.n	8007304 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800727e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007280:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007282:	68f8      	ldr	r0, [r7, #12]
 8007284:	f000 fb3c 	bl	8007900 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007288:	4603      	mov	r3, r0
 800728a:	2b00      	cmp	r3, #0
 800728c:	d001      	beq.n	8007292 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e04c      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	691a      	ldr	r2, [r3, #16]
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800729c:	b2d2      	uxtb	r2, r2
 800729e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a4:	1c5a      	adds	r2, r3, #1
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072ae:	3b01      	subs	r3, #1
 80072b0:	b29a      	uxth	r2, r3
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	3b01      	subs	r3, #1
 80072be:	b29a      	uxth	r2, r3
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	f003 0304 	and.w	r3, r3, #4
 80072ce:	2b04      	cmp	r3, #4
 80072d0:	d118      	bne.n	8007304 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	691a      	ldr	r2, [r3, #16]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072dc:	b2d2      	uxtb	r2, r2
 80072de:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072e4:	1c5a      	adds	r2, r3, #1
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80072ea:	68fb      	ldr	r3, [r7, #12]
 80072ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80072ee:	3b01      	subs	r3, #1
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80072fa:	b29b      	uxth	r3, r3
 80072fc:	3b01      	subs	r3, #1
 80072fe:	b29a      	uxth	r2, r3
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007308:	2b00      	cmp	r3, #0
 800730a:	f47f aec2 	bne.w	8007092 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2220      	movs	r2, #32
 8007312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2200      	movs	r2, #0
 800731a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	2200      	movs	r2, #0
 8007322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007326:	2300      	movs	r3, #0
 8007328:	e000      	b.n	800732c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800732a:	2302      	movs	r3, #2
  }
}
 800732c:	4618      	mov	r0, r3
 800732e:	3728      	adds	r7, #40	; 0x28
 8007330:	46bd      	mov	sp, r7
 8007332:	bd80      	pop	{r7, pc}
 8007334:	00010004 	.word	0x00010004

08007338 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8007338:	b480      	push	{r7}
 800733a:	b083      	sub	sp, #12
 800733c:	af00      	add	r7, sp, #0
 800733e:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007346:	b2db      	uxtb	r3, r3
}
 8007348:	4618      	mov	r0, r3
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007354:	b580      	push	{r7, lr}
 8007356:	b088      	sub	sp, #32
 8007358:	af02      	add	r7, sp, #8
 800735a:	60f8      	str	r0, [r7, #12]
 800735c:	4608      	mov	r0, r1
 800735e:	4611      	mov	r1, r2
 8007360:	461a      	mov	r2, r3
 8007362:	4603      	mov	r3, r0
 8007364:	817b      	strh	r3, [r7, #10]
 8007366:	460b      	mov	r3, r1
 8007368:	813b      	strh	r3, [r7, #8]
 800736a:	4613      	mov	r3, r2
 800736c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800736e:	68fb      	ldr	r3, [r7, #12]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	681a      	ldr	r2, [r3, #0]
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800737c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800737e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	6a3b      	ldr	r3, [r7, #32]
 8007384:	2200      	movs	r2, #0
 8007386:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800738a:	68f8      	ldr	r0, [r7, #12]
 800738c:	f000 f960 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 8007390:	4603      	mov	r3, r0
 8007392:	2b00      	cmp	r3, #0
 8007394:	d00d      	beq.n	80073b2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80073a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073a4:	d103      	bne.n	80073ae <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073ac:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80073ae:	2303      	movs	r3, #3
 80073b0:	e05f      	b.n	8007472 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80073b2:	897b      	ldrh	r3, [r7, #10]
 80073b4:	b2db      	uxtb	r3, r3
 80073b6:	461a      	mov	r2, r3
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80073c0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80073c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80073c4:	6a3a      	ldr	r2, [r7, #32]
 80073c6:	492d      	ldr	r1, [pc, #180]	; (800747c <I2C_RequestMemoryWrite+0x128>)
 80073c8:	68f8      	ldr	r0, [r7, #12]
 80073ca:	f000 f998 	bl	80076fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80073ce:	4603      	mov	r3, r0
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d001      	beq.n	80073d8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80073d4:	2301      	movs	r3, #1
 80073d6:	e04c      	b.n	8007472 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80073d8:	2300      	movs	r3, #0
 80073da:	617b      	str	r3, [r7, #20]
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	695b      	ldr	r3, [r3, #20]
 80073e2:	617b      	str	r3, [r7, #20]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	699b      	ldr	r3, [r3, #24]
 80073ea:	617b      	str	r3, [r7, #20]
 80073ec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80073ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80073f0:	6a39      	ldr	r1, [r7, #32]
 80073f2:	68f8      	ldr	r0, [r7, #12]
 80073f4:	f000 fa02 	bl	80077fc <I2C_WaitOnTXEFlagUntilTimeout>
 80073f8:	4603      	mov	r3, r0
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d00d      	beq.n	800741a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007402:	2b04      	cmp	r3, #4
 8007404:	d107      	bne.n	8007416 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	681a      	ldr	r2, [r3, #0]
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007414:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007416:	2301      	movs	r3, #1
 8007418:	e02b      	b.n	8007472 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800741a:	88fb      	ldrh	r3, [r7, #6]
 800741c:	2b01      	cmp	r3, #1
 800741e:	d105      	bne.n	800742c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007420:	893b      	ldrh	r3, [r7, #8]
 8007422:	b2da      	uxtb	r2, r3
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	611a      	str	r2, [r3, #16]
 800742a:	e021      	b.n	8007470 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800742c:	893b      	ldrh	r3, [r7, #8]
 800742e:	0a1b      	lsrs	r3, r3, #8
 8007430:	b29b      	uxth	r3, r3
 8007432:	b2da      	uxtb	r2, r3
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800743a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800743c:	6a39      	ldr	r1, [r7, #32]
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f000 f9dc 	bl	80077fc <I2C_WaitOnTXEFlagUntilTimeout>
 8007444:	4603      	mov	r3, r0
 8007446:	2b00      	cmp	r3, #0
 8007448:	d00d      	beq.n	8007466 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800744e:	2b04      	cmp	r3, #4
 8007450:	d107      	bne.n	8007462 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	681a      	ldr	r2, [r3, #0]
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007460:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007462:	2301      	movs	r3, #1
 8007464:	e005      	b.n	8007472 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007466:	893b      	ldrh	r3, [r7, #8]
 8007468:	b2da      	uxtb	r2, r3
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007470:	2300      	movs	r3, #0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3718      	adds	r7, #24
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop
 800747c:	00010002 	.word	0x00010002

08007480 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007480:	b580      	push	{r7, lr}
 8007482:	b088      	sub	sp, #32
 8007484:	af02      	add	r7, sp, #8
 8007486:	60f8      	str	r0, [r7, #12]
 8007488:	4608      	mov	r0, r1
 800748a:	4611      	mov	r1, r2
 800748c:	461a      	mov	r2, r3
 800748e:	4603      	mov	r3, r0
 8007490:	817b      	strh	r3, [r7, #10]
 8007492:	460b      	mov	r3, r1
 8007494:	813b      	strh	r3, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	681a      	ldr	r2, [r3, #0]
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80074a8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	681a      	ldr	r2, [r3, #0]
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80074b8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	9300      	str	r3, [sp, #0]
 80074be:	6a3b      	ldr	r3, [r7, #32]
 80074c0:	2200      	movs	r2, #0
 80074c2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80074c6:	68f8      	ldr	r0, [r7, #12]
 80074c8:	f000 f8c2 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 80074cc:	4603      	mov	r3, r0
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00d      	beq.n	80074ee <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074dc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80074e0:	d103      	bne.n	80074ea <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80074e8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80074ea:	2303      	movs	r3, #3
 80074ec:	e0aa      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80074ee:	897b      	ldrh	r3, [r7, #10]
 80074f0:	b2db      	uxtb	r3, r3
 80074f2:	461a      	mov	r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80074fc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80074fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007500:	6a3a      	ldr	r2, [r7, #32]
 8007502:	4952      	ldr	r1, [pc, #328]	; (800764c <I2C_RequestMemoryRead+0x1cc>)
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f000 f8fa 	bl	80076fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	e097      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007514:	2300      	movs	r3, #0
 8007516:	617b      	str	r3, [r7, #20]
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	695b      	ldr	r3, [r3, #20]
 800751e:	617b      	str	r3, [r7, #20]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	699b      	ldr	r3, [r3, #24]
 8007526:	617b      	str	r3, [r7, #20]
 8007528:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800752a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800752c:	6a39      	ldr	r1, [r7, #32]
 800752e:	68f8      	ldr	r0, [r7, #12]
 8007530:	f000 f964 	bl	80077fc <I2C_WaitOnTXEFlagUntilTimeout>
 8007534:	4603      	mov	r3, r0
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00d      	beq.n	8007556 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800753e:	2b04      	cmp	r3, #4
 8007540:	d107      	bne.n	8007552 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007550:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007552:	2301      	movs	r3, #1
 8007554:	e076      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007556:	88fb      	ldrh	r3, [r7, #6]
 8007558:	2b01      	cmp	r3, #1
 800755a:	d105      	bne.n	8007568 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800755c:	893b      	ldrh	r3, [r7, #8]
 800755e:	b2da      	uxtb	r2, r3
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	611a      	str	r2, [r3, #16]
 8007566:	e021      	b.n	80075ac <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007568:	893b      	ldrh	r3, [r7, #8]
 800756a:	0a1b      	lsrs	r3, r3, #8
 800756c:	b29b      	uxth	r3, r3
 800756e:	b2da      	uxtb	r2, r3
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007578:	6a39      	ldr	r1, [r7, #32]
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f000 f93e 	bl	80077fc <I2C_WaitOnTXEFlagUntilTimeout>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00d      	beq.n	80075a2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800758a:	2b04      	cmp	r3, #4
 800758c:	d107      	bne.n	800759e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	681a      	ldr	r2, [r3, #0]
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800759c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	e050      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80075a2:	893b      	ldrh	r3, [r7, #8]
 80075a4:	b2da      	uxtb	r2, r3
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075ae:	6a39      	ldr	r1, [r7, #32]
 80075b0:	68f8      	ldr	r0, [r7, #12]
 80075b2:	f000 f923 	bl	80077fc <I2C_WaitOnTXEFlagUntilTimeout>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00d      	beq.n	80075d8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075c0:	2b04      	cmp	r3, #4
 80075c2:	d107      	bne.n	80075d4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80075d2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80075d4:	2301      	movs	r3, #1
 80075d6:	e035      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	681a      	ldr	r2, [r3, #0]
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80075e6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80075e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075ea:	9300      	str	r3, [sp, #0]
 80075ec:	6a3b      	ldr	r3, [r7, #32]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80075f4:	68f8      	ldr	r0, [r7, #12]
 80075f6:	f000 f82b 	bl	8007650 <I2C_WaitOnFlagUntilTimeout>
 80075fa:	4603      	mov	r3, r0
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d00d      	beq.n	800761c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800760a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800760e:	d103      	bne.n	8007618 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007616:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007618:	2303      	movs	r3, #3
 800761a:	e013      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800761c:	897b      	ldrh	r3, [r7, #10]
 800761e:	b2db      	uxtb	r3, r3
 8007620:	f043 0301 	orr.w	r3, r3, #1
 8007624:	b2da      	uxtb	r2, r3
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	681b      	ldr	r3, [r3, #0]
 800762a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800762c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800762e:	6a3a      	ldr	r2, [r7, #32]
 8007630:	4906      	ldr	r1, [pc, #24]	; (800764c <I2C_RequestMemoryRead+0x1cc>)
 8007632:	68f8      	ldr	r0, [r7, #12]
 8007634:	f000 f863 	bl	80076fe <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d001      	beq.n	8007642 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800763e:	2301      	movs	r3, #1
 8007640:	e000      	b.n	8007644 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007642:	2300      	movs	r3, #0
}
 8007644:	4618      	mov	r0, r3
 8007646:	3718      	adds	r7, #24
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	00010002 	.word	0x00010002

08007650 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	60f8      	str	r0, [r7, #12]
 8007658:	60b9      	str	r1, [r7, #8]
 800765a:	603b      	str	r3, [r7, #0]
 800765c:	4613      	mov	r3, r2
 800765e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007660:	e025      	b.n	80076ae <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007662:	683b      	ldr	r3, [r7, #0]
 8007664:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007668:	d021      	beq.n	80076ae <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800766a:	f7fe f9b1 	bl	80059d0 <HAL_GetTick>
 800766e:	4602      	mov	r2, r0
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	1ad3      	subs	r3, r2, r3
 8007674:	683a      	ldr	r2, [r7, #0]
 8007676:	429a      	cmp	r2, r3
 8007678:	d302      	bcc.n	8007680 <I2C_WaitOnFlagUntilTimeout+0x30>
 800767a:	683b      	ldr	r3, [r7, #0]
 800767c:	2b00      	cmp	r3, #0
 800767e:	d116      	bne.n	80076ae <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	2200      	movs	r2, #0
 8007684:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007686:	68fb      	ldr	r3, [r7, #12]
 8007688:	2220      	movs	r2, #32
 800768a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	2200      	movs	r2, #0
 8007692:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800769a:	f043 0220 	orr.w	r2, r3, #32
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	2200      	movs	r2, #0
 80076a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80076aa:	2301      	movs	r3, #1
 80076ac:	e023      	b.n	80076f6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	0c1b      	lsrs	r3, r3, #16
 80076b2:	b2db      	uxtb	r3, r3
 80076b4:	2b01      	cmp	r3, #1
 80076b6:	d10d      	bne.n	80076d4 <I2C_WaitOnFlagUntilTimeout+0x84>
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	695b      	ldr	r3, [r3, #20]
 80076be:	43da      	mvns	r2, r3
 80076c0:	68bb      	ldr	r3, [r7, #8]
 80076c2:	4013      	ands	r3, r2
 80076c4:	b29b      	uxth	r3, r3
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	bf0c      	ite	eq
 80076ca:	2301      	moveq	r3, #1
 80076cc:	2300      	movne	r3, #0
 80076ce:	b2db      	uxtb	r3, r3
 80076d0:	461a      	mov	r2, r3
 80076d2:	e00c      	b.n	80076ee <I2C_WaitOnFlagUntilTimeout+0x9e>
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	681b      	ldr	r3, [r3, #0]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	43da      	mvns	r2, r3
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	4013      	ands	r3, r2
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	bf0c      	ite	eq
 80076e6:	2301      	moveq	r3, #1
 80076e8:	2300      	movne	r3, #0
 80076ea:	b2db      	uxtb	r3, r3
 80076ec:	461a      	mov	r2, r3
 80076ee:	79fb      	ldrb	r3, [r7, #7]
 80076f0:	429a      	cmp	r2, r3
 80076f2:	d0b6      	beq.n	8007662 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80076f4:	2300      	movs	r3, #0
}
 80076f6:	4618      	mov	r0, r3
 80076f8:	3710      	adds	r7, #16
 80076fa:	46bd      	mov	sp, r7
 80076fc:	bd80      	pop	{r7, pc}

080076fe <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80076fe:	b580      	push	{r7, lr}
 8007700:	b084      	sub	sp, #16
 8007702:	af00      	add	r7, sp, #0
 8007704:	60f8      	str	r0, [r7, #12]
 8007706:	60b9      	str	r1, [r7, #8]
 8007708:	607a      	str	r2, [r7, #4]
 800770a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800770c:	e051      	b.n	80077b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	695b      	ldr	r3, [r3, #20]
 8007714:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007718:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800771c:	d123      	bne.n	8007766 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	681a      	ldr	r2, [r3, #0]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800772c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007736:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	2200      	movs	r2, #0
 800773c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	2220      	movs	r2, #32
 8007742:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	2200      	movs	r2, #0
 800774a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007752:	f043 0204 	orr.w	r2, r3, #4
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	2200      	movs	r2, #0
 800775e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e046      	b.n	80077f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800776c:	d021      	beq.n	80077b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800776e:	f7fe f92f 	bl	80059d0 <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	683b      	ldr	r3, [r7, #0]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	429a      	cmp	r2, r3
 800777c:	d302      	bcc.n	8007784 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2b00      	cmp	r3, #0
 8007782:	d116      	bne.n	80077b2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2200      	movs	r2, #0
 8007788:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2220      	movs	r2, #32
 800778e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779e:	f043 0220 	orr.w	r2, r3, #32
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80077a6:	68fb      	ldr	r3, [r7, #12]
 80077a8:	2200      	movs	r2, #0
 80077aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e020      	b.n	80077f4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	0c1b      	lsrs	r3, r3, #16
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d10c      	bne.n	80077d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	695b      	ldr	r3, [r3, #20]
 80077c2:	43da      	mvns	r2, r3
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	4013      	ands	r3, r2
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	bf14      	ite	ne
 80077ce:	2301      	movne	r3, #1
 80077d0:	2300      	moveq	r3, #0
 80077d2:	b2db      	uxtb	r3, r3
 80077d4:	e00b      	b.n	80077ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	699b      	ldr	r3, [r3, #24]
 80077dc:	43da      	mvns	r2, r3
 80077de:	68bb      	ldr	r3, [r7, #8]
 80077e0:	4013      	ands	r3, r2
 80077e2:	b29b      	uxth	r3, r3
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	bf14      	ite	ne
 80077e8:	2301      	movne	r3, #1
 80077ea:	2300      	moveq	r3, #0
 80077ec:	b2db      	uxtb	r3, r3
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d18d      	bne.n	800770e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80077f2:	2300      	movs	r3, #0
}
 80077f4:	4618      	mov	r0, r3
 80077f6:	3710      	adds	r7, #16
 80077f8:	46bd      	mov	sp, r7
 80077fa:	bd80      	pop	{r7, pc}

080077fc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80077fc:	b580      	push	{r7, lr}
 80077fe:	b084      	sub	sp, #16
 8007800:	af00      	add	r7, sp, #0
 8007802:	60f8      	str	r0, [r7, #12]
 8007804:	60b9      	str	r1, [r7, #8]
 8007806:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007808:	e02d      	b.n	8007866 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800780a:	68f8      	ldr	r0, [r7, #12]
 800780c:	f000 f8ce 	bl	80079ac <I2C_IsAcknowledgeFailed>
 8007810:	4603      	mov	r3, r0
 8007812:	2b00      	cmp	r3, #0
 8007814:	d001      	beq.n	800781a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007816:	2301      	movs	r3, #1
 8007818:	e02d      	b.n	8007876 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007820:	d021      	beq.n	8007866 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007822:	f7fe f8d5 	bl	80059d0 <HAL_GetTick>
 8007826:	4602      	mov	r2, r0
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	1ad3      	subs	r3, r2, r3
 800782c:	68ba      	ldr	r2, [r7, #8]
 800782e:	429a      	cmp	r2, r3
 8007830:	d302      	bcc.n	8007838 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	2b00      	cmp	r3, #0
 8007836:	d116      	bne.n	8007866 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2220      	movs	r2, #32
 8007842:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	2200      	movs	r2, #0
 800784a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007852:	f043 0220 	orr.w	r2, r3, #32
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2200      	movs	r2, #0
 800785e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007862:	2301      	movs	r3, #1
 8007864:	e007      	b.n	8007876 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	695b      	ldr	r3, [r3, #20]
 800786c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007870:	2b80      	cmp	r3, #128	; 0x80
 8007872:	d1ca      	bne.n	800780a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007874:	2300      	movs	r3, #0
}
 8007876:	4618      	mov	r0, r3
 8007878:	3710      	adds	r7, #16
 800787a:	46bd      	mov	sp, r7
 800787c:	bd80      	pop	{r7, pc}

0800787e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800787e:	b580      	push	{r7, lr}
 8007880:	b084      	sub	sp, #16
 8007882:	af00      	add	r7, sp, #0
 8007884:	60f8      	str	r0, [r7, #12]
 8007886:	60b9      	str	r1, [r7, #8]
 8007888:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800788a:	e02d      	b.n	80078e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f000 f88d 	bl	80079ac <I2C_IsAcknowledgeFailed>
 8007892:	4603      	mov	r3, r0
 8007894:	2b00      	cmp	r3, #0
 8007896:	d001      	beq.n	800789c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007898:	2301      	movs	r3, #1
 800789a:	e02d      	b.n	80078f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800789c:	68bb      	ldr	r3, [r7, #8]
 800789e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80078a2:	d021      	beq.n	80078e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078a4:	f7fe f894 	bl	80059d0 <HAL_GetTick>
 80078a8:	4602      	mov	r2, r0
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	1ad3      	subs	r3, r2, r3
 80078ae:	68ba      	ldr	r2, [r7, #8]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d302      	bcc.n	80078ba <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80078b4:	68bb      	ldr	r3, [r7, #8]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d116      	bne.n	80078e8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	2200      	movs	r2, #0
 80078be:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80078c0:	68fb      	ldr	r3, [r7, #12]
 80078c2:	2220      	movs	r2, #32
 80078c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d4:	f043 0220 	orr.w	r2, r3, #32
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	2200      	movs	r2, #0
 80078e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80078e4:	2301      	movs	r3, #1
 80078e6:	e007      	b.n	80078f8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	695b      	ldr	r3, [r3, #20]
 80078ee:	f003 0304 	and.w	r3, r3, #4
 80078f2:	2b04      	cmp	r3, #4
 80078f4:	d1ca      	bne.n	800788c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80078f6:	2300      	movs	r3, #0
}
 80078f8:	4618      	mov	r0, r3
 80078fa:	3710      	adds	r7, #16
 80078fc:	46bd      	mov	sp, r7
 80078fe:	bd80      	pop	{r7, pc}

08007900 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	60f8      	str	r0, [r7, #12]
 8007908:	60b9      	str	r1, [r7, #8]
 800790a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800790c:	e042      	b.n	8007994 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	695b      	ldr	r3, [r3, #20]
 8007914:	f003 0310 	and.w	r3, r3, #16
 8007918:	2b10      	cmp	r3, #16
 800791a:	d119      	bne.n	8007950 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	f06f 0210 	mvn.w	r2, #16
 8007924:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	2220      	movs	r2, #32
 8007930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007934:	68fb      	ldr	r3, [r7, #12]
 8007936:	2200      	movs	r2, #0
 8007938:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800794c:	2301      	movs	r3, #1
 800794e:	e029      	b.n	80079a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007950:	f7fe f83e 	bl	80059d0 <HAL_GetTick>
 8007954:	4602      	mov	r2, r0
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	1ad3      	subs	r3, r2, r3
 800795a:	68ba      	ldr	r2, [r7, #8]
 800795c:	429a      	cmp	r2, r3
 800795e:	d302      	bcc.n	8007966 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007960:	68bb      	ldr	r3, [r7, #8]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d116      	bne.n	8007994 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	2220      	movs	r2, #32
 8007970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007974:	68fb      	ldr	r3, [r7, #12]
 8007976:	2200      	movs	r2, #0
 8007978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007980:	f043 0220 	orr.w	r2, r3, #32
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	2200      	movs	r2, #0
 800798c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	e007      	b.n	80079a4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	695b      	ldr	r3, [r3, #20]
 800799a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800799e:	2b40      	cmp	r3, #64	; 0x40
 80079a0:	d1b5      	bne.n	800790e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	4618      	mov	r0, r3
 80079a6:	3710      	adds	r7, #16
 80079a8:	46bd      	mov	sp, r7
 80079aa:	bd80      	pop	{r7, pc}

080079ac <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80079ac:	b480      	push	{r7}
 80079ae:	b083      	sub	sp, #12
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079c2:	d11b      	bne.n	80079fc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079cc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2220      	movs	r2, #32
 80079d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079e8:	f043 0204 	orr.w	r2, r3, #4
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80079f8:	2301      	movs	r3, #1
 80079fa:	e000      	b.n	80079fe <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80079fc:	2300      	movs	r3, #0
}
 80079fe:	4618      	mov	r0, r3
 8007a00:	370c      	adds	r7, #12
 8007a02:	46bd      	mov	sp, r7
 8007a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a08:	4770      	bx	lr
	...

08007a0c <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b088      	sub	sp, #32
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d101      	bne.n	8007a1e <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e128      	b.n	8007c70 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a24:	b2db      	uxtb	r3, r3
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d109      	bne.n	8007a3e <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a90      	ldr	r2, [pc, #576]	; (8007c78 <HAL_I2S_Init+0x26c>)
 8007a36:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8007a38:	6878      	ldr	r0, [r7, #4]
 8007a3a:	f7fd fa93 	bl	8004f64 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	2202      	movs	r2, #2
 8007a42:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	69db      	ldr	r3, [r3, #28]
 8007a4c:	687a      	ldr	r2, [r7, #4]
 8007a4e:	6812      	ldr	r2, [r2, #0]
 8007a50:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007a54:	f023 030f 	bic.w	r3, r3, #15
 8007a58:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	2202      	movs	r2, #2
 8007a60:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	2b02      	cmp	r3, #2
 8007a68:	d060      	beq.n	8007b2c <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	2b00      	cmp	r3, #0
 8007a70:	d102      	bne.n	8007a78 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8007a72:	2310      	movs	r3, #16
 8007a74:	617b      	str	r3, [r7, #20]
 8007a76:	e001      	b.n	8007a7c <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8007a78:	2320      	movs	r3, #32
 8007a7a:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	2b20      	cmp	r3, #32
 8007a82:	d802      	bhi.n	8007a8a <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8007a84:	697b      	ldr	r3, [r7, #20]
 8007a86:	005b      	lsls	r3, r3, #1
 8007a88:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8007a8a:	2001      	movs	r0, #1
 8007a8c:	f001 fe00 	bl	8009690 <HAL_RCCEx_GetPeriphCLKFreq>
 8007a90:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	691b      	ldr	r3, [r3, #16]
 8007a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a9a:	d125      	bne.n	8007ae8 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	68db      	ldr	r3, [r3, #12]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d010      	beq.n	8007ac6 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	009b      	lsls	r3, r3, #2
 8007aa8:	68fa      	ldr	r2, [r7, #12]
 8007aaa:	fbb2 f2f3 	udiv	r2, r2, r3
 8007aae:	4613      	mov	r3, r2
 8007ab0:	009b      	lsls	r3, r3, #2
 8007ab2:	4413      	add	r3, r2
 8007ab4:	005b      	lsls	r3, r3, #1
 8007ab6:	461a      	mov	r2, r3
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	695b      	ldr	r3, [r3, #20]
 8007abc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ac0:	3305      	adds	r3, #5
 8007ac2:	613b      	str	r3, [r7, #16]
 8007ac4:	e01f      	b.n	8007b06 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	00db      	lsls	r3, r3, #3
 8007aca:	68fa      	ldr	r2, [r7, #12]
 8007acc:	fbb2 f2f3 	udiv	r2, r2, r3
 8007ad0:	4613      	mov	r3, r2
 8007ad2:	009b      	lsls	r3, r3, #2
 8007ad4:	4413      	add	r3, r2
 8007ad6:	005b      	lsls	r3, r3, #1
 8007ad8:	461a      	mov	r2, r3
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	695b      	ldr	r3, [r3, #20]
 8007ade:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ae2:	3305      	adds	r3, #5
 8007ae4:	613b      	str	r3, [r7, #16]
 8007ae6:	e00e      	b.n	8007b06 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	fbb2 f2f3 	udiv	r2, r2, r3
 8007af0:	4613      	mov	r3, r2
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	4413      	add	r3, r2
 8007af6:	005b      	lsls	r3, r3, #1
 8007af8:	461a      	mov	r2, r3
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	695b      	ldr	r3, [r3, #20]
 8007afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007b02:	3305      	adds	r3, #5
 8007b04:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	4a5c      	ldr	r2, [pc, #368]	; (8007c7c <HAL_I2S_Init+0x270>)
 8007b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8007b0e:	08db      	lsrs	r3, r3, #3
 8007b10:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8007b12:	693b      	ldr	r3, [r7, #16]
 8007b14:	f003 0301 	and.w	r3, r3, #1
 8007b18:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	69bb      	ldr	r3, [r7, #24]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	085b      	lsrs	r3, r3, #1
 8007b22:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8007b24:	69bb      	ldr	r3, [r7, #24]
 8007b26:	021b      	lsls	r3, r3, #8
 8007b28:	61bb      	str	r3, [r7, #24]
 8007b2a:	e003      	b.n	8007b34 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8007b2c:	2302      	movs	r3, #2
 8007b2e:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8007b30:	2300      	movs	r3, #0
 8007b32:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8007b34:	69fb      	ldr	r3, [r7, #28]
 8007b36:	2b01      	cmp	r3, #1
 8007b38:	d902      	bls.n	8007b40 <HAL_I2S_Init+0x134>
 8007b3a:	69fb      	ldr	r3, [r7, #28]
 8007b3c:	2bff      	cmp	r3, #255	; 0xff
 8007b3e:	d907      	bls.n	8007b50 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b44:	f043 0210 	orr.w	r2, r3, #16
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8007b4c:	2301      	movs	r3, #1
 8007b4e:	e08f      	b.n	8007c70 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	691a      	ldr	r2, [r3, #16]
 8007b54:	69bb      	ldr	r3, [r7, #24]
 8007b56:	ea42 0103 	orr.w	r1, r2, r3
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	69fa      	ldr	r2, [r7, #28]
 8007b60:	430a      	orrs	r2, r1
 8007b62:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	681b      	ldr	r3, [r3, #0]
 8007b68:	69db      	ldr	r3, [r3, #28]
 8007b6a:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007b6e:	f023 030f 	bic.w	r3, r3, #15
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	6851      	ldr	r1, [r2, #4]
 8007b76:	687a      	ldr	r2, [r7, #4]
 8007b78:	6892      	ldr	r2, [r2, #8]
 8007b7a:	4311      	orrs	r1, r2
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	68d2      	ldr	r2, [r2, #12]
 8007b80:	4311      	orrs	r1, r2
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	6992      	ldr	r2, [r2, #24]
 8007b86:	430a      	orrs	r2, r1
 8007b88:	431a      	orrs	r2, r3
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b92:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	6a1b      	ldr	r3, [r3, #32]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d161      	bne.n	8007c60 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	4a38      	ldr	r2, [pc, #224]	; (8007c80 <HAL_I2S_Init+0x274>)
 8007ba0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a37      	ldr	r2, [pc, #220]	; (8007c84 <HAL_I2S_Init+0x278>)
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d101      	bne.n	8007bb0 <HAL_I2S_Init+0x1a4>
 8007bac:	4b36      	ldr	r3, [pc, #216]	; (8007c88 <HAL_I2S_Init+0x27c>)
 8007bae:	e001      	b.n	8007bb4 <HAL_I2S_Init+0x1a8>
 8007bb0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bb4:	69db      	ldr	r3, [r3, #28]
 8007bb6:	687a      	ldr	r2, [r7, #4]
 8007bb8:	6812      	ldr	r2, [r2, #0]
 8007bba:	4932      	ldr	r1, [pc, #200]	; (8007c84 <HAL_I2S_Init+0x278>)
 8007bbc:	428a      	cmp	r2, r1
 8007bbe:	d101      	bne.n	8007bc4 <HAL_I2S_Init+0x1b8>
 8007bc0:	4a31      	ldr	r2, [pc, #196]	; (8007c88 <HAL_I2S_Init+0x27c>)
 8007bc2:	e001      	b.n	8007bc8 <HAL_I2S_Init+0x1bc>
 8007bc4:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8007bc8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8007bcc:	f023 030f 	bic.w	r3, r3, #15
 8007bd0:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a2b      	ldr	r2, [pc, #172]	; (8007c84 <HAL_I2S_Init+0x278>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d101      	bne.n	8007be0 <HAL_I2S_Init+0x1d4>
 8007bdc:	4b2a      	ldr	r3, [pc, #168]	; (8007c88 <HAL_I2S_Init+0x27c>)
 8007bde:	e001      	b.n	8007be4 <HAL_I2S_Init+0x1d8>
 8007be0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007be4:	2202      	movs	r2, #2
 8007be6:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	681b      	ldr	r3, [r3, #0]
 8007bec:	4a25      	ldr	r2, [pc, #148]	; (8007c84 <HAL_I2S_Init+0x278>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d101      	bne.n	8007bf6 <HAL_I2S_Init+0x1ea>
 8007bf2:	4b25      	ldr	r3, [pc, #148]	; (8007c88 <HAL_I2S_Init+0x27c>)
 8007bf4:	e001      	b.n	8007bfa <HAL_I2S_Init+0x1ee>
 8007bf6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007bfa:	69db      	ldr	r3, [r3, #28]
 8007bfc:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007c06:	d003      	beq.n	8007c10 <HAL_I2S_Init+0x204>
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	685b      	ldr	r3, [r3, #4]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d103      	bne.n	8007c18 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8007c10:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c14:	613b      	str	r3, [r7, #16]
 8007c16:	e001      	b.n	8007c1c <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8007c18:	2300      	movs	r3, #0
 8007c1a:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	689b      	ldr	r3, [r3, #8]
 8007c24:	b299      	uxth	r1, r3
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	699b      	ldr	r3, [r3, #24]
 8007c30:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8007c32:	4303      	orrs	r3, r0
 8007c34:	b29b      	uxth	r3, r3
 8007c36:	430b      	orrs	r3, r1
 8007c38:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8007c3a:	4313      	orrs	r3, r2
 8007c3c:	b29a      	uxth	r2, r3
 8007c3e:	897b      	ldrh	r3, [r7, #10]
 8007c40:	4313      	orrs	r3, r2
 8007c42:	b29b      	uxth	r3, r3
 8007c44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007c48:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	4a0d      	ldr	r2, [pc, #52]	; (8007c84 <HAL_I2S_Init+0x278>)
 8007c50:	4293      	cmp	r3, r2
 8007c52:	d101      	bne.n	8007c58 <HAL_I2S_Init+0x24c>
 8007c54:	4b0c      	ldr	r3, [pc, #48]	; (8007c88 <HAL_I2S_Init+0x27c>)
 8007c56:	e001      	b.n	8007c5c <HAL_I2S_Init+0x250>
 8007c58:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007c5c:	897a      	ldrh	r2, [r7, #10]
 8007c5e:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2200      	movs	r2, #0
 8007c64:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	2201      	movs	r2, #1
 8007c6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8007c6e:	2300      	movs	r3, #0
}
 8007c70:	4618      	mov	r0, r3
 8007c72:	3720      	adds	r7, #32
 8007c74:	46bd      	mov	sp, r7
 8007c76:	bd80      	pop	{r7, pc}
 8007c78:	08008511 	.word	0x08008511
 8007c7c:	cccccccd 	.word	0xcccccccd
 8007c80:	08008699 	.word	0x08008699
 8007c84:	40003800 	.word	0x40003800
 8007c88:	40003400 	.word	0x40003400

08007c8c <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8007c8c:	b580      	push	{r7, lr}
 8007c8e:	b086      	sub	sp, #24
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	60f8      	str	r0, [r7, #12]
 8007c94:	60b9      	str	r1, [r7, #8]
 8007c96:	4613      	mov	r3, r2
 8007c98:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8007c9a:	68bb      	ldr	r3, [r7, #8]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d002      	beq.n	8007ca6 <HAL_I2S_Transmit_DMA+0x1a>
 8007ca0:	88fb      	ldrh	r3, [r7, #6]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d101      	bne.n	8007caa <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 8007ca6:	2301      	movs	r3, #1
 8007ca8:	e08e      	b.n	8007dc8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007cb0:	b2db      	uxtb	r3, r3
 8007cb2:	2b01      	cmp	r3, #1
 8007cb4:	d101      	bne.n	8007cba <HAL_I2S_Transmit_DMA+0x2e>
 8007cb6:	2302      	movs	r3, #2
 8007cb8:	e086      	b.n	8007dc8 <HAL_I2S_Transmit_DMA+0x13c>
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007cc8:	b2db      	uxtb	r3, r3
 8007cca:	2b01      	cmp	r3, #1
 8007ccc:	d005      	beq.n	8007cda <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	2200      	movs	r2, #0
 8007cd2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8007cd6:	2302      	movs	r3, #2
 8007cd8:	e076      	b.n	8007dc8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	2203      	movs	r2, #3
 8007cde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	2200      	movs	r2, #0
 8007ce6:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	68ba      	ldr	r2, [r7, #8]
 8007cec:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	69db      	ldr	r3, [r3, #28]
 8007cf4:	f003 0307 	and.w	r3, r3, #7
 8007cf8:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	2b03      	cmp	r3, #3
 8007cfe:	d002      	beq.n	8007d06 <HAL_I2S_Transmit_DMA+0x7a>
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	2b05      	cmp	r3, #5
 8007d04:	d10a      	bne.n	8007d1c <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 8007d06:	88fb      	ldrh	r3, [r7, #6]
 8007d08:	005b      	lsls	r3, r3, #1
 8007d0a:	b29a      	uxth	r2, r3
 8007d0c:	68fb      	ldr	r3, [r7, #12]
 8007d0e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 8007d10:	88fb      	ldrh	r3, [r7, #6]
 8007d12:	005b      	lsls	r3, r3, #1
 8007d14:	b29a      	uxth	r2, r3
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007d1a:	e005      	b.n	8007d28 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	88fa      	ldrh	r2, [r7, #6]
 8007d20:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	88fa      	ldrh	r2, [r7, #6]
 8007d26:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d2c:	4a28      	ldr	r2, [pc, #160]	; (8007dd0 <HAL_I2S_Transmit_DMA+0x144>)
 8007d2e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d34:	4a27      	ldr	r2, [pc, #156]	; (8007dd4 <HAL_I2S_Transmit_DMA+0x148>)
 8007d36:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d3c:	4a26      	ldr	r2, [pc, #152]	; (8007dd8 <HAL_I2S_Transmit_DMA+0x14c>)
 8007d3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007d48:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007d50:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007d56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8007d58:	f7fe f856 	bl	8005e08 <HAL_DMA_Start_IT>
 8007d5c:	4603      	mov	r3, r0
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00f      	beq.n	8007d82 <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d66:	f043 0208 	orr.w	r2, r3, #8
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	2201      	movs	r2, #1
 8007d72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	2200      	movs	r2, #0
 8007d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8007d7e:	2301      	movs	r3, #1
 8007d80:	e022      	b.n	8007dc8 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d107      	bne.n	8007da0 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	69da      	ldr	r2, [r3, #28]
 8007d96:	68fb      	ldr	r3, [r7, #12]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d9e:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	685b      	ldr	r3, [r3, #4]
 8007da6:	f003 0302 	and.w	r3, r3, #2
 8007daa:	2b00      	cmp	r3, #0
 8007dac:	d107      	bne.n	8007dbe <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	685a      	ldr	r2, [r3, #4]
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	f042 0202 	orr.w	r2, r2, #2
 8007dbc:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8007dc6:	2300      	movs	r3, #0
}
 8007dc8:	4618      	mov	r0, r3
 8007dca:	3718      	adds	r7, #24
 8007dcc:	46bd      	mov	sp, r7
 8007dce:	bd80      	pop	{r7, pc}
 8007dd0:	080083ef 	.word	0x080083ef
 8007dd4:	080083ad 	.word	0x080083ad
 8007dd8:	0800840b 	.word	0x0800840b

08007ddc <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007dea:	b2db      	uxtb	r3, r3
 8007dec:	2b01      	cmp	r3, #1
 8007dee:	d101      	bne.n	8007df4 <HAL_I2S_DMAPause+0x18>
 8007df0:	2302      	movs	r3, #2
 8007df2:	e04a      	b.n	8007e8a <HAL_I2S_DMAPause+0xae>
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2201      	movs	r2, #1
 8007df8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e02:	b2db      	uxtb	r3, r3
 8007e04:	2b03      	cmp	r3, #3
 8007e06:	d108      	bne.n	8007e1a <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	685a      	ldr	r2, [r3, #4]
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	f022 0202 	bic.w	r2, r2, #2
 8007e16:	605a      	str	r2, [r3, #4]
 8007e18:	e032      	b.n	8007e80 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e20:	b2db      	uxtb	r3, r3
 8007e22:	2b04      	cmp	r3, #4
 8007e24:	d108      	bne.n	8007e38 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	685a      	ldr	r2, [r3, #4]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f022 0201 	bic.w	r2, r2, #1
 8007e34:	605a      	str	r2, [r3, #4]
 8007e36:	e023      	b.n	8007e80 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e3e:	b2db      	uxtb	r3, r3
 8007e40:	2b05      	cmp	r3, #5
 8007e42:	d11d      	bne.n	8007e80 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	685a      	ldr	r2, [r3, #4]
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f022 0203 	bic.w	r2, r2, #3
 8007e52:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4a0f      	ldr	r2, [pc, #60]	; (8007e98 <HAL_I2S_DMAPause+0xbc>)
 8007e5a:	4293      	cmp	r3, r2
 8007e5c:	d101      	bne.n	8007e62 <HAL_I2S_DMAPause+0x86>
 8007e5e:	4b0f      	ldr	r3, [pc, #60]	; (8007e9c <HAL_I2S_DMAPause+0xc0>)
 8007e60:	e001      	b.n	8007e66 <HAL_I2S_DMAPause+0x8a>
 8007e62:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007e66:	685a      	ldr	r2, [r3, #4]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	490a      	ldr	r1, [pc, #40]	; (8007e98 <HAL_I2S_DMAPause+0xbc>)
 8007e6e:	428b      	cmp	r3, r1
 8007e70:	d101      	bne.n	8007e76 <HAL_I2S_DMAPause+0x9a>
 8007e72:	4b0a      	ldr	r3, [pc, #40]	; (8007e9c <HAL_I2S_DMAPause+0xc0>)
 8007e74:	e001      	b.n	8007e7a <HAL_I2S_DMAPause+0x9e>
 8007e76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007e7a:	f022 0203 	bic.w	r2, r2, #3
 8007e7e:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2200      	movs	r2, #0
 8007e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007e88:	2300      	movs	r3, #0
}
 8007e8a:	4618      	mov	r0, r3
 8007e8c:	370c      	adds	r7, #12
 8007e8e:	46bd      	mov	sp, r7
 8007e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e94:	4770      	bx	lr
 8007e96:	bf00      	nop
 8007e98:	40003800 	.word	0x40003800
 8007e9c:	40003400 	.word	0x40003400

08007ea0 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
 8007ea6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007eae:	b2db      	uxtb	r3, r3
 8007eb0:	2b01      	cmp	r3, #1
 8007eb2:	d101      	bne.n	8007eb8 <HAL_I2S_DMAResume+0x18>
 8007eb4:	2302      	movs	r3, #2
 8007eb6:	e07d      	b.n	8007fb4 <HAL_I2S_DMAResume+0x114>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	2b03      	cmp	r3, #3
 8007eca:	d108      	bne.n	8007ede <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	685a      	ldr	r2, [r3, #4]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	f042 0202 	orr.w	r2, r2, #2
 8007eda:	605a      	str	r2, [r3, #4]
 8007edc:	e056      	b.n	8007f8c <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	2b04      	cmp	r3, #4
 8007ee8:	d108      	bne.n	8007efc <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	685a      	ldr	r2, [r3, #4]
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f042 0201 	orr.w	r2, r2, #1
 8007ef8:	605a      	str	r2, [r3, #4]
 8007efa:	e047      	b.n	8007f8c <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f02:	b2db      	uxtb	r3, r3
 8007f04:	2b05      	cmp	r3, #5
 8007f06:	d141      	bne.n	8007f8c <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685a      	ldr	r2, [r3, #4]
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f042 0203 	orr.w	r2, r2, #3
 8007f16:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a28      	ldr	r2, [pc, #160]	; (8007fc0 <HAL_I2S_DMAResume+0x120>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d101      	bne.n	8007f26 <HAL_I2S_DMAResume+0x86>
 8007f22:	4b28      	ldr	r3, [pc, #160]	; (8007fc4 <HAL_I2S_DMAResume+0x124>)
 8007f24:	e001      	b.n	8007f2a <HAL_I2S_DMAResume+0x8a>
 8007f26:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007f2a:	685a      	ldr	r2, [r3, #4]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	4923      	ldr	r1, [pc, #140]	; (8007fc0 <HAL_I2S_DMAResume+0x120>)
 8007f32:	428b      	cmp	r3, r1
 8007f34:	d101      	bne.n	8007f3a <HAL_I2S_DMAResume+0x9a>
 8007f36:	4b23      	ldr	r3, [pc, #140]	; (8007fc4 <HAL_I2S_DMAResume+0x124>)
 8007f38:	e001      	b.n	8007f3e <HAL_I2S_DMAResume+0x9e>
 8007f3a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007f3e:	f042 0203 	orr.w	r2, r2, #3
 8007f42:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	4a1d      	ldr	r2, [pc, #116]	; (8007fc0 <HAL_I2S_DMAResume+0x120>)
 8007f4a:	4293      	cmp	r3, r2
 8007f4c:	d101      	bne.n	8007f52 <HAL_I2S_DMAResume+0xb2>
 8007f4e:	4b1d      	ldr	r3, [pc, #116]	; (8007fc4 <HAL_I2S_DMAResume+0x124>)
 8007f50:	e001      	b.n	8007f56 <HAL_I2S_DMAResume+0xb6>
 8007f52:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007f56:	69db      	ldr	r3, [r3, #28]
 8007f58:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f5c:	2b00      	cmp	r3, #0
 8007f5e:	d115      	bne.n	8007f8c <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	4a16      	ldr	r2, [pc, #88]	; (8007fc0 <HAL_I2S_DMAResume+0x120>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d101      	bne.n	8007f6e <HAL_I2S_DMAResume+0xce>
 8007f6a:	4b16      	ldr	r3, [pc, #88]	; (8007fc4 <HAL_I2S_DMAResume+0x124>)
 8007f6c:	e001      	b.n	8007f72 <HAL_I2S_DMAResume+0xd2>
 8007f6e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007f72:	69da      	ldr	r2, [r3, #28]
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	4911      	ldr	r1, [pc, #68]	; (8007fc0 <HAL_I2S_DMAResume+0x120>)
 8007f7a:	428b      	cmp	r3, r1
 8007f7c:	d101      	bne.n	8007f82 <HAL_I2S_DMAResume+0xe2>
 8007f7e:	4b11      	ldr	r3, [pc, #68]	; (8007fc4 <HAL_I2S_DMAResume+0x124>)
 8007f80:	e001      	b.n	8007f86 <HAL_I2S_DMAResume+0xe6>
 8007f82:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8007f86:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007f8a:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	69db      	ldr	r3, [r3, #28]
 8007f92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d107      	bne.n	8007faa <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	69da      	ldr	r2, [r3, #28]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	681b      	ldr	r3, [r3, #0]
 8007fa4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007fa8:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	2200      	movs	r2, #0
 8007fae:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8007fb2:	2300      	movs	r3, #0
}
 8007fb4:	4618      	mov	r0, r3
 8007fb6:	370c      	adds	r7, #12
 8007fb8:	46bd      	mov	sp, r7
 8007fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fbe:	4770      	bx	lr
 8007fc0:	40003800 	.word	0x40003800
 8007fc4:	40003400 	.word	0x40003400

08007fc8 <HAL_I2S_DMAStop>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAStop(I2S_HandleTypeDef *hi2s)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b088      	sub	sp, #32
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint32_t tickstart;
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	77fb      	strb	r3, [r7, #31]
     to call the HAL SPI API under callbacks HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     when calling HAL_DMA_Abort() API the DMA TX or RX Transfer complete interrupt is generated
     and the correspond call back is executed HAL_I2S_TxCpltCallback() or HAL_I2S_RxCpltCallback()
     */

  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007fdc:	d004      	beq.n	8007fe8 <HAL_I2S_DMAStop+0x20>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	685b      	ldr	r3, [r3, #4]
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	f040 80d1 	bne.w	800818a <HAL_I2S_DMAStop+0x1c2>
  {
    /* Abort the I2S DMA tx Stream/Channel */
    if (hi2s->hdmatx != NULL)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00f      	beq.n	8008010 <HAL_I2S_DMAStop+0x48>
    {
      /* Disable the I2S DMA tx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007ff4:	4618      	mov	r0, r3
 8007ff6:	f7fd ff5f 	bl	8005eb8 <HAL_DMA_Abort>
 8007ffa:	4603      	mov	r3, r0
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d007      	beq.n	8008010 <HAL_I2S_DMAStop+0x48>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008004:	f043 0208 	orr.w	r2, r3, #8
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 800800c:	2301      	movs	r3, #1
 800800e:	77fb      	strb	r3, [r7, #31]
      }
    }

    /* Wait until TXE flag is set */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_TXE, SET, I2S_TIMEOUT_FLAG) != HAL_OK)
 8008010:	2364      	movs	r3, #100	; 0x64
 8008012:	2201      	movs	r2, #1
 8008014:	2102      	movs	r1, #2
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fb04 	bl	8008624 <I2S_WaitFlagStateUntilTimeout>
 800801c:	4603      	mov	r3, r0
 800801e:	2b00      	cmp	r3, #0
 8008020:	d00b      	beq.n	800803a <HAL_I2S_DMAStop+0x72>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008026:	f043 0201 	orr.w	r2, r3, #1
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2201      	movs	r2, #1
 8008032:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008036:	2301      	movs	r3, #1
 8008038:	77fb      	strb	r3, [r7, #31]
    }

    /* Wait until BSY flag is Reset */
    if (I2S_WaitFlagStateUntilTimeout(hi2s, I2S_FLAG_BSY, RESET, I2S_TIMEOUT_FLAG) != HAL_OK)
 800803a:	2364      	movs	r3, #100	; 0x64
 800803c:	2200      	movs	r2, #0
 800803e:	2180      	movs	r1, #128	; 0x80
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 faef 	bl	8008624 <I2S_WaitFlagStateUntilTimeout>
 8008046:	4603      	mov	r3, r0
 8008048:	2b00      	cmp	r3, #0
 800804a:	d00b      	beq.n	8008064 <HAL_I2S_DMAStop+0x9c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008050:	f043 0201 	orr.w	r2, r3, #1
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	645a      	str	r2, [r3, #68]	; 0x44
      hi2s->State = HAL_I2S_STATE_READY;
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	2201      	movs	r2, #1
 800805c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode   = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	77fb      	strb	r3, [r7, #31]
    }

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	69da      	ldr	r2, [r3, #28]
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008072:	61da      	str	r2, [r3, #28]

    /* Clear UDR flag */
    __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8008074:	2300      	movs	r3, #0
 8008076:	617b      	str	r3, [r7, #20]
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	617b      	str	r3, [r7, #20]
 8008080:	697b      	ldr	r3, [r7, #20]

    /* Disable the I2S Tx DMA requests */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	685a      	ldr	r2, [r3, #4]
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	f022 0202 	bic.w	r2, r2, #2
 8008090:	605a      	str	r2, [r3, #4]

#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008098:	b2db      	uxtb	r3, r3
 800809a:	2b05      	cmp	r3, #5
 800809c:	f040 8165 	bne.w	800836a <HAL_I2S_DMAStop+0x3a2>
    {
      /* Abort the I2S DMA rx Stream/Channel */
      if (hi2s->hdmarx != NULL)
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	d00f      	beq.n	80080c8 <HAL_I2S_DMAStop+0x100>
      {
        /* Disable the I2S DMA rx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080ac:	4618      	mov	r0, r3
 80080ae:	f7fd ff03 	bl	8005eb8 <HAL_DMA_Abort>
 80080b2:	4603      	mov	r3, r0
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d007      	beq.n	80080c8 <HAL_I2S_DMAStop+0x100>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080bc:	f043 0208 	orr.w	r2, r3, #8
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80080c4:	2301      	movs	r3, #1
 80080c6:	77fb      	strb	r3, [r7, #31]
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a8a      	ldr	r2, [pc, #552]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d101      	bne.n	80080d6 <HAL_I2S_DMAStop+0x10e>
 80080d2:	4b8a      	ldr	r3, [pc, #552]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 80080d4:	e001      	b.n	80080da <HAL_I2S_DMAStop+0x112>
 80080d6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80080da:	69da      	ldr	r2, [r3, #28]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4985      	ldr	r1, [pc, #532]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80080e2:	428b      	cmp	r3, r1
 80080e4:	d101      	bne.n	80080ea <HAL_I2S_DMAStop+0x122>
 80080e6:	4b85      	ldr	r3, [pc, #532]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 80080e8:	e001      	b.n	80080ee <HAL_I2S_DMAStop+0x126>
 80080ea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80080ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080f2:	61da      	str	r2, [r3, #28]

      /* Clear OVR flag */
      __HAL_I2SEXT_CLEAR_OVRFLAG(hi2s);
 80080f4:	2300      	movs	r3, #0
 80080f6:	613b      	str	r3, [r7, #16]
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4a7e      	ldr	r2, [pc, #504]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80080fe:	4293      	cmp	r3, r2
 8008100:	d101      	bne.n	8008106 <HAL_I2S_DMAStop+0x13e>
 8008102:	4b7e      	ldr	r3, [pc, #504]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 8008104:	e001      	b.n	800810a <HAL_I2S_DMAStop+0x142>
 8008106:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800810a:	68db      	ldr	r3, [r3, #12]
 800810c:	613b      	str	r3, [r7, #16]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	4a79      	ldr	r2, [pc, #484]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d101      	bne.n	800811c <HAL_I2S_DMAStop+0x154>
 8008118:	4b78      	ldr	r3, [pc, #480]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 800811a:	e001      	b.n	8008120 <HAL_I2S_DMAStop+0x158>
 800811c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	613b      	str	r3, [r7, #16]
 8008124:	693b      	ldr	r3, [r7, #16]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4a73      	ldr	r2, [pc, #460]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 800812c:	4293      	cmp	r3, r2
 800812e:	d101      	bne.n	8008134 <HAL_I2S_DMAStop+0x16c>
 8008130:	4b72      	ldr	r3, [pc, #456]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 8008132:	e001      	b.n	8008138 <HAL_I2S_DMAStop+0x170>
 8008134:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008138:	685a      	ldr	r2, [r3, #4]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	496e      	ldr	r1, [pc, #440]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 8008140:	428b      	cmp	r3, r1
 8008142:	d101      	bne.n	8008148 <HAL_I2S_DMAStop+0x180>
 8008144:	4b6d      	ldr	r3, [pc, #436]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 8008146:	e001      	b.n	800814c <HAL_I2S_DMAStop+0x184>
 8008148:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800814c:	f022 0201 	bic.w	r2, r2, #1
 8008150:	605a      	str	r2, [r3, #4]

      if (hi2s->Init.Mode == I2S_MODE_SLAVE_TX)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	2b00      	cmp	r3, #0
 8008158:	d10c      	bne.n	8008174 <HAL_I2S_DMAStop+0x1ac>
      {
        /* Set the error code */
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800815e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	645a      	str	r2, [r3, #68]	; 0x44

        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	2201      	movs	r2, #1
 800816a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        errorcode = HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	77fb      	strb	r3, [r7, #31]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008172:	e0fa      	b.n	800836a <HAL_I2S_DMAStop+0x3a2>
      }
      else
      {
        /* Read DR to Flush RX Data */
        READ_REG(I2SxEXT(hi2s->Instance)->DR);
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	4a5f      	ldr	r2, [pc, #380]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 800817a:	4293      	cmp	r3, r2
 800817c:	d101      	bne.n	8008182 <HAL_I2S_DMAStop+0x1ba>
 800817e:	4b5f      	ldr	r3, [pc, #380]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 8008180:	e001      	b.n	8008186 <HAL_I2S_DMAStop+0x1be>
 8008182:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008186:	68db      	ldr	r3, [r3, #12]
    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8008188:	e0ef      	b.n	800836a <HAL_I2S_DMAStop+0x3a2>
      }
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */
  }

  else if ((hi2s->Init.Mode == I2S_MODE_MASTER_RX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_RX))
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	685b      	ldr	r3, [r3, #4]
 800818e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008192:	d005      	beq.n	80081a0 <HAL_I2S_DMAStop+0x1d8>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800819c:	f040 80e5 	bne.w	800836a <HAL_I2S_DMAStop+0x3a2>
  {
    /* Abort the I2S DMA rx Stream/Channel */
    if (hi2s->hdmarx != NULL)
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	d00f      	beq.n	80081c8 <HAL_I2S_DMAStop+0x200>
    {
      /* Disable the I2S DMA rx Stream/Channel */
      if (HAL_OK != HAL_DMA_Abort(hi2s->hdmarx))
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80081ac:	4618      	mov	r0, r3
 80081ae:	f7fd fe83 	bl	8005eb8 <HAL_DMA_Abort>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d007      	beq.n	80081c8 <HAL_I2S_DMAStop+0x200>
      {
        SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081bc:	f043 0208 	orr.w	r2, r3, #8
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	645a      	str	r2, [r3, #68]	; 0x44
        errorcode = HAL_ERROR;
 80081c4:	2301      	movs	r3, #1
 80081c6:	77fb      	strb	r3, [r7, #31]
      }
    }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

    if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	2b05      	cmp	r3, #5
 80081d2:	f040 809a 	bne.w	800830a <HAL_I2S_DMAStop+0x342>
    {
      /* Abort the I2S DMA tx Stream/Channel */
      if (hi2s->hdmatx != NULL)
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081da:	2b00      	cmp	r3, #0
 80081dc:	d00f      	beq.n	80081fe <HAL_I2S_DMAStop+0x236>
      {
        /* Disable the I2S DMA tx Stream/Channel */
        if (HAL_OK != HAL_DMA_Abort(hi2s->hdmatx))
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7fd fe68 	bl	8005eb8 <HAL_DMA_Abort>
 80081e8:	4603      	mov	r3, r0
 80081ea:	2b00      	cmp	r3, #0
 80081ec:	d007      	beq.n	80081fe <HAL_I2S_DMAStop+0x236>
        {
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80081ee:	687b      	ldr	r3, [r7, #4]
 80081f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80081f2:	f043 0208 	orr.w	r2, r3, #8
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	645a      	str	r2, [r3, #68]	; 0x44
          errorcode = HAL_ERROR;
 80081fa:	2301      	movs	r3, #1
 80081fc:	77fb      	strb	r3, [r7, #31]
        }
      }

      tickstart = HAL_GetTick();
 80081fe:	f7fd fbe7 	bl	80059d0 <HAL_GetTick>
 8008202:	61b8      	str	r0, [r7, #24]

      /* Wait until TXE flag is set */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 8008204:	e012      	b.n	800822c <HAL_I2S_DMAStop+0x264>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 8008206:	f7fd fbe3 	bl	80059d0 <HAL_GetTick>
 800820a:	4602      	mov	r2, r0
 800820c:	69bb      	ldr	r3, [r7, #24]
 800820e:	1ad3      	subs	r3, r2, r3
 8008210:	2b64      	cmp	r3, #100	; 0x64
 8008212:	d90b      	bls.n	800822c <HAL_I2S_DMAStop+0x264>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008218:	f043 0201 	orr.w	r2, r3, #1
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2201      	movs	r2, #1
 8008224:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 8008228:	2301      	movs	r3, #1
 800822a:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_TXE) != SET)
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a31      	ldr	r2, [pc, #196]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d101      	bne.n	800823a <HAL_I2S_DMAStop+0x272>
 8008236:	4b31      	ldr	r3, [pc, #196]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 8008238:	e001      	b.n	800823e <HAL_I2S_DMAStop+0x276>
 800823a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800823e:	689b      	ldr	r3, [r3, #8]
 8008240:	f003 0302 	and.w	r3, r3, #2
 8008244:	2b02      	cmp	r3, #2
 8008246:	d1de      	bne.n	8008206 <HAL_I2S_DMAStop+0x23e>
        }
      }

      /* Wait until BSY flag is Reset */
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008248:	e012      	b.n	8008270 <HAL_I2S_DMAStop+0x2a8>
      {
        if (((HAL_GetTick() - tickstart) > I2S_TIMEOUT_FLAG))
 800824a:	f7fd fbc1 	bl	80059d0 <HAL_GetTick>
 800824e:	4602      	mov	r2, r0
 8008250:	69bb      	ldr	r3, [r7, #24]
 8008252:	1ad3      	subs	r3, r2, r3
 8008254:	2b64      	cmp	r3, #100	; 0x64
 8008256:	d90b      	bls.n	8008270 <HAL_I2S_DMAStop+0x2a8>
        {
          /* Set the error code */
          SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_TIMEOUT);
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800825c:	f043 0201 	orr.w	r2, r3, #1
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	645a      	str	r2, [r3, #68]	; 0x44

          /* Set the I2S State ready */
          hi2s->State = HAL_I2S_STATE_READY;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	2201      	movs	r2, #1
 8008268:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          errorcode   = HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	77fb      	strb	r3, [r7, #31]
      while (__HAL_I2SEXT_GET_FLAG(hi2s, I2S_FLAG_BSY) != RESET)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4a20      	ldr	r2, [pc, #128]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d101      	bne.n	800827e <HAL_I2S_DMAStop+0x2b6>
 800827a:	4b20      	ldr	r3, [pc, #128]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 800827c:	e001      	b.n	8008282 <HAL_I2S_DMAStop+0x2ba>
 800827e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008282:	689b      	ldr	r3, [r3, #8]
 8008284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008288:	2b80      	cmp	r3, #128	; 0x80
 800828a:	d0de      	beq.n	800824a <HAL_I2S_DMAStop+0x282>
        }
      }

      /* Disable I2Sext peripheral */
      __HAL_I2SEXT_DISABLE(hi2s);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	4a19      	ldr	r2, [pc, #100]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d101      	bne.n	800829a <HAL_I2S_DMAStop+0x2d2>
 8008296:	4b19      	ldr	r3, [pc, #100]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 8008298:	e001      	b.n	800829e <HAL_I2S_DMAStop+0x2d6>
 800829a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800829e:	69da      	ldr	r2, [r3, #28]
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	4914      	ldr	r1, [pc, #80]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80082a6:	428b      	cmp	r3, r1
 80082a8:	d101      	bne.n	80082ae <HAL_I2S_DMAStop+0x2e6>
 80082aa:	4b14      	ldr	r3, [pc, #80]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 80082ac:	e001      	b.n	80082b2 <HAL_I2S_DMAStop+0x2ea>
 80082ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80082b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082b6:	61da      	str	r2, [r3, #28]

      /* Clear UDR flag */
      __HAL_I2SEXT_CLEAR_UDRFLAG(hi2s);
 80082b8:	2300      	movs	r3, #0
 80082ba:	60fb      	str	r3, [r7, #12]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a0d      	ldr	r2, [pc, #52]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80082c2:	4293      	cmp	r3, r2
 80082c4:	d101      	bne.n	80082ca <HAL_I2S_DMAStop+0x302>
 80082c6:	4b0d      	ldr	r3, [pc, #52]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 80082c8:	e001      	b.n	80082ce <HAL_I2S_DMAStop+0x306>
 80082ca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80082ce:	689b      	ldr	r3, [r3, #8]
 80082d0:	60fb      	str	r3, [r7, #12]
 80082d2:	68fb      	ldr	r3, [r7, #12]

      /* Disable the I2SxEXT DMA request */
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	4a07      	ldr	r2, [pc, #28]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80082da:	4293      	cmp	r3, r2
 80082dc:	d101      	bne.n	80082e2 <HAL_I2S_DMAStop+0x31a>
 80082de:	4b07      	ldr	r3, [pc, #28]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 80082e0:	e001      	b.n	80082e6 <HAL_I2S_DMAStop+0x31e>
 80082e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80082e6:	685a      	ldr	r2, [r3, #4]
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4902      	ldr	r1, [pc, #8]	; (80082f8 <HAL_I2S_DMAStop+0x330>)
 80082ee:	428b      	cmp	r3, r1
 80082f0:	d106      	bne.n	8008300 <HAL_I2S_DMAStop+0x338>
 80082f2:	4b02      	ldr	r3, [pc, #8]	; (80082fc <HAL_I2S_DMAStop+0x334>)
 80082f4:	e006      	b.n	8008304 <HAL_I2S_DMAStop+0x33c>
 80082f6:	bf00      	nop
 80082f8:	40003800 	.word	0x40003800
 80082fc:	40003400 	.word	0x40003400
 8008300:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008304:	f022 0202 	bic.w	r2, r2, #2
 8008308:	605a      	str	r2, [r3, #4]
    }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

    /* Disable I2S peripheral */
    __HAL_I2S_DISABLE(hi2s);
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	681b      	ldr	r3, [r3, #0]
 800830e:	69da      	ldr	r2, [r3, #28]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008318:	61da      	str	r2, [r3, #28]

    /* Clear OVR flag */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800831a:	2300      	movs	r3, #0
 800831c:	60bb      	str	r3, [r7, #8]
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	60bb      	str	r3, [r7, #8]
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	689b      	ldr	r3, [r3, #8]
 800832c:	60bb      	str	r3, [r7, #8]
 800832e:	68bb      	ldr	r3, [r7, #8]

    /* Disable the I2S Rx DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	685a      	ldr	r2, [r3, #4]
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f022 0201 	bic.w	r2, r2, #1
 800833e:	605a      	str	r2, [r3, #4]

    if (hi2s->Init.Mode == I2S_MODE_SLAVE_RX)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008348:	d10c      	bne.n	8008364 <HAL_I2S_DMAStop+0x39c>
    {
      /* Set the error code */
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_BUSY_LINE_RX);
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800834e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	645a      	str	r2, [r3, #68]	; 0x44

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2201      	movs	r2, #1
 800835a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      errorcode = HAL_ERROR;
 800835e:	2301      	movs	r3, #1
 8008360:	77fb      	strb	r3, [r7, #31]
 8008362:	e002      	b.n	800836a <HAL_I2S_DMAStop+0x3a2>
    }
    else
    {
      /* Read DR to Flush RX Data */
      READ_REG((hi2s->Instance)->DR);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	68db      	ldr	r3, [r3, #12]
    }
  }

  hi2s->State = HAL_I2S_STATE_READY;
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	2201      	movs	r2, #1
 800836e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return errorcode;
 8008372:	7ffb      	ldrb	r3, [r7, #31]
}
 8008374:	4618      	mov	r0, r3
 8008376:	3720      	adds	r7, #32
 8008378:	46bd      	mov	sp, r7
 800837a:	bd80      	pop	{r7, pc}

0800837c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800837c:	b480      	push	{r7}
 800837e:	b083      	sub	sp, #12
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8008384:	bf00      	nop
 8008386:	370c      	adds	r7, #12
 8008388:	46bd      	mov	sp, r7
 800838a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838e:	4770      	bx	lr

08008390 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 8008390:	b480      	push	{r7}
 8008392:	b083      	sub	sp, #12
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800839e:	b2db      	uxtb	r3, r3
}
 80083a0:	4618      	mov	r0, r3
 80083a2:	370c      	adds	r7, #12
 80083a4:	46bd      	mov	sp, r7
 80083a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083aa:	4770      	bx	lr

080083ac <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80083ac:	b580      	push	{r7, lr}
 80083ae:	b084      	sub	sp, #16
 80083b0:	af00      	add	r7, sp, #0
 80083b2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083b8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	69db      	ldr	r3, [r3, #28]
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d10e      	bne.n	80083e0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	685a      	ldr	r2, [r3, #4]
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	f022 0202 	bic.w	r2, r2, #2
 80083d0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80083d2:	68fb      	ldr	r3, [r7, #12]
 80083d4:	2200      	movs	r2, #0
 80083d6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2201      	movs	r2, #1
 80083dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80083e0:	68f8      	ldr	r0, [r7, #12]
 80083e2:	f7f8 f9a9 	bl	8000738 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80083e6:	bf00      	nop
 80083e8:	3710      	adds	r7, #16
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}

080083ee <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80083ee:	b580      	push	{r7, lr}
 80083f0:	b084      	sub	sp, #16
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083fa:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 80083fc:	68f8      	ldr	r0, [r7, #12]
 80083fe:	f7f8 f9ad 	bl	800075c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8008402:	bf00      	nop
 8008404:	3710      	adds	r7, #16
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b084      	sub	sp, #16
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008416:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	685a      	ldr	r2, [r3, #4]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	f022 0203 	bic.w	r2, r2, #3
 8008426:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	2200      	movs	r2, #0
 800842c:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	2201      	movs	r2, #1
 8008438:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008440:	f043 0208 	orr.w	r2, r3, #8
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f7f8 faf3 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800844e:	bf00      	nop
 8008450:	3710      	adds	r7, #16
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}

08008456 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8008456:	b580      	push	{r7, lr}
 8008458:	b082      	sub	sp, #8
 800845a:	af00      	add	r7, sp, #0
 800845c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008462:	881a      	ldrh	r2, [r3, #0]
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800846e:	1c9a      	adds	r2, r3, #2
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008478:	b29b      	uxth	r3, r3
 800847a:	3b01      	subs	r3, #1
 800847c:	b29a      	uxth	r2, r3
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008486:	b29b      	uxth	r3, r3
 8008488:	2b00      	cmp	r3, #0
 800848a:	d10e      	bne.n	80084aa <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685a      	ldr	r2, [r3, #4]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800849a:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	2201      	movs	r2, #1
 80084a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f7f8 f947 	bl	8000738 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80084aa:	bf00      	nop
 80084ac:	3708      	adds	r7, #8
 80084ae:	46bd      	mov	sp, r7
 80084b0:	bd80      	pop	{r7, pc}

080084b2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80084b2:	b580      	push	{r7, lr}
 80084b4:	b082      	sub	sp, #8
 80084b6:	af00      	add	r7, sp, #0
 80084b8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	68da      	ldr	r2, [r3, #12]
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c4:	b292      	uxth	r2, r2
 80084c6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084cc:	1c9a      	adds	r2, r3, #2
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80084d6:	b29b      	uxth	r3, r3
 80084d8:	3b01      	subs	r3, #1
 80084da:	b29a      	uxth	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80084e4:	b29b      	uxth	r3, r3
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d10e      	bne.n	8008508 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	685a      	ldr	r2, [r3, #4]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80084f8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	2201      	movs	r2, #1
 80084fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8008502:	6878      	ldr	r0, [r7, #4]
 8008504:	f7ff ff3a 	bl	800837c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8008508:	bf00      	nop
 800850a:	3708      	adds	r7, #8
 800850c:	46bd      	mov	sp, r7
 800850e:	bd80      	pop	{r7, pc}

08008510 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008510:	b580      	push	{r7, lr}
 8008512:	b086      	sub	sp, #24
 8008514:	af00      	add	r7, sp, #0
 8008516:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008526:	b2db      	uxtb	r3, r3
 8008528:	2b04      	cmp	r3, #4
 800852a:	d13a      	bne.n	80085a2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800852c:	697b      	ldr	r3, [r7, #20]
 800852e:	f003 0301 	and.w	r3, r3, #1
 8008532:	2b01      	cmp	r3, #1
 8008534:	d109      	bne.n	800854a <I2S_IRQHandler+0x3a>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	685b      	ldr	r3, [r3, #4]
 800853c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008540:	2b40      	cmp	r3, #64	; 0x40
 8008542:	d102      	bne.n	800854a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f7ff ffb4 	bl	80084b2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800854a:	697b      	ldr	r3, [r7, #20]
 800854c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008550:	2b40      	cmp	r3, #64	; 0x40
 8008552:	d126      	bne.n	80085a2 <I2S_IRQHandler+0x92>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	685b      	ldr	r3, [r3, #4]
 800855a:	f003 0320 	and.w	r3, r3, #32
 800855e:	2b20      	cmp	r3, #32
 8008560:	d11f      	bne.n	80085a2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	685a      	ldr	r2, [r3, #4]
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008570:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008572:	2300      	movs	r3, #0
 8008574:	613b      	str	r3, [r7, #16]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	68db      	ldr	r3, [r3, #12]
 800857c:	613b      	str	r3, [r7, #16]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	613b      	str	r3, [r7, #16]
 8008586:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	2201      	movs	r2, #1
 800858c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008594:	f043 0202 	orr.w	r2, r3, #2
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800859c:	6878      	ldr	r0, [r7, #4]
 800859e:	f7f8 fa49 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	2b03      	cmp	r3, #3
 80085ac:	d136      	bne.n	800861c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80085ae:	697b      	ldr	r3, [r7, #20]
 80085b0:	f003 0302 	and.w	r3, r3, #2
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d109      	bne.n	80085cc <I2S_IRQHandler+0xbc>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	685b      	ldr	r3, [r3, #4]
 80085be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085c2:	2b80      	cmp	r3, #128	; 0x80
 80085c4:	d102      	bne.n	80085cc <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80085c6:	6878      	ldr	r0, [r7, #4]
 80085c8:	f7ff ff45 	bl	8008456 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80085cc:	697b      	ldr	r3, [r7, #20]
 80085ce:	f003 0308 	and.w	r3, r3, #8
 80085d2:	2b08      	cmp	r3, #8
 80085d4:	d122      	bne.n	800861c <I2S_IRQHandler+0x10c>
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	685b      	ldr	r3, [r3, #4]
 80085dc:	f003 0320 	and.w	r3, r3, #32
 80085e0:	2b20      	cmp	r3, #32
 80085e2:	d11b      	bne.n	800861c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	685a      	ldr	r2, [r3, #4]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80085f2:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80085f4:	2300      	movs	r3, #0
 80085f6:	60fb      	str	r3, [r7, #12]
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	60fb      	str	r3, [r7, #12]
 8008600:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	2201      	movs	r2, #1
 8008606:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800860e:	f043 0204 	orr.w	r2, r3, #4
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f7f8 fa0c 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800861c:	bf00      	nop
 800861e:	3718      	adds	r7, #24
 8008620:	46bd      	mov	sp, r7
 8008622:	bd80      	pop	{r7, pc}

08008624 <I2S_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef I2S_WaitFlagStateUntilTimeout(I2S_HandleTypeDef *hi2s, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b086      	sub	sp, #24
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	603b      	str	r3, [r7, #0]
 8008630:	4613      	mov	r3, r2
 8008632:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8008634:	f7fd f9cc 	bl	80059d0 <HAL_GetTick>
 8008638:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set to status*/
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800863a:	e018      	b.n	800866e <I2S_WaitFlagStateUntilTimeout+0x4a>
  {
    if (Timeout != HAL_MAX_DELAY)
 800863c:	683b      	ldr	r3, [r7, #0]
 800863e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008642:	d014      	beq.n	800866e <I2S_WaitFlagStateUntilTimeout+0x4a>
    {
      if (((HAL_GetTick() - tickstart) >= Timeout) || (Timeout == 0U))
 8008644:	f7fd f9c4 	bl	80059d0 <HAL_GetTick>
 8008648:	4602      	mov	r2, r0
 800864a:	697b      	ldr	r3, [r7, #20]
 800864c:	1ad3      	subs	r3, r2, r3
 800864e:	683a      	ldr	r2, [r7, #0]
 8008650:	429a      	cmp	r2, r3
 8008652:	d902      	bls.n	800865a <I2S_WaitFlagStateUntilTimeout+0x36>
 8008654:	683b      	ldr	r3, [r7, #0]
 8008656:	2b00      	cmp	r3, #0
 8008658:	d109      	bne.n	800866e <I2S_WaitFlagStateUntilTimeout+0x4a>
      {
        /* Set the I2S State ready */
        hi2s->State = HAL_I2S_STATE_READY;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2201      	movs	r2, #1
 800865e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2s);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800866a:	2303      	movs	r3, #3
 800866c:	e00f      	b.n	800868e <I2S_WaitFlagStateUntilTimeout+0x6a>
  while (((__HAL_I2S_GET_FLAG(hi2s, Flag)) ? SET : RESET) != State)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	689a      	ldr	r2, [r3, #8]
 8008674:	68bb      	ldr	r3, [r7, #8]
 8008676:	4013      	ands	r3, r2
 8008678:	68ba      	ldr	r2, [r7, #8]
 800867a:	429a      	cmp	r2, r3
 800867c:	bf0c      	ite	eq
 800867e:	2301      	moveq	r3, #1
 8008680:	2300      	movne	r3, #0
 8008682:	b2db      	uxtb	r3, r3
 8008684:	461a      	mov	r2, r3
 8008686:	79fb      	ldrb	r3, [r7, #7]
 8008688:	429a      	cmp	r2, r3
 800868a:	d1d7      	bne.n	800863c <I2S_WaitFlagStateUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 800868c:	2300      	movs	r3, #0
}
 800868e:	4618      	mov	r0, r3
 8008690:	3718      	adds	r7, #24
 8008692:	46bd      	mov	sp, r7
 8008694:	bd80      	pop	{r7, pc}
	...

08008698 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b088      	sub	sp, #32
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	4aa2      	ldr	r2, [pc, #648]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80086ae:	4293      	cmp	r3, r2
 80086b0:	d101      	bne.n	80086b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80086b2:	4ba2      	ldr	r3, [pc, #648]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80086b4:	e001      	b.n	80086ba <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 80086b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086ba:	689b      	ldr	r3, [r3, #8]
 80086bc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	685b      	ldr	r3, [r3, #4]
 80086c4:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	4a9b      	ldr	r2, [pc, #620]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80086cc:	4293      	cmp	r3, r2
 80086ce:	d101      	bne.n	80086d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80086d0:	4b9a      	ldr	r3, [pc, #616]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80086d2:	e001      	b.n	80086d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80086d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80086d8:	685b      	ldr	r3, [r3, #4]
 80086da:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	685b      	ldr	r3, [r3, #4]
 80086e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086e4:	d004      	beq.n	80086f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	685b      	ldr	r3, [r3, #4]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	f040 8099 	bne.w	8008822 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80086f0:	69fb      	ldr	r3, [r7, #28]
 80086f2:	f003 0302 	and.w	r3, r3, #2
 80086f6:	2b02      	cmp	r3, #2
 80086f8:	d107      	bne.n	800870a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80086fa:	697b      	ldr	r3, [r7, #20]
 80086fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008700:	2b00      	cmp	r3, #0
 8008702:	d002      	beq.n	800870a <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f925 	bl	8008954 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	f003 0301 	and.w	r3, r3, #1
 8008710:	2b01      	cmp	r3, #1
 8008712:	d107      	bne.n	8008724 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800871a:	2b00      	cmp	r3, #0
 800871c:	d002      	beq.n	8008724 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f9c8 	bl	8008ab4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8008724:	69bb      	ldr	r3, [r7, #24]
 8008726:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800872a:	2b40      	cmp	r3, #64	; 0x40
 800872c:	d13a      	bne.n	80087a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800872e:	693b      	ldr	r3, [r7, #16]
 8008730:	f003 0320 	and.w	r3, r3, #32
 8008734:	2b00      	cmp	r3, #0
 8008736:	d035      	beq.n	80087a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	4a7e      	ldr	r2, [pc, #504]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d101      	bne.n	8008746 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8008742:	4b7e      	ldr	r3, [pc, #504]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008744:	e001      	b.n	800874a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8008746:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800874a:	685a      	ldr	r2, [r3, #4]
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	4979      	ldr	r1, [pc, #484]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008752:	428b      	cmp	r3, r1
 8008754:	d101      	bne.n	800875a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8008756:	4b79      	ldr	r3, [pc, #484]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008758:	e001      	b.n	800875e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800875a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800875e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008762:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	685a      	ldr	r2, [r3, #4]
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	681b      	ldr	r3, [r3, #0]
 800876e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008772:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8008774:	2300      	movs	r3, #0
 8008776:	60fb      	str	r3, [r7, #12]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	60fb      	str	r3, [r7, #12]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	689b      	ldr	r3, [r3, #8]
 8008786:	60fb      	str	r3, [r7, #12]
 8008788:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	2201      	movs	r2, #1
 800878e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008796:	f043 0202 	orr.w	r2, r3, #2
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f7f8 f948 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80087a4:	69fb      	ldr	r3, [r7, #28]
 80087a6:	f003 0308 	and.w	r3, r3, #8
 80087aa:	2b08      	cmp	r3, #8
 80087ac:	f040 80be 	bne.w	800892c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 80087b0:	697b      	ldr	r3, [r7, #20]
 80087b2:	f003 0320 	and.w	r3, r3, #32
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f000 80b8 	beq.w	800892c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	685a      	ldr	r2, [r3, #4]
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80087ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	4a59      	ldr	r2, [pc, #356]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d101      	bne.n	80087da <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80087d6:	4b59      	ldr	r3, [pc, #356]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80087d8:	e001      	b.n	80087de <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80087da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80087de:	685a      	ldr	r2, [r3, #4]
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4954      	ldr	r1, [pc, #336]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80087e6:	428b      	cmp	r3, r1
 80087e8:	d101      	bne.n	80087ee <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80087ea:	4b54      	ldr	r3, [pc, #336]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80087ec:	e001      	b.n	80087f2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80087ee:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80087f2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80087f6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80087f8:	2300      	movs	r3, #0
 80087fa:	60bb      	str	r3, [r7, #8]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	689b      	ldr	r3, [r3, #8]
 8008802:	60bb      	str	r3, [r7, #8]
 8008804:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	2201      	movs	r2, #1
 800880a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008812:	f043 0204 	orr.w	r2, r3, #4
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7f8 f90a 	bl	8000a34 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008820:	e084      	b.n	800892c <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8008822:	69bb      	ldr	r3, [r7, #24]
 8008824:	f003 0302 	and.w	r3, r3, #2
 8008828:	2b02      	cmp	r3, #2
 800882a:	d107      	bne.n	800883c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800882c:	693b      	ldr	r3, [r7, #16]
 800882e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008832:	2b00      	cmp	r3, #0
 8008834:	d002      	beq.n	800883c <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	f000 f8be 	bl	80089b8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800883c:	69fb      	ldr	r3, [r7, #28]
 800883e:	f003 0301 	and.w	r3, r3, #1
 8008842:	2b01      	cmp	r3, #1
 8008844:	d107      	bne.n	8008856 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800884c:	2b00      	cmp	r3, #0
 800884e:	d002      	beq.n	8008856 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8008850:	6878      	ldr	r0, [r7, #4]
 8008852:	f000 f8fd 	bl	8008a50 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800885c:	2b40      	cmp	r3, #64	; 0x40
 800885e:	d12f      	bne.n	80088c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	f003 0320 	and.w	r3, r3, #32
 8008866:	2b00      	cmp	r3, #0
 8008868:	d02a      	beq.n	80088c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	685a      	ldr	r2, [r3, #4]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008878:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	4a2e      	ldr	r2, [pc, #184]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008880:	4293      	cmp	r3, r2
 8008882:	d101      	bne.n	8008888 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8008884:	4b2d      	ldr	r3, [pc, #180]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8008886:	e001      	b.n	800888c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8008888:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800888c:	685a      	ldr	r2, [r3, #4]
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4929      	ldr	r1, [pc, #164]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8008894:	428b      	cmp	r3, r1
 8008896:	d101      	bne.n	800889c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8008898:	4b28      	ldr	r3, [pc, #160]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800889a:	e001      	b.n	80088a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800889c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80088a0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80088a4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	2201      	movs	r2, #1
 80088aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088b2:	f043 0202 	orr.w	r2, r3, #2
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80088ba:	6878      	ldr	r0, [r7, #4]
 80088bc:	f7f8 f8ba 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80088c0:	69bb      	ldr	r3, [r7, #24]
 80088c2:	f003 0308 	and.w	r3, r3, #8
 80088c6:	2b08      	cmp	r3, #8
 80088c8:	d131      	bne.n	800892e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 80088ca:	693b      	ldr	r3, [r7, #16]
 80088cc:	f003 0320 	and.w	r3, r3, #32
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d02c      	beq.n	800892e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	4a17      	ldr	r2, [pc, #92]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80088da:	4293      	cmp	r3, r2
 80088dc:	d101      	bne.n	80088e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80088de:	4b17      	ldr	r3, [pc, #92]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80088e0:	e001      	b.n	80088e6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80088e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80088e6:	685a      	ldr	r2, [r3, #4]
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4912      	ldr	r1, [pc, #72]	; (8008938 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80088ee:	428b      	cmp	r3, r1
 80088f0:	d101      	bne.n	80088f6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80088f2:	4b12      	ldr	r3, [pc, #72]	; (800893c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80088f4:	e001      	b.n	80088fa <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80088f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80088fa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80088fe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	685a      	ldr	r2, [r3, #4]
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800890e:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2201      	movs	r2, #1
 8008914:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800891c:	f043 0204 	orr.w	r2, r3, #4
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8008924:	6878      	ldr	r0, [r7, #4]
 8008926:	f7f8 f885 	bl	8000a34 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800892a:	e000      	b.n	800892e <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800892c:	bf00      	nop
}
 800892e:	bf00      	nop
 8008930:	3720      	adds	r7, #32
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop
 8008938:	40003800 	.word	0x40003800
 800893c:	40003400 	.word	0x40003400

08008940 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8008940:	b480      	push	{r7}
 8008942:	b083      	sub	sp, #12
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8008948:	bf00      	nop
 800894a:	370c      	adds	r7, #12
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008954:	b580      	push	{r7, lr}
 8008956:	b082      	sub	sp, #8
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008960:	1c99      	adds	r1, r3, #2
 8008962:	687a      	ldr	r2, [r7, #4]
 8008964:	6251      	str	r1, [r2, #36]	; 0x24
 8008966:	881a      	ldrh	r2, [r3, #0]
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008972:	b29b      	uxth	r3, r3
 8008974:	3b01      	subs	r3, #1
 8008976:	b29a      	uxth	r2, r3
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008980:	b29b      	uxth	r3, r3
 8008982:	2b00      	cmp	r3, #0
 8008984:	d113      	bne.n	80089ae <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	685a      	ldr	r2, [r3, #4]
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008994:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800899a:	b29b      	uxth	r3, r3
 800899c:	2b00      	cmp	r3, #0
 800899e:	d106      	bne.n	80089ae <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	2201      	movs	r2, #1
 80089a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80089a8:	6878      	ldr	r0, [r7, #4]
 80089aa:	f7ff ffc9 	bl	8008940 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80089ae:	bf00      	nop
 80089b0:	3708      	adds	r7, #8
 80089b2:	46bd      	mov	sp, r7
 80089b4:	bd80      	pop	{r7, pc}
	...

080089b8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089c4:	1c99      	adds	r1, r3, #2
 80089c6:	687a      	ldr	r2, [r7, #4]
 80089c8:	6251      	str	r1, [r2, #36]	; 0x24
 80089ca:	8819      	ldrh	r1, [r3, #0]
 80089cc:	687b      	ldr	r3, [r7, #4]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	4a1d      	ldr	r2, [pc, #116]	; (8008a48 <I2SEx_TxISR_I2SExt+0x90>)
 80089d2:	4293      	cmp	r3, r2
 80089d4:	d101      	bne.n	80089da <I2SEx_TxISR_I2SExt+0x22>
 80089d6:	4b1d      	ldr	r3, [pc, #116]	; (8008a4c <I2SEx_TxISR_I2SExt+0x94>)
 80089d8:	e001      	b.n	80089de <I2SEx_TxISR_I2SExt+0x26>
 80089da:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80089de:	460a      	mov	r2, r1
 80089e0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	3b01      	subs	r3, #1
 80089ea:	b29a      	uxth	r2, r3
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80089f0:	687b      	ldr	r3, [r7, #4]
 80089f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089f4:	b29b      	uxth	r3, r3
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d121      	bne.n	8008a3e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a12      	ldr	r2, [pc, #72]	; (8008a48 <I2SEx_TxISR_I2SExt+0x90>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d101      	bne.n	8008a08 <I2SEx_TxISR_I2SExt+0x50>
 8008a04:	4b11      	ldr	r3, [pc, #68]	; (8008a4c <I2SEx_TxISR_I2SExt+0x94>)
 8008a06:	e001      	b.n	8008a0c <I2SEx_TxISR_I2SExt+0x54>
 8008a08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a0c:	685a      	ldr	r2, [r3, #4]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	490d      	ldr	r1, [pc, #52]	; (8008a48 <I2SEx_TxISR_I2SExt+0x90>)
 8008a14:	428b      	cmp	r3, r1
 8008a16:	d101      	bne.n	8008a1c <I2SEx_TxISR_I2SExt+0x64>
 8008a18:	4b0c      	ldr	r3, [pc, #48]	; (8008a4c <I2SEx_TxISR_I2SExt+0x94>)
 8008a1a:	e001      	b.n	8008a20 <I2SEx_TxISR_I2SExt+0x68>
 8008a1c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008a20:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8008a24:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d106      	bne.n	8008a3e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2201      	movs	r2, #1
 8008a34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008a38:	6878      	ldr	r0, [r7, #4]
 8008a3a:	f7ff ff81 	bl	8008940 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008a3e:	bf00      	nop
 8008a40:	3708      	adds	r7, #8
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}
 8008a46:	bf00      	nop
 8008a48:	40003800 	.word	0x40003800
 8008a4c:	40003400 	.word	0x40003400

08008a50 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	68d8      	ldr	r0, [r3, #12]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a62:	1c99      	adds	r1, r3, #2
 8008a64:	687a      	ldr	r2, [r7, #4]
 8008a66:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008a68:	b282      	uxth	r2, r0
 8008a6a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a70:	b29b      	uxth	r3, r3
 8008a72:	3b01      	subs	r3, #1
 8008a74:	b29a      	uxth	r2, r3
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d113      	bne.n	8008aac <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	685a      	ldr	r2, [r3, #4]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008a92:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a98:	b29b      	uxth	r3, r3
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d106      	bne.n	8008aac <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	2201      	movs	r2, #1
 8008aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008aa6:	6878      	ldr	r0, [r7, #4]
 8008aa8:	f7ff ff4a 	bl	8008940 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008aac:	bf00      	nop
 8008aae:	3708      	adds	r7, #8
 8008ab0:	46bd      	mov	sp, r7
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b082      	sub	sp, #8
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a20      	ldr	r2, [pc, #128]	; (8008b44 <I2SEx_RxISR_I2SExt+0x90>)
 8008ac2:	4293      	cmp	r3, r2
 8008ac4:	d101      	bne.n	8008aca <I2SEx_RxISR_I2SExt+0x16>
 8008ac6:	4b20      	ldr	r3, [pc, #128]	; (8008b48 <I2SEx_RxISR_I2SExt+0x94>)
 8008ac8:	e001      	b.n	8008ace <I2SEx_RxISR_I2SExt+0x1a>
 8008aca:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008ace:	68d8      	ldr	r0, [r3, #12]
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ad4:	1c99      	adds	r1, r3, #2
 8008ad6:	687a      	ldr	r2, [r7, #4]
 8008ad8:	62d1      	str	r1, [r2, #44]	; 0x2c
 8008ada:	b282      	uxth	r2, r0
 8008adc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	3b01      	subs	r3, #1
 8008ae6:	b29a      	uxth	r2, r3
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d121      	bne.n	8008b3a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	4a12      	ldr	r2, [pc, #72]	; (8008b44 <I2SEx_RxISR_I2SExt+0x90>)
 8008afc:	4293      	cmp	r3, r2
 8008afe:	d101      	bne.n	8008b04 <I2SEx_RxISR_I2SExt+0x50>
 8008b00:	4b11      	ldr	r3, [pc, #68]	; (8008b48 <I2SEx_RxISR_I2SExt+0x94>)
 8008b02:	e001      	b.n	8008b08 <I2SEx_RxISR_I2SExt+0x54>
 8008b04:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b08:	685a      	ldr	r2, [r3, #4]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	490d      	ldr	r1, [pc, #52]	; (8008b44 <I2SEx_RxISR_I2SExt+0x90>)
 8008b10:	428b      	cmp	r3, r1
 8008b12:	d101      	bne.n	8008b18 <I2SEx_RxISR_I2SExt+0x64>
 8008b14:	4b0c      	ldr	r3, [pc, #48]	; (8008b48 <I2SEx_RxISR_I2SExt+0x94>)
 8008b16:	e001      	b.n	8008b1c <I2SEx_RxISR_I2SExt+0x68>
 8008b18:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8008b1c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8008b20:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b26:	b29b      	uxth	r3, r3
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d106      	bne.n	8008b3a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f7ff ff03 	bl	8008940 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8008b3a:	bf00      	nop
 8008b3c:	3708      	adds	r7, #8
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop
 8008b44:	40003800 	.word	0x40003800
 8008b48:	40003400 	.word	0x40003400

08008b4c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008b4c:	b580      	push	{r7, lr}
 8008b4e:	b086      	sub	sp, #24
 8008b50:	af00      	add	r7, sp, #0
 8008b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d101      	bne.n	8008b5e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008b5a:	2301      	movs	r3, #1
 8008b5c:	e25b      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f003 0301 	and.w	r3, r3, #1
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d075      	beq.n	8008c56 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008b6a:	4ba3      	ldr	r3, [pc, #652]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008b6c:	689b      	ldr	r3, [r3, #8]
 8008b6e:	f003 030c 	and.w	r3, r3, #12
 8008b72:	2b04      	cmp	r3, #4
 8008b74:	d00c      	beq.n	8008b90 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008b76:	4ba0      	ldr	r3, [pc, #640]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008b78:	689b      	ldr	r3, [r3, #8]
 8008b7a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008b7e:	2b08      	cmp	r3, #8
 8008b80:	d112      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008b82:	4b9d      	ldr	r3, [pc, #628]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008b84:	685b      	ldr	r3, [r3, #4]
 8008b86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b8a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008b8e:	d10b      	bne.n	8008ba8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008b90:	4b99      	ldr	r3, [pc, #612]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d05b      	beq.n	8008c54 <HAL_RCC_OscConfig+0x108>
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	685b      	ldr	r3, [r3, #4]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d157      	bne.n	8008c54 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	e236      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	685b      	ldr	r3, [r3, #4]
 8008bac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008bb0:	d106      	bne.n	8008bc0 <HAL_RCC_OscConfig+0x74>
 8008bb2:	4b91      	ldr	r3, [pc, #580]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	4a90      	ldr	r2, [pc, #576]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008bbc:	6013      	str	r3, [r2, #0]
 8008bbe:	e01d      	b.n	8008bfc <HAL_RCC_OscConfig+0xb0>
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	685b      	ldr	r3, [r3, #4]
 8008bc4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008bc8:	d10c      	bne.n	8008be4 <HAL_RCC_OscConfig+0x98>
 8008bca:	4b8b      	ldr	r3, [pc, #556]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4a8a      	ldr	r2, [pc, #552]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bd0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008bd4:	6013      	str	r3, [r2, #0]
 8008bd6:	4b88      	ldr	r3, [pc, #544]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a87      	ldr	r2, [pc, #540]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008be0:	6013      	str	r3, [r2, #0]
 8008be2:	e00b      	b.n	8008bfc <HAL_RCC_OscConfig+0xb0>
 8008be4:	4b84      	ldr	r3, [pc, #528]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4a83      	ldr	r2, [pc, #524]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bea:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008bee:	6013      	str	r3, [r2, #0]
 8008bf0:	4b81      	ldr	r3, [pc, #516]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	4a80      	ldr	r2, [pc, #512]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008bf6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008bfa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	685b      	ldr	r3, [r3, #4]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d013      	beq.n	8008c2c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c04:	f7fc fee4 	bl	80059d0 <HAL_GetTick>
 8008c08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c0a:	e008      	b.n	8008c1e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008c0c:	f7fc fee0 	bl	80059d0 <HAL_GetTick>
 8008c10:	4602      	mov	r2, r0
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	1ad3      	subs	r3, r2, r3
 8008c16:	2b64      	cmp	r3, #100	; 0x64
 8008c18:	d901      	bls.n	8008c1e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008c1a:	2303      	movs	r3, #3
 8008c1c:	e1fb      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c1e:	4b76      	ldr	r3, [pc, #472]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d0f0      	beq.n	8008c0c <HAL_RCC_OscConfig+0xc0>
 8008c2a:	e014      	b.n	8008c56 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c2c:	f7fc fed0 	bl	80059d0 <HAL_GetTick>
 8008c30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008c32:	e008      	b.n	8008c46 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008c34:	f7fc fecc 	bl	80059d0 <HAL_GetTick>
 8008c38:	4602      	mov	r2, r0
 8008c3a:	693b      	ldr	r3, [r7, #16]
 8008c3c:	1ad3      	subs	r3, r2, r3
 8008c3e:	2b64      	cmp	r3, #100	; 0x64
 8008c40:	d901      	bls.n	8008c46 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008c42:	2303      	movs	r3, #3
 8008c44:	e1e7      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008c46:	4b6c      	ldr	r3, [pc, #432]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c4e:	2b00      	cmp	r3, #0
 8008c50:	d1f0      	bne.n	8008c34 <HAL_RCC_OscConfig+0xe8>
 8008c52:	e000      	b.n	8008c56 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008c54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f003 0302 	and.w	r3, r3, #2
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d063      	beq.n	8008d2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008c62:	4b65      	ldr	r3, [pc, #404]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	f003 030c 	and.w	r3, r3, #12
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d00b      	beq.n	8008c86 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008c6e:	4b62      	ldr	r3, [pc, #392]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008c70:	689b      	ldr	r3, [r3, #8]
 8008c72:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008c76:	2b08      	cmp	r3, #8
 8008c78:	d11c      	bne.n	8008cb4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008c7a:	4b5f      	ldr	r3, [pc, #380]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d116      	bne.n	8008cb4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008c86:	4b5c      	ldr	r3, [pc, #368]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	f003 0302 	and.w	r3, r3, #2
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d005      	beq.n	8008c9e <HAL_RCC_OscConfig+0x152>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	68db      	ldr	r3, [r3, #12]
 8008c96:	2b01      	cmp	r3, #1
 8008c98:	d001      	beq.n	8008c9e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	e1bb      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008c9e:	4b56      	ldr	r3, [pc, #344]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	691b      	ldr	r3, [r3, #16]
 8008caa:	00db      	lsls	r3, r3, #3
 8008cac:	4952      	ldr	r1, [pc, #328]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008cae:	4313      	orrs	r3, r2
 8008cb0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008cb2:	e03a      	b.n	8008d2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	68db      	ldr	r3, [r3, #12]
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d020      	beq.n	8008cfe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008cbc:	4b4f      	ldr	r3, [pc, #316]	; (8008dfc <HAL_RCC_OscConfig+0x2b0>)
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008cc2:	f7fc fe85 	bl	80059d0 <HAL_GetTick>
 8008cc6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008cc8:	e008      	b.n	8008cdc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008cca:	f7fc fe81 	bl	80059d0 <HAL_GetTick>
 8008cce:	4602      	mov	r2, r0
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	1ad3      	subs	r3, r2, r3
 8008cd4:	2b02      	cmp	r3, #2
 8008cd6:	d901      	bls.n	8008cdc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8008cd8:	2303      	movs	r3, #3
 8008cda:	e19c      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008cdc:	4b46      	ldr	r3, [pc, #280]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 0302 	and.w	r3, r3, #2
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d0f0      	beq.n	8008cca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008ce8:	4b43      	ldr	r3, [pc, #268]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	00db      	lsls	r3, r3, #3
 8008cf6:	4940      	ldr	r1, [pc, #256]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	600b      	str	r3, [r1, #0]
 8008cfc:	e015      	b.n	8008d2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008cfe:	4b3f      	ldr	r3, [pc, #252]	; (8008dfc <HAL_RCC_OscConfig+0x2b0>)
 8008d00:	2200      	movs	r2, #0
 8008d02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d04:	f7fc fe64 	bl	80059d0 <HAL_GetTick>
 8008d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008d0a:	e008      	b.n	8008d1e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8008d0c:	f7fc fe60 	bl	80059d0 <HAL_GetTick>
 8008d10:	4602      	mov	r2, r0
 8008d12:	693b      	ldr	r3, [r7, #16]
 8008d14:	1ad3      	subs	r3, r2, r3
 8008d16:	2b02      	cmp	r3, #2
 8008d18:	d901      	bls.n	8008d1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008d1a:	2303      	movs	r3, #3
 8008d1c:	e17b      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008d1e:	4b36      	ldr	r3, [pc, #216]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	f003 0302 	and.w	r3, r3, #2
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d1f0      	bne.n	8008d0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	f003 0308 	and.w	r3, r3, #8
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d030      	beq.n	8008d98 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	d016      	beq.n	8008d6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008d3e:	4b30      	ldr	r3, [pc, #192]	; (8008e00 <HAL_RCC_OscConfig+0x2b4>)
 8008d40:	2201      	movs	r2, #1
 8008d42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008d44:	f7fc fe44 	bl	80059d0 <HAL_GetTick>
 8008d48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008d4a:	e008      	b.n	8008d5e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008d4c:	f7fc fe40 	bl	80059d0 <HAL_GetTick>
 8008d50:	4602      	mov	r2, r0
 8008d52:	693b      	ldr	r3, [r7, #16]
 8008d54:	1ad3      	subs	r3, r2, r3
 8008d56:	2b02      	cmp	r3, #2
 8008d58:	d901      	bls.n	8008d5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008d5a:	2303      	movs	r3, #3
 8008d5c:	e15b      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008d5e:	4b26      	ldr	r3, [pc, #152]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008d60:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d62:	f003 0302 	and.w	r3, r3, #2
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d0f0      	beq.n	8008d4c <HAL_RCC_OscConfig+0x200>
 8008d6a:	e015      	b.n	8008d98 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008d6c:	4b24      	ldr	r3, [pc, #144]	; (8008e00 <HAL_RCC_OscConfig+0x2b4>)
 8008d6e:	2200      	movs	r2, #0
 8008d70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008d72:	f7fc fe2d 	bl	80059d0 <HAL_GetTick>
 8008d76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008d78:	e008      	b.n	8008d8c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008d7a:	f7fc fe29 	bl	80059d0 <HAL_GetTick>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	1ad3      	subs	r3, r2, r3
 8008d84:	2b02      	cmp	r3, #2
 8008d86:	d901      	bls.n	8008d8c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008d88:	2303      	movs	r3, #3
 8008d8a:	e144      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008d8c:	4b1a      	ldr	r3, [pc, #104]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008d8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d90:	f003 0302 	and.w	r3, r3, #2
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d1f0      	bne.n	8008d7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	f003 0304 	and.w	r3, r3, #4
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	f000 80a0 	beq.w	8008ee6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008da6:	2300      	movs	r3, #0
 8008da8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008daa:	4b13      	ldr	r3, [pc, #76]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008dac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d10f      	bne.n	8008dd6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008db6:	2300      	movs	r3, #0
 8008db8:	60bb      	str	r3, [r7, #8]
 8008dba:	4b0f      	ldr	r3, [pc, #60]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008dbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dbe:	4a0e      	ldr	r2, [pc, #56]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008dc0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008dc4:	6413      	str	r3, [r2, #64]	; 0x40
 8008dc6:	4b0c      	ldr	r3, [pc, #48]	; (8008df8 <HAL_RCC_OscConfig+0x2ac>)
 8008dc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008dca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008dce:	60bb      	str	r3, [r7, #8]
 8008dd0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008dd2:	2301      	movs	r3, #1
 8008dd4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008dd6:	4b0b      	ldr	r3, [pc, #44]	; (8008e04 <HAL_RCC_OscConfig+0x2b8>)
 8008dd8:	681b      	ldr	r3, [r3, #0]
 8008dda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d121      	bne.n	8008e26 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008de2:	4b08      	ldr	r3, [pc, #32]	; (8008e04 <HAL_RCC_OscConfig+0x2b8>)
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	4a07      	ldr	r2, [pc, #28]	; (8008e04 <HAL_RCC_OscConfig+0x2b8>)
 8008de8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008dec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008dee:	f7fc fdef 	bl	80059d0 <HAL_GetTick>
 8008df2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008df4:	e011      	b.n	8008e1a <HAL_RCC_OscConfig+0x2ce>
 8008df6:	bf00      	nop
 8008df8:	40023800 	.word	0x40023800
 8008dfc:	42470000 	.word	0x42470000
 8008e00:	42470e80 	.word	0x42470e80
 8008e04:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e08:	f7fc fde2 	bl	80059d0 <HAL_GetTick>
 8008e0c:	4602      	mov	r2, r0
 8008e0e:	693b      	ldr	r3, [r7, #16]
 8008e10:	1ad3      	subs	r3, r2, r3
 8008e12:	2b02      	cmp	r3, #2
 8008e14:	d901      	bls.n	8008e1a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8008e16:	2303      	movs	r3, #3
 8008e18:	e0fd      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e1a:	4b81      	ldr	r3, [pc, #516]	; (8009020 <HAL_RCC_OscConfig+0x4d4>)
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008e22:	2b00      	cmp	r3, #0
 8008e24:	d0f0      	beq.n	8008e08 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	689b      	ldr	r3, [r3, #8]
 8008e2a:	2b01      	cmp	r3, #1
 8008e2c:	d106      	bne.n	8008e3c <HAL_RCC_OscConfig+0x2f0>
 8008e2e:	4b7d      	ldr	r3, [pc, #500]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e32:	4a7c      	ldr	r2, [pc, #496]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e34:	f043 0301 	orr.w	r3, r3, #1
 8008e38:	6713      	str	r3, [r2, #112]	; 0x70
 8008e3a:	e01c      	b.n	8008e76 <HAL_RCC_OscConfig+0x32a>
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	689b      	ldr	r3, [r3, #8]
 8008e40:	2b05      	cmp	r3, #5
 8008e42:	d10c      	bne.n	8008e5e <HAL_RCC_OscConfig+0x312>
 8008e44:	4b77      	ldr	r3, [pc, #476]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e46:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e48:	4a76      	ldr	r2, [pc, #472]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e4a:	f043 0304 	orr.w	r3, r3, #4
 8008e4e:	6713      	str	r3, [r2, #112]	; 0x70
 8008e50:	4b74      	ldr	r3, [pc, #464]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e54:	4a73      	ldr	r2, [pc, #460]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e56:	f043 0301 	orr.w	r3, r3, #1
 8008e5a:	6713      	str	r3, [r2, #112]	; 0x70
 8008e5c:	e00b      	b.n	8008e76 <HAL_RCC_OscConfig+0x32a>
 8008e5e:	4b71      	ldr	r3, [pc, #452]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e62:	4a70      	ldr	r2, [pc, #448]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e64:	f023 0301 	bic.w	r3, r3, #1
 8008e68:	6713      	str	r3, [r2, #112]	; 0x70
 8008e6a:	4b6e      	ldr	r3, [pc, #440]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008e6e:	4a6d      	ldr	r2, [pc, #436]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e70:	f023 0304 	bic.w	r3, r3, #4
 8008e74:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	689b      	ldr	r3, [r3, #8]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d015      	beq.n	8008eaa <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008e7e:	f7fc fda7 	bl	80059d0 <HAL_GetTick>
 8008e82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e84:	e00a      	b.n	8008e9c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008e86:	f7fc fda3 	bl	80059d0 <HAL_GetTick>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	693b      	ldr	r3, [r7, #16]
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	f241 3288 	movw	r2, #5000	; 0x1388
 8008e94:	4293      	cmp	r3, r2
 8008e96:	d901      	bls.n	8008e9c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008e98:	2303      	movs	r3, #3
 8008e9a:	e0bc      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008e9c:	4b61      	ldr	r3, [pc, #388]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008e9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ea0:	f003 0302 	and.w	r3, r3, #2
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	d0ee      	beq.n	8008e86 <HAL_RCC_OscConfig+0x33a>
 8008ea8:	e014      	b.n	8008ed4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008eaa:	f7fc fd91 	bl	80059d0 <HAL_GetTick>
 8008eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008eb0:	e00a      	b.n	8008ec8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008eb2:	f7fc fd8d 	bl	80059d0 <HAL_GetTick>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	693b      	ldr	r3, [r7, #16]
 8008eba:	1ad3      	subs	r3, r2, r3
 8008ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8008ec0:	4293      	cmp	r3, r2
 8008ec2:	d901      	bls.n	8008ec8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8008ec4:	2303      	movs	r3, #3
 8008ec6:	e0a6      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008ec8:	4b56      	ldr	r3, [pc, #344]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008ecc:	f003 0302 	and.w	r3, r3, #2
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d1ee      	bne.n	8008eb2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008ed4:	7dfb      	ldrb	r3, [r7, #23]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d105      	bne.n	8008ee6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008eda:	4b52      	ldr	r3, [pc, #328]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ede:	4a51      	ldr	r2, [pc, #324]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008ee0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008ee4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	699b      	ldr	r3, [r3, #24]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	f000 8092 	beq.w	8009014 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008ef0:	4b4c      	ldr	r3, [pc, #304]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	f003 030c 	and.w	r3, r3, #12
 8008ef8:	2b08      	cmp	r3, #8
 8008efa:	d05c      	beq.n	8008fb6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	699b      	ldr	r3, [r3, #24]
 8008f00:	2b02      	cmp	r3, #2
 8008f02:	d141      	bne.n	8008f88 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f04:	4b48      	ldr	r3, [pc, #288]	; (8009028 <HAL_RCC_OscConfig+0x4dc>)
 8008f06:	2200      	movs	r2, #0
 8008f08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f0a:	f7fc fd61 	bl	80059d0 <HAL_GetTick>
 8008f0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f10:	e008      	b.n	8008f24 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008f12:	f7fc fd5d 	bl	80059d0 <HAL_GetTick>
 8008f16:	4602      	mov	r2, r0
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	1ad3      	subs	r3, r2, r3
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d901      	bls.n	8008f24 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008f20:	2303      	movs	r3, #3
 8008f22:	e078      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f24:	4b3f      	ldr	r3, [pc, #252]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d1f0      	bne.n	8008f12 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	69da      	ldr	r2, [r3, #28]
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	6a1b      	ldr	r3, [r3, #32]
 8008f38:	431a      	orrs	r2, r3
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f3e:	019b      	lsls	r3, r3, #6
 8008f40:	431a      	orrs	r2, r3
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f46:	085b      	lsrs	r3, r3, #1
 8008f48:	3b01      	subs	r3, #1
 8008f4a:	041b      	lsls	r3, r3, #16
 8008f4c:	431a      	orrs	r2, r3
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f52:	061b      	lsls	r3, r3, #24
 8008f54:	4933      	ldr	r1, [pc, #204]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008f56:	4313      	orrs	r3, r2
 8008f58:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008f5a:	4b33      	ldr	r3, [pc, #204]	; (8009028 <HAL_RCC_OscConfig+0x4dc>)
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f60:	f7fc fd36 	bl	80059d0 <HAL_GetTick>
 8008f64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f66:	e008      	b.n	8008f7a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008f68:	f7fc fd32 	bl	80059d0 <HAL_GetTick>
 8008f6c:	4602      	mov	r2, r0
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	1ad3      	subs	r3, r2, r3
 8008f72:	2b02      	cmp	r3, #2
 8008f74:	d901      	bls.n	8008f7a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008f76:	2303      	movs	r3, #3
 8008f78:	e04d      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008f7a:	4b2a      	ldr	r3, [pc, #168]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d0f0      	beq.n	8008f68 <HAL_RCC_OscConfig+0x41c>
 8008f86:	e045      	b.n	8009014 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008f88:	4b27      	ldr	r3, [pc, #156]	; (8009028 <HAL_RCC_OscConfig+0x4dc>)
 8008f8a:	2200      	movs	r2, #0
 8008f8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008f8e:	f7fc fd1f 	bl	80059d0 <HAL_GetTick>
 8008f92:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008f94:	e008      	b.n	8008fa8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008f96:	f7fc fd1b 	bl	80059d0 <HAL_GetTick>
 8008f9a:	4602      	mov	r2, r0
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	1ad3      	subs	r3, r2, r3
 8008fa0:	2b02      	cmp	r3, #2
 8008fa2:	d901      	bls.n	8008fa8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008fa4:	2303      	movs	r3, #3
 8008fa6:	e036      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008fa8:	4b1e      	ldr	r3, [pc, #120]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1f0      	bne.n	8008f96 <HAL_RCC_OscConfig+0x44a>
 8008fb4:	e02e      	b.n	8009014 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	699b      	ldr	r3, [r3, #24]
 8008fba:	2b01      	cmp	r3, #1
 8008fbc:	d101      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8008fbe:	2301      	movs	r3, #1
 8008fc0:	e029      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008fc2:	4b18      	ldr	r3, [pc, #96]	; (8009024 <HAL_RCC_OscConfig+0x4d8>)
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	69db      	ldr	r3, [r3, #28]
 8008fd2:	429a      	cmp	r2, r3
 8008fd4:	d11c      	bne.n	8009010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008fe0:	429a      	cmp	r2, r3
 8008fe2:	d115      	bne.n	8009010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008fe4:	68fa      	ldr	r2, [r7, #12]
 8008fe6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8008fea:	4013      	ands	r3, r2
 8008fec:	687a      	ldr	r2, [r7, #4]
 8008fee:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008ff0:	4293      	cmp	r3, r2
 8008ff2:	d10d      	bne.n	8009010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008ffe:	429a      	cmp	r2, r3
 8009000:	d106      	bne.n	8009010 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800900c:	429a      	cmp	r2, r3
 800900e:	d001      	beq.n	8009014 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	e000      	b.n	8009016 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8009014:	2300      	movs	r3, #0
}
 8009016:	4618      	mov	r0, r3
 8009018:	3718      	adds	r7, #24
 800901a:	46bd      	mov	sp, r7
 800901c:	bd80      	pop	{r7, pc}
 800901e:	bf00      	nop
 8009020:	40007000 	.word	0x40007000
 8009024:	40023800 	.word	0x40023800
 8009028:	42470060 	.word	0x42470060

0800902c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800902c:	b580      	push	{r7, lr}
 800902e:	b084      	sub	sp, #16
 8009030:	af00      	add	r7, sp, #0
 8009032:	6078      	str	r0, [r7, #4]
 8009034:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2b00      	cmp	r3, #0
 800903a:	d101      	bne.n	8009040 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800903c:	2301      	movs	r3, #1
 800903e:	e0cc      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009040:	4b68      	ldr	r3, [pc, #416]	; (80091e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	f003 030f 	and.w	r3, r3, #15
 8009048:	683a      	ldr	r2, [r7, #0]
 800904a:	429a      	cmp	r2, r3
 800904c:	d90c      	bls.n	8009068 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800904e:	4b65      	ldr	r3, [pc, #404]	; (80091e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009050:	683a      	ldr	r2, [r7, #0]
 8009052:	b2d2      	uxtb	r2, r2
 8009054:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009056:	4b63      	ldr	r3, [pc, #396]	; (80091e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f003 030f 	and.w	r3, r3, #15
 800905e:	683a      	ldr	r2, [r7, #0]
 8009060:	429a      	cmp	r2, r3
 8009062:	d001      	beq.n	8009068 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009064:	2301      	movs	r3, #1
 8009066:	e0b8      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f003 0302 	and.w	r3, r3, #2
 8009070:	2b00      	cmp	r3, #0
 8009072:	d020      	beq.n	80090b6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f003 0304 	and.w	r3, r3, #4
 800907c:	2b00      	cmp	r3, #0
 800907e:	d005      	beq.n	800908c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009080:	4b59      	ldr	r3, [pc, #356]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009082:	689b      	ldr	r3, [r3, #8]
 8009084:	4a58      	ldr	r2, [pc, #352]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009086:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800908a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f003 0308 	and.w	r3, r3, #8
 8009094:	2b00      	cmp	r3, #0
 8009096:	d005      	beq.n	80090a4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009098:	4b53      	ldr	r3, [pc, #332]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 800909a:	689b      	ldr	r3, [r3, #8]
 800909c:	4a52      	ldr	r2, [pc, #328]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 800909e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80090a2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80090a4:	4b50      	ldr	r3, [pc, #320]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090a6:	689b      	ldr	r3, [r3, #8]
 80090a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	689b      	ldr	r3, [r3, #8]
 80090b0:	494d      	ldr	r1, [pc, #308]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090b2:	4313      	orrs	r3, r2
 80090b4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	f003 0301 	and.w	r3, r3, #1
 80090be:	2b00      	cmp	r3, #0
 80090c0:	d044      	beq.n	800914c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	685b      	ldr	r3, [r3, #4]
 80090c6:	2b01      	cmp	r3, #1
 80090c8:	d107      	bne.n	80090da <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80090ca:	4b47      	ldr	r3, [pc, #284]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d119      	bne.n	800910a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80090d6:	2301      	movs	r3, #1
 80090d8:	e07f      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	685b      	ldr	r3, [r3, #4]
 80090de:	2b02      	cmp	r3, #2
 80090e0:	d003      	beq.n	80090ea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80090e6:	2b03      	cmp	r3, #3
 80090e8:	d107      	bne.n	80090fa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80090ea:	4b3f      	ldr	r3, [pc, #252]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d109      	bne.n	800910a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e06f      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80090fa:	4b3b      	ldr	r3, [pc, #236]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 0302 	and.w	r3, r3, #2
 8009102:	2b00      	cmp	r3, #0
 8009104:	d101      	bne.n	800910a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009106:	2301      	movs	r3, #1
 8009108:	e067      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800910a:	4b37      	ldr	r3, [pc, #220]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 800910c:	689b      	ldr	r3, [r3, #8]
 800910e:	f023 0203 	bic.w	r2, r3, #3
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	685b      	ldr	r3, [r3, #4]
 8009116:	4934      	ldr	r1, [pc, #208]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009118:	4313      	orrs	r3, r2
 800911a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800911c:	f7fc fc58 	bl	80059d0 <HAL_GetTick>
 8009120:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009122:	e00a      	b.n	800913a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009124:	f7fc fc54 	bl	80059d0 <HAL_GetTick>
 8009128:	4602      	mov	r2, r0
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	1ad3      	subs	r3, r2, r3
 800912e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009132:	4293      	cmp	r3, r2
 8009134:	d901      	bls.n	800913a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009136:	2303      	movs	r3, #3
 8009138:	e04f      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800913a:	4b2b      	ldr	r3, [pc, #172]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 800913c:	689b      	ldr	r3, [r3, #8]
 800913e:	f003 020c 	and.w	r2, r3, #12
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	685b      	ldr	r3, [r3, #4]
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	429a      	cmp	r2, r3
 800914a:	d1eb      	bne.n	8009124 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800914c:	4b25      	ldr	r3, [pc, #148]	; (80091e4 <HAL_RCC_ClockConfig+0x1b8>)
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	f003 030f 	and.w	r3, r3, #15
 8009154:	683a      	ldr	r2, [r7, #0]
 8009156:	429a      	cmp	r2, r3
 8009158:	d20c      	bcs.n	8009174 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800915a:	4b22      	ldr	r3, [pc, #136]	; (80091e4 <HAL_RCC_ClockConfig+0x1b8>)
 800915c:	683a      	ldr	r2, [r7, #0]
 800915e:	b2d2      	uxtb	r2, r2
 8009160:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009162:	4b20      	ldr	r3, [pc, #128]	; (80091e4 <HAL_RCC_ClockConfig+0x1b8>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f003 030f 	and.w	r3, r3, #15
 800916a:	683a      	ldr	r2, [r7, #0]
 800916c:	429a      	cmp	r2, r3
 800916e:	d001      	beq.n	8009174 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009170:	2301      	movs	r3, #1
 8009172:	e032      	b.n	80091da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	f003 0304 	and.w	r3, r3, #4
 800917c:	2b00      	cmp	r3, #0
 800917e:	d008      	beq.n	8009192 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009180:	4b19      	ldr	r3, [pc, #100]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 8009182:	689b      	ldr	r3, [r3, #8]
 8009184:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	68db      	ldr	r3, [r3, #12]
 800918c:	4916      	ldr	r1, [pc, #88]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 800918e:	4313      	orrs	r3, r2
 8009190:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	f003 0308 	and.w	r3, r3, #8
 800919a:	2b00      	cmp	r3, #0
 800919c:	d009      	beq.n	80091b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800919e:	4b12      	ldr	r3, [pc, #72]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80091a0:	689b      	ldr	r3, [r3, #8]
 80091a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	691b      	ldr	r3, [r3, #16]
 80091aa:	00db      	lsls	r3, r3, #3
 80091ac:	490e      	ldr	r1, [pc, #56]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80091ae:	4313      	orrs	r3, r2
 80091b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80091b2:	f000 f821 	bl	80091f8 <HAL_RCC_GetSysClockFreq>
 80091b6:	4601      	mov	r1, r0
 80091b8:	4b0b      	ldr	r3, [pc, #44]	; (80091e8 <HAL_RCC_ClockConfig+0x1bc>)
 80091ba:	689b      	ldr	r3, [r3, #8]
 80091bc:	091b      	lsrs	r3, r3, #4
 80091be:	f003 030f 	and.w	r3, r3, #15
 80091c2:	4a0a      	ldr	r2, [pc, #40]	; (80091ec <HAL_RCC_ClockConfig+0x1c0>)
 80091c4:	5cd3      	ldrb	r3, [r2, r3]
 80091c6:	fa21 f303 	lsr.w	r3, r1, r3
 80091ca:	4a09      	ldr	r2, [pc, #36]	; (80091f0 <HAL_RCC_ClockConfig+0x1c4>)
 80091cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80091ce:	4b09      	ldr	r3, [pc, #36]	; (80091f4 <HAL_RCC_ClockConfig+0x1c8>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	4618      	mov	r0, r3
 80091d4:	f7fc f81a 	bl	800520c <HAL_InitTick>

  return HAL_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3710      	adds	r7, #16
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop
 80091e4:	40023c00 	.word	0x40023c00
 80091e8:	40023800 	.word	0x40023800
 80091ec:	0800c960 	.word	0x0800c960
 80091f0:	20000038 	.word	0x20000038
 80091f4:	20000058 	.word	0x20000058

080091f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80091f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091fa:	b085      	sub	sp, #20
 80091fc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80091fe:	2300      	movs	r3, #0
 8009200:	607b      	str	r3, [r7, #4]
 8009202:	2300      	movs	r3, #0
 8009204:	60fb      	str	r3, [r7, #12]
 8009206:	2300      	movs	r3, #0
 8009208:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800920a:	2300      	movs	r3, #0
 800920c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800920e:	4b63      	ldr	r3, [pc, #396]	; (800939c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009210:	689b      	ldr	r3, [r3, #8]
 8009212:	f003 030c 	and.w	r3, r3, #12
 8009216:	2b04      	cmp	r3, #4
 8009218:	d007      	beq.n	800922a <HAL_RCC_GetSysClockFreq+0x32>
 800921a:	2b08      	cmp	r3, #8
 800921c:	d008      	beq.n	8009230 <HAL_RCC_GetSysClockFreq+0x38>
 800921e:	2b00      	cmp	r3, #0
 8009220:	f040 80b4 	bne.w	800938c <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009224:	4b5e      	ldr	r3, [pc, #376]	; (80093a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8009226:	60bb      	str	r3, [r7, #8]
       break;
 8009228:	e0b3      	b.n	8009392 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800922a:	4b5e      	ldr	r3, [pc, #376]	; (80093a4 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800922c:	60bb      	str	r3, [r7, #8]
      break;
 800922e:	e0b0      	b.n	8009392 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009230:	4b5a      	ldr	r3, [pc, #360]	; (800939c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009238:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800923a:	4b58      	ldr	r3, [pc, #352]	; (800939c <HAL_RCC_GetSysClockFreq+0x1a4>)
 800923c:	685b      	ldr	r3, [r3, #4]
 800923e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009242:	2b00      	cmp	r3, #0
 8009244:	d04a      	beq.n	80092dc <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009246:	4b55      	ldr	r3, [pc, #340]	; (800939c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	099b      	lsrs	r3, r3, #6
 800924c:	f04f 0400 	mov.w	r4, #0
 8009250:	f240 11ff 	movw	r1, #511	; 0x1ff
 8009254:	f04f 0200 	mov.w	r2, #0
 8009258:	ea03 0501 	and.w	r5, r3, r1
 800925c:	ea04 0602 	and.w	r6, r4, r2
 8009260:	4629      	mov	r1, r5
 8009262:	4632      	mov	r2, r6
 8009264:	f04f 0300 	mov.w	r3, #0
 8009268:	f04f 0400 	mov.w	r4, #0
 800926c:	0154      	lsls	r4, r2, #5
 800926e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009272:	014b      	lsls	r3, r1, #5
 8009274:	4619      	mov	r1, r3
 8009276:	4622      	mov	r2, r4
 8009278:	1b49      	subs	r1, r1, r5
 800927a:	eb62 0206 	sbc.w	r2, r2, r6
 800927e:	f04f 0300 	mov.w	r3, #0
 8009282:	f04f 0400 	mov.w	r4, #0
 8009286:	0194      	lsls	r4, r2, #6
 8009288:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800928c:	018b      	lsls	r3, r1, #6
 800928e:	1a5b      	subs	r3, r3, r1
 8009290:	eb64 0402 	sbc.w	r4, r4, r2
 8009294:	f04f 0100 	mov.w	r1, #0
 8009298:	f04f 0200 	mov.w	r2, #0
 800929c:	00e2      	lsls	r2, r4, #3
 800929e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80092a2:	00d9      	lsls	r1, r3, #3
 80092a4:	460b      	mov	r3, r1
 80092a6:	4614      	mov	r4, r2
 80092a8:	195b      	adds	r3, r3, r5
 80092aa:	eb44 0406 	adc.w	r4, r4, r6
 80092ae:	f04f 0100 	mov.w	r1, #0
 80092b2:	f04f 0200 	mov.w	r2, #0
 80092b6:	0262      	lsls	r2, r4, #9
 80092b8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80092bc:	0259      	lsls	r1, r3, #9
 80092be:	460b      	mov	r3, r1
 80092c0:	4614      	mov	r4, r2
 80092c2:	4618      	mov	r0, r3
 80092c4:	4621      	mov	r1, r4
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	f04f 0400 	mov.w	r4, #0
 80092cc:	461a      	mov	r2, r3
 80092ce:	4623      	mov	r3, r4
 80092d0:	f7f6 ffce 	bl	8000270 <__aeabi_uldivmod>
 80092d4:	4603      	mov	r3, r0
 80092d6:	460c      	mov	r4, r1
 80092d8:	60fb      	str	r3, [r7, #12]
 80092da:	e049      	b.n	8009370 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80092dc:	4b2f      	ldr	r3, [pc, #188]	; (800939c <HAL_RCC_GetSysClockFreq+0x1a4>)
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	099b      	lsrs	r3, r3, #6
 80092e2:	f04f 0400 	mov.w	r4, #0
 80092e6:	f240 11ff 	movw	r1, #511	; 0x1ff
 80092ea:	f04f 0200 	mov.w	r2, #0
 80092ee:	ea03 0501 	and.w	r5, r3, r1
 80092f2:	ea04 0602 	and.w	r6, r4, r2
 80092f6:	4629      	mov	r1, r5
 80092f8:	4632      	mov	r2, r6
 80092fa:	f04f 0300 	mov.w	r3, #0
 80092fe:	f04f 0400 	mov.w	r4, #0
 8009302:	0154      	lsls	r4, r2, #5
 8009304:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8009308:	014b      	lsls	r3, r1, #5
 800930a:	4619      	mov	r1, r3
 800930c:	4622      	mov	r2, r4
 800930e:	1b49      	subs	r1, r1, r5
 8009310:	eb62 0206 	sbc.w	r2, r2, r6
 8009314:	f04f 0300 	mov.w	r3, #0
 8009318:	f04f 0400 	mov.w	r4, #0
 800931c:	0194      	lsls	r4, r2, #6
 800931e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8009322:	018b      	lsls	r3, r1, #6
 8009324:	1a5b      	subs	r3, r3, r1
 8009326:	eb64 0402 	sbc.w	r4, r4, r2
 800932a:	f04f 0100 	mov.w	r1, #0
 800932e:	f04f 0200 	mov.w	r2, #0
 8009332:	00e2      	lsls	r2, r4, #3
 8009334:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8009338:	00d9      	lsls	r1, r3, #3
 800933a:	460b      	mov	r3, r1
 800933c:	4614      	mov	r4, r2
 800933e:	195b      	adds	r3, r3, r5
 8009340:	eb44 0406 	adc.w	r4, r4, r6
 8009344:	f04f 0100 	mov.w	r1, #0
 8009348:	f04f 0200 	mov.w	r2, #0
 800934c:	02a2      	lsls	r2, r4, #10
 800934e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8009352:	0299      	lsls	r1, r3, #10
 8009354:	460b      	mov	r3, r1
 8009356:	4614      	mov	r4, r2
 8009358:	4618      	mov	r0, r3
 800935a:	4621      	mov	r1, r4
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	f04f 0400 	mov.w	r4, #0
 8009362:	461a      	mov	r2, r3
 8009364:	4623      	mov	r3, r4
 8009366:	f7f6 ff83 	bl	8000270 <__aeabi_uldivmod>
 800936a:	4603      	mov	r3, r0
 800936c:	460c      	mov	r4, r1
 800936e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8009370:	4b0a      	ldr	r3, [pc, #40]	; (800939c <HAL_RCC_GetSysClockFreq+0x1a4>)
 8009372:	685b      	ldr	r3, [r3, #4]
 8009374:	0c1b      	lsrs	r3, r3, #16
 8009376:	f003 0303 	and.w	r3, r3, #3
 800937a:	3301      	adds	r3, #1
 800937c:	005b      	lsls	r3, r3, #1
 800937e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8009380:	68fa      	ldr	r2, [r7, #12]
 8009382:	683b      	ldr	r3, [r7, #0]
 8009384:	fbb2 f3f3 	udiv	r3, r2, r3
 8009388:	60bb      	str	r3, [r7, #8]
      break;
 800938a:	e002      	b.n	8009392 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800938c:	4b04      	ldr	r3, [pc, #16]	; (80093a0 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800938e:	60bb      	str	r3, [r7, #8]
      break;
 8009390:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009392:	68bb      	ldr	r3, [r7, #8]
}
 8009394:	4618      	mov	r0, r3
 8009396:	3714      	adds	r7, #20
 8009398:	46bd      	mov	sp, r7
 800939a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800939c:	40023800 	.word	0x40023800
 80093a0:	00f42400 	.word	0x00f42400
 80093a4:	007a1200 	.word	0x007a1200

080093a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80093a8:	b480      	push	{r7}
 80093aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80093ac:	4b03      	ldr	r3, [pc, #12]	; (80093bc <HAL_RCC_GetHCLKFreq+0x14>)
 80093ae:	681b      	ldr	r3, [r3, #0]
}
 80093b0:	4618      	mov	r0, r3
 80093b2:	46bd      	mov	sp, r7
 80093b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093b8:	4770      	bx	lr
 80093ba:	bf00      	nop
 80093bc:	20000038 	.word	0x20000038

080093c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80093c0:	b580      	push	{r7, lr}
 80093c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80093c4:	f7ff fff0 	bl	80093a8 <HAL_RCC_GetHCLKFreq>
 80093c8:	4601      	mov	r1, r0
 80093ca:	4b05      	ldr	r3, [pc, #20]	; (80093e0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80093cc:	689b      	ldr	r3, [r3, #8]
 80093ce:	0a9b      	lsrs	r3, r3, #10
 80093d0:	f003 0307 	and.w	r3, r3, #7
 80093d4:	4a03      	ldr	r2, [pc, #12]	; (80093e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80093d6:	5cd3      	ldrb	r3, [r2, r3]
 80093d8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80093dc:	4618      	mov	r0, r3
 80093de:	bd80      	pop	{r7, pc}
 80093e0:	40023800 	.word	0x40023800
 80093e4:	0800c970 	.word	0x0800c970

080093e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80093e8:	b580      	push	{r7, lr}
 80093ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80093ec:	f7ff ffdc 	bl	80093a8 <HAL_RCC_GetHCLKFreq>
 80093f0:	4601      	mov	r1, r0
 80093f2:	4b05      	ldr	r3, [pc, #20]	; (8009408 <HAL_RCC_GetPCLK2Freq+0x20>)
 80093f4:	689b      	ldr	r3, [r3, #8]
 80093f6:	0b5b      	lsrs	r3, r3, #13
 80093f8:	f003 0307 	and.w	r3, r3, #7
 80093fc:	4a03      	ldr	r2, [pc, #12]	; (800940c <HAL_RCC_GetPCLK2Freq+0x24>)
 80093fe:	5cd3      	ldrb	r3, [r2, r3]
 8009400:	fa21 f303 	lsr.w	r3, r1, r3
}
 8009404:	4618      	mov	r0, r3
 8009406:	bd80      	pop	{r7, pc}
 8009408:	40023800 	.word	0x40023800
 800940c:	0800c970 	.word	0x0800c970

08009410 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8009410:	b480      	push	{r7}
 8009412:	b083      	sub	sp, #12
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
 8009418:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	220f      	movs	r2, #15
 800941e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8009420:	4b12      	ldr	r3, [pc, #72]	; (800946c <HAL_RCC_GetClockConfig+0x5c>)
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	f003 0203 	and.w	r2, r3, #3
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800942c:	4b0f      	ldr	r3, [pc, #60]	; (800946c <HAL_RCC_GetClockConfig+0x5c>)
 800942e:	689b      	ldr	r3, [r3, #8]
 8009430:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8009438:	4b0c      	ldr	r3, [pc, #48]	; (800946c <HAL_RCC_GetClockConfig+0x5c>)
 800943a:	689b      	ldr	r3, [r3, #8]
 800943c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8009444:	4b09      	ldr	r3, [pc, #36]	; (800946c <HAL_RCC_GetClockConfig+0x5c>)
 8009446:	689b      	ldr	r3, [r3, #8]
 8009448:	08db      	lsrs	r3, r3, #3
 800944a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8009452:	4b07      	ldr	r3, [pc, #28]	; (8009470 <HAL_RCC_GetClockConfig+0x60>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f003 020f 	and.w	r2, r3, #15
 800945a:	683b      	ldr	r3, [r7, #0]
 800945c:	601a      	str	r2, [r3, #0]
}
 800945e:	bf00      	nop
 8009460:	370c      	adds	r7, #12
 8009462:	46bd      	mov	sp, r7
 8009464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009468:	4770      	bx	lr
 800946a:	bf00      	nop
 800946c:	40023800 	.word	0x40023800
 8009470:	40023c00 	.word	0x40023c00

08009474 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b086      	sub	sp, #24
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800947c:	2300      	movs	r3, #0
 800947e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8009480:	2300      	movs	r3, #0
 8009482:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 0301 	and.w	r3, r3, #1
 800948c:	2b00      	cmp	r3, #0
 800948e:	d105      	bne.n	800949c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8009498:	2b00      	cmp	r3, #0
 800949a:	d035      	beq.n	8009508 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800949c:	4b62      	ldr	r3, [pc, #392]	; (8009628 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800949e:	2200      	movs	r2, #0
 80094a0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80094a2:	f7fc fa95 	bl	80059d0 <HAL_GetTick>
 80094a6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80094a8:	e008      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80094aa:	f7fc fa91 	bl	80059d0 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	697b      	ldr	r3, [r7, #20]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	2b02      	cmp	r3, #2
 80094b6:	d901      	bls.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80094b8:	2303      	movs	r3, #3
 80094ba:	e0b0      	b.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80094bc:	4b5b      	ldr	r3, [pc, #364]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d1f0      	bne.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	685b      	ldr	r3, [r3, #4]
 80094cc:	019a      	lsls	r2, r3, #6
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	689b      	ldr	r3, [r3, #8]
 80094d2:	071b      	lsls	r3, r3, #28
 80094d4:	4955      	ldr	r1, [pc, #340]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80094d6:	4313      	orrs	r3, r2
 80094d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80094dc:	4b52      	ldr	r3, [pc, #328]	; (8009628 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80094de:	2201      	movs	r2, #1
 80094e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80094e2:	f7fc fa75 	bl	80059d0 <HAL_GetTick>
 80094e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80094e8:	e008      	b.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80094ea:	f7fc fa71 	bl	80059d0 <HAL_GetTick>
 80094ee:	4602      	mov	r2, r0
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	1ad3      	subs	r3, r2, r3
 80094f4:	2b02      	cmp	r3, #2
 80094f6:	d901      	bls.n	80094fc <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80094f8:	2303      	movs	r3, #3
 80094fa:	e090      	b.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80094fc:	4b4b      	ldr	r3, [pc, #300]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009504:	2b00      	cmp	r3, #0
 8009506:	d0f0      	beq.n	80094ea <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f003 0302 	and.w	r3, r3, #2
 8009510:	2b00      	cmp	r3, #0
 8009512:	f000 8083 	beq.w	800961c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8009516:	2300      	movs	r3, #0
 8009518:	60fb      	str	r3, [r7, #12]
 800951a:	4b44      	ldr	r3, [pc, #272]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800951c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800951e:	4a43      	ldr	r2, [pc, #268]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009520:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009524:	6413      	str	r3, [r2, #64]	; 0x40
 8009526:	4b41      	ldr	r3, [pc, #260]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009528:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800952a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800952e:	60fb      	str	r3, [r7, #12]
 8009530:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8009532:	4b3f      	ldr	r3, [pc, #252]	; (8009630 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	4a3e      	ldr	r2, [pc, #248]	; (8009630 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8009538:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800953c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800953e:	f7fc fa47 	bl	80059d0 <HAL_GetTick>
 8009542:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009544:	e008      	b.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8009546:	f7fc fa43 	bl	80059d0 <HAL_GetTick>
 800954a:	4602      	mov	r2, r0
 800954c:	697b      	ldr	r3, [r7, #20]
 800954e:	1ad3      	subs	r3, r2, r3
 8009550:	2b02      	cmp	r3, #2
 8009552:	d901      	bls.n	8009558 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8009554:	2303      	movs	r3, #3
 8009556:	e062      	b.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8009558:	4b35      	ldr	r3, [pc, #212]	; (8009630 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009560:	2b00      	cmp	r3, #0
 8009562:	d0f0      	beq.n	8009546 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8009564:	4b31      	ldr	r3, [pc, #196]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009566:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009568:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800956c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800956e:	693b      	ldr	r3, [r7, #16]
 8009570:	2b00      	cmp	r3, #0
 8009572:	d02f      	beq.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	68db      	ldr	r3, [r3, #12]
 8009578:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800957c:	693a      	ldr	r2, [r7, #16]
 800957e:	429a      	cmp	r2, r3
 8009580:	d028      	beq.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009582:	4b2a      	ldr	r3, [pc, #168]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009584:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009586:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800958a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800958c:	4b29      	ldr	r3, [pc, #164]	; (8009634 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800958e:	2201      	movs	r2, #1
 8009590:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8009592:	4b28      	ldr	r3, [pc, #160]	; (8009634 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8009594:	2200      	movs	r2, #0
 8009596:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8009598:	4a24      	ldr	r2, [pc, #144]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800959a:	693b      	ldr	r3, [r7, #16]
 800959c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800959e:	4b23      	ldr	r3, [pc, #140]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095a2:	f003 0301 	and.w	r3, r3, #1
 80095a6:	2b01      	cmp	r3, #1
 80095a8:	d114      	bne.n	80095d4 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80095aa:	f7fc fa11 	bl	80059d0 <HAL_GetTick>
 80095ae:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095b0:	e00a      	b.n	80095c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80095b2:	f7fc fa0d 	bl	80059d0 <HAL_GetTick>
 80095b6:	4602      	mov	r2, r0
 80095b8:	697b      	ldr	r3, [r7, #20]
 80095ba:	1ad3      	subs	r3, r2, r3
 80095bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d901      	bls.n	80095c8 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80095c4:	2303      	movs	r3, #3
 80095c6:	e02a      	b.n	800961e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80095c8:	4b18      	ldr	r3, [pc, #96]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80095cc:	f003 0302 	and.w	r3, r3, #2
 80095d0:	2b00      	cmp	r3, #0
 80095d2:	d0ee      	beq.n	80095b2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	68db      	ldr	r3, [r3, #12]
 80095d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80095dc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80095e0:	d10d      	bne.n	80095fe <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80095e2:	4b12      	ldr	r3, [pc, #72]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	68db      	ldr	r3, [r3, #12]
 80095ee:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80095f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80095f6:	490d      	ldr	r1, [pc, #52]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80095f8:	4313      	orrs	r3, r2
 80095fa:	608b      	str	r3, [r1, #8]
 80095fc:	e005      	b.n	800960a <HAL_RCCEx_PeriphCLKConfig+0x196>
 80095fe:	4b0b      	ldr	r3, [pc, #44]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009600:	689b      	ldr	r3, [r3, #8]
 8009602:	4a0a      	ldr	r2, [pc, #40]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009604:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8009608:	6093      	str	r3, [r2, #8]
 800960a:	4b08      	ldr	r3, [pc, #32]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800960c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	68db      	ldr	r3, [r3, #12]
 8009612:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009616:	4905      	ldr	r1, [pc, #20]	; (800962c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8009618:	4313      	orrs	r3, r2
 800961a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800961c:	2300      	movs	r3, #0
}
 800961e:	4618      	mov	r0, r3
 8009620:	3718      	adds	r7, #24
 8009622:	46bd      	mov	sp, r7
 8009624:	bd80      	pop	{r7, pc}
 8009626:	bf00      	nop
 8009628:	42470068 	.word	0x42470068
 800962c:	40023800 	.word	0x40023800
 8009630:	40007000 	.word	0x40007000
 8009634:	42470e40 	.word	0x42470e40

08009638 <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009638:	b480      	push	{r7}
 800963a:	b085      	sub	sp, #20
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	2203      	movs	r2, #3
 8009644:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 8009646:	4b11      	ldr	r3, [pc, #68]	; (800968c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009648:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800964c:	099b      	lsrs	r3, r3, #6
 800964e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8009656:	4b0d      	ldr	r3, [pc, #52]	; (800968c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009658:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800965c:	0f1b      	lsrs	r3, r3, #28
 800965e:	f003 0207 	and.w	r2, r3, #7
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 8009666:	4b09      	ldr	r3, [pc, #36]	; (800968c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009668:	689b      	ldr	r3, [r3, #8]
 800966a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800966e:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 8009670:	4b06      	ldr	r3, [pc, #24]	; (800968c <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 8009672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009674:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	431a      	orrs	r2, r3
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 8009680:	bf00      	nop
 8009682:	3714      	adds	r7, #20
 8009684:	46bd      	mov	sp, r7
 8009686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800968a:	4770      	bx	lr
 800968c:	40023800 	.word	0x40023800

08009690 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009690:	b480      	push	{r7}
 8009692:	b087      	sub	sp, #28
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8009698:	2300      	movs	r3, #0
 800969a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800969c:	2300      	movs	r3, #0
 800969e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80096a0:	2300      	movs	r3, #0
 80096a2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80096a4:	2300      	movs	r3, #0
 80096a6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2b01      	cmp	r3, #1
 80096ac:	d13d      	bne.n	800972a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80096ae:	4b22      	ldr	r3, [pc, #136]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80096b6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d004      	beq.n	80096c8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d12f      	bne.n	8009722 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80096c2:	4b1e      	ldr	r3, [pc, #120]	; (800973c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80096c4:	617b      	str	r3, [r7, #20]
          break;
 80096c6:	e02f      	b.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80096c8:	4b1b      	ldr	r3, [pc, #108]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80096d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80096d4:	d108      	bne.n	80096e8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80096d6:	4b18      	ldr	r3, [pc, #96]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80096d8:	685b      	ldr	r3, [r3, #4]
 80096da:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096de:	4a18      	ldr	r2, [pc, #96]	; (8009740 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80096e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80096e4:	613b      	str	r3, [r7, #16]
 80096e6:	e007      	b.n	80096f8 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80096e8:	4b13      	ldr	r3, [pc, #76]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80096ea:	685b      	ldr	r3, [r3, #4]
 80096ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80096f0:	4a14      	ldr	r2, [pc, #80]	; (8009744 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80096f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80096f6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80096f8:	4b0f      	ldr	r3, [pc, #60]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80096fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80096fe:	099b      	lsrs	r3, r3, #6
 8009700:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8009704:	693b      	ldr	r3, [r7, #16]
 8009706:	fb02 f303 	mul.w	r3, r2, r3
 800970a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800970c:	4b0a      	ldr	r3, [pc, #40]	; (8009738 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800970e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009712:	0f1b      	lsrs	r3, r3, #28
 8009714:	f003 0307 	and.w	r3, r3, #7
 8009718:	68ba      	ldr	r2, [r7, #8]
 800971a:	fbb2 f3f3 	udiv	r3, r2, r3
 800971e:	617b      	str	r3, [r7, #20]
          break;
 8009720:	e002      	b.n	8009728 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8009722:	2300      	movs	r3, #0
 8009724:	617b      	str	r3, [r7, #20]
          break;
 8009726:	bf00      	nop
        }
      }
      break;
 8009728:	bf00      	nop
    }
  }
  return frequency;
 800972a:	697b      	ldr	r3, [r7, #20]
}
 800972c:	4618      	mov	r0, r3
 800972e:	371c      	adds	r7, #28
 8009730:	46bd      	mov	sp, r7
 8009732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009736:	4770      	bx	lr
 8009738:	40023800 	.word	0x40023800
 800973c:	00bb8000 	.word	0x00bb8000
 8009740:	007a1200 	.word	0x007a1200
 8009744:	00f42400 	.word	0x00f42400

08009748 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b082      	sub	sp, #8
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	2b00      	cmp	r3, #0
 8009754:	d101      	bne.n	800975a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009756:	2301      	movs	r3, #1
 8009758:	e056      	b.n	8009808 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	2200      	movs	r2, #0
 800975e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009766:	b2db      	uxtb	r3, r3
 8009768:	2b00      	cmp	r3, #0
 800976a:	d106      	bne.n	800977a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	2200      	movs	r2, #0
 8009770:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f7fb fc9b 	bl	80050b0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2202      	movs	r2, #2
 800977e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	681a      	ldr	r2, [r3, #0]
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	681b      	ldr	r3, [r3, #0]
 800978c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009790:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	685a      	ldr	r2, [r3, #4]
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	689b      	ldr	r3, [r3, #8]
 800979a:	431a      	orrs	r2, r3
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	431a      	orrs	r2, r3
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	691b      	ldr	r3, [r3, #16]
 80097a6:	431a      	orrs	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	695b      	ldr	r3, [r3, #20]
 80097ac:	431a      	orrs	r2, r3
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	699b      	ldr	r3, [r3, #24]
 80097b2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80097b6:	431a      	orrs	r2, r3
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	69db      	ldr	r3, [r3, #28]
 80097bc:	431a      	orrs	r2, r3
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	6a1b      	ldr	r3, [r3, #32]
 80097c2:	ea42 0103 	orr.w	r1, r2, r3
 80097c6:	687b      	ldr	r3, [r7, #4]
 80097c8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	430a      	orrs	r2, r1
 80097d0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	699b      	ldr	r3, [r3, #24]
 80097d6:	0c1b      	lsrs	r3, r3, #16
 80097d8:	f003 0104 	and.w	r1, r3, #4
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	430a      	orrs	r2, r1
 80097e6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80097e8:	687b      	ldr	r3, [r7, #4]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	69da      	ldr	r2, [r3, #28]
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80097f6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	2200      	movs	r2, #0
 80097fc:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	2201      	movs	r2, #1
 8009802:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009806:	2300      	movs	r3, #0
}
 8009808:	4618      	mov	r0, r3
 800980a:	3708      	adds	r7, #8
 800980c:	46bd      	mov	sp, r7
 800980e:	bd80      	pop	{r7, pc}

08009810 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009810:	b580      	push	{r7, lr}
 8009812:	b082      	sub	sp, #8
 8009814:	af00      	add	r7, sp, #0
 8009816:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d101      	bne.n	8009822 <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800981e:	2301      	movs	r3, #1
 8009820:	e01a      	b.n	8009858 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2202      	movs	r2, #2
 8009826:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	681a      	ldr	r2, [r3, #0]
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009838:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f7fb fc80 	bl	8005140 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2200      	movs	r2, #0
 8009844:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	2200      	movs	r2, #0
 800984a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	2200      	movs	r2, #0
 8009852:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8009856:	2300      	movs	r3, #0
}
 8009858:	4618      	mov	r0, r3
 800985a:	3708      	adds	r7, #8
 800985c:	46bd      	mov	sp, r7
 800985e:	bd80      	pop	{r7, pc}

08009860 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009860:	b580      	push	{r7, lr}
 8009862:	b088      	sub	sp, #32
 8009864:	af00      	add	r7, sp, #0
 8009866:	60f8      	str	r0, [r7, #12]
 8009868:	60b9      	str	r1, [r7, #8]
 800986a:	603b      	str	r3, [r7, #0]
 800986c:	4613      	mov	r3, r2
 800986e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009870:	2300      	movs	r3, #0
 8009872:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800987a:	2b01      	cmp	r3, #1
 800987c:	d101      	bne.n	8009882 <HAL_SPI_Transmit+0x22>
 800987e:	2302      	movs	r3, #2
 8009880:	e11e      	b.n	8009ac0 <HAL_SPI_Transmit+0x260>
 8009882:	68fb      	ldr	r3, [r7, #12]
 8009884:	2201      	movs	r2, #1
 8009886:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800988a:	f7fc f8a1 	bl	80059d0 <HAL_GetTick>
 800988e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8009890:	88fb      	ldrh	r3, [r7, #6]
 8009892:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800989a:	b2db      	uxtb	r3, r3
 800989c:	2b01      	cmp	r3, #1
 800989e:	d002      	beq.n	80098a6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80098a0:	2302      	movs	r3, #2
 80098a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80098a4:	e103      	b.n	8009aae <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d002      	beq.n	80098b2 <HAL_SPI_Transmit+0x52>
 80098ac:	88fb      	ldrh	r3, [r7, #6]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d102      	bne.n	80098b8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80098b2:	2301      	movs	r3, #1
 80098b4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80098b6:	e0fa      	b.n	8009aae <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	2203      	movs	r2, #3
 80098bc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	2200      	movs	r2, #0
 80098c4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	68ba      	ldr	r2, [r7, #8]
 80098ca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80098cc:	68fb      	ldr	r3, [r7, #12]
 80098ce:	88fa      	ldrh	r2, [r7, #6]
 80098d0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	88fa      	ldrh	r2, [r7, #6]
 80098d6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	2200      	movs	r2, #0
 80098dc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2200      	movs	r2, #0
 80098e2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2200      	movs	r2, #0
 80098e8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80098ea:	68fb      	ldr	r3, [r7, #12]
 80098ec:	2200      	movs	r2, #0
 80098ee:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2200      	movs	r2, #0
 80098f4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	689b      	ldr	r3, [r3, #8]
 80098fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098fe:	d107      	bne.n	8009910 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	681a      	ldr	r2, [r3, #0]
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	681b      	ldr	r3, [r3, #0]
 800990a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800990e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	681b      	ldr	r3, [r3, #0]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800991a:	2b40      	cmp	r3, #64	; 0x40
 800991c:	d007      	beq.n	800992e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	681a      	ldr	r2, [r3, #0]
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800992c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800992e:	68fb      	ldr	r3, [r7, #12]
 8009930:	68db      	ldr	r3, [r3, #12]
 8009932:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009936:	d14b      	bne.n	80099d0 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	685b      	ldr	r3, [r3, #4]
 800993c:	2b00      	cmp	r3, #0
 800993e:	d002      	beq.n	8009946 <HAL_SPI_Transmit+0xe6>
 8009940:	8afb      	ldrh	r3, [r7, #22]
 8009942:	2b01      	cmp	r3, #1
 8009944:	d13e      	bne.n	80099c4 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800994a:	881a      	ldrh	r2, [r3, #0]
 800994c:	68fb      	ldr	r3, [r7, #12]
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009956:	1c9a      	adds	r2, r3, #2
 8009958:	68fb      	ldr	r3, [r7, #12]
 800995a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009960:	b29b      	uxth	r3, r3
 8009962:	3b01      	subs	r3, #1
 8009964:	b29a      	uxth	r2, r3
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800996a:	e02b      	b.n	80099c4 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800996c:	68fb      	ldr	r3, [r7, #12]
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	689b      	ldr	r3, [r3, #8]
 8009972:	f003 0302 	and.w	r3, r3, #2
 8009976:	2b02      	cmp	r3, #2
 8009978:	d112      	bne.n	80099a0 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800997e:	881a      	ldrh	r2, [r3, #0]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800998a:	1c9a      	adds	r2, r3, #2
 800998c:	68fb      	ldr	r3, [r7, #12]
 800998e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009994:	b29b      	uxth	r3, r3
 8009996:	3b01      	subs	r3, #1
 8009998:	b29a      	uxth	r2, r3
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	86da      	strh	r2, [r3, #54]	; 0x36
 800999e:	e011      	b.n	80099c4 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099a0:	f7fc f816 	bl	80059d0 <HAL_GetTick>
 80099a4:	4602      	mov	r2, r0
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	1ad3      	subs	r3, r2, r3
 80099aa:	683a      	ldr	r2, [r7, #0]
 80099ac:	429a      	cmp	r2, r3
 80099ae:	d803      	bhi.n	80099b8 <HAL_SPI_Transmit+0x158>
 80099b0:	683b      	ldr	r3, [r7, #0]
 80099b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80099b6:	d102      	bne.n	80099be <HAL_SPI_Transmit+0x15e>
 80099b8:	683b      	ldr	r3, [r7, #0]
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d102      	bne.n	80099c4 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 80099be:	2303      	movs	r3, #3
 80099c0:	77fb      	strb	r3, [r7, #31]
          goto error;
 80099c2:	e074      	b.n	8009aae <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80099c4:	68fb      	ldr	r3, [r7, #12]
 80099c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099c8:	b29b      	uxth	r3, r3
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d1ce      	bne.n	800996c <HAL_SPI_Transmit+0x10c>
 80099ce:	e04c      	b.n	8009a6a <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d002      	beq.n	80099de <HAL_SPI_Transmit+0x17e>
 80099d8:	8afb      	ldrh	r3, [r7, #22]
 80099da:	2b01      	cmp	r3, #1
 80099dc:	d140      	bne.n	8009a60 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	330c      	adds	r3, #12
 80099e8:	7812      	ldrb	r2, [r2, #0]
 80099ea:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099f0:	1c5a      	adds	r2, r3, #1
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099fa:	b29b      	uxth	r3, r3
 80099fc:	3b01      	subs	r3, #1
 80099fe:	b29a      	uxth	r2, r3
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8009a04:	e02c      	b.n	8009a60 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009a06:	68fb      	ldr	r3, [r7, #12]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	689b      	ldr	r3, [r3, #8]
 8009a0c:	f003 0302 	and.w	r3, r3, #2
 8009a10:	2b02      	cmp	r3, #2
 8009a12:	d113      	bne.n	8009a3c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009a14:	68fb      	ldr	r3, [r7, #12]
 8009a16:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	330c      	adds	r3, #12
 8009a1e:	7812      	ldrb	r2, [r2, #0]
 8009a20:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a26:	1c5a      	adds	r2, r3, #1
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009a2c:	68fb      	ldr	r3, [r7, #12]
 8009a2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	3b01      	subs	r3, #1
 8009a34:	b29a      	uxth	r2, r3
 8009a36:	68fb      	ldr	r3, [r7, #12]
 8009a38:	86da      	strh	r2, [r3, #54]	; 0x36
 8009a3a:	e011      	b.n	8009a60 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a3c:	f7fb ffc8 	bl	80059d0 <HAL_GetTick>
 8009a40:	4602      	mov	r2, r0
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	1ad3      	subs	r3, r2, r3
 8009a46:	683a      	ldr	r2, [r7, #0]
 8009a48:	429a      	cmp	r2, r3
 8009a4a:	d803      	bhi.n	8009a54 <HAL_SPI_Transmit+0x1f4>
 8009a4c:	683b      	ldr	r3, [r7, #0]
 8009a4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009a52:	d102      	bne.n	8009a5a <HAL_SPI_Transmit+0x1fa>
 8009a54:	683b      	ldr	r3, [r7, #0]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d102      	bne.n	8009a60 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8009a5a:	2303      	movs	r3, #3
 8009a5c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8009a5e:	e026      	b.n	8009aae <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a64:	b29b      	uxth	r3, r3
 8009a66:	2b00      	cmp	r3, #0
 8009a68:	d1cd      	bne.n	8009a06 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a6a:	69ba      	ldr	r2, [r7, #24]
 8009a6c:	6839      	ldr	r1, [r7, #0]
 8009a6e:	68f8      	ldr	r0, [r7, #12]
 8009a70:	f000 fba4 	bl	800a1bc <SPI_EndRxTxTransaction>
 8009a74:	4603      	mov	r3, r0
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d002      	beq.n	8009a80 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	2220      	movs	r2, #32
 8009a7e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10a      	bne.n	8009a9e <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a88:	2300      	movs	r3, #0
 8009a8a:	613b      	str	r3, [r7, #16]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	613b      	str	r3, [r7, #16]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	613b      	str	r3, [r7, #16]
 8009a9c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d002      	beq.n	8009aac <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8009aa6:	2301      	movs	r3, #1
 8009aa8:	77fb      	strb	r3, [r7, #31]
 8009aaa:	e000      	b.n	8009aae <HAL_SPI_Transmit+0x24e>
  }

error:
 8009aac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	2201      	movs	r2, #1
 8009ab2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009ab6:	68fb      	ldr	r3, [r7, #12]
 8009ab8:	2200      	movs	r2, #0
 8009aba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009abe:	7ffb      	ldrb	r3, [r7, #31]
}
 8009ac0:	4618      	mov	r0, r3
 8009ac2:	3720      	adds	r7, #32
 8009ac4:	46bd      	mov	sp, r7
 8009ac6:	bd80      	pop	{r7, pc}

08009ac8 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b088      	sub	sp, #32
 8009acc:	af02      	add	r7, sp, #8
 8009ace:	60f8      	str	r0, [r7, #12]
 8009ad0:	60b9      	str	r1, [r7, #8]
 8009ad2:	603b      	str	r3, [r7, #0]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	685b      	ldr	r3, [r3, #4]
 8009ae0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009ae4:	d112      	bne.n	8009b0c <HAL_SPI_Receive+0x44>
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10e      	bne.n	8009b0c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8009aee:	68fb      	ldr	r3, [r7, #12]
 8009af0:	2204      	movs	r2, #4
 8009af2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009af6:	88fa      	ldrh	r2, [r7, #6]
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	4613      	mov	r3, r2
 8009afe:	68ba      	ldr	r2, [r7, #8]
 8009b00:	68b9      	ldr	r1, [r7, #8]
 8009b02:	68f8      	ldr	r0, [r7, #12]
 8009b04:	f000 f8e9 	bl	8009cda <HAL_SPI_TransmitReceive>
 8009b08:	4603      	mov	r3, r0
 8009b0a:	e0e2      	b.n	8009cd2 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b0c:	68fb      	ldr	r3, [r7, #12]
 8009b0e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009b12:	2b01      	cmp	r3, #1
 8009b14:	d101      	bne.n	8009b1a <HAL_SPI_Receive+0x52>
 8009b16:	2302      	movs	r3, #2
 8009b18:	e0db      	b.n	8009cd2 <HAL_SPI_Receive+0x20a>
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	2201      	movs	r2, #1
 8009b1e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009b22:	f7fb ff55 	bl	80059d0 <HAL_GetTick>
 8009b26:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009b2e:	b2db      	uxtb	r3, r3
 8009b30:	2b01      	cmp	r3, #1
 8009b32:	d002      	beq.n	8009b3a <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009b34:	2302      	movs	r3, #2
 8009b36:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009b38:	e0c2      	b.n	8009cc0 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8009b3a:	68bb      	ldr	r3, [r7, #8]
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d002      	beq.n	8009b46 <HAL_SPI_Receive+0x7e>
 8009b40:	88fb      	ldrh	r3, [r7, #6]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d102      	bne.n	8009b4c <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009b4a:	e0b9      	b.n	8009cc0 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	2204      	movs	r2, #4
 8009b50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	2200      	movs	r2, #0
 8009b58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	68ba      	ldr	r2, [r7, #8]
 8009b5e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	88fa      	ldrh	r2, [r7, #6]
 8009b64:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	88fa      	ldrh	r2, [r7, #6]
 8009b6a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	2200      	movs	r2, #0
 8009b70:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	2200      	movs	r2, #0
 8009b76:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	2200      	movs	r2, #0
 8009b7c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2200      	movs	r2, #0
 8009b82:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009b84:	68fb      	ldr	r3, [r7, #12]
 8009b86:	2200      	movs	r2, #0
 8009b88:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	689b      	ldr	r3, [r3, #8]
 8009b8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b92:	d107      	bne.n	8009ba4 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009ba2:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009bae:	2b40      	cmp	r3, #64	; 0x40
 8009bb0:	d007      	beq.n	8009bc2 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681b      	ldr	r3, [r3, #0]
 8009bb6:	681a      	ldr	r2, [r3, #0]
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009bc0:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009bc2:	68fb      	ldr	r3, [r7, #12]
 8009bc4:	68db      	ldr	r3, [r3, #12]
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d162      	bne.n	8009c90 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8009bca:	e02e      	b.n	8009c2a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	681b      	ldr	r3, [r3, #0]
 8009bd0:	689b      	ldr	r3, [r3, #8]
 8009bd2:	f003 0301 	and.w	r3, r3, #1
 8009bd6:	2b01      	cmp	r3, #1
 8009bd8:	d115      	bne.n	8009c06 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	f103 020c 	add.w	r2, r3, #12
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009be6:	7812      	ldrb	r2, [r2, #0]
 8009be8:	b2d2      	uxtb	r2, r2
 8009bea:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009bf0:	1c5a      	adds	r2, r3, #1
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009bfa:	b29b      	uxth	r3, r3
 8009bfc:	3b01      	subs	r3, #1
 8009bfe:	b29a      	uxth	r2, r3
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009c04:	e011      	b.n	8009c2a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c06:	f7fb fee3 	bl	80059d0 <HAL_GetTick>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	693b      	ldr	r3, [r7, #16]
 8009c0e:	1ad3      	subs	r3, r2, r3
 8009c10:	683a      	ldr	r2, [r7, #0]
 8009c12:	429a      	cmp	r2, r3
 8009c14:	d803      	bhi.n	8009c1e <HAL_SPI_Receive+0x156>
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c1c:	d102      	bne.n	8009c24 <HAL_SPI_Receive+0x15c>
 8009c1e:	683b      	ldr	r3, [r7, #0]
 8009c20:	2b00      	cmp	r3, #0
 8009c22:	d102      	bne.n	8009c2a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8009c24:	2303      	movs	r3, #3
 8009c26:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009c28:	e04a      	b.n	8009cc0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c2e:	b29b      	uxth	r3, r3
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d1cb      	bne.n	8009bcc <HAL_SPI_Receive+0x104>
 8009c34:	e031      	b.n	8009c9a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	689b      	ldr	r3, [r3, #8]
 8009c3c:	f003 0301 	and.w	r3, r3, #1
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d113      	bne.n	8009c6c <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	68da      	ldr	r2, [r3, #12]
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c4e:	b292      	uxth	r2, r2
 8009c50:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009c56:	1c9a      	adds	r2, r3, #2
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c60:	b29b      	uxth	r3, r3
 8009c62:	3b01      	subs	r3, #1
 8009c64:	b29a      	uxth	r2, r3
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009c6a:	e011      	b.n	8009c90 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009c6c:	f7fb feb0 	bl	80059d0 <HAL_GetTick>
 8009c70:	4602      	mov	r2, r0
 8009c72:	693b      	ldr	r3, [r7, #16]
 8009c74:	1ad3      	subs	r3, r2, r3
 8009c76:	683a      	ldr	r2, [r7, #0]
 8009c78:	429a      	cmp	r2, r3
 8009c7a:	d803      	bhi.n	8009c84 <HAL_SPI_Receive+0x1bc>
 8009c7c:	683b      	ldr	r3, [r7, #0]
 8009c7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009c82:	d102      	bne.n	8009c8a <HAL_SPI_Receive+0x1c2>
 8009c84:	683b      	ldr	r3, [r7, #0]
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d102      	bne.n	8009c90 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009c8a:	2303      	movs	r3, #3
 8009c8c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009c8e:	e017      	b.n	8009cc0 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009c94:	b29b      	uxth	r3, r3
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d1cd      	bne.n	8009c36 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009c9a:	693a      	ldr	r2, [r7, #16]
 8009c9c:	6839      	ldr	r1, [r7, #0]
 8009c9e:	68f8      	ldr	r0, [r7, #12]
 8009ca0:	f000 fa27 	bl	800a0f2 <SPI_EndRxTransaction>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d002      	beq.n	8009cb0 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	2220      	movs	r2, #32
 8009cae:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d002      	beq.n	8009cbe <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009cb8:	2301      	movs	r3, #1
 8009cba:	75fb      	strb	r3, [r7, #23]
 8009cbc:	e000      	b.n	8009cc0 <HAL_SPI_Receive+0x1f8>
  }

error :
 8009cbe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009cc8:	68fb      	ldr	r3, [r7, #12]
 8009cca:	2200      	movs	r2, #0
 8009ccc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009cd0:	7dfb      	ldrb	r3, [r7, #23]
}
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	3718      	adds	r7, #24
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b08c      	sub	sp, #48	; 0x30
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	60f8      	str	r0, [r7, #12]
 8009ce2:	60b9      	str	r1, [r7, #8]
 8009ce4:	607a      	str	r2, [r7, #4]
 8009ce6:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8009cec:	2300      	movs	r3, #0
 8009cee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d101      	bne.n	8009d00 <HAL_SPI_TransmitReceive+0x26>
 8009cfc:	2302      	movs	r3, #2
 8009cfe:	e18a      	b.n	800a016 <HAL_SPI_TransmitReceive+0x33c>
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2201      	movs	r2, #1
 8009d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009d08:	f7fb fe62 	bl	80059d0 <HAL_GetTick>
 8009d0c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009d0e:	68fb      	ldr	r3, [r7, #12]
 8009d10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009d14:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	685b      	ldr	r3, [r3, #4]
 8009d1c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8009d1e:	887b      	ldrh	r3, [r7, #2]
 8009d20:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009d22:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009d26:	2b01      	cmp	r3, #1
 8009d28:	d00f      	beq.n	8009d4a <HAL_SPI_TransmitReceive+0x70>
 8009d2a:	69fb      	ldr	r3, [r7, #28]
 8009d2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009d30:	d107      	bne.n	8009d42 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	689b      	ldr	r3, [r3, #8]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d103      	bne.n	8009d42 <HAL_SPI_TransmitReceive+0x68>
 8009d3a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009d3e:	2b04      	cmp	r3, #4
 8009d40:	d003      	beq.n	8009d4a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8009d42:	2302      	movs	r3, #2
 8009d44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009d48:	e15b      	b.n	800a002 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009d4a:	68bb      	ldr	r3, [r7, #8]
 8009d4c:	2b00      	cmp	r3, #0
 8009d4e:	d005      	beq.n	8009d5c <HAL_SPI_TransmitReceive+0x82>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d002      	beq.n	8009d5c <HAL_SPI_TransmitReceive+0x82>
 8009d56:	887b      	ldrh	r3, [r7, #2]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d103      	bne.n	8009d64 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009d5c:	2301      	movs	r3, #1
 8009d5e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009d62:	e14e      	b.n	800a002 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009d6a:	b2db      	uxtb	r3, r3
 8009d6c:	2b04      	cmp	r3, #4
 8009d6e:	d003      	beq.n	8009d78 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	2205      	movs	r2, #5
 8009d74:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009d78:	68fb      	ldr	r3, [r7, #12]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	687a      	ldr	r2, [r7, #4]
 8009d82:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	887a      	ldrh	r2, [r7, #2]
 8009d88:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	887a      	ldrh	r2, [r7, #2]
 8009d8e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009d90:	68fb      	ldr	r3, [r7, #12]
 8009d92:	68ba      	ldr	r2, [r7, #8]
 8009d94:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009d96:	68fb      	ldr	r3, [r7, #12]
 8009d98:	887a      	ldrh	r2, [r7, #2]
 8009d9a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	887a      	ldrh	r2, [r7, #2]
 8009da0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	2200      	movs	r2, #0
 8009da6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	2200      	movs	r2, #0
 8009dac:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009db8:	2b40      	cmp	r3, #64	; 0x40
 8009dba:	d007      	beq.n	8009dcc <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	681a      	ldr	r2, [r3, #0]
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009dca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	68db      	ldr	r3, [r3, #12]
 8009dd0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009dd4:	d178      	bne.n	8009ec8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	685b      	ldr	r3, [r3, #4]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d002      	beq.n	8009de4 <HAL_SPI_TransmitReceive+0x10a>
 8009dde:	8b7b      	ldrh	r3, [r7, #26]
 8009de0:	2b01      	cmp	r3, #1
 8009de2:	d166      	bne.n	8009eb2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009de8:	881a      	ldrh	r2, [r3, #0]
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	681b      	ldr	r3, [r3, #0]
 8009dee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009df0:	68fb      	ldr	r3, [r7, #12]
 8009df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009df4:	1c9a      	adds	r2, r3, #2
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009dfe:	b29b      	uxth	r3, r3
 8009e00:	3b01      	subs	r3, #1
 8009e02:	b29a      	uxth	r2, r3
 8009e04:	68fb      	ldr	r3, [r7, #12]
 8009e06:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009e08:	e053      	b.n	8009eb2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	689b      	ldr	r3, [r3, #8]
 8009e10:	f003 0302 	and.w	r3, r3, #2
 8009e14:	2b02      	cmp	r3, #2
 8009e16:	d11b      	bne.n	8009e50 <HAL_SPI_TransmitReceive+0x176>
 8009e18:	68fb      	ldr	r3, [r7, #12]
 8009e1a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009e1c:	b29b      	uxth	r3, r3
 8009e1e:	2b00      	cmp	r3, #0
 8009e20:	d016      	beq.n	8009e50 <HAL_SPI_TransmitReceive+0x176>
 8009e22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009e24:	2b01      	cmp	r3, #1
 8009e26:	d113      	bne.n	8009e50 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009e28:	68fb      	ldr	r3, [r7, #12]
 8009e2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e2c:	881a      	ldrh	r2, [r3, #0]
 8009e2e:	68fb      	ldr	r3, [r7, #12]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009e38:	1c9a      	adds	r2, r3, #2
 8009e3a:	68fb      	ldr	r3, [r7, #12]
 8009e3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009e3e:	68fb      	ldr	r3, [r7, #12]
 8009e40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009e42:	b29b      	uxth	r3, r3
 8009e44:	3b01      	subs	r3, #1
 8009e46:	b29a      	uxth	r2, r3
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009e50:	68fb      	ldr	r3, [r7, #12]
 8009e52:	681b      	ldr	r3, [r3, #0]
 8009e54:	689b      	ldr	r3, [r3, #8]
 8009e56:	f003 0301 	and.w	r3, r3, #1
 8009e5a:	2b01      	cmp	r3, #1
 8009e5c:	d119      	bne.n	8009e92 <HAL_SPI_TransmitReceive+0x1b8>
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e62:	b29b      	uxth	r3, r3
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d014      	beq.n	8009e92 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	68da      	ldr	r2, [r3, #12]
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e72:	b292      	uxth	r2, r2
 8009e74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009e7a:	1c9a      	adds	r2, r3, #2
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009e84:	b29b      	uxth	r3, r3
 8009e86:	3b01      	subs	r3, #1
 8009e88:	b29a      	uxth	r2, r3
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009e8e:	2301      	movs	r3, #1
 8009e90:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009e92:	f7fb fd9d 	bl	80059d0 <HAL_GetTick>
 8009e96:	4602      	mov	r2, r0
 8009e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e9a:	1ad3      	subs	r3, r2, r3
 8009e9c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009e9e:	429a      	cmp	r2, r3
 8009ea0:	d807      	bhi.n	8009eb2 <HAL_SPI_TransmitReceive+0x1d8>
 8009ea2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ea4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009ea8:	d003      	beq.n	8009eb2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8009eaa:	2303      	movs	r3, #3
 8009eac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009eb0:	e0a7      	b.n	800a002 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009eb2:	68fb      	ldr	r3, [r7, #12]
 8009eb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009eb6:	b29b      	uxth	r3, r3
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1a6      	bne.n	8009e0a <HAL_SPI_TransmitReceive+0x130>
 8009ebc:	68fb      	ldr	r3, [r7, #12]
 8009ebe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009ec0:	b29b      	uxth	r3, r3
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d1a1      	bne.n	8009e0a <HAL_SPI_TransmitReceive+0x130>
 8009ec6:	e07c      	b.n	8009fc2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d002      	beq.n	8009ed6 <HAL_SPI_TransmitReceive+0x1fc>
 8009ed0:	8b7b      	ldrh	r3, [r7, #26]
 8009ed2:	2b01      	cmp	r3, #1
 8009ed4:	d16b      	bne.n	8009fae <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	330c      	adds	r3, #12
 8009ee0:	7812      	ldrb	r2, [r2, #0]
 8009ee2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ee8:	1c5a      	adds	r2, r3, #1
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009ef2:	b29b      	uxth	r3, r3
 8009ef4:	3b01      	subs	r3, #1
 8009ef6:	b29a      	uxth	r2, r3
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009efc:	e057      	b.n	8009fae <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	681b      	ldr	r3, [r3, #0]
 8009f02:	689b      	ldr	r3, [r3, #8]
 8009f04:	f003 0302 	and.w	r3, r3, #2
 8009f08:	2b02      	cmp	r3, #2
 8009f0a:	d11c      	bne.n	8009f46 <HAL_SPI_TransmitReceive+0x26c>
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f10:	b29b      	uxth	r3, r3
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d017      	beq.n	8009f46 <HAL_SPI_TransmitReceive+0x26c>
 8009f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009f18:	2b01      	cmp	r3, #1
 8009f1a:	d114      	bne.n	8009f46 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	330c      	adds	r3, #12
 8009f26:	7812      	ldrb	r2, [r2, #0]
 8009f28:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009f2e:	1c5a      	adds	r2, r3, #1
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009f38:	b29b      	uxth	r3, r3
 8009f3a:	3b01      	subs	r3, #1
 8009f3c:	b29a      	uxth	r2, r3
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009f42:	2300      	movs	r3, #0
 8009f44:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	689b      	ldr	r3, [r3, #8]
 8009f4c:	f003 0301 	and.w	r3, r3, #1
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d119      	bne.n	8009f88 <HAL_SPI_TransmitReceive+0x2ae>
 8009f54:	68fb      	ldr	r3, [r7, #12]
 8009f56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f58:	b29b      	uxth	r3, r3
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d014      	beq.n	8009f88 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	68da      	ldr	r2, [r3, #12]
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f68:	b2d2      	uxtb	r2, r2
 8009f6a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009f6c:	68fb      	ldr	r3, [r7, #12]
 8009f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f70:	1c5a      	adds	r2, r3, #1
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009f76:	68fb      	ldr	r3, [r7, #12]
 8009f78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009f7a:	b29b      	uxth	r3, r3
 8009f7c:	3b01      	subs	r3, #1
 8009f7e:	b29a      	uxth	r2, r3
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009f84:	2301      	movs	r3, #1
 8009f86:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009f88:	f7fb fd22 	bl	80059d0 <HAL_GetTick>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f90:	1ad3      	subs	r3, r2, r3
 8009f92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f94:	429a      	cmp	r2, r3
 8009f96:	d803      	bhi.n	8009fa0 <HAL_SPI_TransmitReceive+0x2c6>
 8009f98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f9a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009f9e:	d102      	bne.n	8009fa6 <HAL_SPI_TransmitReceive+0x2cc>
 8009fa0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d103      	bne.n	8009fae <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009fa6:	2303      	movs	r3, #3
 8009fa8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009fac:	e029      	b.n	800a002 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009fb2:	b29b      	uxth	r3, r3
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d1a2      	bne.n	8009efe <HAL_SPI_TransmitReceive+0x224>
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009fbc:	b29b      	uxth	r3, r3
 8009fbe:	2b00      	cmp	r3, #0
 8009fc0:	d19d      	bne.n	8009efe <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009fc4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009fc6:	68f8      	ldr	r0, [r7, #12]
 8009fc8:	f000 f8f8 	bl	800a1bc <SPI_EndRxTxTransaction>
 8009fcc:	4603      	mov	r3, r0
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d006      	beq.n	8009fe0 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009fd2:	2301      	movs	r3, #1
 8009fd4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	2220      	movs	r2, #32
 8009fdc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009fde:	e010      	b.n	800a002 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	689b      	ldr	r3, [r3, #8]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d10b      	bne.n	800a000 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009fe8:	2300      	movs	r3, #0
 8009fea:	617b      	str	r3, [r7, #20]
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	68db      	ldr	r3, [r3, #12]
 8009ff2:	617b      	str	r3, [r7, #20]
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	689b      	ldr	r3, [r3, #8]
 8009ffa:	617b      	str	r3, [r7, #20]
 8009ffc:	697b      	ldr	r3, [r7, #20]
 8009ffe:	e000      	b.n	800a002 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800a000:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	2201      	movs	r2, #1
 800a006:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2200      	movs	r2, #0
 800a00e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800a012:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800a016:	4618      	mov	r0, r3
 800a018:	3730      	adds	r7, #48	; 0x30
 800a01a:	46bd      	mov	sp, r7
 800a01c:	bd80      	pop	{r7, pc}

0800a01e <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a01e:	b580      	push	{r7, lr}
 800a020:	b084      	sub	sp, #16
 800a022:	af00      	add	r7, sp, #0
 800a024:	60f8      	str	r0, [r7, #12]
 800a026:	60b9      	str	r1, [r7, #8]
 800a028:	603b      	str	r3, [r7, #0]
 800a02a:	4613      	mov	r3, r2
 800a02c:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a02e:	e04c      	b.n	800a0ca <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a030:	683b      	ldr	r3, [r7, #0]
 800a032:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a036:	d048      	beq.n	800a0ca <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800a038:	f7fb fcca 	bl	80059d0 <HAL_GetTick>
 800a03c:	4602      	mov	r2, r0
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	1ad3      	subs	r3, r2, r3
 800a042:	683a      	ldr	r2, [r7, #0]
 800a044:	429a      	cmp	r2, r3
 800a046:	d902      	bls.n	800a04e <SPI_WaitFlagStateUntilTimeout+0x30>
 800a048:	683b      	ldr	r3, [r7, #0]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d13d      	bne.n	800a0ca <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	685a      	ldr	r2, [r3, #4]
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	681b      	ldr	r3, [r3, #0]
 800a058:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800a05c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	685b      	ldr	r3, [r3, #4]
 800a062:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a066:	d111      	bne.n	800a08c <SPI_WaitFlagStateUntilTimeout+0x6e>
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	689b      	ldr	r3, [r3, #8]
 800a06c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a070:	d004      	beq.n	800a07c <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	689b      	ldr	r3, [r3, #8]
 800a076:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a07a:	d107      	bne.n	800a08c <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	681a      	ldr	r2, [r3, #0]
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a08a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a090:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a094:	d10f      	bne.n	800a0b6 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	681a      	ldr	r2, [r3, #0]
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681b      	ldr	r3, [r3, #0]
 800a0a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a0a4:	601a      	str	r2, [r3, #0]
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	681a      	ldr	r2, [r3, #0]
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a0b4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	2200      	movs	r2, #0
 800a0c2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800a0c6:	2303      	movs	r3, #3
 800a0c8:	e00f      	b.n	800a0ea <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	689a      	ldr	r2, [r3, #8]
 800a0d0:	68bb      	ldr	r3, [r7, #8]
 800a0d2:	4013      	ands	r3, r2
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	429a      	cmp	r2, r3
 800a0d8:	bf0c      	ite	eq
 800a0da:	2301      	moveq	r3, #1
 800a0dc:	2300      	movne	r3, #0
 800a0de:	b2db      	uxtb	r3, r3
 800a0e0:	461a      	mov	r2, r3
 800a0e2:	79fb      	ldrb	r3, [r7, #7]
 800a0e4:	429a      	cmp	r2, r3
 800a0e6:	d1a3      	bne.n	800a030 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800a0e8:	2300      	movs	r3, #0
}
 800a0ea:	4618      	mov	r0, r3
 800a0ec:	3710      	adds	r7, #16
 800a0ee:	46bd      	mov	sp, r7
 800a0f0:	bd80      	pop	{r7, pc}

0800a0f2 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800a0f2:	b580      	push	{r7, lr}
 800a0f4:	b086      	sub	sp, #24
 800a0f6:	af02      	add	r7, sp, #8
 800a0f8:	60f8      	str	r0, [r7, #12]
 800a0fa:	60b9      	str	r1, [r7, #8]
 800a0fc:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	685b      	ldr	r3, [r3, #4]
 800a102:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a106:	d111      	bne.n	800a12c <SPI_EndRxTransaction+0x3a>
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	689b      	ldr	r3, [r3, #8]
 800a10c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a110:	d004      	beq.n	800a11c <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	689b      	ldr	r3, [r3, #8]
 800a116:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a11a:	d107      	bne.n	800a12c <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	68fb      	ldr	r3, [r7, #12]
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a12a:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a12c:	68fb      	ldr	r3, [r7, #12]
 800a12e:	685b      	ldr	r3, [r3, #4]
 800a130:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a134:	d12a      	bne.n	800a18c <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800a136:	68fb      	ldr	r3, [r7, #12]
 800a138:	689b      	ldr	r3, [r3, #8]
 800a13a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a13e:	d012      	beq.n	800a166 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	9300      	str	r3, [sp, #0]
 800a144:	68bb      	ldr	r3, [r7, #8]
 800a146:	2200      	movs	r2, #0
 800a148:	2180      	movs	r1, #128	; 0x80
 800a14a:	68f8      	ldr	r0, [r7, #12]
 800a14c:	f7ff ff67 	bl	800a01e <SPI_WaitFlagStateUntilTimeout>
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d02d      	beq.n	800a1b2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a15a:	f043 0220 	orr.w	r2, r3, #32
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a162:	2303      	movs	r3, #3
 800a164:	e026      	b.n	800a1b4 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	9300      	str	r3, [sp, #0]
 800a16a:	68bb      	ldr	r3, [r7, #8]
 800a16c:	2200      	movs	r2, #0
 800a16e:	2101      	movs	r1, #1
 800a170:	68f8      	ldr	r0, [r7, #12]
 800a172:	f7ff ff54 	bl	800a01e <SPI_WaitFlagStateUntilTimeout>
 800a176:	4603      	mov	r3, r0
 800a178:	2b00      	cmp	r3, #0
 800a17a:	d01a      	beq.n	800a1b2 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a180:	f043 0220 	orr.w	r2, r3, #32
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800a188:	2303      	movs	r3, #3
 800a18a:	e013      	b.n	800a1b4 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	9300      	str	r3, [sp, #0]
 800a190:	68bb      	ldr	r3, [r7, #8]
 800a192:	2200      	movs	r2, #0
 800a194:	2101      	movs	r1, #1
 800a196:	68f8      	ldr	r0, [r7, #12]
 800a198:	f7ff ff41 	bl	800a01e <SPI_WaitFlagStateUntilTimeout>
 800a19c:	4603      	mov	r3, r0
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d007      	beq.n	800a1b2 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1a2:	68fb      	ldr	r3, [r7, #12]
 800a1a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a1a6:	f043 0220 	orr.w	r2, r3, #32
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a1ae:	2303      	movs	r3, #3
 800a1b0:	e000      	b.n	800a1b4 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800a1b2:	2300      	movs	r3, #0
}
 800a1b4:	4618      	mov	r0, r3
 800a1b6:	3710      	adds	r7, #16
 800a1b8:	46bd      	mov	sp, r7
 800a1ba:	bd80      	pop	{r7, pc}

0800a1bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a1bc:	b580      	push	{r7, lr}
 800a1be:	b088      	sub	sp, #32
 800a1c0:	af02      	add	r7, sp, #8
 800a1c2:	60f8      	str	r0, [r7, #12]
 800a1c4:	60b9      	str	r1, [r7, #8]
 800a1c6:	607a      	str	r2, [r7, #4]
  /* Timeout in Âµs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a1c8:	4b1b      	ldr	r3, [pc, #108]	; (800a238 <SPI_EndRxTxTransaction+0x7c>)
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	4a1b      	ldr	r2, [pc, #108]	; (800a23c <SPI_EndRxTxTransaction+0x80>)
 800a1ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a1d2:	0d5b      	lsrs	r3, r3, #21
 800a1d4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800a1d8:	fb02 f303 	mul.w	r3, r2, r3
 800a1dc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	685b      	ldr	r3, [r3, #4]
 800a1e2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a1e6:	d112      	bne.n	800a20e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a1e8:	687b      	ldr	r3, [r7, #4]
 800a1ea:	9300      	str	r3, [sp, #0]
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	2200      	movs	r2, #0
 800a1f0:	2180      	movs	r1, #128	; 0x80
 800a1f2:	68f8      	ldr	r0, [r7, #12]
 800a1f4:	f7ff ff13 	bl	800a01e <SPI_WaitFlagStateUntilTimeout>
 800a1f8:	4603      	mov	r3, r0
 800a1fa:	2b00      	cmp	r3, #0
 800a1fc:	d016      	beq.n	800a22c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a202:	f043 0220 	orr.w	r2, r3, #32
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800a20a:	2303      	movs	r3, #3
 800a20c:	e00f      	b.n	800a22e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a20e:	697b      	ldr	r3, [r7, #20]
 800a210:	2b00      	cmp	r3, #0
 800a212:	d00a      	beq.n	800a22a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800a214:	697b      	ldr	r3, [r7, #20]
 800a216:	3b01      	subs	r3, #1
 800a218:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	689b      	ldr	r3, [r3, #8]
 800a220:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a224:	2b80      	cmp	r3, #128	; 0x80
 800a226:	d0f2      	beq.n	800a20e <SPI_EndRxTxTransaction+0x52>
 800a228:	e000      	b.n	800a22c <SPI_EndRxTxTransaction+0x70>
        break;
 800a22a:	bf00      	nop
  }

  return HAL_OK;
 800a22c:	2300      	movs	r3, #0
}
 800a22e:	4618      	mov	r0, r3
 800a230:	3718      	adds	r7, #24
 800a232:	46bd      	mov	sp, r7
 800a234:	bd80      	pop	{r7, pc}
 800a236:	bf00      	nop
 800a238:	20000038 	.word	0x20000038
 800a23c:	165e9f81 	.word	0x165e9f81

0800a240 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a240:	b580      	push	{r7, lr}
 800a242:	b082      	sub	sp, #8
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d101      	bne.n	800a252 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a24e:	2301      	movs	r3, #1
 800a250:	e01d      	b.n	800a28e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800a258:	b2db      	uxtb	r3, r3
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d106      	bne.n	800a26c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	2200      	movs	r2, #0
 800a262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a266:	6878      	ldr	r0, [r7, #4]
 800a268:	f000 f815 	bl	800a296 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	2202      	movs	r2, #2
 800a270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	681a      	ldr	r2, [r3, #0]
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	3304      	adds	r3, #4
 800a27c:	4619      	mov	r1, r3
 800a27e:	4610      	mov	r0, r2
 800a280:	f000 f968 	bl	800a554 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	2201      	movs	r2, #1
 800a288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800a28c:	2300      	movs	r3, #0
}
 800a28e:	4618      	mov	r0, r3
 800a290:	3708      	adds	r7, #8
 800a292:	46bd      	mov	sp, r7
 800a294:	bd80      	pop	{r7, pc}

0800a296 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a296:	b480      	push	{r7}
 800a298:	b083      	sub	sp, #12
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a29e:	bf00      	nop
 800a2a0:	370c      	adds	r7, #12
 800a2a2:	46bd      	mov	sp, r7
 800a2a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a8:	4770      	bx	lr

0800a2aa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a2aa:	b480      	push	{r7}
 800a2ac:	b085      	sub	sp, #20
 800a2ae:	af00      	add	r7, sp, #0
 800a2b0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	68da      	ldr	r2, [r3, #12]
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	f042 0201 	orr.w	r2, r2, #1
 800a2c0:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	689b      	ldr	r3, [r3, #8]
 800a2c8:	f003 0307 	and.w	r3, r3, #7
 800a2cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	2b06      	cmp	r3, #6
 800a2d2:	d007      	beq.n	800a2e4 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	681a      	ldr	r2, [r3, #0]
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	681b      	ldr	r3, [r3, #0]
 800a2de:	f042 0201 	orr.w	r2, r2, #1
 800a2e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a2e4:	2300      	movs	r3, #0
}
 800a2e6:	4618      	mov	r0, r3
 800a2e8:	3714      	adds	r7, #20
 800a2ea:	46bd      	mov	sp, r7
 800a2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2f0:	4770      	bx	lr

0800a2f2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a2f2:	b580      	push	{r7, lr}
 800a2f4:	b082      	sub	sp, #8
 800a2f6:	af00      	add	r7, sp, #0
 800a2f8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	691b      	ldr	r3, [r3, #16]
 800a300:	f003 0302 	and.w	r3, r3, #2
 800a304:	2b02      	cmp	r3, #2
 800a306:	d122      	bne.n	800a34e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	68db      	ldr	r3, [r3, #12]
 800a30e:	f003 0302 	and.w	r3, r3, #2
 800a312:	2b02      	cmp	r3, #2
 800a314:	d11b      	bne.n	800a34e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	681b      	ldr	r3, [r3, #0]
 800a31a:	f06f 0202 	mvn.w	r2, #2
 800a31e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2201      	movs	r2, #1
 800a324:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	699b      	ldr	r3, [r3, #24]
 800a32c:	f003 0303 	and.w	r3, r3, #3
 800a330:	2b00      	cmp	r3, #0
 800a332:	d003      	beq.n	800a33c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a334:	6878      	ldr	r0, [r7, #4]
 800a336:	f000 f8ee 	bl	800a516 <HAL_TIM_IC_CaptureCallback>
 800a33a:	e005      	b.n	800a348 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a33c:	6878      	ldr	r0, [r7, #4]
 800a33e:	f000 f8e0 	bl	800a502 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a342:	6878      	ldr	r0, [r7, #4]
 800a344:	f000 f8f1 	bl	800a52a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2200      	movs	r2, #0
 800a34c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	691b      	ldr	r3, [r3, #16]
 800a354:	f003 0304 	and.w	r3, r3, #4
 800a358:	2b04      	cmp	r3, #4
 800a35a:	d122      	bne.n	800a3a2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68db      	ldr	r3, [r3, #12]
 800a362:	f003 0304 	and.w	r3, r3, #4
 800a366:	2b04      	cmp	r3, #4
 800a368:	d11b      	bne.n	800a3a2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f06f 0204 	mvn.w	r2, #4
 800a372:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	2202      	movs	r2, #2
 800a378:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	699b      	ldr	r3, [r3, #24]
 800a380:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a384:	2b00      	cmp	r3, #0
 800a386:	d003      	beq.n	800a390 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a388:	6878      	ldr	r0, [r7, #4]
 800a38a:	f000 f8c4 	bl	800a516 <HAL_TIM_IC_CaptureCallback>
 800a38e:	e005      	b.n	800a39c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a390:	6878      	ldr	r0, [r7, #4]
 800a392:	f000 f8b6 	bl	800a502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a396:	6878      	ldr	r0, [r7, #4]
 800a398:	f000 f8c7 	bl	800a52a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	691b      	ldr	r3, [r3, #16]
 800a3a8:	f003 0308 	and.w	r3, r3, #8
 800a3ac:	2b08      	cmp	r3, #8
 800a3ae:	d122      	bne.n	800a3f6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	68db      	ldr	r3, [r3, #12]
 800a3b6:	f003 0308 	and.w	r3, r3, #8
 800a3ba:	2b08      	cmp	r3, #8
 800a3bc:	d11b      	bne.n	800a3f6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f06f 0208 	mvn.w	r2, #8
 800a3c6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	2204      	movs	r2, #4
 800a3cc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	681b      	ldr	r3, [r3, #0]
 800a3d2:	69db      	ldr	r3, [r3, #28]
 800a3d4:	f003 0303 	and.w	r3, r3, #3
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d003      	beq.n	800a3e4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a3dc:	6878      	ldr	r0, [r7, #4]
 800a3de:	f000 f89a 	bl	800a516 <HAL_TIM_IC_CaptureCallback>
 800a3e2:	e005      	b.n	800a3f0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a3e4:	6878      	ldr	r0, [r7, #4]
 800a3e6:	f000 f88c 	bl	800a502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 f89d 	bl	800a52a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a3f6:	687b      	ldr	r3, [r7, #4]
 800a3f8:	681b      	ldr	r3, [r3, #0]
 800a3fa:	691b      	ldr	r3, [r3, #16]
 800a3fc:	f003 0310 	and.w	r3, r3, #16
 800a400:	2b10      	cmp	r3, #16
 800a402:	d122      	bne.n	800a44a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	68db      	ldr	r3, [r3, #12]
 800a40a:	f003 0310 	and.w	r3, r3, #16
 800a40e:	2b10      	cmp	r3, #16
 800a410:	d11b      	bne.n	800a44a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f06f 0210 	mvn.w	r2, #16
 800a41a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2208      	movs	r2, #8
 800a420:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	69db      	ldr	r3, [r3, #28]
 800a428:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	d003      	beq.n	800a438 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a430:	6878      	ldr	r0, [r7, #4]
 800a432:	f000 f870 	bl	800a516 <HAL_TIM_IC_CaptureCallback>
 800a436:	e005      	b.n	800a444 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a438:	6878      	ldr	r0, [r7, #4]
 800a43a:	f000 f862 	bl	800a502 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f000 f873 	bl	800a52a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	691b      	ldr	r3, [r3, #16]
 800a450:	f003 0301 	and.w	r3, r3, #1
 800a454:	2b01      	cmp	r3, #1
 800a456:	d10e      	bne.n	800a476 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	68db      	ldr	r3, [r3, #12]
 800a45e:	f003 0301 	and.w	r3, r3, #1
 800a462:	2b01      	cmp	r3, #1
 800a464:	d107      	bne.n	800a476 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	f06f 0201 	mvn.w	r2, #1
 800a46e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a470:	6878      	ldr	r0, [r7, #4]
 800a472:	f7fa f949 	bl	8004708 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	681b      	ldr	r3, [r3, #0]
 800a47a:	691b      	ldr	r3, [r3, #16]
 800a47c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a480:	2b80      	cmp	r3, #128	; 0x80
 800a482:	d10e      	bne.n	800a4a2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	68db      	ldr	r3, [r3, #12]
 800a48a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a48e:	2b80      	cmp	r3, #128	; 0x80
 800a490:	d107      	bne.n	800a4a2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a49a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 f903 	bl	800a6a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	691b      	ldr	r3, [r3, #16]
 800a4a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ac:	2b40      	cmp	r3, #64	; 0x40
 800a4ae:	d10e      	bne.n	800a4ce <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	68db      	ldr	r3, [r3, #12]
 800a4b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a4ba:	2b40      	cmp	r3, #64	; 0x40
 800a4bc:	d107      	bne.n	800a4ce <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a4be:	687b      	ldr	r3, [r7, #4]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a4c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 f838 	bl	800a53e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	691b      	ldr	r3, [r3, #16]
 800a4d4:	f003 0320 	and.w	r3, r3, #32
 800a4d8:	2b20      	cmp	r3, #32
 800a4da:	d10e      	bne.n	800a4fa <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	68db      	ldr	r3, [r3, #12]
 800a4e2:	f003 0320 	and.w	r3, r3, #32
 800a4e6:	2b20      	cmp	r3, #32
 800a4e8:	d107      	bne.n	800a4fa <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	f06f 0220 	mvn.w	r2, #32
 800a4f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	f000 f8cd 	bl	800a694 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a4fa:	bf00      	nop
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a502:	b480      	push	{r7}
 800a504:	b083      	sub	sp, #12
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a50a:	bf00      	nop
 800a50c:	370c      	adds	r7, #12
 800a50e:	46bd      	mov	sp, r7
 800a510:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a514:	4770      	bx	lr

0800a516 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a516:	b480      	push	{r7}
 800a518:	b083      	sub	sp, #12
 800a51a:	af00      	add	r7, sp, #0
 800a51c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a51e:	bf00      	nop
 800a520:	370c      	adds	r7, #12
 800a522:	46bd      	mov	sp, r7
 800a524:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a528:	4770      	bx	lr

0800a52a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a52a:	b480      	push	{r7}
 800a52c:	b083      	sub	sp, #12
 800a52e:	af00      	add	r7, sp, #0
 800a530:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a532:	bf00      	nop
 800a534:	370c      	adds	r7, #12
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr

0800a53e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a53e:	b480      	push	{r7}
 800a540:	b083      	sub	sp, #12
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a546:	bf00      	nop
 800a548:	370c      	adds	r7, #12
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr
	...

0800a554 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a554:	b480      	push	{r7}
 800a556:	b085      	sub	sp, #20
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
 800a55c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	4a40      	ldr	r2, [pc, #256]	; (800a668 <TIM_Base_SetConfig+0x114>)
 800a568:	4293      	cmp	r3, r2
 800a56a:	d013      	beq.n	800a594 <TIM_Base_SetConfig+0x40>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a572:	d00f      	beq.n	800a594 <TIM_Base_SetConfig+0x40>
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	4a3d      	ldr	r2, [pc, #244]	; (800a66c <TIM_Base_SetConfig+0x118>)
 800a578:	4293      	cmp	r3, r2
 800a57a:	d00b      	beq.n	800a594 <TIM_Base_SetConfig+0x40>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	4a3c      	ldr	r2, [pc, #240]	; (800a670 <TIM_Base_SetConfig+0x11c>)
 800a580:	4293      	cmp	r3, r2
 800a582:	d007      	beq.n	800a594 <TIM_Base_SetConfig+0x40>
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	4a3b      	ldr	r2, [pc, #236]	; (800a674 <TIM_Base_SetConfig+0x120>)
 800a588:	4293      	cmp	r3, r2
 800a58a:	d003      	beq.n	800a594 <TIM_Base_SetConfig+0x40>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	4a3a      	ldr	r2, [pc, #232]	; (800a678 <TIM_Base_SetConfig+0x124>)
 800a590:	4293      	cmp	r3, r2
 800a592:	d108      	bne.n	800a5a6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a59a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a59c:	683b      	ldr	r3, [r7, #0]
 800a59e:	685b      	ldr	r3, [r3, #4]
 800a5a0:	68fa      	ldr	r2, [r7, #12]
 800a5a2:	4313      	orrs	r3, r2
 800a5a4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	4a2f      	ldr	r2, [pc, #188]	; (800a668 <TIM_Base_SetConfig+0x114>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	d02b      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5b4:	d027      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	4a2c      	ldr	r2, [pc, #176]	; (800a66c <TIM_Base_SetConfig+0x118>)
 800a5ba:	4293      	cmp	r3, r2
 800a5bc:	d023      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5be:	687b      	ldr	r3, [r7, #4]
 800a5c0:	4a2b      	ldr	r2, [pc, #172]	; (800a670 <TIM_Base_SetConfig+0x11c>)
 800a5c2:	4293      	cmp	r3, r2
 800a5c4:	d01f      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5c6:	687b      	ldr	r3, [r7, #4]
 800a5c8:	4a2a      	ldr	r2, [pc, #168]	; (800a674 <TIM_Base_SetConfig+0x120>)
 800a5ca:	4293      	cmp	r3, r2
 800a5cc:	d01b      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	4a29      	ldr	r2, [pc, #164]	; (800a678 <TIM_Base_SetConfig+0x124>)
 800a5d2:	4293      	cmp	r3, r2
 800a5d4:	d017      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	4a28      	ldr	r2, [pc, #160]	; (800a67c <TIM_Base_SetConfig+0x128>)
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d013      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	4a27      	ldr	r2, [pc, #156]	; (800a680 <TIM_Base_SetConfig+0x12c>)
 800a5e2:	4293      	cmp	r3, r2
 800a5e4:	d00f      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	4a26      	ldr	r2, [pc, #152]	; (800a684 <TIM_Base_SetConfig+0x130>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d00b      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	4a25      	ldr	r2, [pc, #148]	; (800a688 <TIM_Base_SetConfig+0x134>)
 800a5f2:	4293      	cmp	r3, r2
 800a5f4:	d007      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	4a24      	ldr	r2, [pc, #144]	; (800a68c <TIM_Base_SetConfig+0x138>)
 800a5fa:	4293      	cmp	r3, r2
 800a5fc:	d003      	beq.n	800a606 <TIM_Base_SetConfig+0xb2>
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	4a23      	ldr	r2, [pc, #140]	; (800a690 <TIM_Base_SetConfig+0x13c>)
 800a602:	4293      	cmp	r3, r2
 800a604:	d108      	bne.n	800a618 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a60c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a60e:	683b      	ldr	r3, [r7, #0]
 800a610:	68db      	ldr	r3, [r3, #12]
 800a612:	68fa      	ldr	r2, [r7, #12]
 800a614:	4313      	orrs	r3, r2
 800a616:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a61e:	683b      	ldr	r3, [r7, #0]
 800a620:	695b      	ldr	r3, [r3, #20]
 800a622:	4313      	orrs	r3, r2
 800a624:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	68fa      	ldr	r2, [r7, #12]
 800a62a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	689a      	ldr	r2, [r3, #8]
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a634:	683b      	ldr	r3, [r7, #0]
 800a636:	681a      	ldr	r2, [r3, #0]
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a63c:	687b      	ldr	r3, [r7, #4]
 800a63e:	4a0a      	ldr	r2, [pc, #40]	; (800a668 <TIM_Base_SetConfig+0x114>)
 800a640:	4293      	cmp	r3, r2
 800a642:	d003      	beq.n	800a64c <TIM_Base_SetConfig+0xf8>
 800a644:	687b      	ldr	r3, [r7, #4]
 800a646:	4a0c      	ldr	r2, [pc, #48]	; (800a678 <TIM_Base_SetConfig+0x124>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d103      	bne.n	800a654 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a64c:	683b      	ldr	r3, [r7, #0]
 800a64e:	691a      	ldr	r2, [r3, #16]
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	2201      	movs	r2, #1
 800a658:	615a      	str	r2, [r3, #20]
}
 800a65a:	bf00      	nop
 800a65c:	3714      	adds	r7, #20
 800a65e:	46bd      	mov	sp, r7
 800a660:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a664:	4770      	bx	lr
 800a666:	bf00      	nop
 800a668:	40010000 	.word	0x40010000
 800a66c:	40000400 	.word	0x40000400
 800a670:	40000800 	.word	0x40000800
 800a674:	40000c00 	.word	0x40000c00
 800a678:	40010400 	.word	0x40010400
 800a67c:	40014000 	.word	0x40014000
 800a680:	40014400 	.word	0x40014400
 800a684:	40014800 	.word	0x40014800
 800a688:	40001800 	.word	0x40001800
 800a68c:	40001c00 	.word	0x40001c00
 800a690:	40002000 	.word	0x40002000

0800a694 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a694:	b480      	push	{r7}
 800a696:	b083      	sub	sp, #12
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a69c:	bf00      	nop
 800a69e:	370c      	adds	r7, #12
 800a6a0:	46bd      	mov	sp, r7
 800a6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a6:	4770      	bx	lr

0800a6a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a6a8:	b480      	push	{r7}
 800a6aa:	b083      	sub	sp, #12
 800a6ac:	af00      	add	r7, sp, #0
 800a6ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a6b0:	bf00      	nop
 800a6b2:	370c      	adds	r7, #12
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b082      	sub	sp, #8
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d101      	bne.n	800a6ce <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a6ca:	2301      	movs	r3, #1
 800a6cc:	e03f      	b.n	800a74e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a6d4:	b2db      	uxtb	r3, r3
 800a6d6:	2b00      	cmp	r3, #0
 800a6d8:	d106      	bne.n	800a6e8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	2200      	movs	r2, #0
 800a6de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f7fa fd4a 	bl	800517c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2224      	movs	r2, #36	; 0x24
 800a6ec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	68da      	ldr	r2, [r3, #12]
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	681b      	ldr	r3, [r3, #0]
 800a6fa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a6fe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a700:	6878      	ldr	r0, [r7, #4]
 800a702:	f000 f90b 	bl	800a91c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	691a      	ldr	r2, [r3, #16]
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a714:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	695a      	ldr	r2, [r3, #20]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a724:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68da      	ldr	r2, [r3, #12]
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a734:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2200      	movs	r2, #0
 800a73a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2220      	movs	r2, #32
 800a740:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	2220      	movs	r2, #32
 800a748:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a74c:	2300      	movs	r3, #0
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3708      	adds	r7, #8
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}

0800a756 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a756:	b580      	push	{r7, lr}
 800a758:	b088      	sub	sp, #32
 800a75a:	af02      	add	r7, sp, #8
 800a75c:	60f8      	str	r0, [r7, #12]
 800a75e:	60b9      	str	r1, [r7, #8]
 800a760:	603b      	str	r3, [r7, #0]
 800a762:	4613      	mov	r3, r2
 800a764:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800a766:	2300      	movs	r3, #0
 800a768:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a770:	b2db      	uxtb	r3, r3
 800a772:	2b20      	cmp	r3, #32
 800a774:	f040 8083 	bne.w	800a87e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800a778:	68bb      	ldr	r3, [r7, #8]
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d002      	beq.n	800a784 <HAL_UART_Transmit+0x2e>
 800a77e:	88fb      	ldrh	r3, [r7, #6]
 800a780:	2b00      	cmp	r3, #0
 800a782:	d101      	bne.n	800a788 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a784:	2301      	movs	r3, #1
 800a786:	e07b      	b.n	800a880 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d101      	bne.n	800a796 <HAL_UART_Transmit+0x40>
 800a792:	2302      	movs	r3, #2
 800a794:	e074      	b.n	800a880 <HAL_UART_Transmit+0x12a>
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2201      	movs	r2, #1
 800a79a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a79e:	68fb      	ldr	r3, [r7, #12]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	2221      	movs	r2, #33	; 0x21
 800a7a8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a7ac:	f7fb f910 	bl	80059d0 <HAL_GetTick>
 800a7b0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	88fa      	ldrh	r2, [r7, #6]
 800a7b6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
 800a7ba:	88fa      	ldrh	r2, [r7, #6]
 800a7bc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a7c6:	e042      	b.n	800a84e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a7cc:	b29b      	uxth	r3, r3
 800a7ce:	3b01      	subs	r3, #1
 800a7d0:	b29a      	uxth	r2, r3
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	689b      	ldr	r3, [r3, #8]
 800a7da:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a7de:	d122      	bne.n	800a826 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	9300      	str	r3, [sp, #0]
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	2200      	movs	r2, #0
 800a7e8:	2180      	movs	r1, #128	; 0x80
 800a7ea:	68f8      	ldr	r0, [r7, #12]
 800a7ec:	f000 f84c 	bl	800a888 <UART_WaitOnFlagUntilTimeout>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d001      	beq.n	800a7fa <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800a7f6:	2303      	movs	r3, #3
 800a7f8:	e042      	b.n	800a880 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	881b      	ldrh	r3, [r3, #0]
 800a802:	461a      	mov	r2, r3
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	681b      	ldr	r3, [r3, #0]
 800a808:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a80c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a80e:	68fb      	ldr	r3, [r7, #12]
 800a810:	691b      	ldr	r3, [r3, #16]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d103      	bne.n	800a81e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a816:	68bb      	ldr	r3, [r7, #8]
 800a818:	3302      	adds	r3, #2
 800a81a:	60bb      	str	r3, [r7, #8]
 800a81c:	e017      	b.n	800a84e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	3301      	adds	r3, #1
 800a822:	60bb      	str	r3, [r7, #8]
 800a824:	e013      	b.n	800a84e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a826:	683b      	ldr	r3, [r7, #0]
 800a828:	9300      	str	r3, [sp, #0]
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	2200      	movs	r2, #0
 800a82e:	2180      	movs	r1, #128	; 0x80
 800a830:	68f8      	ldr	r0, [r7, #12]
 800a832:	f000 f829 	bl	800a888 <UART_WaitOnFlagUntilTimeout>
 800a836:	4603      	mov	r3, r0
 800a838:	2b00      	cmp	r3, #0
 800a83a:	d001      	beq.n	800a840 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a83c:	2303      	movs	r3, #3
 800a83e:	e01f      	b.n	800a880 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a840:	68bb      	ldr	r3, [r7, #8]
 800a842:	1c5a      	adds	r2, r3, #1
 800a844:	60ba      	str	r2, [r7, #8]
 800a846:	781a      	ldrb	r2, [r3, #0]
 800a848:	68fb      	ldr	r3, [r7, #12]
 800a84a:	681b      	ldr	r3, [r3, #0]
 800a84c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a852:	b29b      	uxth	r3, r3
 800a854:	2b00      	cmp	r3, #0
 800a856:	d1b7      	bne.n	800a7c8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a858:	683b      	ldr	r3, [r7, #0]
 800a85a:	9300      	str	r3, [sp, #0]
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	2200      	movs	r2, #0
 800a860:	2140      	movs	r1, #64	; 0x40
 800a862:	68f8      	ldr	r0, [r7, #12]
 800a864:	f000 f810 	bl	800a888 <UART_WaitOnFlagUntilTimeout>
 800a868:	4603      	mov	r3, r0
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	d001      	beq.n	800a872 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a86e:	2303      	movs	r3, #3
 800a870:	e006      	b.n	800a880 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	2220      	movs	r2, #32
 800a876:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a87a:	2300      	movs	r3, #0
 800a87c:	e000      	b.n	800a880 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a87e:	2302      	movs	r3, #2
  }
}
 800a880:	4618      	mov	r0, r3
 800a882:	3718      	adds	r7, #24
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}

0800a888 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b084      	sub	sp, #16
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	60f8      	str	r0, [r7, #12]
 800a890:	60b9      	str	r1, [r7, #8]
 800a892:	603b      	str	r3, [r7, #0]
 800a894:	4613      	mov	r3, r2
 800a896:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a898:	e02c      	b.n	800a8f4 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a89a:	69bb      	ldr	r3, [r7, #24]
 800a89c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a8a0:	d028      	beq.n	800a8f4 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a8a2:	69bb      	ldr	r3, [r7, #24]
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d007      	beq.n	800a8b8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a8a8:	f7fb f892 	bl	80059d0 <HAL_GetTick>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	1ad3      	subs	r3, r2, r3
 800a8b2:	69ba      	ldr	r2, [r7, #24]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d21d      	bcs.n	800a8f4 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a8b8:	68fb      	ldr	r3, [r7, #12]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	68da      	ldr	r2, [r3, #12]
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a8c6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	681b      	ldr	r3, [r3, #0]
 800a8cc:	695a      	ldr	r2, [r3, #20]
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	681b      	ldr	r3, [r3, #0]
 800a8d2:	f022 0201 	bic.w	r2, r2, #1
 800a8d6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	2220      	movs	r2, #32
 800a8dc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	2220      	movs	r2, #32
 800a8e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a8e8:	68fb      	ldr	r3, [r7, #12]
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a8f0:	2303      	movs	r3, #3
 800a8f2:	e00f      	b.n	800a914 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	681a      	ldr	r2, [r3, #0]
 800a8fa:	68bb      	ldr	r3, [r7, #8]
 800a8fc:	4013      	ands	r3, r2
 800a8fe:	68ba      	ldr	r2, [r7, #8]
 800a900:	429a      	cmp	r2, r3
 800a902:	bf0c      	ite	eq
 800a904:	2301      	moveq	r3, #1
 800a906:	2300      	movne	r3, #0
 800a908:	b2db      	uxtb	r3, r3
 800a90a:	461a      	mov	r2, r3
 800a90c:	79fb      	ldrb	r3, [r7, #7]
 800a90e:	429a      	cmp	r2, r3
 800a910:	d0c3      	beq.n	800a89a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a912:	2300      	movs	r3, #0
}
 800a914:	4618      	mov	r0, r3
 800a916:	3710      	adds	r7, #16
 800a918:	46bd      	mov	sp, r7
 800a91a:	bd80      	pop	{r7, pc}

0800a91c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a91c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a920:	b085      	sub	sp, #20
 800a922:	af00      	add	r7, sp, #0
 800a924:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	681b      	ldr	r3, [r3, #0]
 800a92a:	691b      	ldr	r3, [r3, #16]
 800a92c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	68da      	ldr	r2, [r3, #12]
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	430a      	orrs	r2, r1
 800a93a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	689a      	ldr	r2, [r3, #8]
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	691b      	ldr	r3, [r3, #16]
 800a944:	431a      	orrs	r2, r3
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	695b      	ldr	r3, [r3, #20]
 800a94a:	431a      	orrs	r2, r3
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	69db      	ldr	r3, [r3, #28]
 800a950:	4313      	orrs	r3, r2
 800a952:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	68db      	ldr	r3, [r3, #12]
 800a95a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a95e:	f023 030c 	bic.w	r3, r3, #12
 800a962:	687a      	ldr	r2, [r7, #4]
 800a964:	6812      	ldr	r2, [r2, #0]
 800a966:	68f9      	ldr	r1, [r7, #12]
 800a968:	430b      	orrs	r3, r1
 800a96a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	695b      	ldr	r3, [r3, #20]
 800a972:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	699a      	ldr	r2, [r3, #24]
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	430a      	orrs	r2, r1
 800a980:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	69db      	ldr	r3, [r3, #28]
 800a986:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a98a:	f040 818b 	bne.w	800aca4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	681b      	ldr	r3, [r3, #0]
 800a992:	4ac1      	ldr	r2, [pc, #772]	; (800ac98 <UART_SetConfig+0x37c>)
 800a994:	4293      	cmp	r3, r2
 800a996:	d005      	beq.n	800a9a4 <UART_SetConfig+0x88>
 800a998:	687b      	ldr	r3, [r7, #4]
 800a99a:	681b      	ldr	r3, [r3, #0]
 800a99c:	4abf      	ldr	r2, [pc, #764]	; (800ac9c <UART_SetConfig+0x380>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	f040 80bd 	bne.w	800ab1e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a9a4:	f7fe fd20 	bl	80093e8 <HAL_RCC_GetPCLK2Freq>
 800a9a8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	461d      	mov	r5, r3
 800a9ae:	f04f 0600 	mov.w	r6, #0
 800a9b2:	46a8      	mov	r8, r5
 800a9b4:	46b1      	mov	r9, r6
 800a9b6:	eb18 0308 	adds.w	r3, r8, r8
 800a9ba:	eb49 0409 	adc.w	r4, r9, r9
 800a9be:	4698      	mov	r8, r3
 800a9c0:	46a1      	mov	r9, r4
 800a9c2:	eb18 0805 	adds.w	r8, r8, r5
 800a9c6:	eb49 0906 	adc.w	r9, r9, r6
 800a9ca:	f04f 0100 	mov.w	r1, #0
 800a9ce:	f04f 0200 	mov.w	r2, #0
 800a9d2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a9d6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a9da:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a9de:	4688      	mov	r8, r1
 800a9e0:	4691      	mov	r9, r2
 800a9e2:	eb18 0005 	adds.w	r0, r8, r5
 800a9e6:	eb49 0106 	adc.w	r1, r9, r6
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	685b      	ldr	r3, [r3, #4]
 800a9ee:	461d      	mov	r5, r3
 800a9f0:	f04f 0600 	mov.w	r6, #0
 800a9f4:	196b      	adds	r3, r5, r5
 800a9f6:	eb46 0406 	adc.w	r4, r6, r6
 800a9fa:	461a      	mov	r2, r3
 800a9fc:	4623      	mov	r3, r4
 800a9fe:	f7f5 fc37 	bl	8000270 <__aeabi_uldivmod>
 800aa02:	4603      	mov	r3, r0
 800aa04:	460c      	mov	r4, r1
 800aa06:	461a      	mov	r2, r3
 800aa08:	4ba5      	ldr	r3, [pc, #660]	; (800aca0 <UART_SetConfig+0x384>)
 800aa0a:	fba3 2302 	umull	r2, r3, r3, r2
 800aa0e:	095b      	lsrs	r3, r3, #5
 800aa10:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800aa14:	68bb      	ldr	r3, [r7, #8]
 800aa16:	461d      	mov	r5, r3
 800aa18:	f04f 0600 	mov.w	r6, #0
 800aa1c:	46a9      	mov	r9, r5
 800aa1e:	46b2      	mov	sl, r6
 800aa20:	eb19 0309 	adds.w	r3, r9, r9
 800aa24:	eb4a 040a 	adc.w	r4, sl, sl
 800aa28:	4699      	mov	r9, r3
 800aa2a:	46a2      	mov	sl, r4
 800aa2c:	eb19 0905 	adds.w	r9, r9, r5
 800aa30:	eb4a 0a06 	adc.w	sl, sl, r6
 800aa34:	f04f 0100 	mov.w	r1, #0
 800aa38:	f04f 0200 	mov.w	r2, #0
 800aa3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa40:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa44:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa48:	4689      	mov	r9, r1
 800aa4a:	4692      	mov	sl, r2
 800aa4c:	eb19 0005 	adds.w	r0, r9, r5
 800aa50:	eb4a 0106 	adc.w	r1, sl, r6
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	685b      	ldr	r3, [r3, #4]
 800aa58:	461d      	mov	r5, r3
 800aa5a:	f04f 0600 	mov.w	r6, #0
 800aa5e:	196b      	adds	r3, r5, r5
 800aa60:	eb46 0406 	adc.w	r4, r6, r6
 800aa64:	461a      	mov	r2, r3
 800aa66:	4623      	mov	r3, r4
 800aa68:	f7f5 fc02 	bl	8000270 <__aeabi_uldivmod>
 800aa6c:	4603      	mov	r3, r0
 800aa6e:	460c      	mov	r4, r1
 800aa70:	461a      	mov	r2, r3
 800aa72:	4b8b      	ldr	r3, [pc, #556]	; (800aca0 <UART_SetConfig+0x384>)
 800aa74:	fba3 1302 	umull	r1, r3, r3, r2
 800aa78:	095b      	lsrs	r3, r3, #5
 800aa7a:	2164      	movs	r1, #100	; 0x64
 800aa7c:	fb01 f303 	mul.w	r3, r1, r3
 800aa80:	1ad3      	subs	r3, r2, r3
 800aa82:	00db      	lsls	r3, r3, #3
 800aa84:	3332      	adds	r3, #50	; 0x32
 800aa86:	4a86      	ldr	r2, [pc, #536]	; (800aca0 <UART_SetConfig+0x384>)
 800aa88:	fba2 2303 	umull	r2, r3, r2, r3
 800aa8c:	095b      	lsrs	r3, r3, #5
 800aa8e:	005b      	lsls	r3, r3, #1
 800aa90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aa94:	4498      	add	r8, r3
 800aa96:	68bb      	ldr	r3, [r7, #8]
 800aa98:	461d      	mov	r5, r3
 800aa9a:	f04f 0600 	mov.w	r6, #0
 800aa9e:	46a9      	mov	r9, r5
 800aaa0:	46b2      	mov	sl, r6
 800aaa2:	eb19 0309 	adds.w	r3, r9, r9
 800aaa6:	eb4a 040a 	adc.w	r4, sl, sl
 800aaaa:	4699      	mov	r9, r3
 800aaac:	46a2      	mov	sl, r4
 800aaae:	eb19 0905 	adds.w	r9, r9, r5
 800aab2:	eb4a 0a06 	adc.w	sl, sl, r6
 800aab6:	f04f 0100 	mov.w	r1, #0
 800aaba:	f04f 0200 	mov.w	r2, #0
 800aabe:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aac2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aac6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aaca:	4689      	mov	r9, r1
 800aacc:	4692      	mov	sl, r2
 800aace:	eb19 0005 	adds.w	r0, r9, r5
 800aad2:	eb4a 0106 	adc.w	r1, sl, r6
 800aad6:	687b      	ldr	r3, [r7, #4]
 800aad8:	685b      	ldr	r3, [r3, #4]
 800aada:	461d      	mov	r5, r3
 800aadc:	f04f 0600 	mov.w	r6, #0
 800aae0:	196b      	adds	r3, r5, r5
 800aae2:	eb46 0406 	adc.w	r4, r6, r6
 800aae6:	461a      	mov	r2, r3
 800aae8:	4623      	mov	r3, r4
 800aaea:	f7f5 fbc1 	bl	8000270 <__aeabi_uldivmod>
 800aaee:	4603      	mov	r3, r0
 800aaf0:	460c      	mov	r4, r1
 800aaf2:	461a      	mov	r2, r3
 800aaf4:	4b6a      	ldr	r3, [pc, #424]	; (800aca0 <UART_SetConfig+0x384>)
 800aaf6:	fba3 1302 	umull	r1, r3, r3, r2
 800aafa:	095b      	lsrs	r3, r3, #5
 800aafc:	2164      	movs	r1, #100	; 0x64
 800aafe:	fb01 f303 	mul.w	r3, r1, r3
 800ab02:	1ad3      	subs	r3, r2, r3
 800ab04:	00db      	lsls	r3, r3, #3
 800ab06:	3332      	adds	r3, #50	; 0x32
 800ab08:	4a65      	ldr	r2, [pc, #404]	; (800aca0 <UART_SetConfig+0x384>)
 800ab0a:	fba2 2303 	umull	r2, r3, r2, r3
 800ab0e:	095b      	lsrs	r3, r3, #5
 800ab10:	f003 0207 	and.w	r2, r3, #7
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	681b      	ldr	r3, [r3, #0]
 800ab18:	4442      	add	r2, r8
 800ab1a:	609a      	str	r2, [r3, #8]
 800ab1c:	e26f      	b.n	800affe <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800ab1e:	f7fe fc4f 	bl	80093c0 <HAL_RCC_GetPCLK1Freq>
 800ab22:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800ab24:	68bb      	ldr	r3, [r7, #8]
 800ab26:	461d      	mov	r5, r3
 800ab28:	f04f 0600 	mov.w	r6, #0
 800ab2c:	46a8      	mov	r8, r5
 800ab2e:	46b1      	mov	r9, r6
 800ab30:	eb18 0308 	adds.w	r3, r8, r8
 800ab34:	eb49 0409 	adc.w	r4, r9, r9
 800ab38:	4698      	mov	r8, r3
 800ab3a:	46a1      	mov	r9, r4
 800ab3c:	eb18 0805 	adds.w	r8, r8, r5
 800ab40:	eb49 0906 	adc.w	r9, r9, r6
 800ab44:	f04f 0100 	mov.w	r1, #0
 800ab48:	f04f 0200 	mov.w	r2, #0
 800ab4c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ab50:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ab54:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ab58:	4688      	mov	r8, r1
 800ab5a:	4691      	mov	r9, r2
 800ab5c:	eb18 0005 	adds.w	r0, r8, r5
 800ab60:	eb49 0106 	adc.w	r1, r9, r6
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	461d      	mov	r5, r3
 800ab6a:	f04f 0600 	mov.w	r6, #0
 800ab6e:	196b      	adds	r3, r5, r5
 800ab70:	eb46 0406 	adc.w	r4, r6, r6
 800ab74:	461a      	mov	r2, r3
 800ab76:	4623      	mov	r3, r4
 800ab78:	f7f5 fb7a 	bl	8000270 <__aeabi_uldivmod>
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	460c      	mov	r4, r1
 800ab80:	461a      	mov	r2, r3
 800ab82:	4b47      	ldr	r3, [pc, #284]	; (800aca0 <UART_SetConfig+0x384>)
 800ab84:	fba3 2302 	umull	r2, r3, r3, r2
 800ab88:	095b      	lsrs	r3, r3, #5
 800ab8a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	461d      	mov	r5, r3
 800ab92:	f04f 0600 	mov.w	r6, #0
 800ab96:	46a9      	mov	r9, r5
 800ab98:	46b2      	mov	sl, r6
 800ab9a:	eb19 0309 	adds.w	r3, r9, r9
 800ab9e:	eb4a 040a 	adc.w	r4, sl, sl
 800aba2:	4699      	mov	r9, r3
 800aba4:	46a2      	mov	sl, r4
 800aba6:	eb19 0905 	adds.w	r9, r9, r5
 800abaa:	eb4a 0a06 	adc.w	sl, sl, r6
 800abae:	f04f 0100 	mov.w	r1, #0
 800abb2:	f04f 0200 	mov.w	r2, #0
 800abb6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800abba:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800abbe:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800abc2:	4689      	mov	r9, r1
 800abc4:	4692      	mov	sl, r2
 800abc6:	eb19 0005 	adds.w	r0, r9, r5
 800abca:	eb4a 0106 	adc.w	r1, sl, r6
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	461d      	mov	r5, r3
 800abd4:	f04f 0600 	mov.w	r6, #0
 800abd8:	196b      	adds	r3, r5, r5
 800abda:	eb46 0406 	adc.w	r4, r6, r6
 800abde:	461a      	mov	r2, r3
 800abe0:	4623      	mov	r3, r4
 800abe2:	f7f5 fb45 	bl	8000270 <__aeabi_uldivmod>
 800abe6:	4603      	mov	r3, r0
 800abe8:	460c      	mov	r4, r1
 800abea:	461a      	mov	r2, r3
 800abec:	4b2c      	ldr	r3, [pc, #176]	; (800aca0 <UART_SetConfig+0x384>)
 800abee:	fba3 1302 	umull	r1, r3, r3, r2
 800abf2:	095b      	lsrs	r3, r3, #5
 800abf4:	2164      	movs	r1, #100	; 0x64
 800abf6:	fb01 f303 	mul.w	r3, r1, r3
 800abfa:	1ad3      	subs	r3, r2, r3
 800abfc:	00db      	lsls	r3, r3, #3
 800abfe:	3332      	adds	r3, #50	; 0x32
 800ac00:	4a27      	ldr	r2, [pc, #156]	; (800aca0 <UART_SetConfig+0x384>)
 800ac02:	fba2 2303 	umull	r2, r3, r2, r3
 800ac06:	095b      	lsrs	r3, r3, #5
 800ac08:	005b      	lsls	r3, r3, #1
 800ac0a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ac0e:	4498      	add	r8, r3
 800ac10:	68bb      	ldr	r3, [r7, #8]
 800ac12:	461d      	mov	r5, r3
 800ac14:	f04f 0600 	mov.w	r6, #0
 800ac18:	46a9      	mov	r9, r5
 800ac1a:	46b2      	mov	sl, r6
 800ac1c:	eb19 0309 	adds.w	r3, r9, r9
 800ac20:	eb4a 040a 	adc.w	r4, sl, sl
 800ac24:	4699      	mov	r9, r3
 800ac26:	46a2      	mov	sl, r4
 800ac28:	eb19 0905 	adds.w	r9, r9, r5
 800ac2c:	eb4a 0a06 	adc.w	sl, sl, r6
 800ac30:	f04f 0100 	mov.w	r1, #0
 800ac34:	f04f 0200 	mov.w	r2, #0
 800ac38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac3c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac40:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac44:	4689      	mov	r9, r1
 800ac46:	4692      	mov	sl, r2
 800ac48:	eb19 0005 	adds.w	r0, r9, r5
 800ac4c:	eb4a 0106 	adc.w	r1, sl, r6
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	685b      	ldr	r3, [r3, #4]
 800ac54:	461d      	mov	r5, r3
 800ac56:	f04f 0600 	mov.w	r6, #0
 800ac5a:	196b      	adds	r3, r5, r5
 800ac5c:	eb46 0406 	adc.w	r4, r6, r6
 800ac60:	461a      	mov	r2, r3
 800ac62:	4623      	mov	r3, r4
 800ac64:	f7f5 fb04 	bl	8000270 <__aeabi_uldivmod>
 800ac68:	4603      	mov	r3, r0
 800ac6a:	460c      	mov	r4, r1
 800ac6c:	461a      	mov	r2, r3
 800ac6e:	4b0c      	ldr	r3, [pc, #48]	; (800aca0 <UART_SetConfig+0x384>)
 800ac70:	fba3 1302 	umull	r1, r3, r3, r2
 800ac74:	095b      	lsrs	r3, r3, #5
 800ac76:	2164      	movs	r1, #100	; 0x64
 800ac78:	fb01 f303 	mul.w	r3, r1, r3
 800ac7c:	1ad3      	subs	r3, r2, r3
 800ac7e:	00db      	lsls	r3, r3, #3
 800ac80:	3332      	adds	r3, #50	; 0x32
 800ac82:	4a07      	ldr	r2, [pc, #28]	; (800aca0 <UART_SetConfig+0x384>)
 800ac84:	fba2 2303 	umull	r2, r3, r2, r3
 800ac88:	095b      	lsrs	r3, r3, #5
 800ac8a:	f003 0207 	and.w	r2, r3, #7
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4442      	add	r2, r8
 800ac94:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800ac96:	e1b2      	b.n	800affe <UART_SetConfig+0x6e2>
 800ac98:	40011000 	.word	0x40011000
 800ac9c:	40011400 	.word	0x40011400
 800aca0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	681b      	ldr	r3, [r3, #0]
 800aca8:	4ad7      	ldr	r2, [pc, #860]	; (800b008 <UART_SetConfig+0x6ec>)
 800acaa:	4293      	cmp	r3, r2
 800acac:	d005      	beq.n	800acba <UART_SetConfig+0x39e>
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	681b      	ldr	r3, [r3, #0]
 800acb2:	4ad6      	ldr	r2, [pc, #856]	; (800b00c <UART_SetConfig+0x6f0>)
 800acb4:	4293      	cmp	r3, r2
 800acb6:	f040 80d1 	bne.w	800ae5c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800acba:	f7fe fb95 	bl	80093e8 <HAL_RCC_GetPCLK2Freq>
 800acbe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800acc0:	68bb      	ldr	r3, [r7, #8]
 800acc2:	469a      	mov	sl, r3
 800acc4:	f04f 0b00 	mov.w	fp, #0
 800acc8:	46d0      	mov	r8, sl
 800acca:	46d9      	mov	r9, fp
 800accc:	eb18 0308 	adds.w	r3, r8, r8
 800acd0:	eb49 0409 	adc.w	r4, r9, r9
 800acd4:	4698      	mov	r8, r3
 800acd6:	46a1      	mov	r9, r4
 800acd8:	eb18 080a 	adds.w	r8, r8, sl
 800acdc:	eb49 090b 	adc.w	r9, r9, fp
 800ace0:	f04f 0100 	mov.w	r1, #0
 800ace4:	f04f 0200 	mov.w	r2, #0
 800ace8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800acec:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800acf0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800acf4:	4688      	mov	r8, r1
 800acf6:	4691      	mov	r9, r2
 800acf8:	eb1a 0508 	adds.w	r5, sl, r8
 800acfc:	eb4b 0609 	adc.w	r6, fp, r9
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	685b      	ldr	r3, [r3, #4]
 800ad04:	4619      	mov	r1, r3
 800ad06:	f04f 0200 	mov.w	r2, #0
 800ad0a:	f04f 0300 	mov.w	r3, #0
 800ad0e:	f04f 0400 	mov.w	r4, #0
 800ad12:	0094      	lsls	r4, r2, #2
 800ad14:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ad18:	008b      	lsls	r3, r1, #2
 800ad1a:	461a      	mov	r2, r3
 800ad1c:	4623      	mov	r3, r4
 800ad1e:	4628      	mov	r0, r5
 800ad20:	4631      	mov	r1, r6
 800ad22:	f7f5 faa5 	bl	8000270 <__aeabi_uldivmod>
 800ad26:	4603      	mov	r3, r0
 800ad28:	460c      	mov	r4, r1
 800ad2a:	461a      	mov	r2, r3
 800ad2c:	4bb8      	ldr	r3, [pc, #736]	; (800b010 <UART_SetConfig+0x6f4>)
 800ad2e:	fba3 2302 	umull	r2, r3, r3, r2
 800ad32:	095b      	lsrs	r3, r3, #5
 800ad34:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ad38:	68bb      	ldr	r3, [r7, #8]
 800ad3a:	469b      	mov	fp, r3
 800ad3c:	f04f 0c00 	mov.w	ip, #0
 800ad40:	46d9      	mov	r9, fp
 800ad42:	46e2      	mov	sl, ip
 800ad44:	eb19 0309 	adds.w	r3, r9, r9
 800ad48:	eb4a 040a 	adc.w	r4, sl, sl
 800ad4c:	4699      	mov	r9, r3
 800ad4e:	46a2      	mov	sl, r4
 800ad50:	eb19 090b 	adds.w	r9, r9, fp
 800ad54:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ad58:	f04f 0100 	mov.w	r1, #0
 800ad5c:	f04f 0200 	mov.w	r2, #0
 800ad60:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ad64:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ad68:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ad6c:	4689      	mov	r9, r1
 800ad6e:	4692      	mov	sl, r2
 800ad70:	eb1b 0509 	adds.w	r5, fp, r9
 800ad74:	eb4c 060a 	adc.w	r6, ip, sl
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	4619      	mov	r1, r3
 800ad7e:	f04f 0200 	mov.w	r2, #0
 800ad82:	f04f 0300 	mov.w	r3, #0
 800ad86:	f04f 0400 	mov.w	r4, #0
 800ad8a:	0094      	lsls	r4, r2, #2
 800ad8c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ad90:	008b      	lsls	r3, r1, #2
 800ad92:	461a      	mov	r2, r3
 800ad94:	4623      	mov	r3, r4
 800ad96:	4628      	mov	r0, r5
 800ad98:	4631      	mov	r1, r6
 800ad9a:	f7f5 fa69 	bl	8000270 <__aeabi_uldivmod>
 800ad9e:	4603      	mov	r3, r0
 800ada0:	460c      	mov	r4, r1
 800ada2:	461a      	mov	r2, r3
 800ada4:	4b9a      	ldr	r3, [pc, #616]	; (800b010 <UART_SetConfig+0x6f4>)
 800ada6:	fba3 1302 	umull	r1, r3, r3, r2
 800adaa:	095b      	lsrs	r3, r3, #5
 800adac:	2164      	movs	r1, #100	; 0x64
 800adae:	fb01 f303 	mul.w	r3, r1, r3
 800adb2:	1ad3      	subs	r3, r2, r3
 800adb4:	011b      	lsls	r3, r3, #4
 800adb6:	3332      	adds	r3, #50	; 0x32
 800adb8:	4a95      	ldr	r2, [pc, #596]	; (800b010 <UART_SetConfig+0x6f4>)
 800adba:	fba2 2303 	umull	r2, r3, r2, r3
 800adbe:	095b      	lsrs	r3, r3, #5
 800adc0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800adc4:	4498      	add	r8, r3
 800adc6:	68bb      	ldr	r3, [r7, #8]
 800adc8:	469b      	mov	fp, r3
 800adca:	f04f 0c00 	mov.w	ip, #0
 800adce:	46d9      	mov	r9, fp
 800add0:	46e2      	mov	sl, ip
 800add2:	eb19 0309 	adds.w	r3, r9, r9
 800add6:	eb4a 040a 	adc.w	r4, sl, sl
 800adda:	4699      	mov	r9, r3
 800addc:	46a2      	mov	sl, r4
 800adde:	eb19 090b 	adds.w	r9, r9, fp
 800ade2:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ade6:	f04f 0100 	mov.w	r1, #0
 800adea:	f04f 0200 	mov.w	r2, #0
 800adee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800adf2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800adf6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800adfa:	4689      	mov	r9, r1
 800adfc:	4692      	mov	sl, r2
 800adfe:	eb1b 0509 	adds.w	r5, fp, r9
 800ae02:	eb4c 060a 	adc.w	r6, ip, sl
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	685b      	ldr	r3, [r3, #4]
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	f04f 0200 	mov.w	r2, #0
 800ae10:	f04f 0300 	mov.w	r3, #0
 800ae14:	f04f 0400 	mov.w	r4, #0
 800ae18:	0094      	lsls	r4, r2, #2
 800ae1a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ae1e:	008b      	lsls	r3, r1, #2
 800ae20:	461a      	mov	r2, r3
 800ae22:	4623      	mov	r3, r4
 800ae24:	4628      	mov	r0, r5
 800ae26:	4631      	mov	r1, r6
 800ae28:	f7f5 fa22 	bl	8000270 <__aeabi_uldivmod>
 800ae2c:	4603      	mov	r3, r0
 800ae2e:	460c      	mov	r4, r1
 800ae30:	461a      	mov	r2, r3
 800ae32:	4b77      	ldr	r3, [pc, #476]	; (800b010 <UART_SetConfig+0x6f4>)
 800ae34:	fba3 1302 	umull	r1, r3, r3, r2
 800ae38:	095b      	lsrs	r3, r3, #5
 800ae3a:	2164      	movs	r1, #100	; 0x64
 800ae3c:	fb01 f303 	mul.w	r3, r1, r3
 800ae40:	1ad3      	subs	r3, r2, r3
 800ae42:	011b      	lsls	r3, r3, #4
 800ae44:	3332      	adds	r3, #50	; 0x32
 800ae46:	4a72      	ldr	r2, [pc, #456]	; (800b010 <UART_SetConfig+0x6f4>)
 800ae48:	fba2 2303 	umull	r2, r3, r2, r3
 800ae4c:	095b      	lsrs	r3, r3, #5
 800ae4e:	f003 020f 	and.w	r2, r3, #15
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	4442      	add	r2, r8
 800ae58:	609a      	str	r2, [r3, #8]
 800ae5a:	e0d0      	b.n	800affe <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ae5c:	f7fe fab0 	bl	80093c0 <HAL_RCC_GetPCLK1Freq>
 800ae60:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ae62:	68bb      	ldr	r3, [r7, #8]
 800ae64:	469a      	mov	sl, r3
 800ae66:	f04f 0b00 	mov.w	fp, #0
 800ae6a:	46d0      	mov	r8, sl
 800ae6c:	46d9      	mov	r9, fp
 800ae6e:	eb18 0308 	adds.w	r3, r8, r8
 800ae72:	eb49 0409 	adc.w	r4, r9, r9
 800ae76:	4698      	mov	r8, r3
 800ae78:	46a1      	mov	r9, r4
 800ae7a:	eb18 080a 	adds.w	r8, r8, sl
 800ae7e:	eb49 090b 	adc.w	r9, r9, fp
 800ae82:	f04f 0100 	mov.w	r1, #0
 800ae86:	f04f 0200 	mov.w	r2, #0
 800ae8a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ae8e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ae92:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ae96:	4688      	mov	r8, r1
 800ae98:	4691      	mov	r9, r2
 800ae9a:	eb1a 0508 	adds.w	r5, sl, r8
 800ae9e:	eb4b 0609 	adc.w	r6, fp, r9
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	685b      	ldr	r3, [r3, #4]
 800aea6:	4619      	mov	r1, r3
 800aea8:	f04f 0200 	mov.w	r2, #0
 800aeac:	f04f 0300 	mov.w	r3, #0
 800aeb0:	f04f 0400 	mov.w	r4, #0
 800aeb4:	0094      	lsls	r4, r2, #2
 800aeb6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800aeba:	008b      	lsls	r3, r1, #2
 800aebc:	461a      	mov	r2, r3
 800aebe:	4623      	mov	r3, r4
 800aec0:	4628      	mov	r0, r5
 800aec2:	4631      	mov	r1, r6
 800aec4:	f7f5 f9d4 	bl	8000270 <__aeabi_uldivmod>
 800aec8:	4603      	mov	r3, r0
 800aeca:	460c      	mov	r4, r1
 800aecc:	461a      	mov	r2, r3
 800aece:	4b50      	ldr	r3, [pc, #320]	; (800b010 <UART_SetConfig+0x6f4>)
 800aed0:	fba3 2302 	umull	r2, r3, r3, r2
 800aed4:	095b      	lsrs	r3, r3, #5
 800aed6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800aeda:	68bb      	ldr	r3, [r7, #8]
 800aedc:	469b      	mov	fp, r3
 800aede:	f04f 0c00 	mov.w	ip, #0
 800aee2:	46d9      	mov	r9, fp
 800aee4:	46e2      	mov	sl, ip
 800aee6:	eb19 0309 	adds.w	r3, r9, r9
 800aeea:	eb4a 040a 	adc.w	r4, sl, sl
 800aeee:	4699      	mov	r9, r3
 800aef0:	46a2      	mov	sl, r4
 800aef2:	eb19 090b 	adds.w	r9, r9, fp
 800aef6:	eb4a 0a0c 	adc.w	sl, sl, ip
 800aefa:	f04f 0100 	mov.w	r1, #0
 800aefe:	f04f 0200 	mov.w	r2, #0
 800af02:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800af06:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800af0a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800af0e:	4689      	mov	r9, r1
 800af10:	4692      	mov	sl, r2
 800af12:	eb1b 0509 	adds.w	r5, fp, r9
 800af16:	eb4c 060a 	adc.w	r6, ip, sl
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	685b      	ldr	r3, [r3, #4]
 800af1e:	4619      	mov	r1, r3
 800af20:	f04f 0200 	mov.w	r2, #0
 800af24:	f04f 0300 	mov.w	r3, #0
 800af28:	f04f 0400 	mov.w	r4, #0
 800af2c:	0094      	lsls	r4, r2, #2
 800af2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800af32:	008b      	lsls	r3, r1, #2
 800af34:	461a      	mov	r2, r3
 800af36:	4623      	mov	r3, r4
 800af38:	4628      	mov	r0, r5
 800af3a:	4631      	mov	r1, r6
 800af3c:	f7f5 f998 	bl	8000270 <__aeabi_uldivmod>
 800af40:	4603      	mov	r3, r0
 800af42:	460c      	mov	r4, r1
 800af44:	461a      	mov	r2, r3
 800af46:	4b32      	ldr	r3, [pc, #200]	; (800b010 <UART_SetConfig+0x6f4>)
 800af48:	fba3 1302 	umull	r1, r3, r3, r2
 800af4c:	095b      	lsrs	r3, r3, #5
 800af4e:	2164      	movs	r1, #100	; 0x64
 800af50:	fb01 f303 	mul.w	r3, r1, r3
 800af54:	1ad3      	subs	r3, r2, r3
 800af56:	011b      	lsls	r3, r3, #4
 800af58:	3332      	adds	r3, #50	; 0x32
 800af5a:	4a2d      	ldr	r2, [pc, #180]	; (800b010 <UART_SetConfig+0x6f4>)
 800af5c:	fba2 2303 	umull	r2, r3, r2, r3
 800af60:	095b      	lsrs	r3, r3, #5
 800af62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800af66:	4498      	add	r8, r3
 800af68:	68bb      	ldr	r3, [r7, #8]
 800af6a:	469b      	mov	fp, r3
 800af6c:	f04f 0c00 	mov.w	ip, #0
 800af70:	46d9      	mov	r9, fp
 800af72:	46e2      	mov	sl, ip
 800af74:	eb19 0309 	adds.w	r3, r9, r9
 800af78:	eb4a 040a 	adc.w	r4, sl, sl
 800af7c:	4699      	mov	r9, r3
 800af7e:	46a2      	mov	sl, r4
 800af80:	eb19 090b 	adds.w	r9, r9, fp
 800af84:	eb4a 0a0c 	adc.w	sl, sl, ip
 800af88:	f04f 0100 	mov.w	r1, #0
 800af8c:	f04f 0200 	mov.w	r2, #0
 800af90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800af94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800af98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800af9c:	4689      	mov	r9, r1
 800af9e:	4692      	mov	sl, r2
 800afa0:	eb1b 0509 	adds.w	r5, fp, r9
 800afa4:	eb4c 060a 	adc.w	r6, ip, sl
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	4619      	mov	r1, r3
 800afae:	f04f 0200 	mov.w	r2, #0
 800afb2:	f04f 0300 	mov.w	r3, #0
 800afb6:	f04f 0400 	mov.w	r4, #0
 800afba:	0094      	lsls	r4, r2, #2
 800afbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800afc0:	008b      	lsls	r3, r1, #2
 800afc2:	461a      	mov	r2, r3
 800afc4:	4623      	mov	r3, r4
 800afc6:	4628      	mov	r0, r5
 800afc8:	4631      	mov	r1, r6
 800afca:	f7f5 f951 	bl	8000270 <__aeabi_uldivmod>
 800afce:	4603      	mov	r3, r0
 800afd0:	460c      	mov	r4, r1
 800afd2:	461a      	mov	r2, r3
 800afd4:	4b0e      	ldr	r3, [pc, #56]	; (800b010 <UART_SetConfig+0x6f4>)
 800afd6:	fba3 1302 	umull	r1, r3, r3, r2
 800afda:	095b      	lsrs	r3, r3, #5
 800afdc:	2164      	movs	r1, #100	; 0x64
 800afde:	fb01 f303 	mul.w	r3, r1, r3
 800afe2:	1ad3      	subs	r3, r2, r3
 800afe4:	011b      	lsls	r3, r3, #4
 800afe6:	3332      	adds	r3, #50	; 0x32
 800afe8:	4a09      	ldr	r2, [pc, #36]	; (800b010 <UART_SetConfig+0x6f4>)
 800afea:	fba2 2303 	umull	r2, r3, r2, r3
 800afee:	095b      	lsrs	r3, r3, #5
 800aff0:	f003 020f 	and.w	r2, r3, #15
 800aff4:	687b      	ldr	r3, [r7, #4]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	4442      	add	r2, r8
 800affa:	609a      	str	r2, [r3, #8]
}
 800affc:	e7ff      	b.n	800affe <UART_SetConfig+0x6e2>
 800affe:	bf00      	nop
 800b000:	3714      	adds	r7, #20
 800b002:	46bd      	mov	sp, r7
 800b004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b008:	40011000 	.word	0x40011000
 800b00c:	40011400 	.word	0x40011400
 800b010:	51eb851f 	.word	0x51eb851f

0800b014 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800b014:	b480      	push	{r7}
 800b016:	b085      	sub	sp, #20
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
 800b01c:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	685b      	ldr	r3, [r3, #4]
 800b022:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	68fa      	ldr	r2, [r7, #12]
 800b028:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800b02a:	68fb      	ldr	r3, [r7, #12]
 800b02c:	689a      	ldr	r2, [r3, #8]
 800b02e:	683b      	ldr	r3, [r7, #0]
 800b030:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 800b032:	68fb      	ldr	r3, [r7, #12]
 800b034:	689b      	ldr	r3, [r3, #8]
 800b036:	683a      	ldr	r2, [r7, #0]
 800b038:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	683a      	ldr	r2, [r7, #0]
 800b03e:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	687a      	ldr	r2, [r7, #4]
 800b044:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	681b      	ldr	r3, [r3, #0]
 800b04a:	1c5a      	adds	r2, r3, #1
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	601a      	str	r2, [r3, #0]
}
 800b050:	bf00      	nop
 800b052:	3714      	adds	r7, #20
 800b054:	46bd      	mov	sp, r7
 800b056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b05a:	4770      	bx	lr

0800b05c <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800b05c:	b480      	push	{r7}
 800b05e:	b085      	sub	sp, #20
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	691b      	ldr	r3, [r3, #16]
 800b068:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	685b      	ldr	r3, [r3, #4]
 800b06e:	687a      	ldr	r2, [r7, #4]
 800b070:	6892      	ldr	r2, [r2, #8]
 800b072:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	687a      	ldr	r2, [r7, #4]
 800b07a:	6852      	ldr	r2, [r2, #4]
 800b07c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	685b      	ldr	r3, [r3, #4]
 800b082:	687a      	ldr	r2, [r7, #4]
 800b084:	429a      	cmp	r2, r3
 800b086:	d103      	bne.n	800b090 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800b088:	687b      	ldr	r3, [r7, #4]
 800b08a:	689a      	ldr	r2, [r3, #8]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	2200      	movs	r2, #0
 800b094:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800b096:	68fb      	ldr	r3, [r7, #12]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	1e5a      	subs	r2, r3, #1
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
}
 800b0a4:	4618      	mov	r0, r3
 800b0a6:	3714      	adds	r7, #20
 800b0a8:	46bd      	mov	sp, r7
 800b0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ae:	4770      	bx	lr

0800b0b0 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 800b0b0:	b580      	push	{r7, lr}
 800b0b2:	b08e      	sub	sp, #56	; 0x38
 800b0b4:	af00      	add	r7, sp, #0
 800b0b6:	6078      	str	r0, [r7, #4]
 800b0b8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	633b      	str	r3, [r7, #48]	; 0x30
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 800b0be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d109      	bne.n	800b0d8 <xQueueGiveFromISR+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800b0c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0c8:	f383 8811 	msr	BASEPRI, r3
 800b0cc:	f3bf 8f6f 	isb	sy
 800b0d0:	f3bf 8f4f 	dsb	sy
 800b0d4:	623b      	str	r3, [r7, #32]
 800b0d6:	e7fe      	b.n	800b0d6 <xQueueGiveFromISR+0x26>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800b0d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d009      	beq.n	800b0f4 <xQueueGiveFromISR+0x44>
 800b0e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	61fb      	str	r3, [r7, #28]
 800b0f2:	e7fe      	b.n	800b0f2 <xQueueGiveFromISR+0x42>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800b0f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d103      	bne.n	800b104 <xQueueGiveFromISR+0x54>
 800b0fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b0fe:	689b      	ldr	r3, [r3, #8]
 800b100:	2b00      	cmp	r3, #0
 800b102:	d101      	bne.n	800b108 <xQueueGiveFromISR+0x58>
 800b104:	2301      	movs	r3, #1
 800b106:	e000      	b.n	800b10a <xQueueGiveFromISR+0x5a>
 800b108:	2300      	movs	r3, #0
 800b10a:	2b00      	cmp	r3, #0
 800b10c:	d109      	bne.n	800b122 <xQueueGiveFromISR+0x72>
 800b10e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b112:	f383 8811 	msr	BASEPRI, r3
 800b116:	f3bf 8f6f 	isb	sy
 800b11a:	f3bf 8f4f 	dsb	sy
 800b11e:	61bb      	str	r3, [r7, #24]
 800b120:	e7fe      	b.n	800b120 <xQueueGiveFromISR+0x70>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b122:	f000 fa61 	bl	800b5e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800b126:	f3ef 8211 	mrs	r2, BASEPRI
 800b12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b12e:	f383 8811 	msr	BASEPRI, r3
 800b132:	f3bf 8f6f 	isb	sy
 800b136:	f3bf 8f4f 	dsb	sy
 800b13a:	617a      	str	r2, [r7, #20]
 800b13c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800b13e:	697b      	ldr	r3, [r7, #20]

    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b140:	62fb      	str	r3, [r7, #44]	; 0x2c
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800b142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b146:	62bb      	str	r3, [r7, #40]	; 0x28

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800b148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b14a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b14c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b14e:	429a      	cmp	r2, r3
 800b150:	d239      	bcs.n	800b1c6 <xQueueGiveFromISR+0x116>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 800b152:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b154:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800b158:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800b15c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b15e:	1c5a      	adds	r2, r3, #1
 800b160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b162:	639a      	str	r2, [r3, #56]	; 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800b164:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b168:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b16c:	d112      	bne.n	800b194 <xQueueGiveFromISR+0xe4>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800b16e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b172:	2b00      	cmp	r3, #0
 800b174:	d024      	beq.n	800b1c0 <xQueueGiveFromISR+0x110>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800b176:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b178:	3324      	adds	r3, #36	; 0x24
 800b17a:	4618      	mov	r0, r3
 800b17c:	f000 f942 	bl	800b404 <xTaskRemoveFromEventList>
 800b180:	4603      	mov	r3, r0
 800b182:	2b00      	cmp	r3, #0
 800b184:	d01c      	beq.n	800b1c0 <xQueueGiveFromISR+0x110>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 800b186:	683b      	ldr	r3, [r7, #0]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d019      	beq.n	800b1c0 <xQueueGiveFromISR+0x110>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	2201      	movs	r2, #1
 800b190:	601a      	str	r2, [r3, #0]
 800b192:	e015      	b.n	800b1c0 <xQueueGiveFromISR+0x110>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800b194:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800b198:	2b7f      	cmp	r3, #127	; 0x7f
 800b19a:	d109      	bne.n	800b1b0 <xQueueGiveFromISR+0x100>
	__asm volatile
 800b19c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b1a0:	f383 8811 	msr	BASEPRI, r3
 800b1a4:	f3bf 8f6f 	isb	sy
 800b1a8:	f3bf 8f4f 	dsb	sy
 800b1ac:	60fb      	str	r3, [r7, #12]
 800b1ae:	e7fe      	b.n	800b1ae <xQueueGiveFromISR+0xfe>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800b1b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b1b4:	3301      	adds	r3, #1
 800b1b6:	b2db      	uxtb	r3, r3
 800b1b8:	b25a      	sxtb	r2, r3
 800b1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b1bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 800b1c0:	2301      	movs	r3, #1
 800b1c2:	637b      	str	r3, [r7, #52]	; 0x34
 800b1c4:	e001      	b.n	800b1ca <xQueueGiveFromISR+0x11a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	637b      	str	r3, [r7, #52]	; 0x34
 800b1ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b1cc:	60bb      	str	r3, [r7, #8]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800b1ce:	68bb      	ldr	r3, [r7, #8]
 800b1d0:	f383 8811 	msr	BASEPRI, r3
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 800b1d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	3738      	adds	r7, #56	; 0x38
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}
	...

0800b1e0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800b1e0:	b580      	push	{r7, lr}
 800b1e2:	b086      	sub	sp, #24
 800b1e4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800b1e6:	2300      	movs	r3, #0
 800b1e8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1ea:	4b4e      	ldr	r3, [pc, #312]	; (800b324 <xTaskIncrementTick+0x144>)
 800b1ec:	681b      	ldr	r3, [r3, #0]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	f040 8087 	bne.w	800b302 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800b1f4:	4b4c      	ldr	r3, [pc, #304]	; (800b328 <xTaskIncrementTick+0x148>)
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	3301      	adds	r3, #1
 800b1fa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800b1fc:	4a4a      	ldr	r2, [pc, #296]	; (800b328 <xTaskIncrementTick+0x148>)
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800b202:	693b      	ldr	r3, [r7, #16]
 800b204:	2b00      	cmp	r3, #0
 800b206:	d11f      	bne.n	800b248 <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800b208:	4b48      	ldr	r3, [pc, #288]	; (800b32c <xTaskIncrementTick+0x14c>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d009      	beq.n	800b226 <xTaskIncrementTick+0x46>
	__asm volatile
 800b212:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b216:	f383 8811 	msr	BASEPRI, r3
 800b21a:	f3bf 8f6f 	isb	sy
 800b21e:	f3bf 8f4f 	dsb	sy
 800b222:	603b      	str	r3, [r7, #0]
 800b224:	e7fe      	b.n	800b224 <xTaskIncrementTick+0x44>
 800b226:	4b41      	ldr	r3, [pc, #260]	; (800b32c <xTaskIncrementTick+0x14c>)
 800b228:	681b      	ldr	r3, [r3, #0]
 800b22a:	60fb      	str	r3, [r7, #12]
 800b22c:	4b40      	ldr	r3, [pc, #256]	; (800b330 <xTaskIncrementTick+0x150>)
 800b22e:	681b      	ldr	r3, [r3, #0]
 800b230:	4a3e      	ldr	r2, [pc, #248]	; (800b32c <xTaskIncrementTick+0x14c>)
 800b232:	6013      	str	r3, [r2, #0]
 800b234:	4a3e      	ldr	r2, [pc, #248]	; (800b330 <xTaskIncrementTick+0x150>)
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	6013      	str	r3, [r2, #0]
 800b23a:	4b3e      	ldr	r3, [pc, #248]	; (800b334 <xTaskIncrementTick+0x154>)
 800b23c:	681b      	ldr	r3, [r3, #0]
 800b23e:	3301      	adds	r3, #1
 800b240:	4a3c      	ldr	r2, [pc, #240]	; (800b334 <xTaskIncrementTick+0x154>)
 800b242:	6013      	str	r3, [r2, #0]
 800b244:	f000 f940 	bl	800b4c8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800b248:	4b3b      	ldr	r3, [pc, #236]	; (800b338 <xTaskIncrementTick+0x158>)
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	693a      	ldr	r2, [r7, #16]
 800b24e:	429a      	cmp	r2, r3
 800b250:	d348      	bcc.n	800b2e4 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b252:	4b36      	ldr	r3, [pc, #216]	; (800b32c <xTaskIncrementTick+0x14c>)
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d104      	bne.n	800b266 <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b25c:	4b36      	ldr	r3, [pc, #216]	; (800b338 <xTaskIncrementTick+0x158>)
 800b25e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b262:	601a      	str	r2, [r3, #0]
					break;
 800b264:	e03e      	b.n	800b2e4 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b266:	4b31      	ldr	r3, [pc, #196]	; (800b32c <xTaskIncrementTick+0x14c>)
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	68db      	ldr	r3, [r3, #12]
 800b26c:	68db      	ldr	r3, [r3, #12]
 800b26e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800b270:	68bb      	ldr	r3, [r7, #8]
 800b272:	685b      	ldr	r3, [r3, #4]
 800b274:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800b276:	693a      	ldr	r2, [r7, #16]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	429a      	cmp	r2, r3
 800b27c:	d203      	bcs.n	800b286 <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800b27e:	4a2e      	ldr	r2, [pc, #184]	; (800b338 <xTaskIncrementTick+0x158>)
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800b284:	e02e      	b.n	800b2e4 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b286:	68bb      	ldr	r3, [r7, #8]
 800b288:	3304      	adds	r3, #4
 800b28a:	4618      	mov	r0, r3
 800b28c:	f7ff fee6 	bl	800b05c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800b290:	68bb      	ldr	r3, [r7, #8]
 800b292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b294:	2b00      	cmp	r3, #0
 800b296:	d004      	beq.n	800b2a2 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800b298:	68bb      	ldr	r3, [r7, #8]
 800b29a:	3318      	adds	r3, #24
 800b29c:	4618      	mov	r0, r3
 800b29e:	f7ff fedd 	bl	800b05c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800b2a2:	68bb      	ldr	r3, [r7, #8]
 800b2a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2a6:	2201      	movs	r2, #1
 800b2a8:	409a      	lsls	r2, r3
 800b2aa:	4b24      	ldr	r3, [pc, #144]	; (800b33c <xTaskIncrementTick+0x15c>)
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	4313      	orrs	r3, r2
 800b2b0:	4a22      	ldr	r2, [pc, #136]	; (800b33c <xTaskIncrementTick+0x15c>)
 800b2b2:	6013      	str	r3, [r2, #0]
 800b2b4:	68bb      	ldr	r3, [r7, #8]
 800b2b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2b8:	4613      	mov	r3, r2
 800b2ba:	009b      	lsls	r3, r3, #2
 800b2bc:	4413      	add	r3, r2
 800b2be:	009b      	lsls	r3, r3, #2
 800b2c0:	4a1f      	ldr	r2, [pc, #124]	; (800b340 <xTaskIncrementTick+0x160>)
 800b2c2:	441a      	add	r2, r3
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	3304      	adds	r3, #4
 800b2c8:	4619      	mov	r1, r3
 800b2ca:	4610      	mov	r0, r2
 800b2cc:	f7ff fea2 	bl	800b014 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800b2d0:	68bb      	ldr	r3, [r7, #8]
 800b2d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2d4:	4b1b      	ldr	r3, [pc, #108]	; (800b344 <xTaskIncrementTick+0x164>)
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	d3b9      	bcc.n	800b252 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 800b2de:	2301      	movs	r3, #1
 800b2e0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b2e2:	e7b6      	b.n	800b252 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800b2e4:	4b17      	ldr	r3, [pc, #92]	; (800b344 <xTaskIncrementTick+0x164>)
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b2ea:	4915      	ldr	r1, [pc, #84]	; (800b340 <xTaskIncrementTick+0x160>)
 800b2ec:	4613      	mov	r3, r2
 800b2ee:	009b      	lsls	r3, r3, #2
 800b2f0:	4413      	add	r3, r2
 800b2f2:	009b      	lsls	r3, r3, #2
 800b2f4:	440b      	add	r3, r1
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	2b01      	cmp	r3, #1
 800b2fa:	d907      	bls.n	800b30c <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	617b      	str	r3, [r7, #20]
 800b300:	e004      	b.n	800b30c <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800b302:	4b11      	ldr	r3, [pc, #68]	; (800b348 <xTaskIncrementTick+0x168>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	3301      	adds	r3, #1
 800b308:	4a0f      	ldr	r2, [pc, #60]	; (800b348 <xTaskIncrementTick+0x168>)
 800b30a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800b30c:	4b0f      	ldr	r3, [pc, #60]	; (800b34c <xTaskIncrementTick+0x16c>)
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d001      	beq.n	800b318 <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 800b314:	2301      	movs	r3, #1
 800b316:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800b318:	697b      	ldr	r3, [r7, #20]
}
 800b31a:	4618      	mov	r0, r3
 800b31c:	3718      	adds	r7, #24
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}
 800b322:	bf00      	nop
 800b324:	20001338 	.word	0x20001338
 800b328:	20001320 	.word	0x20001320
 800b32c:	20001304 	.word	0x20001304
 800b330:	20001308 	.word	0x20001308
 800b334:	20001330 	.word	0x20001330
 800b338:	20001334 	.word	0x20001334
 800b33c:	20001324 	.word	0x20001324
 800b340:	200011d8 	.word	0x200011d8
 800b344:	200011d4 	.word	0x200011d4
 800b348:	20001328 	.word	0x20001328
 800b34c:	2000132c 	.word	0x2000132c

0800b350 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b350:	b480      	push	{r7}
 800b352:	b087      	sub	sp, #28
 800b354:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b356:	4b26      	ldr	r3, [pc, #152]	; (800b3f0 <vTaskSwitchContext+0xa0>)
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d003      	beq.n	800b366 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b35e:	4b25      	ldr	r3, [pc, #148]	; (800b3f4 <vTaskSwitchContext+0xa4>)
 800b360:	2201      	movs	r2, #1
 800b362:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b364:	e03e      	b.n	800b3e4 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 800b366:	4b23      	ldr	r3, [pc, #140]	; (800b3f4 <vTaskSwitchContext+0xa4>)
 800b368:	2200      	movs	r2, #0
 800b36a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b36c:	4b22      	ldr	r3, [pc, #136]	; (800b3f8 <vTaskSwitchContext+0xa8>)
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	fab3 f383 	clz	r3, r3
 800b378:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 800b37a:	7afb      	ldrb	r3, [r7, #11]
 800b37c:	f1c3 031f 	rsb	r3, r3, #31
 800b380:	617b      	str	r3, [r7, #20]
 800b382:	491e      	ldr	r1, [pc, #120]	; (800b3fc <vTaskSwitchContext+0xac>)
 800b384:	697a      	ldr	r2, [r7, #20]
 800b386:	4613      	mov	r3, r2
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	4413      	add	r3, r2
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	440b      	add	r3, r1
 800b390:	681b      	ldr	r3, [r3, #0]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d109      	bne.n	800b3aa <vTaskSwitchContext+0x5a>
	__asm volatile
 800b396:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b39a:	f383 8811 	msr	BASEPRI, r3
 800b39e:	f3bf 8f6f 	isb	sy
 800b3a2:	f3bf 8f4f 	dsb	sy
 800b3a6:	607b      	str	r3, [r7, #4]
 800b3a8:	e7fe      	b.n	800b3a8 <vTaskSwitchContext+0x58>
 800b3aa:	697a      	ldr	r2, [r7, #20]
 800b3ac:	4613      	mov	r3, r2
 800b3ae:	009b      	lsls	r3, r3, #2
 800b3b0:	4413      	add	r3, r2
 800b3b2:	009b      	lsls	r3, r3, #2
 800b3b4:	4a11      	ldr	r2, [pc, #68]	; (800b3fc <vTaskSwitchContext+0xac>)
 800b3b6:	4413      	add	r3, r2
 800b3b8:	613b      	str	r3, [r7, #16]
 800b3ba:	693b      	ldr	r3, [r7, #16]
 800b3bc:	685b      	ldr	r3, [r3, #4]
 800b3be:	685a      	ldr	r2, [r3, #4]
 800b3c0:	693b      	ldr	r3, [r7, #16]
 800b3c2:	605a      	str	r2, [r3, #4]
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	685a      	ldr	r2, [r3, #4]
 800b3c8:	693b      	ldr	r3, [r7, #16]
 800b3ca:	3308      	adds	r3, #8
 800b3cc:	429a      	cmp	r2, r3
 800b3ce:	d104      	bne.n	800b3da <vTaskSwitchContext+0x8a>
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	685a      	ldr	r2, [r3, #4]
 800b3d6:	693b      	ldr	r3, [r7, #16]
 800b3d8:	605a      	str	r2, [r3, #4]
 800b3da:	693b      	ldr	r3, [r7, #16]
 800b3dc:	685b      	ldr	r3, [r3, #4]
 800b3de:	68db      	ldr	r3, [r3, #12]
 800b3e0:	4a07      	ldr	r2, [pc, #28]	; (800b400 <vTaskSwitchContext+0xb0>)
 800b3e2:	6013      	str	r3, [r2, #0]
}
 800b3e4:	bf00      	nop
 800b3e6:	371c      	adds	r7, #28
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ee:	4770      	bx	lr
 800b3f0:	20001338 	.word	0x20001338
 800b3f4:	2000132c 	.word	0x2000132c
 800b3f8:	20001324 	.word	0x20001324
 800b3fc:	200011d8 	.word	0x200011d8
 800b400:	200011d4 	.word	0x200011d4

0800b404 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b404:	b580      	push	{r7, lr}
 800b406:	b086      	sub	sp, #24
 800b408:	af00      	add	r7, sp, #0
 800b40a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	68db      	ldr	r3, [r3, #12]
 800b410:	68db      	ldr	r3, [r3, #12]
 800b412:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b414:	693b      	ldr	r3, [r7, #16]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d109      	bne.n	800b42e <xTaskRemoveFromEventList+0x2a>
 800b41a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b41e:	f383 8811 	msr	BASEPRI, r3
 800b422:	f3bf 8f6f 	isb	sy
 800b426:	f3bf 8f4f 	dsb	sy
 800b42a:	60fb      	str	r3, [r7, #12]
 800b42c:	e7fe      	b.n	800b42c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b42e:	693b      	ldr	r3, [r7, #16]
 800b430:	3318      	adds	r3, #24
 800b432:	4618      	mov	r0, r3
 800b434:	f7ff fe12 	bl	800b05c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b438:	4b1d      	ldr	r3, [pc, #116]	; (800b4b0 <xTaskRemoveFromEventList+0xac>)
 800b43a:	681b      	ldr	r3, [r3, #0]
 800b43c:	2b00      	cmp	r3, #0
 800b43e:	d11c      	bne.n	800b47a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b440:	693b      	ldr	r3, [r7, #16]
 800b442:	3304      	adds	r3, #4
 800b444:	4618      	mov	r0, r3
 800b446:	f7ff fe09 	bl	800b05c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b44a:	693b      	ldr	r3, [r7, #16]
 800b44c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b44e:	2201      	movs	r2, #1
 800b450:	409a      	lsls	r2, r3
 800b452:	4b18      	ldr	r3, [pc, #96]	; (800b4b4 <xTaskRemoveFromEventList+0xb0>)
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	4313      	orrs	r3, r2
 800b458:	4a16      	ldr	r2, [pc, #88]	; (800b4b4 <xTaskRemoveFromEventList+0xb0>)
 800b45a:	6013      	str	r3, [r2, #0]
 800b45c:	693b      	ldr	r3, [r7, #16]
 800b45e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b460:	4613      	mov	r3, r2
 800b462:	009b      	lsls	r3, r3, #2
 800b464:	4413      	add	r3, r2
 800b466:	009b      	lsls	r3, r3, #2
 800b468:	4a13      	ldr	r2, [pc, #76]	; (800b4b8 <xTaskRemoveFromEventList+0xb4>)
 800b46a:	441a      	add	r2, r3
 800b46c:	693b      	ldr	r3, [r7, #16]
 800b46e:	3304      	adds	r3, #4
 800b470:	4619      	mov	r1, r3
 800b472:	4610      	mov	r0, r2
 800b474:	f7ff fdce 	bl	800b014 <vListInsertEnd>
 800b478:	e005      	b.n	800b486 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b47a:	693b      	ldr	r3, [r7, #16]
 800b47c:	3318      	adds	r3, #24
 800b47e:	4619      	mov	r1, r3
 800b480:	480e      	ldr	r0, [pc, #56]	; (800b4bc <xTaskRemoveFromEventList+0xb8>)
 800b482:	f7ff fdc7 	bl	800b014 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b48a:	4b0d      	ldr	r3, [pc, #52]	; (800b4c0 <xTaskRemoveFromEventList+0xbc>)
 800b48c:	681b      	ldr	r3, [r3, #0]
 800b48e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b490:	429a      	cmp	r2, r3
 800b492:	d905      	bls.n	800b4a0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b494:	2301      	movs	r3, #1
 800b496:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b498:	4b0a      	ldr	r3, [pc, #40]	; (800b4c4 <xTaskRemoveFromEventList+0xc0>)
 800b49a:	2201      	movs	r2, #1
 800b49c:	601a      	str	r2, [r3, #0]
 800b49e:	e001      	b.n	800b4a4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b4a4:	697b      	ldr	r3, [r7, #20]
}
 800b4a6:	4618      	mov	r0, r3
 800b4a8:	3718      	adds	r7, #24
 800b4aa:	46bd      	mov	sp, r7
 800b4ac:	bd80      	pop	{r7, pc}
 800b4ae:	bf00      	nop
 800b4b0:	20001338 	.word	0x20001338
 800b4b4:	20001324 	.word	0x20001324
 800b4b8:	200011d8 	.word	0x200011d8
 800b4bc:	2000130c 	.word	0x2000130c
 800b4c0:	200011d4 	.word	0x200011d4
 800b4c4:	2000132c 	.word	0x2000132c

0800b4c8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b083      	sub	sp, #12
 800b4cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4ce:	4b0c      	ldr	r3, [pc, #48]	; (800b500 <prvResetNextTaskUnblockTime+0x38>)
 800b4d0:	681b      	ldr	r3, [r3, #0]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d104      	bne.n	800b4e2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b4d8:	4b0a      	ldr	r3, [pc, #40]	; (800b504 <prvResetNextTaskUnblockTime+0x3c>)
 800b4da:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800b4de:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b4e0:	e008      	b.n	800b4f4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4e2:	4b07      	ldr	r3, [pc, #28]	; (800b500 <prvResetNextTaskUnblockTime+0x38>)
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	68db      	ldr	r3, [r3, #12]
 800b4e8:	68db      	ldr	r3, [r3, #12]
 800b4ea:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	685b      	ldr	r3, [r3, #4]
 800b4f0:	4a04      	ldr	r2, [pc, #16]	; (800b504 <prvResetNextTaskUnblockTime+0x3c>)
 800b4f2:	6013      	str	r3, [r2, #0]
}
 800b4f4:	bf00      	nop
 800b4f6:	370c      	adds	r7, #12
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr
 800b500:	20001304 	.word	0x20001304
 800b504:	20001334 	.word	0x20001334
	...

0800b510 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800b510:	4b07      	ldr	r3, [pc, #28]	; (800b530 <pxCurrentTCBConst2>)
 800b512:	6819      	ldr	r1, [r3, #0]
 800b514:	6808      	ldr	r0, [r1, #0]
 800b516:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b51a:	f380 8809 	msr	PSP, r0
 800b51e:	f3bf 8f6f 	isb	sy
 800b522:	f04f 0000 	mov.w	r0, #0
 800b526:	f380 8811 	msr	BASEPRI, r0
 800b52a:	4770      	bx	lr
 800b52c:	f3af 8000 	nop.w

0800b530 <pxCurrentTCBConst2>:
 800b530:	200011d4 	.word	0x200011d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800b534:	bf00      	nop
 800b536:	bf00      	nop
	...

0800b540 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800b540:	f3ef 8009 	mrs	r0, PSP
 800b544:	f3bf 8f6f 	isb	sy
 800b548:	4b15      	ldr	r3, [pc, #84]	; (800b5a0 <pxCurrentTCBConst>)
 800b54a:	681a      	ldr	r2, [r3, #0]
 800b54c:	f01e 0f10 	tst.w	lr, #16
 800b550:	bf08      	it	eq
 800b552:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800b556:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b55a:	6010      	str	r0, [r2, #0]
 800b55c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800b560:	f04f 0050 	mov.w	r0, #80	; 0x50
 800b564:	f380 8811 	msr	BASEPRI, r0
 800b568:	f3bf 8f4f 	dsb	sy
 800b56c:	f3bf 8f6f 	isb	sy
 800b570:	f7ff feee 	bl	800b350 <vTaskSwitchContext>
 800b574:	f04f 0000 	mov.w	r0, #0
 800b578:	f380 8811 	msr	BASEPRI, r0
 800b57c:	bc09      	pop	{r0, r3}
 800b57e:	6819      	ldr	r1, [r3, #0]
 800b580:	6808      	ldr	r0, [r1, #0]
 800b582:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b586:	f01e 0f10 	tst.w	lr, #16
 800b58a:	bf08      	it	eq
 800b58c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800b590:	f380 8809 	msr	PSP, r0
 800b594:	f3bf 8f6f 	isb	sy
 800b598:	4770      	bx	lr
 800b59a:	bf00      	nop
 800b59c:	f3af 8000 	nop.w

0800b5a0 <pxCurrentTCBConst>:
 800b5a0:	200011d4 	.word	0x200011d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800b5a4:	bf00      	nop
 800b5a6:	bf00      	nop

0800b5a8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800b5a8:	b580      	push	{r7, lr}
 800b5aa:	b082      	sub	sp, #8
 800b5ac:	af00      	add	r7, sp, #0
 800b5ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b5b2:	f383 8811 	msr	BASEPRI, r3
 800b5b6:	f3bf 8f6f 	isb	sy
 800b5ba:	f3bf 8f4f 	dsb	sy
 800b5be:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800b5c0:	f7ff fe0e 	bl	800b1e0 <xTaskIncrementTick>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d003      	beq.n	800b5d2 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800b5ca:	4b06      	ldr	r3, [pc, #24]	; (800b5e4 <SysTick_Handler+0x3c>)
 800b5cc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800b5d0:	601a      	str	r2, [r3, #0]
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	603b      	str	r3, [r7, #0]
	__asm volatile
 800b5d6:	683b      	ldr	r3, [r7, #0]
 800b5d8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800b5dc:	bf00      	nop
 800b5de:	3708      	adds	r7, #8
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	bd80      	pop	{r7, pc}
 800b5e4:	e000ed04 	.word	0xe000ed04

0800b5e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800b5e8:	b480      	push	{r7}
 800b5ea:	b085      	sub	sp, #20
 800b5ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800b5ee:	f3ef 8305 	mrs	r3, IPSR
 800b5f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	2b0f      	cmp	r3, #15
 800b5f8:	d913      	bls.n	800b622 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800b5fa:	4a16      	ldr	r2, [pc, #88]	; (800b654 <vPortValidateInterruptPriority+0x6c>)
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	4413      	add	r3, r2
 800b600:	781b      	ldrb	r3, [r3, #0]
 800b602:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800b604:	4b14      	ldr	r3, [pc, #80]	; (800b658 <vPortValidateInterruptPriority+0x70>)
 800b606:	781b      	ldrb	r3, [r3, #0]
 800b608:	7afa      	ldrb	r2, [r7, #11]
 800b60a:	429a      	cmp	r2, r3
 800b60c:	d209      	bcs.n	800b622 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 800b60e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b612:	f383 8811 	msr	BASEPRI, r3
 800b616:	f3bf 8f6f 	isb	sy
 800b61a:	f3bf 8f4f 	dsb	sy
 800b61e:	607b      	str	r3, [r7, #4]
 800b620:	e7fe      	b.n	800b620 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800b622:	4b0e      	ldr	r3, [pc, #56]	; (800b65c <vPortValidateInterruptPriority+0x74>)
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800b62a:	4b0d      	ldr	r3, [pc, #52]	; (800b660 <vPortValidateInterruptPriority+0x78>)
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	429a      	cmp	r2, r3
 800b630:	d909      	bls.n	800b646 <vPortValidateInterruptPriority+0x5e>
 800b632:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b636:	f383 8811 	msr	BASEPRI, r3
 800b63a:	f3bf 8f6f 	isb	sy
 800b63e:	f3bf 8f4f 	dsb	sy
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	e7fe      	b.n	800b644 <vPortValidateInterruptPriority+0x5c>
	}
 800b646:	bf00      	nop
 800b648:	3714      	adds	r7, #20
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr
 800b652:	bf00      	nop
 800b654:	e000e3f0 	.word	0xe000e3f0
 800b658:	2000133c 	.word	0x2000133c
 800b65c:	e000ed0c 	.word	0xe000ed0c
 800b660:	20001340 	.word	0x20001340

0800b664 <__errno>:
 800b664:	4b01      	ldr	r3, [pc, #4]	; (800b66c <__errno+0x8>)
 800b666:	6818      	ldr	r0, [r3, #0]
 800b668:	4770      	bx	lr
 800b66a:	bf00      	nop
 800b66c:	20000060 	.word	0x20000060

0800b670 <__libc_init_array>:
 800b670:	b570      	push	{r4, r5, r6, lr}
 800b672:	4e0d      	ldr	r6, [pc, #52]	; (800b6a8 <__libc_init_array+0x38>)
 800b674:	4c0d      	ldr	r4, [pc, #52]	; (800b6ac <__libc_init_array+0x3c>)
 800b676:	1ba4      	subs	r4, r4, r6
 800b678:	10a4      	asrs	r4, r4, #2
 800b67a:	2500      	movs	r5, #0
 800b67c:	42a5      	cmp	r5, r4
 800b67e:	d109      	bne.n	800b694 <__libc_init_array+0x24>
 800b680:	4e0b      	ldr	r6, [pc, #44]	; (800b6b0 <__libc_init_array+0x40>)
 800b682:	4c0c      	ldr	r4, [pc, #48]	; (800b6b4 <__libc_init_array+0x44>)
 800b684:	f000 ff98 	bl	800c5b8 <_init>
 800b688:	1ba4      	subs	r4, r4, r6
 800b68a:	10a4      	asrs	r4, r4, #2
 800b68c:	2500      	movs	r5, #0
 800b68e:	42a5      	cmp	r5, r4
 800b690:	d105      	bne.n	800b69e <__libc_init_array+0x2e>
 800b692:	bd70      	pop	{r4, r5, r6, pc}
 800b694:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b698:	4798      	blx	r3
 800b69a:	3501      	adds	r5, #1
 800b69c:	e7ee      	b.n	800b67c <__libc_init_array+0xc>
 800b69e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b6a2:	4798      	blx	r3
 800b6a4:	3501      	adds	r5, #1
 800b6a6:	e7f2      	b.n	800b68e <__libc_init_array+0x1e>
 800b6a8:	0800ca20 	.word	0x0800ca20
 800b6ac:	0800ca20 	.word	0x0800ca20
 800b6b0:	0800ca20 	.word	0x0800ca20
 800b6b4:	0800ca24 	.word	0x0800ca24

0800b6b8 <memset>:
 800b6b8:	4402      	add	r2, r0
 800b6ba:	4603      	mov	r3, r0
 800b6bc:	4293      	cmp	r3, r2
 800b6be:	d100      	bne.n	800b6c2 <memset+0xa>
 800b6c0:	4770      	bx	lr
 800b6c2:	f803 1b01 	strb.w	r1, [r3], #1
 800b6c6:	e7f9      	b.n	800b6bc <memset+0x4>

0800b6c8 <iprintf>:
 800b6c8:	b40f      	push	{r0, r1, r2, r3}
 800b6ca:	4b0a      	ldr	r3, [pc, #40]	; (800b6f4 <iprintf+0x2c>)
 800b6cc:	b513      	push	{r0, r1, r4, lr}
 800b6ce:	681c      	ldr	r4, [r3, #0]
 800b6d0:	b124      	cbz	r4, 800b6dc <iprintf+0x14>
 800b6d2:	69a3      	ldr	r3, [r4, #24]
 800b6d4:	b913      	cbnz	r3, 800b6dc <iprintf+0x14>
 800b6d6:	4620      	mov	r0, r4
 800b6d8:	f000 fa52 	bl	800bb80 <__sinit>
 800b6dc:	ab05      	add	r3, sp, #20
 800b6de:	9a04      	ldr	r2, [sp, #16]
 800b6e0:	68a1      	ldr	r1, [r4, #8]
 800b6e2:	9301      	str	r3, [sp, #4]
 800b6e4:	4620      	mov	r0, r4
 800b6e6:	f000 fc0b 	bl	800bf00 <_vfiprintf_r>
 800b6ea:	b002      	add	sp, #8
 800b6ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6f0:	b004      	add	sp, #16
 800b6f2:	4770      	bx	lr
 800b6f4:	20000060 	.word	0x20000060

0800b6f8 <_puts_r>:
 800b6f8:	b570      	push	{r4, r5, r6, lr}
 800b6fa:	460e      	mov	r6, r1
 800b6fc:	4605      	mov	r5, r0
 800b6fe:	b118      	cbz	r0, 800b708 <_puts_r+0x10>
 800b700:	6983      	ldr	r3, [r0, #24]
 800b702:	b90b      	cbnz	r3, 800b708 <_puts_r+0x10>
 800b704:	f000 fa3c 	bl	800bb80 <__sinit>
 800b708:	69ab      	ldr	r3, [r5, #24]
 800b70a:	68ac      	ldr	r4, [r5, #8]
 800b70c:	b913      	cbnz	r3, 800b714 <_puts_r+0x1c>
 800b70e:	4628      	mov	r0, r5
 800b710:	f000 fa36 	bl	800bb80 <__sinit>
 800b714:	4b23      	ldr	r3, [pc, #140]	; (800b7a4 <_puts_r+0xac>)
 800b716:	429c      	cmp	r4, r3
 800b718:	d117      	bne.n	800b74a <_puts_r+0x52>
 800b71a:	686c      	ldr	r4, [r5, #4]
 800b71c:	89a3      	ldrh	r3, [r4, #12]
 800b71e:	071b      	lsls	r3, r3, #28
 800b720:	d51d      	bpl.n	800b75e <_puts_r+0x66>
 800b722:	6923      	ldr	r3, [r4, #16]
 800b724:	b1db      	cbz	r3, 800b75e <_puts_r+0x66>
 800b726:	3e01      	subs	r6, #1
 800b728:	68a3      	ldr	r3, [r4, #8]
 800b72a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b72e:	3b01      	subs	r3, #1
 800b730:	60a3      	str	r3, [r4, #8]
 800b732:	b9e9      	cbnz	r1, 800b770 <_puts_r+0x78>
 800b734:	2b00      	cmp	r3, #0
 800b736:	da2e      	bge.n	800b796 <_puts_r+0x9e>
 800b738:	4622      	mov	r2, r4
 800b73a:	210a      	movs	r1, #10
 800b73c:	4628      	mov	r0, r5
 800b73e:	f000 f86f 	bl	800b820 <__swbuf_r>
 800b742:	3001      	adds	r0, #1
 800b744:	d011      	beq.n	800b76a <_puts_r+0x72>
 800b746:	200a      	movs	r0, #10
 800b748:	e011      	b.n	800b76e <_puts_r+0x76>
 800b74a:	4b17      	ldr	r3, [pc, #92]	; (800b7a8 <_puts_r+0xb0>)
 800b74c:	429c      	cmp	r4, r3
 800b74e:	d101      	bne.n	800b754 <_puts_r+0x5c>
 800b750:	68ac      	ldr	r4, [r5, #8]
 800b752:	e7e3      	b.n	800b71c <_puts_r+0x24>
 800b754:	4b15      	ldr	r3, [pc, #84]	; (800b7ac <_puts_r+0xb4>)
 800b756:	429c      	cmp	r4, r3
 800b758:	bf08      	it	eq
 800b75a:	68ec      	ldreq	r4, [r5, #12]
 800b75c:	e7de      	b.n	800b71c <_puts_r+0x24>
 800b75e:	4621      	mov	r1, r4
 800b760:	4628      	mov	r0, r5
 800b762:	f000 f8af 	bl	800b8c4 <__swsetup_r>
 800b766:	2800      	cmp	r0, #0
 800b768:	d0dd      	beq.n	800b726 <_puts_r+0x2e>
 800b76a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b76e:	bd70      	pop	{r4, r5, r6, pc}
 800b770:	2b00      	cmp	r3, #0
 800b772:	da04      	bge.n	800b77e <_puts_r+0x86>
 800b774:	69a2      	ldr	r2, [r4, #24]
 800b776:	429a      	cmp	r2, r3
 800b778:	dc06      	bgt.n	800b788 <_puts_r+0x90>
 800b77a:	290a      	cmp	r1, #10
 800b77c:	d004      	beq.n	800b788 <_puts_r+0x90>
 800b77e:	6823      	ldr	r3, [r4, #0]
 800b780:	1c5a      	adds	r2, r3, #1
 800b782:	6022      	str	r2, [r4, #0]
 800b784:	7019      	strb	r1, [r3, #0]
 800b786:	e7cf      	b.n	800b728 <_puts_r+0x30>
 800b788:	4622      	mov	r2, r4
 800b78a:	4628      	mov	r0, r5
 800b78c:	f000 f848 	bl	800b820 <__swbuf_r>
 800b790:	3001      	adds	r0, #1
 800b792:	d1c9      	bne.n	800b728 <_puts_r+0x30>
 800b794:	e7e9      	b.n	800b76a <_puts_r+0x72>
 800b796:	6823      	ldr	r3, [r4, #0]
 800b798:	200a      	movs	r0, #10
 800b79a:	1c5a      	adds	r2, r3, #1
 800b79c:	6022      	str	r2, [r4, #0]
 800b79e:	7018      	strb	r0, [r3, #0]
 800b7a0:	e7e5      	b.n	800b76e <_puts_r+0x76>
 800b7a2:	bf00      	nop
 800b7a4:	0800c9a4 	.word	0x0800c9a4
 800b7a8:	0800c9c4 	.word	0x0800c9c4
 800b7ac:	0800c984 	.word	0x0800c984

0800b7b0 <puts>:
 800b7b0:	4b02      	ldr	r3, [pc, #8]	; (800b7bc <puts+0xc>)
 800b7b2:	4601      	mov	r1, r0
 800b7b4:	6818      	ldr	r0, [r3, #0]
 800b7b6:	f7ff bf9f 	b.w	800b6f8 <_puts_r>
 800b7ba:	bf00      	nop
 800b7bc:	20000060 	.word	0x20000060

0800b7c0 <strncpy>:
 800b7c0:	b570      	push	{r4, r5, r6, lr}
 800b7c2:	3901      	subs	r1, #1
 800b7c4:	4604      	mov	r4, r0
 800b7c6:	b902      	cbnz	r2, 800b7ca <strncpy+0xa>
 800b7c8:	bd70      	pop	{r4, r5, r6, pc}
 800b7ca:	4623      	mov	r3, r4
 800b7cc:	f811 5f01 	ldrb.w	r5, [r1, #1]!
 800b7d0:	f803 5b01 	strb.w	r5, [r3], #1
 800b7d4:	1e56      	subs	r6, r2, #1
 800b7d6:	b92d      	cbnz	r5, 800b7e4 <strncpy+0x24>
 800b7d8:	4414      	add	r4, r2
 800b7da:	42a3      	cmp	r3, r4
 800b7dc:	d0f4      	beq.n	800b7c8 <strncpy+0x8>
 800b7de:	f803 5b01 	strb.w	r5, [r3], #1
 800b7e2:	e7fa      	b.n	800b7da <strncpy+0x1a>
 800b7e4:	461c      	mov	r4, r3
 800b7e6:	4632      	mov	r2, r6
 800b7e8:	e7ed      	b.n	800b7c6 <strncpy+0x6>

0800b7ea <strstr>:
 800b7ea:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b7ec:	7803      	ldrb	r3, [r0, #0]
 800b7ee:	b17b      	cbz	r3, 800b810 <strstr+0x26>
 800b7f0:	4604      	mov	r4, r0
 800b7f2:	7823      	ldrb	r3, [r4, #0]
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	1c66      	adds	r6, r4, #1
 800b7f8:	b17b      	cbz	r3, 800b81a <strstr+0x30>
 800b7fa:	1e4a      	subs	r2, r1, #1
 800b7fc:	1e63      	subs	r3, r4, #1
 800b7fe:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800b802:	b14d      	cbz	r5, 800b818 <strstr+0x2e>
 800b804:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800b808:	42af      	cmp	r7, r5
 800b80a:	4634      	mov	r4, r6
 800b80c:	d0f7      	beq.n	800b7fe <strstr+0x14>
 800b80e:	e7f0      	b.n	800b7f2 <strstr+0x8>
 800b810:	780b      	ldrb	r3, [r1, #0]
 800b812:	2b00      	cmp	r3, #0
 800b814:	bf18      	it	ne
 800b816:	2000      	movne	r0, #0
 800b818:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b81a:	4618      	mov	r0, r3
 800b81c:	e7fc      	b.n	800b818 <strstr+0x2e>
	...

0800b820 <__swbuf_r>:
 800b820:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b822:	460e      	mov	r6, r1
 800b824:	4614      	mov	r4, r2
 800b826:	4605      	mov	r5, r0
 800b828:	b118      	cbz	r0, 800b832 <__swbuf_r+0x12>
 800b82a:	6983      	ldr	r3, [r0, #24]
 800b82c:	b90b      	cbnz	r3, 800b832 <__swbuf_r+0x12>
 800b82e:	f000 f9a7 	bl	800bb80 <__sinit>
 800b832:	4b21      	ldr	r3, [pc, #132]	; (800b8b8 <__swbuf_r+0x98>)
 800b834:	429c      	cmp	r4, r3
 800b836:	d12a      	bne.n	800b88e <__swbuf_r+0x6e>
 800b838:	686c      	ldr	r4, [r5, #4]
 800b83a:	69a3      	ldr	r3, [r4, #24]
 800b83c:	60a3      	str	r3, [r4, #8]
 800b83e:	89a3      	ldrh	r3, [r4, #12]
 800b840:	071a      	lsls	r2, r3, #28
 800b842:	d52e      	bpl.n	800b8a2 <__swbuf_r+0x82>
 800b844:	6923      	ldr	r3, [r4, #16]
 800b846:	b363      	cbz	r3, 800b8a2 <__swbuf_r+0x82>
 800b848:	6923      	ldr	r3, [r4, #16]
 800b84a:	6820      	ldr	r0, [r4, #0]
 800b84c:	1ac0      	subs	r0, r0, r3
 800b84e:	6963      	ldr	r3, [r4, #20]
 800b850:	b2f6      	uxtb	r6, r6
 800b852:	4283      	cmp	r3, r0
 800b854:	4637      	mov	r7, r6
 800b856:	dc04      	bgt.n	800b862 <__swbuf_r+0x42>
 800b858:	4621      	mov	r1, r4
 800b85a:	4628      	mov	r0, r5
 800b85c:	f000 f926 	bl	800baac <_fflush_r>
 800b860:	bb28      	cbnz	r0, 800b8ae <__swbuf_r+0x8e>
 800b862:	68a3      	ldr	r3, [r4, #8]
 800b864:	3b01      	subs	r3, #1
 800b866:	60a3      	str	r3, [r4, #8]
 800b868:	6823      	ldr	r3, [r4, #0]
 800b86a:	1c5a      	adds	r2, r3, #1
 800b86c:	6022      	str	r2, [r4, #0]
 800b86e:	701e      	strb	r6, [r3, #0]
 800b870:	6963      	ldr	r3, [r4, #20]
 800b872:	3001      	adds	r0, #1
 800b874:	4283      	cmp	r3, r0
 800b876:	d004      	beq.n	800b882 <__swbuf_r+0x62>
 800b878:	89a3      	ldrh	r3, [r4, #12]
 800b87a:	07db      	lsls	r3, r3, #31
 800b87c:	d519      	bpl.n	800b8b2 <__swbuf_r+0x92>
 800b87e:	2e0a      	cmp	r6, #10
 800b880:	d117      	bne.n	800b8b2 <__swbuf_r+0x92>
 800b882:	4621      	mov	r1, r4
 800b884:	4628      	mov	r0, r5
 800b886:	f000 f911 	bl	800baac <_fflush_r>
 800b88a:	b190      	cbz	r0, 800b8b2 <__swbuf_r+0x92>
 800b88c:	e00f      	b.n	800b8ae <__swbuf_r+0x8e>
 800b88e:	4b0b      	ldr	r3, [pc, #44]	; (800b8bc <__swbuf_r+0x9c>)
 800b890:	429c      	cmp	r4, r3
 800b892:	d101      	bne.n	800b898 <__swbuf_r+0x78>
 800b894:	68ac      	ldr	r4, [r5, #8]
 800b896:	e7d0      	b.n	800b83a <__swbuf_r+0x1a>
 800b898:	4b09      	ldr	r3, [pc, #36]	; (800b8c0 <__swbuf_r+0xa0>)
 800b89a:	429c      	cmp	r4, r3
 800b89c:	bf08      	it	eq
 800b89e:	68ec      	ldreq	r4, [r5, #12]
 800b8a0:	e7cb      	b.n	800b83a <__swbuf_r+0x1a>
 800b8a2:	4621      	mov	r1, r4
 800b8a4:	4628      	mov	r0, r5
 800b8a6:	f000 f80d 	bl	800b8c4 <__swsetup_r>
 800b8aa:	2800      	cmp	r0, #0
 800b8ac:	d0cc      	beq.n	800b848 <__swbuf_r+0x28>
 800b8ae:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800b8b2:	4638      	mov	r0, r7
 800b8b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8b6:	bf00      	nop
 800b8b8:	0800c9a4 	.word	0x0800c9a4
 800b8bc:	0800c9c4 	.word	0x0800c9c4
 800b8c0:	0800c984 	.word	0x0800c984

0800b8c4 <__swsetup_r>:
 800b8c4:	4b32      	ldr	r3, [pc, #200]	; (800b990 <__swsetup_r+0xcc>)
 800b8c6:	b570      	push	{r4, r5, r6, lr}
 800b8c8:	681d      	ldr	r5, [r3, #0]
 800b8ca:	4606      	mov	r6, r0
 800b8cc:	460c      	mov	r4, r1
 800b8ce:	b125      	cbz	r5, 800b8da <__swsetup_r+0x16>
 800b8d0:	69ab      	ldr	r3, [r5, #24]
 800b8d2:	b913      	cbnz	r3, 800b8da <__swsetup_r+0x16>
 800b8d4:	4628      	mov	r0, r5
 800b8d6:	f000 f953 	bl	800bb80 <__sinit>
 800b8da:	4b2e      	ldr	r3, [pc, #184]	; (800b994 <__swsetup_r+0xd0>)
 800b8dc:	429c      	cmp	r4, r3
 800b8de:	d10f      	bne.n	800b900 <__swsetup_r+0x3c>
 800b8e0:	686c      	ldr	r4, [r5, #4]
 800b8e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b8e6:	b29a      	uxth	r2, r3
 800b8e8:	0715      	lsls	r5, r2, #28
 800b8ea:	d42c      	bmi.n	800b946 <__swsetup_r+0x82>
 800b8ec:	06d0      	lsls	r0, r2, #27
 800b8ee:	d411      	bmi.n	800b914 <__swsetup_r+0x50>
 800b8f0:	2209      	movs	r2, #9
 800b8f2:	6032      	str	r2, [r6, #0]
 800b8f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b8f8:	81a3      	strh	r3, [r4, #12]
 800b8fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b8fe:	e03e      	b.n	800b97e <__swsetup_r+0xba>
 800b900:	4b25      	ldr	r3, [pc, #148]	; (800b998 <__swsetup_r+0xd4>)
 800b902:	429c      	cmp	r4, r3
 800b904:	d101      	bne.n	800b90a <__swsetup_r+0x46>
 800b906:	68ac      	ldr	r4, [r5, #8]
 800b908:	e7eb      	b.n	800b8e2 <__swsetup_r+0x1e>
 800b90a:	4b24      	ldr	r3, [pc, #144]	; (800b99c <__swsetup_r+0xd8>)
 800b90c:	429c      	cmp	r4, r3
 800b90e:	bf08      	it	eq
 800b910:	68ec      	ldreq	r4, [r5, #12]
 800b912:	e7e6      	b.n	800b8e2 <__swsetup_r+0x1e>
 800b914:	0751      	lsls	r1, r2, #29
 800b916:	d512      	bpl.n	800b93e <__swsetup_r+0x7a>
 800b918:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b91a:	b141      	cbz	r1, 800b92e <__swsetup_r+0x6a>
 800b91c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b920:	4299      	cmp	r1, r3
 800b922:	d002      	beq.n	800b92a <__swsetup_r+0x66>
 800b924:	4630      	mov	r0, r6
 800b926:	f000 fa19 	bl	800bd5c <_free_r>
 800b92a:	2300      	movs	r3, #0
 800b92c:	6363      	str	r3, [r4, #52]	; 0x34
 800b92e:	89a3      	ldrh	r3, [r4, #12]
 800b930:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b934:	81a3      	strh	r3, [r4, #12]
 800b936:	2300      	movs	r3, #0
 800b938:	6063      	str	r3, [r4, #4]
 800b93a:	6923      	ldr	r3, [r4, #16]
 800b93c:	6023      	str	r3, [r4, #0]
 800b93e:	89a3      	ldrh	r3, [r4, #12]
 800b940:	f043 0308 	orr.w	r3, r3, #8
 800b944:	81a3      	strh	r3, [r4, #12]
 800b946:	6923      	ldr	r3, [r4, #16]
 800b948:	b94b      	cbnz	r3, 800b95e <__swsetup_r+0x9a>
 800b94a:	89a3      	ldrh	r3, [r4, #12]
 800b94c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b950:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b954:	d003      	beq.n	800b95e <__swsetup_r+0x9a>
 800b956:	4621      	mov	r1, r4
 800b958:	4630      	mov	r0, r6
 800b95a:	f000 f9bf 	bl	800bcdc <__smakebuf_r>
 800b95e:	89a2      	ldrh	r2, [r4, #12]
 800b960:	f012 0301 	ands.w	r3, r2, #1
 800b964:	d00c      	beq.n	800b980 <__swsetup_r+0xbc>
 800b966:	2300      	movs	r3, #0
 800b968:	60a3      	str	r3, [r4, #8]
 800b96a:	6963      	ldr	r3, [r4, #20]
 800b96c:	425b      	negs	r3, r3
 800b96e:	61a3      	str	r3, [r4, #24]
 800b970:	6923      	ldr	r3, [r4, #16]
 800b972:	b953      	cbnz	r3, 800b98a <__swsetup_r+0xc6>
 800b974:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b978:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800b97c:	d1ba      	bne.n	800b8f4 <__swsetup_r+0x30>
 800b97e:	bd70      	pop	{r4, r5, r6, pc}
 800b980:	0792      	lsls	r2, r2, #30
 800b982:	bf58      	it	pl
 800b984:	6963      	ldrpl	r3, [r4, #20]
 800b986:	60a3      	str	r3, [r4, #8]
 800b988:	e7f2      	b.n	800b970 <__swsetup_r+0xac>
 800b98a:	2000      	movs	r0, #0
 800b98c:	e7f7      	b.n	800b97e <__swsetup_r+0xba>
 800b98e:	bf00      	nop
 800b990:	20000060 	.word	0x20000060
 800b994:	0800c9a4 	.word	0x0800c9a4
 800b998:	0800c9c4 	.word	0x0800c9c4
 800b99c:	0800c984 	.word	0x0800c984

0800b9a0 <__sflush_r>:
 800b9a0:	898a      	ldrh	r2, [r1, #12]
 800b9a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9a6:	4605      	mov	r5, r0
 800b9a8:	0710      	lsls	r0, r2, #28
 800b9aa:	460c      	mov	r4, r1
 800b9ac:	d458      	bmi.n	800ba60 <__sflush_r+0xc0>
 800b9ae:	684b      	ldr	r3, [r1, #4]
 800b9b0:	2b00      	cmp	r3, #0
 800b9b2:	dc05      	bgt.n	800b9c0 <__sflush_r+0x20>
 800b9b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	dc02      	bgt.n	800b9c0 <__sflush_r+0x20>
 800b9ba:	2000      	movs	r0, #0
 800b9bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9c2:	2e00      	cmp	r6, #0
 800b9c4:	d0f9      	beq.n	800b9ba <__sflush_r+0x1a>
 800b9c6:	2300      	movs	r3, #0
 800b9c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b9cc:	682f      	ldr	r7, [r5, #0]
 800b9ce:	6a21      	ldr	r1, [r4, #32]
 800b9d0:	602b      	str	r3, [r5, #0]
 800b9d2:	d032      	beq.n	800ba3a <__sflush_r+0x9a>
 800b9d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b9d6:	89a3      	ldrh	r3, [r4, #12]
 800b9d8:	075a      	lsls	r2, r3, #29
 800b9da:	d505      	bpl.n	800b9e8 <__sflush_r+0x48>
 800b9dc:	6863      	ldr	r3, [r4, #4]
 800b9de:	1ac0      	subs	r0, r0, r3
 800b9e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b9e2:	b10b      	cbz	r3, 800b9e8 <__sflush_r+0x48>
 800b9e4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b9e6:	1ac0      	subs	r0, r0, r3
 800b9e8:	2300      	movs	r3, #0
 800b9ea:	4602      	mov	r2, r0
 800b9ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b9ee:	6a21      	ldr	r1, [r4, #32]
 800b9f0:	4628      	mov	r0, r5
 800b9f2:	47b0      	blx	r6
 800b9f4:	1c43      	adds	r3, r0, #1
 800b9f6:	89a3      	ldrh	r3, [r4, #12]
 800b9f8:	d106      	bne.n	800ba08 <__sflush_r+0x68>
 800b9fa:	6829      	ldr	r1, [r5, #0]
 800b9fc:	291d      	cmp	r1, #29
 800b9fe:	d848      	bhi.n	800ba92 <__sflush_r+0xf2>
 800ba00:	4a29      	ldr	r2, [pc, #164]	; (800baa8 <__sflush_r+0x108>)
 800ba02:	40ca      	lsrs	r2, r1
 800ba04:	07d6      	lsls	r6, r2, #31
 800ba06:	d544      	bpl.n	800ba92 <__sflush_r+0xf2>
 800ba08:	2200      	movs	r2, #0
 800ba0a:	6062      	str	r2, [r4, #4]
 800ba0c:	04d9      	lsls	r1, r3, #19
 800ba0e:	6922      	ldr	r2, [r4, #16]
 800ba10:	6022      	str	r2, [r4, #0]
 800ba12:	d504      	bpl.n	800ba1e <__sflush_r+0x7e>
 800ba14:	1c42      	adds	r2, r0, #1
 800ba16:	d101      	bne.n	800ba1c <__sflush_r+0x7c>
 800ba18:	682b      	ldr	r3, [r5, #0]
 800ba1a:	b903      	cbnz	r3, 800ba1e <__sflush_r+0x7e>
 800ba1c:	6560      	str	r0, [r4, #84]	; 0x54
 800ba1e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ba20:	602f      	str	r7, [r5, #0]
 800ba22:	2900      	cmp	r1, #0
 800ba24:	d0c9      	beq.n	800b9ba <__sflush_r+0x1a>
 800ba26:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ba2a:	4299      	cmp	r1, r3
 800ba2c:	d002      	beq.n	800ba34 <__sflush_r+0x94>
 800ba2e:	4628      	mov	r0, r5
 800ba30:	f000 f994 	bl	800bd5c <_free_r>
 800ba34:	2000      	movs	r0, #0
 800ba36:	6360      	str	r0, [r4, #52]	; 0x34
 800ba38:	e7c0      	b.n	800b9bc <__sflush_r+0x1c>
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	4628      	mov	r0, r5
 800ba3e:	47b0      	blx	r6
 800ba40:	1c41      	adds	r1, r0, #1
 800ba42:	d1c8      	bne.n	800b9d6 <__sflush_r+0x36>
 800ba44:	682b      	ldr	r3, [r5, #0]
 800ba46:	2b00      	cmp	r3, #0
 800ba48:	d0c5      	beq.n	800b9d6 <__sflush_r+0x36>
 800ba4a:	2b1d      	cmp	r3, #29
 800ba4c:	d001      	beq.n	800ba52 <__sflush_r+0xb2>
 800ba4e:	2b16      	cmp	r3, #22
 800ba50:	d101      	bne.n	800ba56 <__sflush_r+0xb6>
 800ba52:	602f      	str	r7, [r5, #0]
 800ba54:	e7b1      	b.n	800b9ba <__sflush_r+0x1a>
 800ba56:	89a3      	ldrh	r3, [r4, #12]
 800ba58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba5c:	81a3      	strh	r3, [r4, #12]
 800ba5e:	e7ad      	b.n	800b9bc <__sflush_r+0x1c>
 800ba60:	690f      	ldr	r7, [r1, #16]
 800ba62:	2f00      	cmp	r7, #0
 800ba64:	d0a9      	beq.n	800b9ba <__sflush_r+0x1a>
 800ba66:	0793      	lsls	r3, r2, #30
 800ba68:	680e      	ldr	r6, [r1, #0]
 800ba6a:	bf08      	it	eq
 800ba6c:	694b      	ldreq	r3, [r1, #20]
 800ba6e:	600f      	str	r7, [r1, #0]
 800ba70:	bf18      	it	ne
 800ba72:	2300      	movne	r3, #0
 800ba74:	eba6 0807 	sub.w	r8, r6, r7
 800ba78:	608b      	str	r3, [r1, #8]
 800ba7a:	f1b8 0f00 	cmp.w	r8, #0
 800ba7e:	dd9c      	ble.n	800b9ba <__sflush_r+0x1a>
 800ba80:	4643      	mov	r3, r8
 800ba82:	463a      	mov	r2, r7
 800ba84:	6a21      	ldr	r1, [r4, #32]
 800ba86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ba88:	4628      	mov	r0, r5
 800ba8a:	47b0      	blx	r6
 800ba8c:	2800      	cmp	r0, #0
 800ba8e:	dc06      	bgt.n	800ba9e <__sflush_r+0xfe>
 800ba90:	89a3      	ldrh	r3, [r4, #12]
 800ba92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ba96:	81a3      	strh	r3, [r4, #12]
 800ba98:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800ba9c:	e78e      	b.n	800b9bc <__sflush_r+0x1c>
 800ba9e:	4407      	add	r7, r0
 800baa0:	eba8 0800 	sub.w	r8, r8, r0
 800baa4:	e7e9      	b.n	800ba7a <__sflush_r+0xda>
 800baa6:	bf00      	nop
 800baa8:	20400001 	.word	0x20400001

0800baac <_fflush_r>:
 800baac:	b538      	push	{r3, r4, r5, lr}
 800baae:	690b      	ldr	r3, [r1, #16]
 800bab0:	4605      	mov	r5, r0
 800bab2:	460c      	mov	r4, r1
 800bab4:	b1db      	cbz	r3, 800baee <_fflush_r+0x42>
 800bab6:	b118      	cbz	r0, 800bac0 <_fflush_r+0x14>
 800bab8:	6983      	ldr	r3, [r0, #24]
 800baba:	b90b      	cbnz	r3, 800bac0 <_fflush_r+0x14>
 800babc:	f000 f860 	bl	800bb80 <__sinit>
 800bac0:	4b0c      	ldr	r3, [pc, #48]	; (800baf4 <_fflush_r+0x48>)
 800bac2:	429c      	cmp	r4, r3
 800bac4:	d109      	bne.n	800bada <_fflush_r+0x2e>
 800bac6:	686c      	ldr	r4, [r5, #4]
 800bac8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bacc:	b17b      	cbz	r3, 800baee <_fflush_r+0x42>
 800bace:	4621      	mov	r1, r4
 800bad0:	4628      	mov	r0, r5
 800bad2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bad6:	f7ff bf63 	b.w	800b9a0 <__sflush_r>
 800bada:	4b07      	ldr	r3, [pc, #28]	; (800baf8 <_fflush_r+0x4c>)
 800badc:	429c      	cmp	r4, r3
 800bade:	d101      	bne.n	800bae4 <_fflush_r+0x38>
 800bae0:	68ac      	ldr	r4, [r5, #8]
 800bae2:	e7f1      	b.n	800bac8 <_fflush_r+0x1c>
 800bae4:	4b05      	ldr	r3, [pc, #20]	; (800bafc <_fflush_r+0x50>)
 800bae6:	429c      	cmp	r4, r3
 800bae8:	bf08      	it	eq
 800baea:	68ec      	ldreq	r4, [r5, #12]
 800baec:	e7ec      	b.n	800bac8 <_fflush_r+0x1c>
 800baee:	2000      	movs	r0, #0
 800baf0:	bd38      	pop	{r3, r4, r5, pc}
 800baf2:	bf00      	nop
 800baf4:	0800c9a4 	.word	0x0800c9a4
 800baf8:	0800c9c4 	.word	0x0800c9c4
 800bafc:	0800c984 	.word	0x0800c984

0800bb00 <std>:
 800bb00:	2300      	movs	r3, #0
 800bb02:	b510      	push	{r4, lr}
 800bb04:	4604      	mov	r4, r0
 800bb06:	e9c0 3300 	strd	r3, r3, [r0]
 800bb0a:	6083      	str	r3, [r0, #8]
 800bb0c:	8181      	strh	r1, [r0, #12]
 800bb0e:	6643      	str	r3, [r0, #100]	; 0x64
 800bb10:	81c2      	strh	r2, [r0, #14]
 800bb12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800bb16:	6183      	str	r3, [r0, #24]
 800bb18:	4619      	mov	r1, r3
 800bb1a:	2208      	movs	r2, #8
 800bb1c:	305c      	adds	r0, #92	; 0x5c
 800bb1e:	f7ff fdcb 	bl	800b6b8 <memset>
 800bb22:	4b05      	ldr	r3, [pc, #20]	; (800bb38 <std+0x38>)
 800bb24:	6263      	str	r3, [r4, #36]	; 0x24
 800bb26:	4b05      	ldr	r3, [pc, #20]	; (800bb3c <std+0x3c>)
 800bb28:	62a3      	str	r3, [r4, #40]	; 0x28
 800bb2a:	4b05      	ldr	r3, [pc, #20]	; (800bb40 <std+0x40>)
 800bb2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800bb2e:	4b05      	ldr	r3, [pc, #20]	; (800bb44 <std+0x44>)
 800bb30:	6224      	str	r4, [r4, #32]
 800bb32:	6323      	str	r3, [r4, #48]	; 0x30
 800bb34:	bd10      	pop	{r4, pc}
 800bb36:	bf00      	nop
 800bb38:	0800c45d 	.word	0x0800c45d
 800bb3c:	0800c47f 	.word	0x0800c47f
 800bb40:	0800c4b7 	.word	0x0800c4b7
 800bb44:	0800c4db 	.word	0x0800c4db

0800bb48 <_cleanup_r>:
 800bb48:	4901      	ldr	r1, [pc, #4]	; (800bb50 <_cleanup_r+0x8>)
 800bb4a:	f000 b885 	b.w	800bc58 <_fwalk_reent>
 800bb4e:	bf00      	nop
 800bb50:	0800baad 	.word	0x0800baad

0800bb54 <__sfmoreglue>:
 800bb54:	b570      	push	{r4, r5, r6, lr}
 800bb56:	1e4a      	subs	r2, r1, #1
 800bb58:	2568      	movs	r5, #104	; 0x68
 800bb5a:	4355      	muls	r5, r2
 800bb5c:	460e      	mov	r6, r1
 800bb5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800bb62:	f000 f949 	bl	800bdf8 <_malloc_r>
 800bb66:	4604      	mov	r4, r0
 800bb68:	b140      	cbz	r0, 800bb7c <__sfmoreglue+0x28>
 800bb6a:	2100      	movs	r1, #0
 800bb6c:	e9c0 1600 	strd	r1, r6, [r0]
 800bb70:	300c      	adds	r0, #12
 800bb72:	60a0      	str	r0, [r4, #8]
 800bb74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800bb78:	f7ff fd9e 	bl	800b6b8 <memset>
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	bd70      	pop	{r4, r5, r6, pc}

0800bb80 <__sinit>:
 800bb80:	6983      	ldr	r3, [r0, #24]
 800bb82:	b510      	push	{r4, lr}
 800bb84:	4604      	mov	r4, r0
 800bb86:	bb33      	cbnz	r3, 800bbd6 <__sinit+0x56>
 800bb88:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800bb8c:	6503      	str	r3, [r0, #80]	; 0x50
 800bb8e:	4b12      	ldr	r3, [pc, #72]	; (800bbd8 <__sinit+0x58>)
 800bb90:	4a12      	ldr	r2, [pc, #72]	; (800bbdc <__sinit+0x5c>)
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	6282      	str	r2, [r0, #40]	; 0x28
 800bb96:	4298      	cmp	r0, r3
 800bb98:	bf04      	itt	eq
 800bb9a:	2301      	moveq	r3, #1
 800bb9c:	6183      	streq	r3, [r0, #24]
 800bb9e:	f000 f81f 	bl	800bbe0 <__sfp>
 800bba2:	6060      	str	r0, [r4, #4]
 800bba4:	4620      	mov	r0, r4
 800bba6:	f000 f81b 	bl	800bbe0 <__sfp>
 800bbaa:	60a0      	str	r0, [r4, #8]
 800bbac:	4620      	mov	r0, r4
 800bbae:	f000 f817 	bl	800bbe0 <__sfp>
 800bbb2:	2200      	movs	r2, #0
 800bbb4:	60e0      	str	r0, [r4, #12]
 800bbb6:	2104      	movs	r1, #4
 800bbb8:	6860      	ldr	r0, [r4, #4]
 800bbba:	f7ff ffa1 	bl	800bb00 <std>
 800bbbe:	2201      	movs	r2, #1
 800bbc0:	2109      	movs	r1, #9
 800bbc2:	68a0      	ldr	r0, [r4, #8]
 800bbc4:	f7ff ff9c 	bl	800bb00 <std>
 800bbc8:	2202      	movs	r2, #2
 800bbca:	2112      	movs	r1, #18
 800bbcc:	68e0      	ldr	r0, [r4, #12]
 800bbce:	f7ff ff97 	bl	800bb00 <std>
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	61a3      	str	r3, [r4, #24]
 800bbd6:	bd10      	pop	{r4, pc}
 800bbd8:	0800c980 	.word	0x0800c980
 800bbdc:	0800bb49 	.word	0x0800bb49

0800bbe0 <__sfp>:
 800bbe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe2:	4b1b      	ldr	r3, [pc, #108]	; (800bc50 <__sfp+0x70>)
 800bbe4:	681e      	ldr	r6, [r3, #0]
 800bbe6:	69b3      	ldr	r3, [r6, #24]
 800bbe8:	4607      	mov	r7, r0
 800bbea:	b913      	cbnz	r3, 800bbf2 <__sfp+0x12>
 800bbec:	4630      	mov	r0, r6
 800bbee:	f7ff ffc7 	bl	800bb80 <__sinit>
 800bbf2:	3648      	adds	r6, #72	; 0x48
 800bbf4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800bbf8:	3b01      	subs	r3, #1
 800bbfa:	d503      	bpl.n	800bc04 <__sfp+0x24>
 800bbfc:	6833      	ldr	r3, [r6, #0]
 800bbfe:	b133      	cbz	r3, 800bc0e <__sfp+0x2e>
 800bc00:	6836      	ldr	r6, [r6, #0]
 800bc02:	e7f7      	b.n	800bbf4 <__sfp+0x14>
 800bc04:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800bc08:	b16d      	cbz	r5, 800bc26 <__sfp+0x46>
 800bc0a:	3468      	adds	r4, #104	; 0x68
 800bc0c:	e7f4      	b.n	800bbf8 <__sfp+0x18>
 800bc0e:	2104      	movs	r1, #4
 800bc10:	4638      	mov	r0, r7
 800bc12:	f7ff ff9f 	bl	800bb54 <__sfmoreglue>
 800bc16:	6030      	str	r0, [r6, #0]
 800bc18:	2800      	cmp	r0, #0
 800bc1a:	d1f1      	bne.n	800bc00 <__sfp+0x20>
 800bc1c:	230c      	movs	r3, #12
 800bc1e:	603b      	str	r3, [r7, #0]
 800bc20:	4604      	mov	r4, r0
 800bc22:	4620      	mov	r0, r4
 800bc24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc26:	4b0b      	ldr	r3, [pc, #44]	; (800bc54 <__sfp+0x74>)
 800bc28:	6665      	str	r5, [r4, #100]	; 0x64
 800bc2a:	e9c4 5500 	strd	r5, r5, [r4]
 800bc2e:	60a5      	str	r5, [r4, #8]
 800bc30:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800bc34:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800bc38:	2208      	movs	r2, #8
 800bc3a:	4629      	mov	r1, r5
 800bc3c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bc40:	f7ff fd3a 	bl	800b6b8 <memset>
 800bc44:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800bc48:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800bc4c:	e7e9      	b.n	800bc22 <__sfp+0x42>
 800bc4e:	bf00      	nop
 800bc50:	0800c980 	.word	0x0800c980
 800bc54:	ffff0001 	.word	0xffff0001

0800bc58 <_fwalk_reent>:
 800bc58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc5c:	4680      	mov	r8, r0
 800bc5e:	4689      	mov	r9, r1
 800bc60:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800bc64:	2600      	movs	r6, #0
 800bc66:	b914      	cbnz	r4, 800bc6e <_fwalk_reent+0x16>
 800bc68:	4630      	mov	r0, r6
 800bc6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bc6e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800bc72:	3f01      	subs	r7, #1
 800bc74:	d501      	bpl.n	800bc7a <_fwalk_reent+0x22>
 800bc76:	6824      	ldr	r4, [r4, #0]
 800bc78:	e7f5      	b.n	800bc66 <_fwalk_reent+0xe>
 800bc7a:	89ab      	ldrh	r3, [r5, #12]
 800bc7c:	2b01      	cmp	r3, #1
 800bc7e:	d907      	bls.n	800bc90 <_fwalk_reent+0x38>
 800bc80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800bc84:	3301      	adds	r3, #1
 800bc86:	d003      	beq.n	800bc90 <_fwalk_reent+0x38>
 800bc88:	4629      	mov	r1, r5
 800bc8a:	4640      	mov	r0, r8
 800bc8c:	47c8      	blx	r9
 800bc8e:	4306      	orrs	r6, r0
 800bc90:	3568      	adds	r5, #104	; 0x68
 800bc92:	e7ee      	b.n	800bc72 <_fwalk_reent+0x1a>

0800bc94 <__swhatbuf_r>:
 800bc94:	b570      	push	{r4, r5, r6, lr}
 800bc96:	460e      	mov	r6, r1
 800bc98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc9c:	2900      	cmp	r1, #0
 800bc9e:	b096      	sub	sp, #88	; 0x58
 800bca0:	4614      	mov	r4, r2
 800bca2:	461d      	mov	r5, r3
 800bca4:	da07      	bge.n	800bcb6 <__swhatbuf_r+0x22>
 800bca6:	2300      	movs	r3, #0
 800bca8:	602b      	str	r3, [r5, #0]
 800bcaa:	89b3      	ldrh	r3, [r6, #12]
 800bcac:	061a      	lsls	r2, r3, #24
 800bcae:	d410      	bmi.n	800bcd2 <__swhatbuf_r+0x3e>
 800bcb0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bcb4:	e00e      	b.n	800bcd4 <__swhatbuf_r+0x40>
 800bcb6:	466a      	mov	r2, sp
 800bcb8:	f000 fc36 	bl	800c528 <_fstat_r>
 800bcbc:	2800      	cmp	r0, #0
 800bcbe:	dbf2      	blt.n	800bca6 <__swhatbuf_r+0x12>
 800bcc0:	9a01      	ldr	r2, [sp, #4]
 800bcc2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bcc6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bcca:	425a      	negs	r2, r3
 800bccc:	415a      	adcs	r2, r3
 800bcce:	602a      	str	r2, [r5, #0]
 800bcd0:	e7ee      	b.n	800bcb0 <__swhatbuf_r+0x1c>
 800bcd2:	2340      	movs	r3, #64	; 0x40
 800bcd4:	2000      	movs	r0, #0
 800bcd6:	6023      	str	r3, [r4, #0]
 800bcd8:	b016      	add	sp, #88	; 0x58
 800bcda:	bd70      	pop	{r4, r5, r6, pc}

0800bcdc <__smakebuf_r>:
 800bcdc:	898b      	ldrh	r3, [r1, #12]
 800bcde:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bce0:	079d      	lsls	r5, r3, #30
 800bce2:	4606      	mov	r6, r0
 800bce4:	460c      	mov	r4, r1
 800bce6:	d507      	bpl.n	800bcf8 <__smakebuf_r+0x1c>
 800bce8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bcec:	6023      	str	r3, [r4, #0]
 800bcee:	6123      	str	r3, [r4, #16]
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	6163      	str	r3, [r4, #20]
 800bcf4:	b002      	add	sp, #8
 800bcf6:	bd70      	pop	{r4, r5, r6, pc}
 800bcf8:	ab01      	add	r3, sp, #4
 800bcfa:	466a      	mov	r2, sp
 800bcfc:	f7ff ffca 	bl	800bc94 <__swhatbuf_r>
 800bd00:	9900      	ldr	r1, [sp, #0]
 800bd02:	4605      	mov	r5, r0
 800bd04:	4630      	mov	r0, r6
 800bd06:	f000 f877 	bl	800bdf8 <_malloc_r>
 800bd0a:	b948      	cbnz	r0, 800bd20 <__smakebuf_r+0x44>
 800bd0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bd10:	059a      	lsls	r2, r3, #22
 800bd12:	d4ef      	bmi.n	800bcf4 <__smakebuf_r+0x18>
 800bd14:	f023 0303 	bic.w	r3, r3, #3
 800bd18:	f043 0302 	orr.w	r3, r3, #2
 800bd1c:	81a3      	strh	r3, [r4, #12]
 800bd1e:	e7e3      	b.n	800bce8 <__smakebuf_r+0xc>
 800bd20:	4b0d      	ldr	r3, [pc, #52]	; (800bd58 <__smakebuf_r+0x7c>)
 800bd22:	62b3      	str	r3, [r6, #40]	; 0x28
 800bd24:	89a3      	ldrh	r3, [r4, #12]
 800bd26:	6020      	str	r0, [r4, #0]
 800bd28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd2c:	81a3      	strh	r3, [r4, #12]
 800bd2e:	9b00      	ldr	r3, [sp, #0]
 800bd30:	6163      	str	r3, [r4, #20]
 800bd32:	9b01      	ldr	r3, [sp, #4]
 800bd34:	6120      	str	r0, [r4, #16]
 800bd36:	b15b      	cbz	r3, 800bd50 <__smakebuf_r+0x74>
 800bd38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd3c:	4630      	mov	r0, r6
 800bd3e:	f000 fc05 	bl	800c54c <_isatty_r>
 800bd42:	b128      	cbz	r0, 800bd50 <__smakebuf_r+0x74>
 800bd44:	89a3      	ldrh	r3, [r4, #12]
 800bd46:	f023 0303 	bic.w	r3, r3, #3
 800bd4a:	f043 0301 	orr.w	r3, r3, #1
 800bd4e:	81a3      	strh	r3, [r4, #12]
 800bd50:	89a3      	ldrh	r3, [r4, #12]
 800bd52:	431d      	orrs	r5, r3
 800bd54:	81a5      	strh	r5, [r4, #12]
 800bd56:	e7cd      	b.n	800bcf4 <__smakebuf_r+0x18>
 800bd58:	0800bb49 	.word	0x0800bb49

0800bd5c <_free_r>:
 800bd5c:	b538      	push	{r3, r4, r5, lr}
 800bd5e:	4605      	mov	r5, r0
 800bd60:	2900      	cmp	r1, #0
 800bd62:	d045      	beq.n	800bdf0 <_free_r+0x94>
 800bd64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bd68:	1f0c      	subs	r4, r1, #4
 800bd6a:	2b00      	cmp	r3, #0
 800bd6c:	bfb8      	it	lt
 800bd6e:	18e4      	addlt	r4, r4, r3
 800bd70:	f000 fc0e 	bl	800c590 <__malloc_lock>
 800bd74:	4a1f      	ldr	r2, [pc, #124]	; (800bdf4 <_free_r+0x98>)
 800bd76:	6813      	ldr	r3, [r2, #0]
 800bd78:	4610      	mov	r0, r2
 800bd7a:	b933      	cbnz	r3, 800bd8a <_free_r+0x2e>
 800bd7c:	6063      	str	r3, [r4, #4]
 800bd7e:	6014      	str	r4, [r2, #0]
 800bd80:	4628      	mov	r0, r5
 800bd82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd86:	f000 bc04 	b.w	800c592 <__malloc_unlock>
 800bd8a:	42a3      	cmp	r3, r4
 800bd8c:	d90c      	bls.n	800bda8 <_free_r+0x4c>
 800bd8e:	6821      	ldr	r1, [r4, #0]
 800bd90:	1862      	adds	r2, r4, r1
 800bd92:	4293      	cmp	r3, r2
 800bd94:	bf04      	itt	eq
 800bd96:	681a      	ldreq	r2, [r3, #0]
 800bd98:	685b      	ldreq	r3, [r3, #4]
 800bd9a:	6063      	str	r3, [r4, #4]
 800bd9c:	bf04      	itt	eq
 800bd9e:	1852      	addeq	r2, r2, r1
 800bda0:	6022      	streq	r2, [r4, #0]
 800bda2:	6004      	str	r4, [r0, #0]
 800bda4:	e7ec      	b.n	800bd80 <_free_r+0x24>
 800bda6:	4613      	mov	r3, r2
 800bda8:	685a      	ldr	r2, [r3, #4]
 800bdaa:	b10a      	cbz	r2, 800bdb0 <_free_r+0x54>
 800bdac:	42a2      	cmp	r2, r4
 800bdae:	d9fa      	bls.n	800bda6 <_free_r+0x4a>
 800bdb0:	6819      	ldr	r1, [r3, #0]
 800bdb2:	1858      	adds	r0, r3, r1
 800bdb4:	42a0      	cmp	r0, r4
 800bdb6:	d10b      	bne.n	800bdd0 <_free_r+0x74>
 800bdb8:	6820      	ldr	r0, [r4, #0]
 800bdba:	4401      	add	r1, r0
 800bdbc:	1858      	adds	r0, r3, r1
 800bdbe:	4282      	cmp	r2, r0
 800bdc0:	6019      	str	r1, [r3, #0]
 800bdc2:	d1dd      	bne.n	800bd80 <_free_r+0x24>
 800bdc4:	6810      	ldr	r0, [r2, #0]
 800bdc6:	6852      	ldr	r2, [r2, #4]
 800bdc8:	605a      	str	r2, [r3, #4]
 800bdca:	4401      	add	r1, r0
 800bdcc:	6019      	str	r1, [r3, #0]
 800bdce:	e7d7      	b.n	800bd80 <_free_r+0x24>
 800bdd0:	d902      	bls.n	800bdd8 <_free_r+0x7c>
 800bdd2:	230c      	movs	r3, #12
 800bdd4:	602b      	str	r3, [r5, #0]
 800bdd6:	e7d3      	b.n	800bd80 <_free_r+0x24>
 800bdd8:	6820      	ldr	r0, [r4, #0]
 800bdda:	1821      	adds	r1, r4, r0
 800bddc:	428a      	cmp	r2, r1
 800bdde:	bf04      	itt	eq
 800bde0:	6811      	ldreq	r1, [r2, #0]
 800bde2:	6852      	ldreq	r2, [r2, #4]
 800bde4:	6062      	str	r2, [r4, #4]
 800bde6:	bf04      	itt	eq
 800bde8:	1809      	addeq	r1, r1, r0
 800bdea:	6021      	streq	r1, [r4, #0]
 800bdec:	605c      	str	r4, [r3, #4]
 800bdee:	e7c7      	b.n	800bd80 <_free_r+0x24>
 800bdf0:	bd38      	pop	{r3, r4, r5, pc}
 800bdf2:	bf00      	nop
 800bdf4:	20001344 	.word	0x20001344

0800bdf8 <_malloc_r>:
 800bdf8:	b570      	push	{r4, r5, r6, lr}
 800bdfa:	1ccd      	adds	r5, r1, #3
 800bdfc:	f025 0503 	bic.w	r5, r5, #3
 800be00:	3508      	adds	r5, #8
 800be02:	2d0c      	cmp	r5, #12
 800be04:	bf38      	it	cc
 800be06:	250c      	movcc	r5, #12
 800be08:	2d00      	cmp	r5, #0
 800be0a:	4606      	mov	r6, r0
 800be0c:	db01      	blt.n	800be12 <_malloc_r+0x1a>
 800be0e:	42a9      	cmp	r1, r5
 800be10:	d903      	bls.n	800be1a <_malloc_r+0x22>
 800be12:	230c      	movs	r3, #12
 800be14:	6033      	str	r3, [r6, #0]
 800be16:	2000      	movs	r0, #0
 800be18:	bd70      	pop	{r4, r5, r6, pc}
 800be1a:	f000 fbb9 	bl	800c590 <__malloc_lock>
 800be1e:	4a21      	ldr	r2, [pc, #132]	; (800bea4 <_malloc_r+0xac>)
 800be20:	6814      	ldr	r4, [r2, #0]
 800be22:	4621      	mov	r1, r4
 800be24:	b991      	cbnz	r1, 800be4c <_malloc_r+0x54>
 800be26:	4c20      	ldr	r4, [pc, #128]	; (800bea8 <_malloc_r+0xb0>)
 800be28:	6823      	ldr	r3, [r4, #0]
 800be2a:	b91b      	cbnz	r3, 800be34 <_malloc_r+0x3c>
 800be2c:	4630      	mov	r0, r6
 800be2e:	f000 fb05 	bl	800c43c <_sbrk_r>
 800be32:	6020      	str	r0, [r4, #0]
 800be34:	4629      	mov	r1, r5
 800be36:	4630      	mov	r0, r6
 800be38:	f000 fb00 	bl	800c43c <_sbrk_r>
 800be3c:	1c43      	adds	r3, r0, #1
 800be3e:	d124      	bne.n	800be8a <_malloc_r+0x92>
 800be40:	230c      	movs	r3, #12
 800be42:	6033      	str	r3, [r6, #0]
 800be44:	4630      	mov	r0, r6
 800be46:	f000 fba4 	bl	800c592 <__malloc_unlock>
 800be4a:	e7e4      	b.n	800be16 <_malloc_r+0x1e>
 800be4c:	680b      	ldr	r3, [r1, #0]
 800be4e:	1b5b      	subs	r3, r3, r5
 800be50:	d418      	bmi.n	800be84 <_malloc_r+0x8c>
 800be52:	2b0b      	cmp	r3, #11
 800be54:	d90f      	bls.n	800be76 <_malloc_r+0x7e>
 800be56:	600b      	str	r3, [r1, #0]
 800be58:	50cd      	str	r5, [r1, r3]
 800be5a:	18cc      	adds	r4, r1, r3
 800be5c:	4630      	mov	r0, r6
 800be5e:	f000 fb98 	bl	800c592 <__malloc_unlock>
 800be62:	f104 000b 	add.w	r0, r4, #11
 800be66:	1d23      	adds	r3, r4, #4
 800be68:	f020 0007 	bic.w	r0, r0, #7
 800be6c:	1ac3      	subs	r3, r0, r3
 800be6e:	d0d3      	beq.n	800be18 <_malloc_r+0x20>
 800be70:	425a      	negs	r2, r3
 800be72:	50e2      	str	r2, [r4, r3]
 800be74:	e7d0      	b.n	800be18 <_malloc_r+0x20>
 800be76:	428c      	cmp	r4, r1
 800be78:	684b      	ldr	r3, [r1, #4]
 800be7a:	bf16      	itet	ne
 800be7c:	6063      	strne	r3, [r4, #4]
 800be7e:	6013      	streq	r3, [r2, #0]
 800be80:	460c      	movne	r4, r1
 800be82:	e7eb      	b.n	800be5c <_malloc_r+0x64>
 800be84:	460c      	mov	r4, r1
 800be86:	6849      	ldr	r1, [r1, #4]
 800be88:	e7cc      	b.n	800be24 <_malloc_r+0x2c>
 800be8a:	1cc4      	adds	r4, r0, #3
 800be8c:	f024 0403 	bic.w	r4, r4, #3
 800be90:	42a0      	cmp	r0, r4
 800be92:	d005      	beq.n	800bea0 <_malloc_r+0xa8>
 800be94:	1a21      	subs	r1, r4, r0
 800be96:	4630      	mov	r0, r6
 800be98:	f000 fad0 	bl	800c43c <_sbrk_r>
 800be9c:	3001      	adds	r0, #1
 800be9e:	d0cf      	beq.n	800be40 <_malloc_r+0x48>
 800bea0:	6025      	str	r5, [r4, #0]
 800bea2:	e7db      	b.n	800be5c <_malloc_r+0x64>
 800bea4:	20001344 	.word	0x20001344
 800bea8:	20001348 	.word	0x20001348

0800beac <__sfputc_r>:
 800beac:	6893      	ldr	r3, [r2, #8]
 800beae:	3b01      	subs	r3, #1
 800beb0:	2b00      	cmp	r3, #0
 800beb2:	b410      	push	{r4}
 800beb4:	6093      	str	r3, [r2, #8]
 800beb6:	da08      	bge.n	800beca <__sfputc_r+0x1e>
 800beb8:	6994      	ldr	r4, [r2, #24]
 800beba:	42a3      	cmp	r3, r4
 800bebc:	db01      	blt.n	800bec2 <__sfputc_r+0x16>
 800bebe:	290a      	cmp	r1, #10
 800bec0:	d103      	bne.n	800beca <__sfputc_r+0x1e>
 800bec2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bec6:	f7ff bcab 	b.w	800b820 <__swbuf_r>
 800beca:	6813      	ldr	r3, [r2, #0]
 800becc:	1c58      	adds	r0, r3, #1
 800bece:	6010      	str	r0, [r2, #0]
 800bed0:	7019      	strb	r1, [r3, #0]
 800bed2:	4608      	mov	r0, r1
 800bed4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bed8:	4770      	bx	lr

0800beda <__sfputs_r>:
 800beda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bedc:	4606      	mov	r6, r0
 800bede:	460f      	mov	r7, r1
 800bee0:	4614      	mov	r4, r2
 800bee2:	18d5      	adds	r5, r2, r3
 800bee4:	42ac      	cmp	r4, r5
 800bee6:	d101      	bne.n	800beec <__sfputs_r+0x12>
 800bee8:	2000      	movs	r0, #0
 800beea:	e007      	b.n	800befc <__sfputs_r+0x22>
 800beec:	463a      	mov	r2, r7
 800beee:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bef2:	4630      	mov	r0, r6
 800bef4:	f7ff ffda 	bl	800beac <__sfputc_r>
 800bef8:	1c43      	adds	r3, r0, #1
 800befa:	d1f3      	bne.n	800bee4 <__sfputs_r+0xa>
 800befc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800bf00 <_vfiprintf_r>:
 800bf00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf04:	460c      	mov	r4, r1
 800bf06:	b09d      	sub	sp, #116	; 0x74
 800bf08:	4617      	mov	r7, r2
 800bf0a:	461d      	mov	r5, r3
 800bf0c:	4606      	mov	r6, r0
 800bf0e:	b118      	cbz	r0, 800bf18 <_vfiprintf_r+0x18>
 800bf10:	6983      	ldr	r3, [r0, #24]
 800bf12:	b90b      	cbnz	r3, 800bf18 <_vfiprintf_r+0x18>
 800bf14:	f7ff fe34 	bl	800bb80 <__sinit>
 800bf18:	4b7c      	ldr	r3, [pc, #496]	; (800c10c <_vfiprintf_r+0x20c>)
 800bf1a:	429c      	cmp	r4, r3
 800bf1c:	d158      	bne.n	800bfd0 <_vfiprintf_r+0xd0>
 800bf1e:	6874      	ldr	r4, [r6, #4]
 800bf20:	89a3      	ldrh	r3, [r4, #12]
 800bf22:	0718      	lsls	r0, r3, #28
 800bf24:	d55e      	bpl.n	800bfe4 <_vfiprintf_r+0xe4>
 800bf26:	6923      	ldr	r3, [r4, #16]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d05b      	beq.n	800bfe4 <_vfiprintf_r+0xe4>
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	9309      	str	r3, [sp, #36]	; 0x24
 800bf30:	2320      	movs	r3, #32
 800bf32:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bf36:	2330      	movs	r3, #48	; 0x30
 800bf38:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bf3c:	9503      	str	r5, [sp, #12]
 800bf3e:	f04f 0b01 	mov.w	fp, #1
 800bf42:	46b8      	mov	r8, r7
 800bf44:	4645      	mov	r5, r8
 800bf46:	f815 3b01 	ldrb.w	r3, [r5], #1
 800bf4a:	b10b      	cbz	r3, 800bf50 <_vfiprintf_r+0x50>
 800bf4c:	2b25      	cmp	r3, #37	; 0x25
 800bf4e:	d154      	bne.n	800bffa <_vfiprintf_r+0xfa>
 800bf50:	ebb8 0a07 	subs.w	sl, r8, r7
 800bf54:	d00b      	beq.n	800bf6e <_vfiprintf_r+0x6e>
 800bf56:	4653      	mov	r3, sl
 800bf58:	463a      	mov	r2, r7
 800bf5a:	4621      	mov	r1, r4
 800bf5c:	4630      	mov	r0, r6
 800bf5e:	f7ff ffbc 	bl	800beda <__sfputs_r>
 800bf62:	3001      	adds	r0, #1
 800bf64:	f000 80c2 	beq.w	800c0ec <_vfiprintf_r+0x1ec>
 800bf68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf6a:	4453      	add	r3, sl
 800bf6c:	9309      	str	r3, [sp, #36]	; 0x24
 800bf6e:	f898 3000 	ldrb.w	r3, [r8]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	f000 80ba 	beq.w	800c0ec <_vfiprintf_r+0x1ec>
 800bf78:	2300      	movs	r3, #0
 800bf7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bf7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bf82:	9304      	str	r3, [sp, #16]
 800bf84:	9307      	str	r3, [sp, #28]
 800bf86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf8a:	931a      	str	r3, [sp, #104]	; 0x68
 800bf8c:	46a8      	mov	r8, r5
 800bf8e:	2205      	movs	r2, #5
 800bf90:	f818 1b01 	ldrb.w	r1, [r8], #1
 800bf94:	485e      	ldr	r0, [pc, #376]	; (800c110 <_vfiprintf_r+0x210>)
 800bf96:	f7f4 f91b 	bl	80001d0 <memchr>
 800bf9a:	9b04      	ldr	r3, [sp, #16]
 800bf9c:	bb78      	cbnz	r0, 800bffe <_vfiprintf_r+0xfe>
 800bf9e:	06d9      	lsls	r1, r3, #27
 800bfa0:	bf44      	itt	mi
 800bfa2:	2220      	movmi	r2, #32
 800bfa4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bfa8:	071a      	lsls	r2, r3, #28
 800bfaa:	bf44      	itt	mi
 800bfac:	222b      	movmi	r2, #43	; 0x2b
 800bfae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800bfb2:	782a      	ldrb	r2, [r5, #0]
 800bfb4:	2a2a      	cmp	r2, #42	; 0x2a
 800bfb6:	d02a      	beq.n	800c00e <_vfiprintf_r+0x10e>
 800bfb8:	9a07      	ldr	r2, [sp, #28]
 800bfba:	46a8      	mov	r8, r5
 800bfbc:	2000      	movs	r0, #0
 800bfbe:	250a      	movs	r5, #10
 800bfc0:	4641      	mov	r1, r8
 800bfc2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bfc6:	3b30      	subs	r3, #48	; 0x30
 800bfc8:	2b09      	cmp	r3, #9
 800bfca:	d969      	bls.n	800c0a0 <_vfiprintf_r+0x1a0>
 800bfcc:	b360      	cbz	r0, 800c028 <_vfiprintf_r+0x128>
 800bfce:	e024      	b.n	800c01a <_vfiprintf_r+0x11a>
 800bfd0:	4b50      	ldr	r3, [pc, #320]	; (800c114 <_vfiprintf_r+0x214>)
 800bfd2:	429c      	cmp	r4, r3
 800bfd4:	d101      	bne.n	800bfda <_vfiprintf_r+0xda>
 800bfd6:	68b4      	ldr	r4, [r6, #8]
 800bfd8:	e7a2      	b.n	800bf20 <_vfiprintf_r+0x20>
 800bfda:	4b4f      	ldr	r3, [pc, #316]	; (800c118 <_vfiprintf_r+0x218>)
 800bfdc:	429c      	cmp	r4, r3
 800bfde:	bf08      	it	eq
 800bfe0:	68f4      	ldreq	r4, [r6, #12]
 800bfe2:	e79d      	b.n	800bf20 <_vfiprintf_r+0x20>
 800bfe4:	4621      	mov	r1, r4
 800bfe6:	4630      	mov	r0, r6
 800bfe8:	f7ff fc6c 	bl	800b8c4 <__swsetup_r>
 800bfec:	2800      	cmp	r0, #0
 800bfee:	d09d      	beq.n	800bf2c <_vfiprintf_r+0x2c>
 800bff0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bff4:	b01d      	add	sp, #116	; 0x74
 800bff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bffa:	46a8      	mov	r8, r5
 800bffc:	e7a2      	b.n	800bf44 <_vfiprintf_r+0x44>
 800bffe:	4a44      	ldr	r2, [pc, #272]	; (800c110 <_vfiprintf_r+0x210>)
 800c000:	1a80      	subs	r0, r0, r2
 800c002:	fa0b f000 	lsl.w	r0, fp, r0
 800c006:	4318      	orrs	r0, r3
 800c008:	9004      	str	r0, [sp, #16]
 800c00a:	4645      	mov	r5, r8
 800c00c:	e7be      	b.n	800bf8c <_vfiprintf_r+0x8c>
 800c00e:	9a03      	ldr	r2, [sp, #12]
 800c010:	1d11      	adds	r1, r2, #4
 800c012:	6812      	ldr	r2, [r2, #0]
 800c014:	9103      	str	r1, [sp, #12]
 800c016:	2a00      	cmp	r2, #0
 800c018:	db01      	blt.n	800c01e <_vfiprintf_r+0x11e>
 800c01a:	9207      	str	r2, [sp, #28]
 800c01c:	e004      	b.n	800c028 <_vfiprintf_r+0x128>
 800c01e:	4252      	negs	r2, r2
 800c020:	f043 0302 	orr.w	r3, r3, #2
 800c024:	9207      	str	r2, [sp, #28]
 800c026:	9304      	str	r3, [sp, #16]
 800c028:	f898 3000 	ldrb.w	r3, [r8]
 800c02c:	2b2e      	cmp	r3, #46	; 0x2e
 800c02e:	d10e      	bne.n	800c04e <_vfiprintf_r+0x14e>
 800c030:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c034:	2b2a      	cmp	r3, #42	; 0x2a
 800c036:	d138      	bne.n	800c0aa <_vfiprintf_r+0x1aa>
 800c038:	9b03      	ldr	r3, [sp, #12]
 800c03a:	1d1a      	adds	r2, r3, #4
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	9203      	str	r2, [sp, #12]
 800c040:	2b00      	cmp	r3, #0
 800c042:	bfb8      	it	lt
 800c044:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c048:	f108 0802 	add.w	r8, r8, #2
 800c04c:	9305      	str	r3, [sp, #20]
 800c04e:	4d33      	ldr	r5, [pc, #204]	; (800c11c <_vfiprintf_r+0x21c>)
 800c050:	f898 1000 	ldrb.w	r1, [r8]
 800c054:	2203      	movs	r2, #3
 800c056:	4628      	mov	r0, r5
 800c058:	f7f4 f8ba 	bl	80001d0 <memchr>
 800c05c:	b140      	cbz	r0, 800c070 <_vfiprintf_r+0x170>
 800c05e:	2340      	movs	r3, #64	; 0x40
 800c060:	1b40      	subs	r0, r0, r5
 800c062:	fa03 f000 	lsl.w	r0, r3, r0
 800c066:	9b04      	ldr	r3, [sp, #16]
 800c068:	4303      	orrs	r3, r0
 800c06a:	f108 0801 	add.w	r8, r8, #1
 800c06e:	9304      	str	r3, [sp, #16]
 800c070:	f898 1000 	ldrb.w	r1, [r8]
 800c074:	482a      	ldr	r0, [pc, #168]	; (800c120 <_vfiprintf_r+0x220>)
 800c076:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c07a:	2206      	movs	r2, #6
 800c07c:	f108 0701 	add.w	r7, r8, #1
 800c080:	f7f4 f8a6 	bl	80001d0 <memchr>
 800c084:	2800      	cmp	r0, #0
 800c086:	d037      	beq.n	800c0f8 <_vfiprintf_r+0x1f8>
 800c088:	4b26      	ldr	r3, [pc, #152]	; (800c124 <_vfiprintf_r+0x224>)
 800c08a:	bb1b      	cbnz	r3, 800c0d4 <_vfiprintf_r+0x1d4>
 800c08c:	9b03      	ldr	r3, [sp, #12]
 800c08e:	3307      	adds	r3, #7
 800c090:	f023 0307 	bic.w	r3, r3, #7
 800c094:	3308      	adds	r3, #8
 800c096:	9303      	str	r3, [sp, #12]
 800c098:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c09a:	444b      	add	r3, r9
 800c09c:	9309      	str	r3, [sp, #36]	; 0x24
 800c09e:	e750      	b.n	800bf42 <_vfiprintf_r+0x42>
 800c0a0:	fb05 3202 	mla	r2, r5, r2, r3
 800c0a4:	2001      	movs	r0, #1
 800c0a6:	4688      	mov	r8, r1
 800c0a8:	e78a      	b.n	800bfc0 <_vfiprintf_r+0xc0>
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	f108 0801 	add.w	r8, r8, #1
 800c0b0:	9305      	str	r3, [sp, #20]
 800c0b2:	4619      	mov	r1, r3
 800c0b4:	250a      	movs	r5, #10
 800c0b6:	4640      	mov	r0, r8
 800c0b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c0bc:	3a30      	subs	r2, #48	; 0x30
 800c0be:	2a09      	cmp	r2, #9
 800c0c0:	d903      	bls.n	800c0ca <_vfiprintf_r+0x1ca>
 800c0c2:	2b00      	cmp	r3, #0
 800c0c4:	d0c3      	beq.n	800c04e <_vfiprintf_r+0x14e>
 800c0c6:	9105      	str	r1, [sp, #20]
 800c0c8:	e7c1      	b.n	800c04e <_vfiprintf_r+0x14e>
 800c0ca:	fb05 2101 	mla	r1, r5, r1, r2
 800c0ce:	2301      	movs	r3, #1
 800c0d0:	4680      	mov	r8, r0
 800c0d2:	e7f0      	b.n	800c0b6 <_vfiprintf_r+0x1b6>
 800c0d4:	ab03      	add	r3, sp, #12
 800c0d6:	9300      	str	r3, [sp, #0]
 800c0d8:	4622      	mov	r2, r4
 800c0da:	4b13      	ldr	r3, [pc, #76]	; (800c128 <_vfiprintf_r+0x228>)
 800c0dc:	a904      	add	r1, sp, #16
 800c0de:	4630      	mov	r0, r6
 800c0e0:	f3af 8000 	nop.w
 800c0e4:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 800c0e8:	4681      	mov	r9, r0
 800c0ea:	d1d5      	bne.n	800c098 <_vfiprintf_r+0x198>
 800c0ec:	89a3      	ldrh	r3, [r4, #12]
 800c0ee:	065b      	lsls	r3, r3, #25
 800c0f0:	f53f af7e 	bmi.w	800bff0 <_vfiprintf_r+0xf0>
 800c0f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c0f6:	e77d      	b.n	800bff4 <_vfiprintf_r+0xf4>
 800c0f8:	ab03      	add	r3, sp, #12
 800c0fa:	9300      	str	r3, [sp, #0]
 800c0fc:	4622      	mov	r2, r4
 800c0fe:	4b0a      	ldr	r3, [pc, #40]	; (800c128 <_vfiprintf_r+0x228>)
 800c100:	a904      	add	r1, sp, #16
 800c102:	4630      	mov	r0, r6
 800c104:	f000 f888 	bl	800c218 <_printf_i>
 800c108:	e7ec      	b.n	800c0e4 <_vfiprintf_r+0x1e4>
 800c10a:	bf00      	nop
 800c10c:	0800c9a4 	.word	0x0800c9a4
 800c110:	0800c9e4 	.word	0x0800c9e4
 800c114:	0800c9c4 	.word	0x0800c9c4
 800c118:	0800c984 	.word	0x0800c984
 800c11c:	0800c9ea 	.word	0x0800c9ea
 800c120:	0800c9ee 	.word	0x0800c9ee
 800c124:	00000000 	.word	0x00000000
 800c128:	0800bedb 	.word	0x0800bedb

0800c12c <_printf_common>:
 800c12c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c130:	4691      	mov	r9, r2
 800c132:	461f      	mov	r7, r3
 800c134:	688a      	ldr	r2, [r1, #8]
 800c136:	690b      	ldr	r3, [r1, #16]
 800c138:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c13c:	4293      	cmp	r3, r2
 800c13e:	bfb8      	it	lt
 800c140:	4613      	movlt	r3, r2
 800c142:	f8c9 3000 	str.w	r3, [r9]
 800c146:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c14a:	4606      	mov	r6, r0
 800c14c:	460c      	mov	r4, r1
 800c14e:	b112      	cbz	r2, 800c156 <_printf_common+0x2a>
 800c150:	3301      	adds	r3, #1
 800c152:	f8c9 3000 	str.w	r3, [r9]
 800c156:	6823      	ldr	r3, [r4, #0]
 800c158:	0699      	lsls	r1, r3, #26
 800c15a:	bf42      	ittt	mi
 800c15c:	f8d9 3000 	ldrmi.w	r3, [r9]
 800c160:	3302      	addmi	r3, #2
 800c162:	f8c9 3000 	strmi.w	r3, [r9]
 800c166:	6825      	ldr	r5, [r4, #0]
 800c168:	f015 0506 	ands.w	r5, r5, #6
 800c16c:	d107      	bne.n	800c17e <_printf_common+0x52>
 800c16e:	f104 0a19 	add.w	sl, r4, #25
 800c172:	68e3      	ldr	r3, [r4, #12]
 800c174:	f8d9 2000 	ldr.w	r2, [r9]
 800c178:	1a9b      	subs	r3, r3, r2
 800c17a:	42ab      	cmp	r3, r5
 800c17c:	dc28      	bgt.n	800c1d0 <_printf_common+0xa4>
 800c17e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800c182:	6822      	ldr	r2, [r4, #0]
 800c184:	3300      	adds	r3, #0
 800c186:	bf18      	it	ne
 800c188:	2301      	movne	r3, #1
 800c18a:	0692      	lsls	r2, r2, #26
 800c18c:	d42d      	bmi.n	800c1ea <_printf_common+0xbe>
 800c18e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c192:	4639      	mov	r1, r7
 800c194:	4630      	mov	r0, r6
 800c196:	47c0      	blx	r8
 800c198:	3001      	adds	r0, #1
 800c19a:	d020      	beq.n	800c1de <_printf_common+0xb2>
 800c19c:	6823      	ldr	r3, [r4, #0]
 800c19e:	68e5      	ldr	r5, [r4, #12]
 800c1a0:	f8d9 2000 	ldr.w	r2, [r9]
 800c1a4:	f003 0306 	and.w	r3, r3, #6
 800c1a8:	2b04      	cmp	r3, #4
 800c1aa:	bf08      	it	eq
 800c1ac:	1aad      	subeq	r5, r5, r2
 800c1ae:	68a3      	ldr	r3, [r4, #8]
 800c1b0:	6922      	ldr	r2, [r4, #16]
 800c1b2:	bf0c      	ite	eq
 800c1b4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c1b8:	2500      	movne	r5, #0
 800c1ba:	4293      	cmp	r3, r2
 800c1bc:	bfc4      	itt	gt
 800c1be:	1a9b      	subgt	r3, r3, r2
 800c1c0:	18ed      	addgt	r5, r5, r3
 800c1c2:	f04f 0900 	mov.w	r9, #0
 800c1c6:	341a      	adds	r4, #26
 800c1c8:	454d      	cmp	r5, r9
 800c1ca:	d11a      	bne.n	800c202 <_printf_common+0xd6>
 800c1cc:	2000      	movs	r0, #0
 800c1ce:	e008      	b.n	800c1e2 <_printf_common+0xb6>
 800c1d0:	2301      	movs	r3, #1
 800c1d2:	4652      	mov	r2, sl
 800c1d4:	4639      	mov	r1, r7
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	47c0      	blx	r8
 800c1da:	3001      	adds	r0, #1
 800c1dc:	d103      	bne.n	800c1e6 <_printf_common+0xba>
 800c1de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c1e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c1e6:	3501      	adds	r5, #1
 800c1e8:	e7c3      	b.n	800c172 <_printf_common+0x46>
 800c1ea:	18e1      	adds	r1, r4, r3
 800c1ec:	1c5a      	adds	r2, r3, #1
 800c1ee:	2030      	movs	r0, #48	; 0x30
 800c1f0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c1f4:	4422      	add	r2, r4
 800c1f6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c1fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c1fe:	3302      	adds	r3, #2
 800c200:	e7c5      	b.n	800c18e <_printf_common+0x62>
 800c202:	2301      	movs	r3, #1
 800c204:	4622      	mov	r2, r4
 800c206:	4639      	mov	r1, r7
 800c208:	4630      	mov	r0, r6
 800c20a:	47c0      	blx	r8
 800c20c:	3001      	adds	r0, #1
 800c20e:	d0e6      	beq.n	800c1de <_printf_common+0xb2>
 800c210:	f109 0901 	add.w	r9, r9, #1
 800c214:	e7d8      	b.n	800c1c8 <_printf_common+0x9c>
	...

0800c218 <_printf_i>:
 800c218:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c21c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800c220:	460c      	mov	r4, r1
 800c222:	7e09      	ldrb	r1, [r1, #24]
 800c224:	b085      	sub	sp, #20
 800c226:	296e      	cmp	r1, #110	; 0x6e
 800c228:	4617      	mov	r7, r2
 800c22a:	4606      	mov	r6, r0
 800c22c:	4698      	mov	r8, r3
 800c22e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c230:	f000 80b3 	beq.w	800c39a <_printf_i+0x182>
 800c234:	d822      	bhi.n	800c27c <_printf_i+0x64>
 800c236:	2963      	cmp	r1, #99	; 0x63
 800c238:	d036      	beq.n	800c2a8 <_printf_i+0x90>
 800c23a:	d80a      	bhi.n	800c252 <_printf_i+0x3a>
 800c23c:	2900      	cmp	r1, #0
 800c23e:	f000 80b9 	beq.w	800c3b4 <_printf_i+0x19c>
 800c242:	2958      	cmp	r1, #88	; 0x58
 800c244:	f000 8083 	beq.w	800c34e <_printf_i+0x136>
 800c248:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c24c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800c250:	e032      	b.n	800c2b8 <_printf_i+0xa0>
 800c252:	2964      	cmp	r1, #100	; 0x64
 800c254:	d001      	beq.n	800c25a <_printf_i+0x42>
 800c256:	2969      	cmp	r1, #105	; 0x69
 800c258:	d1f6      	bne.n	800c248 <_printf_i+0x30>
 800c25a:	6820      	ldr	r0, [r4, #0]
 800c25c:	6813      	ldr	r3, [r2, #0]
 800c25e:	0605      	lsls	r5, r0, #24
 800c260:	f103 0104 	add.w	r1, r3, #4
 800c264:	d52a      	bpl.n	800c2bc <_printf_i+0xa4>
 800c266:	681b      	ldr	r3, [r3, #0]
 800c268:	6011      	str	r1, [r2, #0]
 800c26a:	2b00      	cmp	r3, #0
 800c26c:	da03      	bge.n	800c276 <_printf_i+0x5e>
 800c26e:	222d      	movs	r2, #45	; 0x2d
 800c270:	425b      	negs	r3, r3
 800c272:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800c276:	486f      	ldr	r0, [pc, #444]	; (800c434 <_printf_i+0x21c>)
 800c278:	220a      	movs	r2, #10
 800c27a:	e039      	b.n	800c2f0 <_printf_i+0xd8>
 800c27c:	2973      	cmp	r1, #115	; 0x73
 800c27e:	f000 809d 	beq.w	800c3bc <_printf_i+0x1a4>
 800c282:	d808      	bhi.n	800c296 <_printf_i+0x7e>
 800c284:	296f      	cmp	r1, #111	; 0x6f
 800c286:	d020      	beq.n	800c2ca <_printf_i+0xb2>
 800c288:	2970      	cmp	r1, #112	; 0x70
 800c28a:	d1dd      	bne.n	800c248 <_printf_i+0x30>
 800c28c:	6823      	ldr	r3, [r4, #0]
 800c28e:	f043 0320 	orr.w	r3, r3, #32
 800c292:	6023      	str	r3, [r4, #0]
 800c294:	e003      	b.n	800c29e <_printf_i+0x86>
 800c296:	2975      	cmp	r1, #117	; 0x75
 800c298:	d017      	beq.n	800c2ca <_printf_i+0xb2>
 800c29a:	2978      	cmp	r1, #120	; 0x78
 800c29c:	d1d4      	bne.n	800c248 <_printf_i+0x30>
 800c29e:	2378      	movs	r3, #120	; 0x78
 800c2a0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c2a4:	4864      	ldr	r0, [pc, #400]	; (800c438 <_printf_i+0x220>)
 800c2a6:	e055      	b.n	800c354 <_printf_i+0x13c>
 800c2a8:	6813      	ldr	r3, [r2, #0]
 800c2aa:	1d19      	adds	r1, r3, #4
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	6011      	str	r1, [r2, #0]
 800c2b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c2b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c2b8:	2301      	movs	r3, #1
 800c2ba:	e08c      	b.n	800c3d6 <_printf_i+0x1be>
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	6011      	str	r1, [r2, #0]
 800c2c0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c2c4:	bf18      	it	ne
 800c2c6:	b21b      	sxthne	r3, r3
 800c2c8:	e7cf      	b.n	800c26a <_printf_i+0x52>
 800c2ca:	6813      	ldr	r3, [r2, #0]
 800c2cc:	6825      	ldr	r5, [r4, #0]
 800c2ce:	1d18      	adds	r0, r3, #4
 800c2d0:	6010      	str	r0, [r2, #0]
 800c2d2:	0628      	lsls	r0, r5, #24
 800c2d4:	d501      	bpl.n	800c2da <_printf_i+0xc2>
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	e002      	b.n	800c2e0 <_printf_i+0xc8>
 800c2da:	0668      	lsls	r0, r5, #25
 800c2dc:	d5fb      	bpl.n	800c2d6 <_printf_i+0xbe>
 800c2de:	881b      	ldrh	r3, [r3, #0]
 800c2e0:	4854      	ldr	r0, [pc, #336]	; (800c434 <_printf_i+0x21c>)
 800c2e2:	296f      	cmp	r1, #111	; 0x6f
 800c2e4:	bf14      	ite	ne
 800c2e6:	220a      	movne	r2, #10
 800c2e8:	2208      	moveq	r2, #8
 800c2ea:	2100      	movs	r1, #0
 800c2ec:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c2f0:	6865      	ldr	r5, [r4, #4]
 800c2f2:	60a5      	str	r5, [r4, #8]
 800c2f4:	2d00      	cmp	r5, #0
 800c2f6:	f2c0 8095 	blt.w	800c424 <_printf_i+0x20c>
 800c2fa:	6821      	ldr	r1, [r4, #0]
 800c2fc:	f021 0104 	bic.w	r1, r1, #4
 800c300:	6021      	str	r1, [r4, #0]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d13d      	bne.n	800c382 <_printf_i+0x16a>
 800c306:	2d00      	cmp	r5, #0
 800c308:	f040 808e 	bne.w	800c428 <_printf_i+0x210>
 800c30c:	4665      	mov	r5, ip
 800c30e:	2a08      	cmp	r2, #8
 800c310:	d10b      	bne.n	800c32a <_printf_i+0x112>
 800c312:	6823      	ldr	r3, [r4, #0]
 800c314:	07db      	lsls	r3, r3, #31
 800c316:	d508      	bpl.n	800c32a <_printf_i+0x112>
 800c318:	6923      	ldr	r3, [r4, #16]
 800c31a:	6862      	ldr	r2, [r4, #4]
 800c31c:	429a      	cmp	r2, r3
 800c31e:	bfde      	ittt	le
 800c320:	2330      	movle	r3, #48	; 0x30
 800c322:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c326:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c32a:	ebac 0305 	sub.w	r3, ip, r5
 800c32e:	6123      	str	r3, [r4, #16]
 800c330:	f8cd 8000 	str.w	r8, [sp]
 800c334:	463b      	mov	r3, r7
 800c336:	aa03      	add	r2, sp, #12
 800c338:	4621      	mov	r1, r4
 800c33a:	4630      	mov	r0, r6
 800c33c:	f7ff fef6 	bl	800c12c <_printf_common>
 800c340:	3001      	adds	r0, #1
 800c342:	d14d      	bne.n	800c3e0 <_printf_i+0x1c8>
 800c344:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c348:	b005      	add	sp, #20
 800c34a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c34e:	4839      	ldr	r0, [pc, #228]	; (800c434 <_printf_i+0x21c>)
 800c350:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800c354:	6813      	ldr	r3, [r2, #0]
 800c356:	6821      	ldr	r1, [r4, #0]
 800c358:	1d1d      	adds	r5, r3, #4
 800c35a:	681b      	ldr	r3, [r3, #0]
 800c35c:	6015      	str	r5, [r2, #0]
 800c35e:	060a      	lsls	r2, r1, #24
 800c360:	d50b      	bpl.n	800c37a <_printf_i+0x162>
 800c362:	07ca      	lsls	r2, r1, #31
 800c364:	bf44      	itt	mi
 800c366:	f041 0120 	orrmi.w	r1, r1, #32
 800c36a:	6021      	strmi	r1, [r4, #0]
 800c36c:	b91b      	cbnz	r3, 800c376 <_printf_i+0x15e>
 800c36e:	6822      	ldr	r2, [r4, #0]
 800c370:	f022 0220 	bic.w	r2, r2, #32
 800c374:	6022      	str	r2, [r4, #0]
 800c376:	2210      	movs	r2, #16
 800c378:	e7b7      	b.n	800c2ea <_printf_i+0xd2>
 800c37a:	064d      	lsls	r5, r1, #25
 800c37c:	bf48      	it	mi
 800c37e:	b29b      	uxthmi	r3, r3
 800c380:	e7ef      	b.n	800c362 <_printf_i+0x14a>
 800c382:	4665      	mov	r5, ip
 800c384:	fbb3 f1f2 	udiv	r1, r3, r2
 800c388:	fb02 3311 	mls	r3, r2, r1, r3
 800c38c:	5cc3      	ldrb	r3, [r0, r3]
 800c38e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800c392:	460b      	mov	r3, r1
 800c394:	2900      	cmp	r1, #0
 800c396:	d1f5      	bne.n	800c384 <_printf_i+0x16c>
 800c398:	e7b9      	b.n	800c30e <_printf_i+0xf6>
 800c39a:	6813      	ldr	r3, [r2, #0]
 800c39c:	6825      	ldr	r5, [r4, #0]
 800c39e:	6961      	ldr	r1, [r4, #20]
 800c3a0:	1d18      	adds	r0, r3, #4
 800c3a2:	6010      	str	r0, [r2, #0]
 800c3a4:	0628      	lsls	r0, r5, #24
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	d501      	bpl.n	800c3ae <_printf_i+0x196>
 800c3aa:	6019      	str	r1, [r3, #0]
 800c3ac:	e002      	b.n	800c3b4 <_printf_i+0x19c>
 800c3ae:	066a      	lsls	r2, r5, #25
 800c3b0:	d5fb      	bpl.n	800c3aa <_printf_i+0x192>
 800c3b2:	8019      	strh	r1, [r3, #0]
 800c3b4:	2300      	movs	r3, #0
 800c3b6:	6123      	str	r3, [r4, #16]
 800c3b8:	4665      	mov	r5, ip
 800c3ba:	e7b9      	b.n	800c330 <_printf_i+0x118>
 800c3bc:	6813      	ldr	r3, [r2, #0]
 800c3be:	1d19      	adds	r1, r3, #4
 800c3c0:	6011      	str	r1, [r2, #0]
 800c3c2:	681d      	ldr	r5, [r3, #0]
 800c3c4:	6862      	ldr	r2, [r4, #4]
 800c3c6:	2100      	movs	r1, #0
 800c3c8:	4628      	mov	r0, r5
 800c3ca:	f7f3 ff01 	bl	80001d0 <memchr>
 800c3ce:	b108      	cbz	r0, 800c3d4 <_printf_i+0x1bc>
 800c3d0:	1b40      	subs	r0, r0, r5
 800c3d2:	6060      	str	r0, [r4, #4]
 800c3d4:	6863      	ldr	r3, [r4, #4]
 800c3d6:	6123      	str	r3, [r4, #16]
 800c3d8:	2300      	movs	r3, #0
 800c3da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c3de:	e7a7      	b.n	800c330 <_printf_i+0x118>
 800c3e0:	6923      	ldr	r3, [r4, #16]
 800c3e2:	462a      	mov	r2, r5
 800c3e4:	4639      	mov	r1, r7
 800c3e6:	4630      	mov	r0, r6
 800c3e8:	47c0      	blx	r8
 800c3ea:	3001      	adds	r0, #1
 800c3ec:	d0aa      	beq.n	800c344 <_printf_i+0x12c>
 800c3ee:	6823      	ldr	r3, [r4, #0]
 800c3f0:	079b      	lsls	r3, r3, #30
 800c3f2:	d413      	bmi.n	800c41c <_printf_i+0x204>
 800c3f4:	68e0      	ldr	r0, [r4, #12]
 800c3f6:	9b03      	ldr	r3, [sp, #12]
 800c3f8:	4298      	cmp	r0, r3
 800c3fa:	bfb8      	it	lt
 800c3fc:	4618      	movlt	r0, r3
 800c3fe:	e7a3      	b.n	800c348 <_printf_i+0x130>
 800c400:	2301      	movs	r3, #1
 800c402:	464a      	mov	r2, r9
 800c404:	4639      	mov	r1, r7
 800c406:	4630      	mov	r0, r6
 800c408:	47c0      	blx	r8
 800c40a:	3001      	adds	r0, #1
 800c40c:	d09a      	beq.n	800c344 <_printf_i+0x12c>
 800c40e:	3501      	adds	r5, #1
 800c410:	68e3      	ldr	r3, [r4, #12]
 800c412:	9a03      	ldr	r2, [sp, #12]
 800c414:	1a9b      	subs	r3, r3, r2
 800c416:	42ab      	cmp	r3, r5
 800c418:	dcf2      	bgt.n	800c400 <_printf_i+0x1e8>
 800c41a:	e7eb      	b.n	800c3f4 <_printf_i+0x1dc>
 800c41c:	2500      	movs	r5, #0
 800c41e:	f104 0919 	add.w	r9, r4, #25
 800c422:	e7f5      	b.n	800c410 <_printf_i+0x1f8>
 800c424:	2b00      	cmp	r3, #0
 800c426:	d1ac      	bne.n	800c382 <_printf_i+0x16a>
 800c428:	7803      	ldrb	r3, [r0, #0]
 800c42a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c42e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c432:	e76c      	b.n	800c30e <_printf_i+0xf6>
 800c434:	0800c9f5 	.word	0x0800c9f5
 800c438:	0800ca06 	.word	0x0800ca06

0800c43c <_sbrk_r>:
 800c43c:	b538      	push	{r3, r4, r5, lr}
 800c43e:	4c06      	ldr	r4, [pc, #24]	; (800c458 <_sbrk_r+0x1c>)
 800c440:	2300      	movs	r3, #0
 800c442:	4605      	mov	r5, r0
 800c444:	4608      	mov	r0, r1
 800c446:	6023      	str	r3, [r4, #0]
 800c448:	f7f8 ffda 	bl	8005400 <_sbrk>
 800c44c:	1c43      	adds	r3, r0, #1
 800c44e:	d102      	bne.n	800c456 <_sbrk_r+0x1a>
 800c450:	6823      	ldr	r3, [r4, #0]
 800c452:	b103      	cbz	r3, 800c456 <_sbrk_r+0x1a>
 800c454:	602b      	str	r3, [r5, #0]
 800c456:	bd38      	pop	{r3, r4, r5, pc}
 800c458:	20002038 	.word	0x20002038

0800c45c <__sread>:
 800c45c:	b510      	push	{r4, lr}
 800c45e:	460c      	mov	r4, r1
 800c460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c464:	f000 f896 	bl	800c594 <_read_r>
 800c468:	2800      	cmp	r0, #0
 800c46a:	bfab      	itete	ge
 800c46c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c46e:	89a3      	ldrhlt	r3, [r4, #12]
 800c470:	181b      	addge	r3, r3, r0
 800c472:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c476:	bfac      	ite	ge
 800c478:	6563      	strge	r3, [r4, #84]	; 0x54
 800c47a:	81a3      	strhlt	r3, [r4, #12]
 800c47c:	bd10      	pop	{r4, pc}

0800c47e <__swrite>:
 800c47e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c482:	461f      	mov	r7, r3
 800c484:	898b      	ldrh	r3, [r1, #12]
 800c486:	05db      	lsls	r3, r3, #23
 800c488:	4605      	mov	r5, r0
 800c48a:	460c      	mov	r4, r1
 800c48c:	4616      	mov	r6, r2
 800c48e:	d505      	bpl.n	800c49c <__swrite+0x1e>
 800c490:	2302      	movs	r3, #2
 800c492:	2200      	movs	r2, #0
 800c494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c498:	f000 f868 	bl	800c56c <_lseek_r>
 800c49c:	89a3      	ldrh	r3, [r4, #12]
 800c49e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c4a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c4a6:	81a3      	strh	r3, [r4, #12]
 800c4a8:	4632      	mov	r2, r6
 800c4aa:	463b      	mov	r3, r7
 800c4ac:	4628      	mov	r0, r5
 800c4ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c4b2:	f000 b817 	b.w	800c4e4 <_write_r>

0800c4b6 <__sseek>:
 800c4b6:	b510      	push	{r4, lr}
 800c4b8:	460c      	mov	r4, r1
 800c4ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4be:	f000 f855 	bl	800c56c <_lseek_r>
 800c4c2:	1c43      	adds	r3, r0, #1
 800c4c4:	89a3      	ldrh	r3, [r4, #12]
 800c4c6:	bf15      	itete	ne
 800c4c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800c4ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c4ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c4d2:	81a3      	strheq	r3, [r4, #12]
 800c4d4:	bf18      	it	ne
 800c4d6:	81a3      	strhne	r3, [r4, #12]
 800c4d8:	bd10      	pop	{r4, pc}

0800c4da <__sclose>:
 800c4da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4de:	f000 b813 	b.w	800c508 <_close_r>
	...

0800c4e4 <_write_r>:
 800c4e4:	b538      	push	{r3, r4, r5, lr}
 800c4e6:	4c07      	ldr	r4, [pc, #28]	; (800c504 <_write_r+0x20>)
 800c4e8:	4605      	mov	r5, r0
 800c4ea:	4608      	mov	r0, r1
 800c4ec:	4611      	mov	r1, r2
 800c4ee:	2200      	movs	r2, #0
 800c4f0:	6022      	str	r2, [r4, #0]
 800c4f2:	461a      	mov	r2, r3
 800c4f4:	f7f8 ff33 	bl	800535e <_write>
 800c4f8:	1c43      	adds	r3, r0, #1
 800c4fa:	d102      	bne.n	800c502 <_write_r+0x1e>
 800c4fc:	6823      	ldr	r3, [r4, #0]
 800c4fe:	b103      	cbz	r3, 800c502 <_write_r+0x1e>
 800c500:	602b      	str	r3, [r5, #0]
 800c502:	bd38      	pop	{r3, r4, r5, pc}
 800c504:	20002038 	.word	0x20002038

0800c508 <_close_r>:
 800c508:	b538      	push	{r3, r4, r5, lr}
 800c50a:	4c06      	ldr	r4, [pc, #24]	; (800c524 <_close_r+0x1c>)
 800c50c:	2300      	movs	r3, #0
 800c50e:	4605      	mov	r5, r0
 800c510:	4608      	mov	r0, r1
 800c512:	6023      	str	r3, [r4, #0]
 800c514:	f7f8 ff3f 	bl	8005396 <_close>
 800c518:	1c43      	adds	r3, r0, #1
 800c51a:	d102      	bne.n	800c522 <_close_r+0x1a>
 800c51c:	6823      	ldr	r3, [r4, #0]
 800c51e:	b103      	cbz	r3, 800c522 <_close_r+0x1a>
 800c520:	602b      	str	r3, [r5, #0]
 800c522:	bd38      	pop	{r3, r4, r5, pc}
 800c524:	20002038 	.word	0x20002038

0800c528 <_fstat_r>:
 800c528:	b538      	push	{r3, r4, r5, lr}
 800c52a:	4c07      	ldr	r4, [pc, #28]	; (800c548 <_fstat_r+0x20>)
 800c52c:	2300      	movs	r3, #0
 800c52e:	4605      	mov	r5, r0
 800c530:	4608      	mov	r0, r1
 800c532:	4611      	mov	r1, r2
 800c534:	6023      	str	r3, [r4, #0]
 800c536:	f7f8 ff3a 	bl	80053ae <_fstat>
 800c53a:	1c43      	adds	r3, r0, #1
 800c53c:	d102      	bne.n	800c544 <_fstat_r+0x1c>
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	b103      	cbz	r3, 800c544 <_fstat_r+0x1c>
 800c542:	602b      	str	r3, [r5, #0]
 800c544:	bd38      	pop	{r3, r4, r5, pc}
 800c546:	bf00      	nop
 800c548:	20002038 	.word	0x20002038

0800c54c <_isatty_r>:
 800c54c:	b538      	push	{r3, r4, r5, lr}
 800c54e:	4c06      	ldr	r4, [pc, #24]	; (800c568 <_isatty_r+0x1c>)
 800c550:	2300      	movs	r3, #0
 800c552:	4605      	mov	r5, r0
 800c554:	4608      	mov	r0, r1
 800c556:	6023      	str	r3, [r4, #0]
 800c558:	f7f8 ff39 	bl	80053ce <_isatty>
 800c55c:	1c43      	adds	r3, r0, #1
 800c55e:	d102      	bne.n	800c566 <_isatty_r+0x1a>
 800c560:	6823      	ldr	r3, [r4, #0]
 800c562:	b103      	cbz	r3, 800c566 <_isatty_r+0x1a>
 800c564:	602b      	str	r3, [r5, #0]
 800c566:	bd38      	pop	{r3, r4, r5, pc}
 800c568:	20002038 	.word	0x20002038

0800c56c <_lseek_r>:
 800c56c:	b538      	push	{r3, r4, r5, lr}
 800c56e:	4c07      	ldr	r4, [pc, #28]	; (800c58c <_lseek_r+0x20>)
 800c570:	4605      	mov	r5, r0
 800c572:	4608      	mov	r0, r1
 800c574:	4611      	mov	r1, r2
 800c576:	2200      	movs	r2, #0
 800c578:	6022      	str	r2, [r4, #0]
 800c57a:	461a      	mov	r2, r3
 800c57c:	f7f8 ff32 	bl	80053e4 <_lseek>
 800c580:	1c43      	adds	r3, r0, #1
 800c582:	d102      	bne.n	800c58a <_lseek_r+0x1e>
 800c584:	6823      	ldr	r3, [r4, #0]
 800c586:	b103      	cbz	r3, 800c58a <_lseek_r+0x1e>
 800c588:	602b      	str	r3, [r5, #0]
 800c58a:	bd38      	pop	{r3, r4, r5, pc}
 800c58c:	20002038 	.word	0x20002038

0800c590 <__malloc_lock>:
 800c590:	4770      	bx	lr

0800c592 <__malloc_unlock>:
 800c592:	4770      	bx	lr

0800c594 <_read_r>:
 800c594:	b538      	push	{r3, r4, r5, lr}
 800c596:	4c07      	ldr	r4, [pc, #28]	; (800c5b4 <_read_r+0x20>)
 800c598:	4605      	mov	r5, r0
 800c59a:	4608      	mov	r0, r1
 800c59c:	4611      	mov	r1, r2
 800c59e:	2200      	movs	r2, #0
 800c5a0:	6022      	str	r2, [r4, #0]
 800c5a2:	461a      	mov	r2, r3
 800c5a4:	f7f8 febe 	bl	8005324 <_read>
 800c5a8:	1c43      	adds	r3, r0, #1
 800c5aa:	d102      	bne.n	800c5b2 <_read_r+0x1e>
 800c5ac:	6823      	ldr	r3, [r4, #0]
 800c5ae:	b103      	cbz	r3, 800c5b2 <_read_r+0x1e>
 800c5b0:	602b      	str	r3, [r5, #0]
 800c5b2:	bd38      	pop	{r3, r4, r5, pc}
 800c5b4:	20002038 	.word	0x20002038

0800c5b8 <_init>:
 800c5b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5ba:	bf00      	nop
 800c5bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5be:	bc08      	pop	{r3}
 800c5c0:	469e      	mov	lr, r3
 800c5c2:	4770      	bx	lr

0800c5c4 <_fini>:
 800c5c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c5c6:	bf00      	nop
 800c5c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c5ca:	bc08      	pop	{r3}
 800c5cc:	469e      	mov	lr, r3
 800c5ce:	4770      	bx	lr
