{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 12 20:00:30 2024 " "Info: Processing started: Thu Dec 12 20:00:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PIC -c PIC " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PIC -c PIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/controller/controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/controller/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-controller " "Info: Found design unit 1: controller-controller" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/ram_mem/ram_mem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/ram_mem/ram_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_mem-ram_mem " "Info: Found design unit 1: ram_mem-ram_mem" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram_mem " "Info: Found entity 1: ram_mem" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/port_io/port_io.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/port_io/port_io.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 port_io-port_io " "Info: Found design unit 1: port_io-port_io" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 port_io " "Info: Found entity 1: port_io" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/w_reg/w_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/w_reg/w_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 w_reg-w_reg " "Info: Found design unit 1: w_reg-w_reg" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 w_reg " "Info: Found entity 1: w_reg" {  } { { "blocks/w_reg/w_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/w_reg/w_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/ula/ula.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/ula/ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ula-ula " "Info: Found design unit 1: ula-ula" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ula " "Info: Found entity 1: ula" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/status_reg/status_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/status_reg/status_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_reg-status_reg " "Info: Found design unit 1: status_reg-status_reg" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Info: Found entity 1: status_reg" {  } { { "blocks/status_reg/status_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/status_reg/status_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/stack/stack.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/stack/stack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stack-stack " "Info: Found design unit 1: stack-stack" {  } { { "blocks/stack/stack.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/stack/stack.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stack " "Info: Found entity 1: stack" {  } { { "blocks/stack/stack.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/stack/stack.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/pc_reg/pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/pc_reg/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-pc_reg " "Info: Found design unit 1: pc_reg-pc_reg" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "blocks/pc_reg/pc_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/pc_reg/pc_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/fsr_reg/fsr_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/fsr_reg/fsr_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsr_reg-fsr_reg " "Info: Found design unit 1: fsr_reg-fsr_reg" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 fsr_reg " "Info: Found entity 1: fsr_reg" {  } { { "blocks/fsr_reg/fsr_reg.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/fsr_reg/fsr_reg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocks/addr_mux/addr_max.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file blocks/addr_mux/addr_max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_max-addr_max " "Info: Found design unit 1: addr_max-addr_max" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_max " "Info: Found entity 1: addr_max" {  } { { "blocks/addr_mux/addr_max.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/addr_mux/addr_max.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file pic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PIC " "Info: Found entity 1: PIC" {  } { { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_4096x14.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rom_4096x14.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_4096x14-SYN " "Info: Found design unit 1: rom_4096x14-SYN" {  } { { "rom_4096x14.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/rom_4096x14.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rom_4096x14 " "Info: Found entity 1: rom_4096x14" {  } { { "rom_4096x14.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/rom_4096x14.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "PIC " "Info: Elaborating entity \"PIC\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "port_io port_io:inst13 " "Info: Elaborating entity \"port_io\" for hierarchy \"port_io:inst13\"" {  } { { "PIC.bdf" "inst13" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1112 936 1120 1272 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[0\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[0\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[1\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[1\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[2\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[2\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[3\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[3\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[4\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[4\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[5\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[5\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[6\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[6\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "latch\[7\] port_io.vhd(67) " "Info (10041): Inferred latch for \"latch\[7\]\" at port_io.vhd(67)" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 67 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst3 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst3\"" {  } { { "PIC.bdf" "inst3" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1832 904 1072 2088 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ula ula:inst2 " "Info: Elaborating entity \"ula\" for hierarchy \"ula:inst2\"" {  } { { "PIC.bdf" "inst2" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 176 648 808 304 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z_out ULA.vhd(48) " "Info (10041): Inferred latch for \"z_out\" at ULA.vhd(48)" {  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:inst4 " "Info: Elaborating entity \"status_reg\" for hierarchy \"status_reg:inst4\"" {  } { { "PIC.bdf" "inst4" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 336 944 1128 592 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_max addr_max:inst5 " "Info: Elaborating entity \"addr_max\" for hierarchy \"addr_max:inst5\"" {  } { { "PIC.bdf" "inst5" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 320 1368 1576 448 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_4096x14 rom_4096x14:inst7 " "Info: Elaborating entity \"rom_4096x14\" for hierarchy \"rom_4096x14:inst7\"" {  } { { "PIC.bdf" "inst7" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1880 424 640 2016 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_4096x14:inst7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"rom_4096x14:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_4096x14.vhd" "altsyncram_component" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/rom_4096x14.vhd" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_4096x14:inst7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"rom_4096x14:inst7\|altsyncram:altsyncram_component\"" {  } { { "rom_4096x14.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/rom_4096x14.vhd" 84 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_4096x14:inst7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"rom_4096x14:inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file program-1.mif " "Info: Parameter \"init_file\" = \"program-1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Info: Parameter \"width_a\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "rom_4096x14.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/rom_4096x14.vhd" 84 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qe71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qe71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qe71 " "Info: Found entity 1: altsyncram_qe71" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qe71 rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated " "Info: Elaborating entity \"altsyncram_qe71\" for hierarchy \"rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc_reg:inst10 " "Info: Elaborating entity \"pc_reg\" for hierarchy \"pc_reg:inst10\"" {  } { { "PIC.bdf" "inst10" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 1552 424 632 1776 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsr_reg fsr_reg:inst6 " "Info: Elaborating entity \"fsr_reg\" for hierarchy \"fsr_reg:inst6\"" {  } { { "PIC.bdf" "inst6" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 640 944 1128 800 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst " "Info: Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst\"" {  } { { "PIC.bdf" "inst" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 160 392 504 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst " "Info: Elaborated megafunction instantiation \"BUSMUX:inst\"" {  } { { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 160 392 504 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst " "Info: Instantiated megafunction \"BUSMUX:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Info: Parameter \"WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 160 392 504 248 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux BUSMUX:inst\|lpm_mux:\$00000 " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst\|lpm_mux:\$00000 BUSMUX:inst " "Info: Elaborated megafunction instantiation \"BUSMUX:inst\|lpm_mux:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst\"" {  } { { "busmux.tdf" "" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "PIC.bdf" "" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 160 392 504 248 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Info: Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc BUSMUX:inst\|lpm_mux:\$00000\|mux_smc:auto_generated " "Info: Elaborating entity \"mux_smc\" for hierarchy \"BUSMUX:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "z:/home/rafael/mega/projects/faculdade/reconfiguraveis/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_mem ram_mem:inst14 " "Info: Elaborating entity \"ram_mem\" for hierarchy \"ram_mem:inst14\"" {  } { { "PIC.bdf" "inst14" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 840 944 1128 1000 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dbus_out ram_mem.vhd(76) " "Warning (10631): VHDL Process Statement warning at ram_mem.vhd(76): inferring latch(es) for signal or variable \"dbus_out\", which holds its previous value in one or more paths through the process" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[0\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[0\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[1\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[1\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[2\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[2\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[3\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[3\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[4\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[4\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[5\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[5\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[6\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[6\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dbus_out\[7\] ram_mem.vhd(76) " "Info (10041): Inferred latch for \"dbus_out\[7\]\" at ram_mem.vhd(76)" {  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_reg w_reg:inst1 " "Info: Elaborating entity \"w_reg\" for hierarchy \"w_reg:inst1\"" {  } { { "PIC.bdf" "inst1" { Schematic "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/PIC.bdf" { { 144 944 1096 272 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[7\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[6\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[5\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[4\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[3\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[2\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[1\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" " "Warning: Converted tri-state node feeding \"busmux:inst\|lpm_mux:\$00000\|mux_smc:auto_generated\|result_node\[0\]\" into a selector" {  } { { "db/mux_smc.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/mux_smc.tdf" 29 13 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[3\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[7\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[6\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[5\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[4\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[2\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[1\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ram_mem:inst14\|dbus_out\[0\]\$latch " "Warning: Latch ram_mem:inst14\|dbus_out\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal rom_4096x14:inst7\|altsyncram:altsyncram_component\|altsyncram_qe71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_qe71.tdf" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/db/altsyncram_qe71.tdf" 31 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ram_mem/ram_mem.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ram_mem/ram_mem.vhd" 76 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ula:inst2\|z_out " "Warning: Latch ula:inst2\|z_out has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA controller:inst3\|presState.fetch_dec_ex " "Warning: Ports D and ENA on the latch are fed by the same signal controller:inst3\|presState.fetch_dec_ex" {  } { { "blocks/controller/controller.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/controller/controller.vhd" 31 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "blocks/ULA/ULA.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/ULA/ULA.vhd" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "blocks/port_io/port_io.vhd" "" { Text "Z:/home/rafael/MEGA/Projects/faculdade/reconfiguraveis/PUC-sistemas-reconfiguraveis/tp4/blocks/port_io/port_io.vhd" 45 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|pc\[12\] " "Info: Register \"pc_reg:inst10\|pc\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_popped\[12\] " "Info: Register \"pc_reg:inst10\|stack_popped\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg1\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg1\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg2\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg2\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg3\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg3\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg4\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg4\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg5\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg5\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg6\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg6\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg7\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg7\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "pc_reg:inst10\|stack_reg8\[12\] " "Info: Register \"pc_reg:inst10\|stack_reg8\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4306 " "Info: Implemented 4306 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Info: Implemented 0 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4274 " "Info: Implemented 4274 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "14 " "Info: Implemented 14 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 12 20:00:42 2024 " "Info: Processing ended: Thu Dec 12 20:00:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
