/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set SW1__0__MASK, 0x04
.set SW1__0__PC, CYREG_PRT1_PC2
.set SW1__0__PORT, 1
.set SW1__0__SHIFT, 2
.set SW1__AG, CYREG_PRT1_AG
.set SW1__AMUX, CYREG_PRT1_AMUX
.set SW1__BIE, CYREG_PRT1_BIE
.set SW1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set SW1__BYP, CYREG_PRT1_BYP
.set SW1__CTL, CYREG_PRT1_CTL
.set SW1__DM0, CYREG_PRT1_DM0
.set SW1__DM1, CYREG_PRT1_DM1
.set SW1__DM2, CYREG_PRT1_DM2
.set SW1__DR, CYREG_PRT1_DR
.set SW1__INP_DIS, CYREG_PRT1_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set SW1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set SW1__LCD_EN, CYREG_PRT1_LCD_EN
.set SW1__MASK, 0x04
.set SW1__PORT, 1
.set SW1__PRT, CYREG_PRT1_PRT
.set SW1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set SW1__PS, CYREG_PRT1_PS
.set SW1__SHIFT, 2
.set SW1__SLW, CYREG_PRT1_SLW

/* SF2F */
.set SF2F__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set SF2F__0__MASK, 0x80
.set SF2F__0__PC, CYREG_PRT12_PC7
.set SF2F__0__PORT, 12
.set SF2F__0__SHIFT, 7
.set SF2F__AG, CYREG_PRT12_AG
.set SF2F__BIE, CYREG_PRT12_BIE
.set SF2F__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SF2F__BYP, CYREG_PRT12_BYP
.set SF2F__DM0, CYREG_PRT12_DM0
.set SF2F__DM1, CYREG_PRT12_DM1
.set SF2F__DM2, CYREG_PRT12_DM2
.set SF2F__DR, CYREG_PRT12_DR
.set SF2F__INP_DIS, CYREG_PRT12_INP_DIS
.set SF2F__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SF2F__MASK, 0x80
.set SF2F__PORT, 12
.set SF2F__PRT, CYREG_PRT12_PRT
.set SF2F__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SF2F__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SF2F__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SF2F__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SF2F__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SF2F__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SF2F__PS, CYREG_PRT12_PS
.set SF2F__SHIFT, 7
.set SF2F__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SF2F__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SF2F__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SF2F__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SF2F__SLW, CYREG_PRT12_SLW

/* CR_DE */
.set CR_DE__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set CR_DE__0__MASK, 0x20
.set CR_DE__0__PC, CYREG_PRT3_PC5
.set CR_DE__0__PORT, 3
.set CR_DE__0__SHIFT, 5
.set CR_DE__AG, CYREG_PRT3_AG
.set CR_DE__AMUX, CYREG_PRT3_AMUX
.set CR_DE__BIE, CYREG_PRT3_BIE
.set CR_DE__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CR_DE__BYP, CYREG_PRT3_BYP
.set CR_DE__CTL, CYREG_PRT3_CTL
.set CR_DE__DM0, CYREG_PRT3_DM0
.set CR_DE__DM1, CYREG_PRT3_DM1
.set CR_DE__DM2, CYREG_PRT3_DM2
.set CR_DE__DR, CYREG_PRT3_DR
.set CR_DE__INP_DIS, CYREG_PRT3_INP_DIS
.set CR_DE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CR_DE__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CR_DE__LCD_EN, CYREG_PRT3_LCD_EN
.set CR_DE__MASK, 0x20
.set CR_DE__PORT, 3
.set CR_DE__PRT, CYREG_PRT3_PRT
.set CR_DE__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CR_DE__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CR_DE__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CR_DE__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CR_DE__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CR_DE__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CR_DE__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CR_DE__PS, CYREG_PRT3_PS
.set CR_DE__SHIFT, 5
.set CR_DE__SLW, CYREG_PRT3_SLW

/* CR_Rx */
.set CR_Rx__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set CR_Rx__0__MASK, 0x08
.set CR_Rx__0__PC, CYREG_PRT3_PC3
.set CR_Rx__0__PORT, 3
.set CR_Rx__0__SHIFT, 3
.set CR_Rx__AG, CYREG_PRT3_AG
.set CR_Rx__AMUX, CYREG_PRT3_AMUX
.set CR_Rx__BIE, CYREG_PRT3_BIE
.set CR_Rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CR_Rx__BYP, CYREG_PRT3_BYP
.set CR_Rx__CTL, CYREG_PRT3_CTL
.set CR_Rx__DM0, CYREG_PRT3_DM0
.set CR_Rx__DM1, CYREG_PRT3_DM1
.set CR_Rx__DM2, CYREG_PRT3_DM2
.set CR_Rx__DR, CYREG_PRT3_DR
.set CR_Rx__INP_DIS, CYREG_PRT3_INP_DIS
.set CR_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CR_Rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CR_Rx__LCD_EN, CYREG_PRT3_LCD_EN
.set CR_Rx__MASK, 0x08
.set CR_Rx__PORT, 3
.set CR_Rx__PRT, CYREG_PRT3_PRT
.set CR_Rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CR_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CR_Rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CR_Rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CR_Rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CR_Rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CR_Rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CR_Rx__PS, CYREG_PRT3_PS
.set CR_Rx__SHIFT, 3
.set CR_Rx__SLW, CYREG_PRT3_SLW

/* CR_Tx */
.set CR_Tx__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set CR_Tx__0__MASK, 0x02
.set CR_Tx__0__PC, CYREG_PRT3_PC1
.set CR_Tx__0__PORT, 3
.set CR_Tx__0__SHIFT, 1
.set CR_Tx__AG, CYREG_PRT3_AG
.set CR_Tx__AMUX, CYREG_PRT3_AMUX
.set CR_Tx__BIE, CYREG_PRT3_BIE
.set CR_Tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CR_Tx__BYP, CYREG_PRT3_BYP
.set CR_Tx__CTL, CYREG_PRT3_CTL
.set CR_Tx__DM0, CYREG_PRT3_DM0
.set CR_Tx__DM1, CYREG_PRT3_DM1
.set CR_Tx__DM2, CYREG_PRT3_DM2
.set CR_Tx__DR, CYREG_PRT3_DR
.set CR_Tx__INP_DIS, CYREG_PRT3_INP_DIS
.set CR_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CR_Tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CR_Tx__LCD_EN, CYREG_PRT3_LCD_EN
.set CR_Tx__MASK, 0x02
.set CR_Tx__PORT, 3
.set CR_Tx__PRT, CYREG_PRT3_PRT
.set CR_Tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CR_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CR_Tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CR_Tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CR_Tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CR_Tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CR_Tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CR_Tx__PS, CYREG_PRT3_PS
.set CR_Tx__SHIFT, 1
.set CR_Tx__SLW, CYREG_PRT3_SLW

/* PS_D0 */
.set PS_D0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set PS_D0__0__MASK, 0x01
.set PS_D0__0__PC, CYREG_PRT0_PC0
.set PS_D0__0__PORT, 0
.set PS_D0__0__SHIFT, 0
.set PS_D0__AG, CYREG_PRT0_AG
.set PS_D0__AMUX, CYREG_PRT0_AMUX
.set PS_D0__BIE, CYREG_PRT0_BIE
.set PS_D0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PS_D0__BYP, CYREG_PRT0_BYP
.set PS_D0__CTL, CYREG_PRT0_CTL
.set PS_D0__DM0, CYREG_PRT0_DM0
.set PS_D0__DM1, CYREG_PRT0_DM1
.set PS_D0__DM2, CYREG_PRT0_DM2
.set PS_D0__DR, CYREG_PRT0_DR
.set PS_D0__INP_DIS, CYREG_PRT0_INP_DIS
.set PS_D0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PS_D0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PS_D0__LCD_EN, CYREG_PRT0_LCD_EN
.set PS_D0__MASK, 0x01
.set PS_D0__PORT, 0
.set PS_D0__PRT, CYREG_PRT0_PRT
.set PS_D0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PS_D0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PS_D0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PS_D0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PS_D0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PS_D0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PS_D0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PS_D0__PS, CYREG_PRT0_PS
.set PS_D0__SHIFT, 0
.set PS_D0__SLW, CYREG_PRT0_SLW

/* PS_D1 */
.set PS_D1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set PS_D1__0__MASK, 0x02
.set PS_D1__0__PC, CYREG_PRT0_PC1
.set PS_D1__0__PORT, 0
.set PS_D1__0__SHIFT, 1
.set PS_D1__AG, CYREG_PRT0_AG
.set PS_D1__AMUX, CYREG_PRT0_AMUX
.set PS_D1__BIE, CYREG_PRT0_BIE
.set PS_D1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PS_D1__BYP, CYREG_PRT0_BYP
.set PS_D1__CTL, CYREG_PRT0_CTL
.set PS_D1__DM0, CYREG_PRT0_DM0
.set PS_D1__DM1, CYREG_PRT0_DM1
.set PS_D1__DM2, CYREG_PRT0_DM2
.set PS_D1__DR, CYREG_PRT0_DR
.set PS_D1__INP_DIS, CYREG_PRT0_INP_DIS
.set PS_D1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PS_D1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PS_D1__LCD_EN, CYREG_PRT0_LCD_EN
.set PS_D1__MASK, 0x02
.set PS_D1__PORT, 0
.set PS_D1__PRT, CYREG_PRT0_PRT
.set PS_D1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PS_D1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PS_D1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PS_D1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PS_D1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PS_D1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PS_D1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PS_D1__PS, CYREG_PRT0_PS
.set PS_D1__SHIFT, 1
.set PS_D1__SLW, CYREG_PRT0_SLW

/* TX_EN */
.set TX_EN__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set TX_EN__0__MASK, 0x04
.set TX_EN__0__PC, CYREG_PRT3_PC2
.set TX_EN__0__PORT, 3
.set TX_EN__0__SHIFT, 2
.set TX_EN__AG, CYREG_PRT3_AG
.set TX_EN__AMUX, CYREG_PRT3_AMUX
.set TX_EN__BIE, CYREG_PRT3_BIE
.set TX_EN__BIT_MASK, CYREG_PRT3_BIT_MASK
.set TX_EN__BYP, CYREG_PRT3_BYP
.set TX_EN__CTL, CYREG_PRT3_CTL
.set TX_EN__DM0, CYREG_PRT3_DM0
.set TX_EN__DM1, CYREG_PRT3_DM1
.set TX_EN__DM2, CYREG_PRT3_DM2
.set TX_EN__DR, CYREG_PRT3_DR
.set TX_EN__INP_DIS, CYREG_PRT3_INP_DIS
.set TX_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set TX_EN__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set TX_EN__LCD_EN, CYREG_PRT3_LCD_EN
.set TX_EN__MASK, 0x04
.set TX_EN__PORT, 3
.set TX_EN__PRT, CYREG_PRT3_PRT
.set TX_EN__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set TX_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set TX_EN__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set TX_EN__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set TX_EN__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set TX_EN__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set TX_EN__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set TX_EN__PS, CYREG_PRT3_PS
.set TX_EN__SHIFT, 2
.set TX_EN__SLW, CYREG_PRT3_SLW

/* ACS_Rx */
.set ACS_Rx__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set ACS_Rx__0__MASK, 0x01
.set ACS_Rx__0__PC, CYREG_PRT3_PC0
.set ACS_Rx__0__PORT, 3
.set ACS_Rx__0__SHIFT, 0
.set ACS_Rx__AG, CYREG_PRT3_AG
.set ACS_Rx__AMUX, CYREG_PRT3_AMUX
.set ACS_Rx__BIE, CYREG_PRT3_BIE
.set ACS_Rx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ACS_Rx__BYP, CYREG_PRT3_BYP
.set ACS_Rx__CTL, CYREG_PRT3_CTL
.set ACS_Rx__DM0, CYREG_PRT3_DM0
.set ACS_Rx__DM1, CYREG_PRT3_DM1
.set ACS_Rx__DM2, CYREG_PRT3_DM2
.set ACS_Rx__DR, CYREG_PRT3_DR
.set ACS_Rx__INP_DIS, CYREG_PRT3_INP_DIS
.set ACS_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ACS_Rx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ACS_Rx__LCD_EN, CYREG_PRT3_LCD_EN
.set ACS_Rx__MASK, 0x01
.set ACS_Rx__PORT, 3
.set ACS_Rx__PRT, CYREG_PRT3_PRT
.set ACS_Rx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ACS_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ACS_Rx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ACS_Rx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ACS_Rx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ACS_Rx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ACS_Rx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ACS_Rx__PS, CYREG_PRT3_PS
.set ACS_Rx__SHIFT, 0
.set ACS_Rx__SLW, CYREG_PRT3_SLW

/* ACS_Tx */
.set ACS_Tx__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set ACS_Tx__0__MASK, 0x10
.set ACS_Tx__0__PC, CYREG_PRT3_PC4
.set ACS_Tx__0__PORT, 3
.set ACS_Tx__0__SHIFT, 4
.set ACS_Tx__AG, CYREG_PRT3_AG
.set ACS_Tx__AMUX, CYREG_PRT3_AMUX
.set ACS_Tx__BIE, CYREG_PRT3_BIE
.set ACS_Tx__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ACS_Tx__BYP, CYREG_PRT3_BYP
.set ACS_Tx__CTL, CYREG_PRT3_CTL
.set ACS_Tx__DM0, CYREG_PRT3_DM0
.set ACS_Tx__DM1, CYREG_PRT3_DM1
.set ACS_Tx__DM2, CYREG_PRT3_DM2
.set ACS_Tx__DR, CYREG_PRT3_DR
.set ACS_Tx__INP_DIS, CYREG_PRT3_INP_DIS
.set ACS_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ACS_Tx__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ACS_Tx__LCD_EN, CYREG_PRT3_LCD_EN
.set ACS_Tx__MASK, 0x10
.set ACS_Tx__PORT, 3
.set ACS_Tx__PRT, CYREG_PRT3_PRT
.set ACS_Tx__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ACS_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ACS_Tx__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ACS_Tx__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ACS_Tx__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ACS_Tx__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ACS_Tx__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ACS_Tx__PS, CYREG_PRT3_PS
.set ACS_Tx__SHIFT, 4
.set ACS_Tx__SLW, CYREG_PRT3_SLW

/* EZI2Cs */
.set EZI2Cs_I2C_Prim__ADR, CYREG_I2C_ADR
.set EZI2Cs_I2C_Prim__CFG, CYREG_I2C_CFG
.set EZI2Cs_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set EZI2Cs_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set EZI2Cs_I2C_Prim__CSR, CYREG_I2C_CSR
.set EZI2Cs_I2C_Prim__D, CYREG_I2C_D
.set EZI2Cs_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set EZI2Cs_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set EZI2Cs_I2C_Prim__PM_ACT_MSK, 0x04
.set EZI2Cs_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set EZI2Cs_I2C_Prim__PM_STBY_MSK, 0x04
.set EZI2Cs_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set EZI2Cs_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set EZI2Cs_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set EZI2Cs_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set EZI2Cs_I2C_Prim__XCFG, CYREG_I2C_XCFG
.set EZI2Cs_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set EZI2Cs_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set EZI2Cs_isr__INTC_MASK, 0x8000
.set EZI2Cs_isr__INTC_NUMBER, 15
.set EZI2Cs_isr__INTC_PRIOR_NUM, 7
.set EZI2Cs_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set EZI2Cs_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set EZI2Cs_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* REED_1 */
.set REED_1__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set REED_1__0__MASK, 0x10
.set REED_1__0__PC, CYREG_PRT1_PC4
.set REED_1__0__PORT, 1
.set REED_1__0__SHIFT, 4
.set REED_1__AG, CYREG_PRT1_AG
.set REED_1__AMUX, CYREG_PRT1_AMUX
.set REED_1__BIE, CYREG_PRT1_BIE
.set REED_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set REED_1__BYP, CYREG_PRT1_BYP
.set REED_1__CTL, CYREG_PRT1_CTL
.set REED_1__DM0, CYREG_PRT1_DM0
.set REED_1__DM1, CYREG_PRT1_DM1
.set REED_1__DM2, CYREG_PRT1_DM2
.set REED_1__DR, CYREG_PRT1_DR
.set REED_1__INP_DIS, CYREG_PRT1_INP_DIS
.set REED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set REED_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set REED_1__LCD_EN, CYREG_PRT1_LCD_EN
.set REED_1__MASK, 0x10
.set REED_1__PORT, 1
.set REED_1__PRT, CYREG_PRT1_PRT
.set REED_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set REED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set REED_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set REED_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set REED_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set REED_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set REED_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set REED_1__PS, CYREG_PRT1_PS
.set REED_1__SHIFT, 4
.set REED_1__SLW, CYREG_PRT1_SLW

/* REED_2 */
.set REED_2__0__INTTYPE, CYREG_PICU1_INTTYPE3
.set REED_2__0__MASK, 0x08
.set REED_2__0__PC, CYREG_PRT1_PC3
.set REED_2__0__PORT, 1
.set REED_2__0__SHIFT, 3
.set REED_2__AG, CYREG_PRT1_AG
.set REED_2__AMUX, CYREG_PRT1_AMUX
.set REED_2__BIE, CYREG_PRT1_BIE
.set REED_2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set REED_2__BYP, CYREG_PRT1_BYP
.set REED_2__CTL, CYREG_PRT1_CTL
.set REED_2__DM0, CYREG_PRT1_DM0
.set REED_2__DM1, CYREG_PRT1_DM1
.set REED_2__DM2, CYREG_PRT1_DM2
.set REED_2__DR, CYREG_PRT1_DR
.set REED_2__INP_DIS, CYREG_PRT1_INP_DIS
.set REED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set REED_2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set REED_2__LCD_EN, CYREG_PRT1_LCD_EN
.set REED_2__MASK, 0x08
.set REED_2__PORT, 1
.set REED_2__PRT, CYREG_PRT1_PRT
.set REED_2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set REED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set REED_2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set REED_2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set REED_2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set REED_2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set REED_2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set REED_2__PS, CYREG_PRT1_PS
.set REED_2__SHIFT, 3
.set REED_2__SLW, CYREG_PRT1_SLW

/* SW_Rst */
.set SW_Rst__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set SW_Rst__0__MASK, 0x20
.set SW_Rst__0__PC, CYREG_PRT2_PC5
.set SW_Rst__0__PORT, 2
.set SW_Rst__0__SHIFT, 5
.set SW_Rst__AG, CYREG_PRT2_AG
.set SW_Rst__AMUX, CYREG_PRT2_AMUX
.set SW_Rst__BIE, CYREG_PRT2_BIE
.set SW_Rst__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SW_Rst__BYP, CYREG_PRT2_BYP
.set SW_Rst__CTL, CYREG_PRT2_CTL
.set SW_Rst__DM0, CYREG_PRT2_DM0
.set SW_Rst__DM1, CYREG_PRT2_DM1
.set SW_Rst__DM2, CYREG_PRT2_DM2
.set SW_Rst__DR, CYREG_PRT2_DR
.set SW_Rst__INP_DIS, CYREG_PRT2_INP_DIS
.set SW_Rst__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SW_Rst__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SW_Rst__LCD_EN, CYREG_PRT2_LCD_EN
.set SW_Rst__MASK, 0x20
.set SW_Rst__PORT, 2
.set SW_Rst__PRT, CYREG_PRT2_PRT
.set SW_Rst__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SW_Rst__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SW_Rst__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SW_Rst__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SW_Rst__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SW_Rst__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SW_Rst__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SW_Rst__PS, CYREG_PRT2_PS
.set SW_Rst__SHIFT, 5
.set SW_Rst__SLW, CYREG_PRT2_SLW

/* UART_1 */
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__2__MASK, 0x04
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__2__POS, 2
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__3__MASK, 0x08
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__3__POS, 3
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__4__MASK, 0x10
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__4__POS, 4
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB11_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x1C
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set UART_1_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB01_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB01_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB01_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB01_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB01_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_1_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_1_BUART_sRX_RxSts__2__POS, 2
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x3C
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB14_ST

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x03
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x08
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x08

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG6_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG6_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG6_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x06
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x40
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x40

/* Clock_3 */
.set Clock_3__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_3__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_3__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_3__CFG2_SRC_SEL_MASK, 0x07
.set Clock_3__INDEX, 0x00
.set Clock_3__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_3__PM_ACT_MSK, 0x01
.set Clock_3__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_3__PM_STBY_MSK, 0x01

/* Clock_4 */
.set Clock_4__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set Clock_4__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set Clock_4__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set Clock_4__CFG2_SRC_SEL_MASK, 0x07
.set Clock_4__INDEX, 0x05
.set Clock_4__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_4__PM_ACT_MSK, 0x20
.set Clock_4__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_4__PM_STBY_MSK, 0x20

/* Clock_5 */
.set Clock_5__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set Clock_5__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set Clock_5__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set Clock_5__CFG2_SRC_SEL_MASK, 0x07
.set Clock_5__INDEX, 0x04
.set Clock_5__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_5__PM_ACT_MSK, 0x10
.set Clock_5__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_5__PM_STBY_MSK, 0x10

/* Clock_6 */
.set Clock_6__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set Clock_6__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set Clock_6__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set Clock_6__CFG2_SRC_SEL_MASK, 0x07
.set Clock_6__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set Clock_6__CFG3_PHASE_DLY_MASK, 0x0F
.set Clock_6__INDEX, 0x00
.set Clock_6__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set Clock_6__PM_ACT_MSK, 0x01
.set Clock_6__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set Clock_6__PM_STBY_MSK, 0x01

/* FltrReg */
.set FltrReg_sts_sts_reg__0__MASK, 0x01
.set FltrReg_sts_sts_reg__0__POS, 0
.set FltrReg_sts_sts_reg__1__MASK, 0x02
.set FltrReg_sts_sts_reg__1__POS, 1
.set FltrReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set FltrReg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set FltrReg_sts_sts_reg__MASK, 0x03
.set FltrReg_sts_sts_reg__MASK_REG, CYREG_B1_UDB08_MSK
.set FltrReg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set FltrReg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set FltrReg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set FltrReg_sts_sts_reg__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set FltrReg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set FltrReg_sts_sts_reg__STATUS_REG, CYREG_B1_UDB08_ST

/* LEDG_IN */
.set LEDG_IN__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LEDG_IN__0__MASK, 0x40
.set LEDG_IN__0__PC, CYREG_PRT0_PC6
.set LEDG_IN__0__PORT, 0
.set LEDG_IN__0__SHIFT, 6
.set LEDG_IN__AG, CYREG_PRT0_AG
.set LEDG_IN__AMUX, CYREG_PRT0_AMUX
.set LEDG_IN__BIE, CYREG_PRT0_BIE
.set LEDG_IN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LEDG_IN__BYP, CYREG_PRT0_BYP
.set LEDG_IN__CTL, CYREG_PRT0_CTL
.set LEDG_IN__DM0, CYREG_PRT0_DM0
.set LEDG_IN__DM1, CYREG_PRT0_DM1
.set LEDG_IN__DM2, CYREG_PRT0_DM2
.set LEDG_IN__DR, CYREG_PRT0_DR
.set LEDG_IN__INP_DIS, CYREG_PRT0_INP_DIS
.set LEDG_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LEDG_IN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LEDG_IN__LCD_EN, CYREG_PRT0_LCD_EN
.set LEDG_IN__MASK, 0x40
.set LEDG_IN__PORT, 0
.set LEDG_IN__PRT, CYREG_PRT0_PRT
.set LEDG_IN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LEDG_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LEDG_IN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LEDG_IN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LEDG_IN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LEDG_IN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LEDG_IN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LEDG_IN__PS, CYREG_PRT0_PS
.set LEDG_IN__SHIFT, 6
.set LEDG_IN__SLW, CYREG_PRT0_SLW

/* LEDR_IN */
.set LEDR_IN__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set LEDR_IN__0__MASK, 0x10
.set LEDR_IN__0__PC, CYREG_IO_PC_PRT15_PC4
.set LEDR_IN__0__PORT, 15
.set LEDR_IN__0__SHIFT, 4
.set LEDR_IN__AG, CYREG_PRT15_AG
.set LEDR_IN__AMUX, CYREG_PRT15_AMUX
.set LEDR_IN__BIE, CYREG_PRT15_BIE
.set LEDR_IN__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LEDR_IN__BYP, CYREG_PRT15_BYP
.set LEDR_IN__CTL, CYREG_PRT15_CTL
.set LEDR_IN__DM0, CYREG_PRT15_DM0
.set LEDR_IN__DM1, CYREG_PRT15_DM1
.set LEDR_IN__DM2, CYREG_PRT15_DM2
.set LEDR_IN__DR, CYREG_PRT15_DR
.set LEDR_IN__INP_DIS, CYREG_PRT15_INP_DIS
.set LEDR_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LEDR_IN__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LEDR_IN__LCD_EN, CYREG_PRT15_LCD_EN
.set LEDR_IN__MASK, 0x10
.set LEDR_IN__PORT, 15
.set LEDR_IN__PRT, CYREG_PRT15_PRT
.set LEDR_IN__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LEDR_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LEDR_IN__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LEDR_IN__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LEDR_IN__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LEDR_IN__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LEDR_IN__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LEDR_IN__PS, CYREG_PRT15_PS
.set LEDR_IN__SHIFT, 4
.set LEDR_IN__SLW, CYREG_PRT15_SLW

/* LED_GRN */
.set LED_GRN__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set LED_GRN__0__MASK, 0x40
.set LED_GRN__0__PC, CYREG_PRT1_PC6
.set LED_GRN__0__PORT, 1
.set LED_GRN__0__SHIFT, 6
.set LED_GRN__AG, CYREG_PRT1_AG
.set LED_GRN__AMUX, CYREG_PRT1_AMUX
.set LED_GRN__BIE, CYREG_PRT1_BIE
.set LED_GRN__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_GRN__BYP, CYREG_PRT1_BYP
.set LED_GRN__CTL, CYREG_PRT1_CTL
.set LED_GRN__DM0, CYREG_PRT1_DM0
.set LED_GRN__DM1, CYREG_PRT1_DM1
.set LED_GRN__DM2, CYREG_PRT1_DM2
.set LED_GRN__DR, CYREG_PRT1_DR
.set LED_GRN__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_GRN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_GRN__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_GRN__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_GRN__MASK, 0x40
.set LED_GRN__PORT, 1
.set LED_GRN__PRT, CYREG_PRT1_PRT
.set LED_GRN__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_GRN__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_GRN__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_GRN__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_GRN__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_GRN__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_GRN__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_GRN__PS, CYREG_PRT1_PS
.set LED_GRN__SHIFT, 6
.set LED_GRN__SLW, CYREG_PRT1_SLW

/* LED_RED */
.set LED_RED__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set LED_RED__0__MASK, 0x10
.set LED_RED__0__PC, CYREG_PRT2_PC4
.set LED_RED__0__PORT, 2
.set LED_RED__0__SHIFT, 4
.set LED_RED__AG, CYREG_PRT2_AG
.set LED_RED__AMUX, CYREG_PRT2_AMUX
.set LED_RED__BIE, CYREG_PRT2_BIE
.set LED_RED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LED_RED__BYP, CYREG_PRT2_BYP
.set LED_RED__CTL, CYREG_PRT2_CTL
.set LED_RED__DM0, CYREG_PRT2_DM0
.set LED_RED__DM1, CYREG_PRT2_DM1
.set LED_RED__DM2, CYREG_PRT2_DM2
.set LED_RED__DR, CYREG_PRT2_DR
.set LED_RED__INP_DIS, CYREG_PRT2_INP_DIS
.set LED_RED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LED_RED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LED_RED__LCD_EN, CYREG_PRT2_LCD_EN
.set LED_RED__MASK, 0x10
.set LED_RED__PORT, 2
.set LED_RED__PRT, CYREG_PRT2_PRT
.set LED_RED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LED_RED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LED_RED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LED_RED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LED_RED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LED_RED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LED_RED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LED_RED__PS, CYREG_PRT2_PS
.set LED_RED__SHIFT, 4
.set LED_RED__SLW, CYREG_PRT2_SLW

/* LED_YEL */
.set LED_YEL__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set LED_YEL__0__MASK, 0x80
.set LED_YEL__0__PC, CYREG_PRT1_PC7
.set LED_YEL__0__PORT, 1
.set LED_YEL__0__SHIFT, 7
.set LED_YEL__AG, CYREG_PRT1_AG
.set LED_YEL__AMUX, CYREG_PRT1_AMUX
.set LED_YEL__BIE, CYREG_PRT1_BIE
.set LED_YEL__BIT_MASK, CYREG_PRT1_BIT_MASK
.set LED_YEL__BYP, CYREG_PRT1_BYP
.set LED_YEL__CTL, CYREG_PRT1_CTL
.set LED_YEL__DM0, CYREG_PRT1_DM0
.set LED_YEL__DM1, CYREG_PRT1_DM1
.set LED_YEL__DM2, CYREG_PRT1_DM2
.set LED_YEL__DR, CYREG_PRT1_DR
.set LED_YEL__INP_DIS, CYREG_PRT1_INP_DIS
.set LED_YEL__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set LED_YEL__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set LED_YEL__LCD_EN, CYREG_PRT1_LCD_EN
.set LED_YEL__MASK, 0x80
.set LED_YEL__PORT, 1
.set LED_YEL__PRT, CYREG_PRT1_PRT
.set LED_YEL__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set LED_YEL__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set LED_YEL__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set LED_YEL__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set LED_YEL__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set LED_YEL__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set LED_YEL__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set LED_YEL__PS, CYREG_PRT1_PS
.set LED_YEL__SHIFT, 7
.set LED_YEL__SLW, CYREG_PRT1_SLW

/* POE_RST */
.set POE_RST__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set POE_RST__0__MASK, 0x80
.set POE_RST__0__PC, CYREG_PRT2_PC7
.set POE_RST__0__PORT, 2
.set POE_RST__0__SHIFT, 7
.set POE_RST__AG, CYREG_PRT2_AG
.set POE_RST__AMUX, CYREG_PRT2_AMUX
.set POE_RST__BIE, CYREG_PRT2_BIE
.set POE_RST__BIT_MASK, CYREG_PRT2_BIT_MASK
.set POE_RST__BYP, CYREG_PRT2_BYP
.set POE_RST__CTL, CYREG_PRT2_CTL
.set POE_RST__DM0, CYREG_PRT2_DM0
.set POE_RST__DM1, CYREG_PRT2_DM1
.set POE_RST__DM2, CYREG_PRT2_DM2
.set POE_RST__DR, CYREG_PRT2_DR
.set POE_RST__INP_DIS, CYREG_PRT2_INP_DIS
.set POE_RST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set POE_RST__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set POE_RST__LCD_EN, CYREG_PRT2_LCD_EN
.set POE_RST__MASK, 0x80
.set POE_RST__PORT, 2
.set POE_RST__PRT, CYREG_PRT2_PRT
.set POE_RST__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set POE_RST__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set POE_RST__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set POE_RST__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set POE_RST__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set POE_RST__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set POE_RST__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set POE_RST__PS, CYREG_PRT2_PS
.set POE_RST__SHIFT, 7
.set POE_RST__SLW, CYREG_PRT2_SLW

/* Pin_WD0 */
.set Pin_WD0__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_WD0__0__MASK, 0x02
.set Pin_WD0__0__PC, CYREG_PRT2_PC1
.set Pin_WD0__0__PORT, 2
.set Pin_WD0__0__SHIFT, 1
.set Pin_WD0__AG, CYREG_PRT2_AG
.set Pin_WD0__AMUX, CYREG_PRT2_AMUX
.set Pin_WD0__BIE, CYREG_PRT2_BIE
.set Pin_WD0__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_WD0__BYP, CYREG_PRT2_BYP
.set Pin_WD0__CTL, CYREG_PRT2_CTL
.set Pin_WD0__DM0, CYREG_PRT2_DM0
.set Pin_WD0__DM1, CYREG_PRT2_DM1
.set Pin_WD0__DM2, CYREG_PRT2_DM2
.set Pin_WD0__DR, CYREG_PRT2_DR
.set Pin_WD0__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_WD0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_WD0__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_WD0__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_WD0__MASK, 0x02
.set Pin_WD0__PORT, 2
.set Pin_WD0__PRT, CYREG_PRT2_PRT
.set Pin_WD0__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_WD0__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_WD0__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_WD0__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_WD0__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_WD0__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_WD0__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_WD0__PS, CYREG_PRT2_PS
.set Pin_WD0__SHIFT, 1
.set Pin_WD0__SLW, CYREG_PRT2_SLW

/* Pin_WD1 */
.set Pin_WD1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Pin_WD1__0__MASK, 0x01
.set Pin_WD1__0__PC, CYREG_PRT2_PC0
.set Pin_WD1__0__PORT, 2
.set Pin_WD1__0__SHIFT, 0
.set Pin_WD1__AG, CYREG_PRT2_AG
.set Pin_WD1__AMUX, CYREG_PRT2_AMUX
.set Pin_WD1__BIE, CYREG_PRT2_BIE
.set Pin_WD1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_WD1__BYP, CYREG_PRT2_BYP
.set Pin_WD1__CTL, CYREG_PRT2_CTL
.set Pin_WD1__DM0, CYREG_PRT2_DM0
.set Pin_WD1__DM1, CYREG_PRT2_DM1
.set Pin_WD1__DM2, CYREG_PRT2_DM2
.set Pin_WD1__DR, CYREG_PRT2_DR
.set Pin_WD1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_WD1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_WD1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_WD1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_WD1__MASK, 0x01
.set Pin_WD1__PORT, 2
.set Pin_WD1__PRT, CYREG_PRT2_PRT
.set Pin_WD1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_WD1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_WD1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_WD1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_WD1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_WD1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_WD1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_WD1__PS, CYREG_PRT2_PS
.set Pin_WD1__SHIFT, 0
.set Pin_WD1__SLW, CYREG_PRT2_SLW

/* RELAY_A */
.set RELAY_A__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set RELAY_A__0__MASK, 0x04
.set RELAY_A__0__PC, CYREG_PRT2_PC2
.set RELAY_A__0__PORT, 2
.set RELAY_A__0__SHIFT, 2
.set RELAY_A__AG, CYREG_PRT2_AG
.set RELAY_A__AMUX, CYREG_PRT2_AMUX
.set RELAY_A__BIE, CYREG_PRT2_BIE
.set RELAY_A__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RELAY_A__BYP, CYREG_PRT2_BYP
.set RELAY_A__CTL, CYREG_PRT2_CTL
.set RELAY_A__DM0, CYREG_PRT2_DM0
.set RELAY_A__DM1, CYREG_PRT2_DM1
.set RELAY_A__DM2, CYREG_PRT2_DM2
.set RELAY_A__DR, CYREG_PRT2_DR
.set RELAY_A__INP_DIS, CYREG_PRT2_INP_DIS
.set RELAY_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RELAY_A__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RELAY_A__LCD_EN, CYREG_PRT2_LCD_EN
.set RELAY_A__MASK, 0x04
.set RELAY_A__PORT, 2
.set RELAY_A__PRT, CYREG_PRT2_PRT
.set RELAY_A__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RELAY_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RELAY_A__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RELAY_A__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RELAY_A__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RELAY_A__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RELAY_A__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RELAY_A__PS, CYREG_PRT2_PS
.set RELAY_A__SHIFT, 2
.set RELAY_A__SLW, CYREG_PRT2_SLW

/* RELAY_B */
.set RELAY_B__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set RELAY_B__0__MASK, 0x08
.set RELAY_B__0__PC, CYREG_PRT2_PC3
.set RELAY_B__0__PORT, 2
.set RELAY_B__0__SHIFT, 3
.set RELAY_B__AG, CYREG_PRT2_AG
.set RELAY_B__AMUX, CYREG_PRT2_AMUX
.set RELAY_B__BIE, CYREG_PRT2_BIE
.set RELAY_B__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RELAY_B__BYP, CYREG_PRT2_BYP
.set RELAY_B__CTL, CYREG_PRT2_CTL
.set RELAY_B__DM0, CYREG_PRT2_DM0
.set RELAY_B__DM1, CYREG_PRT2_DM1
.set RELAY_B__DM2, CYREG_PRT2_DM2
.set RELAY_B__DR, CYREG_PRT2_DR
.set RELAY_B__INP_DIS, CYREG_PRT2_INP_DIS
.set RELAY_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RELAY_B__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RELAY_B__LCD_EN, CYREG_PRT2_LCD_EN
.set RELAY_B__MASK, 0x08
.set RELAY_B__PORT, 2
.set RELAY_B__PRT, CYREG_PRT2_PRT
.set RELAY_B__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RELAY_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RELAY_B__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RELAY_B__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RELAY_B__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RELAY_B__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RELAY_B__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RELAY_B__PS, CYREG_PRT2_PS
.set RELAY_B__SHIFT, 3
.set RELAY_B__SLW, CYREG_PRT2_SLW

/* SCL_RTC */
.set SCL_RTC__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_RTC__0__MASK, 0x01
.set SCL_RTC__0__PC, CYREG_PRT12_PC0
.set SCL_RTC__0__PORT, 12
.set SCL_RTC__0__SHIFT, 0
.set SCL_RTC__AG, CYREG_PRT12_AG
.set SCL_RTC__BIE, CYREG_PRT12_BIE
.set SCL_RTC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_RTC__BYP, CYREG_PRT12_BYP
.set SCL_RTC__DM0, CYREG_PRT12_DM0
.set SCL_RTC__DM1, CYREG_PRT12_DM1
.set SCL_RTC__DM2, CYREG_PRT12_DM2
.set SCL_RTC__DR, CYREG_PRT12_DR
.set SCL_RTC__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_RTC__MASK, 0x01
.set SCL_RTC__PORT, 12
.set SCL_RTC__PRT, CYREG_PRT12_PRT
.set SCL_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_RTC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_RTC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_RTC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_RTC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_RTC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_RTC__PS, CYREG_PRT12_PS
.set SCL_RTC__SHIFT, 0
.set SCL_RTC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_RTC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_RTC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_RTC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_RTC__SLW, CYREG_PRT12_SLW

/* SDA_RTC */
.set SDA_RTC__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_RTC__0__MASK, 0x02
.set SDA_RTC__0__PC, CYREG_PRT12_PC1
.set SDA_RTC__0__PORT, 12
.set SDA_RTC__0__SHIFT, 1
.set SDA_RTC__AG, CYREG_PRT12_AG
.set SDA_RTC__BIE, CYREG_PRT12_BIE
.set SDA_RTC__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_RTC__BYP, CYREG_PRT12_BYP
.set SDA_RTC__DM0, CYREG_PRT12_DM0
.set SDA_RTC__DM1, CYREG_PRT12_DM1
.set SDA_RTC__DM2, CYREG_PRT12_DM2
.set SDA_RTC__DR, CYREG_PRT12_DR
.set SDA_RTC__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_RTC__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_RTC__MASK, 0x02
.set SDA_RTC__PORT, 12
.set SDA_RTC__PRT, CYREG_PRT12_PRT
.set SDA_RTC__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_RTC__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_RTC__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_RTC__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_RTC__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_RTC__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_RTC__PS, CYREG_PRT12_PS
.set SDA_RTC__SHIFT, 1
.set SDA_RTC__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_RTC__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_RTC__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_RTC__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_RTC__SLW, CYREG_PRT12_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x08
.set USBUART_ep_1__INTC_NUMBER, 3
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x10
.set USBUART_ep_2__INTC_NUMBER, 4
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x20
.set USBUART_ep_3__INTC_NUMBER, 5
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* EZI2CPin */
.set EZI2CPin__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set EZI2CPin__0__MASK, 0x04
.set EZI2CPin__0__PC, CYREG_PRT12_PC2
.set EZI2CPin__0__PORT, 12
.set EZI2CPin__0__SHIFT, 2
.set EZI2CPin__1__INTTYPE, CYREG_PICU12_INTTYPE3
.set EZI2CPin__1__MASK, 0x08
.set EZI2CPin__1__PC, CYREG_PRT12_PC3
.set EZI2CPin__1__PORT, 12
.set EZI2CPin__1__SHIFT, 3
.set EZI2CPin__AG, CYREG_PRT12_AG
.set EZI2CPin__BIE, CYREG_PRT12_BIE
.set EZI2CPin__BIT_MASK, CYREG_PRT12_BIT_MASK
.set EZI2CPin__BYP, CYREG_PRT12_BYP
.set EZI2CPin__DM0, CYREG_PRT12_DM0
.set EZI2CPin__DM1, CYREG_PRT12_DM1
.set EZI2CPin__DM2, CYREG_PRT12_DM2
.set EZI2CPin__DR, CYREG_PRT12_DR
.set EZI2CPin__INP_DIS, CYREG_PRT12_INP_DIS
.set EZI2CPin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set EZI2CPin__MASK, 0x0C
.set EZI2CPin__PORT, 12
.set EZI2CPin__PRT, CYREG_PRT12_PRT
.set EZI2CPin__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set EZI2CPin__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set EZI2CPin__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set EZI2CPin__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set EZI2CPin__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set EZI2CPin__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set EZI2CPin__PS, CYREG_PRT12_PS
.set EZI2CPin__scl__INTTYPE, CYREG_PICU12_INTTYPE2
.set EZI2CPin__scl__MASK, 0x04
.set EZI2CPin__scl__PC, CYREG_PRT12_PC2
.set EZI2CPin__scl__PORT, 12
.set EZI2CPin__scl__SHIFT, 2
.set EZI2CPin__sda__INTTYPE, CYREG_PICU12_INTTYPE3
.set EZI2CPin__sda__MASK, 0x08
.set EZI2CPin__sda__PC, CYREG_PRT12_PC3
.set EZI2CPin__sda__PORT, 12
.set EZI2CPin__sda__SHIFT, 3
.set EZI2CPin__SHIFT, 2
.set EZI2CPin__SIO_CFG, CYREG_PRT12_SIO_CFG
.set EZI2CPin__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set EZI2CPin__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set EZI2CPin__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set EZI2CPin__SLW, CYREG_PRT12_SLW

/* LEDG_OUT */
.set LEDG_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set LEDG_OUT__0__MASK, 0x08
.set LEDG_OUT__0__PC, CYREG_PRT0_PC3
.set LEDG_OUT__0__PORT, 0
.set LEDG_OUT__0__SHIFT, 3
.set LEDG_OUT__AG, CYREG_PRT0_AG
.set LEDG_OUT__AMUX, CYREG_PRT0_AMUX
.set LEDG_OUT__BIE, CYREG_PRT0_BIE
.set LEDG_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LEDG_OUT__BYP, CYREG_PRT0_BYP
.set LEDG_OUT__CTL, CYREG_PRT0_CTL
.set LEDG_OUT__DM0, CYREG_PRT0_DM0
.set LEDG_OUT__DM1, CYREG_PRT0_DM1
.set LEDG_OUT__DM2, CYREG_PRT0_DM2
.set LEDG_OUT__DR, CYREG_PRT0_DR
.set LEDG_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set LEDG_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LEDG_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LEDG_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set LEDG_OUT__MASK, 0x08
.set LEDG_OUT__PORT, 0
.set LEDG_OUT__PRT, CYREG_PRT0_PRT
.set LEDG_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LEDG_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LEDG_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LEDG_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LEDG_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LEDG_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LEDG_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LEDG_OUT__PS, CYREG_PRT0_PS
.set LEDG_OUT__SHIFT, 3
.set LEDG_OUT__SLW, CYREG_PRT0_SLW

/* LEDR_OUT */
.set LEDR_OUT__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set LEDR_OUT__0__MASK, 0x20
.set LEDR_OUT__0__PC, CYREG_IO_PC_PRT15_PC5
.set LEDR_OUT__0__PORT, 15
.set LEDR_OUT__0__SHIFT, 5
.set LEDR_OUT__AG, CYREG_PRT15_AG
.set LEDR_OUT__AMUX, CYREG_PRT15_AMUX
.set LEDR_OUT__BIE, CYREG_PRT15_BIE
.set LEDR_OUT__BIT_MASK, CYREG_PRT15_BIT_MASK
.set LEDR_OUT__BYP, CYREG_PRT15_BYP
.set LEDR_OUT__CTL, CYREG_PRT15_CTL
.set LEDR_OUT__DM0, CYREG_PRT15_DM0
.set LEDR_OUT__DM1, CYREG_PRT15_DM1
.set LEDR_OUT__DM2, CYREG_PRT15_DM2
.set LEDR_OUT__DR, CYREG_PRT15_DR
.set LEDR_OUT__INP_DIS, CYREG_PRT15_INP_DIS
.set LEDR_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set LEDR_OUT__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set LEDR_OUT__LCD_EN, CYREG_PRT15_LCD_EN
.set LEDR_OUT__MASK, 0x20
.set LEDR_OUT__PORT, 15
.set LEDR_OUT__PRT, CYREG_PRT15_PRT
.set LEDR_OUT__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set LEDR_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set LEDR_OUT__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set LEDR_OUT__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set LEDR_OUT__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set LEDR_OUT__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set LEDR_OUT__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set LEDR_OUT__PS, CYREG_PRT15_PS
.set LEDR_OUT__SHIFT, 5
.set LEDR_OUT__SLW, CYREG_PRT15_SLW

/* Pin_VRef */
.set Pin_VRef__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Pin_VRef__0__MASK, 0x40
.set Pin_VRef__0__PC, CYREG_PRT3_PC6
.set Pin_VRef__0__PORT, 3
.set Pin_VRef__0__SHIFT, 6
.set Pin_VRef__AG, CYREG_PRT3_AG
.set Pin_VRef__AMUX, CYREG_PRT3_AMUX
.set Pin_VRef__BIE, CYREG_PRT3_BIE
.set Pin_VRef__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_VRef__BYP, CYREG_PRT3_BYP
.set Pin_VRef__CTL, CYREG_PRT3_CTL
.set Pin_VRef__DM0, CYREG_PRT3_DM0
.set Pin_VRef__DM1, CYREG_PRT3_DM1
.set Pin_VRef__DM2, CYREG_PRT3_DM2
.set Pin_VRef__DR, CYREG_PRT3_DR
.set Pin_VRef__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_VRef__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_VRef__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_VRef__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_VRef__MASK, 0x40
.set Pin_VRef__PORT, 3
.set Pin_VRef__PRT, CYREG_PRT3_PRT
.set Pin_VRef__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_VRef__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_VRef__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_VRef__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_VRef__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_VRef__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_VRef__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_VRef__PS, CYREG_PRT3_PS
.set Pin_VRef__SHIFT, 6
.set Pin_VRef__SLW, CYREG_PRT3_SLW

/* SOUND_IN */
.set SOUND_IN__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set SOUND_IN__0__MASK, 0x80
.set SOUND_IN__0__PC, CYREG_PRT0_PC7
.set SOUND_IN__0__PORT, 0
.set SOUND_IN__0__SHIFT, 7
.set SOUND_IN__AG, CYREG_PRT0_AG
.set SOUND_IN__AMUX, CYREG_PRT0_AMUX
.set SOUND_IN__BIE, CYREG_PRT0_BIE
.set SOUND_IN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SOUND_IN__BYP, CYREG_PRT0_BYP
.set SOUND_IN__CTL, CYREG_PRT0_CTL
.set SOUND_IN__DM0, CYREG_PRT0_DM0
.set SOUND_IN__DM1, CYREG_PRT0_DM1
.set SOUND_IN__DM2, CYREG_PRT0_DM2
.set SOUND_IN__DR, CYREG_PRT0_DR
.set SOUND_IN__INP_DIS, CYREG_PRT0_INP_DIS
.set SOUND_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SOUND_IN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SOUND_IN__LCD_EN, CYREG_PRT0_LCD_EN
.set SOUND_IN__MASK, 0x80
.set SOUND_IN__PORT, 0
.set SOUND_IN__PRT, CYREG_PRT0_PRT
.set SOUND_IN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SOUND_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SOUND_IN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SOUND_IN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SOUND_IN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SOUND_IN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SOUND_IN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SOUND_IN__PS, CYREG_PRT0_PS
.set SOUND_IN__SHIFT, 7
.set SOUND_IN__SLW, CYREG_PRT0_SLW

/* ST_LED_0 */
.set ST_LED_0__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set ST_LED_0__0__MASK, 0x40
.set ST_LED_0__0__PC, CYREG_PRT12_PC6
.set ST_LED_0__0__PORT, 12
.set ST_LED_0__0__SHIFT, 6
.set ST_LED_0__AG, CYREG_PRT12_AG
.set ST_LED_0__BIE, CYREG_PRT12_BIE
.set ST_LED_0__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ST_LED_0__BYP, CYREG_PRT12_BYP
.set ST_LED_0__DM0, CYREG_PRT12_DM0
.set ST_LED_0__DM1, CYREG_PRT12_DM1
.set ST_LED_0__DM2, CYREG_PRT12_DM2
.set ST_LED_0__DR, CYREG_PRT12_DR
.set ST_LED_0__INP_DIS, CYREG_PRT12_INP_DIS
.set ST_LED_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ST_LED_0__MASK, 0x40
.set ST_LED_0__PORT, 12
.set ST_LED_0__PRT, CYREG_PRT12_PRT
.set ST_LED_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ST_LED_0__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ST_LED_0__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ST_LED_0__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ST_LED_0__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ST_LED_0__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ST_LED_0__PS, CYREG_PRT12_PS
.set ST_LED_0__SHIFT, 6
.set ST_LED_0__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ST_LED_0__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ST_LED_0__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ST_LED_0__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ST_LED_0__SLW, CYREG_PRT12_SLW

/* ST_LED_1 */
.set ST_LED_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set ST_LED_1__0__MASK, 0x10
.set ST_LED_1__0__PC, CYREG_PRT12_PC4
.set ST_LED_1__0__PORT, 12
.set ST_LED_1__0__SHIFT, 4
.set ST_LED_1__AG, CYREG_PRT12_AG
.set ST_LED_1__BIE, CYREG_PRT12_BIE
.set ST_LED_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ST_LED_1__BYP, CYREG_PRT12_BYP
.set ST_LED_1__DM0, CYREG_PRT12_DM0
.set ST_LED_1__DM1, CYREG_PRT12_DM1
.set ST_LED_1__DM2, CYREG_PRT12_DM2
.set ST_LED_1__DR, CYREG_PRT12_DR
.set ST_LED_1__INP_DIS, CYREG_PRT12_INP_DIS
.set ST_LED_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ST_LED_1__MASK, 0x10
.set ST_LED_1__PORT, 12
.set ST_LED_1__PRT, CYREG_PRT12_PRT
.set ST_LED_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ST_LED_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ST_LED_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ST_LED_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ST_LED_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ST_LED_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ST_LED_1__PS, CYREG_PRT12_PS
.set ST_LED_1__SHIFT, 4
.set ST_LED_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ST_LED_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ST_LED_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ST_LED_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ST_LED_1__SLW, CYREG_PRT12_SLW

/* ST_LED_2 */
.set ST_LED_2__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set ST_LED_2__0__MASK, 0x20
.set ST_LED_2__0__PC, CYREG_PRT12_PC5
.set ST_LED_2__0__PORT, 12
.set ST_LED_2__0__SHIFT, 5
.set ST_LED_2__AG, CYREG_PRT12_AG
.set ST_LED_2__BIE, CYREG_PRT12_BIE
.set ST_LED_2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set ST_LED_2__BYP, CYREG_PRT12_BYP
.set ST_LED_2__DM0, CYREG_PRT12_DM0
.set ST_LED_2__DM1, CYREG_PRT12_DM1
.set ST_LED_2__DM2, CYREG_PRT12_DM2
.set ST_LED_2__DR, CYREG_PRT12_DR
.set ST_LED_2__INP_DIS, CYREG_PRT12_INP_DIS
.set ST_LED_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set ST_LED_2__MASK, 0x20
.set ST_LED_2__PORT, 12
.set ST_LED_2__PRT, CYREG_PRT12_PRT
.set ST_LED_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set ST_LED_2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set ST_LED_2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set ST_LED_2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set ST_LED_2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set ST_LED_2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set ST_LED_2__PS, CYREG_PRT12_PS
.set ST_LED_2__SHIFT, 5
.set ST_LED_2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set ST_LED_2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set ST_LED_2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set ST_LED_2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set ST_LED_2__SLW, CYREG_PRT12_SLW

/* UART_ACS */
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__0__MASK, 0x01
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__0__POS, 0
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__1__MASK, 0x02
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__1__POS, 1
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB06_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x03
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_ACS_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB06_MSK
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set UART_ACS_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set UART_ACS_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB03_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB03_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set UART_ACS_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB03_MSK
.set UART_ACS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB03_04_ST
.set UART_ACS_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB03_MSK
.set UART_ACS_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB03_ST_CTL
.set UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB03_ST_CTL
.set UART_ACS_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB03_ST
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_ACS_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_ACS_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_ACS_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_ACS_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_ACS_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_ACS_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_ACS_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_ACS_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_ACS_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_ACS_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_ACS_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_ACS_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_ACS_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_ACS_BUART_sRX_RxSts__0__MASK, 0x01
.set UART_ACS_BUART_sRX_RxSts__0__POS, 0
.set UART_ACS_BUART_sRX_RxSts__1__MASK, 0x02
.set UART_ACS_BUART_sRX_RxSts__1__POS, 1
.set UART_ACS_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_ACS_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_ACS_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_ACS_BUART_sRX_RxSts__3__POS, 3
.set UART_ACS_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_ACS_BUART_sRX_RxSts__4__POS, 4
.set UART_ACS_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_ACS_BUART_sRX_RxSts__5__POS, 5
.set UART_ACS_BUART_sRX_RxSts__MASK, 0x3B
.set UART_ACS_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_ACS_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_ACS_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set UART_ACS_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_ACS_BUART_sRX_RxSts__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set UART_ACS_BUART_sRX_RxSts__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set UART_ACS_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_ACS_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_ACS_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_ACS_RXInternalInterrupt__INTC_MASK, 0x04
.set UART_ACS_RXInternalInterrupt__INTC_NUMBER, 2
.set UART_ACS_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_ACS_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set UART_ACS_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_ACS_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_50us */
.set isr_50us__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_50us__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_50us__INTC_MASK, 0x40
.set isr_50us__INTC_NUMBER, 6
.set isr_50us__INTC_PRIOR_NUM, 7
.set isr_50us__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_50us__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_50us__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FilterReg */
.set FilterReg_sts_sts_reg__0__MASK, 0x01
.set FilterReg_sts_sts_reg__0__POS, 0
.set FilterReg_sts_sts_reg__1__MASK, 0x02
.set FilterReg_sts_sts_reg__1__POS, 1
.set FilterReg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set FilterReg_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB02_03_ST
.set FilterReg_sts_sts_reg__MASK, 0x03
.set FilterReg_sts_sts_reg__MASK_REG, CYREG_B0_UDB02_MSK
.set FilterReg_sts_sts_reg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set FilterReg_sts_sts_reg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set FilterReg_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set FilterReg_sts_sts_reg__STATUS_CNT_REG, CYREG_B0_UDB02_ST_CTL
.set FilterReg_sts_sts_reg__STATUS_CONTROL_REG, CYREG_B0_UDB02_ST_CTL
.set FilterReg_sts_sts_reg__STATUS_REG, CYREG_B0_UDB02_ST

/* OptSelect */
.set OptSelect_Sync_ctrl_reg__0__MASK, 0x01
.set OptSelect_Sync_ctrl_reg__0__POS, 0
.set OptSelect_Sync_ctrl_reg__1__MASK, 0x02
.set OptSelect_Sync_ctrl_reg__1__POS, 1
.set OptSelect_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set OptSelect_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set OptSelect_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set OptSelect_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set OptSelect_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set OptSelect_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set OptSelect_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set OptSelect_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set OptSelect_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set OptSelect_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set OptSelect_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set OptSelect_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set OptSelect_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set OptSelect_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set OptSelect_Sync_ctrl_reg__MASK, 0x03
.set OptSelect_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set OptSelect_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set OptSelect_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* SOUND_OUT */
.set SOUND_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set SOUND_OUT__0__MASK, 0x10
.set SOUND_OUT__0__PC, CYREG_PRT0_PC4
.set SOUND_OUT__0__PORT, 0
.set SOUND_OUT__0__SHIFT, 4
.set SOUND_OUT__AG, CYREG_PRT0_AG
.set SOUND_OUT__AMUX, CYREG_PRT0_AMUX
.set SOUND_OUT__BIE, CYREG_PRT0_BIE
.set SOUND_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SOUND_OUT__BYP, CYREG_PRT0_BYP
.set SOUND_OUT__CTL, CYREG_PRT0_CTL
.set SOUND_OUT__DM0, CYREG_PRT0_DM0
.set SOUND_OUT__DM1, CYREG_PRT0_DM1
.set SOUND_OUT__DM2, CYREG_PRT0_DM2
.set SOUND_OUT__DR, CYREG_PRT0_DR
.set SOUND_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set SOUND_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SOUND_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SOUND_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set SOUND_OUT__MASK, 0x10
.set SOUND_OUT__PORT, 0
.set SOUND_OUT__PRT, CYREG_PRT0_PRT
.set SOUND_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SOUND_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SOUND_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SOUND_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SOUND_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SOUND_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SOUND_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SOUND_OUT__PS, CYREG_PRT0_PS
.set SOUND_OUT__SHIFT, 4
.set SOUND_OUT__SLW, CYREG_PRT0_SLW

/* TAMPER_IN */
.set TAMPER_IN__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set TAMPER_IN__0__MASK, 0x20
.set TAMPER_IN__0__PC, CYREG_PRT0_PC5
.set TAMPER_IN__0__PORT, 0
.set TAMPER_IN__0__SHIFT, 5
.set TAMPER_IN__AG, CYREG_PRT0_AG
.set TAMPER_IN__AMUX, CYREG_PRT0_AMUX
.set TAMPER_IN__BIE, CYREG_PRT0_BIE
.set TAMPER_IN__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TAMPER_IN__BYP, CYREG_PRT0_BYP
.set TAMPER_IN__CTL, CYREG_PRT0_CTL
.set TAMPER_IN__DM0, CYREG_PRT0_DM0
.set TAMPER_IN__DM1, CYREG_PRT0_DM1
.set TAMPER_IN__DM2, CYREG_PRT0_DM2
.set TAMPER_IN__DR, CYREG_PRT0_DR
.set TAMPER_IN__INP_DIS, CYREG_PRT0_INP_DIS
.set TAMPER_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TAMPER_IN__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TAMPER_IN__LCD_EN, CYREG_PRT0_LCD_EN
.set TAMPER_IN__MASK, 0x20
.set TAMPER_IN__PORT, 0
.set TAMPER_IN__PRT, CYREG_PRT0_PRT
.set TAMPER_IN__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TAMPER_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TAMPER_IN__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TAMPER_IN__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TAMPER_IN__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TAMPER_IN__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TAMPER_IN__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TAMPER_IN__PS, CYREG_PRT0_PS
.set TAMPER_IN__SHIFT, 5
.set TAMPER_IN__SLW, CYREG_PRT0_SLW

/* isr_Sleep */
.set isr_Sleep__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_Sleep__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_Sleep__INTC_MASK, 0x400
.set isr_Sleep__INTC_NUMBER, 10
.set isr_Sleep__INTC_PRIOR_NUM, 7
.set isr_Sleep__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_Sleep__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_Sleep__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_Master */
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__A0_REG, CYREG_B0_UDB12_A0
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__A1_REG, CYREG_B0_UDB12_A1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__D0_REG, CYREG_B0_UDB12_D0
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__D1_REG, CYREG_B0_UDB12_D1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__F0_REG, CYREG_B0_UDB12_F0
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__F1_REG, CYREG_B0_UDB12_F1
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_Master_bI2C_UDB_Master_ClkGen_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set I2C_Master_bI2C_UDB_Shifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set I2C_Master_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set I2C_Master_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set I2C_Master_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set I2C_Master_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set I2C_Master_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set I2C_Master_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set I2C_Master_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set I2C_Master_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set I2C_Master_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set I2C_Master_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set I2C_Master_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_Master_bI2C_UDB_StsReg__0__POS, 0
.set I2C_Master_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_Master_bI2C_UDB_StsReg__1__POS, 1
.set I2C_Master_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set I2C_Master_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set I2C_Master_bI2C_UDB_StsReg__2__MASK, 0x04
.set I2C_Master_bI2C_UDB_StsReg__2__POS, 2
.set I2C_Master_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_Master_bI2C_UDB_StsReg__3__POS, 3
.set I2C_Master_bI2C_UDB_StsReg__4__MASK, 0x10
.set I2C_Master_bI2C_UDB_StsReg__4__POS, 4
.set I2C_Master_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_Master_bI2C_UDB_StsReg__5__POS, 5
.set I2C_Master_bI2C_UDB_StsReg__MASK, 0x3F
.set I2C_Master_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB09_MSK
.set I2C_Master_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set I2C_Master_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB09_ST
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__1__MASK, 0x02
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__1__POS, 1
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__5__MASK, 0x20
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__5__POS, 5
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__6__MASK, 0x40
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__6__POS, 6
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__7__MASK, 0x80
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__7__POS, 7
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB12_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0xF6
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set I2C_Master_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set I2C_Master_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_Master_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_Master_I2C_IRQ__INTC_MASK, 0x02
.set I2C_Master_I2C_IRQ__INTC_NUMBER, 1
.set I2C_Master_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_Master_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set I2C_Master_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_Master_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set I2C_Master_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set I2C_Master_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set I2C_Master_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set I2C_Master_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set I2C_Master_IntClock__INDEX, 0x01
.set I2C_Master_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set I2C_Master_IntClock__PM_ACT_MSK, 0x02
.set I2C_Master_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set I2C_Master_IntClock__PM_STBY_MSK, 0x02

/* Pulse_50us */
.set Pulse_50us_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Pulse_50us_TimerUDB_rstSts_stsreg__0__POS, 0
.set Pulse_50us_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Pulse_50us_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Pulse_50us_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Pulse_50us_TimerUDB_rstSts_stsreg__2__POS, 2
.set Pulse_50us_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Pulse_50us_TimerUDB_rstSts_stsreg__3__POS, 3
.set Pulse_50us_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Pulse_50us_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set Pulse_50us_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Pulse_50us_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set Pulse_50us_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set Pulse_50us_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B1_UDB10_A0
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B1_UDB10_A1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B1_UDB10_D0
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B1_UDB10_D1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B1_UDB10_F0
.set Pulse_50us_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B1_UDB10_F1

/* TAMPER_OUT */
.set TAMPER_OUT__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set TAMPER_OUT__0__MASK, 0x04
.set TAMPER_OUT__0__PC, CYREG_PRT0_PC2
.set TAMPER_OUT__0__PORT, 0
.set TAMPER_OUT__0__SHIFT, 2
.set TAMPER_OUT__AG, CYREG_PRT0_AG
.set TAMPER_OUT__AMUX, CYREG_PRT0_AMUX
.set TAMPER_OUT__BIE, CYREG_PRT0_BIE
.set TAMPER_OUT__BIT_MASK, CYREG_PRT0_BIT_MASK
.set TAMPER_OUT__BYP, CYREG_PRT0_BYP
.set TAMPER_OUT__CTL, CYREG_PRT0_CTL
.set TAMPER_OUT__DM0, CYREG_PRT0_DM0
.set TAMPER_OUT__DM1, CYREG_PRT0_DM1
.set TAMPER_OUT__DM2, CYREG_PRT0_DM2
.set TAMPER_OUT__DR, CYREG_PRT0_DR
.set TAMPER_OUT__INP_DIS, CYREG_PRT0_INP_DIS
.set TAMPER_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set TAMPER_OUT__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set TAMPER_OUT__LCD_EN, CYREG_PRT0_LCD_EN
.set TAMPER_OUT__MASK, 0x04
.set TAMPER_OUT__PORT, 0
.set TAMPER_OUT__PRT, CYREG_PRT0_PRT
.set TAMPER_OUT__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set TAMPER_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set TAMPER_OUT__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set TAMPER_OUT__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set TAMPER_OUT__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set TAMPER_OUT__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set TAMPER_OUT__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set TAMPER_OUT__PS, CYREG_PRT0_PS
.set TAMPER_OUT__SHIFT, 2
.set TAMPER_OUT__SLW, CYREG_PRT0_SLW

/* UART_TIMER */
.set UART_TIMER_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TIMER_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TIMER_ISR__INTC_MASK, 0x01
.set UART_TIMER_ISR__INTC_NUMBER, 0
.set UART_TIMER_ISR__INTC_PRIOR_NUM, 7
.set UART_TIMER_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set UART_TIMER_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TIMER_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set UART_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set UART_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set UART_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set UART_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set UART_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set UART_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set UART_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set UART_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set UART_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB00_MSK
.set UART_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set UART_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB00_ST
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set UART_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_B0_UDB03_A0
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_B0_UDB03_A1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_B0_UDB03_D0
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_B0_UDB03_D1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_B0_UDB03_F0
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_B0_UDB03_F1
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set UART_TIMER_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL

/* isr_SW_Rst */
.set isr_SW_Rst__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_SW_Rst__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_SW_Rst__INTC_MASK, 0x200
.set isr_SW_Rst__INTC_NUMBER, 9
.set isr_SW_Rst__INTC_PRIOR_NUM, 7
.set isr_SW_Rst__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set isr_SW_Rst__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_SW_Rst__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Mode_Sel_CR */
.set Mode_Sel_CR__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Mode_Sel_CR__0__MASK, 0x02
.set Mode_Sel_CR__0__PC, CYREG_IO_PC_PRT15_PC1
.set Mode_Sel_CR__0__PORT, 15
.set Mode_Sel_CR__0__SHIFT, 1
.set Mode_Sel_CR__AG, CYREG_PRT15_AG
.set Mode_Sel_CR__AMUX, CYREG_PRT15_AMUX
.set Mode_Sel_CR__BIE, CYREG_PRT15_BIE
.set Mode_Sel_CR__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Mode_Sel_CR__BYP, CYREG_PRT15_BYP
.set Mode_Sel_CR__CTL, CYREG_PRT15_CTL
.set Mode_Sel_CR__DM0, CYREG_PRT15_DM0
.set Mode_Sel_CR__DM1, CYREG_PRT15_DM1
.set Mode_Sel_CR__DM2, CYREG_PRT15_DM2
.set Mode_Sel_CR__DR, CYREG_PRT15_DR
.set Mode_Sel_CR__INP_DIS, CYREG_PRT15_INP_DIS
.set Mode_Sel_CR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Mode_Sel_CR__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Mode_Sel_CR__LCD_EN, CYREG_PRT15_LCD_EN
.set Mode_Sel_CR__MASK, 0x02
.set Mode_Sel_CR__PORT, 15
.set Mode_Sel_CR__PRT, CYREG_PRT15_PRT
.set Mode_Sel_CR__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Mode_Sel_CR__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Mode_Sel_CR__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Mode_Sel_CR__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Mode_Sel_CR__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Mode_Sel_CR__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Mode_Sel_CR__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Mode_Sel_CR__PS, CYREG_PRT15_PS
.set Mode_Sel_CR__SHIFT, 1
.set Mode_Sel_CR__SLW, CYREG_PRT15_SLW

/* POE_OIM_SDn */
.set POE_OIM_SDn__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set POE_OIM_SDn__0__MASK, 0x40
.set POE_OIM_SDn__0__PC, CYREG_PRT2_PC6
.set POE_OIM_SDn__0__PORT, 2
.set POE_OIM_SDn__0__SHIFT, 6
.set POE_OIM_SDn__AG, CYREG_PRT2_AG
.set POE_OIM_SDn__AMUX, CYREG_PRT2_AMUX
.set POE_OIM_SDn__BIE, CYREG_PRT2_BIE
.set POE_OIM_SDn__BIT_MASK, CYREG_PRT2_BIT_MASK
.set POE_OIM_SDn__BYP, CYREG_PRT2_BYP
.set POE_OIM_SDn__CTL, CYREG_PRT2_CTL
.set POE_OIM_SDn__DM0, CYREG_PRT2_DM0
.set POE_OIM_SDn__DM1, CYREG_PRT2_DM1
.set POE_OIM_SDn__DM2, CYREG_PRT2_DM2
.set POE_OIM_SDn__DR, CYREG_PRT2_DR
.set POE_OIM_SDn__INP_DIS, CYREG_PRT2_INP_DIS
.set POE_OIM_SDn__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set POE_OIM_SDn__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set POE_OIM_SDn__LCD_EN, CYREG_PRT2_LCD_EN
.set POE_OIM_SDn__MASK, 0x40
.set POE_OIM_SDn__PORT, 2
.set POE_OIM_SDn__PRT, CYREG_PRT2_PRT
.set POE_OIM_SDn__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set POE_OIM_SDn__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set POE_OIM_SDn__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set POE_OIM_SDn__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set POE_OIM_SDn__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set POE_OIM_SDn__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set POE_OIM_SDn__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set POE_OIM_SDn__PS, CYREG_PRT2_PS
.set POE_OIM_SDn__SHIFT, 6
.set POE_OIM_SDn__SLW, CYREG_PRT2_SLW

/* RESET_SWBTN */
.set RESET_SWBTN__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set RESET_SWBTN__0__MASK, 0x20
.set RESET_SWBTN__0__PC, CYREG_PRT1_PC5
.set RESET_SWBTN__0__PORT, 1
.set RESET_SWBTN__0__SHIFT, 5
.set RESET_SWBTN__AG, CYREG_PRT1_AG
.set RESET_SWBTN__AMUX, CYREG_PRT1_AMUX
.set RESET_SWBTN__BIE, CYREG_PRT1_BIE
.set RESET_SWBTN__BIT_MASK, CYREG_PRT1_BIT_MASK
.set RESET_SWBTN__BYP, CYREG_PRT1_BYP
.set RESET_SWBTN__CTL, CYREG_PRT1_CTL
.set RESET_SWBTN__DM0, CYREG_PRT1_DM0
.set RESET_SWBTN__DM1, CYREG_PRT1_DM1
.set RESET_SWBTN__DM2, CYREG_PRT1_DM2
.set RESET_SWBTN__DR, CYREG_PRT1_DR
.set RESET_SWBTN__INP_DIS, CYREG_PRT1_INP_DIS
.set RESET_SWBTN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set RESET_SWBTN__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set RESET_SWBTN__LCD_EN, CYREG_PRT1_LCD_EN
.set RESET_SWBTN__MASK, 0x20
.set RESET_SWBTN__PORT, 1
.set RESET_SWBTN__PRT, CYREG_PRT1_PRT
.set RESET_SWBTN__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set RESET_SWBTN__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set RESET_SWBTN__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set RESET_SWBTN__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set RESET_SWBTN__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set RESET_SWBTN__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set RESET_SWBTN__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set RESET_SWBTN__PS, CYREG_PRT1_PS
.set RESET_SWBTN__SHIFT, 5
.set RESET_SWBTN__SLW, CYREG_PRT1_SLW

/* UART_READER */
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__0__MASK, 0x01
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__0__POS, 0
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__1__MASK, 0x02
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__1__POS, 1
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__MASK, 0x03
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_READER_BUART_sCR_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_READER_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_READER_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set UART_READER_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_READER_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set UART_READER_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set UART_READER_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_READER_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_READER_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set UART_READER_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_READER_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_READER_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set UART_READER_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_READER_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_READER_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_READER_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_READER_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_READER_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_READER_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_READER_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_READER_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_READER_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_READER_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_READER_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_READER_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_READER_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_READER_BUART_sRX_RxSts__0__MASK, 0x01
.set UART_READER_BUART_sRX_RxSts__0__POS, 0
.set UART_READER_BUART_sRX_RxSts__1__MASK, 0x02
.set UART_READER_BUART_sRX_RxSts__1__POS, 1
.set UART_READER_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_READER_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_READER_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_READER_BUART_sRX_RxSts__3__POS, 3
.set UART_READER_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_READER_BUART_sRX_RxSts__4__POS, 4
.set UART_READER_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_READER_BUART_sRX_RxSts__5__POS, 5
.set UART_READER_BUART_sRX_RxSts__MASK, 0x3B
.set UART_READER_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_READER_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_READER_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* isr_WD_SYNC */
.set isr_WD_SYNC__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_WD_SYNC__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_WD_SYNC__INTC_MASK, 0x800
.set isr_WD_SYNC__INTC_NUMBER, 11
.set isr_WD_SYNC__INTC_PRIOR_NUM, 7
.set isr_WD_SYNC__INTC_PRIOR_REG, CYREG_NVIC_PRI_11
.set isr_WD_SYNC__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_WD_SYNC__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x02
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x04
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x04

/* Mode_Sel_ACS */
.set Mode_Sel_ACS__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Mode_Sel_ACS__0__MASK, 0x01
.set Mode_Sel_ACS__0__PC, CYREG_IO_PC_PRT15_PC0
.set Mode_Sel_ACS__0__PORT, 15
.set Mode_Sel_ACS__0__SHIFT, 0
.set Mode_Sel_ACS__AG, CYREG_PRT15_AG
.set Mode_Sel_ACS__AMUX, CYREG_PRT15_AMUX
.set Mode_Sel_ACS__BIE, CYREG_PRT15_BIE
.set Mode_Sel_ACS__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Mode_Sel_ACS__BYP, CYREG_PRT15_BYP
.set Mode_Sel_ACS__CTL, CYREG_PRT15_CTL
.set Mode_Sel_ACS__DM0, CYREG_PRT15_DM0
.set Mode_Sel_ACS__DM1, CYREG_PRT15_DM1
.set Mode_Sel_ACS__DM2, CYREG_PRT15_DM2
.set Mode_Sel_ACS__DR, CYREG_PRT15_DR
.set Mode_Sel_ACS__INP_DIS, CYREG_PRT15_INP_DIS
.set Mode_Sel_ACS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Mode_Sel_ACS__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Mode_Sel_ACS__LCD_EN, CYREG_PRT15_LCD_EN
.set Mode_Sel_ACS__MASK, 0x01
.set Mode_Sel_ACS__PORT, 15
.set Mode_Sel_ACS__PRT, CYREG_PRT15_PRT
.set Mode_Sel_ACS__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Mode_Sel_ACS__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Mode_Sel_ACS__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Mode_Sel_ACS__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Mode_Sel_ACS__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Mode_Sel_ACS__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Mode_Sel_ACS__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Mode_Sel_ACS__PS, CYREG_PRT15_PS
.set Mode_Sel_ACS__SHIFT, 0
.set Mode_Sel_ACS__SLW, CYREG_PRT15_SLW

/* Tamper_Timer */
.set Tamper_Timer_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Tamper_Timer_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Tamper_Timer_ISR__INTC_MASK, 0x20000
.set Tamper_Timer_ISR__INTC_NUMBER, 17
.set Tamper_Timer_ISR__INTC_PRIOR_NUM, 7
.set Tamper_Timer_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set Tamper_Timer_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Tamper_Timer_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Tamper_Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Tamper_Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Tamper_Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Tamper_Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Tamper_Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Tamper_Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Tamper_Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Tamper_Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Tamper_Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Tamper_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Tamper_Timer_TimerHW__PM_ACT_MSK, 0x01
.set Tamper_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Tamper_Timer_TimerHW__PM_STBY_MSK, 0x01
.set Tamper_Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Tamper_Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Tamper_Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* isr_F2F_edge */
.set isr_F2F_edge__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_F2F_edge__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_F2F_edge__INTC_MASK, 0x80
.set isr_F2F_edge__INTC_NUMBER, 7
.set isr_F2F_edge__INTC_PRIOR_NUM, 7
.set isr_F2F_edge__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_F2F_edge__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_F2F_edge__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timeout_Timer */
.set Timeout_Timer_Isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timeout_Timer_Isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timeout_Timer_Isr__INTC_MASK, 0x40000
.set Timeout_Timer_Isr__INTC_NUMBER, 18
.set Timeout_Timer_Isr__INTC_PRIOR_NUM, 7
.set Timeout_Timer_Isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_18
.set Timeout_Timer_Isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timeout_Timer_Isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set Timeout_Timer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timeout_Timer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timeout_Timer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timeout_Timer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timeout_Timer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timeout_Timer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timeout_Timer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timeout_Timer_TimerHW__PER0, CYREG_TMR1_PER0
.set Timeout_Timer_TimerHW__PER1, CYREG_TMR1_PER1
.set Timeout_Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timeout_Timer_TimerHW__PM_ACT_MSK, 0x02
.set Timeout_Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timeout_Timer_TimerHW__PM_STBY_MSK, 0x02
.set Timeout_Timer_TimerHW__RT0, CYREG_TMR1_RT0
.set Timeout_Timer_TimerHW__RT1, CYREG_TMR1_RT1
.set Timeout_Timer_TimerHW__SR0, CYREG_TMR1_SR0

/* isr_READER_rx */
.set isr_READER_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_READER_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_READER_rx__INTC_MASK, 0x100
.set isr_READER_rx__INTC_NUMBER, 8
.set isr_READER_rx__INTC_PRIOR_NUM, 7
.set isr_READER_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set isr_READER_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_READER_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_keepalive */
.set isr_keepalive__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_keepalive__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_keepalive__INTC_MASK, 0x2000
.set isr_keepalive__INTC_NUMBER, 13
.set isr_keepalive__INTC_PRIOR_NUM, 7
.set isr_keepalive__INTC_PRIOR_REG, CYREG_NVIC_PRI_13
.set isr_keepalive__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_keepalive__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* OSDPReaderTimer */
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__0__POS, 0
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__2__POS, 2
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__3__POS, 3
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB15_ST_CTL
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB15_ST_CTL
.set OSDPReaderTimer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB15_CTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB15_ST_CTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB15_CTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB15_ST_CTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB15_MSK_ACTL
.set OSDPReaderTimer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB15_MSK
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set OSDPReaderTimer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL

/* Status_Reg_HwPort */
.set Status_Reg_HwPort_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Status_Reg_HwPort_sts_sts_reg__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Status_Reg_HwPort_sts_sts_reg__MASK, 0x00
.set Status_Reg_HwPort_sts_sts_reg__MASK_REG, CYREG_B0_UDB10_MSK
.set Status_Reg_HwPort_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Status_Reg_HwPort_sts_sts_reg__STATUS_REG, CYREG_B0_UDB10_ST

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E159069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000ABC7
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 2
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0e00
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
