|ethernet_board
clk_i => ethernet:ethernet_0.clk_i
rst_n_i => ethernet:ethernet_0.rst_i
rx_clk_i => ethernet:ethernet_0.rx_clk_i
tx_clk_i => ethernet:ethernet_0.tx_clk_i
phy_rst_o <= ethernet:ethernet_0.phy_rst_o
a_data_i[0] => ethernet:ethernet_0.a_data_i[0]
a_data_i[1] => ethernet:ethernet_0.a_data_i[1]
a_data_i[2] => ethernet:ethernet_0.a_data_i[2]
a_data_i[3] => ethernet:ethernet_0.a_data_i[3]
a_data_i[4] => ethernet:ethernet_0.a_data_i[4]
a_data_i[5] => ethernet:ethernet_0.a_data_i[5]
a_data_i[6] => ethernet:ethernet_0.a_data_i[6]
a_data_i[7] => ethernet:ethernet_0.a_data_i[7]
a_data_strobe_i => ethernet:ethernet_0.a_data_strobe_i
tx_can_write_o <= ethernet:ethernet_0.tx_can_write_o
tx_data_o[0] <= ethernet:ethernet_0.tx_data_o[0]
tx_data_o[1] <= ethernet:ethernet_0.tx_data_o[1]
tx_data_o[2] <= ethernet:ethernet_0.tx_data_o[2]
tx_data_o[3] <= ethernet:ethernet_0.tx_data_o[3]
tx_en_o <= ethernet:ethernet_0.tx_en_o
rx_data_i[0] => ethernet:ethernet_0.rx_data_i[0]
rx_data_i[1] => ethernet:ethernet_0.rx_data_i[1]
rx_data_i[2] => ethernet:ethernet_0.rx_data_i[2]
rx_data_i[3] => ethernet:ethernet_0.rx_data_i[3]
rx_dv_i => ethernet:ethernet_0.rx_dv_i
rx_err_i => ethernet:ethernet_0.rx_err_i


|ethernet_board|ethernet:ethernet_0
clk_i => vector_synchronizer:syncing_physical.clk_i
clk_i => vector_synchronizer:syncing_data.clk_i
clk_i => ethernet_tx:ethernet_tx_entity.clk_i
clk_i => ethernet_rx:ethernet_rx_entity.clk_i
rst_i => vector_synchronizer:syncing_physical.rst_i
rst_i => vector_synchronizer:syncing_data.rst_i
rst_i => ethernet_tx:ethernet_tx_entity.rst_i
rst_i => ethernet_rx:ethernet_rx_entity.rst_i
rst_i => phy_rst_o.DATAIN
rx_clk_i => vector_synchronizer:syncing_physical.sync_i[3]
tx_clk_i => vector_synchronizer:syncing_physical.sync_i[2]
phy_rst_o <= rst_i.DB_MAX_OUTPUT_PORT_TYPE
a_data_i[0] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[0]
a_data_i[1] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[1]
a_data_i[2] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[2]
a_data_i[3] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[3]
a_data_i[4] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[4]
a_data_i[5] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[5]
a_data_i[6] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[6]
a_data_i[7] => ethernet_tx:ethernet_tx_entity.ram_a_data_i[7]
a_data_strobe_i => ethernet_tx:ethernet_tx_entity.ram_a_data_ready_i
tx_can_write_o <= ethernet_tx:ethernet_tx_entity.ram_can_write_o
tx_data_o[0] <= ethernet_tx:ethernet_tx_entity.tx_data_o[0]
tx_data_o[1] <= ethernet_tx:ethernet_tx_entity.tx_data_o[1]
tx_data_o[2] <= ethernet_tx:ethernet_tx_entity.tx_data_o[2]
tx_data_o[3] <= ethernet_tx:ethernet_tx_entity.tx_data_o[3]
tx_en_o <= ethernet_tx:ethernet_tx_entity.tx_en_o
rx_data_i[0] => vector_synchronizer:syncing_data.sync_i[0]
rx_data_i[1] => vector_synchronizer:syncing_data.sync_i[1]
rx_data_i[2] => vector_synchronizer:syncing_data.sync_i[2]
rx_data_i[3] => vector_synchronizer:syncing_data.sync_i[3]
rx_dv_i => vector_synchronizer:syncing_physical.sync_i[1]
rx_err_i => vector_synchronizer:syncing_physical.sync_i[0]


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical
rst_i => synchronizer:GEN_SYNC:3:sync.rst_i
rst_i => synchronizer:GEN_SYNC:2:sync.rst_i
rst_i => synchronizer:GEN_SYNC:1:sync.rst_i
rst_i => synchronizer:GEN_SYNC:0:sync.rst_i
clk_i => synchronizer:GEN_SYNC:3:sync.clk_i
clk_i => synchronizer:GEN_SYNC:2:sync.clk_i
clk_i => synchronizer:GEN_SYNC:1:sync.clk_i
clk_i => synchronizer:GEN_SYNC:0:sync.clk_i
sync_i[0] => synchronizer:GEN_SYNC:0:sync.sync_i
sync_i[1] => synchronizer:GEN_SYNC:1:sync.sync_i
sync_i[2] => synchronizer:GEN_SYNC:2:sync.sync_i
sync_i[3] => synchronizer:GEN_SYNC:3:sync.sync_i
sync_o[0] <= synchronizer:GEN_SYNC:0:sync.sync_o
sync_o[1] <= synchronizer:GEN_SYNC:1:sync.sync_o
sync_o[2] <= synchronizer:GEN_SYNC:2:sync.sync_o
sync_o[3] <= synchronizer:GEN_SYNC:3:sync.sync_o


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:3:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:2:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:1:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_physical|synchronizer:\GEN_SYNC:0:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_data
rst_i => synchronizer:GEN_SYNC:3:sync.rst_i
rst_i => synchronizer:GEN_SYNC:2:sync.rst_i
rst_i => synchronizer:GEN_SYNC:1:sync.rst_i
rst_i => synchronizer:GEN_SYNC:0:sync.rst_i
clk_i => synchronizer:GEN_SYNC:3:sync.clk_i
clk_i => synchronizer:GEN_SYNC:2:sync.clk_i
clk_i => synchronizer:GEN_SYNC:1:sync.clk_i
clk_i => synchronizer:GEN_SYNC:0:sync.clk_i
sync_i[0] => synchronizer:GEN_SYNC:0:sync.sync_i
sync_i[1] => synchronizer:GEN_SYNC:1:sync.sync_i
sync_i[2] => synchronizer:GEN_SYNC:2:sync.sync_i
sync_i[3] => synchronizer:GEN_SYNC:3:sync.sync_i
sync_o[0] <= synchronizer:GEN_SYNC:0:sync.sync_o
sync_o[1] <= synchronizer:GEN_SYNC:1:sync.sync_o
sync_o[2] <= synchronizer:GEN_SYNC:2:sync.sync_o
sync_o[3] <= synchronizer:GEN_SYNC:3:sync.sync_o


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:3:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:2:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:1:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|vector_synchronizer:syncing_data|synchronizer:\GEN_SYNC:0:sync
rst_i => synchronizer_chain[0].ACLR
rst_i => synchronizer_chain[1].ACLR
clk_i => synchronizer_chain[0].CLK
clk_i => synchronizer_chain[1].CLK
sync_i => synchronizer_chain[0].DATAIN
sync_o <= synchronizer_chain[1].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity
rst_i => ethernet_tx_storage:eth_ram_tx.rst_i
rst_i => want_to_start.ACLR
rst_i => wait_inter_frame_gap_signal.ACLR
rst_i => ram_can_write_signal.ACLR
rst_i => counter[0].ACLR
rst_i => counter[1].ACLR
rst_i => counter[2].ACLR
rst_i => counter[3].ACLR
rst_i => counter[4].ACLR
rst_i => counter[5].ACLR
rst_i => counter[6].ACLR
rst_i => ethernet_tx_controller:eth_transmit_data.rst_i
clk_i => ethernet_tx_storage:eth_ram_tx.clk_i
clk_i => want_to_start.CLK
clk_i => wait_inter_frame_gap_signal.CLK
clk_i => ram_can_write_signal.CLK
clk_i => counter[0].CLK
clk_i => counter[1].CLK
clk_i => counter[2].CLK
clk_i => counter[3].CLK
clk_i => counter[4].CLK
clk_i => counter[5].CLK
clk_i => counter[6].CLK
clk_i => ethernet_tx_controller:eth_transmit_data.clk_i
tx_clk_i => ethernet_tx_controller:eth_transmit_data.tx_clk_i
tx_data_o[0] <= ethernet_tx_controller:eth_transmit_data.tx_data_o[0]
tx_data_o[1] <= ethernet_tx_controller:eth_transmit_data.tx_data_o[1]
tx_data_o[2] <= ethernet_tx_controller:eth_transmit_data.tx_data_o[2]
tx_data_o[3] <= ethernet_tx_controller:eth_transmit_data.tx_data_o[3]
tx_en_o <= ethernet_tx_controller:eth_transmit_data.tx_en_o
tx_err_o <= ethernet_tx_controller:eth_transmit_data.tx_err_o
tx_start_i => next_want_to_start.OUTPUTSELECT
tx_start_i => ethernet_tx_controller:eth_transmit_data.tx_start_i
tx_finished_o <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
ram_can_write_o <= ram_can_write_signal.DB_MAX_OUTPUT_PORT_TYPE
ram_a_overflow_strobe_o <= ethernet_tx_storage:eth_ram_tx.a_overflow_strobe_o
ram_b_overflow_strobe_o <= ethernet_tx_storage:eth_ram_tx.b_overflow_strobe_o
ram_a_data_ready_i => ethernet_tx_storage:eth_ram_tx.a_data_ready_i
ram_a_data_i[0] => ethernet_tx_storage:eth_ram_tx.a_data_i[0]
ram_a_data_i[1] => ethernet_tx_storage:eth_ram_tx.a_data_i[1]
ram_a_data_i[2] => ethernet_tx_storage:eth_ram_tx.a_data_i[2]
ram_a_data_i[3] => ethernet_tx_storage:eth_ram_tx.a_data_i[3]
ram_a_data_i[4] => ethernet_tx_storage:eth_ram_tx.a_data_i[4]
ram_a_data_i[5] => ethernet_tx_storage:eth_ram_tx.a_data_i[5]
ram_a_data_i[6] => ethernet_tx_storage:eth_ram_tx.a_data_i[6]
ram_a_data_i[7] => ethernet_tx_storage:eth_ram_tx.a_data_i[7]
ram_initialised_o <= ethernet_tx_storage:eth_ram_tx.ram_initialised_o


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx
rst_i => ram_strobegenerator:eth_ram_tx_reset.rst_i
rst_i => a_write_delayed_signal.ACLR
rst_i => address:addr_a_creator.rst_i
rst_i => address:addr_b_creator.rst_i
clk_i => ram_strobegenerator:eth_ram_tx_reset.clk_i
clk_i => a_write_delayed_signal.CLK
clk_i => dual_ram:tx_ram.a_clock_i
clk_i => dual_ram:tx_ram.b_clock_i
clk_i => address:addr_a_creator.clk_i
clk_i => address:addr_b_creator.clk_i
a_overflow_strobe_o <= address:addr_a_creator.overflow_o
b_overflow_strobe_o <= address:addr_b_creator.overflow_o
b_address_strobe_i => address:addr_b_creator.strobe_i
a_data_ready_i => a_write_delayed_signal.DATAIN
a_data_ready_i => dual_ram:tx_ram.a_write_i
a_data_i[0] => dual_ram:tx_ram.a_data_i[0]
a_data_i[1] => dual_ram:tx_ram.a_data_i[1]
a_data_i[2] => dual_ram:tx_ram.a_data_i[2]
a_data_i[3] => dual_ram:tx_ram.a_data_i[3]
a_data_i[4] => dual_ram:tx_ram.a_data_i[4]
a_data_i[5] => dual_ram:tx_ram.a_data_i[5]
a_data_i[6] => dual_ram:tx_ram.a_data_i[6]
a_data_i[7] => dual_ram:tx_ram.a_data_i[7]
b_data_o[0] <= dual_ram:tx_ram.b_data_o[0]
b_data_o[1] <= dual_ram:tx_ram.b_data_o[1]
b_data_o[2] <= dual_ram:tx_ram.b_data_o[2]
b_data_o[3] <= dual_ram:tx_ram.b_data_o[3]
b_data_o[4] <= dual_ram:tx_ram.b_data_o[4]
b_data_o[5] <= dual_ram:tx_ram.b_data_o[5]
b_data_o[6] <= dual_ram:tx_ram.b_data_o[6]
b_data_o[7] <= dual_ram:tx_ram.b_data_o[7]
a_addr_o[0] <= address:addr_a_creator.address_o[0]
a_addr_o[1] <= address:addr_a_creator.address_o[1]
a_addr_o[2] <= address:addr_a_creator.address_o[2]
a_addr_o[3] <= address:addr_a_creator.address_o[3]
a_addr_o[4] <= address:addr_a_creator.address_o[4]
a_addr_o[5] <= address:addr_a_creator.address_o[5]
a_addr_o[6] <= address:addr_a_creator.address_o[6]
a_addr_o[7] <= address:addr_a_creator.address_o[7]
a_addr_o[8] <= address:addr_a_creator.address_o[8]
b_addr_o[0] <= address:addr_b_creator.address_o[0]
b_addr_o[1] <= address:addr_b_creator.address_o[1]
b_addr_o[2] <= address:addr_b_creator.address_o[2]
b_addr_o[3] <= address:addr_b_creator.address_o[3]
b_addr_o[4] <= address:addr_b_creator.address_o[4]
b_addr_o[5] <= address:addr_b_creator.address_o[5]
b_addr_o[6] <= address:addr_b_creator.address_o[6]
b_addr_o[7] <= address:addr_b_creator.address_o[7]
b_addr_o[8] <= address:addr_b_creator.address_o[8]
ram_initialised_o <= <VCC>


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|ram_strobeGenerator:eth_ram_tx_reset
rst_i => strobe_value[0].ACLR
rst_i => strobe_value[1].ACLR
rst_i => strobe_value[2].ACLR
rst_i => strobe_value[3].ACLR
rst_i => strobe_value[4].ACLR
rst_i => strobe_value[5].ACLR
rst_i => strobe_value[6].ACLR
rst_i => strobe_value[7].ACLR
rst_i => strobe_value[8].ACLR
rst_i => strobe_value[9].ACLR
rst_i => count_value[0].ACLR
clk_i => strobe_value[0].CLK
clk_i => strobe_value[1].CLK
clk_i => strobe_value[2].CLK
clk_i => strobe_value[3].CLK
clk_i => strobe_value[4].CLK
clk_i => strobe_value[5].CLK
clk_i => strobe_value[6].CLK
clk_i => strobe_value[7].CLK
clk_i => strobe_value[8].CLK
clk_i => strobe_value[9].CLK
clk_i => count_value[0].CLK
enable_i => strobe_o.IN1
enable_i => count_value[0].ENA
enable_i => strobe_value[9].ENA
enable_i => strobe_value[8].ENA
enable_i => strobe_value[7].ENA
enable_i => strobe_value[6].ENA
enable_i => strobe_value[5].ENA
enable_i => strobe_value[4].ENA
enable_i => strobe_value[3].ENA
enable_i => strobe_value[2].ENA
enable_i => strobe_value[1].ENA
enable_i => strobe_value[0].ENA
strobe_o <= strobe_o.DB_MAX_OUTPUT_PORT_TYPE
finished_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|dual_ram:tx_ram
a_clock_i => mem~35.CLK
a_clock_i => mem~0.CLK
a_clock_i => mem~1.CLK
a_clock_i => mem~2.CLK
a_clock_i => mem~3.CLK
a_clock_i => mem~4.CLK
a_clock_i => mem~5.CLK
a_clock_i => mem~6.CLK
a_clock_i => mem~7.CLK
a_clock_i => mem~8.CLK
a_clock_i => mem~9.CLK
a_clock_i => mem~10.CLK
a_clock_i => mem~11.CLK
a_clock_i => mem~12.CLK
a_clock_i => mem~13.CLK
a_clock_i => mem~14.CLK
a_clock_i => mem~15.CLK
a_clock_i => mem~16.CLK
a_clock_i => a_data_o[0]~reg0.CLK
a_clock_i => a_data_o[1]~reg0.CLK
a_clock_i => a_data_o[2]~reg0.CLK
a_clock_i => a_data_o[3]~reg0.CLK
a_clock_i => a_data_o[4]~reg0.CLK
a_clock_i => a_data_o[5]~reg0.CLK
a_clock_i => a_data_o[6]~reg0.CLK
a_clock_i => a_data_o[7]~reg0.CLK
a_clock_i => mem.CLK0
a_write_i => mem~35.DATAIN
a_write_i => mem.WE
a_addr_i[0] => mem~8.DATAIN
a_addr_i[0] => mem.WADDR
a_addr_i[0] => mem.RADDR
a_addr_i[1] => mem~7.DATAIN
a_addr_i[1] => mem.WADDR1
a_addr_i[1] => mem.RADDR1
a_addr_i[2] => mem~6.DATAIN
a_addr_i[2] => mem.WADDR2
a_addr_i[2] => mem.RADDR2
a_addr_i[3] => mem~5.DATAIN
a_addr_i[3] => mem.WADDR3
a_addr_i[3] => mem.RADDR3
a_addr_i[4] => mem~4.DATAIN
a_addr_i[4] => mem.WADDR4
a_addr_i[4] => mem.RADDR4
a_addr_i[5] => mem~3.DATAIN
a_addr_i[5] => mem.WADDR5
a_addr_i[5] => mem.RADDR5
a_addr_i[6] => mem~2.DATAIN
a_addr_i[6] => mem.WADDR6
a_addr_i[6] => mem.RADDR6
a_addr_i[7] => mem~1.DATAIN
a_addr_i[7] => mem.WADDR7
a_addr_i[7] => mem.RADDR7
a_addr_i[8] => mem~0.DATAIN
a_addr_i[8] => mem.WADDR8
a_addr_i[8] => mem.RADDR8
a_data_i[0] => mem~16.DATAIN
a_data_i[0] => mem.DATAIN
a_data_i[1] => mem~15.DATAIN
a_data_i[1] => mem.DATAIN1
a_data_i[2] => mem~14.DATAIN
a_data_i[2] => mem.DATAIN2
a_data_i[3] => mem~13.DATAIN
a_data_i[3] => mem.DATAIN3
a_data_i[4] => mem~12.DATAIN
a_data_i[4] => mem.DATAIN4
a_data_i[5] => mem~11.DATAIN
a_data_i[5] => mem.DATAIN5
a_data_i[6] => mem~10.DATAIN
a_data_i[6] => mem.DATAIN6
a_data_i[7] => mem~9.DATAIN
a_data_i[7] => mem.DATAIN7
a_data_o[0] <= a_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[1] <= a_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[2] <= a_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[3] <= a_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[4] <= a_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[5] <= a_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[6] <= a_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[7] <= a_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_clock_i => mem~17.CLK
b_clock_i => mem~18.CLK
b_clock_i => mem~19.CLK
b_clock_i => mem~20.CLK
b_clock_i => mem~21.CLK
b_clock_i => mem~22.CLK
b_clock_i => mem~23.CLK
b_clock_i => mem~24.CLK
b_clock_i => mem~25.CLK
b_clock_i => mem~26.CLK
b_clock_i => mem~27.CLK
b_clock_i => mem~28.CLK
b_clock_i => mem~29.CLK
b_clock_i => mem~30.CLK
b_clock_i => mem~31.CLK
b_clock_i => mem~32.CLK
b_clock_i => mem~33.CLK
b_clock_i => mem~34.CLK
b_clock_i => b_data_o[0]~reg0.CLK
b_clock_i => b_data_o[1]~reg0.CLK
b_clock_i => b_data_o[2]~reg0.CLK
b_clock_i => b_data_o[3]~reg0.CLK
b_clock_i => b_data_o[4]~reg0.CLK
b_clock_i => b_data_o[5]~reg0.CLK
b_clock_i => b_data_o[6]~reg0.CLK
b_clock_i => b_data_o[7]~reg0.CLK
b_clock_i => mem.PORTBCLK0
b_write_i => mem~17.DATAIN
b_write_i => mem.PORTBWE
b_addr_i[0] => mem~26.DATAIN
b_addr_i[0] => mem.PORTBWADDR
b_addr_i[0] => mem.PORTBRADDR
b_addr_i[1] => mem~25.DATAIN
b_addr_i[1] => mem.PORTBWADDR1
b_addr_i[1] => mem.PORTBRADDR1
b_addr_i[2] => mem~24.DATAIN
b_addr_i[2] => mem.PORTBWADDR2
b_addr_i[2] => mem.PORTBRADDR2
b_addr_i[3] => mem~23.DATAIN
b_addr_i[3] => mem.PORTBWADDR3
b_addr_i[3] => mem.PORTBRADDR3
b_addr_i[4] => mem~22.DATAIN
b_addr_i[4] => mem.PORTBWADDR4
b_addr_i[4] => mem.PORTBRADDR4
b_addr_i[5] => mem~21.DATAIN
b_addr_i[5] => mem.PORTBWADDR5
b_addr_i[5] => mem.PORTBRADDR5
b_addr_i[6] => mem~20.DATAIN
b_addr_i[6] => mem.PORTBWADDR6
b_addr_i[6] => mem.PORTBRADDR6
b_addr_i[7] => mem~19.DATAIN
b_addr_i[7] => mem.PORTBWADDR7
b_addr_i[7] => mem.PORTBRADDR7
b_addr_i[8] => mem~18.DATAIN
b_addr_i[8] => mem.PORTBWADDR8
b_addr_i[8] => mem.PORTBRADDR8
b_data_i[0] => mem~34.DATAIN
b_data_i[0] => mem.PORTBDATAIN
b_data_i[1] => mem~33.DATAIN
b_data_i[1] => mem.PORTBDATAIN1
b_data_i[2] => mem~32.DATAIN
b_data_i[2] => mem.PORTBDATAIN2
b_data_i[3] => mem~31.DATAIN
b_data_i[3] => mem.PORTBDATAIN3
b_data_i[4] => mem~30.DATAIN
b_data_i[4] => mem.PORTBDATAIN4
b_data_i[5] => mem~29.DATAIN
b_data_i[5] => mem.PORTBDATAIN5
b_data_i[6] => mem~28.DATAIN
b_data_i[6] => mem.PORTBDATAIN6
b_data_i[7] => mem~27.DATAIN
b_data_i[7] => mem.PORTBDATAIN7
b_data_o[0] <= b_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[1] <= b_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[2] <= b_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[3] <= b_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[4] <= b_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[5] <= b_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[6] <= b_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[7] <= b_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_a_creator
clk_i => address[0].CLK
clk_i => address[1].CLK
clk_i => address[2].CLK
clk_i => address[3].CLK
clk_i => address[4].CLK
clk_i => address[5].CLK
clk_i => address[6].CLK
clk_i => address[7].CLK
clk_i => address[8].CLK
rst_i => address[0].ACLR
rst_i => address[1].ACLR
rst_i => address[2].ACLR
rst_i => address[3].ACLR
rst_i => address[4].ACLR
rst_i => address[5].ACLR
rst_i => address[6].ACLR
rst_i => address[7].ACLR
rst_i => address[8].ACLR
strobe_i => next_address[8].OUTPUTSELECT
strobe_i => next_address[7].OUTPUTSELECT
strobe_i => next_address[6].OUTPUTSELECT
strobe_i => next_address[5].OUTPUTSELECT
strobe_i => next_address[4].OUTPUTSELECT
strobe_i => next_address[3].OUTPUTSELECT
strobe_i => next_address[2].OUTPUTSELECT
strobe_i => next_address[1].OUTPUTSELECT
strobe_i => next_address[0].OUTPUTSELECT
strobe_i => overflow_o.DATAB
address_o[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address_o[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address_o[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address_o[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address_o[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address_o[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address_o[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address_o[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
address_o[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
overflow_o <= overflow_o.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_storage:eth_ram_tx|address:addr_b_creator
clk_i => address[0].CLK
clk_i => address[1].CLK
clk_i => address[2].CLK
clk_i => address[3].CLK
clk_i => address[4].CLK
clk_i => address[5].CLK
clk_i => address[6].CLK
clk_i => address[7].CLK
clk_i => address[8].CLK
rst_i => address[0].ACLR
rst_i => address[1].ACLR
rst_i => address[2].ACLR
rst_i => address[3].ACLR
rst_i => address[4].ACLR
rst_i => address[5].ACLR
rst_i => address[6].ACLR
rst_i => address[7].ACLR
rst_i => address[8].ACLR
strobe_i => next_address[8].OUTPUTSELECT
strobe_i => next_address[7].OUTPUTSELECT
strobe_i => next_address[6].OUTPUTSELECT
strobe_i => next_address[5].OUTPUTSELECT
strobe_i => next_address[4].OUTPUTSELECT
strobe_i => next_address[3].OUTPUTSELECT
strobe_i => next_address[2].OUTPUTSELECT
strobe_i => next_address[1].OUTPUTSELECT
strobe_i => next_address[0].OUTPUTSELECT
strobe_i => overflow_o.DATAB
address_o[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
address_o[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
address_o[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
address_o[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
address_o[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
address_o[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
address_o[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
address_o[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
address_o[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
overflow_o <= overflow_o.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data
clk_i => cyclicshift:header_shift_register.clk_i
clk_i => tx_finished_strobe_delayed.CLK
clk_i => tx_clk_rising_edge_delayed.CLK
clk_i => tx_clk_before.CLK
clk_i => CRC32[0].CLK
clk_i => CRC32[1].CLK
clk_i => CRC32[2].CLK
clk_i => CRC32[3].CLK
clk_i => CRC32[4].CLK
clk_i => CRC32[5].CLK
clk_i => CRC32[6].CLK
clk_i => CRC32[7].CLK
clk_i => CRC32[8].CLK
clk_i => CRC32[9].CLK
clk_i => CRC32[10].CLK
clk_i => CRC32[11].CLK
clk_i => CRC32[12].CLK
clk_i => CRC32[13].CLK
clk_i => CRC32[14].CLK
clk_i => CRC32[15].CLK
clk_i => CRC32[16].CLK
clk_i => CRC32[17].CLK
clk_i => CRC32[18].CLK
clk_i => CRC32[19].CLK
clk_i => CRC32[20].CLK
clk_i => CRC32[21].CLK
clk_i => CRC32[22].CLK
clk_i => CRC32[23].CLK
clk_i => CRC32[24].CLK
clk_i => CRC32[25].CLK
clk_i => CRC32[26].CLK
clk_i => CRC32[27].CLK
clk_i => CRC32[28].CLK
clk_i => CRC32[29].CLK
clk_i => CRC32[30].CLK
clk_i => CRC32[31].CLK
clk_i => byte_to_send[0].CLK
clk_i => byte_to_send[1].CLK
clk_i => byte_to_send[2].CLK
clk_i => byte_to_send[3].CLK
clk_i => byte_to_send[4].CLK
clk_i => byte_to_send[5].CLK
clk_i => byte_to_send[6].CLK
clk_i => byte_to_send[7].CLK
clk_i => byte_number[0].CLK
clk_i => byte_number[1].CLK
clk_i => byte_number[2].CLK
clk_i => byte_number[3].CLK
clk_i => byte_number[4].CLK
clk_i => byte_number[5].CLK
clk_i => byte_number[6].CLK
clk_i => byte_number[7].CLK
clk_i => byte_number[8].CLK
clk_i => cyclicShift_en.CLK
clk_i => tx_en.CLK
clk_i => nibble.CLK
clk_i => current_state~4.DATAIN
tx_clk_i => tx_clk_rising_edge.IN1
tx_clk_i => tx_clk_before.DATAIN
rst_i => cyclicshift:header_shift_register.rst_i
rst_i => tx_finished_strobe_delayed.ACLR
rst_i => tx_clk_rising_edge_delayed.ACLR
rst_i => tx_clk_before.ACLR
rst_i => CRC32[0].PRESET
rst_i => CRC32[1].PRESET
rst_i => CRC32[2].PRESET
rst_i => CRC32[3].PRESET
rst_i => CRC32[4].PRESET
rst_i => CRC32[5].PRESET
rst_i => CRC32[6].PRESET
rst_i => CRC32[7].PRESET
rst_i => CRC32[8].PRESET
rst_i => CRC32[9].PRESET
rst_i => CRC32[10].PRESET
rst_i => CRC32[11].PRESET
rst_i => CRC32[12].PRESET
rst_i => CRC32[13].PRESET
rst_i => CRC32[14].PRESET
rst_i => CRC32[15].PRESET
rst_i => CRC32[16].PRESET
rst_i => CRC32[17].PRESET
rst_i => CRC32[18].PRESET
rst_i => CRC32[19].PRESET
rst_i => CRC32[20].PRESET
rst_i => CRC32[21].PRESET
rst_i => CRC32[22].PRESET
rst_i => CRC32[23].PRESET
rst_i => CRC32[24].PRESET
rst_i => CRC32[25].PRESET
rst_i => CRC32[26].PRESET
rst_i => CRC32[27].PRESET
rst_i => CRC32[28].PRESET
rst_i => CRC32[29].PRESET
rst_i => CRC32[30].PRESET
rst_i => CRC32[31].PRESET
rst_i => byte_to_send[0].ACLR
rst_i => byte_to_send[1].ACLR
rst_i => byte_to_send[2].ACLR
rst_i => byte_to_send[3].ACLR
rst_i => byte_to_send[4].ACLR
rst_i => byte_to_send[5].ACLR
rst_i => byte_to_send[6].ACLR
rst_i => byte_to_send[7].ACLR
rst_i => byte_number[0].ACLR
rst_i => byte_number[1].ACLR
rst_i => byte_number[2].ACLR
rst_i => byte_number[3].ACLR
rst_i => byte_number[4].ACLR
rst_i => byte_number[5].ACLR
rst_i => byte_number[6].ACLR
rst_i => byte_number[7].ACLR
rst_i => byte_number[8].ACLR
rst_i => cyclicShift_en.ACLR
rst_i => tx_en.ACLR
rst_i => nibble.ACLR
rst_i => current_state~6.DATAIN
tx_eth_en_i => current_state.OUTPUTSELECT
tx_eth_en_i => current_state.OUTPUTSELECT
tx_eth_en_i => current_state.OUTPUTSELECT
tx_eth_en_i => current_state.OUTPUTSELECT
tx_eth_en_i => nibble.ENA
tx_eth_en_i => tx_en.ENA
tx_eth_en_i => cyclicShift_en.ENA
tx_eth_en_i => byte_number[8].ENA
tx_eth_en_i => byte_number[7].ENA
tx_eth_en_i => byte_number[6].ENA
tx_eth_en_i => byte_number[5].ENA
tx_eth_en_i => byte_number[4].ENA
tx_eth_en_i => byte_number[3].ENA
tx_eth_en_i => byte_number[2].ENA
tx_eth_en_i => byte_number[1].ENA
tx_eth_en_i => byte_number[0].ENA
tx_eth_en_i => byte_to_send[7].ENA
tx_eth_en_i => byte_to_send[6].ENA
tx_eth_en_i => byte_to_send[5].ENA
tx_eth_en_i => byte_to_send[4].ENA
tx_eth_en_i => byte_to_send[3].ENA
tx_eth_en_i => byte_to_send[2].ENA
tx_eth_en_i => byte_to_send[1].ENA
tx_eth_en_i => byte_to_send[0].ENA
tx_eth_en_i => CRC32[31].ENA
tx_eth_en_i => CRC32[30].ENA
tx_eth_en_i => CRC32[29].ENA
tx_eth_en_i => CRC32[28].ENA
tx_eth_en_i => CRC32[27].ENA
tx_eth_en_i => CRC32[26].ENA
tx_eth_en_i => CRC32[25].ENA
tx_eth_en_i => CRC32[24].ENA
tx_eth_en_i => CRC32[23].ENA
tx_eth_en_i => CRC32[22].ENA
tx_eth_en_i => CRC32[21].ENA
tx_eth_en_i => CRC32[20].ENA
tx_eth_en_i => CRC32[19].ENA
tx_eth_en_i => CRC32[18].ENA
tx_eth_en_i => CRC32[17].ENA
tx_eth_en_i => CRC32[16].ENA
tx_eth_en_i => CRC32[15].ENA
tx_eth_en_i => CRC32[14].ENA
tx_eth_en_i => CRC32[13].ENA
tx_eth_en_i => CRC32[12].ENA
tx_eth_en_i => CRC32[11].ENA
tx_eth_en_i => CRC32[10].ENA
tx_eth_en_i => CRC32[9].ENA
tx_eth_en_i => CRC32[8].ENA
tx_eth_en_i => CRC32[7].ENA
tx_eth_en_i => CRC32[6].ENA
tx_eth_en_i => CRC32[5].ENA
tx_eth_en_i => CRC32[4].ENA
tx_eth_en_i => CRC32[3].ENA
tx_eth_en_i => CRC32[2].ENA
tx_eth_en_i => CRC32[1].ENA
tx_eth_en_i => CRC32[0].ENA
tx_eth_en_i => tx_clk_before.ENA
tx_eth_en_i => tx_clk_rising_edge_delayed.ENA
tx_eth_en_i => tx_finished_strobe_delayed.ENA
tx_start_i => next_state.OUTPUTSELECT
tx_start_i => next_state.OUTPUTSELECT
tx_start_i => next_state.OUTPUTSELECT
tx_start_i => next_state.OUTPUTSELECT
tx_start_i => next_nibble.OUTPUTSELECT
tx_payload_i[0] => next_byte_to_send.DATAB
tx_payload_i[1] => next_byte_to_send.DATAB
tx_payload_i[2] => next_byte_to_send.DATAB
tx_payload_i[3] => next_byte_to_send.DATAB
tx_payload_i[4] => next_byte_to_send.DATAB
tx_payload_i[5] => next_byte_to_send.DATAB
tx_payload_i[6] => next_byte_to_send.DATAB
tx_payload_i[7] => next_byte_to_send.DATAB
tx_data_o[0] <= tx_data_o.DB_MAX_OUTPUT_PORT_TYPE
tx_data_o[1] <= tx_data_o.DB_MAX_OUTPUT_PORT_TYPE
tx_data_o[2] <= tx_data_o.DB_MAX_OUTPUT_PORT_TYPE
tx_data_o[3] <= tx_data_o.DB_MAX_OUTPUT_PORT_TYPE
tx_data_strobe_o <= tx_data_strobe_o.DB_MAX_OUTPUT_PORT_TYPE
tx_finished_o <= tx_finished_strobe_delayed.DB_MAX_OUTPUT_PORT_TYPE
tx_en_o <= tx_en.DB_MAX_OUTPUT_PORT_TYPE
tx_err_o <= <GND>


|ethernet_board|ethernet:ethernet_0|ethernet_tx:ethernet_tx_entity|ethernet_tx_controller:eth_transmit_data|cyclicShift:header_shift_register
rst_i => shiftRegister[0][0].PRESET
rst_i => shiftRegister[0][1].ACLR
rst_i => shiftRegister[0][2].PRESET
rst_i => shiftRegister[0][3].ACLR
rst_i => shiftRegister[0][4].PRESET
rst_i => shiftRegister[0][5].ACLR
rst_i => shiftRegister[0][6].PRESET
rst_i => shiftRegister[0][7].ACLR
rst_i => shiftRegister[1][0].PRESET
rst_i => shiftRegister[1][1].ACLR
rst_i => shiftRegister[1][2].PRESET
rst_i => shiftRegister[1][3].ACLR
rst_i => shiftRegister[1][4].PRESET
rst_i => shiftRegister[1][5].ACLR
rst_i => shiftRegister[1][6].PRESET
rst_i => shiftRegister[1][7].ACLR
rst_i => shiftRegister[2][0].PRESET
rst_i => shiftRegister[2][1].ACLR
rst_i => shiftRegister[2][2].PRESET
rst_i => shiftRegister[2][3].ACLR
rst_i => shiftRegister[2][4].PRESET
rst_i => shiftRegister[2][5].ACLR
rst_i => shiftRegister[2][6].PRESET
rst_i => shiftRegister[2][7].ACLR
rst_i => shiftRegister[3][0].PRESET
rst_i => shiftRegister[3][1].ACLR
rst_i => shiftRegister[3][2].PRESET
rst_i => shiftRegister[3][3].ACLR
rst_i => shiftRegister[3][4].PRESET
rst_i => shiftRegister[3][5].ACLR
rst_i => shiftRegister[3][6].PRESET
rst_i => shiftRegister[3][7].ACLR
rst_i => shiftRegister[4][0].PRESET
rst_i => shiftRegister[4][1].ACLR
rst_i => shiftRegister[4][2].PRESET
rst_i => shiftRegister[4][3].ACLR
rst_i => shiftRegister[4][4].PRESET
rst_i => shiftRegister[4][5].ACLR
rst_i => shiftRegister[4][6].PRESET
rst_i => shiftRegister[4][7].ACLR
rst_i => shiftRegister[5][0].PRESET
rst_i => shiftRegister[5][1].ACLR
rst_i => shiftRegister[5][2].PRESET
rst_i => shiftRegister[5][3].ACLR
rst_i => shiftRegister[5][4].PRESET
rst_i => shiftRegister[5][5].ACLR
rst_i => shiftRegister[5][6].PRESET
rst_i => shiftRegister[5][7].ACLR
rst_i => shiftRegister[6][0].PRESET
rst_i => shiftRegister[6][1].ACLR
rst_i => shiftRegister[6][2].PRESET
rst_i => shiftRegister[6][3].ACLR
rst_i => shiftRegister[6][4].PRESET
rst_i => shiftRegister[6][5].ACLR
rst_i => shiftRegister[6][6].PRESET
rst_i => shiftRegister[6][7].ACLR
rst_i => shiftRegister[7][0].PRESET
rst_i => shiftRegister[7][1].ACLR
rst_i => shiftRegister[7][2].PRESET
rst_i => shiftRegister[7][3].ACLR
rst_i => shiftRegister[7][4].PRESET
rst_i => shiftRegister[7][5].ACLR
rst_i => shiftRegister[7][6].PRESET
rst_i => shiftRegister[7][7].PRESET
rst_i => shiftRegister[8][0].ACLR
rst_i => shiftRegister[8][1].ACLR
rst_i => shiftRegister[8][2].ACLR
rst_i => shiftRegister[8][3].PRESET
rst_i => shiftRegister[8][4].ACLR
rst_i => shiftRegister[8][5].ACLR
rst_i => shiftRegister[8][6].ACLR
rst_i => shiftRegister[8][7].ACLR
rst_i => shiftRegister[9][0].ACLR
rst_i => shiftRegister[9][1].PRESET
rst_i => shiftRegister[9][2].PRESET
rst_i => shiftRegister[9][3].PRESET
rst_i => shiftRegister[9][4].PRESET
rst_i => shiftRegister[9][5].PRESET
rst_i => shiftRegister[9][6].ACLR
rst_i => shiftRegister[9][7].PRESET
rst_i => shiftRegister[10][0].ACLR
rst_i => shiftRegister[10][1].ACLR
rst_i => shiftRegister[10][2].PRESET
rst_i => shiftRegister[10][3].PRESET
rst_i => shiftRegister[10][4].ACLR
rst_i => shiftRegister[10][5].PRESET
rst_i => shiftRegister[10][6].ACLR
rst_i => shiftRegister[10][7].PRESET
rst_i => shiftRegister[11][0].ACLR
rst_i => shiftRegister[11][1].PRESET
rst_i => shiftRegister[11][2].PRESET
rst_i => shiftRegister[11][3].ACLR
rst_i => shiftRegister[11][4].ACLR
rst_i => shiftRegister[11][5].PRESET
rst_i => shiftRegister[11][6].ACLR
rst_i => shiftRegister[11][7].ACLR
rst_i => shiftRegister[12][0].PRESET
rst_i => shiftRegister[12][1].PRESET
rst_i => shiftRegister[12][2].ACLR
rst_i => shiftRegister[12][3].ACLR
rst_i => shiftRegister[12][4].PRESET
rst_i => shiftRegister[12][5].ACLR
rst_i => shiftRegister[12][6].PRESET
rst_i => shiftRegister[12][7].ACLR
rst_i => shiftRegister[13][0].PRESET
rst_i => shiftRegister[13][1].ACLR
rst_i => shiftRegister[13][2].PRESET
rst_i => shiftRegister[13][3].ACLR
rst_i => shiftRegister[13][4].PRESET
rst_i => shiftRegister[13][5].PRESET
rst_i => shiftRegister[13][6].PRESET
rst_i => shiftRegister[13][7].PRESET
rst_i => shiftRegister[14][0].ACLR
rst_i => shiftRegister[14][1].ACLR
rst_i => shiftRegister[14][2].ACLR
rst_i => shiftRegister[14][3].ACLR
rst_i => shiftRegister[14][4].ACLR
rst_i => shiftRegister[14][5].ACLR
rst_i => shiftRegister[14][6].ACLR
rst_i => shiftRegister[14][7].ACLR
rst_i => shiftRegister[15][0].ACLR
rst_i => shiftRegister[15][1].PRESET
rst_i => shiftRegister[15][2].ACLR
rst_i => shiftRegister[15][3].ACLR
rst_i => shiftRegister[15][4].PRESET
rst_i => shiftRegister[15][5].ACLR
rst_i => shiftRegister[15][6].ACLR
rst_i => shiftRegister[15][7].ACLR
rst_i => shiftRegister[16][0].ACLR
rst_i => shiftRegister[16][1].ACLR
rst_i => shiftRegister[16][2].PRESET
rst_i => shiftRegister[16][3].ACLR
rst_i => shiftRegister[16][4].PRESET
rst_i => shiftRegister[16][5].PRESET
rst_i => shiftRegister[16][6].ACLR
rst_i => shiftRegister[16][7].ACLR
rst_i => shiftRegister[17][0].ACLR
rst_i => shiftRegister[17][1].PRESET
rst_i => shiftRegister[17][2].PRESET
rst_i => shiftRegister[17][3].ACLR
rst_i => shiftRegister[17][4].PRESET
rst_i => shiftRegister[17][5].ACLR
rst_i => shiftRegister[17][6].PRESET
rst_i => shiftRegister[17][7].ACLR
rst_i => shiftRegister[18][0].ACLR
rst_i => shiftRegister[18][1].ACLR
rst_i => shiftRegister[18][2].ACLR
rst_i => shiftRegister[18][3].PRESET
rst_i => shiftRegister[18][4].PRESET
rst_i => shiftRegister[18][5].PRESET
rst_i => shiftRegister[18][6].PRESET
rst_i => shiftRegister[18][7].ACLR
rst_i => shiftRegister[19][0].ACLR
rst_i => shiftRegister[19][1].ACLR
rst_i => shiftRegister[19][2].ACLR
rst_i => shiftRegister[19][3].ACLR
rst_i => shiftRegister[19][4].PRESET
rst_i => shiftRegister[19][5].ACLR
rst_i => shiftRegister[19][6].ACLR
rst_i => shiftRegister[19][7].PRESET
rst_i => shiftRegister[20][0].ACLR
rst_i => shiftRegister[20][1].ACLR
rst_i => shiftRegister[20][2].ACLR
rst_i => shiftRegister[20][3].PRESET
rst_i => shiftRegister[20][4].ACLR
rst_i => shiftRegister[20][5].ACLR
rst_i => shiftRegister[20][6].ACLR
rst_i => shiftRegister[20][7].ACLR
rst_i => shiftRegister[21][0].ACLR
rst_i => shiftRegister[21][1].ACLR
rst_i => shiftRegister[21][2].ACLR
rst_i => shiftRegister[21][3].ACLR
rst_i => shiftRegister[21][4].ACLR
rst_i => shiftRegister[21][5].ACLR
rst_i => shiftRegister[21][6].ACLR
rst_i => shiftRegister[21][7].ACLR
rst_i => shiftRegister[22][0].PRESET
rst_i => shiftRegister[22][1].ACLR
rst_i => shiftRegister[22][2].PRESET
rst_i => shiftRegister[22][3].ACLR
rst_i => shiftRegister[22][4].ACLR
rst_i => shiftRegister[22][5].ACLR
rst_i => shiftRegister[22][6].PRESET
rst_i => shiftRegister[22][7].ACLR
rst_i => shiftRegister[23][0].ACLR
rst_i => shiftRegister[23][1].ACLR
rst_i => shiftRegister[23][2].ACLR
rst_i => shiftRegister[23][3].ACLR
rst_i => shiftRegister[23][4].ACLR
rst_i => shiftRegister[23][5].ACLR
rst_i => shiftRegister[23][6].ACLR
rst_i => shiftRegister[23][7].ACLR
rst_i => shiftRegister[24][0].PRESET
rst_i => shiftRegister[24][1].ACLR
rst_i => shiftRegister[24][2].ACLR
rst_i => shiftRegister[24][3].ACLR
rst_i => shiftRegister[24][4].ACLR
rst_i => shiftRegister[24][5].ACLR
rst_i => shiftRegister[24][6].ACLR
rst_i => shiftRegister[24][7].ACLR
rst_i => shiftRegister[25][0].ACLR
rst_i => shiftRegister[25][1].ACLR
rst_i => shiftRegister[25][2].ACLR
rst_i => shiftRegister[25][3].PRESET
rst_i => shiftRegister[25][4].ACLR
rst_i => shiftRegister[25][5].ACLR
rst_i => shiftRegister[25][6].PRESET
rst_i => shiftRegister[25][7].ACLR
rst_i => shiftRegister[26][0].PRESET
rst_i => shiftRegister[26][1].PRESET
rst_i => shiftRegister[26][2].ACLR
rst_i => shiftRegister[26][3].ACLR
rst_i => shiftRegister[26][4].PRESET
rst_i => shiftRegister[26][5].PRESET
rst_i => shiftRegister[26][6].ACLR
rst_i => shiftRegister[26][7].PRESET
rst_i => shiftRegister[27][0].ACLR
rst_i => shiftRegister[27][1].PRESET
rst_i => shiftRegister[27][2].PRESET
rst_i => shiftRegister[27][3].PRESET
rst_i => shiftRegister[27][4].PRESET
rst_i => shiftRegister[27][5].PRESET
rst_i => shiftRegister[27][6].PRESET
rst_i => shiftRegister[27][7].PRESET
rst_i => shiftRegister[28][0].ACLR
rst_i => shiftRegister[28][1].ACLR
rst_i => shiftRegister[28][2].ACLR
rst_i => shiftRegister[28][3].ACLR
rst_i => shiftRegister[28][4].ACLR
rst_i => shiftRegister[28][5].ACLR
rst_i => shiftRegister[28][6].ACLR
rst_i => shiftRegister[28][7].ACLR
rst_i => shiftRegister[29][0].ACLR
rst_i => shiftRegister[29][1].ACLR
rst_i => shiftRegister[29][2].ACLR
rst_i => shiftRegister[29][3].ACLR
rst_i => shiftRegister[29][4].ACLR
rst_i => shiftRegister[29][5].ACLR
rst_i => shiftRegister[29][6].ACLR
rst_i => shiftRegister[29][7].ACLR
rst_i => shiftRegister[30][0].ACLR
rst_i => shiftRegister[30][1].ACLR
rst_i => shiftRegister[30][2].ACLR
rst_i => shiftRegister[30][3].ACLR
rst_i => shiftRegister[30][4].ACLR
rst_i => shiftRegister[30][5].ACLR
rst_i => shiftRegister[30][6].ACLR
rst_i => shiftRegister[30][7].PRESET
rst_i => shiftRegister[31][0].PRESET
rst_i => shiftRegister[31][1].ACLR
rst_i => shiftRegister[31][2].ACLR
rst_i => shiftRegister[31][3].ACLR
rst_i => shiftRegister[31][4].PRESET
rst_i => shiftRegister[31][5].ACLR
rst_i => shiftRegister[31][6].ACLR
rst_i => shiftRegister[31][7].ACLR
rst_i => shiftRegister[32][0].PRESET
rst_i => shiftRegister[32][1].ACLR
rst_i => shiftRegister[32][2].ACLR
rst_i => shiftRegister[32][3].ACLR
rst_i => shiftRegister[32][4].ACLR
rst_i => shiftRegister[32][5].ACLR
rst_i => shiftRegister[32][6].ACLR
rst_i => shiftRegister[32][7].ACLR
rst_i => shiftRegister[33][0].ACLR
rst_i => shiftRegister[33][1].ACLR
rst_i => shiftRegister[33][2].ACLR
rst_i => shiftRegister[33][3].PRESET
rst_i => shiftRegister[33][4].PRESET
rst_i => shiftRegister[33][5].ACLR
rst_i => shiftRegister[33][6].ACLR
rst_i => shiftRegister[33][7].PRESET
rst_i => shiftRegister[34][0].ACLR
rst_i => shiftRegister[34][1].ACLR
rst_i => shiftRegister[34][2].ACLR
rst_i => shiftRegister[34][3].ACLR
rst_i => shiftRegister[34][4].ACLR
rst_i => shiftRegister[34][5].ACLR
rst_i => shiftRegister[34][6].PRESET
rst_i => shiftRegister[34][7].PRESET
rst_i => shiftRegister[35][0].ACLR
rst_i => shiftRegister[35][1].ACLR
rst_i => shiftRegister[35][2].ACLR
rst_i => shiftRegister[35][3].PRESET
rst_i => shiftRegister[35][4].ACLR
rst_i => shiftRegister[35][5].PRESET
rst_i => shiftRegister[35][6].ACLR
rst_i => shiftRegister[35][7].PRESET
rst_i => shiftRegister[36][0].PRESET
rst_i => shiftRegister[36][1].ACLR
rst_i => shiftRegister[36][2].ACLR
rst_i => shiftRegister[36][3].ACLR
rst_i => shiftRegister[36][4].ACLR
rst_i => shiftRegister[36][5].ACLR
rst_i => shiftRegister[36][6].ACLR
rst_i => shiftRegister[36][7].ACLR
rst_i => shiftRegister[37][0].ACLR
rst_i => shiftRegister[37][1].ACLR
rst_i => shiftRegister[37][2].PRESET
rst_i => shiftRegister[37][3].ACLR
rst_i => shiftRegister[37][4].ACLR
rst_i => shiftRegister[37][5].PRESET
rst_i => shiftRegister[37][6].PRESET
rst_i => shiftRegister[37][7].ACLR
rst_i => shiftRegister[38][0].ACLR
rst_i => shiftRegister[38][1].ACLR
rst_i => shiftRegister[38][2].ACLR
rst_i => shiftRegister[38][3].ACLR
rst_i => shiftRegister[38][4].ACLR
rst_i => shiftRegister[38][5].ACLR
rst_i => shiftRegister[38][6].PRESET
rst_i => shiftRegister[38][7].PRESET
rst_i => shiftRegister[39][0].ACLR
rst_i => shiftRegister[39][1].ACLR
rst_i => shiftRegister[39][2].ACLR
rst_i => shiftRegister[39][3].PRESET
rst_i => shiftRegister[39][4].ACLR
rst_i => shiftRegister[39][5].PRESET
rst_i => shiftRegister[39][6].ACLR
rst_i => shiftRegister[39][7].PRESET
rst_i => shiftRegister[40][0].PRESET
rst_i => shiftRegister[40][1].ACLR
rst_i => shiftRegister[40][2].ACLR
rst_i => shiftRegister[40][3].ACLR
rst_i => shiftRegister[40][4].ACLR
rst_i => shiftRegister[40][5].ACLR
rst_i => shiftRegister[40][6].ACLR
rst_i => shiftRegister[40][7].ACLR
rst_i => shiftRegister[41][0].ACLR
rst_i => shiftRegister[41][1].PRESET
rst_i => shiftRegister[41][2].ACLR
rst_i => shiftRegister[41][3].PRESET
rst_i => shiftRegister[41][4].PRESET
rst_i => shiftRegister[41][5].ACLR
rst_i => shiftRegister[41][6].PRESET
rst_i => shiftRegister[41][7].ACLR
rst_i => shiftRegister[42][0].PRESET
rst_i => shiftRegister[42][1].ACLR
rst_i => shiftRegister[42][2].ACLR
rst_i => shiftRegister[42][3].ACLR
rst_i => shiftRegister[42][4].ACLR
rst_i => shiftRegister[42][5].PRESET
rst_i => shiftRegister[42][6].PRESET
rst_i => shiftRegister[42][7].ACLR
rst_i => shiftRegister[43][0].PRESET
rst_i => shiftRegister[43][1].ACLR
rst_i => shiftRegister[43][2].ACLR
rst_i => shiftRegister[43][3].PRESET
rst_i => shiftRegister[43][4].ACLR
rst_i => shiftRegister[43][5].PRESET
rst_i => shiftRegister[43][6].ACLR
rst_i => shiftRegister[43][7].PRESET
rst_i => shiftRegister[44][0].PRESET
rst_i => shiftRegister[44][1].ACLR
rst_i => shiftRegister[44][2].ACLR
rst_i => shiftRegister[44][3].ACLR
rst_i => shiftRegister[44][4].ACLR
rst_i => shiftRegister[44][5].PRESET
rst_i => shiftRegister[44][6].PRESET
rst_i => shiftRegister[44][7].ACLR
rst_i => shiftRegister[45][0].ACLR
rst_i => shiftRegister[45][1].ACLR
rst_i => shiftRegister[45][2].ACLR
rst_i => shiftRegister[45][3].PRESET
rst_i => shiftRegister[45][4].ACLR
rst_i => shiftRegister[45][5].PRESET
rst_i => shiftRegister[45][6].ACLR
rst_i => shiftRegister[45][7].PRESET
rst_i => shiftRegister[46][0].PRESET
rst_i => shiftRegister[46][1].ACLR
rst_i => shiftRegister[46][2].ACLR
rst_i => shiftRegister[46][3].ACLR
rst_i => shiftRegister[46][4].ACLR
rst_i => shiftRegister[46][5].ACLR
rst_i => shiftRegister[46][6].ACLR
rst_i => shiftRegister[46][7].ACLR
rst_i => shiftRegister[47][0].ACLR
rst_i => shiftRegister[47][1].ACLR
rst_i => shiftRegister[47][2].PRESET
rst_i => shiftRegister[47][3].ACLR
rst_i => shiftRegister[47][4].PRESET
rst_i => shiftRegister[47][5].PRESET
rst_i => shiftRegister[47][6].ACLR
rst_i => shiftRegister[47][7].ACLR
rst_i => shiftRegister[48][0].ACLR
rst_i => shiftRegister[48][1].ACLR
rst_i => shiftRegister[48][2].ACLR
rst_i => shiftRegister[48][3].ACLR
rst_i => shiftRegister[48][4].ACLR
rst_i => shiftRegister[48][5].ACLR
rst_i => shiftRegister[48][6].ACLR
rst_i => shiftRegister[48][7].ACLR
rst_i => shiftRegister[49][0].ACLR
rst_i => shiftRegister[49][1].ACLR
rst_i => shiftRegister[49][2].ACLR
rst_i => shiftRegister[49][3].ACLR
rst_i => shiftRegister[49][4].ACLR
rst_i => shiftRegister[49][5].ACLR
rst_i => shiftRegister[49][6].ACLR
rst_i => shiftRegister[49][7].ACLR
clk_i => shiftRegister[0][0].CLK
clk_i => shiftRegister[0][1].CLK
clk_i => shiftRegister[0][2].CLK
clk_i => shiftRegister[0][3].CLK
clk_i => shiftRegister[0][4].CLK
clk_i => shiftRegister[0][5].CLK
clk_i => shiftRegister[0][6].CLK
clk_i => shiftRegister[0][7].CLK
clk_i => shiftRegister[1][0].CLK
clk_i => shiftRegister[1][1].CLK
clk_i => shiftRegister[1][2].CLK
clk_i => shiftRegister[1][3].CLK
clk_i => shiftRegister[1][4].CLK
clk_i => shiftRegister[1][5].CLK
clk_i => shiftRegister[1][6].CLK
clk_i => shiftRegister[1][7].CLK
clk_i => shiftRegister[2][0].CLK
clk_i => shiftRegister[2][1].CLK
clk_i => shiftRegister[2][2].CLK
clk_i => shiftRegister[2][3].CLK
clk_i => shiftRegister[2][4].CLK
clk_i => shiftRegister[2][5].CLK
clk_i => shiftRegister[2][6].CLK
clk_i => shiftRegister[2][7].CLK
clk_i => shiftRegister[3][0].CLK
clk_i => shiftRegister[3][1].CLK
clk_i => shiftRegister[3][2].CLK
clk_i => shiftRegister[3][3].CLK
clk_i => shiftRegister[3][4].CLK
clk_i => shiftRegister[3][5].CLK
clk_i => shiftRegister[3][6].CLK
clk_i => shiftRegister[3][7].CLK
clk_i => shiftRegister[4][0].CLK
clk_i => shiftRegister[4][1].CLK
clk_i => shiftRegister[4][2].CLK
clk_i => shiftRegister[4][3].CLK
clk_i => shiftRegister[4][4].CLK
clk_i => shiftRegister[4][5].CLK
clk_i => shiftRegister[4][6].CLK
clk_i => shiftRegister[4][7].CLK
clk_i => shiftRegister[5][0].CLK
clk_i => shiftRegister[5][1].CLK
clk_i => shiftRegister[5][2].CLK
clk_i => shiftRegister[5][3].CLK
clk_i => shiftRegister[5][4].CLK
clk_i => shiftRegister[5][5].CLK
clk_i => shiftRegister[5][6].CLK
clk_i => shiftRegister[5][7].CLK
clk_i => shiftRegister[6][0].CLK
clk_i => shiftRegister[6][1].CLK
clk_i => shiftRegister[6][2].CLK
clk_i => shiftRegister[6][3].CLK
clk_i => shiftRegister[6][4].CLK
clk_i => shiftRegister[6][5].CLK
clk_i => shiftRegister[6][6].CLK
clk_i => shiftRegister[6][7].CLK
clk_i => shiftRegister[7][0].CLK
clk_i => shiftRegister[7][1].CLK
clk_i => shiftRegister[7][2].CLK
clk_i => shiftRegister[7][3].CLK
clk_i => shiftRegister[7][4].CLK
clk_i => shiftRegister[7][5].CLK
clk_i => shiftRegister[7][6].CLK
clk_i => shiftRegister[7][7].CLK
clk_i => shiftRegister[8][0].CLK
clk_i => shiftRegister[8][1].CLK
clk_i => shiftRegister[8][2].CLK
clk_i => shiftRegister[8][3].CLK
clk_i => shiftRegister[8][4].CLK
clk_i => shiftRegister[8][5].CLK
clk_i => shiftRegister[8][6].CLK
clk_i => shiftRegister[8][7].CLK
clk_i => shiftRegister[9][0].CLK
clk_i => shiftRegister[9][1].CLK
clk_i => shiftRegister[9][2].CLK
clk_i => shiftRegister[9][3].CLK
clk_i => shiftRegister[9][4].CLK
clk_i => shiftRegister[9][5].CLK
clk_i => shiftRegister[9][6].CLK
clk_i => shiftRegister[9][7].CLK
clk_i => shiftRegister[10][0].CLK
clk_i => shiftRegister[10][1].CLK
clk_i => shiftRegister[10][2].CLK
clk_i => shiftRegister[10][3].CLK
clk_i => shiftRegister[10][4].CLK
clk_i => shiftRegister[10][5].CLK
clk_i => shiftRegister[10][6].CLK
clk_i => shiftRegister[10][7].CLK
clk_i => shiftRegister[11][0].CLK
clk_i => shiftRegister[11][1].CLK
clk_i => shiftRegister[11][2].CLK
clk_i => shiftRegister[11][3].CLK
clk_i => shiftRegister[11][4].CLK
clk_i => shiftRegister[11][5].CLK
clk_i => shiftRegister[11][6].CLK
clk_i => shiftRegister[11][7].CLK
clk_i => shiftRegister[12][0].CLK
clk_i => shiftRegister[12][1].CLK
clk_i => shiftRegister[12][2].CLK
clk_i => shiftRegister[12][3].CLK
clk_i => shiftRegister[12][4].CLK
clk_i => shiftRegister[12][5].CLK
clk_i => shiftRegister[12][6].CLK
clk_i => shiftRegister[12][7].CLK
clk_i => shiftRegister[13][0].CLK
clk_i => shiftRegister[13][1].CLK
clk_i => shiftRegister[13][2].CLK
clk_i => shiftRegister[13][3].CLK
clk_i => shiftRegister[13][4].CLK
clk_i => shiftRegister[13][5].CLK
clk_i => shiftRegister[13][6].CLK
clk_i => shiftRegister[13][7].CLK
clk_i => shiftRegister[14][0].CLK
clk_i => shiftRegister[14][1].CLK
clk_i => shiftRegister[14][2].CLK
clk_i => shiftRegister[14][3].CLK
clk_i => shiftRegister[14][4].CLK
clk_i => shiftRegister[14][5].CLK
clk_i => shiftRegister[14][6].CLK
clk_i => shiftRegister[14][7].CLK
clk_i => shiftRegister[15][0].CLK
clk_i => shiftRegister[15][1].CLK
clk_i => shiftRegister[15][2].CLK
clk_i => shiftRegister[15][3].CLK
clk_i => shiftRegister[15][4].CLK
clk_i => shiftRegister[15][5].CLK
clk_i => shiftRegister[15][6].CLK
clk_i => shiftRegister[15][7].CLK
clk_i => shiftRegister[16][0].CLK
clk_i => shiftRegister[16][1].CLK
clk_i => shiftRegister[16][2].CLK
clk_i => shiftRegister[16][3].CLK
clk_i => shiftRegister[16][4].CLK
clk_i => shiftRegister[16][5].CLK
clk_i => shiftRegister[16][6].CLK
clk_i => shiftRegister[16][7].CLK
clk_i => shiftRegister[17][0].CLK
clk_i => shiftRegister[17][1].CLK
clk_i => shiftRegister[17][2].CLK
clk_i => shiftRegister[17][3].CLK
clk_i => shiftRegister[17][4].CLK
clk_i => shiftRegister[17][5].CLK
clk_i => shiftRegister[17][6].CLK
clk_i => shiftRegister[17][7].CLK
clk_i => shiftRegister[18][0].CLK
clk_i => shiftRegister[18][1].CLK
clk_i => shiftRegister[18][2].CLK
clk_i => shiftRegister[18][3].CLK
clk_i => shiftRegister[18][4].CLK
clk_i => shiftRegister[18][5].CLK
clk_i => shiftRegister[18][6].CLK
clk_i => shiftRegister[18][7].CLK
clk_i => shiftRegister[19][0].CLK
clk_i => shiftRegister[19][1].CLK
clk_i => shiftRegister[19][2].CLK
clk_i => shiftRegister[19][3].CLK
clk_i => shiftRegister[19][4].CLK
clk_i => shiftRegister[19][5].CLK
clk_i => shiftRegister[19][6].CLK
clk_i => shiftRegister[19][7].CLK
clk_i => shiftRegister[20][0].CLK
clk_i => shiftRegister[20][1].CLK
clk_i => shiftRegister[20][2].CLK
clk_i => shiftRegister[20][3].CLK
clk_i => shiftRegister[20][4].CLK
clk_i => shiftRegister[20][5].CLK
clk_i => shiftRegister[20][6].CLK
clk_i => shiftRegister[20][7].CLK
clk_i => shiftRegister[21][0].CLK
clk_i => shiftRegister[21][1].CLK
clk_i => shiftRegister[21][2].CLK
clk_i => shiftRegister[21][3].CLK
clk_i => shiftRegister[21][4].CLK
clk_i => shiftRegister[21][5].CLK
clk_i => shiftRegister[21][6].CLK
clk_i => shiftRegister[21][7].CLK
clk_i => shiftRegister[22][0].CLK
clk_i => shiftRegister[22][1].CLK
clk_i => shiftRegister[22][2].CLK
clk_i => shiftRegister[22][3].CLK
clk_i => shiftRegister[22][4].CLK
clk_i => shiftRegister[22][5].CLK
clk_i => shiftRegister[22][6].CLK
clk_i => shiftRegister[22][7].CLK
clk_i => shiftRegister[23][0].CLK
clk_i => shiftRegister[23][1].CLK
clk_i => shiftRegister[23][2].CLK
clk_i => shiftRegister[23][3].CLK
clk_i => shiftRegister[23][4].CLK
clk_i => shiftRegister[23][5].CLK
clk_i => shiftRegister[23][6].CLK
clk_i => shiftRegister[23][7].CLK
clk_i => shiftRegister[24][0].CLK
clk_i => shiftRegister[24][1].CLK
clk_i => shiftRegister[24][2].CLK
clk_i => shiftRegister[24][3].CLK
clk_i => shiftRegister[24][4].CLK
clk_i => shiftRegister[24][5].CLK
clk_i => shiftRegister[24][6].CLK
clk_i => shiftRegister[24][7].CLK
clk_i => shiftRegister[25][0].CLK
clk_i => shiftRegister[25][1].CLK
clk_i => shiftRegister[25][2].CLK
clk_i => shiftRegister[25][3].CLK
clk_i => shiftRegister[25][4].CLK
clk_i => shiftRegister[25][5].CLK
clk_i => shiftRegister[25][6].CLK
clk_i => shiftRegister[25][7].CLK
clk_i => shiftRegister[26][0].CLK
clk_i => shiftRegister[26][1].CLK
clk_i => shiftRegister[26][2].CLK
clk_i => shiftRegister[26][3].CLK
clk_i => shiftRegister[26][4].CLK
clk_i => shiftRegister[26][5].CLK
clk_i => shiftRegister[26][6].CLK
clk_i => shiftRegister[26][7].CLK
clk_i => shiftRegister[27][0].CLK
clk_i => shiftRegister[27][1].CLK
clk_i => shiftRegister[27][2].CLK
clk_i => shiftRegister[27][3].CLK
clk_i => shiftRegister[27][4].CLK
clk_i => shiftRegister[27][5].CLK
clk_i => shiftRegister[27][6].CLK
clk_i => shiftRegister[27][7].CLK
clk_i => shiftRegister[28][0].CLK
clk_i => shiftRegister[28][1].CLK
clk_i => shiftRegister[28][2].CLK
clk_i => shiftRegister[28][3].CLK
clk_i => shiftRegister[28][4].CLK
clk_i => shiftRegister[28][5].CLK
clk_i => shiftRegister[28][6].CLK
clk_i => shiftRegister[28][7].CLK
clk_i => shiftRegister[29][0].CLK
clk_i => shiftRegister[29][1].CLK
clk_i => shiftRegister[29][2].CLK
clk_i => shiftRegister[29][3].CLK
clk_i => shiftRegister[29][4].CLK
clk_i => shiftRegister[29][5].CLK
clk_i => shiftRegister[29][6].CLK
clk_i => shiftRegister[29][7].CLK
clk_i => shiftRegister[30][0].CLK
clk_i => shiftRegister[30][1].CLK
clk_i => shiftRegister[30][2].CLK
clk_i => shiftRegister[30][3].CLK
clk_i => shiftRegister[30][4].CLK
clk_i => shiftRegister[30][5].CLK
clk_i => shiftRegister[30][6].CLK
clk_i => shiftRegister[30][7].CLK
clk_i => shiftRegister[31][0].CLK
clk_i => shiftRegister[31][1].CLK
clk_i => shiftRegister[31][2].CLK
clk_i => shiftRegister[31][3].CLK
clk_i => shiftRegister[31][4].CLK
clk_i => shiftRegister[31][5].CLK
clk_i => shiftRegister[31][6].CLK
clk_i => shiftRegister[31][7].CLK
clk_i => shiftRegister[32][0].CLK
clk_i => shiftRegister[32][1].CLK
clk_i => shiftRegister[32][2].CLK
clk_i => shiftRegister[32][3].CLK
clk_i => shiftRegister[32][4].CLK
clk_i => shiftRegister[32][5].CLK
clk_i => shiftRegister[32][6].CLK
clk_i => shiftRegister[32][7].CLK
clk_i => shiftRegister[33][0].CLK
clk_i => shiftRegister[33][1].CLK
clk_i => shiftRegister[33][2].CLK
clk_i => shiftRegister[33][3].CLK
clk_i => shiftRegister[33][4].CLK
clk_i => shiftRegister[33][5].CLK
clk_i => shiftRegister[33][6].CLK
clk_i => shiftRegister[33][7].CLK
clk_i => shiftRegister[34][0].CLK
clk_i => shiftRegister[34][1].CLK
clk_i => shiftRegister[34][2].CLK
clk_i => shiftRegister[34][3].CLK
clk_i => shiftRegister[34][4].CLK
clk_i => shiftRegister[34][5].CLK
clk_i => shiftRegister[34][6].CLK
clk_i => shiftRegister[34][7].CLK
clk_i => shiftRegister[35][0].CLK
clk_i => shiftRegister[35][1].CLK
clk_i => shiftRegister[35][2].CLK
clk_i => shiftRegister[35][3].CLK
clk_i => shiftRegister[35][4].CLK
clk_i => shiftRegister[35][5].CLK
clk_i => shiftRegister[35][6].CLK
clk_i => shiftRegister[35][7].CLK
clk_i => shiftRegister[36][0].CLK
clk_i => shiftRegister[36][1].CLK
clk_i => shiftRegister[36][2].CLK
clk_i => shiftRegister[36][3].CLK
clk_i => shiftRegister[36][4].CLK
clk_i => shiftRegister[36][5].CLK
clk_i => shiftRegister[36][6].CLK
clk_i => shiftRegister[36][7].CLK
clk_i => shiftRegister[37][0].CLK
clk_i => shiftRegister[37][1].CLK
clk_i => shiftRegister[37][2].CLK
clk_i => shiftRegister[37][3].CLK
clk_i => shiftRegister[37][4].CLK
clk_i => shiftRegister[37][5].CLK
clk_i => shiftRegister[37][6].CLK
clk_i => shiftRegister[37][7].CLK
clk_i => shiftRegister[38][0].CLK
clk_i => shiftRegister[38][1].CLK
clk_i => shiftRegister[38][2].CLK
clk_i => shiftRegister[38][3].CLK
clk_i => shiftRegister[38][4].CLK
clk_i => shiftRegister[38][5].CLK
clk_i => shiftRegister[38][6].CLK
clk_i => shiftRegister[38][7].CLK
clk_i => shiftRegister[39][0].CLK
clk_i => shiftRegister[39][1].CLK
clk_i => shiftRegister[39][2].CLK
clk_i => shiftRegister[39][3].CLK
clk_i => shiftRegister[39][4].CLK
clk_i => shiftRegister[39][5].CLK
clk_i => shiftRegister[39][6].CLK
clk_i => shiftRegister[39][7].CLK
clk_i => shiftRegister[40][0].CLK
clk_i => shiftRegister[40][1].CLK
clk_i => shiftRegister[40][2].CLK
clk_i => shiftRegister[40][3].CLK
clk_i => shiftRegister[40][4].CLK
clk_i => shiftRegister[40][5].CLK
clk_i => shiftRegister[40][6].CLK
clk_i => shiftRegister[40][7].CLK
clk_i => shiftRegister[41][0].CLK
clk_i => shiftRegister[41][1].CLK
clk_i => shiftRegister[41][2].CLK
clk_i => shiftRegister[41][3].CLK
clk_i => shiftRegister[41][4].CLK
clk_i => shiftRegister[41][5].CLK
clk_i => shiftRegister[41][6].CLK
clk_i => shiftRegister[41][7].CLK
clk_i => shiftRegister[42][0].CLK
clk_i => shiftRegister[42][1].CLK
clk_i => shiftRegister[42][2].CLK
clk_i => shiftRegister[42][3].CLK
clk_i => shiftRegister[42][4].CLK
clk_i => shiftRegister[42][5].CLK
clk_i => shiftRegister[42][6].CLK
clk_i => shiftRegister[42][7].CLK
clk_i => shiftRegister[43][0].CLK
clk_i => shiftRegister[43][1].CLK
clk_i => shiftRegister[43][2].CLK
clk_i => shiftRegister[43][3].CLK
clk_i => shiftRegister[43][4].CLK
clk_i => shiftRegister[43][5].CLK
clk_i => shiftRegister[43][6].CLK
clk_i => shiftRegister[43][7].CLK
clk_i => shiftRegister[44][0].CLK
clk_i => shiftRegister[44][1].CLK
clk_i => shiftRegister[44][2].CLK
clk_i => shiftRegister[44][3].CLK
clk_i => shiftRegister[44][4].CLK
clk_i => shiftRegister[44][5].CLK
clk_i => shiftRegister[44][6].CLK
clk_i => shiftRegister[44][7].CLK
clk_i => shiftRegister[45][0].CLK
clk_i => shiftRegister[45][1].CLK
clk_i => shiftRegister[45][2].CLK
clk_i => shiftRegister[45][3].CLK
clk_i => shiftRegister[45][4].CLK
clk_i => shiftRegister[45][5].CLK
clk_i => shiftRegister[45][6].CLK
clk_i => shiftRegister[45][7].CLK
clk_i => shiftRegister[46][0].CLK
clk_i => shiftRegister[46][1].CLK
clk_i => shiftRegister[46][2].CLK
clk_i => shiftRegister[46][3].CLK
clk_i => shiftRegister[46][4].CLK
clk_i => shiftRegister[46][5].CLK
clk_i => shiftRegister[46][6].CLK
clk_i => shiftRegister[46][7].CLK
clk_i => shiftRegister[47][0].CLK
clk_i => shiftRegister[47][1].CLK
clk_i => shiftRegister[47][2].CLK
clk_i => shiftRegister[47][3].CLK
clk_i => shiftRegister[47][4].CLK
clk_i => shiftRegister[47][5].CLK
clk_i => shiftRegister[47][6].CLK
clk_i => shiftRegister[47][7].CLK
clk_i => shiftRegister[48][0].CLK
clk_i => shiftRegister[48][1].CLK
clk_i => shiftRegister[48][2].CLK
clk_i => shiftRegister[48][3].CLK
clk_i => shiftRegister[48][4].CLK
clk_i => shiftRegister[48][5].CLK
clk_i => shiftRegister[48][6].CLK
clk_i => shiftRegister[48][7].CLK
clk_i => shiftRegister[49][0].CLK
clk_i => shiftRegister[49][1].CLK
clk_i => shiftRegister[49][2].CLK
clk_i => shiftRegister[49][3].CLK
clk_i => shiftRegister[49][4].CLK
clk_i => shiftRegister[49][5].CLK
clk_i => shiftRegister[49][6].CLK
clk_i => shiftRegister[49][7].CLK
shift_enable_i => shiftRegister[49][7].ENA
shift_enable_i => shiftRegister[49][6].ENA
shift_enable_i => shiftRegister[49][5].ENA
shift_enable_i => shiftRegister[49][4].ENA
shift_enable_i => shiftRegister[49][3].ENA
shift_enable_i => shiftRegister[49][2].ENA
shift_enable_i => shiftRegister[49][1].ENA
shift_enable_i => shiftRegister[49][0].ENA
shift_enable_i => shiftRegister[48][7].ENA
shift_enable_i => shiftRegister[48][6].ENA
shift_enable_i => shiftRegister[48][5].ENA
shift_enable_i => shiftRegister[48][4].ENA
shift_enable_i => shiftRegister[48][3].ENA
shift_enable_i => shiftRegister[48][2].ENA
shift_enable_i => shiftRegister[48][1].ENA
shift_enable_i => shiftRegister[48][0].ENA
shift_enable_i => shiftRegister[47][7].ENA
shift_enable_i => shiftRegister[47][6].ENA
shift_enable_i => shiftRegister[47][5].ENA
shift_enable_i => shiftRegister[47][4].ENA
shift_enable_i => shiftRegister[47][3].ENA
shift_enable_i => shiftRegister[47][2].ENA
shift_enable_i => shiftRegister[47][1].ENA
shift_enable_i => shiftRegister[47][0].ENA
shift_enable_i => shiftRegister[46][7].ENA
shift_enable_i => shiftRegister[46][6].ENA
shift_enable_i => shiftRegister[46][5].ENA
shift_enable_i => shiftRegister[46][4].ENA
shift_enable_i => shiftRegister[46][3].ENA
shift_enable_i => shiftRegister[46][2].ENA
shift_enable_i => shiftRegister[46][1].ENA
shift_enable_i => shiftRegister[46][0].ENA
shift_enable_i => shiftRegister[45][7].ENA
shift_enable_i => shiftRegister[45][6].ENA
shift_enable_i => shiftRegister[45][5].ENA
shift_enable_i => shiftRegister[45][4].ENA
shift_enable_i => shiftRegister[45][3].ENA
shift_enable_i => shiftRegister[45][2].ENA
shift_enable_i => shiftRegister[45][1].ENA
shift_enable_i => shiftRegister[45][0].ENA
shift_enable_i => shiftRegister[44][7].ENA
shift_enable_i => shiftRegister[44][6].ENA
shift_enable_i => shiftRegister[44][5].ENA
shift_enable_i => shiftRegister[44][4].ENA
shift_enable_i => shiftRegister[44][3].ENA
shift_enable_i => shiftRegister[44][2].ENA
shift_enable_i => shiftRegister[44][1].ENA
shift_enable_i => shiftRegister[44][0].ENA
shift_enable_i => shiftRegister[43][7].ENA
shift_enable_i => shiftRegister[43][6].ENA
shift_enable_i => shiftRegister[43][5].ENA
shift_enable_i => shiftRegister[43][4].ENA
shift_enable_i => shiftRegister[43][3].ENA
shift_enable_i => shiftRegister[43][2].ENA
shift_enable_i => shiftRegister[43][1].ENA
shift_enable_i => shiftRegister[43][0].ENA
shift_enable_i => shiftRegister[42][7].ENA
shift_enable_i => shiftRegister[42][6].ENA
shift_enable_i => shiftRegister[42][5].ENA
shift_enable_i => shiftRegister[42][4].ENA
shift_enable_i => shiftRegister[42][3].ENA
shift_enable_i => shiftRegister[42][2].ENA
shift_enable_i => shiftRegister[42][1].ENA
shift_enable_i => shiftRegister[42][0].ENA
shift_enable_i => shiftRegister[41][7].ENA
shift_enable_i => shiftRegister[41][6].ENA
shift_enable_i => shiftRegister[41][5].ENA
shift_enable_i => shiftRegister[41][4].ENA
shift_enable_i => shiftRegister[41][3].ENA
shift_enable_i => shiftRegister[41][2].ENA
shift_enable_i => shiftRegister[41][1].ENA
shift_enable_i => shiftRegister[41][0].ENA
shift_enable_i => shiftRegister[40][7].ENA
shift_enable_i => shiftRegister[40][6].ENA
shift_enable_i => shiftRegister[40][5].ENA
shift_enable_i => shiftRegister[40][4].ENA
shift_enable_i => shiftRegister[40][3].ENA
shift_enable_i => shiftRegister[40][2].ENA
shift_enable_i => shiftRegister[40][1].ENA
shift_enable_i => shiftRegister[40][0].ENA
shift_enable_i => shiftRegister[39][7].ENA
shift_enable_i => shiftRegister[39][6].ENA
shift_enable_i => shiftRegister[39][5].ENA
shift_enable_i => shiftRegister[39][4].ENA
shift_enable_i => shiftRegister[39][3].ENA
shift_enable_i => shiftRegister[39][2].ENA
shift_enable_i => shiftRegister[39][1].ENA
shift_enable_i => shiftRegister[39][0].ENA
shift_enable_i => shiftRegister[38][7].ENA
shift_enable_i => shiftRegister[38][6].ENA
shift_enable_i => shiftRegister[38][5].ENA
shift_enable_i => shiftRegister[38][4].ENA
shift_enable_i => shiftRegister[38][3].ENA
shift_enable_i => shiftRegister[38][2].ENA
shift_enable_i => shiftRegister[38][1].ENA
shift_enable_i => shiftRegister[38][0].ENA
shift_enable_i => shiftRegister[37][7].ENA
shift_enable_i => shiftRegister[37][6].ENA
shift_enable_i => shiftRegister[37][5].ENA
shift_enable_i => shiftRegister[37][4].ENA
shift_enable_i => shiftRegister[37][3].ENA
shift_enable_i => shiftRegister[37][2].ENA
shift_enable_i => shiftRegister[37][1].ENA
shift_enable_i => shiftRegister[37][0].ENA
shift_enable_i => shiftRegister[36][7].ENA
shift_enable_i => shiftRegister[36][6].ENA
shift_enable_i => shiftRegister[36][5].ENA
shift_enable_i => shiftRegister[36][4].ENA
shift_enable_i => shiftRegister[36][3].ENA
shift_enable_i => shiftRegister[36][2].ENA
shift_enable_i => shiftRegister[36][1].ENA
shift_enable_i => shiftRegister[36][0].ENA
shift_enable_i => shiftRegister[35][7].ENA
shift_enable_i => shiftRegister[35][6].ENA
shift_enable_i => shiftRegister[35][5].ENA
shift_enable_i => shiftRegister[35][4].ENA
shift_enable_i => shiftRegister[35][3].ENA
shift_enable_i => shiftRegister[35][2].ENA
shift_enable_i => shiftRegister[35][1].ENA
shift_enable_i => shiftRegister[35][0].ENA
shift_enable_i => shiftRegister[34][7].ENA
shift_enable_i => shiftRegister[34][6].ENA
shift_enable_i => shiftRegister[34][5].ENA
shift_enable_i => shiftRegister[34][4].ENA
shift_enable_i => shiftRegister[34][3].ENA
shift_enable_i => shiftRegister[34][2].ENA
shift_enable_i => shiftRegister[34][1].ENA
shift_enable_i => shiftRegister[34][0].ENA
shift_enable_i => shiftRegister[33][7].ENA
shift_enable_i => shiftRegister[33][6].ENA
shift_enable_i => shiftRegister[33][5].ENA
shift_enable_i => shiftRegister[33][4].ENA
shift_enable_i => shiftRegister[33][3].ENA
shift_enable_i => shiftRegister[33][2].ENA
shift_enable_i => shiftRegister[33][1].ENA
shift_enable_i => shiftRegister[33][0].ENA
shift_enable_i => shiftRegister[32][7].ENA
shift_enable_i => shiftRegister[32][6].ENA
shift_enable_i => shiftRegister[32][5].ENA
shift_enable_i => shiftRegister[32][4].ENA
shift_enable_i => shiftRegister[32][3].ENA
shift_enable_i => shiftRegister[32][2].ENA
shift_enable_i => shiftRegister[32][1].ENA
shift_enable_i => shiftRegister[32][0].ENA
shift_enable_i => shiftRegister[31][7].ENA
shift_enable_i => shiftRegister[31][6].ENA
shift_enable_i => shiftRegister[31][5].ENA
shift_enable_i => shiftRegister[31][4].ENA
shift_enable_i => shiftRegister[31][3].ENA
shift_enable_i => shiftRegister[31][2].ENA
shift_enable_i => shiftRegister[31][1].ENA
shift_enable_i => shiftRegister[31][0].ENA
shift_enable_i => shiftRegister[30][7].ENA
shift_enable_i => shiftRegister[30][6].ENA
shift_enable_i => shiftRegister[30][5].ENA
shift_enable_i => shiftRegister[30][4].ENA
shift_enable_i => shiftRegister[30][3].ENA
shift_enable_i => shiftRegister[30][2].ENA
shift_enable_i => shiftRegister[30][1].ENA
shift_enable_i => shiftRegister[30][0].ENA
shift_enable_i => shiftRegister[29][7].ENA
shift_enable_i => shiftRegister[29][6].ENA
shift_enable_i => shiftRegister[29][5].ENA
shift_enable_i => shiftRegister[29][4].ENA
shift_enable_i => shiftRegister[29][3].ENA
shift_enable_i => shiftRegister[29][2].ENA
shift_enable_i => shiftRegister[29][1].ENA
shift_enable_i => shiftRegister[29][0].ENA
shift_enable_i => shiftRegister[28][7].ENA
shift_enable_i => shiftRegister[28][6].ENA
shift_enable_i => shiftRegister[28][5].ENA
shift_enable_i => shiftRegister[28][4].ENA
shift_enable_i => shiftRegister[28][3].ENA
shift_enable_i => shiftRegister[28][2].ENA
shift_enable_i => shiftRegister[28][1].ENA
shift_enable_i => shiftRegister[28][0].ENA
shift_enable_i => shiftRegister[27][7].ENA
shift_enable_i => shiftRegister[27][6].ENA
shift_enable_i => shiftRegister[27][5].ENA
shift_enable_i => shiftRegister[27][4].ENA
shift_enable_i => shiftRegister[27][3].ENA
shift_enable_i => shiftRegister[27][2].ENA
shift_enable_i => shiftRegister[27][1].ENA
shift_enable_i => shiftRegister[27][0].ENA
shift_enable_i => shiftRegister[26][7].ENA
shift_enable_i => shiftRegister[26][6].ENA
shift_enable_i => shiftRegister[26][5].ENA
shift_enable_i => shiftRegister[26][4].ENA
shift_enable_i => shiftRegister[26][3].ENA
shift_enable_i => shiftRegister[26][2].ENA
shift_enable_i => shiftRegister[26][1].ENA
shift_enable_i => shiftRegister[26][0].ENA
shift_enable_i => shiftRegister[25][7].ENA
shift_enable_i => shiftRegister[25][6].ENA
shift_enable_i => shiftRegister[25][5].ENA
shift_enable_i => shiftRegister[25][4].ENA
shift_enable_i => shiftRegister[25][3].ENA
shift_enable_i => shiftRegister[25][2].ENA
shift_enable_i => shiftRegister[25][1].ENA
shift_enable_i => shiftRegister[25][0].ENA
shift_enable_i => shiftRegister[24][7].ENA
shift_enable_i => shiftRegister[24][6].ENA
shift_enable_i => shiftRegister[24][5].ENA
shift_enable_i => shiftRegister[24][4].ENA
shift_enable_i => shiftRegister[24][3].ENA
shift_enable_i => shiftRegister[24][2].ENA
shift_enable_i => shiftRegister[24][1].ENA
shift_enable_i => shiftRegister[24][0].ENA
shift_enable_i => shiftRegister[23][7].ENA
shift_enable_i => shiftRegister[23][6].ENA
shift_enable_i => shiftRegister[23][5].ENA
shift_enable_i => shiftRegister[23][4].ENA
shift_enable_i => shiftRegister[23][3].ENA
shift_enable_i => shiftRegister[23][2].ENA
shift_enable_i => shiftRegister[23][1].ENA
shift_enable_i => shiftRegister[23][0].ENA
shift_enable_i => shiftRegister[22][7].ENA
shift_enable_i => shiftRegister[22][6].ENA
shift_enable_i => shiftRegister[22][5].ENA
shift_enable_i => shiftRegister[22][4].ENA
shift_enable_i => shiftRegister[22][3].ENA
shift_enable_i => shiftRegister[22][2].ENA
shift_enable_i => shiftRegister[22][1].ENA
shift_enable_i => shiftRegister[22][0].ENA
shift_enable_i => shiftRegister[21][7].ENA
shift_enable_i => shiftRegister[21][6].ENA
shift_enable_i => shiftRegister[21][5].ENA
shift_enable_i => shiftRegister[21][4].ENA
shift_enable_i => shiftRegister[21][3].ENA
shift_enable_i => shiftRegister[21][2].ENA
shift_enable_i => shiftRegister[21][1].ENA
shift_enable_i => shiftRegister[21][0].ENA
shift_enable_i => shiftRegister[20][7].ENA
shift_enable_i => shiftRegister[20][6].ENA
shift_enable_i => shiftRegister[20][5].ENA
shift_enable_i => shiftRegister[20][4].ENA
shift_enable_i => shiftRegister[20][3].ENA
shift_enable_i => shiftRegister[20][2].ENA
shift_enable_i => shiftRegister[20][1].ENA
shift_enable_i => shiftRegister[20][0].ENA
shift_enable_i => shiftRegister[19][7].ENA
shift_enable_i => shiftRegister[19][6].ENA
shift_enable_i => shiftRegister[19][5].ENA
shift_enable_i => shiftRegister[19][4].ENA
shift_enable_i => shiftRegister[19][3].ENA
shift_enable_i => shiftRegister[19][2].ENA
shift_enable_i => shiftRegister[19][1].ENA
shift_enable_i => shiftRegister[19][0].ENA
shift_enable_i => shiftRegister[18][7].ENA
shift_enable_i => shiftRegister[18][6].ENA
shift_enable_i => shiftRegister[18][5].ENA
shift_enable_i => shiftRegister[18][4].ENA
shift_enable_i => shiftRegister[18][3].ENA
shift_enable_i => shiftRegister[18][2].ENA
shift_enable_i => shiftRegister[18][1].ENA
shift_enable_i => shiftRegister[18][0].ENA
shift_enable_i => shiftRegister[17][7].ENA
shift_enable_i => shiftRegister[17][6].ENA
shift_enable_i => shiftRegister[17][5].ENA
shift_enable_i => shiftRegister[17][4].ENA
shift_enable_i => shiftRegister[17][3].ENA
shift_enable_i => shiftRegister[17][2].ENA
shift_enable_i => shiftRegister[17][1].ENA
shift_enable_i => shiftRegister[17][0].ENA
shift_enable_i => shiftRegister[16][7].ENA
shift_enable_i => shiftRegister[16][6].ENA
shift_enable_i => shiftRegister[16][5].ENA
shift_enable_i => shiftRegister[16][4].ENA
shift_enable_i => shiftRegister[16][3].ENA
shift_enable_i => shiftRegister[16][2].ENA
shift_enable_i => shiftRegister[16][1].ENA
shift_enable_i => shiftRegister[16][0].ENA
shift_enable_i => shiftRegister[15][7].ENA
shift_enable_i => shiftRegister[15][6].ENA
shift_enable_i => shiftRegister[15][5].ENA
shift_enable_i => shiftRegister[15][4].ENA
shift_enable_i => shiftRegister[15][3].ENA
shift_enable_i => shiftRegister[15][2].ENA
shift_enable_i => shiftRegister[15][1].ENA
shift_enable_i => shiftRegister[15][0].ENA
shift_enable_i => shiftRegister[14][7].ENA
shift_enable_i => shiftRegister[14][6].ENA
shift_enable_i => shiftRegister[14][5].ENA
shift_enable_i => shiftRegister[14][4].ENA
shift_enable_i => shiftRegister[14][3].ENA
shift_enable_i => shiftRegister[14][2].ENA
shift_enable_i => shiftRegister[14][1].ENA
shift_enable_i => shiftRegister[14][0].ENA
shift_enable_i => shiftRegister[13][7].ENA
shift_enable_i => shiftRegister[13][6].ENA
shift_enable_i => shiftRegister[13][5].ENA
shift_enable_i => shiftRegister[13][4].ENA
shift_enable_i => shiftRegister[13][3].ENA
shift_enable_i => shiftRegister[13][2].ENA
shift_enable_i => shiftRegister[13][1].ENA
shift_enable_i => shiftRegister[13][0].ENA
shift_enable_i => shiftRegister[12][7].ENA
shift_enable_i => shiftRegister[12][6].ENA
shift_enable_i => shiftRegister[12][5].ENA
shift_enable_i => shiftRegister[12][4].ENA
shift_enable_i => shiftRegister[12][3].ENA
shift_enable_i => shiftRegister[12][2].ENA
shift_enable_i => shiftRegister[12][1].ENA
shift_enable_i => shiftRegister[12][0].ENA
shift_enable_i => shiftRegister[11][7].ENA
shift_enable_i => shiftRegister[11][6].ENA
shift_enable_i => shiftRegister[11][5].ENA
shift_enable_i => shiftRegister[11][4].ENA
shift_enable_i => shiftRegister[11][3].ENA
shift_enable_i => shiftRegister[11][2].ENA
shift_enable_i => shiftRegister[11][1].ENA
shift_enable_i => shiftRegister[11][0].ENA
shift_enable_i => shiftRegister[10][7].ENA
shift_enable_i => shiftRegister[10][6].ENA
shift_enable_i => shiftRegister[10][5].ENA
shift_enable_i => shiftRegister[10][4].ENA
shift_enable_i => shiftRegister[10][3].ENA
shift_enable_i => shiftRegister[10][2].ENA
shift_enable_i => shiftRegister[10][1].ENA
shift_enable_i => shiftRegister[10][0].ENA
shift_enable_i => shiftRegister[9][7].ENA
shift_enable_i => shiftRegister[9][6].ENA
shift_enable_i => shiftRegister[9][5].ENA
shift_enable_i => shiftRegister[9][4].ENA
shift_enable_i => shiftRegister[9][3].ENA
shift_enable_i => shiftRegister[9][2].ENA
shift_enable_i => shiftRegister[9][1].ENA
shift_enable_i => shiftRegister[9][0].ENA
shift_enable_i => shiftRegister[8][7].ENA
shift_enable_i => shiftRegister[8][6].ENA
shift_enable_i => shiftRegister[8][5].ENA
shift_enable_i => shiftRegister[8][4].ENA
shift_enable_i => shiftRegister[8][3].ENA
shift_enable_i => shiftRegister[8][2].ENA
shift_enable_i => shiftRegister[8][1].ENA
shift_enable_i => shiftRegister[8][0].ENA
shift_enable_i => shiftRegister[7][7].ENA
shift_enable_i => shiftRegister[7][6].ENA
shift_enable_i => shiftRegister[7][5].ENA
shift_enable_i => shiftRegister[7][4].ENA
shift_enable_i => shiftRegister[7][3].ENA
shift_enable_i => shiftRegister[7][2].ENA
shift_enable_i => shiftRegister[7][1].ENA
shift_enable_i => shiftRegister[7][0].ENA
shift_enable_i => shiftRegister[6][7].ENA
shift_enable_i => shiftRegister[6][6].ENA
shift_enable_i => shiftRegister[6][5].ENA
shift_enable_i => shiftRegister[6][4].ENA
shift_enable_i => shiftRegister[6][3].ENA
shift_enable_i => shiftRegister[6][2].ENA
shift_enable_i => shiftRegister[6][1].ENA
shift_enable_i => shiftRegister[6][0].ENA
shift_enable_i => shiftRegister[5][7].ENA
shift_enable_i => shiftRegister[5][6].ENA
shift_enable_i => shiftRegister[5][5].ENA
shift_enable_i => shiftRegister[5][4].ENA
shift_enable_i => shiftRegister[5][3].ENA
shift_enable_i => shiftRegister[5][2].ENA
shift_enable_i => shiftRegister[5][1].ENA
shift_enable_i => shiftRegister[5][0].ENA
shift_enable_i => shiftRegister[4][7].ENA
shift_enable_i => shiftRegister[4][6].ENA
shift_enable_i => shiftRegister[4][5].ENA
shift_enable_i => shiftRegister[4][4].ENA
shift_enable_i => shiftRegister[4][3].ENA
shift_enable_i => shiftRegister[4][2].ENA
shift_enable_i => shiftRegister[4][1].ENA
shift_enable_i => shiftRegister[4][0].ENA
shift_enable_i => shiftRegister[3][7].ENA
shift_enable_i => shiftRegister[3][6].ENA
shift_enable_i => shiftRegister[3][5].ENA
shift_enable_i => shiftRegister[3][4].ENA
shift_enable_i => shiftRegister[3][3].ENA
shift_enable_i => shiftRegister[3][2].ENA
shift_enable_i => shiftRegister[3][1].ENA
shift_enable_i => shiftRegister[3][0].ENA
shift_enable_i => shiftRegister[2][7].ENA
shift_enable_i => shiftRegister[2][6].ENA
shift_enable_i => shiftRegister[2][5].ENA
shift_enable_i => shiftRegister[2][4].ENA
shift_enable_i => shiftRegister[2][3].ENA
shift_enable_i => shiftRegister[2][2].ENA
shift_enable_i => shiftRegister[2][1].ENA
shift_enable_i => shiftRegister[2][0].ENA
shift_enable_i => shiftRegister[1][7].ENA
shift_enable_i => shiftRegister[1][6].ENA
shift_enable_i => shiftRegister[1][5].ENA
shift_enable_i => shiftRegister[1][4].ENA
shift_enable_i => shiftRegister[1][3].ENA
shift_enable_i => shiftRegister[1][2].ENA
shift_enable_i => shiftRegister[1][1].ENA
shift_enable_i => shiftRegister[1][0].ENA
shift_enable_i => shiftRegister[0][7].ENA
shift_enable_i => shiftRegister[0][6].ENA
shift_enable_i => shiftRegister[0][5].ENA
shift_enable_i => shiftRegister[0][4].ENA
shift_enable_i => shiftRegister[0][3].ENA
shift_enable_i => shiftRegister[0][2].ENA
shift_enable_i => shiftRegister[0][1].ENA
shift_enable_i => shiftRegister[0][0].ENA
data_o[0] <= shiftRegister[0][0].DB_MAX_OUTPUT_PORT_TYPE
data_o[1] <= shiftRegister[0][1].DB_MAX_OUTPUT_PORT_TYPE
data_o[2] <= shiftRegister[0][2].DB_MAX_OUTPUT_PORT_TYPE
data_o[3] <= shiftRegister[0][3].DB_MAX_OUTPUT_PORT_TYPE
data_o[4] <= shiftRegister[0][4].DB_MAX_OUTPUT_PORT_TYPE
data_o[5] <= shiftRegister[0][5].DB_MAX_OUTPUT_PORT_TYPE
data_o[6] <= shiftRegister[0][6].DB_MAX_OUTPUT_PORT_TYPE
data_o[7] <= shiftRegister[0][7].DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity
rst_i => ethernet_rx_storage:ethernet_rx_storage_0.rst_i
rst_i => ethernet_rx_controller:ethernet_rx_controller_0.rst_i
clk_i => ethernet_rx_storage:ethernet_rx_storage_0.clk_i
clk_i => ethernet_rx_controller:ethernet_rx_controller_0.clk_i
rx_clk_i => ethernet_rx_controller:ethernet_rx_controller_0.rx_clk_i
rx_finished_strobe_o <= ethernet_rx_controller:ethernet_rx_controller_0.rx_finished_strobe_o
rx_ip_wrong_o <= ethernet_rx_controller:ethernet_rx_controller_0.rx_ip_wrong_o
rx_mac_wrong_o <= ethernet_rx_controller:ethernet_rx_controller_0.rx_mac_wrong_o
rx_crc_wrong_o <= ethernet_rx_controller:ethernet_rx_controller_0.rx_crc_wrong_o
rx_discard_packet_o <= ethernet_rx_controller:ethernet_rx_controller_0.rx_discard_packet_o
rx_data_i[0] => ethernet_rx_controller:ethernet_rx_controller_0.rx_data_i[0]
rx_data_i[1] => ethernet_rx_controller:ethernet_rx_controller_0.rx_data_i[1]
rx_data_i[2] => ethernet_rx_controller:ethernet_rx_controller_0.rx_data_i[2]
rx_data_i[3] => ethernet_rx_controller:ethernet_rx_controller_0.rx_data_i[3]
rx_dv_i => ethernet_rx_controller:ethernet_rx_controller_0.rx_dv_i
rx_err_i => ethernet_rx_controller:ethernet_rx_controller_0.rx_err_i
rx_port_o[0] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[0]
rx_port_o[1] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[1]
rx_port_o[2] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[2]
rx_port_o[3] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[3]
rx_port_o[4] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[4]
rx_port_o[5] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[5]
rx_port_o[6] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[6]
rx_port_o[7] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[7]
rx_port_o[8] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[8]
rx_port_o[9] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[9]
rx_port_o[10] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[10]
rx_port_o[11] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[11]
rx_port_o[12] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[12]
rx_port_o[13] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[13]
rx_port_o[14] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[14]
rx_port_o[15] <= ethernet_rx_controller:ethernet_rx_controller_0.rx_port_o[15]
ram_a_write_o <= ethernet_rx_storage:ethernet_rx_storage_0.a_write_o
ram_a_addr_o[0] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[0]
ram_a_addr_o[1] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[1]
ram_a_addr_o[2] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[2]
ram_a_addr_o[3] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[3]
ram_a_addr_o[4] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[4]
ram_a_addr_o[5] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[5]
ram_a_addr_o[6] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[6]
ram_a_addr_o[7] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[7]
ram_a_addr_o[8] <= ethernet_rx_storage:ethernet_rx_storage_0.a_addr_o[8]
ram_b_addr_i[0] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[0]
ram_b_addr_i[1] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[1]
ram_b_addr_i[2] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[2]
ram_b_addr_i[3] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[3]
ram_b_addr_i[4] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[4]
ram_b_addr_i[5] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[5]
ram_b_addr_i[6] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[6]
ram_b_addr_i[7] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[7]
ram_b_addr_i[8] => ethernet_rx_storage:ethernet_rx_storage_0.b_addr_i[8]
ram_b_data_o[0] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[0]
ram_b_data_o[1] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[1]
ram_b_data_o[2] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[2]
ram_b_data_o[3] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[3]
ram_b_data_o[4] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[4]
ram_b_data_o[5] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[5]
ram_b_data_o[6] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[6]
ram_b_data_o[7] <= ethernet_rx_storage:ethernet_rx_storage_0.b_data_o[7]
ram_initialised_o <= ethernet_rx_storage:ethernet_rx_storage_0.ram_initialised_o


|ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0
rst_i => ram_strobegenerator:eth_ram_rx_reset.rst_i
rst_i => a_addr[0].ACLR
rst_i => a_addr[1].ACLR
rst_i => a_addr[2].ACLR
rst_i => a_addr[3].ACLR
rst_i => a_addr[4].ACLR
rst_i => a_addr[5].ACLR
rst_i => a_addr[6].ACLR
rst_i => a_addr[7].ACLR
rst_i => a_addr[8].ACLR
rst_i => a_write_signal_delayed.ENA
clk_i => ram_strobegenerator:eth_ram_rx_reset.clk_i
clk_i => a_write_signal_delayed.CLK
clk_i => a_addr[0].CLK
clk_i => a_addr[1].CLK
clk_i => a_addr[2].CLK
clk_i => a_addr[3].CLK
clk_i => a_addr[4].CLK
clk_i => a_addr[5].CLK
clk_i => a_addr[6].CLK
clk_i => a_addr[7].CLK
clk_i => a_addr[8].CLK
clk_i => dual_ram:rx_RAM.a_clock_i
clk_i => dual_ram:rx_RAM.b_clock_i
a_data_ready_i => dual_ram:rx_RAM.a_write_i
a_data_ready_i => a_write_o.DATAIN
a_data_ready_i => a_write_signal_delayed.DATAIN
a_write_o <= a_data_ready_i.DB_MAX_OUTPUT_PORT_TYPE
b_addr_i[0] => dual_ram:rx_RAM.b_addr_i[0]
b_addr_i[1] => dual_ram:rx_RAM.b_addr_i[1]
b_addr_i[2] => dual_ram:rx_RAM.b_addr_i[2]
b_addr_i[3] => dual_ram:rx_RAM.b_addr_i[3]
b_addr_i[4] => dual_ram:rx_RAM.b_addr_i[4]
b_addr_i[5] => dual_ram:rx_RAM.b_addr_i[5]
b_addr_i[6] => dual_ram:rx_RAM.b_addr_i[6]
b_addr_i[7] => dual_ram:rx_RAM.b_addr_i[7]
b_addr_i[8] => dual_ram:rx_RAM.b_addr_i[8]
a_addr_o[0] <= a_addr[0].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[1] <= a_addr[1].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[2] <= a_addr[2].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[3] <= a_addr[3].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[4] <= a_addr[4].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[5] <= a_addr[5].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[6] <= a_addr[6].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[7] <= a_addr[7].DB_MAX_OUTPUT_PORT_TYPE
a_addr_o[8] <= a_addr[8].DB_MAX_OUTPUT_PORT_TYPE
b_data_o[0] <= dual_ram:rx_RAM.b_data_o[0]
b_data_o[1] <= dual_ram:rx_RAM.b_data_o[1]
b_data_o[2] <= dual_ram:rx_RAM.b_data_o[2]
b_data_o[3] <= dual_ram:rx_RAM.b_data_o[3]
b_data_o[4] <= dual_ram:rx_RAM.b_data_o[4]
b_data_o[5] <= dual_ram:rx_RAM.b_data_o[5]
b_data_o[6] <= dual_ram:rx_RAM.b_data_o[6]
b_data_o[7] <= dual_ram:rx_RAM.b_data_o[7]
a_data_i[0] => dual_ram:rx_RAM.a_data_i[0]
a_data_i[1] => dual_ram:rx_RAM.a_data_i[1]
a_data_i[2] => dual_ram:rx_RAM.a_data_i[2]
a_data_i[3] => dual_ram:rx_RAM.a_data_i[3]
a_data_i[4] => dual_ram:rx_RAM.a_data_i[4]
a_data_i[5] => dual_ram:rx_RAM.a_data_i[5]
a_data_i[6] => dual_ram:rx_RAM.a_data_i[6]
a_data_i[7] => dual_ram:rx_RAM.a_data_i[7]
ram_initialised_o <= <VCC>


|ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|ram_strobeGenerator:eth_ram_rx_reset
rst_i => strobe_value[0].ACLR
rst_i => strobe_value[1].ACLR
rst_i => strobe_value[2].ACLR
rst_i => strobe_value[3].ACLR
rst_i => strobe_value[4].ACLR
rst_i => strobe_value[5].ACLR
rst_i => strobe_value[6].ACLR
rst_i => strobe_value[7].ACLR
rst_i => strobe_value[8].ACLR
rst_i => strobe_value[9].ACLR
rst_i => count_value[0].ACLR
clk_i => strobe_value[0].CLK
clk_i => strobe_value[1].CLK
clk_i => strobe_value[2].CLK
clk_i => strobe_value[3].CLK
clk_i => strobe_value[4].CLK
clk_i => strobe_value[5].CLK
clk_i => strobe_value[6].CLK
clk_i => strobe_value[7].CLK
clk_i => strobe_value[8].CLK
clk_i => strobe_value[9].CLK
clk_i => count_value[0].CLK
enable_i => strobe_o.IN1
enable_i => count_value[0].ENA
enable_i => strobe_value[9].ENA
enable_i => strobe_value[8].ENA
enable_i => strobe_value[7].ENA
enable_i => strobe_value[6].ENA
enable_i => strobe_value[5].ENA
enable_i => strobe_value[4].ENA
enable_i => strobe_value[3].ENA
enable_i => strobe_value[2].ENA
enable_i => strobe_value[1].ENA
enable_i => strobe_value[0].ENA
strobe_o <= strobe_o.DB_MAX_OUTPUT_PORT_TYPE
finished_o <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_storage:ethernet_rx_storage_0|dual_ram:rx_RAM
a_clock_i => mem~35.CLK
a_clock_i => mem~0.CLK
a_clock_i => mem~1.CLK
a_clock_i => mem~2.CLK
a_clock_i => mem~3.CLK
a_clock_i => mem~4.CLK
a_clock_i => mem~5.CLK
a_clock_i => mem~6.CLK
a_clock_i => mem~7.CLK
a_clock_i => mem~8.CLK
a_clock_i => mem~9.CLK
a_clock_i => mem~10.CLK
a_clock_i => mem~11.CLK
a_clock_i => mem~12.CLK
a_clock_i => mem~13.CLK
a_clock_i => mem~14.CLK
a_clock_i => mem~15.CLK
a_clock_i => mem~16.CLK
a_clock_i => a_data_o[0]~reg0.CLK
a_clock_i => a_data_o[1]~reg0.CLK
a_clock_i => a_data_o[2]~reg0.CLK
a_clock_i => a_data_o[3]~reg0.CLK
a_clock_i => a_data_o[4]~reg0.CLK
a_clock_i => a_data_o[5]~reg0.CLK
a_clock_i => a_data_o[6]~reg0.CLK
a_clock_i => a_data_o[7]~reg0.CLK
a_clock_i => mem.CLK0
a_write_i => mem~35.DATAIN
a_write_i => mem.WE
a_addr_i[0] => mem~8.DATAIN
a_addr_i[0] => mem.WADDR
a_addr_i[0] => mem.RADDR
a_addr_i[1] => mem~7.DATAIN
a_addr_i[1] => mem.WADDR1
a_addr_i[1] => mem.RADDR1
a_addr_i[2] => mem~6.DATAIN
a_addr_i[2] => mem.WADDR2
a_addr_i[2] => mem.RADDR2
a_addr_i[3] => mem~5.DATAIN
a_addr_i[3] => mem.WADDR3
a_addr_i[3] => mem.RADDR3
a_addr_i[4] => mem~4.DATAIN
a_addr_i[4] => mem.WADDR4
a_addr_i[4] => mem.RADDR4
a_addr_i[5] => mem~3.DATAIN
a_addr_i[5] => mem.WADDR5
a_addr_i[5] => mem.RADDR5
a_addr_i[6] => mem~2.DATAIN
a_addr_i[6] => mem.WADDR6
a_addr_i[6] => mem.RADDR6
a_addr_i[7] => mem~1.DATAIN
a_addr_i[7] => mem.WADDR7
a_addr_i[7] => mem.RADDR7
a_addr_i[8] => mem~0.DATAIN
a_addr_i[8] => mem.WADDR8
a_addr_i[8] => mem.RADDR8
a_data_i[0] => mem~16.DATAIN
a_data_i[0] => mem.DATAIN
a_data_i[1] => mem~15.DATAIN
a_data_i[1] => mem.DATAIN1
a_data_i[2] => mem~14.DATAIN
a_data_i[2] => mem.DATAIN2
a_data_i[3] => mem~13.DATAIN
a_data_i[3] => mem.DATAIN3
a_data_i[4] => mem~12.DATAIN
a_data_i[4] => mem.DATAIN4
a_data_i[5] => mem~11.DATAIN
a_data_i[5] => mem.DATAIN5
a_data_i[6] => mem~10.DATAIN
a_data_i[6] => mem.DATAIN6
a_data_i[7] => mem~9.DATAIN
a_data_i[7] => mem.DATAIN7
a_data_o[0] <= a_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[1] <= a_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[2] <= a_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[3] <= a_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[4] <= a_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[5] <= a_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[6] <= a_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
a_data_o[7] <= a_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_clock_i => mem~17.CLK
b_clock_i => mem~18.CLK
b_clock_i => mem~19.CLK
b_clock_i => mem~20.CLK
b_clock_i => mem~21.CLK
b_clock_i => mem~22.CLK
b_clock_i => mem~23.CLK
b_clock_i => mem~24.CLK
b_clock_i => mem~25.CLK
b_clock_i => mem~26.CLK
b_clock_i => mem~27.CLK
b_clock_i => mem~28.CLK
b_clock_i => mem~29.CLK
b_clock_i => mem~30.CLK
b_clock_i => mem~31.CLK
b_clock_i => mem~32.CLK
b_clock_i => mem~33.CLK
b_clock_i => mem~34.CLK
b_clock_i => b_data_o[0]~reg0.CLK
b_clock_i => b_data_o[1]~reg0.CLK
b_clock_i => b_data_o[2]~reg0.CLK
b_clock_i => b_data_o[3]~reg0.CLK
b_clock_i => b_data_o[4]~reg0.CLK
b_clock_i => b_data_o[5]~reg0.CLK
b_clock_i => b_data_o[6]~reg0.CLK
b_clock_i => b_data_o[7]~reg0.CLK
b_clock_i => mem.PORTBCLK0
b_write_i => mem~17.DATAIN
b_write_i => mem.PORTBWE
b_addr_i[0] => mem~26.DATAIN
b_addr_i[0] => mem.PORTBWADDR
b_addr_i[0] => mem.PORTBRADDR
b_addr_i[1] => mem~25.DATAIN
b_addr_i[1] => mem.PORTBWADDR1
b_addr_i[1] => mem.PORTBRADDR1
b_addr_i[2] => mem~24.DATAIN
b_addr_i[2] => mem.PORTBWADDR2
b_addr_i[2] => mem.PORTBRADDR2
b_addr_i[3] => mem~23.DATAIN
b_addr_i[3] => mem.PORTBWADDR3
b_addr_i[3] => mem.PORTBRADDR3
b_addr_i[4] => mem~22.DATAIN
b_addr_i[4] => mem.PORTBWADDR4
b_addr_i[4] => mem.PORTBRADDR4
b_addr_i[5] => mem~21.DATAIN
b_addr_i[5] => mem.PORTBWADDR5
b_addr_i[5] => mem.PORTBRADDR5
b_addr_i[6] => mem~20.DATAIN
b_addr_i[6] => mem.PORTBWADDR6
b_addr_i[6] => mem.PORTBRADDR6
b_addr_i[7] => mem~19.DATAIN
b_addr_i[7] => mem.PORTBWADDR7
b_addr_i[7] => mem.PORTBRADDR7
b_addr_i[8] => mem~18.DATAIN
b_addr_i[8] => mem.PORTBWADDR8
b_addr_i[8] => mem.PORTBRADDR8
b_data_i[0] => mem~34.DATAIN
b_data_i[0] => mem.PORTBDATAIN
b_data_i[1] => mem~33.DATAIN
b_data_i[1] => mem.PORTBDATAIN1
b_data_i[2] => mem~32.DATAIN
b_data_i[2] => mem.PORTBDATAIN2
b_data_i[3] => mem~31.DATAIN
b_data_i[3] => mem.PORTBDATAIN3
b_data_i[4] => mem~30.DATAIN
b_data_i[4] => mem.PORTBDATAIN4
b_data_i[5] => mem~29.DATAIN
b_data_i[5] => mem.PORTBDATAIN5
b_data_i[6] => mem~28.DATAIN
b_data_i[6] => mem.PORTBDATAIN6
b_data_i[7] => mem~27.DATAIN
b_data_i[7] => mem.PORTBDATAIN7
b_data_o[0] <= b_data_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[1] <= b_data_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[2] <= b_data_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[3] <= b_data_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[4] <= b_data_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[5] <= b_data_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[6] <= b_data_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b_data_o[7] <= b_data_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ethernet_board|ethernet:ethernet_0|ethernet_rx:ethernet_rx_entity|ethernet_rx_controller:ethernet_rx_controller_0
clk_i => port_signal[0].CLK
clk_i => port_signal[1].CLK
clk_i => port_signal[2].CLK
clk_i => port_signal[3].CLK
clk_i => port_signal[4].CLK
clk_i => port_signal[5].CLK
clk_i => port_signal[6].CLK
clk_i => port_signal[7].CLK
clk_i => port_signal[8].CLK
clk_i => port_signal[9].CLK
clk_i => port_signal[10].CLK
clk_i => port_signal[11].CLK
clk_i => port_signal[12].CLK
clk_i => port_signal[13].CLK
clk_i => port_signal[14].CLK
clk_i => port_signal[15].CLK
clk_i => rx_finished_strobe_delayed.CLK
clk_i => rx_crc_wrong_signal.CLK
clk_i => rx_clk_before.CLK
clk_i => CRC32[0].CLK
clk_i => CRC32[1].CLK
clk_i => CRC32[2].CLK
clk_i => CRC32[3].CLK
clk_i => CRC32[4].CLK
clk_i => CRC32[5].CLK
clk_i => CRC32[6].CLK
clk_i => CRC32[7].CLK
clk_i => CRC32[8].CLK
clk_i => CRC32[9].CLK
clk_i => CRC32[10].CLK
clk_i => CRC32[11].CLK
clk_i => CRC32[12].CLK
clk_i => CRC32[13].CLK
clk_i => CRC32[14].CLK
clk_i => CRC32[15].CLK
clk_i => CRC32[16].CLK
clk_i => CRC32[17].CLK
clk_i => CRC32[18].CLK
clk_i => CRC32[19].CLK
clk_i => CRC32[20].CLK
clk_i => CRC32[21].CLK
clk_i => CRC32[22].CLK
clk_i => CRC32[23].CLK
clk_i => CRC32[24].CLK
clk_i => CRC32[25].CLK
clk_i => CRC32[26].CLK
clk_i => CRC32[27].CLK
clk_i => CRC32[28].CLK
clk_i => CRC32[29].CLK
clk_i => CRC32[30].CLK
clk_i => CRC32[31].CLK
clk_i => byte_number[0].CLK
clk_i => byte_number[1].CLK
clk_i => byte_number[2].CLK
clk_i => byte_number[3].CLK
clk_i => byte_number[4].CLK
clk_i => byte_number[5].CLK
clk_i => byte_number[6].CLK
clk_i => byte_number[7].CLK
clk_i => byte_number[8].CLK
clk_i => nibble.CLK
clk_i => nCRC32[0].CLK
clk_i => nCRC32[1].CLK
clk_i => nCRC32[2].CLK
clk_i => nCRC32[3].CLK
clk_i => nCRC32[4].CLK
clk_i => nCRC32[5].CLK
clk_i => nCRC32[6].CLK
clk_i => nCRC32[7].CLK
clk_i => nCRC32[8].CLK
clk_i => nCRC32[9].CLK
clk_i => nCRC32[10].CLK
clk_i => nCRC32[11].CLK
clk_i => nCRC32[12].CLK
clk_i => nCRC32[13].CLK
clk_i => nCRC32[14].CLK
clk_i => nCRC32[15].CLK
clk_i => nCRC32[16].CLK
clk_i => nCRC32[17].CLK
clk_i => nCRC32[18].CLK
clk_i => nCRC32[19].CLK
clk_i => nCRC32[20].CLK
clk_i => nCRC32[21].CLK
clk_i => nCRC32[22].CLK
clk_i => nCRC32[23].CLK
clk_i => nCRC32[24].CLK
clk_i => nCRC32[25].CLK
clk_i => nCRC32[26].CLK
clk_i => nCRC32[27].CLK
clk_i => nCRC32[28].CLK
clk_i => nCRC32[29].CLK
clk_i => nCRC32[30].CLK
clk_i => nCRC32[31].CLK
clk_i => discard_packet_signal.CLK
clk_i => rx_byte[0].CLK
clk_i => rx_byte[1].CLK
clk_i => rx_byte[2].CLK
clk_i => rx_byte[3].CLK
clk_i => rx_byte[4].CLK
clk_i => rx_byte[5].CLK
clk_i => rx_byte[6].CLK
clk_i => rx_byte[7].CLK
clk_i => current_state~6.DATAIN
rst_i => port_signal[0].ACLR
rst_i => port_signal[1].ACLR
rst_i => port_signal[2].ACLR
rst_i => port_signal[3].ACLR
rst_i => port_signal[4].ACLR
rst_i => port_signal[5].ACLR
rst_i => port_signal[6].ACLR
rst_i => port_signal[7].ACLR
rst_i => port_signal[8].ACLR
rst_i => port_signal[9].ACLR
rst_i => port_signal[10].ACLR
rst_i => port_signal[11].ACLR
rst_i => port_signal[12].ACLR
rst_i => port_signal[13].ACLR
rst_i => port_signal[14].ACLR
rst_i => port_signal[15].ACLR
rst_i => rx_finished_strobe_delayed.ACLR
rst_i => rx_crc_wrong_signal.ACLR
rst_i => rx_clk_before.ACLR
rst_i => CRC32[0].PRESET
rst_i => CRC32[1].PRESET
rst_i => CRC32[2].PRESET
rst_i => CRC32[3].PRESET
rst_i => CRC32[4].PRESET
rst_i => CRC32[5].PRESET
rst_i => CRC32[6].PRESET
rst_i => CRC32[7].PRESET
rst_i => CRC32[8].PRESET
rst_i => CRC32[9].PRESET
rst_i => CRC32[10].PRESET
rst_i => CRC32[11].PRESET
rst_i => CRC32[12].PRESET
rst_i => CRC32[13].PRESET
rst_i => CRC32[14].PRESET
rst_i => CRC32[15].PRESET
rst_i => CRC32[16].PRESET
rst_i => CRC32[17].PRESET
rst_i => CRC32[18].PRESET
rst_i => CRC32[19].PRESET
rst_i => CRC32[20].PRESET
rst_i => CRC32[21].PRESET
rst_i => CRC32[22].PRESET
rst_i => CRC32[23].PRESET
rst_i => CRC32[24].PRESET
rst_i => CRC32[25].PRESET
rst_i => CRC32[26].PRESET
rst_i => CRC32[27].PRESET
rst_i => CRC32[28].PRESET
rst_i => CRC32[29].PRESET
rst_i => CRC32[30].PRESET
rst_i => CRC32[31].PRESET
rst_i => byte_number[0].ACLR
rst_i => byte_number[1].ACLR
rst_i => byte_number[2].ACLR
rst_i => byte_number[3].ACLR
rst_i => byte_number[4].ACLR
rst_i => byte_number[5].ACLR
rst_i => byte_number[6].ACLR
rst_i => byte_number[7].ACLR
rst_i => byte_number[8].ACLR
rst_i => nibble.ACLR
rst_i => nCRC32[0].ACLR
rst_i => nCRC32[1].ACLR
rst_i => nCRC32[2].ACLR
rst_i => nCRC32[3].ACLR
rst_i => nCRC32[4].ACLR
rst_i => nCRC32[5].ACLR
rst_i => nCRC32[6].ACLR
rst_i => nCRC32[7].ACLR
rst_i => nCRC32[8].ACLR
rst_i => nCRC32[9].ACLR
rst_i => nCRC32[10].ACLR
rst_i => nCRC32[11].ACLR
rst_i => nCRC32[12].ACLR
rst_i => nCRC32[13].ACLR
rst_i => nCRC32[14].ACLR
rst_i => nCRC32[15].ACLR
rst_i => nCRC32[16].ACLR
rst_i => nCRC32[17].ACLR
rst_i => nCRC32[18].ACLR
rst_i => nCRC32[19].ACLR
rst_i => nCRC32[20].ACLR
rst_i => nCRC32[21].ACLR
rst_i => nCRC32[22].ACLR
rst_i => nCRC32[23].ACLR
rst_i => nCRC32[24].ACLR
rst_i => nCRC32[25].ACLR
rst_i => nCRC32[26].ACLR
rst_i => nCRC32[27].ACLR
rst_i => nCRC32[28].ACLR
rst_i => nCRC32[29].ACLR
rst_i => nCRC32[30].ACLR
rst_i => nCRC32[31].ACLR
rst_i => discard_packet_signal.ACLR
rst_i => rx_byte[0].ACLR
rst_i => rx_byte[1].ACLR
rst_i => rx_byte[2].ACLR
rst_i => rx_byte[3].ACLR
rst_i => rx_byte[4].ACLR
rst_i => rx_byte[5].ACLR
rst_i => rx_byte[6].ACLR
rst_i => rx_byte[7].ACLR
rst_i => current_state~8.DATAIN
rx_clk_i => rx_clk_rising_edge.IN1
rx_clk_i => rx_clk_before.DATAIN
rx_eth_en_i => current_state.OUTPUTSELECT
rx_eth_en_i => current_state.OUTPUTSELECT
rx_eth_en_i => current_state.OUTPUTSELECT
rx_eth_en_i => current_state.OUTPUTSELECT
rx_eth_en_i => current_state.OUTPUTSELECT
rx_eth_en_i => rx_byte[7].ENA
rx_eth_en_i => rx_byte[6].ENA
rx_eth_en_i => rx_byte[5].ENA
rx_eth_en_i => rx_byte[4].ENA
rx_eth_en_i => rx_byte[3].ENA
rx_eth_en_i => rx_byte[2].ENA
rx_eth_en_i => rx_byte[1].ENA
rx_eth_en_i => rx_byte[0].ENA
rx_eth_en_i => discard_packet_signal.ENA
rx_eth_en_i => nCRC32[31].ENA
rx_eth_en_i => nCRC32[30].ENA
rx_eth_en_i => nCRC32[29].ENA
rx_eth_en_i => nCRC32[28].ENA
rx_eth_en_i => nCRC32[27].ENA
rx_eth_en_i => nCRC32[26].ENA
rx_eth_en_i => nCRC32[25].ENA
rx_eth_en_i => nCRC32[24].ENA
rx_eth_en_i => nCRC32[23].ENA
rx_eth_en_i => nCRC32[22].ENA
rx_eth_en_i => nCRC32[21].ENA
rx_eth_en_i => nCRC32[20].ENA
rx_eth_en_i => nCRC32[19].ENA
rx_eth_en_i => nCRC32[18].ENA
rx_eth_en_i => nCRC32[17].ENA
rx_eth_en_i => nCRC32[16].ENA
rx_eth_en_i => nCRC32[15].ENA
rx_eth_en_i => nCRC32[14].ENA
rx_eth_en_i => nCRC32[13].ENA
rx_eth_en_i => nCRC32[12].ENA
rx_eth_en_i => nCRC32[11].ENA
rx_eth_en_i => nCRC32[10].ENA
rx_eth_en_i => nCRC32[9].ENA
rx_eth_en_i => nCRC32[8].ENA
rx_eth_en_i => nCRC32[7].ENA
rx_eth_en_i => nCRC32[6].ENA
rx_eth_en_i => nCRC32[5].ENA
rx_eth_en_i => nCRC32[4].ENA
rx_eth_en_i => nCRC32[3].ENA
rx_eth_en_i => nCRC32[2].ENA
rx_eth_en_i => nCRC32[1].ENA
rx_eth_en_i => nCRC32[0].ENA
rx_eth_en_i => nibble.ENA
rx_eth_en_i => byte_number[8].ENA
rx_eth_en_i => byte_number[7].ENA
rx_eth_en_i => byte_number[6].ENA
rx_eth_en_i => byte_number[5].ENA
rx_eth_en_i => byte_number[4].ENA
rx_eth_en_i => byte_number[3].ENA
rx_eth_en_i => byte_number[2].ENA
rx_eth_en_i => byte_number[1].ENA
rx_eth_en_i => byte_number[0].ENA
rx_eth_en_i => CRC32[31].ENA
rx_eth_en_i => CRC32[30].ENA
rx_eth_en_i => CRC32[29].ENA
rx_eth_en_i => CRC32[28].ENA
rx_eth_en_i => CRC32[27].ENA
rx_eth_en_i => CRC32[26].ENA
rx_eth_en_i => CRC32[25].ENA
rx_eth_en_i => CRC32[24].ENA
rx_eth_en_i => CRC32[23].ENA
rx_eth_en_i => CRC32[22].ENA
rx_eth_en_i => CRC32[21].ENA
rx_eth_en_i => CRC32[20].ENA
rx_eth_en_i => CRC32[19].ENA
rx_eth_en_i => CRC32[18].ENA
rx_eth_en_i => CRC32[17].ENA
rx_eth_en_i => CRC32[16].ENA
rx_eth_en_i => CRC32[15].ENA
rx_eth_en_i => CRC32[14].ENA
rx_eth_en_i => CRC32[13].ENA
rx_eth_en_i => CRC32[12].ENA
rx_eth_en_i => CRC32[11].ENA
rx_eth_en_i => CRC32[10].ENA
rx_eth_en_i => CRC32[9].ENA
rx_eth_en_i => CRC32[8].ENA
rx_eth_en_i => CRC32[7].ENA
rx_eth_en_i => CRC32[6].ENA
rx_eth_en_i => CRC32[5].ENA
rx_eth_en_i => CRC32[4].ENA
rx_eth_en_i => CRC32[3].ENA
rx_eth_en_i => CRC32[2].ENA
rx_eth_en_i => CRC32[1].ENA
rx_eth_en_i => CRC32[0].ENA
rx_eth_en_i => rx_clk_before.ENA
rx_eth_en_i => rx_crc_wrong_signal.ENA
rx_eth_en_i => rx_finished_strobe_delayed.ENA
rx_eth_en_i => port_signal[15].ENA
rx_eth_en_i => port_signal[14].ENA
rx_eth_en_i => port_signal[13].ENA
rx_eth_en_i => port_signal[12].ENA
rx_eth_en_i => port_signal[11].ENA
rx_eth_en_i => port_signal[10].ENA
rx_eth_en_i => port_signal[9].ENA
rx_eth_en_i => port_signal[8].ENA
rx_eth_en_i => port_signal[7].ENA
rx_eth_en_i => port_signal[6].ENA
rx_eth_en_i => port_signal[5].ENA
rx_eth_en_i => port_signal[4].ENA
rx_eth_en_i => port_signal[3].ENA
rx_eth_en_i => port_signal[2].ENA
rx_eth_en_i => port_signal[1].ENA
rx_eth_en_i => port_signal[0].ENA
rx_data_i[0] => next_rx_byte.DATAB
rx_data_i[0] => next_rx_byte.DATAA
rx_data_i[1] => next_rx_byte.DATAB
rx_data_i[1] => next_rx_byte.DATAA
rx_data_i[2] => next_rx_byte.DATAB
rx_data_i[2] => next_rx_byte.DATAA
rx_data_i[3] => next_rx_byte.DATAB
rx_data_i[3] => next_rx_byte.DATAA
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_rx_byte[7].OUTPUTSELECT
rx_dv_i => next_rx_byte[6].OUTPUTSELECT
rx_dv_i => next_rx_byte[5].OUTPUTSELECT
rx_dv_i => next_rx_byte[4].OUTPUTSELECT
rx_dv_i => next_rx_byte[3].OUTPUTSELECT
rx_dv_i => next_rx_byte[2].OUTPUTSELECT
rx_dv_i => next_rx_byte[1].OUTPUTSELECT
rx_dv_i => next_rx_byte[0].OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => rx_finished_strobe.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_nibble.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_state.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_dv_i => next_byte_number.OUTPUTSELECT
rx_err_i => ~NO_FANOUT~
rx_ip_wrong_o <= rx_ip_wrong_signal.DB_MAX_OUTPUT_PORT_TYPE
rx_mac_wrong_o <= rx_mac_wrong_signal.DB_MAX_OUTPUT_PORT_TYPE
rx_crc_wrong_o <= rx_crc_wrong_signal.DB_MAX_OUTPUT_PORT_TYPE
rx_discard_packet_o <= rx_discard_packet_o.DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[0] <= port_signal[0].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[1] <= port_signal[1].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[2] <= port_signal[2].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[3] <= port_signal[3].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[4] <= port_signal[4].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[5] <= port_signal[5].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[6] <= port_signal[6].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[7] <= port_signal[7].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[8] <= port_signal[8].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[9] <= port_signal[9].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[10] <= port_signal[10].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[11] <= port_signal[11].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[12] <= port_signal[12].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[13] <= port_signal[13].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[14] <= port_signal[14].DB_MAX_OUTPUT_PORT_TYPE
rx_port_o[15] <= port_signal[15].DB_MAX_OUTPUT_PORT_TYPE
rx_data_strobe_o <= rx_data_strobe_o.DB_MAX_OUTPUT_PORT_TYPE
rx_finished_strobe_o <= rx_finished_strobe_delayed.DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[0] <= rx_byte[0].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[1] <= rx_byte[1].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[2] <= rx_byte[2].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[3] <= rx_byte[3].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[4] <= rx_byte[4].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[5] <= rx_byte[5].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[6] <= rx_byte[6].DB_MAX_OUTPUT_PORT_TYPE
rx_byte_o[7] <= rx_byte[7].DB_MAX_OUTPUT_PORT_TYPE


