//-- Alex Grinshpun Apr 2017
//-- Dudy Nov 13 2017
// SystemVerilog version Alex Grinshpun May 2018
// coding convention dudy December 2018
// (c) Technion IIT, Department of Electrical Engineering 2019 


module	bgController	(
					input logic[1:0] gameState,
					output	logic titleVisible
);

always_comb
begin
	titleVisible = 0;
	if( gameState == 0)
		titleVisible = 1;

endmodule

