Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 16:31:43 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.205        0.000                      0                 1069        0.046        0.000                      0                 1069        3.750        0.000                       0                   418  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.205        0.000                      0                 1065        0.046        0.000                      0                 1065        3.750        0.000                       0                   418  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.970        0.000                      0                    4        1.031        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 2.901ns (31.526%)  route 6.301ns (68.474%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 f  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          1.152     9.838    sm/M_sm_bsel[0]
    SLICE_X47Y77         LUT3 (Prop_lut3_I0_O)        0.323    10.161 r  sm/out_sig0_carry__1_i_15/O
                         net (fo=3, routed)           0.843    11.004    L_reg/M_alum_b[2]
    SLICE_X48Y79         LUT4 (Prop_lut4_I3_O)        0.326    11.330 r  L_reg/i__carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    11.330    alum/ram_reg_i_72_3[1]
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    11.970 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.597    12.568    alum/data1[11]
    SLICE_X49Y79         LUT3 (Prop_lut3_I0_O)        0.306    12.874 r  alum/ram_reg_i_65/O
                         net (fo=1, routed)           0.263    13.137    sm/ram_reg_2
    SLICE_X49Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.261 r  sm/ram_reg_i_21/O
                         net (fo=3, routed)           0.343    13.604    sm/ram_reg_i_17_0
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.124    13.728 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.599    14.327    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.327    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.467ns  (logic 1.778ns (18.781%)  route 7.689ns (81.219%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y75         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDSE (Prop_fdse_C_Q)         0.518     5.641 f  sm/D_states_q_reg[7]/Q
                         net (fo=148, routed)         1.400     7.041    sm/D_states_q[7]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.165 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.798     7.963    sm/out_sig0_carry_i_59_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.087 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.000     8.087    sm/out_sig0_carry_i_35_n_0
    SLICE_X47Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     8.304 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.936     9.240    L_reg/M_sm_ra1[0]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299     9.539 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=15, routed)          1.140    10.679    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.803 r  L_reg/D_states_q[4]_i_11/O
                         net (fo=6, routed)           1.170    11.973    L_reg/D_registers_q_reg[3][0]_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.097 r  L_reg/D_states_q[7]_i_12/O
                         net (fo=1, routed)           0.912    13.009    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.133 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.435    13.568    sm/D_states_q[7]_i_3_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.692 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.898    14.590    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y78         FDSE                                         r  sm/D_states_q_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.430    14.834    sm/clk_IBUF_BUFG
    SLICE_X51Y78         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.272    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X51Y78         FDSE (Setup_fdse_C_CE)      -0.205    14.866    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -14.590    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 3.140ns (34.368%)  route 5.996ns (65.632%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.871     9.557    sm/M_sm_bsel[0]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.323     9.880 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.859    10.739    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X49Y75         LUT4 (Prop_lut4_I3_O)        0.326    11.065 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.065    alum/ram_reg_i_42_0[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.729    alum/out_sig0_carry__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.951 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.577    12.528    alum/data0[8]
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.299    12.827 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.154    12.981    sm/ram_reg_5
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.105 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.315    13.419    display/ram_reg_1
    SLICE_X49Y79         LUT5 (Prop_lut5_I2_O)        0.124    13.543 r  display/ram_reg_i_5/O
                         net (fo=1, routed)           0.718    14.261    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 3.256ns (35.653%)  route 5.876ns (64.347%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.871     9.557    sm/M_sm_bsel[0]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.323     9.880 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.745    10.625    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I3_O)        0.326    10.951 r  L_reg/i__carry_i_7__5/O
                         net (fo=1, routed)           0.000    10.951    alum/ram_reg_i_42_2[1]
    SLICE_X48Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.501 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.501    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X48Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.615 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X48Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.949 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.559    12.508    alum/data1[9]
    SLICE_X53Y78         LUT3 (Prop_lut3_I0_O)        0.303    12.811 r  alum/ram_reg_i_70/O
                         net (fo=1, routed)           0.154    12.965    sm/ram_reg_4
    SLICE_X53Y78         LUT6 (Prop_lut6_I4_O)        0.124    13.089 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           0.447    13.536    display/ram_reg
    SLICE_X51Y79         LUT5 (Prop_lut5_I2_O)        0.124    13.660 r  display/ram_reg_i_4/O
                         net (fo=1, routed)           0.597    14.257    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.257    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.483ns  (logic 1.778ns (18.750%)  route 7.705ns (81.250%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y75         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDSE (Prop_fdse_C_Q)         0.518     5.641 f  sm/D_states_q_reg[7]/Q
                         net (fo=148, routed)         1.400     7.041    sm/D_states_q[7]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.165 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.798     7.963    sm/out_sig0_carry_i_59_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.087 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.000     8.087    sm/out_sig0_carry_i_35_n_0
    SLICE_X47Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     8.304 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.936     9.240    L_reg/M_sm_ra1[0]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299     9.539 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=15, routed)          1.140    10.679    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.803 r  L_reg/D_states_q[4]_i_11/O
                         net (fo=6, routed)           1.170    11.973    L_reg/D_registers_q_reg[3][0]_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.097 r  L_reg/D_states_q[7]_i_12/O
                         net (fo=1, routed)           0.912    13.009    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.133 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.435    13.568    sm/D_states_q[7]_i_3_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.692 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.913    14.606    sm/D_states_q[7]_i_1_n_0
    SLICE_X52Y75         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.425    14.829    sm/clk_IBUF_BUFG
    SLICE_X52Y75         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.272    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X52Y75         FDSE (Setup_fdse_C_CE)      -0.169    14.897    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -14.606    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.300ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 2.837ns (31.151%)  route 6.270ns (68.849%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 f  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          1.152     9.838    sm/M_sm_bsel[0]
    SLICE_X47Y77         LUT3 (Prop_lut3_I0_O)        0.323    10.161 r  sm/out_sig0_carry__1_i_15/O
                         net (fo=3, routed)           0.843    11.004    L_reg/M_alum_b[2]
    SLICE_X48Y79         LUT4 (Prop_lut4_I3_O)        0.326    11.330 r  L_reg/i__carry__1_i_7__5/O
                         net (fo=1, routed)           0.000    11.330    alum/ram_reg_i_72_3[1]
    SLICE_X48Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.910 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.698    12.608    alum/data1[10]
    SLICE_X51Y81         LUT3 (Prop_lut3_I0_O)        0.302    12.910 r  alum/ram_reg_i_68/O
                         net (fo=1, routed)           0.154    13.064    sm/ram_reg_3
    SLICE_X51Y81         LUT6 (Prop_lut6_I4_O)        0.124    13.188 r  sm/ram_reg_i_23/O
                         net (fo=3, routed)           0.324    13.512    sm/ram_reg_i_17_1
    SLICE_X50Y80         LUT5 (Prop_lut5_I4_O)        0.124    13.636 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.596    14.232    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.302ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 3.140ns (34.487%)  route 5.965ns (65.513%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.871     9.557    sm/M_sm_bsel[0]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.323     9.880 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.859    10.739    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X49Y75         LUT4 (Prop_lut4_I3_O)        0.326    11.065 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.065    alum/ram_reg_i_42_0[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.729    alum/out_sig0_carry__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.951 r  alum/out_sig0_carry__1/O[0]
                         net (fo=1, routed)           0.577    12.528    alum/data0[8]
    SLICE_X51Y79         LUT3 (Prop_lut3_I2_O)        0.299    12.827 r  alum/ram_reg_i_72/O
                         net (fo=1, routed)           0.154    12.981    sm/ram_reg_5
    SLICE_X51Y79         LUT6 (Prop_lut6_I4_O)        0.124    13.105 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.545    13.650    sm/ram_reg_i_17_3
    SLICE_X50Y77         LUT5 (Prop_lut5_I4_O)        0.124    13.774 r  sm/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.456    14.230    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.532    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -14.230    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 2.927ns (32.960%)  route 5.953ns (67.040%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.871     9.557    sm/M_sm_bsel[0]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.323     9.880 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.859    10.739    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X49Y75         LUT4 (Prop_lut4_I3_O)        0.326    11.065 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.065    alum/ram_reg_i_42_0[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.837 r  alum/out_sig0_carry__0/O[0]
                         net (fo=1, routed)           0.623    12.460    sm/ram_reg_8[1]
    SLICE_X50Y78         LUT6 (Prop_lut6_I2_O)        0.299    12.759 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.508    13.267    sm/ram_reg_i_17_7
    SLICE_X51Y78         LUT5 (Prop_lut5_I4_O)        0.149    13.416 r  sm/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.589    14.005    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.471    14.876    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y31         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.133    
                         clock uncertainty           -0.035    15.098    
    RAMB18_X1Y31         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.774    14.324    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -14.005    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.078ns  (logic 3.130ns (34.480%)  route 5.948ns (65.520%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 14.881 - 10.000 ) 
    Source Clock Delay      (SCD):    5.125ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.541     5.125    sm/clk_IBUF_BUFG
    SLICE_X52Y73         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y73         FDSE (Prop_fdse_C_Q)         0.518     5.643 f  sm/D_states_q_reg[5]_rep__0/Q
                         net (fo=97, routed)          1.535     7.178    sm/D_states_q_reg[5]_rep__0_n_0
    SLICE_X51Y77         LUT2 (Prop_lut2_I0_O)        0.124     7.302 r  sm/out_sig0_carry__2_i_13/O
                         net (fo=1, routed)           0.638     7.941    sm/out_sig0_carry__2_i_13_n_0
    SLICE_X50Y77         LUT6 (Prop_lut6_I2_O)        0.124     8.065 r  sm/out_sig0_carry__2_i_5/O
                         net (fo=1, routed)           0.330     8.394    sm/out_sig0_carry__2_i_5_n_0
    SLICE_X50Y78         MUXF7 (Prop_muxf7_S_O)       0.292     8.686 r  sm/out_sig0_carry__2_i_2/O
                         net (fo=14, routed)          0.871     9.557    sm/M_sm_bsel[0]
    SLICE_X48Y80         LUT3 (Prop_lut3_I0_O)        0.323     9.880 r  sm/out_sig0_carry_i_20/O
                         net (fo=3, routed)           0.859    10.739    L_reg/out_sig0_inferred__0/i__carry_0
    SLICE_X49Y75         LUT4 (Prop_lut4_I3_O)        0.326    11.065 r  L_reg/out_sig0_carry_i_7/O
                         net (fo=1, routed)           0.000    11.065    alum/ram_reg_i_42_0[1]
    SLICE_X49Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.615 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.615    alum/out_sig0_carry_n_0
    SLICE_X49Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.729 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.729    alum/out_sig0_carry__0_n_0
    SLICE_X49Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.843 r  alum/out_sig0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.843    alum/out_sig0_carry__1_n_0
    SLICE_X49Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.065 r  alum/out_sig0_carry__2/O[0]
                         net (fo=1, routed)           0.645    12.710    sm/O[0]
    SLICE_X50Y80         LUT6 (Prop_lut6_I1_O)        0.299    13.009 f  sm/ram_reg_i_18/O
                         net (fo=3, routed)           0.469    13.478    sm/ram_reg_i_18_n_0
    SLICE_X50Y82         LUT6 (Prop_lut6_I3_O)        0.124    13.602 r  sm/ram_reg_i_1/O
                         net (fo=1, routed)           0.600    14.203    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.476    14.881    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y32         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.537    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -14.203    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.387ns  (logic 1.778ns (18.941%)  route 7.609ns (81.059%))
  Logic Levels:           8  (LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.539     5.123    sm/clk_IBUF_BUFG
    SLICE_X50Y75         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75         FDSE (Prop_fdse_C_Q)         0.518     5.641 f  sm/D_states_q_reg[7]/Q
                         net (fo=148, routed)         1.400     7.041    sm/D_states_q[7]
    SLICE_X47Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.165 f  sm/out_sig0_carry_i_59/O
                         net (fo=1, routed)           0.798     7.963    sm/out_sig0_carry_i_59_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I3_O)        0.124     8.087 r  sm/out_sig0_carry_i_35/O
                         net (fo=1, routed)           0.000     8.087    sm/out_sig0_carry_i_35_n_0
    SLICE_X47Y74         MUXF7 (Prop_muxf7_I1_O)      0.217     8.304 r  sm/out_sig0_carry_i_23/O
                         net (fo=26, routed)          0.936     9.240    L_reg/M_sm_ra1[0]
    SLICE_X52Y74         LUT6 (Prop_lut6_I4_O)        0.299     9.539 r  L_reg/out_sig0_carry_i_14/O
                         net (fo=15, routed)          1.140    10.679    L_reg/D_registers_q_reg[3][1]_1
    SLICE_X45Y72         LUT5 (Prop_lut5_I2_O)        0.124    10.803 r  L_reg/D_states_q[4]_i_11/O
                         net (fo=6, routed)           1.170    11.973    L_reg/D_registers_q_reg[3][0]_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I4_O)        0.124    12.097 r  L_reg/D_states_q[7]_i_12/O
                         net (fo=1, routed)           0.912    13.009    sm/D_states_q_reg[1]_rep__1_6
    SLICE_X48Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.133 f  sm/D_states_q[7]_i_3/O
                         net (fo=1, routed)           0.435    13.568    sm/D_states_q[7]_i_3_n_0
    SLICE_X50Y70         LUT6 (Prop_lut6_I0_O)        0.124    13.692 r  sm/D_states_q[7]_i_1/O
                         net (fo=21, routed)          0.818    14.510    sm/D_states_q[7]_i_1_n_0
    SLICE_X51Y74         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.425    14.829    sm/clk_IBUF_BUFG
    SLICE_X51Y74         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X51Y74         FDSE (Setup_fdse_C_CE)      -0.205    14.847    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                         14.847    
                         arrival time                         -14.510    
  -------------------------------------------------------------------
                         slack                                  0.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.871    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.871    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.871    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.186%)  route 0.228ns (61.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.228     1.871    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.853    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.770    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.853    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.770    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.853    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.770    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.428%)  route 0.223ns (63.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.558     1.502    sr1/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.223     1.853    sr1/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.824     2.014    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.770    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.130%)  route 0.272ns (65.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.272     1.914    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.130%)  route 0.272ns (65.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.557     1.501    sr3/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.272     1.914    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.514    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.823    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y32   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y31   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y75   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X48Y83   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X47Y80   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y81   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.970ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.930ns (20.186%)  route 3.677ns (79.814%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.540     5.124    sm/clk_IBUF_BUFG
    SLICE_X48Y73         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDSE (Prop_fdse_C_Q)         0.456     5.580 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=91, routed)          2.313     7.893    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X56Y78         LUT2 (Prop_lut2_I1_O)        0.146     8.039 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.600     8.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I4_O)        0.328     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     9.731    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.930ns (20.186%)  route 3.677ns (79.814%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.540     5.124    sm/clk_IBUF_BUFG
    SLICE_X48Y73         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDSE (Prop_fdse_C_Q)         0.456     5.580 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=91, routed)          2.313     7.893    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X56Y78         LUT2 (Prop_lut2_I1_O)        0.146     8.039 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.600     8.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I4_O)        0.328     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     9.731    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.930ns (20.186%)  route 3.677ns (79.814%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.540     5.124    sm/clk_IBUF_BUFG
    SLICE_X48Y73         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDSE (Prop_fdse_C_Q)         0.456     5.580 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=91, routed)          2.313     7.893    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X56Y78         LUT2 (Prop_lut2_I1_O)        0.146     8.039 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.600     8.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I4_O)        0.328     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     9.731    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.970    

Slack (MET) :             4.970ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.607ns  (logic 0.930ns (20.186%)  route 3.677ns (79.814%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.540     5.124    sm/clk_IBUF_BUFG
    SLICE_X48Y73         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y73         FDSE (Prop_fdse_C_Q)         0.456     5.580 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=91, routed)          2.313     7.893    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X56Y78         LUT2 (Prop_lut2_I1_O)        0.146     8.039 f  sm/D_stage_q[3]_i_2/O
                         net (fo=1, routed)           0.600     8.639    sm/D_stage_q[3]_i_2_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I4_O)        0.328     8.967 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.764     9.731    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.434    14.838    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X55Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    14.702    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  4.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.079%)  route 0.789ns (80.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.504     2.142    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.045     2.187 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.285     2.473    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.079%)  route 0.789ns (80.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.504     2.142    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.045     2.187 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.285     2.473    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.079%)  route 0.789ns (80.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.504     2.142    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.045     2.187 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.285     2.473    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.031    

Slack (MET) :             1.031ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[3]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.186ns (19.079%)  route 0.789ns (80.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    sm/clk_IBUF_BUFG
    SLICE_X51Y77         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.639 f  sm/D_states_q_reg[3]_rep/Q
                         net (fo=98, routed)          0.504     2.142    sm/D_states_q_reg[3]_rep_n_0
    SLICE_X55Y77         LUT6 (Prop_lut6_I0_O)        0.045     2.187 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.285     2.473    fifo_reset_cond/AS[0]
    SLICE_X55Y82         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.826     2.016    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y82         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.537    
    SLICE_X55Y82         FDPE (Remov_fdpe_C_PRE)     -0.095     1.442    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.473    
  -------------------------------------------------------------------
                         slack                                  1.031    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.585ns  (logic 10.867ns (31.420%)  route 23.719ns (68.580%))
  Logic Levels:           29  (CARRY4=8 LUT3=2 LUT4=9 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          2.458     8.042    L_reg/D_registers_q_reg[3][9]_0[8]
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.150     8.192 f  L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.471     8.663    L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.355     9.018 r  L_reg/L_4c6549b0_remainder0__0_carry_i_15__1/O
                         net (fo=3, routed)           1.084    10.102    L_reg/L_4c6549b0_remainder0__0_carry_i_15__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.355    10.457 r  L_reg/L_4c6549b0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.148    11.604    L_reg/L_4c6549b0_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.936 r  L_reg/L_4c6549b0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.469 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.595    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.847    13.765    L_reg/L_4c6549b0_remainder0_1[9]
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.306    14.071 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.980    15.052    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.176 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           1.316    16.491    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.615 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           1.043    17.658    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152    17.810 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           0.666    18.476    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.332    18.808 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.995    19.803    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.152    19.955 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    20.149    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.749 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.749    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.062 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.330    22.391    L_reg/L_4c6549b0_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.306    22.697 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.170    23.868    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.992 f  L_reg/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.963    24.955    L_reg/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.124    25.079 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    25.907    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.124    26.031 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.998    27.030    L_reg/i__carry_i_12__0_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.154    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.704    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.818    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.152 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.753    28.904    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.303    29.207 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.433    29.641    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.765 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.630    30.395    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.124    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.659    31.178    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X36Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.302 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.122    32.424    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X38Y69         LUT3 (Prop_lut3_I1_O)        0.124    32.548 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.622    36.170    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    39.713 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.713    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.550ns  (logic 10.867ns (31.453%)  route 23.683ns (68.547%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=10 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          2.458     8.042    L_reg/D_registers_q_reg[3][9]_0[8]
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.150     8.192 f  L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.471     8.663    L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.355     9.018 r  L_reg/L_4c6549b0_remainder0__0_carry_i_15__1/O
                         net (fo=3, routed)           1.084    10.102    L_reg/L_4c6549b0_remainder0__0_carry_i_15__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.355    10.457 r  L_reg/L_4c6549b0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.148    11.604    L_reg/L_4c6549b0_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.936 r  L_reg/L_4c6549b0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.469 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.595    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.847    13.765    L_reg/L_4c6549b0_remainder0_1[9]
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.306    14.071 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.980    15.052    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.176 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           1.316    16.491    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.615 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           1.043    17.658    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152    17.810 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           0.666    18.476    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.332    18.808 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.995    19.803    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.152    19.955 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    20.149    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.749 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.749    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.062 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.330    22.391    L_reg/L_4c6549b0_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.306    22.697 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.170    23.868    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.992 f  L_reg/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.963    24.955    L_reg/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.124    25.079 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    25.907    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.124    26.031 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.998    27.030    L_reg/i__carry_i_12__0_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.154    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.704    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.818    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.152 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.753    28.904    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.303    29.207 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.433    29.641    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.765 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.630    30.395    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.124    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.682    31.201    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.325 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.055    32.379    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I2_O)        0.124    32.503 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.631    36.134    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    39.678 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.678    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.543ns  (logic 11.095ns (32.120%)  route 23.448ns (67.880%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=10 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          2.458     8.042    L_reg/D_registers_q_reg[3][9]_0[8]
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.150     8.192 f  L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.471     8.663    L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.355     9.018 r  L_reg/L_4c6549b0_remainder0__0_carry_i_15__1/O
                         net (fo=3, routed)           1.084    10.102    L_reg/L_4c6549b0_remainder0__0_carry_i_15__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.355    10.457 r  L_reg/L_4c6549b0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.148    11.604    L_reg/L_4c6549b0_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.936 r  L_reg/L_4c6549b0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.469 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.595    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.847    13.765    L_reg/L_4c6549b0_remainder0_1[9]
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.306    14.071 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.980    15.052    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.176 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           1.316    16.491    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.615 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           1.043    17.658    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152    17.810 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           0.666    18.476    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.332    18.808 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.995    19.803    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.152    19.955 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    20.149    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.749 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.749    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.062 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.330    22.391    L_reg/L_4c6549b0_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.306    22.697 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.170    23.868    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.992 f  L_reg/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.963    24.955    L_reg/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.124    25.079 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    25.907    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.124    26.031 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.998    27.030    L_reg/i__carry_i_12__0_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.154    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.704    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.818    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.152 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.753    28.904    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.303    29.207 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.433    29.641    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.765 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.630    30.395    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.124    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.682    31.201    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.325 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.020    32.345    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I3_O)        0.152    32.497 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.430    35.927    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    39.671 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.671    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.478ns  (logic 9.962ns (28.893%)  route 24.516ns (71.107%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT4=1 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          2.456     8.041    L_reg/D_registers_q_reg[6][9]_0[8]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.193 r  L_reg/L_4c6549b0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.737     8.930    L_reg/L_4c6549b0_remainder0__0_carry_i_18__1_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.332     9.262 r  L_reg/L_4c6549b0_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.038    10.300    L_reg/L_4c6549b0_remainder0__0_carry_i_11_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.424 f  L_reg/L_4c6549b0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.655    11.079    L_reg/L_4c6549b0_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.203 r  L_reg/L_4c6549b0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.155    12.358    L_reg/L_4c6549b0_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124    12.482 r  L_reg/L_4c6549b0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.528    13.010    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.589 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           1.125    14.714    L_reg/L_4c6549b0_remainder0_3[10]
    SLICE_X42Y83         LUT5 (Prop_lut5_I4_O)        0.301    15.015 r  L_reg/i__carry__1_i_14/O
                         net (fo=4, routed)           1.008    16.023    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.147 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=7, routed)           0.863    17.011    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.135 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.810    17.945    L_reg/i__carry_i_17__3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.124    18.069 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           1.022    19.091    L_reg/i__carry_i_20__3_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.150    19.241 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.300    19.541    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.328    19.869 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.886    20.754    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.878 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.339    21.218    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.744 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.744    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.078 f  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.912    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.303    23.215 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.704    23.918    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.124    24.042 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          0.897    24.939    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.063 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.933    25.996    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.120 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.104    27.224    L_reg/i__carry_i_9__4_n_0
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.124    27.348 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.550    27.898    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.283 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.710 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.335    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.306    29.641 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    30.074    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.198 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.679    30.877    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X37Y82         LUT6 (Prop_lut6_I3_O)        0.124    31.001 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.853    31.855    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    31.979 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.145    33.124    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124    33.248 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.836    36.084    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    39.607 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.607    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.468ns  (logic 11.091ns (32.179%)  route 23.376ns (67.821%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=10 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          2.458     8.042    L_reg/D_registers_q_reg[3][9]_0[8]
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.150     8.192 f  L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.471     8.663    L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.355     9.018 r  L_reg/L_4c6549b0_remainder0__0_carry_i_15__1/O
                         net (fo=3, routed)           1.084    10.102    L_reg/L_4c6549b0_remainder0__0_carry_i_15__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.355    10.457 r  L_reg/L_4c6549b0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.148    11.604    L_reg/L_4c6549b0_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.936 r  L_reg/L_4c6549b0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.469 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.595    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.847    13.765    L_reg/L_4c6549b0_remainder0_1[9]
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.306    14.071 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.980    15.052    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.176 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           1.316    16.491    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.615 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           1.043    17.658    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152    17.810 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           0.666    18.476    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.332    18.808 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.995    19.803    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.152    19.955 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    20.149    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.749 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.749    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.062 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.330    22.391    L_reg/L_4c6549b0_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.306    22.697 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.170    23.868    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.992 f  L_reg/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.963    24.955    L_reg/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.124    25.079 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    25.907    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.124    26.031 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.998    27.030    L_reg/i__carry_i_12__0_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.154    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.704    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.818    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.152 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.753    28.904    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.303    29.207 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.433    29.641    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.765 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.630    30.395    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.124    30.519 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.682    31.201    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.325 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.021    32.346    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I3_O)        0.152    32.498 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.358    35.855    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.740    39.596 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.596    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.392ns  (logic 11.089ns (32.243%)  route 23.303ns (67.757%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=10 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          2.458     8.042    L_reg/D_registers_q_reg[3][9]_0[8]
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.150     8.192 f  L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.471     8.663    L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.355     9.018 r  L_reg/L_4c6549b0_remainder0__0_carry_i_15__1/O
                         net (fo=3, routed)           1.084    10.102    L_reg/L_4c6549b0_remainder0__0_carry_i_15__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.355    10.457 r  L_reg/L_4c6549b0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.148    11.604    L_reg/L_4c6549b0_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.936 r  L_reg/L_4c6549b0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.469 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.595    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.847    13.765    L_reg/L_4c6549b0_remainder0_1[9]
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.306    14.071 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.980    15.052    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.176 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           1.316    16.491    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.615 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           1.043    17.658    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152    17.810 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           0.666    18.476    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.332    18.808 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.995    19.803    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.152    19.955 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    20.149    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.749 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.749    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.062 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.330    22.391    L_reg/L_4c6549b0_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.306    22.697 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.170    23.868    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.992 f  L_reg/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.963    24.955    L_reg/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.124    25.079 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    25.907    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.124    26.031 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.998    27.030    L_reg/i__carry_i_12__0_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.154    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.704    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.818    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.152 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.753    28.904    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.303    29.207 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.433    29.641    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.765 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.630    30.395    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.124    30.519 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.682    31.201    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.325 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.055    32.379    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I1_O)        0.153    32.532 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.251    35.783    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    39.520 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.520    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.371ns  (logic 10.868ns (31.620%)  route 23.503ns (68.380%))
  Logic Levels:           29  (CARRY4=8 LUT3=1 LUT4=10 LUT5=4 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.544     5.128    L_reg/clk_IBUF_BUFG
    SLICE_X49Y78         FDRE                                         r  L_reg/D_registers_q_reg[3][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         FDRE (Prop_fdre_C_Q)         0.456     5.584 f  L_reg/D_registers_q_reg[3][9]/Q
                         net (fo=19, routed)          2.458     8.042    L_reg/D_registers_q_reg[3][9]_0[8]
    SLICE_X40Y75         LUT5 (Prop_lut5_I1_O)        0.150     8.192 f  L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0/O
                         net (fo=5, routed)           0.471     8.663    L_reg/L_4c6549b0_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X40Y75         LUT4 (Prop_lut4_I3_O)        0.355     9.018 r  L_reg/L_4c6549b0_remainder0__0_carry_i_15__1/O
                         net (fo=3, routed)           1.084    10.102    L_reg/L_4c6549b0_remainder0__0_carry_i_15__1_n_0
    SLICE_X39Y74         LUT4 (Prop_lut4_I1_O)        0.355    10.457 r  L_reg/L_4c6549b0_remainder0__0_carry_i_9__0/O
                         net (fo=4, routed)           1.148    11.604    L_reg/L_4c6549b0_remainder0__0_carry_i_9__0_n_0
    SLICE_X38Y73         LUT4 (Prop_lut4_I2_O)        0.332    11.936 r  L_reg/L_4c6549b0_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.936    bseg_driver/decimal_renderer/i__carry__0_i_21__1_0[1]
    SLICE_X38Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.469 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.469    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.586 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.009    12.595    bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__0_n_0
    SLICE_X38Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.918 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[1]
                         net (fo=4, routed)           0.847    13.765    L_reg/L_4c6549b0_remainder0_1[9]
    SLICE_X37Y76         LUT5 (Prop_lut5_I3_O)        0.306    14.071 f  L_reg/i__carry__0_i_23__0/O
                         net (fo=8, routed)           0.980    15.052    L_reg/i__carry__0_i_23__0_n_0
    SLICE_X34Y74         LUT4 (Prop_lut4_I0_O)        0.124    15.176 f  L_reg/i__carry__0_i_22__0/O
                         net (fo=2, routed)           1.316    16.491    L_reg/i__carry__0_i_22__0_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I3_O)        0.124    16.615 f  L_reg/i__carry__0_i_18__2/O
                         net (fo=2, routed)           1.043    17.658    L_reg/i__carry__0_i_18__2_n_0
    SLICE_X35Y74         LUT3 (Prop_lut3_I2_O)        0.152    17.810 r  L_reg/i__carry_i_18__1/O
                         net (fo=4, routed)           0.666    18.476    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I3_O)        0.332    18.808 r  L_reg/i__carry__0_i_10__3/O
                         net (fo=3, routed)           0.995    19.803    L_reg/i__carry__0_i_10__3_n_0
    SLICE_X37Y75         LUT4 (Prop_lut4_I3_O)        0.152    19.955 r  L_reg/i__carry__0_i_2__2/O
                         net (fo=1, routed)           0.193    20.149    bseg_driver/decimal_renderer/i__carry__0_i_10__0[2]
    SLICE_X36Y75         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.600    20.749 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.749    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.062 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.330    22.391    L_reg/L_4c6549b0_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X35Y73         LUT5 (Prop_lut5_I2_O)        0.306    22.697 r  L_reg/i__carry_i_25__0/O
                         net (fo=14, routed)          1.170    23.868    L_reg/D_registers_q_reg[3][2]_1
    SLICE_X32Y73         LUT6 (Prop_lut6_I0_O)        0.124    23.992 f  L_reg/bseg_OBUF[10]_inst_i_31/O
                         net (fo=2, routed)           0.963    24.955    L_reg/bseg_OBUF[10]_inst_i_31_n_0
    SLICE_X32Y72         LUT4 (Prop_lut4_I3_O)        0.124    25.079 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.829    25.907    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X31Y71         LUT4 (Prop_lut4_I3_O)        0.124    26.031 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           0.998    27.030    L_reg/i__carry_i_12__0_n_0
    SLICE_X33Y71         LUT4 (Prop_lut4_I0_O)        0.124    27.154 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    27.154    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X33Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.704 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.704    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X33Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.818 r  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.818    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X33Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    28.152 f  bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.753    28.904    bseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_6
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.303    29.207 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40/O
                         net (fo=1, routed)           0.433    29.641    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_n_0
    SLICE_X32Y72         LUT5 (Prop_lut5_I4_O)        0.124    29.765 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.630    30.395    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_40_0
    SLICE_X34Y72         LUT4 (Prop_lut4_I1_O)        0.124    30.519 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.682    31.201    L_reg/bseg_OBUF[0]_inst_i_1_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.325 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.020    32.345    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X37Y69         LUT4 (Prop_lut4_I0_O)        0.124    32.469 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.485    35.954    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.499 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.499    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.259ns  (logic 10.018ns (29.243%)  route 24.240ns (70.757%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT4=1 LUT5=6 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          2.456     8.041    L_reg/D_registers_q_reg[6][9]_0[8]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.193 r  L_reg/L_4c6549b0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.737     8.930    L_reg/L_4c6549b0_remainder0__0_carry_i_18__1_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.332     9.262 r  L_reg/L_4c6549b0_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.038    10.300    L_reg/L_4c6549b0_remainder0__0_carry_i_11_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.424 f  L_reg/L_4c6549b0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.655    11.079    L_reg/L_4c6549b0_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.203 r  L_reg/L_4c6549b0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.155    12.358    L_reg/L_4c6549b0_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124    12.482 r  L_reg/L_4c6549b0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.528    13.010    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.589 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           1.125    14.714    L_reg/L_4c6549b0_remainder0_3[10]
    SLICE_X42Y83         LUT5 (Prop_lut5_I4_O)        0.301    15.015 r  L_reg/i__carry__1_i_14/O
                         net (fo=4, routed)           1.008    16.023    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.147 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=7, routed)           0.863    17.011    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.135 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.810    17.945    L_reg/i__carry_i_17__3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.124    18.069 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           1.022    19.091    L_reg/i__carry_i_20__3_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.150    19.241 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.300    19.541    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.328    19.869 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.886    20.754    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.878 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.339    21.218    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.744 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.744    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.078 f  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.912    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.303    23.215 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.704    23.918    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.124    24.042 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          0.897    24.939    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.063 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.933    25.996    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.120 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.104    27.224    L_reg/i__carry_i_9__4_n_0
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.124    27.348 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.550    27.898    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.283 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.710 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.335    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.306    29.641 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    30.074    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.198 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.679    30.877    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X37Y82         LUT6 (Prop_lut6_I3_O)        0.124    31.001 r  L_reg/timerseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.853    31.855    L_reg/timerseg_OBUF[10]_inst_i_22_n_0
    SLICE_X41Y82         LUT6 (Prop_lut6_I0_O)        0.124    31.979 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.126    33.105    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.124    33.229 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.580    35.808    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    39.388 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.388    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.252ns  (logic 10.152ns (29.638%)  route 24.100ns (70.362%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=1 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          2.456     8.041    L_reg/D_registers_q_reg[6][9]_0[8]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.193 r  L_reg/L_4c6549b0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.737     8.930    L_reg/L_4c6549b0_remainder0__0_carry_i_18__1_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.332     9.262 r  L_reg/L_4c6549b0_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.038    10.300    L_reg/L_4c6549b0_remainder0__0_carry_i_11_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.424 f  L_reg/L_4c6549b0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.655    11.079    L_reg/L_4c6549b0_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.203 r  L_reg/L_4c6549b0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.155    12.358    L_reg/L_4c6549b0_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124    12.482 r  L_reg/L_4c6549b0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.528    13.010    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.589 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           1.125    14.714    L_reg/L_4c6549b0_remainder0_3[10]
    SLICE_X42Y83         LUT5 (Prop_lut5_I4_O)        0.301    15.015 r  L_reg/i__carry__1_i_14/O
                         net (fo=4, routed)           1.008    16.023    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.147 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=7, routed)           0.863    17.011    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.135 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.810    17.945    L_reg/i__carry_i_17__3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.124    18.069 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           1.022    19.091    L_reg/i__carry_i_20__3_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.150    19.241 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.300    19.541    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.328    19.869 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.886    20.754    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.878 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.339    21.218    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.744 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.744    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.078 f  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.912    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.303    23.215 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.704    23.918    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.124    24.042 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          0.897    24.939    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.063 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.933    25.996    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.120 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.104    27.224    L_reg/i__carry_i_9__4_n_0
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.124    27.348 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.550    27.898    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.283 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.710 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.335    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.306    29.641 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    30.074    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.198 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.564    30.763    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.118    30.881 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.671    31.551    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I3_O)        0.326    31.877 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.032    32.910    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I2_O)        0.124    33.034 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.831    35.864    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    39.381 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.381    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.160ns  (logic 10.161ns (29.745%)  route 23.999ns (70.255%))
  Logic Levels:           29  (CARRY4=6 LUT2=6 LUT3=1 LUT4=1 LUT5=6 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.545     5.129    L_reg/clk_IBUF_BUFG
    SLICE_X53Y78         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y78         FDRE (Prop_fdre_C_Q)         0.456     5.585 r  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=17, routed)          2.456     8.041    L_reg/D_registers_q_reg[6][9]_0[8]
    SLICE_X44Y79         LUT5 (Prop_lut5_I2_O)        0.152     8.193 r  L_reg/L_4c6549b0_remainder0__0_carry_i_18__1/O
                         net (fo=2, routed)           0.737     8.930    L_reg/L_4c6549b0_remainder0__0_carry_i_18__1_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.332     9.262 r  L_reg/L_4c6549b0_remainder0__0_carry_i_11/O
                         net (fo=7, routed)           1.038    10.300    L_reg/L_4c6549b0_remainder0__0_carry_i_11_n_0
    SLICE_X43Y80         LUT2 (Prop_lut2_I1_O)        0.124    10.424 f  L_reg/L_4c6549b0_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.655    11.079    L_reg/L_4c6549b0_remainder0__0_carry_i_14__0_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I2_O)        0.124    11.203 r  L_reg/L_4c6549b0_remainder0__0_carry_i_10__1/O
                         net (fo=7, routed)           1.155    12.358    L_reg/L_4c6549b0_remainder0__0_carry_i_10__1_n_0
    SLICE_X44Y82         LUT2 (Prop_lut2_I0_O)        0.124    12.482 r  L_reg/L_4c6549b0_remainder0__0_carry__1_i_2__1/O
                         net (fo=1, routed)           0.528    13.010    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X42Y82         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.579    13.589 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0__0_carry__1/O[2]
                         net (fo=4, routed)           1.125    14.714    L_reg/L_4c6549b0_remainder0_3[10]
    SLICE_X42Y83         LUT5 (Prop_lut5_I4_O)        0.301    15.015 r  L_reg/i__carry__1_i_14/O
                         net (fo=4, routed)           1.008    16.023    L_reg/i__carry__1_i_14_n_0
    SLICE_X44Y81         LUT4 (Prop_lut4_I0_O)        0.124    16.147 r  L_reg/i__carry__0_i_15__2/O
                         net (fo=7, routed)           0.863    17.011    L_reg/i__carry__0_i_15__2_n_0
    SLICE_X41Y81         LUT6 (Prop_lut6_I0_O)        0.124    17.135 f  L_reg/i__carry_i_17__3/O
                         net (fo=3, routed)           0.810    17.945    L_reg/i__carry_i_17__3_n_0
    SLICE_X43Y81         LUT5 (Prop_lut5_I4_O)        0.124    18.069 r  L_reg/i__carry_i_20__3/O
                         net (fo=3, routed)           1.022    19.091    L_reg/i__carry_i_20__3_n_0
    SLICE_X42Y83         LUT2 (Prop_lut2_I0_O)        0.150    19.241 f  L_reg/timerseg_OBUF[10]_inst_i_17/O
                         net (fo=2, routed)           0.300    19.541    L_reg/timerseg_OBUF[10]_inst_i_17_n_0
    SLICE_X41Y83         LUT2 (Prop_lut2_I0_O)        0.328    19.869 f  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.886    20.754    L_reg/i__carry_i_12__1_n_0
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124    20.878 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.339    21.218    timerseg_driver/decimal_renderer/i__carry__0_i_13__3[0]
    SLICE_X40Y81         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    21.744 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.744    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X40Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.078 f  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.834    22.912    timerseg_driver/decimal_renderer/D_registers_q_reg[6][9][1]
    SLICE_X39Y82         LUT5 (Prop_lut5_I2_O)        0.303    23.215 f  timerseg_driver/decimal_renderer/i__carry_i_24__0/O
                         net (fo=6, routed)           0.704    23.918    L_reg/timerseg_OBUF[10]_inst_i_11_0
    SLICE_X38Y82         LUT6 (Prop_lut6_I4_O)        0.124    24.042 f  L_reg/i__carry_i_26__1/O
                         net (fo=14, routed)          0.897    24.939    L_reg/i__carry_i_26__1_n_0
    SLICE_X37Y79         LUT6 (Prop_lut6_I5_O)        0.124    25.063 r  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=2, routed)           0.933    25.996    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X35Y82         LUT5 (Prop_lut5_I4_O)        0.124    26.120 f  L_reg/i__carry_i_9__4/O
                         net (fo=3, routed)           1.104    27.224    L_reg/i__carry_i_9__4_n_0
    SLICE_X36Y79         LUT2 (Prop_lut2_I1_O)        0.124    27.348 r  L_reg/i__carry_i_1__3/O
                         net (fo=1, routed)           0.550    27.898    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19[2]
    SLICE_X36Y80         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    28.283 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.283    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.397 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.397    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    28.710 r  timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    29.335    timerseg_driver/decimal_renderer/L_4c6549b0_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X37Y82         LUT6 (Prop_lut6_I0_O)        0.306    29.641 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.433    30.074    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X37Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.198 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=3, routed)           0.564    30.763    L_reg/timerseg_OBUF[10]_inst_i_7_1
    SLICE_X37Y80         LUT3 (Prop_lut3_I2_O)        0.118    30.881 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=2, routed)           0.671    31.551    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y80         LUT6 (Prop_lut6_I3_O)        0.326    31.877 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=7, routed)           1.203    33.080    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X46Y84         LUT6 (Prop_lut6_I4_O)        0.124    33.204 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.559    35.763    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    39.289 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.289    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.993ns  (logic 1.456ns (73.055%)  route 0.537ns (26.945%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  cond_butt_next_play/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.155     1.820    cond_butt_next_play/D_ctr_q_reg[9]
    SLICE_X62Y55         LUT6 (Prop_lut6_I5_O)        0.098     1.918 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.382     2.300    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.530 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.530    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.373ns (67.821%)  route 0.652ns (32.179%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.583     1.527    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.668 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.652     2.319    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.552 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.552    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.373ns (66.523%)  route 0.691ns (33.477%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.554     1.498    display/clk_IBUF_BUFG
    SLICE_X57Y76         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.691     2.330    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.562 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.562    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.369ns (66.142%)  route 0.701ns (33.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.701     2.338    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.566 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.566    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_775308920[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.461ns (71.037%)  route 0.595ns (28.963%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.589     1.533    forLoop_idx_0_775308920[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y62         FDRE                                         r  forLoop_idx_0_775308920[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y62         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  forLoop_idx_0_775308920[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.145     1.806    forLoop_idx_0_775308920[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X61Y62         LUT6 (Prop_lut6_I5_O)        0.098     1.904 r  forLoop_idx_0_775308920[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.451     2.354    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.589 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.589    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.386ns (65.460%)  route 0.731ns (34.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X57Y75         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y75         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.731     2.369    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.613 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.613    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.997ns  (logic 1.625ns (40.645%)  route 2.373ns (59.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.670     3.170    forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.294 r  forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.703     3.997    forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.494     4.898    forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.932ns  (logic 1.619ns (41.164%)  route 2.314ns (58.836%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.659     3.153    forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.277 r  forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.655     3.932    forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.494     4.898    forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.918ns  (logic 1.615ns (41.220%)  route 2.303ns (58.780%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.655     3.146    forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.270 r  forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.648     3.918    forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.494     4.898    forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.856ns  (logic 1.622ns (42.082%)  route 2.233ns (57.918%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.698     3.197    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.321 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.535     3.856    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.810ns  (logic 1.617ns (42.454%)  route 2.192ns (57.546%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.540     3.033    forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.124     3.157 r  forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.652     3.810    forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.494     4.898    forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.628ns (44.615%)  route 2.021ns (55.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.649    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.628ns (44.615%)  route 2.021ns (55.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.649    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.628ns (44.615%)  route 2.021ns (55.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.649    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.628ns (44.615%)  route 2.021ns (55.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.649    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.649ns  (logic 1.628ns (44.615%)  route 2.021ns (55.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.899ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.484     2.988    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.112 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.537     3.649    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         1.495     4.899    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.944ns  (logic 0.300ns (31.728%)  route 0.645ns (68.272%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.468     0.723    forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.768 r  forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.176     0.944    forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.861     2.051    forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_775308920[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.039ns  (logic 0.307ns (29.554%)  route 0.732ns (70.446%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.543     0.805    forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.850 r  forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.189     1.039    forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.861     2.051    forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_775308920[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.316ns (29.050%)  route 0.773ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.089    reset_cond/M_reset_cond_in
    SLICE_X64Y72         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y72         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.316ns (29.050%)  route 0.773ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.089    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.316ns (29.050%)  route 0.773ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.089    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.316ns (29.050%)  route 0.773ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.089    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.089ns  (logic 0.316ns (29.050%)  route 0.773ns (70.950%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.591     0.862    reset_cond/butt_reset_IBUF
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.045     0.907 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.182     1.089    reset_cond/M_reset_cond_in
    SLICE_X65Y72         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.850     2.040    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y72         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.306ns (26.424%)  route 0.852ns (73.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.591     0.852    forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.897 r  forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.261     1.158    forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.848     2.038    forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.311ns (26.186%)  route 0.877ns (73.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.682     0.949    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.045     0.994 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.195     1.188    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X64Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.206ns  (logic 0.304ns (25.190%)  route 0.902ns (74.810%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.643     0.902    forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y78         LUT1 (Prop_lut1_I0_O)        0.045     0.947 r  forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.259     1.206    forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=417, routed)         0.848     2.038    forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y73         SRLC32E                                      r  forLoop_idx_0_1152317591[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





