INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/zf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zf
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sel
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module io
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "Z:/Documents/5puzzle/wagasha.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
