*******************************************************************
*      Copyright (c) 2004 - 2020 Mentor Graphics Corporation      *
*                       All Rights Reserved                       *
*                                                                 *
*                                                                 *
*   THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION   *
*      WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION       *
*        OR ITS LICENSORS AND IS SUBJECT TO LICENSE TERMS.        *
*                                                                 *
* Program : ../bin/Linux-x86_64-O/oasysGui                        *
* Version : 19.2-p002                                             *
* Date    : Fri Jan 10 14:27:22 PST 2020                          *
* Build   : releases/19.2-49727.0-CentOS_6.5-O                    *
*******************************************************************
 config sdc-v1.7-cpd cli cmd explore mxdb
loading: oasys fp rta dft RTTessent-d ctl verify edit bt upf-c aos conc vcd prot int
checked out licenses: psyncore psynfloorplan psyndft psynpower

         date     : Thu Dec 22 17:24:16 EET 2022
         ppid/pid : 20724/20734
         hostname : 192.168.119.130
         arch/os  : x86_64/Linux-3.10.0-1062.12.1.el7.x86_64 
         install  : /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1
         currdir  : /mnt/hgfs/shared/VLSI-Multipliers/src
         logfile  : /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.log.06
         tmpdir   : /tmp/oasys.20724/
> source /home/vlsi/Installation/Oasys/Oasys-RTL-2019.2.R1/tcl/library/history.tcl
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
reading /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib...
Finished reading. Elapsed time= 1 seconds
info:    The technology cmos was specified.  [LIB-200]
info:    delay_model specified was table_lookup.  [LIB-200]
info:    Using the cmos syntax tables...  [LIB-200]
info:    timer ignores arcs of type 'recovery'  [LIB-117]
info:    timer ignores arcs of type 'asynchronous'  [LIB-117]
info:    timer ignores arcs of type 'three state disable'  [LIB-117]
info:    found transparent arc 'DLH_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLH_X2/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X1/D->Q'  [NL-120]
info:    found transparent arc 'DLL_X2/D->Q'  [NL-120]
info:    found transparent arc 'TLAT_X1/D->Q'  [NL-120]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
note:    the above message has more detailed information, see "message LEF-118"
info:    use manufacturing grid 100  [LEF-110]
info:    Site FreePDK45_38x28_10R_NP_162NW_34O defined in /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef  [LEF-119]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X16' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X2' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X4' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Z' of cell 'TBUF_X8' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'ZN' of cell 'TINV_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
warning: direction (tristate) of pin 'Q' of cell 'TLAT_X1' in logical/timing library does not match the direction (output) from the physical library -direction from logical/timing library overrides  [LEF-100]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {unsigned_seq_multiplier.v fp_mul.v} -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'unsigned_seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v' using search_path variable.  [CMD-126]
info:    File 'fp_mul.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
Top-most available layer for routing set to metal8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_mul
starting synthesize at 00:00:02(cpu)/0:00:06(wall) 73MB(vsz)/321MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_mul' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-400]
info:    synthesizing module 'unsigned_seq_multiplier' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'unsigned_seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'unsigned_seq_multiplier' (depth 2) (1#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-401]
info:    module 'fp_mul' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_mul' (depth 1) (2#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:03(cpu)/0:00:08(wall) 92MB(vsz)/345MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_synthesized.odb
info:    design 'fp_mul' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_mul' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> # set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|      11|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_mul  |           |            
  Total Instances       |     534|       1339|      25.247
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |     534|       1339|      25.247
      Buffers           |       0|          0|       0.000
      Inverters         |      96|         51|       1.378
      Clock-Gates       |      11|         44|       0.651
      Combinational     |     252|        403|       8.933
      Latches           |       0|          0|       0.000
      FlipFlops         |     175|        841|      14.285
       Single-Bit FF    |     175|        841|      14.285
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |     146|           |            
       Bits             |     175|        841|      14.285
         Load-Enabled   |       0|           |            
         Clock-Gated    |     146|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1339|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] } -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]} -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> all_outputs
> group_path -name R2O -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> optimize -virtual
starting optimize at 00:00:04(cpu)/0:00:08(wall) 94MB(vsz)/345MB(peak)
Log file for child PID=20772:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=20775:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=20789:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=20798:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1337.7squm (#1, 0 secs)
info: optimized 'fp_mul__genmod__0' area changed -141.5squm (x1), total 1196.2squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1196.2squm (#3, 0 secs)
done optimizing area at 00:00:08(cpu)/0:00:11(wall) 100MB(vsz)/365MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_mul' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1196.2squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -52.5ps
info: activated path group I2R @ 1706.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1399.7ps
info: (0) optimizing 'i_0' (path group default) @ -52.5ps(1/2) (1 secs)
info: finished path group default @ 845.5ps
info: finished path group R2O @ 1399.6ps
info: finished path group I2R @ 1706.2ps
info: reactivating path groups
info: reactivated path group default @ 845.5ps
info: reactivated path group I2R @ 1706.2ps
info: reactivated path group R2O @ 1399.6ps
info: finished path group default @ 845.5ps
info: finished path group R2O @ 1399.6ps
info: finished path group I2R @ 1706.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_mul
info: optimized 'fp_mul__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.11 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 845.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:09(cpu)/0:00:12(wall) 108MB(vsz)/365MB(peak)
finished optimize at 00:00:09(cpu)/0:00:12(wall) 108MB(vsz)/365MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: mul_start_reg/Q
    (Clocked by vsysclk R)
Endpoint: unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1964.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 35.1)
Data arrival time: 1119.4
Slack: 845.5
Logic depth: 22
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
mul_start_reg/CK->Q      DFF_X1*                 rr    176.1    176.1    176.1      0.0      0.0     15.4    148.6     49              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_119/A->ZN
                         INV_X32                 rf    187.6     11.5     10.9      0.6     15.3      6.3     55.7     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_24/A1->ZN
                         AND2_X4*                ff    248.5     60.9     60.7      0.2      5.2      8.7    107.5     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_27/B2->ZN
                         AOI22_X4                fr    325.7     77.2     76.9      0.3     15.3      0.3     25.8      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_28/A->ZN
                         INV_X8                  rf    336.3     10.6     10.6      0.0     50.3      0.8     12.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_123/A1->ZN
                         NOR2_X4                 fr    357.3     21.0     21.0      0.0      4.4      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_120/A->ZN
                         AOI21_X4                rf    373.2     15.9     15.9      0.0     15.3      0.6      7.7      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_119/A->ZN
                         OAI21_X4                fr    393.2     20.0     20.0      0.0      9.1      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_118/A2->ZN
                         NAND2_X4                rf    411.2     18.0     18.0      0.0     18.3      0.6      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_117/B2->ZN
                         OAI22_X4                fr    464.2     53.0     53.0      0.0      8.4      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_111/A3->ZN
                         NOR3_X4                 rf    481.3     17.1     17.1      0.0     39.9      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_103/A4->ZN
                         NOR4_X4                 fr    582.4    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_97/A3->ZN
                         NOR3_X4                 rf    600.2     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_89/A4->ZN
                         NOR4_X4                 fr    701.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_83/A3->ZN
                         NOR3_X4                 rf    719.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_75/A4->ZN
                         NOR4_X4*                fr    865.6    146.0    146.0      0.0      6.6      0.9     33.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_74/A->ZN
                         INV_X8                  rf    872.0      6.4      6.4      0.0     15.3      0.3      2.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_71/C1->ZN
                         AOI221_X2               fr    937.6     65.6     65.6      0.0      3.3      0.7      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_70/A->ZN
                         OAI21_X4                rf    980.9     43.3     43.3      0.0     61.1      0.3     25.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_69/A->ZN
                         INV_X8                  fr    998.5     17.6     17.6      0.0     18.6      0.9     12.9      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_68/A3->ZN
                         NOR3_X2                 rf   1007.9      9.4      9.4      0.0      7.5      0.3      2.9      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_65/B->ZN
                         AOI211_X2               fr   1076.1     68.2     68.2      0.0      6.3      0.3      4.0      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_64/B->ZN
                         XNOR2_X2                rr   1119.4     43.3     43.3      0.0     42.5      0.3      1.5      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
                         DFFR_X1                  r   1119.4      0.0               0.0     16.7                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: rst
    (Clocked by vsysclk R)
Endpoint: mul_start_reg/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1959.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 40.7)
Data arrival time: 253.1
Slack: 1706.2
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
rst                      {set_input_delay}        r    200.0    200.0    200.0                        2.5     57.6      3                                   
i_0_0_0/A->ZN            INV_X32                 rf    207.4      7.4      7.3      0.1      0.0     14.5     84.4     39              /PD_TOP        (1.10)
mul_start_reg_enable_mux_0/S->Z
                         MUX2_X1                 ff    253.1     45.7     45.1      0.6      6.0      0.3      1.5      1              /PD_TOP        (1.10)
mul_start_reg/D          DFF_X1                   f    253.1      0.0               0.0      9.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[31]/Q
    (Clocked by vsysclk R)
Endpoint: c_out[31]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 100.4
Slack: 1399.6
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33              /PD_TOP        (1.10)
c_out_reg[31]/CK->Q      DFFR_X1                 rr    100.3    100.3    100.3      0.0      0.0      2.0      2.0      1              /PD_TOP        (1.10)
c_out[31]                                         r    100.4      0.1               0.1     10.6                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    845.5
2    |I2R    | 1.000|      0.0|   1706.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1399.6
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 105.555000 -bottom 75.555 -top 105.555000
info:    create placement blockage 'blk_top' (0.000000 75.555000) (105.555000 105.555000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 105.555000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (105.555000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 105.555000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 105.555000)  [FP-103]
> create_blockage -name blk_right -type macro -left 75.555 -right 105.555000 -bottom 0 -top 105.555000
info:    create placement blockage 'blk_right' (75.555000 0.000000) (105.555000 105.555000)  [FP-103]
> optimize -place
starting optimize at 00:00:09(cpu)/0:00:13(wall) 108MB(vsz)/365MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1399 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1399 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1399 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 68.86% average utilization: 59.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 845.5ps
info:	placing 99 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 68.86% average utilization: 59.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              5383.25
Average Wire      =                54.38
Longest Wire      =                56.21
Shortest Wire     =                51.80
WNS               = 845.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 845.5ps
done optimize placement at 00:00:11(cpu)/0:00:14(wall) 296MB(vsz)/613MB(peak)
finished optimize at 00:00:11(cpu)/0:00:14(wall) 296MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v' for module 'fp_mul'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
warning: port a must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[54])  [VLOG-1627]
warning: port b must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[68])  [VLOG-1627]
warning: port c must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[91])  [VLOG-1627]
error:   cannot access memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[27])  [VLOG-1002]
error:   illegal operand for operator == ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[30])  [VLOG-1419]
error:   cannot assign to memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[28])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1644]
error:   cannot assign to memory c directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[22])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1644]
error:   cannot assign to memory Accumulator directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[32])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[27])  [VLOG-1002]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[32])  [VLOG-1002]
error:   illegal operand for operator - ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[31])  [VLOG-1419]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1644]
error:   cannot assign to memory B_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:31)[23])  [VLOG-1006]
error:   19 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
-------> Message [LEF-105] suppressed 124 times
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
warning: port a must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[54])  [VLOG-1627]
warning: port b must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[68])  [VLOG-1627]
warning: port c must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[91])  [VLOG-1627]
error:   cannot access memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[27])  [VLOG-1002]
error:   illegal operand for operator == ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[30])  [VLOG-1419]
error:   cannot assign to memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[28])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1644]
error:   cannot assign to memory c directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[22])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1644]
error:   cannot assign to memory Accumulator directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[32])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[27])  [VLOG-1002]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[32])  [VLOG-1002]
error:   illegal operand for operator - ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[31])  [VLOG-1419]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1644]
error:   cannot assign to memory B_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:31)[23])  [VLOG-1006]
error:   19 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
-------> Message [LEF-105] suppressed 124 times
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
warning: port a must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[54])  [VLOG-1627]
warning: port b must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[68])  [VLOG-1627]
warning: port c must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[91])  [VLOG-1627]
error:   cannot access memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[27])  [VLOG-1002]
error:   illegal operand for operator == ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[30])  [VLOG-1419]
error:   cannot assign to memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[28])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1644]
error:   cannot assign to memory c directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[22])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1644]
error:   cannot assign to memory Accumulator directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[32])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[27])  [VLOG-1002]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[32])  [VLOG-1002]
error:   illegal operand for operator - ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[31])  [VLOG-1419]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1644]
error:   cannot assign to memory B_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:31)[23])  [VLOG-1006]
error:   19 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
-------> Message [LEF-105] suppressed 124 times
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
warning: port a must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[54])  [VLOG-1627]
warning: port b must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[68])  [VLOG-1627]
warning: port c must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[91])  [VLOG-1627]
error:   cannot access memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[27])  [VLOG-1002]
error:   illegal operand for operator == ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[30])  [VLOG-1419]
error:   cannot assign to memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[28])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1644]
error:   cannot assign to memory c directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[22])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1644]
error:   cannot assign to memory Accumulator directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[32])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[27])  [VLOG-1002]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[32])  [VLOG-1002]
error:   illegal operand for operator - ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[31])  [VLOG-1419]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1644]
error:   cannot assign to memory B_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:31)[23])  [VLOG-1006]
error:   19 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
warning: port a must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[54])  [VLOG-1627]
warning: port b must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[68])  [VLOG-1627]
warning: port c must not be declared to be an array ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[91])  [VLOG-1627]
error:   cannot access memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[27])  [VLOG-1002]
error:   illegal operand for operator == ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:7)[30])  [VLOG-1419]
error:   cannot assign to memory counter directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[28])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:17)[23])  [VLOG-1644]
error:   cannot assign to memory c directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[22])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:18)[17])  [VLOG-1644]
error:   cannot assign to memory Accumulator directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1006]
error:   cannot assign a packed type to an unpacked type ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[32])  [VLOG-1349]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:19)[27])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[27])  [VLOG-1002]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:27)[23])  [VLOG-1644]
error:   cannot assign to memory A_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1006]
error:   cannot access memory a directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[32])  [VLOG-1002]
error:   illegal operand for operator - ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[31])  [VLOG-1419]
error:   unpacked value/target cannot be used in assignment ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:29)[27])  [VLOG-1644]
error:   cannot assign to memory B_r directly ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:31)[23])  [VLOG-1006]
error:   19 error message(s) issued while executing command 'read_verilog'
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
Failed to read verilog '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v'
    while executing
"read_verilog $rtl_list  -include $search_path"
    (file "scripts/1_read_design.tcl" line 67)
    invoked from within
"tcl_source scripts/1_read_design.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 2 tcl_source $resolvedFilePath"
    (procedure "rt::sourceFile" line 31)
    invoked from within
"rt::sourceFile false false {} scripts/1_read_design.tcl"
    ("eval" body line 1)
    invoked from within
"eval $cmd"
    invoked from within
"source scripts/1_read_design.tcl"
    (file "scripts/run.tcl" line 6)
    invoked from within
"tcl_source scripts/run.tcl"
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
-------> Message [LEF-105] suppressed 124 times
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:12(cpu)/0:03:39(wall) 293MB(vsz)/613MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:12(cpu)/0:03:40(wall) 305MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           943|       1771|      35.415
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           943|       1771|      35.415
      Buffers           |             0|          0|       0.000
      Inverters         |           260|        138|       3.732
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           511|        775|      17.425
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        842|      14.022
       Single-Bit FF    |           168|        842|      14.022
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        842|      14.022
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1771|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:12(cpu)/0:03:40(wall) 305MB(vsz)/613MB(peak)
Log file for child PID=20924:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=20925:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=20929:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=20932:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1770.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -58.0squm (x1), total 1712.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#3, 0 secs)
done optimizing area at 00:00:20(cpu)/0:03:47(wall) 312MB(vsz)/613MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1020.7ps
info: activated path group I2R @ -1065.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1376.0ps
info: (0) optimizing 'i_0/b[31]' (path group I2R) @ -1065.2ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[31]' (path group I2R) @ -1185.5ps(1/2) (1 secs)
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: reactivating path groups
info: reactivated path group default @ 208.3ps
info: reactivated path group I2R @ 169.4ps
info: reactivated path group R2O @ 1375.7ps
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.03 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 169.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:25(cpu)/0:03:52(wall) 316MB(vsz)/613MB(peak)
finished optimize at 00:00:25(cpu)/0:03:52(wall) 316MB(vsz)/613MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1757.3
Slack: 208.3
Logic depth: 36
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[6]/CK->Q     DFFR_X1*                rf    129.1    129.1    129.1      0.0      0.0      2.4     45.4      7              /PD_TOP        (1.10)
i_0_1_80/A4->ZN          OR4_X4                  ff    235.8    106.7    106.6      0.1     15.3      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    311.7     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    390.9     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    433.1     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    569.2    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    576.2      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    606.1     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    628.5     22.4     22.4      0.0      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    644.5     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    692.3     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    716.5     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    738.2     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    750.5     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    851.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    869.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    971.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    988.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1090.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1108.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1221.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1246.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1306.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1314.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1398.0     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1412.2     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1422.4     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1528.7    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1545.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1600.2     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1621.9     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1669.5     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1686.5     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1710.4     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1731.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1737.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1757.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1757.3      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[31]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1796.2
Slack: 169.4
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[31]                    {set_input_delay}        r    200.0    200.0    200.0                        3.3     37.6      4                                   
i_0_1_79/A->ZN           INV_X8                  rf    204.0      3.8      3.8      0.0      0.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1_80/A1->ZN          OR4_X4                  ff    274.7     70.7     70.7      0.0      3.2      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    350.6     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    429.8     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    472.0     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    608.1    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    615.1      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    645.0     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    667.4     22.6     22.4      0.2      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    683.4     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    731.2     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    755.4     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    777.1     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    789.4     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    890.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    908.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr   1009.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf   1027.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1129.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1147.1     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1260.5    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1285.6     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1344.9     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1353.3      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1436.9     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1451.1     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1461.3     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1567.6    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1584.0     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1639.1     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1660.8     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1708.4     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1725.4     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1749.3     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1770.2     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1776.5      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1796.2     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1796.2      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 124.3
Slack: 1375.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFFR_X1                 rr    124.1    124.1    124.1      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    124.3      0.2               0.2     32.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    208.3
2    |I2R    | 1.000|      0.0|    169.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1375.7
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.640000 -bottom 85.64 -top 115.640000
info:    create placement blockage 'blk_top' (0.000000 85.640000) (115.640000 115.640000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.640000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.640000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.640000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.64 -right 115.640000 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_right' (85.640000 0.000000) (115.640000 115.640000)  [FP-103]
> optimize -place
starting optimize at 00:00:25(cpu)/0:03:52(wall) 316MB(vsz)/613MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.84% average utilization: 61.83%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 169.4ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.55% average utilization: 61.74%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7828.91
Average Wire      =                60.22
Longest Wire      =                63.62
Shortest Wire     =                57.40
WNS               = 169.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 169.2ps
done optimize placement at 00:00:26(cpu)/0:03:53(wall) 316MB(vsz)/643MB(peak)
finished optimize at 00:00:26(cpu)/0:03:53(wall) 316MB(vsz)/643MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:27(cpu)/0:07:58(wall) 297MB(vsz)/643MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:28(cpu)/0:07:59(wall) 307MB(vsz)/643MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           943|       1771|      35.415
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           943|       1771|      35.415
      Buffers           |             0|          0|       0.000
      Inverters         |           260|        138|       3.732
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           511|        775|      17.425
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        842|      14.022
       Single-Bit FF    |           168|        842|      14.022
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        842|      14.022
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1771|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:28(cpu)/0:07:59(wall) 307MB(vsz)/643MB(peak)
Log file for child PID=21197:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=21199:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=21202:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=21204:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1770.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -58.0squm (x1), total 1712.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#3, 0 secs)
done optimizing area at 00:00:36(cpu)/0:08:06(wall) 313MB(vsz)/643MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1020.7ps
info: activated path group I2R @ -1065.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1376.0ps
info: (0) optimizing 'i_0/b[31]' (path group I2R) @ -1065.2ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[31]' (path group I2R) @ -1185.5ps(1/2) (1 secs)
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: reactivating path groups
info: reactivated path group default @ 208.3ps
info: reactivated path group I2R @ 169.4ps
info: reactivated path group R2O @ 1375.7ps
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 169.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:40(cpu)/0:08:10(wall) 318MB(vsz)/643MB(peak)
finished optimize at 00:00:40(cpu)/0:08:10(wall) 318MB(vsz)/643MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1757.3
Slack: 208.3
Logic depth: 36
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[6]/CK->Q     DFFR_X1*                rf    129.1    129.1    129.1      0.0      0.0      2.4     45.4      7              /PD_TOP        (1.10)
i_0_1_80/A4->ZN          OR4_X4                  ff    235.8    106.7    106.6      0.1     15.3      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    311.7     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    390.9     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    433.1     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    569.2    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    576.2      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    606.1     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    628.5     22.4     22.4      0.0      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    644.5     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    692.3     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    716.5     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    738.2     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    750.5     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    851.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    869.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    971.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    988.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1090.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1108.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1221.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1246.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1306.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1314.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1398.0     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1412.2     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1422.4     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1528.7    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1545.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1600.2     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1621.9     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1669.5     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1686.5     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1710.4     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1731.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1737.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1757.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1757.3      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[31]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1796.2
Slack: 169.4
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[31]                    {set_input_delay}        r    200.0    200.0    200.0                        3.3     37.6      4                                   
i_0_1_79/A->ZN           INV_X8                  rf    204.0      3.8      3.8      0.0      0.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1_80/A1->ZN          OR4_X4                  ff    274.7     70.7     70.7      0.0      3.2      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    350.6     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    429.8     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    472.0     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    608.1    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    615.1      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    645.0     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    667.4     22.6     22.4      0.2      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    683.4     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    731.2     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    755.4     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    777.1     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    789.4     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    890.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    908.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr   1009.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf   1027.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1129.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1147.1     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1260.5    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1285.6     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1344.9     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1353.3      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1436.9     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1451.1     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1461.3     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1567.6    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1584.0     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1639.1     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1660.8     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1708.4     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1725.4     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1749.3     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1770.2     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1776.5      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1796.2     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1796.2      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 124.3
Slack: 1375.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFFR_X1                 rr    124.1    124.1    124.1      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    124.3      0.2               0.2     32.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    208.3
2    |I2R    | 1.000|      0.0|    169.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1375.7
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.640000 -bottom 85.64 -top 115.640000
info:    create placement blockage 'blk_top' (0.000000 85.640000) (115.640000 115.640000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.640000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.640000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.640000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.64 -right 115.640000 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_right' (85.640000 0.000000) (115.640000 115.640000)  [FP-103]
> optimize -place
starting optimize at 00:00:40(cpu)/0:08:10(wall) 318MB(vsz)/643MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.84% average utilization: 61.83%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 169.4ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.55% average utilization: 61.74%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7828.91
Average Wire      =                60.22
Longest Wire      =                63.62
Shortest Wire     =                57.40
WNS               = 169.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 169.2ps
done optimize placement at 00:00:41(cpu)/0:08:11(wall) 320MB(vsz)/653MB(peak)
finished optimize at 00:00:41(cpu)/0:08:11(wall) 320MB(vsz)/653MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:42(cpu)/0:09:42(wall) 298MB(vsz)/653MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:43(cpu)/0:09:42(wall) 310MB(vsz)/653MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [get_ports clk] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> # set_false_path   -from [ get_ports rst ]
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       0|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       4|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           943|       1771|      35.415
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           943|       1771|      35.415
      Buffers           |             0|          0|       0.000
      Inverters         |           260|        138|       3.732
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           511|        775|      17.425
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        842|      14.022
       Single-Bit FF    |           168|        842|      14.022
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        842|      14.022
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1771|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:43(cpu)/0:09:43(wall) 310MB(vsz)/653MB(peak)
Log file for child PID=21330:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=21332:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=21335:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=21338:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1770.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -58.0squm (x1), total 1712.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#3, 0 secs)
done optimizing area at 00:00:50(cpu)/0:09:49(wall) 314MB(vsz)/653MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1020.7ps
info: activated path group I2R @ -1065.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1376.0ps
info: (0) optimizing 'i_0/b[31]' (path group I2R) @ -1065.2ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[31]' (path group I2R) @ -1185.5ps(1/2) (1 secs)
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: reactivating path groups
info: reactivated path group default @ 208.3ps
info: reactivated path group I2R @ 169.4ps
info: reactivated path group R2O @ 1375.7ps
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.01 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 169.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:00:54(cpu)/0:09:53(wall) 323MB(vsz)/653MB(peak)
finished optimize at 00:00:54(cpu)/0:09:53(wall) 323MB(vsz)/653MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1757.3
Slack: 208.3
Logic depth: 36
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[6]/CK->Q     DFFR_X1*                rf    129.1    129.1    129.1      0.0      0.0      2.4     45.4      7              /PD_TOP        (1.10)
i_0_1_80/A4->ZN          OR4_X4                  ff    235.8    106.7    106.6      0.1     15.3      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    311.7     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    390.9     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    433.1     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    569.2    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    576.2      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    606.1     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    628.5     22.4     22.4      0.0      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    644.5     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    692.3     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    716.5     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    738.2     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    750.5     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    851.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    869.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    971.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    988.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1090.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1108.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1221.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1246.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1306.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1314.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1398.0     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1412.2     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1422.4     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1528.7    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1545.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1600.2     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1621.9     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1669.5     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1686.5     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1710.4     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1731.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1737.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1757.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1757.3      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[31]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1796.2
Slack: 169.4
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[31]                    {set_input_delay}        r    200.0    200.0    200.0                        3.3     37.6      4                                   
i_0_1_79/A->ZN           INV_X8                  rf    204.0      3.8      3.8      0.0      0.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1_80/A1->ZN          OR4_X4                  ff    274.7     70.7     70.7      0.0      3.2      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    350.6     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    429.8     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    472.0     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    608.1    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    615.1      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    645.0     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    667.4     22.6     22.4      0.2      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    683.4     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    731.2     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    755.4     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    777.1     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    789.4     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    890.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    908.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr   1009.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf   1027.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1129.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1147.1     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1260.5    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1285.6     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1344.9     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1353.3      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1436.9     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1451.1     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1461.3     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1567.6    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1584.0     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1639.1     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1660.8     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1708.4     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1725.4     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1749.3     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1770.2     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1776.5      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1796.2     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1796.2      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 124.3
Slack: 1375.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFFR_X1                 rr    124.1    124.1    124.1      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    124.3      0.2               0.2     32.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    208.3
2    |I2R    | 1.000|      0.0|    169.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1375.7
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.640000 -bottom 85.64 -top 115.640000
info:    create placement blockage 'blk_top' (0.000000 85.640000) (115.640000 115.640000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.640000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.640000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.640000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.64 -right 115.640000 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_right' (85.640000 0.000000) (115.640000 115.640000)  [FP-103]
> optimize -place
starting optimize at 00:00:54(cpu)/0:09:54(wall) 323MB(vsz)/653MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.84% average utilization: 61.83%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 169.4ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.55% average utilization: 61.74%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7828.91
Average Wire      =                60.22
Longest Wire      =                63.62
Shortest Wire     =                57.40
WNS               = 169.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 169.2ps
done optimize placement at 00:00:55(cpu)/0:09:54(wall) 325MB(vsz)/673MB(peak)
finished optimize at 00:00:55(cpu)/0:09:54(wall) 325MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:00:57(cpu)/0:13:02(wall) 298MB(vsz)/673MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:00:57(cpu)/0:13:02(wall) 308MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports {clk} ] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       7|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           943|       1771|      35.415
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           943|       1771|      35.415
      Buffers           |             0|          0|       0.000
      Inverters         |           260|        138|       3.732
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           511|        775|      17.425
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        842|      14.022
       Single-Bit FF    |           168|        842|      14.022
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        842|      14.022
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1771|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:00:57(cpu)/0:13:03(wall) 308MB(vsz)/673MB(peak)
Log file for child PID=21483:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=21485:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=21488:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=21491:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1770.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -58.0squm (x1), total 1712.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#3, 0 secs)
done optimizing area at 00:01:04(cpu)/0:13:09(wall) 316MB(vsz)/673MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1020.7ps
info: activated path group I2R @ -1065.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1376.0ps
info: (0) optimizing 'i_0/b[31]' (path group I2R) @ -1065.2ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[31]' (path group I2R) @ -1185.5ps(1/2) (1 secs)
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: reactivating path groups
info: reactivated path group default @ 208.3ps
info: reactivated path group I2R @ 169.4ps
info: reactivated path group R2O @ 1375.7ps
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 169.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:08(cpu)/0:13:13(wall) 326MB(vsz)/673MB(peak)
finished optimize at 00:01:08(cpu)/0:13:13(wall) 326MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1757.3
Slack: 208.3
Logic depth: 36
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[6]/CK->Q     DFFR_X1*                rf    129.1    129.1    129.1      0.0      0.0      2.4     45.4      7              /PD_TOP        (1.10)
i_0_1_80/A4->ZN          OR4_X4                  ff    235.8    106.7    106.6      0.1     15.3      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    311.7     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    390.9     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    433.1     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    569.2    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    576.2      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    606.1     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    628.5     22.4     22.4      0.0      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    644.5     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    692.3     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    716.5     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    738.2     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    750.5     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    851.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    869.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    971.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    988.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1090.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1108.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1221.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1246.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1306.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1314.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1398.0     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1412.2     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1422.4     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1528.7    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1545.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1600.2     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1621.9     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1669.5     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1686.5     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1710.4     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1731.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1737.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1757.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1757.3      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[31]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1796.2
Slack: 169.4
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[31]                    {set_input_delay}        r    200.0    200.0    200.0                        3.3     37.6      4                                   
i_0_1_79/A->ZN           INV_X8                  rf    204.0      3.8      3.8      0.0      0.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1_80/A1->ZN          OR4_X4                  ff    274.7     70.7     70.7      0.0      3.2      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    350.6     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    429.8     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    472.0     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    608.1    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    615.1      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    645.0     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    667.4     22.6     22.4      0.2      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    683.4     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    731.2     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    755.4     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    777.1     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    789.4     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    890.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    908.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr   1009.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf   1027.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1129.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1147.1     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1260.5    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1285.6     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1344.9     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1353.3      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1436.9     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1451.1     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1461.3     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1567.6    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1584.0     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1639.1     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1660.8     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1708.4     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1725.4     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1749.3     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1770.2     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1776.5      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1796.2     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1796.2      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 124.3
Slack: 1375.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFFR_X1                 rr    124.1    124.1    124.1      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    124.3      0.2               0.2     32.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    208.3
2    |I2R    | 1.000|      0.0|    169.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1375.7
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.640000 -bottom 85.64 -top 115.640000
info:    create placement blockage 'blk_top' (0.000000 85.640000) (115.640000 115.640000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.640000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.640000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.640000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.64 -right 115.640000 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_right' (85.640000 0.000000) (115.640000 115.640000)  [FP-103]
> optimize -place
starting optimize at 00:01:09(cpu)/0:13:14(wall) 326MB(vsz)/673MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.84% average utilization: 61.83%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 169.4ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.55% average utilization: 61.74%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7828.91
Average Wire      =                60.22
Longest Wire      =                63.62
Shortest Wire     =                57.40
WNS               = 169.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 169.2ps
done optimize placement at 00:01:10(cpu)/0:13:14(wall) 329MB(vsz)/673MB(peak)
finished optimize at 00:01:10(cpu)/0:13:14(wall) 329MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:01:11(cpu)/0:14:47(wall) 300MB(vsz)/673MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:11(cpu)/0:14:48(wall) 311MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports {clk} ] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       7|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           943|       1771|      35.415
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           943|       1771|      35.415
      Buffers           |             0|          0|       0.000
      Inverters         |           260|        138|       3.732
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           511|        775|      17.425
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        842|      14.022
       Single-Bit FF    |           168|        842|      14.022
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        842|      14.022
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1771|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:12(cpu)/0:14:48(wall) 311MB(vsz)/673MB(peak)
Log file for child PID=21617:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=21619:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=21621:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=21625:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1770.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -58.0squm (x1), total 1712.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#3, 0 secs)
done optimizing area at 00:01:19(cpu)/0:14:55(wall) 316MB(vsz)/673MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1712.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -1020.7ps
info: activated path group I2R @ -1065.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1376.0ps
info: (0) optimizing 'i_0/b[31]' (path group I2R) @ -1065.2ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[31]' (path group I2R) @ -1185.5ps(1/2) (2 secs)
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: reactivating path groups
info: reactivated path group default @ 208.3ps
info: reactivated path group I2R @ 169.4ps
info: reactivated path group R2O @ 1375.7ps
info: finished path group I2R @ 169.4ps
info: finished path group default @ 208.3ps
info: finished path group R2O @ 1375.7ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 169.4ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:23(cpu)/0:14:59(wall) 325MB(vsz)/673MB(peak)
finished optimize at 00:01:23(cpu)/0:14:59(wall) 325MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1757.3
Slack: 208.3
Logic depth: 36
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[6]/CK->Q     DFFR_X1*                rf    129.1    129.1    129.1      0.0      0.0      2.4     45.4      7              /PD_TOP        (1.10)
i_0_1_80/A4->ZN          OR4_X4                  ff    235.8    106.7    106.6      0.1     15.3      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    311.7     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    390.9     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    433.1     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    569.2    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    576.2      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    606.1     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    628.5     22.4     22.4      0.0      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    644.5     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    692.3     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    716.5     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    738.2     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    750.5     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    851.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    869.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    971.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    988.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1090.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1108.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1221.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1246.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1306.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1314.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1398.0     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1412.2     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1422.4     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1528.7    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1545.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1600.2     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1621.9     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1669.5     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1686.5     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1710.4     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1731.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1737.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1757.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1757.3      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[31]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1965.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 34.4)
Data arrival time: 1796.2
Slack: 169.4
Logic depth: 37
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[31]                    {set_input_delay}        r    200.0    200.0    200.0                        3.3     37.6      4                                   
i_0_1_79/A->ZN           INV_X8                  rf    204.0      3.8      3.8      0.0      0.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1_80/A1->ZN          OR4_X4                  ff    274.7     70.7     70.7      0.0      3.2      0.4      2.5      1              /PD_TOP        (1.10)
i_0_1_81/A1->ZN          OR4_X4                  ff    350.6     75.9     75.9      0.0     15.2      0.3      4.6      1              /PD_TOP        (1.10)
i_0_1_82/A1->ZN          NOR2_X4*                fr    429.8     79.2     79.2      0.0     15.9     13.6     94.2     34              /PD_TOP        (1.10)
i_0_1_84/A1->ZN          NOR2_X4*                rf    472.0     42.2     41.6      0.6     15.3     13.0     86.7     32              /PD_TOP        (1.10)
i_0_1_87/B1->ZN          AOI222_X4               fr    608.1    136.1    135.5      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_1_88/A->ZN           INV_X8                  rf    615.1      7.0      7.0      0.0     18.4      0.6      4.0      2              /PD_TOP        (1.10)
i_0_1_150/A2->ZN         AND2_X4                 ff    645.0     29.9     29.9      0.0      3.4      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    667.4     22.6     22.4      0.2      7.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    683.4     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    731.2     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    755.4     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    777.1     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    789.4     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    890.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    908.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr   1009.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf   1027.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1129.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1147.1     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1260.5    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1285.6     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1344.9     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1353.3      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1436.9     83.6     83.6      0.0      3.9      1.5     56.9      5              /PD_TOP        (1.10)
i_0_9/i_217/A->ZN        INV_X8                  fr   1451.1     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_9/i_215/A1->ZN       NAND2_X4                rf   1461.3     10.2     10.2      0.0      6.3      0.3      2.5      1              /PD_TOP        (1.10)
i_0_9/i_214/A2->ZN       OR4_X4                  ff   1567.6    106.3    106.3      0.0      6.2      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_213/A->ZN        INV_X8                  fr   1584.0     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_9/i_185/A4->ZN       NAND4_X4*               rf   1639.1     55.1     55.1      0.0      6.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_184/A->ZN        INV_X8                  fr   1660.8     21.7     21.7      0.0     15.3      2.2     28.7      7              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       NAND4_X4*               rf   1708.4     47.6     47.5      0.1     11.3      0.6     29.8      2              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       NAND2_X4                fr   1725.4     17.0     17.0      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_9/i_181/A1->ZN       NAND2_X4                rf   1749.3     23.9     23.9      0.0      9.4      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_180/A->ZN        INV_X8                  fr   1770.2     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_1_275/A->ZN          INV_X8                  rf   1776.5      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_1_216/B1->ZN         OAI21_X2                fr   1796.2     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFFR_X1                  r   1796.2      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 124.3
Slack: 1375.7
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFFR_X1                 rr    124.1    124.1    124.1      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    124.3      0.2               0.2     32.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    208.3
2    |I2R    | 1.000|      0.0|    169.4
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1375.7
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.640000 -bottom 85.64 -top 115.640000
info:    create placement blockage 'blk_top' (0.000000 85.640000) (115.640000 115.640000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.640000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.640000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.640000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.64 -right 115.640000 -bottom 0 -top 115.640000
info:    create placement blockage 'blk_right' (85.640000 0.000000) (115.640000 115.640000)  [FP-103]
> optimize -place
starting optimize at 00:01:23(cpu)/0:14:59(wall) 325MB(vsz)/673MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 169 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 65.84% average utilization: 61.83%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 169.4ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.55% average utilization: 61.74%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7828.91
Average Wire      =                60.22
Longest Wire      =                63.62
Shortest Wire     =                57.40
WNS               = 169.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 169.2ps
done optimize placement at 00:01:24(cpu)/0:15:00(wall) 329MB(vsz)/673MB(peak)
finished optimize at 00:01:24(cpu)/0:15:00(wall) 329MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:01:25(cpu)/0:16:17(wall) 301MB(vsz)/673MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:26(cpu)/0:16:18(wall) 311MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports {clk} ] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       7|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           982|       1728|      35.632
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           982|       1728|      35.632
      Buffers           |             0|          0|       0.000
      Inverters         |           262|        139|       3.761
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           548|        813|      18.344
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1728|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:26(cpu)/0:16:18(wall) 311MB(vsz)/673MB(peak)
Log file for child PID=21769:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=21771:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=21773:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=21777:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1727.9squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -92.6squm (x1), total 1635.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#3, 0 secs)
done optimizing area at 00:01:36(cpu)/0:16:28(wall) 319MB(vsz)/673MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -875.1ps
info: activated path group I2R @ -809.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.5ps
info: (0) optimizing 'i_0' (path group default) @ -875.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0' (path group default) @ -1043.3ps(1/2) (1 secs)
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: reactivating path groups
info: reactivated path group default @ 41.0ps
info: reactivated path group I2R @ 101.7ps
info: reactivated path group R2O @ 1391.2ps
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:39(cpu)/0:16:31(wall) 321MB(vsz)/673MB(peak)
finished optimize at 00:01:39(cpu)/0:16:31(wall) 321MB(vsz)/673MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1926.0
Slack: 41.0
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_388/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_387/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_386/A1->ZN         NAND4_X4*               rf    320.1     90.9     90.9      0.0      5.2     35.9    312.1     99              /PD_TOP        (1.10)
i_0_0_382/B1->ZN         AOI22_X4                fr    365.5     45.4     43.8      1.6     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_381/A2->ZN         NAND2_X4*               rf    401.7     36.2     36.2      0.0     24.8      1.1     36.2      4              /PD_TOP        (1.10)
i_0_9/i_217/A1->ZN       NOR2_X4*                fr    460.8     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_216/A1->ZN       NAND2_X4*               rf    491.6     30.8     30.8      0.0     15.3      0.8     32.7      3              /PD_TOP        (1.10)
i_0_9/i_215/A2->ZN       OR2_X4*                 ff    559.7     68.1     68.1      0.0     15.3      1.4     41.6      5              /PD_TOP        (1.10)
i_0_9/i_213/A2->ZN       OR3_X4                  ff    643.4     83.7     83.7      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    667.9     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    721.1     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    735.4     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    772.8     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    832.5     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    891.6     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    920.9     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    935.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    960.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    975.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf   1000.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr   1014.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf   1040.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr   1054.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1080.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1096.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1132.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1148.6     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1195.0     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1211.0     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1247.2     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1263.2     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1306.5     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1365.5     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1416.1     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1473.4     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1545.8     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1571.6     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1624.8     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1642.1     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1688.9     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1743.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1756.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1817.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1851.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1879.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1900.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1906.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1926.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1926.0      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1865.3
Slack: 101.7
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.3     16.8      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_7/B1->ZN         OAI21_X2                rf    283.1     12.8     12.8      0.0     10.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1/i_6/A2->ZN         AND2_X4                 ff    310.6     27.5     27.5      0.0      8.7      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_314/B1->ZN         AOI222_X4               fr    442.5    131.9    131.9      0.0      5.1      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_313/A->ZN          INV_X8                  rf    453.8     11.3     11.3      0.0     18.4      1.6     17.2      5              /PD_TOP        (1.10)
i_0_9/i_214/A1->ZN       OR3_X4                  ff    511.3     57.5     57.5      0.0      4.9      0.6      6.9      2              /PD_TOP        (1.10)
i_0_9/i_213/A1->ZN       OR3_X4                  ff    582.7     71.4     71.4      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    607.2     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    660.4     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    674.7     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    712.1     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    771.8     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    830.9     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    860.2     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    874.4     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    900.1     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    914.3     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf    940.0     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr    954.2     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf    979.9     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr    994.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1019.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1035.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1072.0     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1087.9     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1134.3     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1150.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1186.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1202.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1245.8     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1304.8     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1355.4     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1412.7     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1485.1     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1510.9     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1564.1     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1581.4     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1628.2     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1682.3     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1695.9     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1756.5     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1790.5     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1818.4     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1839.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1845.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1865.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1865.3      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.8
Slack: 1391.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.6    108.6    108.6      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.8      0.2               0.2     31.1                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     41.0
2    |I2R    | 1.000|      0.0|    101.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 113.990000 -bottom 83.99 -top 113.990000
info:    create placement blockage 'blk_top' (0.000000 83.990000) (113.990000 113.990000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 113.990000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (113.990000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 113.990000)  [FP-103]
> create_blockage -name blk_right -type macro -left 83.99 -right 113.990000 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_right' (83.990000 0.000000) (113.990000 113.990000)  [FP-103]
> optimize -place
starting optimize at 00:01:39(cpu)/0:16:31(wall) 321MB(vsz)/673MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.07% average utilization: 62.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.24% average utilization: 61.34%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7908.97
Average Wire      =                60.84
Longest Wire      =                67.08
Shortest Wire     =                56.72
WNS               = 41.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41.0ps
done optimize placement at 00:01:40(cpu)/0:16:32(wall) 324MB(vsz)/683MB(peak)
finished optimize at 00:01:40(cpu)/0:16:32(wall) 324MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:01:42(cpu)/0:22:19(wall) 301MB(vsz)/683MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:42(cpu)/0:22:19(wall) 312MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports clk ] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       7|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |           982|       1728|      35.632
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |           982|       1728|      35.632
      Buffers           |             0|          0|       0.000
      Inverters         |           262|        139|       3.761
      Clock-Gates       |             4|         16|       0.237
      Combinational     |           548|        813|      18.344
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |           129|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |           129|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1728|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:43(cpu)/0:22:20(wall) 313MB(vsz)/683MB(peak)
Log file for child PID=21984:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=21986:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=21989:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=21993:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1727.9squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -92.6squm (x1), total 1635.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#3, 0 secs)
done optimizing area at 00:01:52(cpu)/0:22:30(wall) 317MB(vsz)/683MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1635.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -875.1ps
info: activated path group I2R @ -809.2ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.5ps
info: (0) optimizing 'i_0' (path group default) @ -875.1ps(1/2) (0 secs)
info: (1) optimizing 'i_0' (path group default) @ -1043.3ps(1/2) (1 secs)
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: reactivating path groups
info: reactivated path group default @ 41.0ps
info: reactivated path group I2R @ 101.7ps
info: reactivated path group R2O @ 1391.2ps
info: finished path group default @ 41.0ps
info: finished path group I2R @ 101.7ps
info: finished path group R2O @ 1391.2ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 41.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:01:56(cpu)/0:22:33(wall) 325MB(vsz)/683MB(peak)
finished optimize at 00:01:56(cpu)/0:22:33(wall) 325MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1926.0
Slack: 41.0
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_388/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_387/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_386/A1->ZN         NAND4_X4*               rf    320.1     90.9     90.9      0.0      5.2     35.9    312.1     99              /PD_TOP        (1.10)
i_0_0_382/B1->ZN         AOI22_X4                fr    365.5     45.4     43.8      1.6     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_381/A2->ZN         NAND2_X4*               rf    401.7     36.2     36.2      0.0     24.8      1.1     36.2      4              /PD_TOP        (1.10)
i_0_9/i_217/A1->ZN       NOR2_X4*                fr    460.8     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_216/A1->ZN       NAND2_X4*               rf    491.6     30.8     30.8      0.0     15.3      0.8     32.7      3              /PD_TOP        (1.10)
i_0_9/i_215/A2->ZN       OR2_X4*                 ff    559.7     68.1     68.1      0.0     15.3      1.4     41.6      5              /PD_TOP        (1.10)
i_0_9/i_213/A2->ZN       OR3_X4                  ff    643.4     83.7     83.7      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    667.9     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    721.1     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    735.4     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    772.8     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    832.5     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    891.6     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    920.9     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    935.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    960.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    975.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf   1000.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr   1014.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf   1040.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr   1054.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1080.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1096.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1132.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1148.6     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1195.0     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1211.0     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1247.2     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1263.2     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1306.5     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1365.5     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1416.1     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1473.4     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1545.8     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1571.6     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1624.8     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1642.1     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1688.9     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1743.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1756.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1817.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1851.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1879.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1900.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1906.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1926.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1926.0      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1865.3
Slack: 101.7
Logic depth: 48
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.3     16.8      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_7/B1->ZN         OAI21_X2                rf    283.1     12.8     12.8      0.0     10.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_1/i_6/A2->ZN         AND2_X4                 ff    310.6     27.5     27.5      0.0      8.7      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_314/B1->ZN         AOI222_X4               fr    442.5    131.9    131.9      0.0      5.1      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_313/A->ZN          INV_X8                  rf    453.8     11.3     11.3      0.0     18.4      1.6     17.2      5              /PD_TOP        (1.10)
i_0_9/i_214/A1->ZN       OR3_X4                  ff    511.3     57.5     57.5      0.0      4.9      0.6      6.9      2              /PD_TOP        (1.10)
i_0_9/i_213/A1->ZN       OR3_X4                  ff    582.7     71.4     71.4      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_212/A->ZN        INV_X8                  fr    607.2     24.5     24.5      0.0     17.9      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_211/A1->ZN       NAND4_X4*               rf    660.4     53.2     53.2      0.0     12.6      1.2     39.2      4              /PD_TOP        (1.10)
i_0_9/i_210/A->ZN        INV_X8                  fr    674.7     14.3     14.3      0.0     15.3      0.6      8.4      2              /PD_TOP        (1.10)
i_0_9/i_209/A1->ZN       NAND3_X4*               rf    712.1     37.4     37.4      0.0      6.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_208/A1->ZN       OR2_X4*                 ff    771.8     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_9/i_207/A1->ZN       NOR2_X4*                fr    830.9     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_9/i_206/A1->ZN       NAND2_X4*               rf    860.2     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_205/A->ZN        INV_X8                  fr    874.4     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_204/A1->ZN       NAND2_X4*               rf    900.1     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_203/A->ZN        INV_X8                  fr    914.3     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_202/A1->ZN       NAND2_X4*               rf    940.0     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_201/A->ZN        INV_X8                  fr    954.2     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_200/A1->ZN       NAND2_X4*               rf    979.9     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_199/A->ZN        INV_X8                  fr    994.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_9/i_198/A1->ZN       NAND2_X4*               rf   1019.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_197/A->ZN        INV_X8                  fr   1035.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_196/A1->ZN       NAND3_X4*               rf   1072.0     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_195/A->ZN        INV_X8                  fr   1087.9     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_9/i_194/A1->ZN       NAND4_X4*               rf   1134.3     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_9/i_190/A->ZN        INV_X8                  fr   1150.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_189/A1->ZN       NAND3_X4*               rf   1186.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_9/i_188/A->ZN        INV_X8                  fr   1202.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_9/i_187/A1->ZN       NAND3_X4*               rf   1245.8     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_9/i_186/A1->ZN       NOR2_X4*                fr   1304.8     59.0     59.0      0.0     15.3      0.9     33.8      3              /PD_TOP        (1.10)
i_0_9/i_184/A1->ZN       NAND4_X4*               rf   1355.4     50.6     50.6      0.0     15.3      0.9     32.7      3              /PD_TOP        (1.10)
i_0_9/i_183/A1->ZN       OR2_X4*                 ff   1412.7     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_9/i_182/A1->ZN       OR3_X4                  ff   1485.1     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_181/A->ZN        INV_X8                  fr   1510.9     25.8     25.8      0.0     17.9      1.2     38.2      4              /PD_TOP        (1.10)
i_0_9/i_180/A4->ZN       NAND4_X4                rf   1564.1     53.2     53.2      0.0     13.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_9/i_179/A->ZN        INV_X8                  fr   1581.4     17.3     17.3      0.0     33.5      0.3      4.7      1              /PD_TOP        (1.10)
i_0_9/i_178/A3->ZN       NAND3_X4*               rf   1628.2     46.8     46.8      0.0      5.4      1.7     44.0      6              /PD_TOP        (1.10)
i_0_9/i_177/A1->ZN       OR2_X4                  ff   1682.3     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_176/A->ZN        INV_X8                  fr   1695.9     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_9/i_175/A1->ZN       NAND4_X4*               rf   1756.5     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_9/i_134/B2->ZN       OAI21_X4                fr   1790.5     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_9/i_133/A2->ZN       NAND2_X4                rf   1818.4     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_9/i_132/A->ZN        INV_X8                  fr   1839.3     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_304/A->ZN          INV_X8                  rf   1845.6      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_138/B1->ZN         OAI21_X2                fr   1865.3     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1865.3      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.8
Slack: 1391.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     40                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.6    108.6    108.6      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.8      0.2               0.2     31.1                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     41.0
2    |I2R    | 1.000|      0.0|    101.7
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 113.990000 -bottom 83.99 -top 113.990000
info:    create placement blockage 'blk_top' (0.000000 83.990000) (113.990000 113.990000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 113.990000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (113.990000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 113.990000)  [FP-103]
> create_blockage -name blk_right -type macro -left 83.99 -right 113.990000 -bottom 0 -top 113.990000
info:    create placement blockage 'blk_right' (83.990000 0.000000) (113.990000 113.990000)  [FP-103]
> optimize -place
starting optimize at 00:01:56(cpu)/0:22:33(wall) 325MB(vsz)/683MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 101 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 78.07% average utilization: 62.03%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 41.0ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.24% average utilization: 61.34%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7908.97
Average Wire      =                60.84
Longest Wire      =                67.08
Shortest Wire     =                56.72
WNS               = 41.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 41.0ps
done optimize placement at 00:01:57(cpu)/0:22:34(wall) 327MB(vsz)/683MB(peak)
finished optimize at 00:01:57(cpu)/0:22:34(wall) 327MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:01:58(cpu)/0:24:07(wall) 302MB(vsz)/683MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:01:59(cpu)/0:24:08(wall) 311MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports clk ] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk   -rise  0.5 [all_outputs]
> set_input_delay -clock  vsysclk -rise 0.2 [all_inputs]
> 
> 
> 
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       1|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |          1045|       1786|      37.103
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |          1045|       1786|      37.103
      Buffers           |             0|          0|       0.000
      Inverters         |           264|        140|       3.789
      Clock-Gates       |             1|          4|       0.059
      Combinational     |           612|        882|      19.964
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |            64|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |            64|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1786|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:01:59(cpu)/0:24:08(wall) 312MB(vsz)/683MB(peak)
Log file for child PID=22111:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=22113:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=22116:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=22117:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1783.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -117.0squm (x1), total 1666.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#3, 0 secs)
done optimizing area at 00:02:10(cpu)/0:24:19(wall) 317MB(vsz)/683MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -825.0ps
info: activated path group I2R @ -766.6ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.4ps
info: (0) optimizing 'i_0' (path group default) @ -825.0ps(1/2) (1 secs)
info: (1) optimizing 'i_0' (path group default) @ -1024.1ps(1/2) (1 secs)
info: finished path group default @ 32.2ps
info: finished path group I2R @ 84.0ps
info: finished path group R2O @ 1391.1ps
info: reactivating path groups
info: reactivated path group default @ 32.2ps
info: reactivated path group I2R @ 84.0ps
info: reactivated path group R2O @ 1391.1ps
info: finished path group default @ 32.2ps
info: finished path group I2R @ 84.0ps
info: finished path group R2O @ 1391.1ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.03 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 32.2ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:02:13(cpu)/0:24:22(wall) 325MB(vsz)/683MB(peak)
finished optimize at 00:02:13(cpu)/0:24:22(wall) 325MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[4]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1934.8
Slack: 32.2
Logic depth: 51
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
counter_reg[4]/CK->Q     DFF_X1                  rf     91.7     91.7     91.7      0.0      0.0      1.0     10.2      3              /PD_TOP        (1.10)
i_0_0_425/A4->ZN         OR4_X4                  ff    215.0    123.3    123.3      0.0     14.4      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_424/A->ZN          INV_X8                  fr    229.2     14.2     14.2      0.0     22.3      0.3      3.9      1              /PD_TOP        (1.10)
i_0_0_423/A1->ZN         NAND4_X4*               rf    321.9     92.7     92.7      0.0      5.2     36.9    343.9    102              /PD_TOP        (1.10)
i_0_0_328/B1->ZN         AOI22_X4                fr    367.4     45.5     43.8      1.7     15.3      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_273/A->ZN          OAI21_X4*               rf    410.0     42.6     42.6      0.0     24.8      1.2     39.0      4              /PD_TOP        (1.10)
i_0_11/i_222/A1->ZN      NOR2_X4*                fr    469.1     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_11/i_221/A1->ZN      NAND2_X4*               rf    501.1     32.0     32.0      0.0     15.3      0.8     34.6      3              /PD_TOP        (1.10)
i_0_11/i_220/A2->ZN      NOR2_X4*                fr    565.6     64.5     64.5      0.0     15.3      0.9     34.6      3              /PD_TOP        (1.10)
i_0_11/i_219/A3->ZN      NAND3_X4*               rf    612.5     46.9     46.9      0.0     15.3      1.1     39.2      4              /PD_TOP        (1.10)
i_0_11/i_218/A->ZN       INV_X8                  fr    626.7     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_11/i_217/A3->ZN      NAND4_X4*               rf    685.5     58.8     58.8      0.0      6.3      1.2     39.2      4              /PD_TOP        (1.10)
i_0_11/i_216/A->ZN       INV_X8                  fr    700.0     14.5     14.5      0.0     15.3      0.6      8.9      2              /PD_TOP        (1.10)
i_0_11/i_215/A3->ZN      NAND3_X4*               rf    741.4     41.4     41.4      0.0      6.4      0.9     32.7      3              /PD_TOP        (1.10)
i_0_11/i_214/A1->ZN      OR2_X4*                 ff    801.1     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_11/i_213/A1->ZN      NOR2_X4*                fr    860.2     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_11/i_212/A1->ZN      NAND2_X4*               rf    889.5     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_211/A->ZN       INV_X8                  fr    903.7     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_210/A1->ZN      NAND2_X4*               rf    929.4     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_209/A->ZN       INV_X8                  fr    945.4     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_208/A1->ZN      NAND3_X4*               rf    981.6     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_207/A->ZN       INV_X8                  fr    995.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_206/A1->ZN      NAND2_X4*               rf   1021.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_205/A->ZN       INV_X8                  fr   1035.7     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_204/A1->ZN      NAND2_X4*               rf   1061.4     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_203/A->ZN       INV_X8                  fr   1075.6     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_202/A1->ZN      NAND2_X4*               rf   1101.3     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_201/A->ZN       INV_X8                  fr   1117.3     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_200/A1->ZN      NAND3_X4*               rf   1153.5     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_199/A->ZN       INV_X8                  fr   1169.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_198/A1->ZN      NAND3_X4*               rf   1205.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_197/A->ZN       INV_X8                  fr   1219.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_196/A1->ZN      NAND2_X4*               rf   1245.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_195/A->ZN       INV_X8                  fr   1261.6     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_194/A1->ZN      NAND3_X4*               rf   1304.9     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_11/i_190/A1->ZN      NOR2_X4*                fr   1364.0     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_11/i_188/A1->ZN      NAND2_X4*               rf   1394.8     30.8     30.8      0.0     15.3      0.8     32.6      3              /PD_TOP        (1.10)
i_0_11/i_187/A1->ZN      OR2_X4*                 ff   1452.1     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_11/i_186/A1->ZN      OR3_X4                  ff   1524.5     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_185/A->ZN       INV_X8                  fr   1550.5     26.0     26.0      0.0     17.9      1.1     38.6      4              /PD_TOP        (1.10)
i_0_11/i_184/A3->ZN      NAND3_X2                rf   1571.2     20.7     20.7      0.0     14.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_11/i_183/A1->ZN      OR3_X4                  ff   1641.7     70.5     70.5      0.0     10.0      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_182/A->ZN       INV_X8                  fr   1655.0     13.3     13.3      0.0     17.9      0.3      4.2      1              /PD_TOP        (1.10)
i_0_11/i_181/A1->ZN      NAND3_X4*               rf   1697.7     42.7     42.7      0.0      5.3      1.7     44.0      6              /PD_TOP        (1.10)
i_0_11/i_180/A1->ZN      OR2_X4                  ff   1751.8     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_179/A->ZN       INV_X8                  fr   1765.4     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_11/i_178/A1->ZN      NAND4_X4*               rf   1826.0     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_11/i_131/B2->ZN      OAI21_X4                fr   1860.0     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_11/i_130/A2->ZN      NAND2_X4                rf   1887.9     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_129/A->ZN       INV_X8                  fr   1908.8     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_272/A->ZN          INV_X8                  rf   1915.1      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_268/B1->ZN         OAI21_X2                fr   1934.8     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1934.8      0.0               0.0     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[62]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1967.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.0)
Data arrival time: 1883.0
Slack: 84.0
Logic depth: 53
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[0]                     {set_input_delay}        r    200.0    200.0    200.0                        3.4     16.8      4                                   
i_0_4/i_60/A3->ZN        OR3_X4                  rr    223.4     23.2     23.2      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_4/i_59/A1->ZN        OR2_X4                  rr    245.8     22.4     22.4      0.0      9.3      0.5      6.1      2              /PD_TOP        (1.10)
i_0_4/i_58/A1->ZN        OR2_X4                  rr    270.3     24.5     24.5      0.0      7.7      0.9     10.5      3              /PD_TOP        (1.10)
i_0_4/i_57/A1->ZN        OR3_X4                  rr    295.3     25.0     25.0      0.0     10.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_4/i_8/B->Z           XOR2_X2                 rf    310.5     15.2     15.2      0.0      9.3      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_281/B1->ZN         AOI222_X4               fr    447.4    136.9    136.9      0.0     11.7      0.6     30.2      2              /PD_TOP        (1.10)
i_0_0_280/A->ZN          INV_X8                  rf    463.0     15.6     15.6      0.0     20.7      0.9     34.4      3              /PD_TOP        (1.10)
i_0_11/i_144/A->ZN       INV_X8                  fr    472.3      9.3      9.3      0.0      6.9      0.3      4.2      1              /PD_TOP        (1.10)
i_0_11/i_141/A1->ZN      NAND3_X4*               rf    507.7     35.4     35.4      0.0      5.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_224/A->ZN       INV_X8                  fr    520.2     12.5     12.5      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_11/i_219/A1->ZN      NAND3_X4*               rf    560.7     40.5     40.5      0.0      5.3      1.1     39.2      4              /PD_TOP        (1.10)
i_0_11/i_218/A->ZN       INV_X8                  fr    574.9     14.2     14.2      0.0     15.3      0.6      8.3      2              /PD_TOP        (1.10)
i_0_11/i_217/A3->ZN      NAND4_X4*               rf    633.7     58.8     58.8      0.0      6.3      1.2     39.2      4              /PD_TOP        (1.10)
i_0_11/i_216/A->ZN       INV_X8                  fr    648.2     14.5     14.5      0.0     15.3      0.6      8.9      2              /PD_TOP        (1.10)
i_0_11/i_215/A3->ZN      NAND3_X4*               rf    689.6     41.4     41.4      0.0      6.4      0.9     32.7      3              /PD_TOP        (1.10)
i_0_11/i_214/A1->ZN      OR2_X4*                 ff    749.3     59.7     59.7      0.0     15.3      0.8     34.7      3              /PD_TOP        (1.10)
i_0_11/i_213/A1->ZN      NOR2_X4*                fr    808.4     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_11/i_212/A1->ZN      NAND2_X4*               rf    837.7     29.3     29.3      0.0     15.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_211/A->ZN       INV_X8                  fr    851.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_210/A1->ZN      NAND2_X4*               rf    877.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_209/A->ZN       INV_X8                  fr    893.6     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_208/A1->ZN      NAND3_X4*               rf    929.8     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_207/A->ZN       INV_X8                  fr    944.0     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_206/A1->ZN      NAND2_X4*               rf    969.7     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_205/A->ZN       INV_X8                  fr    983.9     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_204/A1->ZN      NAND2_X4*               rf   1009.6     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_203/A->ZN       INV_X8                  fr   1023.8     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_202/A1->ZN      NAND2_X4*               rf   1049.5     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_201/A->ZN       INV_X8                  fr   1065.5     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_200/A1->ZN      NAND3_X4*               rf   1101.7     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_199/A->ZN       INV_X8                  fr   1117.7     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_198/A1->ZN      NAND3_X4*               rf   1153.9     36.2     36.2      0.0      7.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_197/A->ZN       INV_X8                  fr   1168.1     14.2     14.2      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_0_11/i_196/A1->ZN      NAND2_X4*               rf   1193.8     25.7     25.7      0.0      6.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_11/i_195/A->ZN       INV_X8                  fr   1209.8     16.0     16.0      0.0     15.3      0.9     12.4      3              /PD_TOP        (1.10)
i_0_11/i_194/A1->ZN      NAND3_X4*               rf   1253.1     43.3     43.3      0.0      7.3      1.4     43.7      5              /PD_TOP        (1.10)
i_0_11/i_190/A1->ZN      NOR2_X4*                fr   1312.2     59.1     59.1      0.0     15.3      0.8     33.9      3              /PD_TOP        (1.10)
i_0_11/i_188/A1->ZN      NAND2_X4*               rf   1343.0     30.8     30.8      0.0     15.3      0.8     32.6      3              /PD_TOP        (1.10)
i_0_11/i_187/A1->ZN      OR2_X4*                 ff   1400.3     57.3     57.3      0.0     15.3      0.8     30.6      3              /PD_TOP        (1.10)
i_0_11/i_186/A1->ZN      OR3_X4                  ff   1472.7     72.4     72.4      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_185/A->ZN       INV_X8                  fr   1498.7     26.0     26.0      0.0     17.9      1.1     38.6      4              /PD_TOP        (1.10)
i_0_11/i_184/A3->ZN      NAND3_X2                rf   1519.4     20.7     20.7      0.0     14.0      0.3      2.5      1              /PD_TOP        (1.10)
i_0_11/i_183/A1->ZN      OR3_X4                  ff   1589.9     70.5     70.5      0.0     10.0      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_182/A->ZN       INV_X8                  fr   1603.2     13.3     13.3      0.0     17.9      0.3      4.2      1              /PD_TOP        (1.10)
i_0_11/i_181/A1->ZN      NAND3_X4*               rf   1645.9     42.7     42.7      0.0      5.3      1.7     44.0      6              /PD_TOP        (1.10)
i_0_11/i_180/A1->ZN      OR2_X4                  ff   1700.0     54.1     54.1      0.0     15.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_179/A->ZN       INV_X8                  fr   1713.6     13.6     13.6      0.0     13.8      0.6      8.1      2              /PD_TOP        (1.10)
i_0_11/i_178/A1->ZN      NAND4_X4*               rf   1774.2     60.6     60.6      0.0      6.3      1.4     64.2      5              /PD_TOP        (1.10)
i_0_11/i_131/B2->ZN      OAI21_X4                fr   1808.2     34.0     34.0      0.0     15.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_11/i_130/A2->ZN      NAND2_X4                rf   1836.1     27.9     27.9      0.0     18.3      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_129/A->ZN       INV_X8                  fr   1857.0     20.9     20.9      0.0     15.7      0.2     25.7      1              /PD_TOP        (1.10)
i_0_0_272/A->ZN          INV_X8                  rf   1863.3      6.3      6.3      0.0     10.6      0.3      4.3      1              /PD_TOP        (1.10)
i_0_0_268/B1->ZN         OAI21_X2                fr   1883.0     19.7     19.7      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1883.0      0.2               0.2     14.1                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 108.9
Slack: 1391.1
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.7    108.7    108.7      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    108.9      0.2               0.2     31.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|     32.2
2    |I2R    | 1.000|      0.0|     84.0
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.1
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 114.520000 -bottom 84.52 -top 114.520000
info:    create placement blockage 'blk_top' (0.000000 84.520000) (114.520000 114.520000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 114.520000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (114.520000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 114.520000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 114.520000)  [FP-103]
> create_blockage -name blk_right -type macro -left 84.52 -right 114.520000 -bottom 0 -top 114.520000
info:    create placement blockage 'blk_right' (84.520000 0.000000) (114.520000 114.520000)  [FP-103]
> optimize -place
starting optimize at 00:02:13(cpu)/0:24:22(wall) 325MB(vsz)/683MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 84 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 77.63% average utilization: 62.12%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 32.2ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.01% average utilization: 61.49%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7944.79
Average Wire      =                61.11
Longest Wire      =                67.33
Shortest Wire     =                57.12
WNS               = 32.2ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 32.2ps
done optimize placement at 00:02:14(cpu)/0:24:23(wall) 327MB(vsz)/683MB(peak)
finished optimize at 00:02:14(cpu)/0:24:23(wall) 327MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:02:16(cpu)/0:29:16(wall) 303MB(vsz)/683MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:02:16(cpu)/0:29:17(wall) 314MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports clk ] 
> # set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk    0.5 [all_outputs]
> set_input_delay -clock  vsysclk  0.2 [all_inputs]
> 
> 
> 
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       1|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |          1045|       1786|      37.103
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |          1045|       1786|      37.103
      Buffers           |             0|          0|       0.000
      Inverters         |           264|        140|       3.789
      Clock-Gates       |             1|          4|       0.059
      Combinational     |           612|        882|      19.964
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |            64|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |            64|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1786|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:02:17(cpu)/0:29:17(wall) 314MB(vsz)/683MB(peak)
Log file for child PID=22310:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=22312:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=22315:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=22318:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1783.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -117.0squm (x1), total 1666.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#3, 0 secs)
done optimizing area at 00:02:28(cpu)/0:29:28(wall) 319MB(vsz)/683MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -825.0ps
info: activated path group I2R @ -786.8ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1413.3ps
info: (0) optimizing 'i_0' (path group default) @ -825.0ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[0]' (path group I2R) @ -1130.0ps(1/2) (2 secs)
info: finished path group I2R @ 248.2ps
info: finished path group default @ 344.8ps
info: finished path group R2O @ 1412.9ps
info: reactivating path groups
info: reactivated path group default @ 344.8ps
info: reactivated path group I2R @ 248.2ps
info: reactivated path group R2O @ 1412.9ps
info: finished path group I2R @ 248.2ps
info: finished path group default @ 344.8ps
info: finished path group R2O @ 1412.9ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 248.2ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:02:33(cpu)/0:29:33(wall) 327MB(vsz)/683MB(peak)
finished optimize at 00:02:33(cpu)/0:29:33(wall) 327MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[59]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1969.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 1624.8
Slack: 344.8
Logic depth: 33
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
counter_reg[6]/CK->Q     DFF_X1*                 rr    158.1    158.1    158.1      0.0      0.0      1.3     58.7      4              /PD_TOP        (1.10)
i_0_0_436/A->ZN          INV_X8                  rf    164.9      6.8      6.8      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_0_455/A2->ZN         NAND4_X4*               fr    246.2     81.3     81.3      0.0      3.4     36.0    359.2    102              /PD_TOP        (1.10)
i_0_0_397/A2->ZN         NOR2_X4*                rf    291.4     45.2     43.6      1.6     15.3     12.5     90.2     31              /PD_TOP        (1.10)
i_0_0_335/C2->ZN         AOI222_X2               fr    414.9    123.5    122.9      0.6     15.3      0.6      9.0      2              /PD_TOP        (1.10)
i_0_0_236/A1->ZN         NOR2_X4                 rf    432.6     17.7     17.7      0.0     72.5      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    454.9     22.3     22.3      0.0      7.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    470.9     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    518.7     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    542.9     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    564.6     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    576.9     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    678.0    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    695.8     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    797.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    815.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr    916.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf    934.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1048.0    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1073.1     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1132.4     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1140.8      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_61/B2->ZN        OAI21_X4                fr   1169.9     29.1     29.1      0.0      3.9      0.3      4.0      1              /PD_TOP        (1.10)
i_0_8/i_60/B->ZN         XNOR2_X2*               rf   1222.0     52.1     52.1      0.0     18.0      1.2     36.7      4              /PD_TOP        (1.10)
i_0_11/i_216/A->ZN       INV_X8                  fr   1234.4     12.4     12.4      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_11/i_214/A1->ZN      NAND2_X4*               rf   1258.5     24.1     24.1      0.0      5.2      0.6     28.3      2              /PD_TOP        (1.10)
i_0_11/i_213/A4->ZN      OR4_X4                  ff   1382.1    123.6    123.6      0.0     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_11/i_212/A->ZN       INV_X8                  fr   1398.5     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_11/i_211/A4->ZN      NAND4_X4*               rf   1468.3     69.8     69.8      0.0      6.3      1.5     64.7      5              /PD_TOP        (1.10)
i_0_11/i_113/A2->ZN      NOR2_X4*                fr   1529.9     61.6     61.6      0.0     15.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_11/i_173/A->ZN       INV_X8                  rf   1536.8      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_11/i_172/B2->ZN      AOI22_X4                fr   1580.6     43.8     43.8      0.0      3.5      0.4      4.4      1              /PD_TOP        (1.10)
i_0_0_131/A1->ZN         AOI22_X4                rf   1611.9     31.3     31.3      0.0     25.0      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_130/A->ZN          INV_X4                  fr   1624.8     12.9     12.9      0.0     21.8      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[59]/D              DFF_X1                   r   1624.8      0.0               0.0      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[59]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1969.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 1721.4
Slack: 248.2
Logic depth: 32
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                     {set_input_delay}        f    200.0    200.0    200.0                        3.4     16.9      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  ff    272.3     72.1     72.1      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  ff    315.7     43.4     43.4      0.0     13.1      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  ff    359.7     44.0     44.0      0.0      8.8      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_57/A1->ZN        OR3_X4                  ff    420.1     60.4     60.4      0.0     10.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_8/B->Z           XOR2_X2                 ff    478.3     58.2     58.2      0.0     13.1      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_347/C1->ZN         AOI222_X2               fr    591.5    113.2    113.2      0.0     11.6      0.6      9.0      2              /PD_TOP        (1.10)
i_0_0_242/A1->ZN         NOR2_X4                 rf    603.8     12.3     12.3      0.0     72.5      0.5      6.8      2              /PD_TOP        (1.10)
i_0_8/i_185/A1->ZN       NOR2_X4                 fr    635.0     31.2     31.2      0.0      6.2      0.8     11.5      3              /PD_TOP        (1.10)
i_0_8/i_182/A1->ZN       OR3_X4                  rr    664.3     29.3     29.3      0.0     23.7      0.6      8.7      2              /PD_TOP        (1.10)
i_0_8/i_180/A1->ZN       NOR3_X4                 rf    673.5      9.2      9.2      0.0      9.4      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    774.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    792.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    894.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    911.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1013.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1031.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1144.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1169.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1229.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1237.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_61/B2->ZN        OAI21_X4                fr   1266.5     29.1     29.1      0.0      3.9      0.3      4.0      1              /PD_TOP        (1.10)
i_0_8/i_60/B->ZN         XNOR2_X2*               rf   1318.6     52.1     52.1      0.0     18.0      1.2     36.7      4              /PD_TOP        (1.10)
i_0_11/i_216/A->ZN       INV_X8                  fr   1331.0     12.4     12.4      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_11/i_214/A1->ZN      NAND2_X4*               rf   1355.1     24.1     24.1      0.0      5.2      0.6     28.3      2              /PD_TOP        (1.10)
i_0_11/i_213/A4->ZN      OR4_X4                  ff   1478.7    123.6    123.6      0.0     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_11/i_212/A->ZN       INV_X8                  fr   1495.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_11/i_211/A4->ZN      NAND4_X4*               rf   1564.9     69.8     69.8      0.0      6.3      1.5     64.7      5              /PD_TOP        (1.10)
i_0_11/i_113/A2->ZN      NOR2_X4*                fr   1626.5     61.6     61.6      0.0     15.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_11/i_173/A->ZN       INV_X8                  rf   1633.4      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_11/i_172/B2->ZN      AOI22_X4                fr   1677.2     43.8     43.8      0.0      3.5      0.4      4.4      1              /PD_TOP        (1.10)
i_0_0_131/A1->ZN         AOI22_X4                rf   1708.5     31.3     31.3      0.0     25.0      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_130/A->ZN          INV_X4                  fr   1721.4     12.9     12.9      0.0     21.8      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[59]/D              DFF_X1                   r   1721.4      0.2               0.2      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 87.1
Slack: 1412.9
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr     86.9     86.9     86.9      0.0      0.0      2.4      2.4      1              /PD_TOP        (1.10)
c[63]                                             r     87.1      0.2               0.2      9.9                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    344.8
2    |I2R    | 1.000|      0.0|    248.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1412.9
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.440000 -bottom 85.44 -top 115.440000
info:    create placement blockage 'blk_top' (0.000000 85.440000) (115.440000 115.440000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.440000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.440000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.440000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.440000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.44 -right 115.440000 -bottom 0 -top 115.440000
info:    create placement blockage 'blk_right' (85.440000 0.000000) (115.440000 115.440000)  [FP-103]
> optimize -place
starting optimize at 00:02:34(cpu)/0:29:33(wall) 327MB(vsz)/683MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 248 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 248 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 248 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 72.53% average utilization: 59.68%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 248.2ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.76% average utilization: 59.87%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7926.66
Average Wire      =                60.97
Longest Wire      =                66.30
Shortest Wire     =                56.70
WNS               = 248.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 248.0ps
done optimize placement at 00:02:34(cpu)/0:29:34(wall) 328MB(vsz)/683MB(peak)
finished optimize at 00:02:34(cpu)/0:29:34(wall) 328MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:02:36(cpu)/1:09:00(wall) 306MB(vsz)/683MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:02:36(cpu)/1:09:01(wall) 316MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> set pad_load            10 
> set transition          0.707325
> set io_clock_period     2
> 
> 
> create_clock -name vsysclk -period 2 [ get_ports clk ] 
> set_load                ${pad_load}   [ all_outputs ]
> set_output_delay -clock  vsysclk    0.5 [all_outputs]
> set_input_delay -clock  vsysclk  0.2 [all_inputs]
> 
> set_false_path   -from [ get_ports rst ]
# set_false_path -from rst
> 
> 
> # set_input_transition    ${transition} [ all_inputs ]
> 
> 
>  #   [ expr 0.3 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       1|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |          1045|       1786|      37.103
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |          1045|       1786|      37.103
      Buffers           |             0|          0|       0.000
      Inverters         |           264|        140|       3.789
      Clock-Gates       |             1|          4|       0.059
      Combinational     |           612|        882|      19.964
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |            64|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |            64|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1786|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:02:37(cpu)/1:09:01(wall) 317MB(vsz)/683MB(peak)
Log file for child PID=23201:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=23203:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=23206:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=23209:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1783.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -117.0squm (x1), total 1666.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#3, 0 secs)
done optimizing area at 00:02:47(cpu)/1:09:11(wall) 322MB(vsz)/683MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -825.0ps
info: activated path group I2R @ -786.8ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 1391.4ps
info: (0) optimizing 'i_0' (path group default) @ -825.0ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[0]' (path group I2R) @ -1130.0ps(1/2) (1 secs)
info: finished path group I2R @ 248.2ps
info: finished path group default @ 344.8ps
info: finished path group R2O @ 1391.0ps
info: reactivating path groups
info: reactivated path group default @ 344.8ps
info: reactivated path group I2R @ 248.2ps
info: reactivated path group R2O @ 1391.0ps
info: finished path group I2R @ 248.2ps
info: finished path group default @ 344.8ps
info: finished path group R2O @ 1391.0ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 248.2ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:02:52(cpu)/1:09:16(wall) 330MB(vsz)/683MB(peak)
finished optimize at 00:02:52(cpu)/1:09:16(wall) 330MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by vsysclk R)
Endpoint: c_reg[59]/D
    (Clocked by vsysclk R)
Path Group: default
Data required time: 1969.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 1624.8
Slack: 344.8
Logic depth: 33
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
counter_reg[6]/CK->Q     DFF_X1*                 rr    158.1    158.1    158.1      0.0      0.0      1.3     58.7      4              /PD_TOP        (1.10)
i_0_0_436/A->ZN          INV_X8                  rf    164.9      6.8      6.8      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_0_455/A2->ZN         NAND4_X4*               fr    246.2     81.3     81.3      0.0      3.4     36.0    359.2    102              /PD_TOP        (1.10)
i_0_0_397/A2->ZN         NOR2_X4*                rf    291.4     45.2     43.6      1.6     15.3     12.5     90.2     31              /PD_TOP        (1.10)
i_0_0_335/C2->ZN         AOI222_X2               fr    414.9    123.5    122.9      0.6     15.3      0.6      9.0      2              /PD_TOP        (1.10)
i_0_0_236/A1->ZN         NOR2_X4                 rf    432.6     17.7     17.7      0.0     72.5      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    454.9     22.3     22.3      0.0      7.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    470.9     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    518.7     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    542.9     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    564.6     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    576.9     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    678.0    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    695.8     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    797.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    815.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr    916.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf    934.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1048.0    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1073.1     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1132.4     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1140.8      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_61/B2->ZN        OAI21_X4                fr   1169.9     29.1     29.1      0.0      3.9      0.3      4.0      1              /PD_TOP        (1.10)
i_0_8/i_60/B->ZN         XNOR2_X2*               rf   1222.0     52.1     52.1      0.0     18.0      1.2     36.7      4              /PD_TOP        (1.10)
i_0_11/i_216/A->ZN       INV_X8                  fr   1234.4     12.4     12.4      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_11/i_214/A1->ZN      NAND2_X4*               rf   1258.5     24.1     24.1      0.0      5.2      0.6     28.3      2              /PD_TOP        (1.10)
i_0_11/i_213/A4->ZN      OR4_X4                  ff   1382.1    123.6    123.6      0.0     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_11/i_212/A->ZN       INV_X8                  fr   1398.5     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_11/i_211/A4->ZN      NAND4_X4*               rf   1468.3     69.8     69.8      0.0      6.3      1.5     64.7      5              /PD_TOP        (1.10)
i_0_11/i_113/A2->ZN      NOR2_X4*                fr   1529.9     61.6     61.6      0.0     15.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_11/i_173/A->ZN       INV_X8                  rf   1536.8      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_11/i_172/B2->ZN      AOI22_X4                fr   1580.6     43.8     43.8      0.0      3.5      0.4      4.4      1              /PD_TOP        (1.10)
i_0_0_131/A1->ZN         AOI22_X4                rf   1611.9     31.3     31.3      0.0     25.0      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_130/A->ZN          INV_X4                  fr   1624.8     12.9     12.9      0.0     21.8      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[59]/D              DFF_X1                   r   1624.8      0.0               0.0      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[0]
    (Clocked by vsysclk R)
Endpoint: c_reg[59]/D
    (Clocked by vsysclk R)
Path Group: I2R
Data required time: 1969.6
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 30.4)
Data arrival time: 1721.4
Slack: 248.2
Logic depth: 32
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[0]                     {set_input_delay}        f    200.0    200.0    200.0                        3.4     16.9      4                                   
i_0_1/i_60/A3->ZN        OR3_X4                  ff    272.3     72.1     72.1      0.0      0.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_59/A1->ZN        OR2_X4                  ff    315.7     43.4     43.4      0.0     13.1      0.5      6.1      2              /PD_TOP        (1.10)
i_0_1/i_58/A1->ZN        OR2_X4                  ff    359.7     44.0     44.0      0.0      8.8      0.9     10.5      3              /PD_TOP        (1.10)
i_0_1/i_57/A1->ZN        OR3_X4                  ff    420.1     60.4     60.4      0.0     10.0      0.8      8.5      3              /PD_TOP        (1.10)
i_0_1/i_8/B->Z           XOR2_X2                 ff    478.3     58.2     58.2      0.0     13.1      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_347/C1->ZN         AOI222_X2               fr    591.5    113.2    113.2      0.0     11.6      0.6      9.0      2              /PD_TOP        (1.10)
i_0_0_242/A1->ZN         NOR2_X4                 rf    603.8     12.3     12.3      0.0     72.5      0.5      6.8      2              /PD_TOP        (1.10)
i_0_8/i_185/A1->ZN       NOR2_X4                 fr    635.0     31.2     31.2      0.0      6.2      0.8     11.5      3              /PD_TOP        (1.10)
i_0_8/i_182/A1->ZN       OR3_X4                  rr    664.3     29.3     29.3      0.0     23.7      0.6      8.7      2              /PD_TOP        (1.10)
i_0_8/i_180/A1->ZN       NOR3_X4                 rf    673.5      9.2      9.2      0.0      9.4      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    774.6    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    792.4     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    894.0    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    911.8     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr   1013.4    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf   1031.2     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_130/A4->ZN       NOR4_X4                 fr   1144.6    113.4    113.4      0.0      6.6      1.3     16.5      4              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1169.7     25.1     25.1      0.0     72.2      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1229.0     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1237.4      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_61/B2->ZN        OAI21_X4                fr   1266.5     29.1     29.1      0.0      3.9      0.3      4.0      1              /PD_TOP        (1.10)
i_0_8/i_60/B->ZN         XNOR2_X2*               rf   1318.6     52.1     52.1      0.0     18.0      1.2     36.7      4              /PD_TOP        (1.10)
i_0_11/i_216/A->ZN       INV_X8                  fr   1331.0     12.4     12.4      0.0     15.3      0.3      4.0      1              /PD_TOP        (1.10)
i_0_11/i_214/A1->ZN      NAND2_X4*               rf   1355.1     24.1     24.1      0.0      5.2      0.6     28.3      2              /PD_TOP        (1.10)
i_0_11/i_213/A4->ZN      OR4_X4                  ff   1478.7    123.6    123.6      0.0     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_11/i_212/A->ZN       INV_X8                  fr   1495.1     16.4     16.4      0.0     22.3      0.7      8.3      2              /PD_TOP        (1.10)
i_0_11/i_211/A4->ZN      NAND4_X4*               rf   1564.9     69.8     69.8      0.0      6.3      1.5     64.7      5              /PD_TOP        (1.10)
i_0_11/i_113/A2->ZN      NOR2_X4*                fr   1626.5     61.6     61.6      0.0     15.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_11/i_173/A->ZN       INV_X8                  rf   1633.4      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_11/i_172/B2->ZN      AOI22_X4                fr   1677.2     43.8     43.8      0.0      3.5      0.4      4.4      1              /PD_TOP        (1.10)
i_0_0_131/A1->ZN         AOI22_X4                rf   1708.5     31.3     31.3      0.0     25.0      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_130/A->ZN          INV_X4                  fr   1721.4     12.9     12.9      0.0     21.8      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[59]/D              DFF_X1                   r   1721.4      0.2               0.2      4.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by vsysclk R)
Endpoint: c[63]
    (Clocked by vsysclk R)
Path Group: R2O
Data required time: 1500.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 500.0)
Data arrival time: 109.0
Slack: 1391.0
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.8    108.8    108.8      0.0      0.0      2.4     12.4      1              /PD_TOP        (1.10)
c[63]                                             r    109.0      0.2               0.2     31.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    344.8
2    |I2R    | 1.000|      0.0|    248.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|   1391.0
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.440000 -bottom 85.44 -top 115.440000
info:    create placement blockage 'blk_top' (0.000000 85.440000) (115.440000 115.440000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.440000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.440000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.440000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.440000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.44 -right 115.440000 -bottom 0 -top 115.440000
info:    create placement blockage 'blk_right' (85.440000 0.000000) (115.440000 115.440000)  [FP-103]
> optimize -place
starting optimize at 00:02:52(cpu)/1:09:16(wall) 330MB(vsz)/683MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 248 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 248 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 248 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 72.53% average utilization: 59.68%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 248.2ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.76% average utilization: 59.87%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7926.66
Average Wire      =                60.97
Longest Wire      =                66.30
Shortest Wire     =                56.70
WNS               = 248.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 248.0ps
done optimize placement at 00:02:53(cpu)/1:09:17(wall) 332MB(vsz)/683MB(peak)
finished optimize at 00:02:53(cpu)/1:09:17(wall) 332MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog seq_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module seq_multiplier
starting synthesize at 00:02:55(cpu)/1:14:08(wall) 307MB(vsz)/683MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'seq_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'seq_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/seq_multiplier.v:2)[8])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:02:55(cpu)/1:14:08(wall) 317MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_synthesized.odb
info:    design 'seq_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'seq_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       1|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------------+-----------+------------
                        |              |Area (squm)|Leakage (uW)
------------------------+--------------+-----------+------------
Design Name             |seq_multiplier|           |            
  Total Instances       |          1045|       1786|      37.103
    Macros              |             0|          0|       0.000
    Pads                |             0|          0|       0.000
    Phys                |             0|          0|       0.000
    Blackboxes          |             0|          0|       0.000
    Cells               |          1045|       1786|      37.103
      Buffers           |             0|          0|       0.000
      Inverters         |           264|        140|       3.789
      Clock-Gates       |             1|          4|       0.059
      Combinational     |           612|        882|      19.964
      Latches           |             0|          0|       0.000
      FlipFlops         |           168|        760|      13.291
       Single-Bit FF    |           168|        760|      13.291
       Multi-Bit FF     |             0|          0|       0.000
       Clock-Gated      |            64|           |            
       Bits             |           168|        760|      13.291
         Load-Enabled   |             0|           |            
         Clock-Gated    |            64|           |            
  Tristate Pin Count    |             0|           |            
Physical Info           |Unplaced      |           |            
  Chip Size (mm x mm)   |              |          0|            
  Fixed Cell Area       |              |          0|            
    Phys Only           |             0|          0|            
  Placeable Area        |              |          0|            
  Movable Cell Area     |              |       1786|            
  Utilization (%)       |              |           |            
  Chip Utilization (%)  |              |           |            
  Total Wire Length (mm)|         0.000|           |            
  Longest Wire (mm)     |              |           |            
  Average Wire (mm)     |              |           |            
------------------------+--------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:02:56(cpu)/1:14:08(wall) 318MB(vsz)/683MB(peak)
Log file for child PID=23397:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=23398:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=23401:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=23404:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1783.8squm (#1, 0 secs)
info: optimized 'seq_multiplier__genmod__0' area changed -117.0squm (x1), total 1666.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#3, 0 secs)
done optimizing area at 00:03:06(cpu)/1:14:19(wall) 321MB(vsz)/683MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'seq_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1666.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -825.0ps
info: activated path group I2R @ -995.4ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 891.4ps
info: (0) optimizing 'i_0/a[1]' (path group I2R) @ -995.4ps(1/2) (0 secs)
info: (1) optimizing 'i_0/b[1]' (path group I2R) @ -1367.3ps(1/2) (2 secs)
info: finished path group I2R @ 167.2ps
info: finished path group default @ 422.5ps
info: finished path group R2O @ 891.0ps
info: reactivating path groups
info: reactivated path group default @ 422.5ps
info: reactivated path group I2R @ 167.2ps
info: reactivated path group R2O @ 891.0ps
info: finished path group I2R @ 167.2ps
info: finished path group default @ 422.5ps
info: finished path group R2O @ 891.0ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module seq_multiplier
info: optimized 'seq_multiplier__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.02 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 167.2ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:03:11(cpu)/1:14:24(wall) 330MB(vsz)/683MB(peak)
finished optimize at 00:03:11(cpu)/1:14:24(wall) 330MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: counter_reg[6]/Q
    (Clocked by sysclk R)
Endpoint: c_reg[58]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1539.5
Slack: 422.5
Logic depth: 31
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
counter_reg[6]/CK->Q     DFF_X1*                 rr    149.4    149.4    149.4      0.0      0.0      1.4     37.5      4              /PD_TOP        (1.10)
i_0_0_400/A1->ZN         NOR4_X4                 rf    161.0     11.6     11.6      0.0     15.3      0.3      4.1      1              /PD_TOP        (1.10)
i_0_0_430/A1->ZN         NAND2_X4*               fr    236.9     75.9     75.9      0.0      7.2     36.7    329.8    102              /PD_TOP        (1.10)
i_0_0_397/A2->ZN         NOR2_X4*                rf    282.2     45.3     43.6      1.7     15.3     12.5     90.2     31              /PD_TOP        (1.10)
i_0_0_335/C2->ZN         AOI222_X2               fr    405.7    123.5    122.9      0.6     15.3      0.6      9.0      2              /PD_TOP        (1.10)
i_0_0_236/A1->ZN         NOR2_X4                 rf    423.4     17.7     17.7      0.0     72.5      0.8     12.9      3              /PD_TOP        (1.10)
i_0_8/i_192/A1->ZN       NOR2_X4                 fr    445.7     22.3     22.3      0.0      7.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_189/A->ZN        AOI21_X4                rf    461.7     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_0_8/i_188/B2->ZN       OAI22_X4                fr    509.5     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_187/A->ZN        OAI21_X4                rf    533.7     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_186/A2->ZN       NAND2_X4                fr    555.4     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_0_8/i_180/A3->ZN       NOR3_X4                 rf    567.7     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_172/A4->ZN       NOR4_X4                 fr    668.8    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_0_8/i_166/A3->ZN       NOR3_X4                 rf    686.6     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_158/A4->ZN       NOR4_X4                 fr    788.2    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_152/A3->ZN       NOR3_X4                 rf    806.0     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_0_8/i_144/A4->ZN       NOR4_X4                 fr    907.6    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_0_8/i_138/A3->ZN       NOR3_X4                 rf    925.7     18.1     18.1      0.0     61.7      0.3      4.5      1              /PD_TOP        (1.10)
i_0_8/i_205/A1->ZN       NOR4_X4                 fr    992.7     67.0     67.0      0.0      6.7      0.9     12.5      3              /PD_TOP        (1.10)
i_0_8/i_65/B1->ZN        AOI21_X4                rf   1017.3     24.6     24.6      0.0     62.5      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_64/B2->ZN        OAI21_X4                fr   1076.6     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_8/i_63/A->ZN         INV_X8                  rf   1085.0      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_0_8/i_58/A->Z          XOR2_X2*                ff   1160.5     75.5     75.5      0.0      3.9      1.5     37.4      5              /PD_TOP        (1.10)
i_0_11/i_124/A1->ZN      OR3_X4                  ff   1221.7     61.2     61.2      0.0     15.3      0.6      7.0      2              /PD_TOP        (1.10)
i_0_11/i_122/A1->ZN      OR2_X4                  ff   1262.3     40.6     40.6      0.0     12.6      0.3      2.5      1              /PD_TOP        (1.10)
i_0_11/i_214/A2->ZN      OR2_X4                  ff   1318.0     55.7     55.7      0.0      7.7      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_213/A->ZN       INV_X8                  fr   1331.6     13.6     13.6      0.0     13.8      0.7      8.3      2              /PD_TOP        (1.10)
i_0_11/i_212/A4->ZN      NAND4_X4*               rf   1400.1     68.5     68.5      0.0      6.3      1.2     60.4      4              /PD_TOP        (1.10)
i_0_11/i_113/A2->ZN      NOR2_X4*                fr   1461.7     61.6     61.6      0.0     15.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_11/i_109/A->ZN       AOI21_X4                rf   1476.3     14.6     14.6      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_0_129/A1->ZN         AOI22_X4                fr   1534.9     58.6     58.6      0.0      7.8      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_128/A->ZN          INV_X4                  rf   1539.5      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[58]/D              DFF_X1                   f   1539.5      0.0               0.0      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b[14]
    (Clocked by rtDefaultClock R)
Endpoint: c_reg[53]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1962.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 38.0)
Data arrival time: 1794.8
Slack: 167.2
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b[14]                    {set_input_delay}        f    200.0    200.0    200.0                        3.2     11.8      3                                   
i_0_4/i_93/A1->ZN        OR3_X4                  ff    501.9    301.7    301.7      0.0    707.3      0.6      4.9      2              /PD_TOP        (1.10)
i_0_4/i_6/A1->ZN         OR2_X4                  ff    554.6     52.7     52.7      0.0     12.0      0.3     25.7      1              /PD_TOP        (1.10)
i_0_4/i_128/A->ZN        INV_X8                  fr    571.6     17.0     17.0      0.0     13.8      1.3     16.6      4              /PD_TOP        (1.10)
i_0_4/i_98/A1->ZN        NAND2_X4                rf    588.3     16.7     16.7      0.0      8.4      0.8     12.7      3              /PD_TOP        (1.10)
i_0_4/i_76/A3->ZN        NOR3_X4*                fr    687.3     99.0     99.0      0.0     10.3      0.6     29.9      2              /PD_TOP        (1.10)
i_0_4/i_75/A->ZN         INV_X8                  rf    698.0     10.7     10.7      0.0     15.3      1.2     17.3      4              /PD_TOP        (1.10)
i_0_4/i_74/A4->ZN        NOR4_X4*                fr    841.1    143.1    143.1      0.0      4.9      0.6     30.0      2              /PD_TOP        (1.10)
i_0_4/i_73/A->ZN         INV_X8                  rf    849.4      8.3      8.3      0.0     15.3      0.6      8.9      2              /PD_TOP        (1.10)
i_0_4/i_72/A2->ZN        NOR2_X4*                fr    906.4     57.0     57.0      0.0      4.0      0.6     29.9      2              /PD_TOP        (1.10)
i_0_4/i_71/A->ZN         INV_X8                  rf    917.7     11.3     11.3      0.0     15.3      1.5     20.0      5              /PD_TOP        (1.10)
i_0_4/i_56/A3->ZN        OR3_X4                  ff    991.7     74.0     74.0      0.0      5.2      0.6      8.8      2              /PD_TOP        (1.10)
i_0_4/i_53/A->ZN         OAI21_X4                fr   1027.0     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_4/i_52/A->ZN         INV_X8                  rf   1032.9      5.9      5.9      0.0     43.3      0.3      2.6      1              /PD_TOP        (1.10)
i_0_0_317/B1->ZN         AOI222_X4               fr   1166.9    134.0    134.0      0.0      3.3      0.6     30.2      2              /PD_TOP        (1.10)
i_0_0_316/A->ZN          INV_X8                  rf   1182.5     15.6     15.6      0.0     20.7      0.9     34.4      3              /PD_TOP        (1.10)
i_0_11/i_263/A->ZN       INV_X8                  fr   1193.2     10.7     10.7      0.0      6.9      0.7      8.2      2              /PD_TOP        (1.10)
i_0_11/i_190/A2->ZN      NAND4_X4                rf   1240.7     47.5     47.5      0.0      6.3      0.3     25.8      1              /PD_TOP        (1.10)
i_0_11/i_189/A->ZN       INV_X8                  fr   1273.3     32.6     32.6      0.0     33.5      1.2     37.9      4              /PD_TOP        (1.10)
i_0_11/i_188/A1->ZN      NAND4_X4*               rf   1321.9     48.6     48.6      0.0     13.7      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_187/A->ZN       INV_X8                  fr   1337.8     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_186/A1->ZN      NAND4_X4*               rf   1384.2     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_185/A->ZN       INV_X8                  fr   1400.1     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_184/A1->ZN      NAND4_X4*               rf   1446.5     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_183/A->ZN       INV_X8                  fr   1462.4     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_182/A1->ZN      NAND4_X4*               rf   1508.8     46.4     46.4      0.0      7.3      0.6     30.3      2              /PD_TOP        (1.10)
i_0_11/i_181/A->ZN       INV_X8                  fr   1524.7     15.9     15.9      0.0     15.3      0.9     12.2      3              /PD_TOP        (1.10)
i_0_11/i_166/A1->ZN      NAND2_X4*               rf   1562.8     38.1     38.1      0.0      7.3      0.8     55.9      3              /PD_TOP        (1.10)
i_0_11/i_165/A->ZN       INV_X8                  fr   1580.4     17.6     17.6      0.0     15.3      1.2     16.2      4              /PD_TOP        (1.10)
i_0_11/i_164/A1->ZN      NAND2_X4*               rf   1613.1     32.7     32.7      0.0      8.3      1.4     41.5      5              /PD_TOP        (1.10)
i_0_11/i_100/A3->ZN      OR3_X4                  ff   1691.1     78.0     78.0      0.0     15.3      0.6      8.8      2              /PD_TOP        (1.10)
i_0_11/i_97/A->ZN        OAI21_X4                fr   1726.4     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_0_11/i_96/A->ZN        INV_X8                  rf   1733.1      6.7      6.7      0.0     43.3      0.3      4.4      1              /PD_TOP        (1.10)
i_0_0_119/A1->ZN         AOI22_X4                fr   1790.2     57.1     57.1      0.0      3.5      0.3     25.8      1              /PD_TOP        (1.10)
i_0_0_118/A->ZN          INV_X4                  rf   1794.8      4.6      4.6      0.0     50.3      0.3      1.4      1              /PD_TOP        (1.10)
c_reg[53]/D              DFF_X1                   f   1794.8      0.2               0.2      3.2                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_reg[63]/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 109.0
Slack: 891.0
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0    104                                   
clk_gate_c_reg/CK->GCK   CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     64              /PD_TOP        (1.10)
c_reg[63]/CK->Q          DFF_X1                  rr    108.8    108.8    108.8      0.0      0.0      2.5     12.5      1              /PD_TOP        (1.10)
c[63]                                             r    109.0      0.2               0.2     31.3                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    422.5
2    |I2R    | 1.000|      0.0|    167.2
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    891.0
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 115.865000 -bottom 85.865 -top 115.865000
info:    create placement blockage 'blk_top' (0.000000 85.865000) (115.865000 115.865000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 115.865000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (115.865000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 115.865000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 115.865000)  [FP-103]
> create_blockage -name blk_right -type macro -left 85.865 -right 115.865000 -bottom 0 -top 115.865000
info:    create placement blockage 'blk_right' (85.865000 0.000000) (115.865000 115.865000)  [FP-103]
> optimize -place
starting optimize at 00:03:12(cpu)/1:14:24(wall) 330MB(vsz)/683MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 167 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 167 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 167 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 63.49% average utilization: 61.55%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 167.2ps
info:	placing 130 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 61.94% average utilization: 61.56%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              7825.04
Average Wire      =                60.19
Longest Wire      =                63.08
Shortest Wire     =                57.40
WNS               = 167.0ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 167.0ps
done optimize placement at 00:03:13(cpu)/1:14:25(wall) 331MB(vsz)/683MB(peak)
finished optimize at 00:03:13(cpu)/1:14:25(wall) 331MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/seq_multiplier/verilog/demo_seq_multiplier.syn.v' for module 'seq_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog booth_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'booth_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module booth_multiplier
starting synthesize at 00:03:14(cpu)/1:24:40(wall) 308MB(vsz)/683MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'booth_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v:1)[7])  [VLOG-400]
info:    module 'booth_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'booth_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:03:15(cpu)/1:24:40(wall) 317MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_synthesized.odb
info:    design 'booth_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'booth_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       6|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+----------------+-----------+------------
                        |                |Area (squm)|Leakage (uW)
------------------------+----------------+-----------+------------
Design Name             |booth_multiplier|           |            
  Total Instances       |            1488|       2633|      52.079
    Macros              |               0|          0|       0.000
    Pads                |               0|          0|       0.000
    Phys                |               0|          0|       0.000
    Blackboxes          |               0|          0|       0.000
    Cells               |            1488|       2633|      52.079
      Buffers           |               0|          0|       0.000
      Inverters         |             393|        209|       5.641
      Clock-Gates       |               6|         24|       0.355
      Combinational     |             856|       1264|      26.919
      Latches           |               0|          0|       0.000
      FlipFlops         |             233|       1136|      19.165
       Single-Bit FF    |             233|       1136|      19.165
       Multi-Bit FF     |               0|          0|       0.000
       Clock-Gated      |             169|           |            
       Bits             |             233|       1136|      19.165
         Load-Enabled   |               0|           |            
         Clock-Gated    |             169|           |            
  Tristate Pin Count    |              64|           |            
Physical Info           |Unplaced        |           |            
  Chip Size (mm x mm)   |                |          0|            
  Fixed Cell Area       |                |          0|            
    Phys Only           |               0|          0|            
  Placeable Area        |                |          0|            
  Movable Cell Area     |                |       2633|            
  Utilization (%)       |                |           |            
  Chip Utilization (%)  |                |           |            
  Total Wire Length (mm)|           0.000|           |            
  Longest Wire (mm)     |                |           |            
  Average Wire (mm)     |                |           |            
------------------------+----------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:03:15(cpu)/1:24:41(wall) 317MB(vsz)/683MB(peak)
Log file for child PID=23715:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=23717:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=23720:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=23722:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 2631.5squm (#1, 0 secs)
info: optimized 'booth_multiplier__genmod__0' area changed -647.7squm (x1), total 1983.8squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1983.8squm (#3, 0 secs)
info: optimized 'booth_multiplier__genmod__0' area changed 0.0squm (x1), total 1983.8squm (#4)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1983.8squm (#5, 0 secs)
done optimizing area at 00:03:38(cpu)/1:25:03(wall) 322MB(vsz)/683MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'booth_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1983.8squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -845.6ps
info: activated path group I2R @ -1016.6ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 704.1ps
info: (0) optimizing 'i_64/a[1]' (path group I2R) @ -1016.6ps(1/2) (0 secs)
info: (1) optimizing 'i_64/b[1]' (path group I2R) @ -1323.4ps(1/2) (2 secs)
info: finished path group I2R @ 78.1ps
info: finished path group default @ 254.4ps
info: finished path group R2O @ 704.0ps
info: reactivating path groups
info: reactivated path group default @ 254.4ps
info: reactivated path group I2R @ 78.1ps
info: reactivated path group R2O @ 704.0ps
info: finished path group I2R @ 78.1ps
info: finished path group default @ 254.4ps
info: finished path group R2O @ 704.0ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module booth_multiplier
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 78.1ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:03:44(cpu)/1:25:09(wall) 330MB(vsz)/683MB(peak)
finished optimize at 00:03:44(cpu)/1:25:09(wall) 330MB(vsz)/683MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SC_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: c_reg[62]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1966.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.7)
Data arrival time: 1711.9
Slack: 254.4
Logic depth: 47
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
clk_gate_SC_reg/CK->GCK  CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     38              /PD_TOP        (1.10)
SC_reg[0]/CK->Q          DFFR_X1                 rr    130.0    130.0    130.0      0.0      0.0      1.3     15.0      4              /PD_TOP        (1.10)
i_64_2_343/A3->ZN        NOR3_X4                 rf    147.1     17.1     17.1      0.0     37.8      0.3      4.6      1              /PD_TOP        (1.10)
i_64_2_341/A2->ZN        NAND3_X4*               fr    208.6     61.5     61.5      0.0      6.7     14.5    128.3     37              /PD_TOP        (1.10)
i_64_2_364/A->ZN         INV_X32                 rf    222.6     14.0     13.4      0.6     15.3     13.7     98.1     35              /PD_TOP        (1.10)
i_64_2_340/A2->ZN        AND2_X4*                ff    284.6     62.0     61.4      0.6      6.5     12.8     94.7     32              /PD_TOP        (1.10)
i_64_2_278/A2->ZN        AOI222_X4               fr    406.9    122.3    121.7      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_64_2_277/A->ZN         INV_X8                  rf    419.5     12.6     12.6      0.0     18.4      1.8     22.8      6              /PD_TOP        (1.10)
i_64_196/i_3/B->ZN       XNOR2_X2                ff    460.7     41.2     41.2      0.0      5.6      0.6      7.9      2              /PD_TOP        (1.10)
i_64_196/i_7/A1->ZN      AOI22_X4                fr    498.6     37.9     37.9      0.0     14.4      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_11/A1->ZN     OAI22_X4                rf    523.5     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_15/A1->ZN     AOI22_X4                fr    560.7     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_19/A1->ZN     OAI22_X4                rf    585.6     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_23/A1->ZN     AOI22_X4                fr    622.8     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_27/A1->ZN     OAI22_X4                rf    647.7     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_31/A1->ZN     AOI22_X4                fr    684.9     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_35/A1->ZN     OAI22_X4                rf    709.8     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_39/A1->ZN     AOI22_X4                fr    747.0     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_43/A1->ZN     OAI22_X4                rf    771.9     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_47/A1->ZN     AOI22_X4                fr    809.1     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_51/A1->ZN     OAI22_X4                rf    834.0     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_55/A1->ZN     AOI22_X4                fr    871.2     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_59/A1->ZN     OAI22_X4                rf    896.1     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_63/A1->ZN     AOI22_X4                fr    933.3     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_67/A1->ZN     OAI22_X4                rf    958.2     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_71/A1->ZN     AOI22_X4                fr    995.4     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_75/A1->ZN     OAI22_X4                rf   1020.3     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_79/A1->ZN     AOI22_X4                fr   1057.5     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_83/A1->ZN     OAI22_X4                rf   1082.4     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_87/A1->ZN     AOI22_X4                fr   1119.6     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_91/A1->ZN     OAI22_X4                rf   1144.5     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_95/A1->ZN     AOI22_X4                fr   1181.7     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_99/A1->ZN     OAI22_X4                rf   1206.6     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_103/A1->ZN    AOI22_X4                fr   1243.8     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_107/A1->ZN    OAI22_X4                rf   1268.7     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_111/A1->ZN    AOI22_X4                fr   1305.9     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_115/A1->ZN    OAI22_X4                rf   1330.8     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_119/A1->ZN    AOI22_X4*               fr   1395.7     64.9     64.9      0.0     12.5      1.0     31.2      3              /PD_TOP        (1.10)
i_64_196/i_124/A->ZN     INV_X8                  rf   1401.9      6.2      6.2      0.0     15.3      0.3      2.0      1              /PD_TOP        (1.10)
i_64_196/i_125/A1->ZN    OAI33_X1                fr   1455.1     53.2     53.2      0.0      3.2      0.3      3.5      1              /PD_TOP        (1.10)
i_64_196/i_126/A->ZN     XNOR2_X2                rr   1507.1     52.0     52.0      0.0     70.5      0.3      4.4      1              /PD_TOP        (1.10)
i_64_2_270/A1->ZN        OAI22_X4                rf   1528.4     21.3     21.3      0.0     23.5      0.3      4.6      1              /PD_TOP        (1.10)
i_64_2_366/A1->ZN        NOR2_X4*                fr   1584.6     56.2     56.2      0.0     11.0      0.9     31.7      3              /PD_TOP        (1.10)
i_64_201/i_272/A->ZN     INV_X8                  rf   1592.7      8.1      8.1      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_64_201/i_204/A2->ZN    NAND4_X4*               fr   1626.0     33.3     33.3      0.0      3.9      0.6     29.8      2              /PD_TOP        (1.10)
i_64_201/i_203/A->ZN     INV_X8                  rf   1632.9      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_64_201/i_195/A2->ZN    NOR2_X4                 fr   1686.0     53.1     53.1      0.0      3.5      0.3     25.7      1              /PD_TOP        (1.10)
i_64_2_125/A->ZN         INV_X8                  rf   1692.9      6.9      6.9      0.0     40.2      0.3      4.3      1              /PD_TOP        (1.10)
i_64_2_110/B1->ZN        AOI21_X2                fr   1711.9     19.0     19.0      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1711.9      0.0               0.0     16.9                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[1]
    (Clocked by rtDefaultClock R)
Endpoint: c_reg[62]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1966.3
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 33.7)
Data arrival time: 1894.0
Slack: 72.3
Logic depth: 43
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[1]                     {set_input_delay}        f    200.0    200.0    200.0                        3.2     35.2      3                                   
i_64_2_278/B2->ZN        AOI222_X4               fr    589.0    389.0    388.8      0.2    707.3      0.3     25.8      1              /PD_TOP        (1.10)
i_64_2_277/A->ZN         INV_X8                  rf    601.6     12.6     12.6      0.0     18.4      1.8     22.8      6              /PD_TOP        (1.10)
i_64_196/i_3/B->ZN       XNOR2_X2                ff    642.8     41.2     41.2      0.0      5.6      0.6      7.9      2              /PD_TOP        (1.10)
i_64_196/i_7/A1->ZN      AOI22_X4                fr    680.7     37.9     37.9      0.0     14.4      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_11/A1->ZN     OAI22_X4                rf    705.6     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_15/A1->ZN     AOI22_X4                fr    742.8     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_19/A1->ZN     OAI22_X4                rf    767.7     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_23/A1->ZN     AOI22_X4                fr    804.9     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_27/A1->ZN     OAI22_X4                rf    829.8     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_31/A1->ZN     AOI22_X4                fr    867.0     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_35/A1->ZN     OAI22_X4                rf    891.9     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_39/A1->ZN     AOI22_X4                fr    929.1     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_43/A1->ZN     OAI22_X4                rf    954.0     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_47/A1->ZN     AOI22_X4                fr    991.2     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_51/A1->ZN     OAI22_X4                rf   1016.1     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_55/A1->ZN     AOI22_X4                fr   1053.3     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_59/A1->ZN     OAI22_X4                rf   1078.2     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_63/A1->ZN     AOI22_X4                fr   1115.4     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_67/A1->ZN     OAI22_X4                rf   1140.3     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_71/A1->ZN     AOI22_X4                fr   1177.5     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_75/A1->ZN     OAI22_X4                rf   1202.4     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_79/A1->ZN     AOI22_X4                fr   1239.6     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_83/A1->ZN     OAI22_X4                rf   1264.5     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_87/A1->ZN     AOI22_X4                fr   1301.7     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_91/A1->ZN     OAI22_X4                rf   1326.6     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_95/A1->ZN     AOI22_X4                fr   1363.8     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_99/A1->ZN     OAI22_X4                rf   1388.7     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_103/A1->ZN    AOI22_X4                fr   1425.9     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_107/A1->ZN    OAI22_X4                rf   1450.8     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_111/A1->ZN    AOI22_X4                fr   1488.0     37.2     37.2      0.0     12.5      0.7      7.9      2              /PD_TOP        (1.10)
i_64_196/i_115/A1->ZN    OAI22_X4                rf   1512.9     24.9     24.9      0.0     29.1      0.7      7.8      2              /PD_TOP        (1.10)
i_64_196/i_119/A1->ZN    AOI22_X4*               fr   1577.8     64.9     64.9      0.0     12.5      1.0     31.2      3              /PD_TOP        (1.10)
i_64_196/i_124/A->ZN     INV_X8                  rf   1584.0      6.2      6.2      0.0     15.3      0.3      2.0      1              /PD_TOP        (1.10)
i_64_196/i_125/A1->ZN    OAI33_X1                fr   1637.2     53.2     53.2      0.0      3.2      0.3      3.5      1              /PD_TOP        (1.10)
i_64_196/i_126/A->ZN     XNOR2_X2                rr   1689.2     52.0     52.0      0.0     70.5      0.3      4.4      1              /PD_TOP        (1.10)
i_64_2_270/A1->ZN        OAI22_X4                rf   1710.5     21.3     21.3      0.0     23.5      0.3      4.6      1              /PD_TOP        (1.10)
i_64_2_366/A1->ZN        NOR2_X4*                fr   1766.7     56.2     56.2      0.0     11.0      0.9     31.7      3              /PD_TOP        (1.10)
i_64_201/i_272/A->ZN     INV_X8                  rf   1774.8      8.1      8.1      0.0     15.3      0.6      8.2      2              /PD_TOP        (1.10)
i_64_201/i_204/A2->ZN    NAND4_X4*               fr   1808.1     33.3     33.3      0.0      3.9      0.6     29.8      2              /PD_TOP        (1.10)
i_64_201/i_203/A->ZN     INV_X8                  rf   1815.0      6.9      6.9      0.0     15.3      0.3      4.4      1              /PD_TOP        (1.10)
i_64_201/i_195/A2->ZN    NOR2_X4                 fr   1868.1     53.1     53.1      0.0      3.5      0.3     25.7      1              /PD_TOP        (1.10)
i_64_2_125/A->ZN         INV_X8                  rf   1875.0      6.9      6.9      0.0     40.2      0.3      4.3      1              /PD_TOP        (1.10)
i_64_2_110/B1->ZN        AOI21_X2                fr   1894.0     19.0     19.0      0.0      3.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[62]/D              DFF_X1                   r   1894.0      0.0               0.0     16.9                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_64_64/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 296.0
Slack: 704.0
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
i_64_64/CK->Q            DFFR_X1*                rf    131.6    131.6    131.6      0.0      0.0      0.6     51.5      2              /PD_TOP        (1.10)
i_64_0/A->ZN             INV_X32                 fr    164.8     33.2     33.2      0.0     15.3     27.1    241.9     64              /PD_TOP        (1.10)
i_63/EN->Z               TBUF_X8                 rf    296.0    131.2    129.8      1.4     22.1      0.3     11.3      1              /PD_TOP        (1.10)
c[63]                                             f    296.0      0.0               0.0      6.5                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    254.4
2    |I2R    | 1.000|      0.0|     78.1
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    704.0
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 120.285000 -bottom 90.285 -top 120.285000
info:    create placement blockage 'blk_top' (0.000000 90.285000) (120.285000 120.285000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 120.285000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (120.285000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 120.285000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 120.285000)  [FP-103]
> create_blockage -name blk_right -type macro -left 90.285 -right 120.285000 -bottom 0 -top 120.285000
info:    create placement blockage 'blk_right' (90.285000 0.000000) (120.285000 120.285000)  [FP-103]
> optimize -place
starting optimize at 00:03:45(cpu)/1:25:09(wall) 330MB(vsz)/683MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 64  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 78 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 78 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 78 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 78 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 78 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 73.98% average utilization: 28.62%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              1984.32
Average Wire      =                10.12
Longest Wire      =               117.17
Shortest Wire     =                 0.00
WNS               = 78.1ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 64  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 77 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 77 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 77 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 73.98% average utilization: 28.62%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              8305.01
Average Wire      =                42.37
Longest Wire      =               117.17
Shortest Wire     =                19.64
WNS               = 77.8ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 77.8ps
done optimize placement at 00:06:04(cpu)/1:26:22(wall) 338MB(vsz)/749MB(peak)
finished optimize at 00:06:04(cpu)/1:26:22(wall) 338MB(vsz)/749MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/verilog/demo_booth_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/verilog/demo_booth_multiplier.syn.v' for module 'booth_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog booth_multiplier.v -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'booth_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module booth_multiplier
starting synthesize at 00:06:06(cpu)/1:40:16(wall) 310MB(vsz)/749MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'booth_multiplier' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v:1)[7])  [VLOG-400]
info:    module 'booth_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'booth_multiplier' (depth 1) (1#1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier/booth_multiplier.v:1)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:06:06(cpu)/1:40:17(wall) 320MB(vsz)/749MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_synthesized.odb
info:    design 'booth_multiplier' has no physical info  [WRITE-120]
warning: WrSdc.. design 'booth_multiplier' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|       6|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+----------------+-----------+------------
                        |                |Area (squm)|Leakage (uW)
------------------------+----------------+-----------+------------
Design Name             |booth_multiplier|           |            
  Total Instances       |            1529|       2590|      52.282
    Macros              |               0|          0|       0.000
    Pads                |               0|          0|       0.000
    Phys                |               0|          0|       0.000
    Blackboxes          |               0|          0|       0.000
    Cells               |            1529|       2590|      52.282
      Buffers           |               0|          0|       0.000
      Inverters         |             399|        212|       5.727
      Clock-Gates       |               6|         24|       0.355
      Combinational     |             891|       1300|      27.767
      Latches           |               0|          0|       0.000
      FlipFlops         |             233|       1054|      18.433
       Single-Bit FF    |             233|       1054|      18.433
       Multi-Bit FF     |               0|          0|       0.000
       Clock-Gated      |             169|           |            
       Bits             |             233|       1054|      18.433
         Load-Enabled   |               0|           |            
         Clock-Gated    |             169|           |            
  Tristate Pin Count    |              64|           |            
Physical Info           |Unplaced        |           |            
  Chip Size (mm x mm)   |                |          0|            
  Fixed Cell Area       |                |          0|            
    Phys Only           |               0|          0|            
  Placeable Area        |                |          0|            
  Movable Cell Area     |                |       2590|            
  Utilization (%)       |                |           |            
  Chip Utilization (%)  |                |           |            
  Total Wire Length (mm)|           0.000|           |            
  Longest Wire (mm)     |                |           |            
  Average Wire (mm)     |                |           |            
------------------------+----------------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst en a[31] a[30] a[29] a[28] a[27] a[26] a[25] a[24] a[23] a[22] a[21] a[20] a[19] a[18] a[17] a[16] a[15] a[14] a[13] a[12] a[11] a[10] a[9] a[8] a[7] a[6] a[5] a[4] a[3] a[2] a[1] a[0] b[31] b[30] b[29] b[28] b[27] b[26] b[25] b[24] b[23] b[22] b[21] b[20] b[19] b[18] b[17] b[16] b[15] b[14] b[13] b[12] b[11] b[10] b[9] b[8] b[7] b[6] b[5] b[4] b[3] b[2] b[1] b[0] } -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -from clk rst en {a[31]} {a[30]} {a[29]} {a[28]} {a[27]} {a[26]} {a[25]} {a[24]} {a[23]} {a[22]} {a[21]} {a[20]} {a[19]} {a[18]} {a[17]} {a[16]} {a[15]} {a[14]} {a[13]} {a[12]} {a[11]} {a[10]} {a[9]} {a[8]} {a[7]} {a[6]} {a[5]} {a[4]} {a[3]} {a[2]} {a[1]} {a[0]} {b[31]} {b[30]} {b[29]} {b[28]} {b[27]} {b[26]} {b[25]} {b[24]} {b[23]} {b[22]} {b[21]} {b[20]} {b[19]} {b[18]} {b[17]} {b[16]} {b[15]} {b[14]} {b[13]} {b[12]} {b[11]} {b[10]} {b[9]} {b[8]} {b[7]} {b[6]} {b[5]} {b[4]} {b[3]} {b[2]} {b[1]} {b[0]} -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> all_outputs
> group_path -name R2O -to { c[63] c[62] c[61] c[60] c[59] c[58] c[57] c[56] c[55] c[54] c[53] c[52] c[51] c[50] c[49] c[48] c[47] c[46] c[45] c[44] c[43] c[42] c[41] c[40] c[39] c[38] c[37] c[36] c[35] c[34] c[33] c[32] c[31] c[30] c[29] c[28] c[27] c[26] c[25] c[24] c[23] c[22] c[21] c[20] c[19] c[18] c[17] c[16] c[15] c[14] c[13] c[12] c[11] c[10] c[9] c[8] c[7] c[6] c[5] c[4] c[3] c[2] c[1] c[0] }
# group_path -to {c[63]} {c[62]} {c[61]} {c[60]} {c[59]} {c[58]} {c[57]} {c[56]} {c[55]} {c[54]} {c[53]} {c[52]} {c[51]} {c[50]} {c[49]} {c[48]} {c[47]} {c[46]} {c[45]} {c[44]} {c[43]} {c[42]} {c[41]} {c[40]} {c[39]} {c[38]} {c[37]} {c[36]} {c[35]} {c[34]} {c[33]} {c[32]} {c[31]} {c[30]} {c[29]} {c[28]} {c[27]} {c[26]} {c[25]} {c[24]} {c[23]} {c[22]} {c[21]} {c[20]} {c[19]} {c[18]} {c[17]} {c[16]} {c[15]} {c[14]} {c[13]} {c[12]} {c[11]} {c[10]} {c[9]} {c[8]} {c[7]} {c[6]} {c[5]} {c[4]} {c[3]} {c[2]} {c[1]} {c[0]}
> optimize -virtual
starting optimize at 00:06:07(cpu)/1:40:17(wall) 320MB(vsz)/749MB(peak)
Log file for child PID=24138:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=24139:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=24143:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=24147:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 2587.1squm (#1, 0 secs)
info: optimized 'booth_multiplier__genmod__0' area changed -616.1squm (x1), total 1971.1squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1971.1squm (#3, 0 secs)
info: optimized 'booth_multiplier__genmod__0' area changed 0.0squm (x1), total 1971.1squm (#4)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1971.1squm (#5, 0 secs)
done optimizing area at 00:06:33(cpu)/1:40:43(wall) 324MB(vsz)/749MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'booth_multiplier' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1971.1squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -889.4ps
info: activated path group I2R @ -1071.0ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 720.7ps
info: (0) optimizing 'i_64/a[1]' (path group I2R) @ -1071.0ps(1/2) (1 secs)
info: (1) optimizing 'i_64/b[1]' (path group I2R) @ -1295.1ps(1/2) (2 secs)
info: finished path group I2R @ 32.0ps
info: finished path group default @ 292.1ps
info: finished path group R2O @ 720.6ps
info: reactivating path groups
info: reactivated path group default @ 292.1ps
info: reactivated path group I2R @ 32.0ps
info: reactivated path group R2O @ 720.6ps
info: finished path group I2R @ 32.0ps
info: finished path group default @ 292.1ps
info: finished path group R2O @ 720.6ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module booth_multiplier
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 32.0ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:06:39(cpu)/1:40:48(wall) 333MB(vsz)/749MB(peak)
finished optimize at 00:06:39(cpu)/1:40:48(wall) 333MB(vsz)/749MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: SC_reg[0]/Q
    (Clocked by sysclk R)
Endpoint: c_reg[57]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1960.1
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.9)
Data arrival time: 1668.0
Slack: 292.1
Logic depth: 34
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
clk_gate_SC_reg/CK->GCK  CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     38              /PD_TOP        (1.10)
SC_reg[0]/CK->Q          DFF_X1                  rr    119.7    119.7    119.7      0.0      0.0      1.2     17.1      4              /PD_TOP        (1.10)
i_64_1_381/A3->ZN        NOR3_X4                 rf    137.1     17.4     17.4      0.0     41.9      0.3      4.2      1              /PD_TOP        (1.10)
i_64_1_409/A2->ZN        NAND2_X4*               fr    199.2     62.1     62.1      0.0      6.6     14.8    144.9     38              /PD_TOP        (1.10)
i_64_1_408/A->ZN         INV_X32                 rf    213.8     14.6     13.9      0.7     15.3     14.1    107.6     36              /PD_TOP        (1.10)
i_64_1_377/A2->ZN        AND2_X4*                ff    275.8     62.0     61.4      0.6      6.7     12.8     94.4     32              /PD_TOP        (1.10)
i_64_1_315/C2->ZN        AOI222_X4               fr    429.3    153.5    152.9      0.6     15.3      0.3     25.8      1              /PD_TOP        (1.10)
i_64_1_314/A->ZN         INV_X8                  rf    442.7     13.4     13.4      0.0     18.4      2.0     25.7      7              /PD_TOP        (1.10)
i_64_197/i_187/A1->ZN    NOR2_X4                 fr    464.3     21.6     21.6      0.0      5.9      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_184/A->ZN     AOI21_X4                rf    480.3     16.0     16.0      0.0     15.3      0.6      7.8      2              /PD_TOP        (1.10)
i_64_197/i_183/B2->ZN    OAI22_X4                fr    528.1     47.8     47.8      0.0      9.1      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_182/A->ZN     OAI21_X4                rf    552.3     24.2     24.2      0.0     34.6      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_181/A2->ZN    NAND2_X4                fr    574.0     21.7     21.7      0.0      9.4      0.9     12.0      3              /PD_TOP        (1.10)
i_64_197/i_175/A3->ZN    NOR3_X4                 rf    586.3     12.3     12.3      0.0     13.6      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_167/A4->ZN    NOR4_X4                 fr    687.4    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_64_197/i_161/A3->ZN    NOR3_X4                 rf    705.2     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_153/A4->ZN    NOR4_X4                 fr    806.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_147/A3->ZN    NOR3_X4                 rf    824.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_139/A4->ZN    NOR4_X4                 fr    926.2    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_133/A3->ZN    NOR3_X4                 rf    944.3     18.1     18.1      0.0     61.7      0.3      4.5      1              /PD_TOP        (1.10)
i_64_197/i_201/A1->ZN    NOR4_X4                 fr   1017.2     72.9     72.9      0.0      6.7      1.2     14.6      4              /PD_TOP        (1.10)
i_64_197/i_65/B1->ZN     AOI21_X4                rf   1042.1     24.9     24.9      0.0     67.7      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_64/B2->ZN     OAI21_X4                fr   1101.4     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_197/i_63/A->ZN      INV_X8                  rf   1109.8      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_58/A->Z       XOR2_X2                 ff   1159.4     49.6     49.6      0.0      3.9      0.3      2.7      1              /PD_TOP        (1.10)
i_64_1_287/A1->ZN        AOI222_X4               fr   1277.3    117.9    117.9      0.0     11.7      0.9     34.6      3              /PD_TOP        (1.10)
i_64_1_286/A->ZN         INV_X8                  rf   1292.5     15.2     15.2      0.0     23.1      0.8     30.6      3              /PD_TOP        (1.10)
i_64_203/i_196/A2->ZN    OR3_X4                  ff   1361.8     69.3     69.3      0.0      6.5      0.6      7.0      2              /PD_TOP        (1.10)
i_64_203/i_195/A2->ZN    OR3_X4                  ff   1444.5     82.7     82.7      0.0     12.7      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_194/A->ZN     INV_X8                  fr   1459.7     15.2     15.2      0.0     17.9      0.7      8.3      2              /PD_TOP        (1.10)
i_64_203/i_169/A4->ZN    NAND4_X4*               rf   1520.9     61.2     61.2      0.0      6.3      1.5     41.6      5              /PD_TOP        (1.10)
i_64_203/i_110/A3->ZN    OR3_X4                  ff   1598.9     78.0     78.0      0.0     15.3      0.6      8.8      2              /PD_TOP        (1.10)
i_64_203/i_107/A->ZN     OAI21_X4                fr   1634.2     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_106/A->ZN     INV_X8                  rf   1640.8      6.6      6.6      0.0     43.3      0.3      4.0      1              /PD_TOP        (1.10)
i_64_1_132/A1->ZN        NAND2_X4                fr   1652.3     11.5     11.5      0.0      3.4      0.3      4.2      1              /PD_TOP        (1.10)
i_64_1_131/A->ZN         OAI21_X2                rf   1668.0     15.7     15.7      0.0      9.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[57]/D              DFF_X1                   f   1668.0      0.0               0.0      7.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: a[6]
    (Clocked by rtDefaultClock R)
Endpoint: c_reg[57]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1960.1
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 39.9)
Data arrival time: 1928.1
Slack: 32.0
Logic depth: 33
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
a[6]                     {set_input_delay}        f    200.0    200.0    200.0                        3.3     11.9      3                                   
i_64_194/i_120/A1->ZN    OR3_X4                  ff    504.3    304.3    304.1      0.2    707.3      0.6      6.9      2              /PD_TOP        (1.10)
i_64_194/i_119/A1->ZN    OR2_X4                  ff    557.3     53.0     53.0      0.0     12.6      0.3     25.7      1              /PD_TOP        (1.10)
i_64_194/i_118/A->ZN     INV_X8                  fr    569.1     11.8     11.8      0.0     13.8      0.3      4.0      1              /PD_TOP        (1.10)
i_64_194/i_117/A1->ZN    NAND2_X4*               rf    597.1     28.0     28.0      0.0      5.2      0.8     34.7      3              /PD_TOP        (1.10)
i_64_194/i_116/A->ZN     INV_X8                  fr    613.1     16.0     16.0      0.0     15.3      0.8     12.3      3              /PD_TOP        (1.10)
i_64_194/i_6/A->ZN       AOI21_X2                rf    623.8     10.7     10.7      0.0      7.3      0.4      2.6      1              /PD_TOP        (1.10)
i_64_1_327/C1->ZN        AOI222_X4               fr    765.2    141.4    141.4      0.0      7.1      0.3     25.8      1              /PD_TOP        (1.10)
i_64_1_326/A->ZN         INV_X8                  rf    777.1     11.9     11.9      0.0     18.4      1.8     19.8      6              /PD_TOP        (1.10)
i_64_197/i_180/A1->ZN    NOR2_X4                 fr    807.9     30.8     30.8      0.0      5.2      0.8     11.5      3              /PD_TOP        (1.10)
i_64_197/i_177/A1->ZN    OR3_X4                  rr    837.2     29.3     29.3      0.0     23.7      0.6      8.7      2              /PD_TOP        (1.10)
i_64_197/i_175/A1->ZN    NOR3_X4                 rf    846.4      9.2      9.2      0.0      9.4      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_167/A4->ZN    NOR4_X4                 fr    947.5    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
i_64_197/i_161/A3->ZN    NOR3_X4                 rf    965.3     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_153/A4->ZN    NOR4_X4                 fr   1066.9    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_147/A3->ZN    NOR3_X4                 rf   1084.7     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
i_64_197/i_139/A4->ZN    NOR4_X4                 fr   1186.3    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
i_64_197/i_133/A3->ZN    NOR3_X4                 rf   1204.4     18.1     18.1      0.0     61.7      0.3      4.5      1              /PD_TOP        (1.10)
i_64_197/i_201/A1->ZN    NOR4_X4                 fr   1277.3     72.9     72.9      0.0      6.7      1.2     14.6      4              /PD_TOP        (1.10)
i_64_197/i_65/B1->ZN     AOI21_X4                rf   1302.2     24.9     24.9      0.0     67.7      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_64/B2->ZN     OAI21_X4                fr   1361.5     59.3     59.3      0.0      9.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_197/i_63/A->ZN      INV_X8                  rf   1369.9      8.4      8.4      0.0     43.3      0.6      7.9      2              /PD_TOP        (1.10)
i_64_197/i_58/A->Z       XOR2_X2                 ff   1419.5     49.6     49.6      0.0      3.9      0.3      2.7      1              /PD_TOP        (1.10)
i_64_1_287/A1->ZN        AOI222_X4               fr   1537.4    117.9    117.9      0.0     11.7      0.9     34.6      3              /PD_TOP        (1.10)
i_64_1_286/A->ZN         INV_X8                  rf   1552.6     15.2     15.2      0.0     23.1      0.8     30.6      3              /PD_TOP        (1.10)
i_64_203/i_196/A2->ZN    OR3_X4                  ff   1621.9     69.3     69.3      0.0      6.5      0.6      7.0      2              /PD_TOP        (1.10)
i_64_203/i_195/A2->ZN    OR3_X4                  ff   1704.6     82.7     82.7      0.0     12.7      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_194/A->ZN     INV_X8                  fr   1719.8     15.2     15.2      0.0     17.9      0.7      8.3      2              /PD_TOP        (1.10)
i_64_203/i_169/A4->ZN    NAND4_X4*               rf   1781.0     61.2     61.2      0.0      6.3      1.5     41.6      5              /PD_TOP        (1.10)
i_64_203/i_110/A3->ZN    OR3_X4                  ff   1859.0     78.0     78.0      0.0     15.3      0.6      8.8      2              /PD_TOP        (1.10)
i_64_203/i_107/A->ZN     OAI21_X4                fr   1894.3     35.3     35.3      0.0     13.2      0.3     25.7      1              /PD_TOP        (1.10)
i_64_203/i_106/A->ZN     INV_X8                  rf   1900.9      6.6      6.6      0.0     43.3      0.3      4.0      1              /PD_TOP        (1.10)
i_64_1_132/A1->ZN        NAND2_X4                fr   1912.4     11.5     11.5      0.0      3.4      0.3      4.2      1              /PD_TOP        (1.10)
i_64_1_131/A->ZN         OAI21_X2                rf   1928.1     15.7     15.7      0.0      9.5      0.3      1.5      1              /PD_TOP        (1.10)
c_reg[57]/D              DFF_X1                   f   1928.1      0.0               0.0      7.8                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: i_64_64/Q
    (Clocked by sysclk R)
Endpoint: c[63]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 279.4
Slack: 720.6
Logic depth: 2
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0      4                                   
i_64_64/CK->Q            DFF_X1*                 rf    115.0    115.0    115.0      0.0      0.0      0.6     30.1      2              /PD_TOP        (1.10)
i_64_0/A->ZN             INV_X32                 fr    148.2     33.2     33.2      0.0     15.3     27.3    242.1     64              /PD_TOP        (1.10)
i_63/EN->Z               TBUF_X8                 rf    279.4    131.2    129.8      1.4     22.1      0.3     11.3      1              /PD_TOP        (1.10)
c[63]                                             f    279.4      0.0               0.0      6.5                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    292.1
2    |I2R    | 1.000|      0.0|     32.0
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    720.6
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 121.215000 -bottom 91.215 -top 121.215000
info:    create placement blockage 'blk_top' (0.000000 91.215000) (121.215000 121.215000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 121.215000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (121.215000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 121.215000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 121.215000)  [FP-103]
> create_blockage -name blk_right -type macro -left 91.215 -right 121.215000 -bottom 0 -top 121.215000
info:    create placement blockage 'blk_right' (91.215000 0.000000) (121.215000 121.215000)  [FP-103]
> optimize -place
starting optimize at 00:06:39(cpu)/1:40:49(wall) 333MB(vsz)/749MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 64  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 32 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 81.23% average utilization: 29.92%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              2048.18
Average Wire      =                10.45
Longest Wire      =               118.12
Shortest Wire     =                 0.00
WNS               = 32.0ps
info:	placing 131 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 64  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 31 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 31 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 31 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 81.23% average utilization: 29.92%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              8378.38
Average Wire      =                42.75
Longest Wire      =               118.12
Shortest Wire     =                22.83
WNS               = 31.7ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 31.7ps
done optimize placement at 00:12:59(cpu)/1:43:48(wall) 343MB(vsz)/773MB(peak)
finished optimize at 00:12:59(cpu)/1:43:48(wall) 343MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/verilog/demo_booth_multiplier.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/booth_multiplier/verilog/demo_booth_multiplier.syn.v' for module 'booth_multiplier'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {unsigned_seq_multiplier.v fp_mul.v} -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'unsigned_seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v' using search_path variable.  [CMD-126]
info:    File 'fp_mul.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_mul
starting synthesize at 00:13:01(cpu)/1:49:59(wall) 310MB(vsz)/773MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_mul' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-400]
info:    synthesizing module 'unsigned_seq_multiplier' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'unsigned_seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'unsigned_seq_multiplier' (depth 2) (1#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-401]
info:    module 'fp_mul' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_mul' (depth 1) (2#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:13:01(cpu)/1:49:59(wall) 321MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_synthesized.odb
info:    design 'fp_mul' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_mul' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|      14|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_mul  |           |            
  Total Instances       |     534|       1339|      25.247
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |     534|       1339|      25.247
      Buffers           |       0|          0|       0.000
      Inverters         |      96|         51|       1.378
      Clock-Gates       |      11|         44|       0.651
      Combinational     |     252|        403|       8.933
      Latches           |       0|          0|       0.000
      FlipFlops         |     175|        841|      14.285
       Single-Bit FF    |     175|        841|      14.285
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |     146|           |            
       Bits             |     175|        841|      14.285
         Load-Enabled   |       0|           |            
         Clock-Gated    |     146|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1339|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] } -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]} -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> all_outputs
> group_path -name R2O -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> optimize -virtual
starting optimize at 00:13:02(cpu)/1:49:59(wall) 321MB(vsz)/773MB(peak)
Log file for child PID=24415:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=24417:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=24420:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=24423:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1337.7squm (#1, 0 secs)
info: optimized 'fp_mul__genmod__0' area changed -141.5squm (x1), total 1196.2squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1196.2squm (#3, 0 secs)
done optimizing area at 00:13:04(cpu)/1:50:01(wall) 324MB(vsz)/773MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_mul' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1196.2squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -52.5ps
info: activated path group I2R @ 1546.9ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 876.9ps
info: (0) optimizing 'i_0' (path group default) @ -52.5ps(1/2) (0 secs)
info: finished path group R2O @ 876.9ps
info: (1) optimizing 'i_0' (path group default) @ -52.5ps(1/3) (0 secs)
info: finished path group I2R @ 1546.9ps
info: (2) optimizing 'i_0' (path group default) @ -52.5ps(1/4) (0 secs)
info: finished path group default @ 845.5ps
info: reactivating path groups
info: reactivated path group default @ 845.5ps
info: reactivated path group I2R @ 1546.9ps
info: reactivated path group R2O @ 876.8ps
info: finished path group default @ 845.5ps
info: finished path group R2O @ 876.8ps
info: finished path group I2R @ 1546.9ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_mul
info: optimized 'fp_mul__genmod__0' area recovered 0.0 squm (x1), total 0.0 squm (1#1), 0.10 secs
info: area recovery done, total area reduction: 0.00squm (0.00%), slack: 845.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:13:05(cpu)/1:50:03(wall) 325MB(vsz)/773MB(peak)
finished optimize at 00:13:05(cpu)/1:50:03(wall) 325MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: mul_start_reg/Q
    (Clocked by sysclk R)
Endpoint: unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1964.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 35.1)
Data arrival time: 1119.4
Slack: 845.5
Logic depth: 22
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
mul_start_reg/CK->Q      DFF_X1*                 rr    176.1    176.1    176.1      0.0      0.0     15.4    148.6     49              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_119/A->ZN
                         INV_X32                 rf    187.6     11.5     10.9      0.6     15.3      6.3     55.7     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_24/A1->ZN
                         AND2_X4*                ff    248.5     60.9     60.7      0.2      5.2      8.7    107.5     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_27/B2->ZN
                         AOI22_X4                fr    325.7     77.2     76.9      0.3     15.3      0.3     25.8      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_28/A->ZN
                         INV_X8                  rf    336.3     10.6     10.6      0.0     50.3      0.8     12.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_123/A1->ZN
                         NOR2_X4                 fr    357.3     21.0     21.0      0.0      4.4      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_120/A->ZN
                         AOI21_X4                rf    373.2     15.9     15.9      0.0     15.3      0.6      7.7      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_119/A->ZN
                         OAI21_X4                fr    393.2     20.0     20.0      0.0      9.1      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_118/A2->ZN
                         NAND2_X4                rf    411.2     18.0     18.0      0.0     18.3      0.6      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_117/B2->ZN
                         OAI22_X4                fr    464.2     53.0     53.0      0.0      8.4      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_111/A3->ZN
                         NOR3_X4                 rf    481.3     17.1     17.1      0.0     39.9      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_103/A4->ZN
                         NOR4_X4                 fr    582.4    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_97/A3->ZN
                         NOR3_X4                 rf    600.2     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_89/A4->ZN
                         NOR4_X4                 fr    701.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_83/A3->ZN
                         NOR3_X4                 rf    719.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_75/A4->ZN
                         NOR4_X4*                fr    865.6    146.0    146.0      0.0      6.6      0.9     33.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_74/A->ZN
                         INV_X8                  rf    872.0      6.4      6.4      0.0     15.3      0.3      2.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_71/C1->ZN
                         AOI221_X2               fr    937.6     65.6     65.6      0.0      3.3      0.7      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_70/A->ZN
                         OAI21_X4                rf    980.9     43.3     43.3      0.0     61.1      0.3     25.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_69/A->ZN
                         INV_X8                  fr    998.5     17.6     17.6      0.0     18.6      0.9     12.9      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_68/A3->ZN
                         NOR3_X2                 rf   1007.9      9.4      9.4      0.0      7.5      0.3      2.9      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_65/B->ZN
                         AOI211_X2               fr   1076.1     68.2     68.2      0.0      6.3      0.3      4.0      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_64/B->ZN
                         XNOR2_X2                rr   1119.4     43.3     43.3      0.0     42.5      0.3      1.5      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
                         DFFR_X1                  r   1119.4      0.0               0.0     16.7                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b_s[22]
    (Clocked by rtDefaultClock R)
Endpoint: b_reg[22]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1747.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 253.0)
Data arrival time: 200.1
Slack: 1546.9
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b_s[22]                  {set_input_delay}        f    200.0    200.0    200.0                        2.0      3.1      1                                   
b_reg[22]/D              DFF_X1                   f    200.1      0.1               0.1    707.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[31]/Q
    (Clocked by sysclk R)
Endpoint: c_out[31]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 123.2
Slack: 876.8
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33              /PD_TOP        (1.10)
c_out_reg[31]/CK->Q      DFFR_X1                 rr    123.1    123.1    123.1      0.0      0.0      2.0     12.0      1              /PD_TOP        (1.10)
c_out[31]                                         r    123.2      0.1               0.1     31.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    845.5
2    |I2R    | 1.000|      0.0|   1546.9
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    876.8
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 105.555000 -bottom 75.555 -top 105.555000
info:    create placement blockage 'blk_top' (0.000000 75.555000) (105.555000 105.555000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 105.555000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (105.555000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 105.555000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 105.555000)  [FP-103]
> create_blockage -name blk_right -type macro -left 75.555 -right 105.555000 -bottom 0 -top 105.555000
info:    create placement blockage 'blk_right' (75.555000 0.000000) (105.555000 105.555000)  [FP-103]
> optimize -place
starting optimize at 00:13:05(cpu)/1:50:03(wall) 325MB(vsz)/773MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 876 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 876 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 876 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 68.86% average utilization: 59.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 845.5ps
info:	placing 99 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 68.86% average utilization: 59.86%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              5383.25
Average Wire      =                54.38
Longest Wire      =                56.21
Shortest Wire     =                51.80
WNS               = 845.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 845.5ps
done optimize placement at 00:13:06(cpu)/1:50:03(wall) 325MB(vsz)/773MB(peak)
finished optimize at 00:13:06(cpu)/1:50:03(wall) 325MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v' for module 'fp_mul'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {unsigned_seq_multiplier.v fp_mul.v} -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'unsigned_seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v' using search_path variable.  [CMD-126]
info:    File 'fp_mul.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_mul
starting synthesize at 00:13:07(cpu)/1:52:25(wall) 308MB(vsz)/773MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_mul' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-400]
info:    synthesizing module 'unsigned_seq_multiplier' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'unsigned_seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'unsigned_seq_multiplier' (depth 2) (1#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-401]
info:    module 'fp_mul' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_mul' (depth 1) (2#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:13:07(cpu)/1:52:26(wall) 318MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_synthesized.odb
info:    design 'fp_mul' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_mul' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|       0|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|      14|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_mul  |           |            
  Total Instances       |     576|       1349|      25.945
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |     576|       1349|      25.945
      Buffers           |       0|          0|       0.000
      Inverters         |     102|         54|       1.464
      Clock-Gates       |      11|         44|       0.651
      Combinational     |     288|        440|       9.815
      Latches           |       0|          0|       0.000
      FlipFlops         |     175|        811|      14.015
       Single-Bit FF    |     175|        811|      14.015
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |     146|           |            
       Bits             |     175|        811|      14.015
         Load-Enabled   |       0|           |            
         Clock-Gated    |     146|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1349|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] } -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]} -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> all_outputs
> group_path -name R2O -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> optimize -virtual
starting optimize at 00:13:08(cpu)/1:52:26(wall) 318MB(vsz)/773MB(peak)
Log file for child PID=24576:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=24578:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=24581:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=24583:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1346.8squm (#1, 0 secs)
info: optimized 'fp_mul__genmod__0' area changed -176.4squm (x1), total 1170.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1170.4squm (#3, 0 secs)
done optimizing area at 00:13:10(cpu)/1:52:28(wall) 324MB(vsz)/773MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_mul' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1170.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -52.5ps
info: activated path group I2R @ 1546.9ps
info: suspended path group I2O @ <ill>ps
info: activated path group R2O @ 892.3ps
info: (0) optimizing 'i_0' (path group default) @ -52.5ps(1/2) (0 secs)
info: finished path group R2O @ 892.3ps
info: (1) optimizing 'i_0' (path group default) @ -52.5ps(1/3) (0 secs)
info: finished path group I2R @ 1546.9ps
info: (2) optimizing 'i_0' (path group default) @ -52.5ps(1/4) (0 secs)
info: finished path group default @ 845.5ps
info: reactivating path groups
info: reactivated path group default @ 845.5ps
info: reactivated path group I2R @ 1546.9ps
info: reactivated path group R2O @ 892.2ps
info: finished path group default @ 845.5ps
info: finished path group R2O @ 892.2ps
info: finished path group I2R @ 1546.9ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_mul
info: optimized 'fp_mul__genmod__0' area recovered 0.3 squm (x1), total 0.3 squm (1#1), 0.22 secs
info: area recovery done, total area reduction: 0.27squm (0.02%), slack: 845.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:13:11(cpu)/1:52:29(wall) 331MB(vsz)/773MB(peak)
finished optimize at 00:13:11(cpu)/1:52:29(wall) 331MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: mul_start_reg/Q
    (Clocked by sysclk R)
Endpoint: unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1964.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 35.1)
Data arrival time: 1119.4
Slack: 845.5
Logic depth: 22
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
mul_start_reg/CK->Q      DFF_X1*                 rr    176.1    176.1    176.1      0.0      0.0     15.4    148.6     49              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_119/A->ZN
                         INV_X32                 rf    187.6     11.5     10.9      0.6     15.3      6.3     55.7     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_24/A1->ZN
                         AND2_X4*                ff    248.5     60.9     60.7      0.2      5.2      8.7    107.5     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_27/B2->ZN
                         AOI22_X4                fr    325.7     77.2     76.9      0.3     15.3      0.3     25.8      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_28/A->ZN
                         INV_X8                  rf    336.3     10.6     10.6      0.0     50.3      0.8     12.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_123/A1->ZN
                         NOR2_X4                 fr    357.3     21.0     21.0      0.0      4.4      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_120/A->ZN
                         AOI21_X4                rf    373.2     15.9     15.9      0.0     15.3      0.6      7.7      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_119/A->ZN
                         OAI21_X4                fr    393.2     20.0     20.0      0.0      9.1      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_118/A2->ZN
                         NAND2_X4                rf    411.2     18.0     18.0      0.0     18.3      0.6      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_117/B2->ZN
                         OAI22_X4                fr    464.2     53.0     53.0      0.0      8.4      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_111/A3->ZN
                         NOR3_X4                 rf    481.3     17.1     17.1      0.0     39.9      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_103/A4->ZN
                         NOR4_X4                 fr    582.4    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_97/A3->ZN
                         NOR3_X4                 rf    600.2     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_89/A4->ZN
                         NOR4_X4                 fr    701.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_83/A3->ZN
                         NOR3_X4                 rf    719.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_75/A4->ZN
                         NOR4_X4*                fr    865.6    146.0    146.0      0.0      6.6      0.9     33.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_74/A->ZN
                         INV_X8                  rf    872.0      6.4      6.4      0.0     15.3      0.3      2.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_71/C1->ZN
                         AOI221_X2               fr    937.6     65.6     65.6      0.0      3.3      0.7      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_70/A->ZN
                         OAI21_X4                rf    980.9     43.3     43.3      0.0     61.1      0.3     25.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_69/A->ZN
                         INV_X8                  fr    998.5     17.6     17.6      0.0     18.6      0.9     12.9      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_68/A3->ZN
                         NOR3_X2                 rf   1007.9      9.4      9.4      0.0      7.5      0.3      2.9      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_65/B->ZN
                         AOI211_X2               fr   1076.1     68.2     68.2      0.0      6.3      0.3      4.0      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_64/B->ZN
                         XNOR2_X2                rr   1119.4     43.3     43.3      0.0     42.5      0.3      1.5      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
                         DFFR_X1                  r   1119.4      0.0               0.0     16.7                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b_s[22]
    (Clocked by rtDefaultClock R)
Endpoint: b_reg[22]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1747.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 253.0)
Data arrival time: 200.1
Slack: 1546.9
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b_s[22]                  {set_input_delay}        f    200.0    200.0    200.0                        2.0      3.1      1                                   
b_reg[22]/D              DFF_X1                   f    200.1      0.1               0.1    707.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: c_out_reg[31]/Q
    (Clocked by sysclk R)
Endpoint: c_out[31]
    (Clocked by sysclk R)
Path Group: R2O
Data required time: 1000.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Out delay: 1000.0)
Data arrival time: 107.8
Slack: 892.2
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
clk_gate_overflow_reg/CK->GCK
                         CLKGATETST_X1           rr      0.0      0.0      0.0      0.0      0.0      0.0      0.0     33              /PD_TOP        (1.10)
c_out_reg[31]/CK->Q      DFF_X1                  rr    107.7    107.7    107.7      0.0      0.0      2.0     12.0      1              /PD_TOP        (1.10)
c_out[31]                                         r    107.8      0.1               0.1     30.2                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    845.5
2    |I2R    | 1.000|      0.0|   1546.9
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|    892.2
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 105.080000 -bottom 75.08 -top 105.080000
info:    create placement blockage 'blk_top' (0.000000 75.080000) (105.080000 105.080000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 105.080000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (105.080000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 105.080000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 105.080000)  [FP-103]
> create_blockage -name blk_right -type macro -left 75.08 -right 105.080000 -bottom 0 -top 105.080000
info:    create placement blockage 'blk_right' (75.080000 0.000000) (105.080000 105.080000)  [FP-103]
> optimize -place
starting optimize at 00:13:12(cpu)/1:52:29(wall) 331MB(vsz)/773MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 892 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 892 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 892 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.75% average utilization: 58.63%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 845.5ps
info:	placing 99 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 64.61% average utilization: 58.06%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              5373.57
Average Wire      =                54.28
Longest Wire      =                56.63
Shortest Wire     =                52.50
WNS               = 845.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 845.5ps
done optimize placement at 00:13:12(cpu)/1:52:30(wall) 332MB(vsz)/773MB(peak)
finished optimize at 00:13:12(cpu)/1:52:30(wall) 332MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/area.rpt
> write_verilog /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v
info:    writing Verilog file '/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/verilog/demo_fp_mul.syn.v' for module 'fp_mul'  [WRITE-100]

-----------------------------

Design data exported to output dir.

-----------------------------

> source ./scripts/4_clear_designs.tcl
> delete_design
> remove_upf
> source scripts/run.tcl
> source scripts/0_init_design.tcl
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt exists and will be used.
/mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb exists and will be used.
> config_report timing -format {cell edge arrival delay arc_delay net_delay slew net_load load fanout location power_domain}

-----------------------------

Done setting design variables

-----------------------------

> source scripts/1_read_design.tcl
> read_library NangateOpenCellLibrary_typical.lib
info:    File 'NangateOpenCellLibrary_typical.lib', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary_typical.lib' using search_path variable.  [CMD-126]
> read_lef NangateOpenCellLibrary.tech.lef
info:    File 'NangateOpenCellLibrary.tech.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.tech.lef' using search_path variable.  [CMD-126]
info:    units per micron 2000 defined in LEF is ignored. Tool uses 20000 units per micron.  [LEF-118]
info:    use manufacturing grid 100  [LEF-110]
warning: layer 'metal1' read in previously - ignored  [LEF-103]
warning: layer 'metal2' read in previously - ignored  [LEF-103]
warning: layer 'metal3' read in previously - ignored  [LEF-103]
warning: layer 'metal4' read in previously - ignored  [LEF-103]
warning: layer 'metal5' read in previously - ignored  [LEF-103]
warning: layer 'metal6' read in previously - ignored  [LEF-103]
warning: layer 'metal7' read in previously - ignored  [LEF-103]
warning: layer 'metal8' read in previously - ignored  [LEF-103]
warning: layer 'metal9' read in previously - ignored  [LEF-103]
warning: layer 'metal10' read in previously - ignored  [LEF-103]
-------> Message [LEF-103] suppressed 1 times
warning: site 'FreePDK45_38x28_10R_NP_162NW_34O' read in previously - ignored  [LEF-104]
> read_lef NangateOpenCellLibrary.macro.lef
info:    File 'NangateOpenCellLibrary.macro.lef', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/lib_data/NangateOpenCellLibrary.macro.lef' using search_path variable.  [CMD-126]
warning: macro 'AND2_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND2_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND3_X4' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X1' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X2' read in previously - ignored  [LEF-105]
warning: macro 'AND4_X4' read in previously - ignored  [LEF-105]
warning: macro 'ANTENNA_X1' read in previously - ignored  [LEF-105]
> get_power_domains *
> load_upf /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> source /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder.85.upf
> create_power_domain PD_TOP
-------> Message [LEF-105] suppressed 124 times
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
> create_supply_net VDD
> create_supply_net VSS
> create_supply_port VDD
> connect_supply_net VDD -ports VDD
> connect_supply_net VDD -ports VDD
> set_domain_supply_net PD_TOP -primary_power_net VDD -primary_ground_net VSS
> create_supply_set PD_TOP_primary -function {power VDD} -function {ground VSS}
> associate_supply_set PD_TOP_primary -handle PD_TOP.primary
> add_port_state VDD -state {on85 0.85} -state {on95 0.95}
> create_pst pst1 -supplies VDD
warning: supply name 'VDD' matches both supply port and supply net - assuming supply port  [PF-207]
> add_pst_state st0 -pst pst1 -state on85
> config_tolerance -blackbox true -connection_mismatch true -missing_physical_library true -continue_on_error false
> read_verilog {unsigned_seq_multiplier.v fp_mul.v} -include {/mnt/hgfs/shared/VLSI-Multipliers/src/rtl//** /mnt/hgfs/shared/VLSI-Multipliers/src/lib_data /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/booth_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/fp /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/multiplierTree /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/simpleMultiplier /mnt/hgfs/shared/VLSI-Multipliers/src/rtl/verilog_multiplier}
info:    File 'unsigned_seq_multiplier.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v' using search_path variable.  [CMD-126]
info:    File 'fp_mul.v', resolved to path '/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v' using search_path variable.  [CMD-126]
> set_max_route_layer 8
> set_dont_use {NangateOpenCellLibrary/AND2_X1 NangateOpenCellLibrary/AND2_X2 NangateOpenCellLibrary/AND2_X4 NangateOpenCellLibrary/AND3_X1 NangateOpenCellLibrary/AND3_X2 NangateOpenCellLibrary/AND3_X4 NangateOpenCellLibrary/AND4_X1 NangateOpenCellLibrary/AND4_X2 NangateOpenCellLibrary/AND4_X4 NangateOpenCellLibrary/ANTENNA_X1 NangateOpenCellLibrary/AOI21_X1 NangateOpenCellLibrary/AOI21_X2 NangateOpenCellLibrary/AOI21_X4 NangateOpenCellLibrary/AOI22_X1 NangateOpenCellLibrary/AOI22_X2 NangateOpenCellLibrary/AOI22_X4 NangateOpenCellLibrary/AOI211_X1 NangateOpenCellLibrary/AOI211_X2 NangateOpenCellLibrary/AOI211_X4 NangateOpenCellLibrary/AOI221_X1 NangateOpenCellLibrary/AOI221_X2 NangateOpenCellLibrary/AOI221_X4 NangateOpenCellLibrary/AOI222_X1 NangateOpenCellLibrary/AOI222_X2 NangateOpenCellLibrary/AOI222_X4 NangateOpenCellLibrary/BUF_X1 NangateOpenCellLibrary/BUF_X2 NangateOpenCellLibrary/BUF_X4 NangateOpenCellLibrary/BUF_X8 NangateOpenCellLibrary/BUF_X16 NangateOpenCellLibrary/BUF_X32 NangateOpenCellLibrary/CLKBUF_X1 NangateOpenCellLibrary/CLKBUF_X2 NangateOpenCellLibrary/CLKBUF_X3 NangateOpenCellLibrary/CLKGATETST_X1 NangateOpenCellLibrary/CLKGATETST_X2 NangateOpenCellLibrary/CLKGATETST_X4 NangateOpenCellLibrary/CLKGATETST_X8 NangateOpenCellLibrary/CLKGATE_X1 NangateOpenCellLibrary/CLKGATE_X2 NangateOpenCellLibrary/CLKGATE_X4 NangateOpenCellLibrary/CLKGATE_X8 NangateOpenCellLibrary/DFFRS_X1 NangateOpenCellLibrary/DFFRS_X2 NangateOpenCellLibrary/DFFR_X1 NangateOpenCellLibrary/DFFR_X2 NangateOpenCellLibrary/DFFS_X1 NangateOpenCellLibrary/DFFS_X2 NangateOpenCellLibrary/DFF_X1 NangateOpenCellLibrary/DFF_X2 NangateOpenCellLibrary/DLH_X1 NangateOpenCellLibrary/DLH_X2 NangateOpenCellLibrary/DLL_X1 NangateOpenCellLibrary/DLL_X2 NangateOpenCellLibrary/FA_X1 NangateOpenCellLibrary/FILLCELL_X1 NangateOpenCellLibrary/FILLCELL_X2 NangateOpenCellLibrary/FILLCELL_X4 NangateOpenCellLibrary/FILLCELL_X8 NangateOpenCellLibrary/FILLCELL_X16 NangateOpenCellLibrary/FILLCELL_X32 NangateOpenCellLibrary/HA_X1 NangateOpenCellLibrary/INV_X1 NangateOpenCellLibrary/INV_X2 NangateOpenCellLibrary/INV_X4 NangateOpenCellLibrary/INV_X8 NangateOpenCellLibrary/INV_X16 NangateOpenCellLibrary/INV_X32 NangateOpenCellLibrary/LOGIC0_X1 NangateOpenCellLibrary/LOGIC1_X1 NangateOpenCellLibrary/MUX2_X1 NangateOpenCellLibrary/MUX2_X2 NangateOpenCellLibrary/NAND2_X1 NangateOpenCellLibrary/NAND2_X2 NangateOpenCellLibrary/NAND2_X4 NangateOpenCellLibrary/NAND3_X1 NangateOpenCellLibrary/NAND3_X2 NangateOpenCellLibrary/NAND3_X4 NangateOpenCellLibrary/NAND4_X1 NangateOpenCellLibrary/NAND4_X2 NangateOpenCellLibrary/NAND4_X4 NangateOpenCellLibrary/NOR2_X1 NangateOpenCellLibrary/NOR2_X2 NangateOpenCellLibrary/NOR2_X4 NangateOpenCellLibrary/NOR3_X1 NangateOpenCellLibrary/NOR3_X2 NangateOpenCellLibrary/NOR3_X4 NangateOpenCellLibrary/NOR4_X1 NangateOpenCellLibrary/NOR4_X2 NangateOpenCellLibrary/NOR4_X4 NangateOpenCellLibrary/OAI21_X1 NangateOpenCellLibrary/OAI21_X2 NangateOpenCellLibrary/OAI21_X4 NangateOpenCellLibrary/OAI22_X1 NangateOpenCellLibrary/OAI22_X2 NangateOpenCellLibrary/OAI22_X4 NangateOpenCellLibrary/OAI33_X1 NangateOpenCellLibrary/OAI211_X1 NangateOpenCellLibrary/OAI211_X2 NangateOpenCellLibrary/OAI211_X4 ...(34 more)} false
> set_clock_gating_options -control_point before -minimum_bitwidth 4 -sequential_cell latch
info:    test control port not specified - will tie test control pin to 0  [POWER-109]
> set_parameter ungroup_small_hierarchies 0
info:    Parameter 'ungroup_small_hierarchies' set to '0'  [PARAM-104]

-----------------------------

Done preparing design for synthesis

-----------------------------

> source scripts/2_synthesize_optimize.tcl
> synthesize -module fp_mul
starting synthesize at 00:13:13(cpu)/1:54:53(wall) 308MB(vsz)/773MB(peak)
warning: skipping cell ANTENNA_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X2 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X4 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X8 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X16 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell FILLCELL_X32 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC0_X1 in the library since it does not have delay arcs  [NL-215]
warning: skipping cell LOGIC1_X1 in the library since it does not have delay arcs  [NL-215]
info:    clock-gating cell for posedge FFs = CLKGATETST_X1 in target library 'default'  [POWER-112]
info:    no clock-gating cell found in target library 'default' for negedge FFs for the given specification  [POWER-113]
info:    clock_gating minimum_width = 4, maximum_fanout = 2147483647, num_stages = 2147483647, sequential_cell = latch, control_port = (null), control_point = before, observability = no, use_discrete_cells = no, create_multi_stage = no, merge_multi_stage = no, exclude_instantiated_clock_gates = no, log = (null), allow_clock_inversion = no  [POWER-111]
info:    setting default power domain for scope '/' to '/PD_TOP'  [PF-103]
info:    synthesizing module 'fp_mul' (depth 1) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-400]
info:    synthesizing module 'unsigned_seq_multiplier' (depth 2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-400]
info:    module 'unsigned_seq_multiplier' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'unsigned_seq_multiplier' (depth 2) (1#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/unsigned_seq_multiplier.v:2)[8])  [VLOG-401]
info:    module 'fp_mul' assigned to power domain '/PD_TOP'  [NL-138]
info:    done synthesizing module 'fp_mul' (depth 1) (2#2) ((/mnt/hgfs/shared/VLSI-Multipliers/src/rtl/sequential_multiplier/fp_mul.v:5)[7])  [VLOG-401]
warning: No library characterized for (process = 1.00 voltage = 0.85 temperature = 25.00) can be found in the database for power domain '/PD_TOP'  [NL-174]
finished synthesize at 00:13:13(cpu)/1:54:54(wall) 320MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_synthesized.odb
info:    design 'fp_mul' has no physical info  [WRITE-120]
warning: WrSdc.. design 'fp_mul' has no timing constraints  [TA-118]
> read_sdc -verbose /mnt/hgfs/shared/VLSI-Multipliers/src/constraints/demo_adder_func.sdc
> 
> ######################################################################
> # 
> #  ------------------------------------------------------------------
> #   Design    : demo_Adder
> #  ------------------------------------------------------------------
> #     SDC timing constraint file
> #  ------------------------------------------------------------------
> #
> 
> 
> set pad_load            10  
> set transition          0.707321
> set io_clock_period     2.0
> set clock_period        2.0   
> 
> 
> create_clock -name sysclk -period ${clock_period} [ get_ports clk ]
> #create_clock -name vsysclk -period ${io_clock_period} 
> 
> set_false_path -from [get_ports rst]
# set_false_path -from rst
> 
> #set_false_path   -from [ get_ports reset_n ]
> 
> set_load                ${pad_load}   [ all_outputs ]
> set_input_transition    ${transition} [ all_inputs ]
> set_input_delay          0.2 [all_inputs]
> 
> # set_output_delay -clock sysclk [ expr 0.5 * ${io_clock_period} ] [ all_outputs ] 
>  #   [ remove_from_collection [ all_outputs ] [ get_ports { usb_plus usb_minus }] ]
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> 
> check_timing
Report Check Timing: 
-----+------------------------------+------+--------+------+--------------------------------------
     |Item                          |Errors|Warnings|Status|Description                           
-----+------------------------------+------+--------+------+--------------------------------------
1    |unconstrained_IO              |     0|       1|Passed|Unconstrained IO pin                  
2    |unexpected_assertion          |     0|       0|Passed|Found unexpected timing assertion     
3    |trigger_pin_without_required  |     0|      33|Passed|Trigger pin does not get required data
4    |setup_pin_without_data        |     0|      14|Passed|Setup pin does not get arriving data  
5    |setup_pin_with_clock          |     0|       0|Passed|Setup pin has clock signal arriving   
6    |clock_pin_with_multiple_clocks|     0|       0|Passed|Clock pin has multiple clock signals  
7    |clock_pin_without_clock       |     0|       0|Passed|Clock pin does not have clock signal  
8    |clock_pin_with_data           |     0|       1|Passed|Clock pin has data signal arriving    
-----+------------------------------+------+--------+------+--------------------------------------
> report_design_metrics
Report Physical info: 
------------------------+--------+-----------+------------
                        |        |Area (squm)|Leakage (uW)
------------------------+--------+-----------+------------
Design Name             |fp_mul  |           |            
  Total Instances       |     576|       1349|      25.945
    Macros              |       0|          0|       0.000
    Pads                |       0|          0|       0.000
    Phys                |       0|          0|       0.000
    Blackboxes          |       0|          0|       0.000
    Cells               |     576|       1349|      25.945
      Buffers           |       0|          0|       0.000
      Inverters         |     102|         54|       1.464
      Clock-Gates       |      11|         44|       0.651
      Combinational     |     288|        440|       9.815
      Latches           |       0|          0|       0.000
      FlipFlops         |     175|        811|      14.015
       Single-Bit FF    |     175|        811|      14.015
       Multi-Bit FF     |       0|          0|       0.000
       Clock-Gated      |     146|           |            
       Bits             |     175|        811|      14.015
         Load-Enabled   |       0|           |            
         Clock-Gated    |     146|           |            
  Tristate Pin Count    |       0|           |            
Physical Info           |Unplaced|           |            
  Chip Size (mm x mm)   |        |          0|            
  Fixed Cell Area       |        |          0|            
    Phys Only           |       0|          0|            
  Placeable Area        |        |          0|            
  Movable Cell Area     |        |       1349|            
  Utilization (%)       |        |           |            
  Chip Utilization (%)  |        |           |            
  Total Wire Length (mm)|   0.000|           |            
  Longest Wire (mm)     |        |           |            
  Average Wire (mm)     |        |           |            
------------------------+--------+-----------+------------
> all_inputs
> group_path -name I2R -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]}
> all_inputs
> all_outputs
> group_path -name I2O -from { clk rst a_s[31] a_s[30] a_s[29] a_s[28] a_s[27] a_s[26] a_s[25] a_s[24] a_s[23] a_s[22] a_s[21] a_s[20] a_s[19] a_s[18] a_s[17] a_s[16] a_s[15] a_s[14] a_s[13] a_s[12] a_s[11] a_s[10] a_s[9] a_s[8] a_s[7] a_s[6] a_s[5] a_s[4] a_s[3] a_s[2] a_s[1] a_s[0] b_s[31] b_s[30] b_s[29] b_s[28] b_s[27] b_s[26] b_s[25] b_s[24] b_s[23] b_s[22] b_s[21] b_s[20] b_s[19] b_s[18] b_s[17] b_s[16] b_s[15] b_s[14] b_s[13] b_s[12] b_s[11] b_s[10] b_s[9] b_s[8] b_s[7] b_s[6] b_s[5] b_s[4] b_s[3] b_s[2] b_s[1] b_s[0] } -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -from clk rst {a_s[31]} {a_s[30]} {a_s[29]} {a_s[28]} {a_s[27]} {a_s[26]} {a_s[25]} {a_s[24]} {a_s[23]} {a_s[22]} {a_s[21]} {a_s[20]} {a_s[19]} {a_s[18]} {a_s[17]} {a_s[16]} {a_s[15]} {a_s[14]} {a_s[13]} {a_s[12]} {a_s[11]} {a_s[10]} {a_s[9]} {a_s[8]} {a_s[7]} {a_s[6]} {a_s[5]} {a_s[4]} {a_s[3]} {a_s[2]} {a_s[1]} {a_s[0]} {b_s[31]} {b_s[30]} {b_s[29]} {b_s[28]} {b_s[27]} {b_s[26]} {b_s[25]} {b_s[24]} {b_s[23]} {b_s[22]} {b_s[21]} {b_s[20]} {b_s[19]} {b_s[18]} {b_s[17]} {b_s[16]} {b_s[15]} {b_s[14]} {b_s[13]} {b_s[12]} {b_s[11]} {b_s[10]} {b_s[9]} {b_s[8]} {b_s[7]} {b_s[6]} {b_s[5]} {b_s[4]} {b_s[3]} {b_s[2]} {b_s[1]} {b_s[0]} -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> all_outputs
> group_path -name R2O -to { c_out[31] c_out[30] c_out[29] c_out[28] c_out[27] c_out[26] c_out[25] c_out[24] c_out[23] c_out[22] c_out[21] c_out[20] c_out[19] c_out[18] c_out[17] c_out[16] c_out[15] c_out[14] c_out[13] c_out[12] c_out[11] c_out[10] c_out[9] c_out[8] c_out[7] c_out[6] c_out[5] c_out[4] c_out[3] c_out[2] c_out[1] c_out[0] overflow }
# group_path -to {c_out[31]} {c_out[30]} {c_out[29]} {c_out[28]} {c_out[27]} {c_out[26]} {c_out[25]} {c_out[24]} {c_out[23]} {c_out[22]} {c_out[21]} {c_out[20]} {c_out[19]} {c_out[18]} {c_out[17]} {c_out[16]} {c_out[15]} {c_out[14]} {c_out[13]} {c_out[12]} {c_out[11]} {c_out[10]} {c_out[9]} {c_out[8]} {c_out[7]} {c_out[6]} {c_out[5]} {c_out[4]} {c_out[3]} {c_out[2]} {c_out[1]} {c_out[0]} overflow
> optimize -virtual
starting optimize at 00:13:14(cpu)/1:54:54(wall) 320MB(vsz)/773MB(peak)
Log file for child PID=24725:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w1.06.log 
Log file for child PID=24727:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w2.06.log 
Log file for child PID=24730:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w3.06.log 
Log file for child PID=24732:  /mnt/hgfs/shared/VLSI-Multipliers/src/oasys.etc.06/oasys.w4.06.log 
info: optimized '<TOP>' area changed 0.0squm (x1), total 1346.8squm (#1, 0 secs)
info: optimized 'fp_mul__genmod__0' area changed -176.4squm (x1), total 1170.4squm (#2)
info: optimized '<TOP>' area changed 0.0squm (x1), total 1170.4squm (#3, 0 secs)
done optimizing area at 00:13:16(cpu)/1:54:56(wall) 324MB(vsz)/773MB(peak)
Splitting congested rtl-partitions
info: optimizing design 'fp_mul' - propagating constants
info: optimized '<TOP>' area changed 0.0squm (x1), total 1170.4squm (#1, 0 secs)
info: set slack mode to optimize shift
info: resetting all path groups
info: activated path group default @ -52.5ps
info: activated path group I2R @ 1546.9ps
info: suspended path group I2O @ <ill>ps
info: suspended path group R2O @ <ill>ps
info: (0) optimizing 'i_0' (path group default) @ -52.5ps(1/3) (0 secs)
info: finished path group I2R @ 1546.9ps
info: (1) optimizing 'i_0' (path group default) @ -52.5ps(1/4) (0 secs)
info: finished path group default @ 845.5ps
info: reactivating path groups
info: reactivated path group default @ 845.5ps
info: reactivated path group I2R @ 1546.9ps
info: finished path group default @ 845.5ps
info: finished path group I2R @ 1546.9ps
info: set slack mode to normal
info: done with all path groups
info: restore all path groups
info: starting area recovery on module fp_mul
info: optimized 'fp_mul__genmod__0' area recovered 0.3 squm (x1), total 0.3 squm (1#1), 0.20 secs
info: area recovery done, total area reduction: 0.27squm (0.02%), slack: 845.5ps (0.0ps) (0 secs / 0.0%)
done optimizing virtual at 00:13:17(cpu)/1:54:57(wall) 331MB(vsz)/773MB(peak)
finished optimize at 00:13:17(cpu)/1:54:57(wall) 331MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_virtual_opt.odb
> report_timing
Report for group default
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: mul_start_reg/Q
    (Clocked by sysclk R)
Endpoint: unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
    (Clocked by sysclk R)
Path Group: default
Data required time: 1964.9
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 35.1)
Data arrival time: 1119.4
Slack: 845.5
Logic depth: 22
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
clk                      {create_clock}           r      0.0      0.0      0.0                        0.0      0.0     32                                   
mul_start_reg/CK->Q      DFF_X1*                 rr    176.1    176.1    176.1      0.0      0.0     15.4    148.6     49              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_119/A->ZN
                         INV_X32                 rf    187.6     11.5     10.9      0.6     15.3      6.3     55.7     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_24/A1->ZN
                         AND2_X4*                ff    248.5     60.9     60.7      0.2      5.2      8.7    107.5     24              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_27/B2->ZN
                         AOI22_X4                fr    325.7     77.2     76.9      0.3     15.3      0.3     25.8      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_1_28/A->ZN
                         INV_X8                  rf    336.3     10.6     10.6      0.0     50.3      0.8     12.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_123/A1->ZN
                         NOR2_X4                 fr    357.3     21.0     21.0      0.0      4.4      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_120/A->ZN
                         AOI21_X4                rf    373.2     15.9     15.9      0.0     15.3      0.6      7.7      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_119/A->ZN
                         OAI21_X4                fr    393.2     20.0     20.0      0.0      9.1      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_118/A2->ZN
                         NAND2_X4                rf    411.2     18.0     18.0      0.0     18.3      0.6      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_117/B2->ZN
                         OAI22_X4                fr    464.2     53.0     53.0      0.0      8.4      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_111/A3->ZN
                         NOR3_X4                 rf    481.3     17.1     17.1      0.0     39.9      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_103/A4->ZN
                         NOR4_X4                 fr    582.4    101.1    101.1      0.0      6.6      1.0     12.0      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_97/A3->ZN
                         NOR3_X4                 rf    600.2     17.8     17.8      0.0     61.3      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_89/A4->ZN
                         NOR4_X4                 fr    701.8    101.6    101.6      0.0      6.6      1.0     12.1      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_83/A3->ZN
                         NOR3_X4                 rf    719.6     17.8     17.8      0.0     61.7      0.3      4.2      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_75/A4->ZN
                         NOR4_X4*                fr    865.6    146.0    146.0      0.0      6.6      0.9     33.8      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_74/A->ZN
                         INV_X8                  rf    872.0      6.4      6.4      0.0     15.3      0.3      2.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_71/C1->ZN
                         AOI221_X2               fr    937.6     65.6     65.6      0.0      3.3      0.7      7.9      2              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_70/A->ZN
                         OAI21_X4                rf    980.9     43.3     43.3      0.0     61.1      0.3     25.7      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_69/A->ZN
                         INV_X8                  fr    998.5     17.6     17.6      0.0     18.6      0.9     12.9      3              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_68/A3->ZN
                         NOR3_X2                 rf   1007.9      9.4      9.4      0.0      7.5      0.3      2.9      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_65/B->ZN
                         AOI211_X2               fr   1076.1     68.2     68.2      0.0      6.3      0.3      4.0      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/i_4/i_64/B->ZN
                         XNOR2_X2                rr   1119.4     43.3     43.3      0.0     42.5      0.3      1.5      1              /PD_TOP        (1.10)
unsigned_seq_multiplier_dut/Accumulator_reg[22]/D
                         DFFR_X1                  r   1119.4      0.0               0.0     16.7                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2R
------------------------------------------------------------------------------------------------------------------------------------------------------------
Startpoint: b_s[22]
    (Clocked by rtDefaultClock R)
Endpoint: b_reg[22]/D
    (Clocked by sysclk R)
Path Group: I2R
Data required time: 1747.0
    (Clock shift: 2000.0, minus Uncertainty: 0.0, plus Latency 0.0, minus Setup time: 253.0)
Data arrival time: 200.1
Slack: 1546.9
Logic depth: 0
------------------------------------------------------------------------------------------------------------------------------------------------------------
                                                     Arrival               Arc      Net               Net    Total   fan-                                   
Path                     Module/Cell           Edge     Time    Delay    Delay    Delay     Slew     Load     Load    out     Location Power Domain      (V)
                                                        (ps)     (ps)     (ps)     (ps)     (ps)     (ff)     (ff)    (#)      (um,um)                      
------------------------------------------------------------------------------------------------------------------------------------------------------------
b_s[22]                  {set_input_delay}        f    200.0    200.0    200.0                        2.0      3.1      1                                   
b_reg[22]/D              DFF_X1                   f    200.1      0.1               0.1    707.3                                       /PD_TOP        (1.10)
------------------------------------------------------------------------------------------------------------------------------------------------------------
Report for group I2O
Report for group R2O
> report_path_groups
Report Path Groups: 
-----+-------+------+---------+---------
     | Path  |Weight|Critical |Worst    
     | Group |      |Range(ps)|Slack(ps)
-----+-------+------+---------+---------
1    |default| 1.000|      0.0|    845.5
2    |I2R    | 1.000|      0.0|   1546.9
3    |I2O    | 1.000|      0.0|<ill>    
4    |R2O    | 1.000|      0.0|<ill>    
-----+-------+------+---------+---------
> redirect -file /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/logs/chip.log { create_chip   -bottom_clearance 30 -left_clearance 30 -right_clearance 30 -top_clearance 30 -utilization 60 }
> create_blockage -name blk_top -type macro -left 0 -right 105.080000 -bottom 75.08 -top 105.080000
info:    create placement blockage 'blk_top' (0.000000 75.080000) (105.080000 105.080000)  [FP-103]
> create_blockage -name blk_bottom -type macro -left 0 -right 105.080000 -bottom 0 -top 30
info:    create placement blockage 'blk_bottom' (0.000000 0.000000) (105.080000 30.000000)  [FP-103]
> create_blockage -name blk_left -type macro -left 0 -right 30 -bottom 0 -top 105.080000
info:    create placement blockage 'blk_left' (0.000000 0.000000) (30.000000 105.080000)  [FP-103]
> create_blockage -name blk_right -type macro -left 75.08 -right 105.080000 -bottom 0 -top 105.080000
info:    create placement blockage 'blk_right' (75.080000 0.000000) (105.080000 105.080000)  [FP-103]
> optimize -place
starting optimize at 00:13:17(cpu)/1:54:57(wall) 331MB(vsz)/773MB(peak)
info:	 floorplan : total 0 movable macros and 0 fixed macros
info:    creating tracks for 10 routing layers  [FP-148]
info:    start floorplan stage 0  [FP-145]
info:    end floorplan stage 0  [FP-145]
info:    start floorplan stage 1  [FP-145]
info:    end floorplan stage 1  [FP-145]
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1546 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1546 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    start placement tuning for timing  [PLACE-110]
info:    currently estimated physical slack 1546 ps  [PLACE-122]
info:    end placement tuning for timing  [PLACE-110]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 62.75% average utilization: 58.63%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =                 0.00
Average Wire      =                 0.00
Longest Wire      =                 0.00
Shortest Wire     =                 0.00
WNS               = 845.5ps
info:	placing 99 unplaced IO Pins
info:    start rtl partition placement  [PLACE-114]
info:    placement mode : raw  [PLACE-115]
info: set slack mode to weight modified
info: set slack mode to normal
info: set slack mode to optimize shift
info:    timing-driven placement : ON  [PLACE-116]
info:    congestion-driven placement : ON  [PLACE-117]
info:    placement movable objects : macros 0 , rtl partitions 1, cells 0  [PLACE-118]
info:    start placement stage 0  [PLACE-111]
info:    end placement stage 0  [PLACE-111]
info: set slack mode to normal
info:    cell density map (bin size 20 x 20 rows), maximum utilization: 64.61% average utilization: 58.06%  [PLACE-153]
info:    0.00% bins with overflow, average overflow 0.00%  [PLACE-154]
info:    P-D: 0.000% (0.000 ~ 0.000) 
Total Wire Length =              5373.57
Average Wire      =                54.28
Longest Wire      =                56.63
Shortest Wire     =                52.50
WNS               = 845.5ps
info:    0 power/ground pre-route segments processed.  [PLACE-144]
info:    0 routing blockages processed.  [PLACE-145]
info: replaced @ 845.5ps
done optimize placement at 00:13:18(cpu)/1:54:58(wall) 332MB(vsz)/773MB(peak)
finished optimize at 00:13:18(cpu)/1:54:58(wall) 332MB(vsz)/773MB(peak)
> write_design /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/odb/2_placed_opt.odb

-------------------------------------

Synthesis, optimization complete

-------------------------------------

> source scripts/3_export_design.tcl
> report_units
Report SDC units: 
-----+-----------+-----
     |Unit       |Value
-----+-----------+-----
1    |Time       |ns   
2    |Capacitance|ff   
3    |Resistance |kohm 
4    |Power      |nW   
5    |Voltage    |V    
6    |Current    |mA   
-----+-----------+-----
> report_timing > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/time.rpt
> report_path_groups > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/path.rpt
> report_endpoints -count -1 > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/endpoints.rpt
> report_power > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/power.rpt
> report_design_metrics > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/design.rpt
> report_area > /mnt/hgfs/shared/VLSI-Multipliers/src/fp_mul/rpt/area.rpt
