library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity AndGate is 
  generic(n: natural :=1);
  port(inA:in  STD_LOGIC;
       inB:in  STD_LOGIC;
       output:out  STD_LOGIC);
    end And;
    
    
architecture behavioral of AndGate is
  begin
    output <= inA and inB;
  end behavioral;
  