VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.0 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2023_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.v --sdc_file /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/packing/ring_counter_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report ring_counter_post_place_timing.rpt --device castor104x68_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top ring_counter --net_file /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/packing/ring_counter_post_synth.net --place_file /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/placement/ring_counter_post_synth.place --route_file /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/routing/ring_counter_post_synth.route --route


Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_11_2023_09_15_01/share/raptor/etc/devices/gemini_compact_104x68/gemini_vpr.xml
Circuit name: ring_counter_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.07 seconds (max_rss 12.5 MiB, delta_rss +2.7 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/packing/ring_counter_post_synth.net
Circuit placement file: /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/placement/ring_counter_post_synth.place
Circuit routing file: /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/routing/ring_counter_post_synth.route
Circuit SDC file: /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/packing/ring_counter_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: ring_counter_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 0
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 18.1 MiB, delta_rss +5.6 MiB)
Circuit file: /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/synthesis/ring_counter_post_synth.v
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.24 seconds (max_rss 27.1 MiB, delta_rss +9.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 842
Swept block(s)      : 842
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 27.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 27.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 27.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 844
    .input :       3
    .output:     280
    0-LUT  :       1
    6-LUT  :     280
    dffre  :     280
  Nets  : 564
    Avg Fanout:     4.5
    Max Fanout:   560.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 3084
  Timing Graph Edges: 4760
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 27.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 280 pins (9.1%), 280 blocks (33.2%)
# Load Timing Constraints

SDC file '/nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/packing/ring_counter_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'clock0'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.02 seconds (max_rss 27.1 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/packing/ring_counter_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.09 seconds).
# Load packing took 0.12 seconds (max_rss 68.6 MiB, delta_rss +41.5 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io             : 283
   io_output     : 280
    outpad       : 280
   io_input      : 3
    inpad        : 3
  clb            : 18
   clb_lr        : 18
    fle          : 141
     ble5        : 281
      lut5       : 281
       lut       : 281
      ff         : 280
       DFFRE     : 280

# Create Device
## Build Device Grid
FPGA sized to 106 x 70: 7420 grid tiles (castor104x68_heterogeneous)

Resource usage...
	Netlist
		283	blocks of type: io
	Architecture
		7344	blocks of type: io_top
		4896	blocks of type: io_right
		7344	blocks of type: io_bottom
		4896	blocks of type: io_left
	Netlist
		18	blocks of type: clb
	Architecture
		5676	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		176	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		176	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.04 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.06 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 68.7 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 33.51 seconds (max_rss 1096.9 MiB, delta_rss +1028.2 MiB)
  RR Graph Nodes: 2990612
  RR Graph Edges: 15228438
# Create Device took 35.07 seconds (max_rss 1096.9 MiB, delta_rss +1028.2 MiB)

# Load Placement
Reading /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/placement/ring_counter_post_synth.place.

Successfully read /nfs_project/gemini/DV/usmanqadir/ring_counter_1ge100_es1/ring_counter/run_1/synth_1_1/impl_1_1/placement/ring_counter_post_synth.place.

# Load Placement took 0.32 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 89.73 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for SOURCE in bram
## Computing src/opin lookahead took 0.27 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 90.00 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 263 ( 49.7%) |***********************************************
[      0.1:      0.2) 214 ( 40.5%) |**************************************
[      0.2:      0.3)   9 (  1.7%) |**
[      0.3:      0.4)   5 (  0.9%) |*
[      0.4:      0.5)   5 (  0.9%) |*
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   5 (  0.9%) |*
[      0.8:      0.9)   7 (  1.3%) |*
[      0.9:        1)  21 (  4.0%) |****
## Initializing router criticalities took 0.02 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  123762     283     511      85 ( 0.003%)    6577 ( 0.3%)    6.889     -1339.     -6.889      0.000      0.000      N/A
   2    0.0     0.5    2   31984      53     128      35 ( 0.001%)    6690 ( 0.3%)    6.889     -1308.     -6.889      0.000      0.000      N/A
   3    0.0     0.6    1   16201      30      68      15 ( 0.001%)    6628 ( 0.3%)    6.889     -1302.     -6.889      0.000      0.000      N/A
   4    0.0     0.8    1    8719      22      53       7 ( 0.000%)    6664 ( 0.3%)    6.889     -1302.     -6.889      0.000      0.000      N/A
   5    0.0     1.1    0    5585       9      20       1 ( 0.000%)    6668 ( 0.3%)    6.889     -1303.     -6.889      0.000      0.000      N/A
   6    0.0     1.4    0    1522       2       6       1 ( 0.000%)    6656 ( 0.3%)    6.889     -1302.     -6.889      0.000      0.000      N/A
   7    0.0     1.9    0    2057       1       3       0 ( 0.000%)    6665 ( 0.3%)    6.889     -1303.     -6.889      0.000      0.000      N/A
Restoring best routing
Critical path: 6.88932 ns
Successfully routed after 7 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 190 ( 35.9%) |*********************************
[      0.1:      0.2) 272 ( 51.4%) |***********************************************
[      0.2:      0.3)  17 (  3.2%) |***
[      0.3:      0.4)   9 (  1.7%) |**
[      0.4:      0.5)   8 (  1.5%) |*
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   2 (  0.4%) |
[      0.7:      0.8)   6 (  1.1%) |*
[      0.8:      0.9)  19 (  3.6%) |***
[      0.9:        1)   6 (  1.1%) |*
Router Stats: total_nets_routed: 400 total_connections_routed: 789 total_heap_pushes: 189830 total_heap_pops: 62879 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 189830 total_external_heap_pops: 62879 total_external_SOURCE_pushes: 789 total_external_SOURCE_pops: 519 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 789 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 789 total_external_SINK_pushes: 15153 total_external_SINK_pops: 14722 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 15867 total_external_IPIN_pops: 15720 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 802 total_external_OPIN_pops: 581 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 400 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 400 total_external_CHANX_pushes: 77852 total_external_CHANX_pops: 16185 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 11411 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 11411 total_external_CHANY_pushes: 79367 total_external_CHANY_pops: 15152 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 8968 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 8968 total_number_of_adding_all_rt: 26628 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.43 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.09 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 544823119
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
Found 331 mismatches between routing and packing results.
Fixed 212 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1096.9 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        283                               0.989399                    0.0106007   
       clb         18                                13.8333                      15.6111   
       dsp          0                                      0                            0   
      bram          0                                      0                            0   
Absorbed logical nets 280 out of 564 nets, 284 nets not absorbed.


Average number of bends per net: 6.65018  Maximum # of bends: 153

Number of global nets: 1
Number of routed nets (nonglobal): 283
Wire length results (in units of 1 clb segments)...
	Total wirelength: 6665, average net length: 23.5512
	Maximum net length: 555

Wire length results in terms of physical segments...
	Total wiring segments used: 2540, average wire segments per net: 8.97526
	Maximum segments used by a net: 198
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)    34 (  0.2%) |
[        0:      0.1) 14456 ( 99.8%) |*********************************************
Maximum routing channel utilization:      0.14 at (32,2)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   0.491      160
                         1       7   1.453      160
                         2      22   1.906      160
                         3       5   0.698      160
                         4      18   1.066      160
                         5       3   0.415      160
                         6      12   0.792      160
                         7       3   0.340      160
                         8      19   0.642      160
                         9       5   0.443      160
                        10       2   0.358      160
                        11       3   0.396      160
                        12      18   1.245      160
                        13       4   0.377      160
                        14       2   0.302      160
                        15       4   0.698      160
                        16       3   0.255      160
                        17      18   0.368      160
                        18       4   0.160      160
                        19       4   1.085      160
                        20       4   0.123      160
                        21      19   0.396      160
                        22       2   0.066      160
                        23       2   0.226      160
                        24       2   0.255      160
                        25       4   0.283      160
                        26      17   0.547      160
                        27       4   0.387      160
                        28       2   0.236      160
                        29       3   0.283      160
                        30      20   0.528      160
                        31       2   0.236      160
                        32       4   0.236      160
                        33      17   0.472      160
                        34       3   0.198      160
                        35       2   0.255      160
                        36       2   0.151      160
                        37       2   0.170      160
                        38       5   0.425      160
                        39      20   0.594      160
                        40       2   0.160      160
                        41       4   0.406      160
                        42      19   0.726      160
                        43       4   0.321      160
                        44       4   0.491      160
                        45       2   0.255      160
                        46       3   0.264      160
                        47       4   0.434      160
                        48      18   0.670      160
                        49       3   0.349      160
                        50       3   0.321      160
                        51       2   0.462      160
                        52      17   0.745      160
                        53       3   0.528      160
                        54       3   0.274      160
                        55       3   0.349      160
                        56      19   0.642      160
                        57       2   0.264      160
                        58       2   0.208      160
                        59      20   1.236      160
                        60       6   0.349      160
                        61       3   0.236      160
                        62       3   0.160      160
                        63       3   0.255      160
                        64       2   0.189      160
                        65       3   0.208      160
                        66       2   0.179      160
                        67       3   0.085      160
                        68       0   0.000      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       3   1.171      160
                         1      12   7.457      160
                         2      18   6.086      160
                         3       4   1.371      160
                         4      15   1.171      160
                         5       3   0.714      160
                         6       3   0.229      160
                         7       1   0.143      160
                         8       2   0.157      160
                         9       2   0.143      160
                        10       2   0.171      160
                        11       3   0.257      160
                        12       4   0.200      160
                        13       3   0.186      160
                        14       2   0.314      160
                        15       4   0.343      160
                        16      12   0.571      160
                        17      16   0.543      160
                        18       3   0.386      160
                        19       2   0.257      160
                        20       4   0.357      160
                        21       2   0.171      160
                        22       2   0.329      160
                        23       3   0.243      160
                        24       2   0.157      160
                        25       1   0.143      160
                        26       2   0.300      160
                        27       2   0.286      160
                        28       2   0.314      160
                        29       2   0.371      160
                        30       4   0.486      160
                        31       5   0.486      160
                        32      16   0.443      160
                        33       4   0.271      160
                        34       3   0.357      160
                        35       3   0.300      160
                        36       2   0.186      160
                        37       1   0.171      160
                        38       2   0.214      160
                        39       3   0.129      160
                        40       1   0.057      160
                        41       2   0.086      160
                        42       2   0.157      160
                        43       1   0.071      160
                        44       1   0.086      160
                        45       1   0.014      160
                        46       1   0.114      160
                        47       1   0.071      160
                        48       1   0.029      160
                        49       1   0.029      160
                        50       1   0.157      160
                        51       1   0.086      160
                        52       1   0.014      160
                        53       1   0.029      160
                        54       1   0.157      160
                        55       1   0.100      160
                        56       1   0.014      160
                        57       1   0.043      160
                        58       1   0.143      160
                        59       1   0.100      160
                        60       1   0.014      160
                        61       1   0.043      160
                        62       2   0.157      160
                        63       2   0.314      160
                        64       2   0.171      160
                        65       2   0.129      160
                        66       2   0.186      160
                        67       3   0.257      160
                        68       2   0.200      160
                        69       2   0.200      160
                        70       3   0.257      160
                        71       1   0.086      160
                        72       1   0.071      160
                        73       1   0.014      160
                        74       2   0.071      160
                        75       2   0.086      160
                        76       1   0.071      160
                        77       2   0.214      160
                        78       2   0.129      160
                        79       1   0.129      160
                        80       1   0.071      160
                        81       2   0.057      160
                        82       2   0.086      160
                        83       1   0.057      160
                        84       1   0.029      160
                        85       2   0.057      160
                        86       2   0.129      160
                        87       1   0.114      160
                        88       1   0.071      160
                        89       2   0.071      160
                        90       1   0.043      160
                        91       1   0.071      160
                        92       1   0.086      160
                        93       2   0.143      160
                        94       3   0.243      160
                        95       1   0.186      160
                        96       2   0.214      160
                        97       3   0.300      160
                        98       1   0.114      160
                        99       2   0.229      160
                       100       5   1.200      160
                       101      17   2.143      160
                       102       5   1.371      160
                       103      18   4.057      160
                       104      11   6.214      160

Total tracks in x-direction: 11040, in y-direction: 16800

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.98776e+08
	Total used logic block area: 970092

Routing area (in minimum width transistor areas)...
	Total routing area: 9.40852e+07, per logic tile: 12679.9

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1 229632
                                                      Y      1 228480
                                                      X      4 236256
                                                      Y      4 238560

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1     0.00238
                                            4     0.00304

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                            1     0.00234
                                            4     0.00311

Segment usage by type (index): name type utilization
                               ---- ---- -----------
                                 L1    0     0.00473
                                 L4    1     0.00612

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  1.9e-10:  7.7e-10) 535 ( 95.5%) |***********************************************
[  7.7e-10:  1.3e-09)  17 (  3.0%) |*
[  1.3e-09:  1.9e-09)   0 (  0.0%) |
[  1.9e-09:  2.5e-09)   0 (  0.0%) |
[  2.5e-09:  3.1e-09)   0 (  0.0%) |
[  3.1e-09:  3.7e-09)   0 (  0.0%) |
[  3.7e-09:  4.2e-09)   0 (  0.0%) |
[  4.2e-09:  4.8e-09)   0 (  0.0%) |
[  4.8e-09:  5.4e-09)   0 (  0.0%) |
[  5.4e-09:    6e-09)   8 (  1.4%) |*

Final critical path delay (least slack): 6.88932 ns, Fmax: 145.152 MHz
Final setup Worst Negative Slack (sWNS): -6.88932 ns
Final setup Total Negative Slack (sTNS): -1302.7 ns

Final setup slack histogram:
[ -6.9e-09: -6.2e-09)  56 ( 10.0%) |**********
[ -6.2e-09: -5.6e-09)  35 (  6.2%) |******
[ -5.6e-09:   -5e-09)  31 (  5.5%) |*****
[   -5e-09: -4.3e-09)   0 (  0.0%) |
[ -4.3e-09: -3.7e-09)   0 (  0.0%) |
[ -3.7e-09:   -3e-09)  31 (  5.5%) |*****
[   -3e-09: -2.4e-09)  48 (  8.6%) |********
[ -2.4e-09: -1.7e-09)  48 (  8.6%) |********
[ -1.7e-09: -1.1e-09)  35 (  6.2%) |******
[ -1.1e-09: -4.5e-10) 276 ( 49.3%) |***********************************************

Final geomean non-virtual intra-domain period: 6.88932 ns (145.152 MHz)
Final fanout-weighted geomean non-virtual intra-domain period: 6.88932 ns (145.152 MHz)

Writing Implementation Netlist: ring_counter_post_synthesis.v
Writing Implementation Netlist: ring_counter_post_synthesis.blif
Writing Implementation SDF    : ring_counter_post_synthesis.sdf
Incr Slack updates 1 in 0.000165926 sec
Full Max Req/Worst Slack updates 1 in 4.269e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000111331 sec
Flow timing analysis took 0.0665167 seconds (0.0622381 STA, 0.00427859 slack) (9 full updates: 0 setup, 0 hold, 9 combined).
VPR succeeded
The entire flow of VPR took 127.66 seconds (max_rss 1096.9 MiB)
Incr Slack updates 8 in 0.00118914 sec
Full Max Req/Worst Slack updates 1 in 4.0835e-05 sec
Incr Max Req/Worst Slack updates 7 in 0.000335829 sec
Incr Criticality updates 6 in 0.000462103 sec
Full Criticality updates 2 in 0.000205064 sec
