synthesis:  version Diamond (64-bit) 3.9.0.99.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 17 15:29:57 2017


Command Line:  synthesis -f test2_impl2_lattice.synproj -gui -msgset D:/graduate project/code/test2/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is CSBGA132.
The -d option is LCMXO2-4000HC.
Using package CSBGA132.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-4000HC

### Package : CSBGA132

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
The -top option is not used.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p D:/graduate project/code/test2 (searchpath added)
-p D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data (searchpath added)
-p D:/graduate project/code/test2/impl2 (searchpath added)
-p D:/graduate project/code/test2 (searchpath added)
Verilog design file = D:/graduate project/code/test2/conversion.v
Verilog design file = D:/graduate project/code/test2/ds18b20.v
Verilog design file = D:/graduate project/code/test2/led_scan.v
Verilog design file = D:/graduate project/code/test2/clk10khz.v
Verilog design file = D:/graduate project/code/test2/temperature_main.v
NGD file = test2_impl2.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
WARNING - synthesis: Setting main as the top-level module. To specify the top-level module explicitly, use the -top option.
Technology check ok...

Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file d:/graduate project/code/test2/conversion.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/ds18b20.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/led_scan.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/clk10khz.v. VERI-1482
Analyzing Verilog file d:/graduate project/code/test2/temperature_main.v. VERI-1482
Analyzing Verilog file D:/lscc/diamond/3.9_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Top module name (Verilog): main
INFO - synthesis: d:/graduate project/code/test2/temperature_main.v(1): compiling module main. VERI-1018
INFO - synthesis: d:/graduate project/code/test2/ds18b20.v(1): compiling module DS18B20Z. VERI-1018
INFO - synthesis: d:/graduate project/code/test2/conversion.v(1): compiling module conversion. VERI-1018
WARNING - synthesis: d:/graduate project/code/test2/conversion.v(22): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: d:/graduate project/code/test2/conversion.v(25): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: d:/graduate project/code/test2/led_scan.v(1): compiling module led_scan. VERI-1018
INFO - synthesis: d:/graduate project/code/test2/clk10khz.v(1): compiling module counter(COUNTER_NUM=1200). VERI-1018
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(54): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(55): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(56): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(57): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(61): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(62): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(63): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(64): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(68): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(69): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(70): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(71): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(72): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(73): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(74): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(75): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(76): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(77): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(78): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(79): mem should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(85): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(86): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(87): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(88): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(89): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(90): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(91): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(92): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(93): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(94): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(95): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(96): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(97): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(98): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(99): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(100): cache should be on the sensitivity list. VERI-1221
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(11): net mem does not have a driver. VDB-1002
WARNING - synthesis: d:/graduate project/code/test2/temperature_main.v(38): actual bit length 16 differs from formal bit length 5 for port data_out. VERI-1330
WARNING - synthesis: d:/graduate project/code/test2/temperature_main.v(46): net seg does not have a driver. VDB-1002
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.9_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Top-level module name = main.
WARNING - synthesis: d:/graduate project/code/test2/temperature_main.v(46): ram seg_original_ramnet has no write-port on it. VDB-1038
WARNING - synthesis: d:/graduate project/code/test2/led_scan.v(11): ram mem_original_ramnet has no write-port on it. VDB-1038



WARNING - synthesis: d:/graduate project/code/test2/ds18b20.v(243): Register \u1/data_wr_i0_i0 is stuck at Zero. VDB-5013
WARNING - synthesis: d:/graduate project/code/test2/ds18b20.v(243): Register \u1/data_wr_i0_i2 is stuck at One. VDB-5014
GSR instance connected to net rst_n_in_c.
Duplicate register/latch removal. \u1/num_delay_i0_i19 is a one-to-one match with \u1/num_delay_i0_i17.
Duplicate register/latch removal. \u1/num_delay_i0_i16 is a one-to-one match with \u1/num_delay_i0_i19.
Duplicate register/latch removal. \u1/num_delay_i0_i14 is a one-to-one match with \u1/num_delay_i0_i16.
Duplicate register/latch removal. \u1/num_delay_i0_i13 is a one-to-one match with \u1/num_delay_i0_i14.
Duplicate register/latch removal. \u1/num_delay_i0_i12 is a one-to-one match with \u1/num_delay_i0_i13.
Duplicate register/latch removal. \u1/num_delay_i0_i8 is a one-to-one match with \u1/num_delay_i0_i7.
Duplicate register/latch removal. \u1/data_wr_i0_i1 is a one-to-one match with \u1/data_wr_i0_i4.
Duplicate register/latch removal. \u1/data_wr_i0_i3 is a one-to-one match with \u1/data_wr_i0_i7.
Duplicate register/latch removal. \u1/data_wr_i0_i5 is a one-to-one match with \u1/data_wr_i0_i1.
Duplicate register/latch removal. \u1/data_wr_buffer_i0_i1 is a one-to-one match with \u1/data_wr_buffer_i0_i5.
Duplicate register/latch removal. \u1/data_wr_buffer_i0_i3 is a one-to-one match with \u1/data_wr_buffer_i0_i7.
Duplicate register/latch removal. \u1/data_wr_buffer_i0_i4 is a one-to-one match with \u1/data_wr_buffer_i0_i1.
Applying 1.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in main_drc.log.
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/lscc/diamond/3.9_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file test2_impl2.ngd.

################### Begin Area Report (main)######################
Number of register bits => 149 of 4635 (3 % )
BB => 1
CCU2D => 60
FD1P3AX => 72
FD1P3IX => 30
FD1P3JX => 1
FD1S1A => 2
FD1S1J => 6
FD1S3AX => 3
FD1S3IX => 35
GSR => 1
IB => 2
LUT4 => 484
OB => 42
PFUMX => 49
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk_in_c, loads : 139
  Net : u1/clk_1mhz, loads : 13
  Net : u3/line_7__N_375, loads : 8
Clock Enable Nets
Number of Clock Enables: 34
Top 10 highest fanout Clock Enables:
  Net : u1/clk_in_c_enable_67, loads : 20
  Net : u1/clk_in_c_enable_45, loads : 9
  Net : u1/clk_in_c_enable_83, loads : 6
  Net : u1/clk_in_c_enable_94, loads : 6
  Net : u1/clk_in_c_enable_76, loads : 5
  Net : u1/clk_in_c_enable_101, loads : 5
  Net : u1/clk_in_c_enable_96, loads : 4
  Net : u1/clk_in_c_enable_71, loads : 4
  Net : u1/clk_in_c_enable_36, loads : 3
  Net : u1/clk_in_c_enable_48, loads : 3
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : u1/state_back_2_N_133_2, loads : 64
  Net : u1/state_0, loads : 48
  Net : u1/state_1, loads : 44
  Net : u2/n15301, loads : 35
  Net : u3/clk10KHz_uut/cnt_31__N_463, loads : 33
  Net : u2/n15295, loads : 33
  Net : u2/ones_0, loads : 32
  Net : u2/n15292, loads : 30
  Net : u2/n15291, loads : 29
  Net : u2/n15294, loads : 27
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk2 [get_nets \u3/line_7__N_375]       |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk1 [get_nets \u1/clk_1mhz]            |            -|            -|     0  
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets clk_in_c]                |    1.000 MHz|   85.455 MHz|    16  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 78.391  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 4.290  secs
--------------------------------------------------------------
