{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761952962661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761952962662 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 31 20:22:42 2025 " "Processing started: Fri Oct 31 20:22:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761952962662 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952962662 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processador -c processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952962662 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761952962794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761952962794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file processador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "processador.bdf" "" { Schematic "/home/rafa/tudo/materias/oac/ultima_tentativa/processador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "componentes.sv(25) " "Verilog HDL information at componentes.sv(25): always construct contains both blocking and non-blocking assignments" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761952967026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "componentes.sv 9 9 " "Found 9 design units, including 9 entities, in source file componentes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu " "Found entity 2: alu" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "3 registers " "Found entity 3: registers" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux32_1 " "Found entity 4: mux32_1" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "5 control_unit " "Found entity 5: control_unit" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "6 immediate_generator " "Found entity 6: immediate_generator" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "7 plus_four " "Found entity 7: plus_four" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "8 program_counter " "Found entity 8: program_counter" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""} { "Info" "ISGN_ENTITY_NAME" "9 programa_1 " "Found entity 9: programa_1" {  } { { "componentes.sv" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/componentes.sv" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_dados " "Found entity 1: memoria_dados" {  } { { "memoria_dados.v" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/memoria_dados.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_programa " "Found entity 1: memoria_programa" {  } { { "memoria_programa.v" "" { Text "/home/rafa/tudo/materias/oac/ultima_tentativa/memoria_programa.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761952967027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967027 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processador " "Elaborating entity \"processador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761952967050 ""}
{ "Error" "EGDFX_WIDTH_MISMATCH_FOR_PORT" "add\[31..0\] programa_1 inst1 \"out\[9..0\]\" " "Width mismatch in port \"add\[31..0\]\" of instance \"inst1\" and type programa_1 -- source is \"\"out\[9..0\]\"\"" {  } { { "processador.bdf" "" { Schematic "/home/rafa/tudo/materias/oac/ultima_tentativa/processador.bdf" { { 344 1200 1248 344 "" "" } { 256 1200 1200 344 "" "" } { 256 1200 1248 256 "" "" } { 376 360 1000 376 "" "" } { 256 992 1000 256 "" "" } { 256 982 1000 376 "out\[9..0\]" "" } { 240 1000 1200 256 "out\[31..0\]" "" } { 376 360 360 504 "" "" } { 504 360 392 504 "" "" } { 456 392 568 536 "inst1" "" } } } }  } 0 275024 "Width mismatch in port \"%1!s!\" of instance \"%3!s!\" and type %2!s! -- source is \"%4!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761952967053 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761952967053 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rafa/tudo/materias/oac/ultima_tentativa/output_files/processador.map.smsg " "Generated suppressed messages file /home/rafa/tudo/materias/oac/ultima_tentativa/output_files/processador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967060 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761952967076 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Oct 31 20:22:47 2025 " "Processing ended: Fri Oct 31 20:22:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761952967076 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761952967076 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761952967076 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967076 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761952967646 ""}
