Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 31aa7194932d4ae5bbb3a136a224089e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_AKD_T1_behav xil_defaultlib.test_AKD_T1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.IM_entire
Compiling module xil_defaultlib.REG_default
Compiling module xil_defaultlib.Pipeline(width=117)
Compiling module xil_defaultlib.ALU_single
Compiling module xil_defaultlib.ALU_default
Compiling module xil_defaultlib.Pipeline(width=149)
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.MEM
Compiling module xil_defaultlib.Pipeline(width=85)
Compiling module xil_defaultlib.Hazard_Checker
Compiling module xil_defaultlib.AKD_T1
Compiling module xil_defaultlib.test_AKD_T1
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_AKD_T1_behav
