
Motor_Model_Identification4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000b268  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040b268  0040b268  00013268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009a8  20000000  0040b270  00018000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000324  200009a8  0040bc18  000189a8  2**2
                  ALLOC
  4 .stack        00000804  20000ccc  0040bf3c  000189a8  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000189a8  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000189d1  2**0
                  CONTENTS, READONLY
  7 .debug_info   00010e3a  00000000  00000000  00018a2c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002daf  00000000  00000000  00029866  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000066d5  00000000  00000000  0002c615  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000bb8  00000000  00000000  00032cea  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a80  00000000  00000000  000338a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000112d1  00000000  00000000  00034322  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000ee89  00000000  00000000  000455f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0003e346  00000000  00000000  0005447c  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002a60  00000000  00000000  000927c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200014d0 	.word	0x200014d0
  400004:	00401691 	.word	0x00401691
  400008:	0040168d 	.word	0x0040168d
  40000c:	0040168d 	.word	0x0040168d
  400010:	0040168d 	.word	0x0040168d
  400014:	0040168d 	.word	0x0040168d
  400018:	0040168d 	.word	0x0040168d
	...
  40002c:	0040168d 	.word	0x0040168d
  400030:	0040168d 	.word	0x0040168d
  400034:	00000000 	.word	0x00000000
  400038:	0040168d 	.word	0x0040168d
  40003c:	00400b6d 	.word	0x00400b6d
  400040:	0040168d 	.word	0x0040168d
  400044:	0040168d 	.word	0x0040168d
  400048:	0040168d 	.word	0x0040168d
  40004c:	0040168d 	.word	0x0040168d
  400050:	0040168d 	.word	0x0040168d
  400054:	0040168d 	.word	0x0040168d
  400058:	0040168d 	.word	0x0040168d
  40005c:	0040168d 	.word	0x0040168d
  400060:	00400da5 	.word	0x00400da5
  400064:	0040168d 	.word	0x0040168d
  400068:	0040168d 	.word	0x0040168d
  40006c:	0040153d 	.word	0x0040153d
  400070:	00401551 	.word	0x00401551
  400074:	00401565 	.word	0x00401565
  400078:	0040168d 	.word	0x0040168d
  40007c:	0040168d 	.word	0x0040168d
  400080:	0040168d 	.word	0x0040168d
  400084:	0040168d 	.word	0x0040168d
  400088:	0040168d 	.word	0x0040168d
  40008c:	0040168d 	.word	0x0040168d
  400090:	0040168d 	.word	0x0040168d
  400094:	0040168d 	.word	0x0040168d
  400098:	0040168d 	.word	0x0040168d
  40009c:	0040168d 	.word	0x0040168d
  4000a0:	0040168d 	.word	0x0040168d
  4000a4:	00400add 	.word	0x00400add
  4000a8:	00400b29 	.word	0x00400b29
  4000ac:	0040168d 	.word	0x0040168d
  4000b0:	0040168d 	.word	0x0040168d
  4000b4:	0040168d 	.word	0x0040168d
  4000b8:	0040168d 	.word	0x0040168d
  4000bc:	0040168d 	.word	0x0040168d
  4000c0:	0040168d 	.word	0x0040168d

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009a8 	.word	0x200009a8
  4000e0:	00000000 	.word	0x00000000
  4000e4:	0040b270 	.word	0x0040b270

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	0040b270 	.word	0x0040b270
  40010c:	200009ac 	.word	0x200009ac
  400110:	0040b270 	.word	0x0040b270
  400114:	00000000 	.word	0x00000000

00400118 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40011c:	460c      	mov	r4, r1
  40011e:	4690      	mov	r8, r2
	int nChars = 0;

	if (file != 0) {
  400120:	b960      	cbnz	r0, 40013c <_read+0x24>
		return -1;
	}

	for (; len > 0; --len) {
  400122:	2a00      	cmp	r2, #0
  400124:	dd0e      	ble.n	400144 <_read+0x2c>
  400126:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400128:	4e09      	ldr	r6, [pc, #36]	; (400150 <_read+0x38>)
  40012a:	4d0a      	ldr	r5, [pc, #40]	; (400154 <_read+0x3c>)
  40012c:	6830      	ldr	r0, [r6, #0]
  40012e:	4621      	mov	r1, r4
  400130:	682b      	ldr	r3, [r5, #0]
  400132:	4798      	blx	r3
		ptr++;
  400134:	3401      	adds	r4, #1

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  400136:	42bc      	cmp	r4, r7
  400138:	d1f8      	bne.n	40012c <_read+0x14>
  40013a:	e006      	b.n	40014a <_read+0x32>
_read (int file, char * ptr, int len)
{
	int nChars = 0;

	if (file != 0) {
		return -1;
  40013c:	f04f 30ff 	mov.w	r0, #4294967295
  400140:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len > 0; --len) {
  400144:	2000      	movs	r0, #0
  400146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
  40014a:	4640      	mov	r0, r8
	}
	return nChars;
}
  40014c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400150:	20000b48 	.word	0x20000b48
  400154:	20000adc 	.word	0x20000adc

00400158 <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  400158:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
  40015c:	4604      	mov	r4, r0
	uint32_t status;
	uint32_t cnt = p_packet->length;
  40015e:	68cb      	ldr	r3, [r1, #12]
	uint8_t *buffer = p_packet->buffer;
  400160:	688e      	ldr	r6, [r1, #8]
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
  400162:	2b00      	cmp	r3, #0
  400164:	d049      	beq.n	4001fa <twi_master_read+0xa2>
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  400166:	2200      	movs	r2, #0
  400168:	6042      	str	r2, [r0, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  40016a:	6848      	ldr	r0, [r1, #4]
  40016c:	0200      	lsls	r0, r0, #8
  40016e:	f400 7040 	and.w	r0, r0, #768	; 0x300
		return TWI_INVALID_ARGUMENT;
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  400172:	f440 5080 	orr.w	r0, r0, #4096	; 0x1000
  400176:	7c0d      	ldrb	r5, [r1, #16]
  400178:	042d      	lsls	r5, r5, #16
  40017a:	f405 05fe 	and.w	r5, r5, #8323072	; 0x7f0000
  40017e:	4328      	orrs	r0, r5
  400180:	6060      	str	r0, [r4, #4]
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400182:	60e2      	str	r2, [r4, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  400184:	684a      	ldr	r2, [r1, #4]
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
  400186:	b15a      	cbz	r2, 4001a0 <twi_master_read+0x48>
		return 0;

	val = addr[0];
  400188:	7808      	ldrb	r0, [r1, #0]
	if (len > 1) {
  40018a:	2a01      	cmp	r2, #1
		val <<= 8;
		val |= addr[1];
  40018c:	bfc4      	itt	gt
  40018e:	784d      	ldrbgt	r5, [r1, #1]
  400190:	ea45 2000 	orrgt.w	r0, r5, r0, lsl #8
	}
	if (len > 2) {
  400194:	2a02      	cmp	r2, #2
  400196:	dd04      	ble.n	4001a2 <twi_master_read+0x4a>
		val <<= 8;
		val |= addr[2];
  400198:	788a      	ldrb	r2, [r1, #2]
  40019a:	ea42 2000 	orr.w	r0, r2, r0, lsl #8
  40019e:	e000      	b.n	4001a2 <twi_master_read+0x4a>
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
	uint32_t val;

	if (len == 0)
		return 0;
  4001a0:	2000      	movs	r0, #0
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  4001a2:	60e0      	str	r0, [r4, #12]

	/* Send a START condition */
	if (cnt == 1) {
  4001a4:	2b01      	cmp	r3, #1
  4001a6:	d104      	bne.n	4001b2 <twi_master_read+0x5a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  4001a8:	2203      	movs	r2, #3
  4001aa:	6022      	str	r2, [r4, #0]
		stop_sent = 1;
  4001ac:	f04f 0c01 	mov.w	ip, #1
  4001b0:	e02b      	b.n	40020a <twi_master_read+0xb2>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  4001b2:	2201      	movs	r2, #1
  4001b4:	6022      	str	r2, [r4, #0]
		stop_sent = 0;
  4001b6:	f04f 0c00 	mov.w	ip, #0
  4001ba:	e026      	b.n	40020a <twi_master_read+0xb2>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  4001bc:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  4001be:	f411 7f80 	tst.w	r1, #256	; 0x100
  4001c2:	d11c      	bne.n	4001fe <twi_master_read+0xa6>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  4001c4:	1e55      	subs	r5, r2, #1
  4001c6:	b1e2      	cbz	r2, 400202 <twi_master_read+0xaa>
  4001c8:	462a      	mov	r2, r5
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  4001ca:	2b01      	cmp	r3, #1
  4001cc:	d105      	bne.n	4001da <twi_master_read+0x82>
  4001ce:	f1bc 0f00 	cmp.w	ip, #0
  4001d2:	d102      	bne.n	4001da <twi_master_read+0x82>
			p_twi->TWI_CR = TWI_CR_STOP;
  4001d4:	f8c4 9000 	str.w	r9, [r4]
			stop_sent = 1;
  4001d8:	46c4      	mov	ip, r8
		}

		if (!(status & TWI_SR_RXRDY)) {
  4001da:	f011 0f02 	tst.w	r1, #2
  4001de:	d004      	beq.n	4001ea <twi_master_read+0x92>
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4001e0:	6b22      	ldr	r2, [r4, #48]	; 0x30
  4001e2:	7032      	strb	r2, [r6, #0]

		cnt--;
  4001e4:	3b01      	subs	r3, #1
		}

		if (!(status & TWI_SR_RXRDY)) {
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;
  4001e6:	3601      	adds	r6, #1

		cnt--;
		timeout = TWI_TIMEOUT;
  4001e8:	463a      	mov	r2, r7
	} else {
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	d1e6      	bne.n	4001bc <twi_master_read+0x64>

		cnt--;
		timeout = TWI_TIMEOUT;
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4001ee:	6a23      	ldr	r3, [r4, #32]
  4001f0:	f013 0f01 	tst.w	r3, #1
  4001f4:	d0fb      	beq.n	4001ee <twi_master_read+0x96>
	}

	p_twi->TWI_SR;
  4001f6:	6a23      	ldr	r3, [r4, #32]

	return TWI_SUCCESS;
  4001f8:	e014      	b.n	400224 <twi_master_read+0xcc>
	uint8_t stop_sent = 0;
	uint32_t timeout = TWI_TIMEOUT;;
	
	/* Check argument */
	if (cnt == 0) {
		return TWI_INVALID_ARGUMENT;
  4001fa:	2001      	movs	r0, #1
  4001fc:	e012      	b.n	400224 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  4001fe:	2005      	movs	r0, #5
  400200:	e010      	b.n	400224 <twi_master_read+0xcc>
		}

		if (!timeout--) {
			return TWI_ERROR_TIMEOUT;
  400202:	2009      	movs	r0, #9
  400204:	e00e      	b.n	400224 <twi_master_read+0xcc>
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
		if (status & TWI_SR_NACK) {
			return TWI_RECEIVE_NACK;
  400206:	2005      	movs	r0, #5
  400208:	e00c      	b.n	400224 <twi_master_read+0xcc>
		p_twi->TWI_CR = TWI_CR_START;
		stop_sent = 0;
	}

	while (cnt > 0) {
		status = p_twi->TWI_SR;
  40020a:	6a21      	ldr	r1, [r4, #32]
		if (status & TWI_SR_NACK) {
  40020c:	f411 7080 	ands.w	r0, r1, #256	; 0x100
  400210:	d1f9      	bne.n	400206 <twi_master_read+0xae>
			return TWI_RECEIVE_NACK;
		}

		if (!timeout--) {
  400212:	f643 2297 	movw	r2, #14999	; 0x3a97
			return TWI_ERROR_TIMEOUT;
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
			p_twi->TWI_CR = TWI_CR_STOP;
  400216:	f04f 0902 	mov.w	r9, #2
			stop_sent = 1;
  40021a:	f04f 0801 	mov.w	r8, #1
			continue;
		}
		*buffer++ = p_twi->TWI_RHR;

		cnt--;
		timeout = TWI_TIMEOUT;
  40021e:	f643 2798 	movw	r7, #15000	; 0x3a98
  400222:	e7d2      	b.n	4001ca <twi_master_read+0x72>
	}

	p_twi->TWI_SR;

	return TWI_SUCCESS;
}
  400224:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
  400228:	4770      	bx	lr
  40022a:	bf00      	nop

0040022c <adxl_multiplereads>:

uint32_t adxl_multiplereads(uint8_t index,
							uint8_t *value, 
							uint8_t length,
							uint8_t addr)
{
  40022c:	b500      	push	{lr}
  40022e:	b087      	sub	sp, #28
	
	twi_packet_t rx;
	
	rx.addr[0]		=	index;
  400230:	f88d 0004 	strb.w	r0, [sp, #4]
	rx.addr_length	=	1;
  400234:	2001      	movs	r0, #1
  400236:	9002      	str	r0, [sp, #8]
	rx.buffer		=	value;
  400238:	9103      	str	r1, [sp, #12]
	rx.length		=	length;
  40023a:	9204      	str	r2, [sp, #16]
	rx.chip			=	addr;
  40023c:	f88d 3014 	strb.w	r3, [sp, #20]
	
	return	twi_master_read(TWI0, &rx);
  400240:	4803      	ldr	r0, [pc, #12]	; (400250 <adxl_multiplereads+0x24>)
  400242:	a901      	add	r1, sp, #4
  400244:	4b03      	ldr	r3, [pc, #12]	; (400254 <adxl_multiplereads+0x28>)
  400246:	4798      	blx	r3
}
  400248:	b007      	add	sp, #28
  40024a:	f85d fb04 	ldr.w	pc, [sp], #4
  40024e:	bf00      	nop
  400250:	40018000 	.word	0x40018000
  400254:	00400159 	.word	0x00400159

00400258 <angleXY_dynamic>:
	*angle_real = (*angle_real + *gyroData*dt)*alpha + beta*angle_measure;
	
	return TWI_SUCCESS;
}

uint8_t angleXY_dynamic(float *angle, uint32_t size){
  400258:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40025c:	4605      	mov	r5, r0
  40025e:	460f      	mov	r7, r1
	static uint8_t buf[4];
	uint16_t adxl = 0;
	float valueX_high,valueY_high,valueX_low,valueY_low;
	
	//ADDR HIGH:
	uint32_t check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_HIGH);
  400260:	2032      	movs	r0, #50	; 0x32
  400262:	497f      	ldr	r1, [pc, #508]	; (400460 <angleXY_dynamic+0x208>)
  400264:	2204      	movs	r2, #4
  400266:	231d      	movs	r3, #29
  400268:	4c7e      	ldr	r4, [pc, #504]	; (400464 <angleXY_dynamic+0x20c>)
  40026a:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  40026c:	b110      	cbz	r0, 400274 <angleXY_dynamic+0x1c>
		return check;
  40026e:	b2c0      	uxtb	r0, r0
  400270:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400274:	4b7a      	ldr	r3, [pc, #488]	; (400460 <angleXY_dynamic+0x208>)
  400276:	785b      	ldrb	r3, [r3, #1]
  400278:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40027c:	2af0      	cmp	r2, #240	; 0xf0
  40027e:	d114      	bne.n	4002aa <angleXY_dynamic+0x52>
		adxl = (buf[1] << 8) | (buf[0]);
  400280:	4a77      	ldr	r2, [pc, #476]	; (400460 <angleXY_dynamic+0x208>)
  400282:	7810      	ldrb	r0, [r2, #0]
  400284:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400288:	4258      	negs	r0, r3
		valueX_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  40028a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40028e:	4b76      	ldr	r3, [pc, #472]	; (400468 <angleXY_dynamic+0x210>)
  400290:	4798      	blx	r3
  400292:	4b76      	ldr	r3, [pc, #472]	; (40046c <angleXY_dynamic+0x214>)
  400294:	4798      	blx	r3
  400296:	a36e      	add	r3, pc, #440	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  400298:	e9d3 2300 	ldrd	r2, r3, [r3]
  40029c:	4c74      	ldr	r4, [pc, #464]	; (400470 <angleXY_dynamic+0x218>)
  40029e:	47a0      	blx	r4
  4002a0:	4b74      	ldr	r3, [pc, #464]	; (400474 <angleXY_dynamic+0x21c>)
  4002a2:	4798      	blx	r3
  4002a4:	f100 4800 	add.w	r8, r0, #2147483648	; 0x80000000
  4002a8:	e00f      	b.n	4002ca <angleXY_dynamic+0x72>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  4002aa:	4a6d      	ldr	r2, [pc, #436]	; (400460 <angleXY_dynamic+0x208>)
  4002ac:	7810      	ldrb	r0, [r2, #0]
		valueX_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  4002ae:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4002b2:	4b6d      	ldr	r3, [pc, #436]	; (400468 <angleXY_dynamic+0x210>)
  4002b4:	4798      	blx	r3
  4002b6:	4b6d      	ldr	r3, [pc, #436]	; (40046c <angleXY_dynamic+0x214>)
  4002b8:	4798      	blx	r3
  4002ba:	a365      	add	r3, pc, #404	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  4002bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4002c0:	4c6b      	ldr	r4, [pc, #428]	; (400470 <angleXY_dynamic+0x218>)
  4002c2:	47a0      	blx	r4
  4002c4:	4b6b      	ldr	r3, [pc, #428]	; (400474 <angleXY_dynamic+0x21c>)
  4002c6:	4798      	blx	r3
  4002c8:	4680      	mov	r8, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  4002ca:	4b65      	ldr	r3, [pc, #404]	; (400460 <angleXY_dynamic+0x208>)
  4002cc:	78db      	ldrb	r3, [r3, #3]
  4002ce:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  4002d2:	2af0      	cmp	r2, #240	; 0xf0
  4002d4:	d114      	bne.n	400300 <angleXY_dynamic+0xa8>
		adxl = (buf[3] << 8) | (buf[2]);
  4002d6:	4a62      	ldr	r2, [pc, #392]	; (400460 <angleXY_dynamic+0x208>)
  4002d8:	7890      	ldrb	r0, [r2, #2]
  4002da:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  4002de:	4258      	negs	r0, r3
		valueY_high = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4002e0:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4002e4:	4b60      	ldr	r3, [pc, #384]	; (400468 <angleXY_dynamic+0x210>)
  4002e6:	4798      	blx	r3
  4002e8:	4b60      	ldr	r3, [pc, #384]	; (40046c <angleXY_dynamic+0x214>)
  4002ea:	4798      	blx	r3
  4002ec:	a358      	add	r3, pc, #352	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  4002ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4002f2:	4c5f      	ldr	r4, [pc, #380]	; (400470 <angleXY_dynamic+0x218>)
  4002f4:	47a0      	blx	r4
  4002f6:	4b5f      	ldr	r3, [pc, #380]	; (400474 <angleXY_dynamic+0x21c>)
  4002f8:	4798      	blx	r3
  4002fa:	f100 4900 	add.w	r9, r0, #2147483648	; 0x80000000
  4002fe:	e00f      	b.n	400320 <angleXY_dynamic+0xc8>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  400300:	4a57      	ldr	r2, [pc, #348]	; (400460 <angleXY_dynamic+0x208>)
  400302:	7890      	ldrb	r0, [r2, #2]
		valueY_high = (ADXL_SCALE_FACTOR * ((float)adxl));
  400304:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400308:	4b57      	ldr	r3, [pc, #348]	; (400468 <angleXY_dynamic+0x210>)
  40030a:	4798      	blx	r3
  40030c:	4b57      	ldr	r3, [pc, #348]	; (40046c <angleXY_dynamic+0x214>)
  40030e:	4798      	blx	r3
  400310:	a34f      	add	r3, pc, #316	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  400312:	e9d3 2300 	ldrd	r2, r3, [r3]
  400316:	4c56      	ldr	r4, [pc, #344]	; (400470 <angleXY_dynamic+0x218>)
  400318:	47a0      	blx	r4
  40031a:	4b56      	ldr	r3, [pc, #344]	; (400474 <angleXY_dynamic+0x21c>)
  40031c:	4798      	blx	r3
  40031e:	4681      	mov	r9, r0
	}
	
	//ADDR LOW:
	check = adxl_multiplereads(ADXL_ADDR_DATAX0, &buf, 4, ADXL_ADDR_LOW);
  400320:	2032      	movs	r0, #50	; 0x32
  400322:	494f      	ldr	r1, [pc, #316]	; (400460 <angleXY_dynamic+0x208>)
  400324:	2204      	movs	r2, #4
  400326:	2353      	movs	r3, #83	; 0x53
  400328:	4c4e      	ldr	r4, [pc, #312]	; (400464 <angleXY_dynamic+0x20c>)
  40032a:	47a0      	blx	r4
	if (check != TWI_SUCCESS)
  40032c:	b110      	cbz	r0, 400334 <angleXY_dynamic+0xdc>
	return check;
  40032e:	b2c0      	uxtb	r0, r0
  400330:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	//EIXO X:
	if ( (buf[1] & 0xF0) == 0xF0 ){
  400334:	4b4a      	ldr	r3, [pc, #296]	; (400460 <angleXY_dynamic+0x208>)
  400336:	785b      	ldrb	r3, [r3, #1]
  400338:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  40033c:	2af0      	cmp	r2, #240	; 0xf0
  40033e:	d114      	bne.n	40036a <angleXY_dynamic+0x112>
		adxl = (buf[1] << 8) | (buf[0]);
  400340:	4a47      	ldr	r2, [pc, #284]	; (400460 <angleXY_dynamic+0x208>)
  400342:	7810      	ldrb	r0, [r2, #0]
  400344:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  400348:	4258      	negs	r0, r3
		valueX_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  40034a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40034e:	4b46      	ldr	r3, [pc, #280]	; (400468 <angleXY_dynamic+0x210>)
  400350:	4798      	blx	r3
  400352:	4b46      	ldr	r3, [pc, #280]	; (40046c <angleXY_dynamic+0x214>)
  400354:	4798      	blx	r3
  400356:	a33e      	add	r3, pc, #248	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  400358:	e9d3 2300 	ldrd	r2, r3, [r3]
  40035c:	4c44      	ldr	r4, [pc, #272]	; (400470 <angleXY_dynamic+0x218>)
  40035e:	47a0      	blx	r4
  400360:	4b44      	ldr	r3, [pc, #272]	; (400474 <angleXY_dynamic+0x21c>)
  400362:	4798      	blx	r3
  400364:	f100 4b00 	add.w	fp, r0, #2147483648	; 0x80000000
  400368:	e00f      	b.n	40038a <angleXY_dynamic+0x132>
	}
	else {
		adxl = (buf[1] << 8) | (buf[0]);
  40036a:	4a3d      	ldr	r2, [pc, #244]	; (400460 <angleXY_dynamic+0x208>)
  40036c:	7810      	ldrb	r0, [r2, #0]
		valueX_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  40036e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  400372:	4b3d      	ldr	r3, [pc, #244]	; (400468 <angleXY_dynamic+0x210>)
  400374:	4798      	blx	r3
  400376:	4b3d      	ldr	r3, [pc, #244]	; (40046c <angleXY_dynamic+0x214>)
  400378:	4798      	blx	r3
  40037a:	a335      	add	r3, pc, #212	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  40037c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400380:	4c3b      	ldr	r4, [pc, #236]	; (400470 <angleXY_dynamic+0x218>)
  400382:	47a0      	blx	r4
  400384:	4b3b      	ldr	r3, [pc, #236]	; (400474 <angleXY_dynamic+0x21c>)
  400386:	4798      	blx	r3
  400388:	4683      	mov	fp, r0
	}
	//EIXO Y:
	if ( (buf[3] & 0xF0) == 0xF0 ){
  40038a:	4b35      	ldr	r3, [pc, #212]	; (400460 <angleXY_dynamic+0x208>)
  40038c:	78db      	ldrb	r3, [r3, #3]
  40038e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
  400392:	2af0      	cmp	r2, #240	; 0xf0
  400394:	d114      	bne.n	4003c0 <angleXY_dynamic+0x168>
		adxl = (buf[3] << 8) | (buf[2]);
  400396:	4a32      	ldr	r2, [pc, #200]	; (400460 <angleXY_dynamic+0x208>)
  400398:	7890      	ldrb	r0, [r2, #2]
  40039a:	ea40 2303 	orr.w	r3, r0, r3, lsl #8
		adxl = ( ( (~adxl) +1 ) & 0x0FFF);
  40039e:	4258      	negs	r0, r3
		valueY_low = -(ADXL_SCALE_FACTOR * ((float)adxl));
  4003a0:	f3c0 000b 	ubfx	r0, r0, #0, #12
  4003a4:	4b30      	ldr	r3, [pc, #192]	; (400468 <angleXY_dynamic+0x210>)
  4003a6:	4798      	blx	r3
  4003a8:	4b30      	ldr	r3, [pc, #192]	; (40046c <angleXY_dynamic+0x214>)
  4003aa:	4798      	blx	r3
  4003ac:	a328      	add	r3, pc, #160	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  4003ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003b2:	4c2f      	ldr	r4, [pc, #188]	; (400470 <angleXY_dynamic+0x218>)
  4003b4:	47a0      	blx	r4
  4003b6:	4b2f      	ldr	r3, [pc, #188]	; (400474 <angleXY_dynamic+0x21c>)
  4003b8:	4798      	blx	r3
  4003ba:	f100 4a00 	add.w	sl, r0, #2147483648	; 0x80000000
  4003be:	e00f      	b.n	4003e0 <angleXY_dynamic+0x188>
	}
	else {
		adxl = (buf[3] << 8) | (buf[2]);
  4003c0:	4a27      	ldr	r2, [pc, #156]	; (400460 <angleXY_dynamic+0x208>)
  4003c2:	7890      	ldrb	r0, [r2, #2]
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
  4003c4:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4003c8:	4b27      	ldr	r3, [pc, #156]	; (400468 <angleXY_dynamic+0x210>)
  4003ca:	4798      	blx	r3
  4003cc:	4b27      	ldr	r3, [pc, #156]	; (40046c <angleXY_dynamic+0x214>)
  4003ce:	4798      	blx	r3
  4003d0:	a31f      	add	r3, pc, #124	; (adr r3, 400450 <angleXY_dynamic+0x1f8>)
  4003d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003d6:	4c26      	ldr	r4, [pc, #152]	; (400470 <angleXY_dynamic+0x218>)
  4003d8:	47a0      	blx	r4
  4003da:	4b26      	ldr	r3, [pc, #152]	; (400474 <angleXY_dynamic+0x21c>)
  4003dc:	4798      	blx	r3
  4003de:	4682      	mov	sl, r0
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
  4003e0:	4e25      	ldr	r6, [pc, #148]	; (400478 <angleXY_dynamic+0x220>)
  4003e2:	4640      	mov	r0, r8
  4003e4:	4925      	ldr	r1, [pc, #148]	; (40047c <angleXY_dynamic+0x224>)
  4003e6:	47b0      	blx	r6
  4003e8:	4680      	mov	r8, r0
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
  4003ea:	4c25      	ldr	r4, [pc, #148]	; (400480 <angleXY_dynamic+0x228>)
  4003ec:	4658      	mov	r0, fp
  4003ee:	4925      	ldr	r1, [pc, #148]	; (400484 <angleXY_dynamic+0x22c>)
  4003f0:	47a0      	blx	r4
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
  4003f2:	f8df b0b0 	ldr.w	fp, [pc, #176]	; 4004a4 <angleXY_dynamic+0x24c>
  4003f6:	4924      	ldr	r1, [pc, #144]	; (400488 <angleXY_dynamic+0x230>)
  4003f8:	47d8      	blx	fp
  4003fa:	4601      	mov	r1, r0
  4003fc:	4640      	mov	r0, r8
  4003fe:	47a0      	blx	r4
  400400:	4680      	mov	r8, r0
		valueY_low = (ADXL_SCALE_FACTOR * ((float)adxl));
	}
	
	//Offset dos Eixos:
	valueX_high = valueX_high + ADXL_OFSTX_HIGH;
	valueY_high = valueY_high + ADXL_OFSTY_HIGH;
  400402:	4648      	mov	r0, r9
  400404:	4921      	ldr	r1, [pc, #132]	; (40048c <angleXY_dynamic+0x234>)
  400406:	47b0      	blx	r6
  400408:	4681      	mov	r9, r0
	valueX_low = valueX_low + ADXL_OFSTX_LOW;
	valueY_low = valueY_low + ADXL_OFSTY_LOW;
  40040a:	4650      	mov	r0, sl
  40040c:	4920      	ldr	r1, [pc, #128]	; (400490 <angleXY_dynamic+0x238>)
  40040e:	47b0      	blx	r6
	
	//ELIMINANDO FATOR DINAMICO:
	float mx, my;
	
	mx = valueX_high - U*(valueX_low);
	my = valueY_high - U*(valueY_low);
  400410:	491d      	ldr	r1, [pc, #116]	; (400488 <angleXY_dynamic+0x230>)
  400412:	47d8      	blx	fp
  400414:	4601      	mov	r1, r0
  400416:	4648      	mov	r0, r9
  400418:	47a0      	blx	r4
  40041a:	4604      	mov	r4, r0
	
	shift_right(angle, size);		//Deslocando vetor para nova amostra
  40041c:	4628      	mov	r0, r5
  40041e:	4639      	mov	r1, r7
  400420:	4b1c      	ldr	r3, [pc, #112]	; (400494 <angleXY_dynamic+0x23c>)
  400422:	4798      	blx	r3
	angle[0] = atanf(-mx/my);
  400424:	f108 4000 	add.w	r0, r8, #2147483648	; 0x80000000
  400428:	4621      	mov	r1, r4
  40042a:	4b1b      	ldr	r3, [pc, #108]	; (400498 <angleXY_dynamic+0x240>)
  40042c:	4798      	blx	r3
  40042e:	4b1b      	ldr	r3, [pc, #108]	; (40049c <angleXY_dynamic+0x244>)
  400430:	4798      	blx	r3
	angle[0] += DYNAMIC_OFFSET;			//Offset da medição
  400432:	4b0e      	ldr	r3, [pc, #56]	; (40046c <angleXY_dynamic+0x214>)
  400434:	4798      	blx	r3
  400436:	a308      	add	r3, pc, #32	; (adr r3, 400458 <angleXY_dynamic+0x200>)
  400438:	e9d3 2300 	ldrd	r2, r3, [r3]
  40043c:	4c18      	ldr	r4, [pc, #96]	; (4004a0 <angleXY_dynamic+0x248>)
  40043e:	47a0      	blx	r4
  400440:	4b0c      	ldr	r3, [pc, #48]	; (400474 <angleXY_dynamic+0x21c>)
  400442:	4798      	blx	r3
  400444:	6028      	str	r0, [r5, #0]
	
	//Filtro Passa-Baixa:
	//filter_lowpass(angle,&Hd,size);
	
	return check;
  400446:	2000      	movs	r0, #0
}
  400448:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40044c:	f3af 8000 	nop.w
  400450:	33333333 	.word	0x33333333
  400454:	400f3333 	.word	0x400f3333
  400458:	b020c49c 	.word	0xb020c49c
  40045c:	3f916872 	.word	0x3f916872
  400460:	200009c4 	.word	0x200009c4
  400464:	0040022d 	.word	0x0040022d
  400468:	00402f79 	.word	0x00402f79
  40046c:	00402741 	.word	0x00402741
  400470:	004027e9 	.word	0x004027e9
  400474:	00402d6d 	.word	0x00402d6d
  400478:	00402e19 	.word	0x00402e19
  40047c:	43340000 	.word	0x43340000
  400480:	00402e15 	.word	0x00402e15
  400484:	43960000 	.word	0x43960000
  400488:	40345d17 	.word	0x40345d17
  40048c:	44238000 	.word	0x44238000
  400490:	43f50000 	.word	0x43f50000
  400494:	00400bc1 	.word	0x00400bc1
  400498:	00403191 	.word	0x00403191
  40049c:	00402245 	.word	0x00402245
  4004a0:	00402481 	.word	0x00402481
  4004a4:	00403029 	.word	0x00403029

004004a8 <init_angle_dynamic>:

void init_angle_dynamic(float *angle, uint32_t size){
  4004a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004ac:	4606      	mov	r6, r0
	for (uint32_t j = 0; j < size; j++){
  4004ae:	460f      	mov	r7, r1
  4004b0:	b139      	cbz	r1, 4004c2 <init_angle_dynamic+0x1a>
  4004b2:	4603      	mov	r3, r0
  4004b4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
		angle[j] = 0;
  4004b8:	2200      	movs	r2, #0
  4004ba:	f843 2b04 	str.w	r2, [r3], #4
	
	return check;
}

void init_angle_dynamic(float *angle, uint32_t size){
	for (uint32_t j = 0; j < size; j++){
  4004be:	428b      	cmp	r3, r1
  4004c0:	d1fb      	bne.n	4004ba <init_angle_dynamic+0x12>
		angle[j] = 0;
	}
	flag_time_sample = 0;
  4004c2:	2200      	movs	r2, #0
  4004c4:	4b09      	ldr	r3, [pc, #36]	; (4004ec <init_angle_dynamic+0x44>)
  4004c6:	701a      	strb	r2, [r3, #0]
  4004c8:	2564      	movs	r5, #100	; 0x64
	for ( uint32_t i = 0; i < 100; i++){
		while(!flag_time_sample);
  4004ca:	461c      	mov	r4, r3
		angleXY_dynamic(angle,size);
  4004cc:	f8df 8020 	ldr.w	r8, [pc, #32]	; 4004f0 <init_angle_dynamic+0x48>
	for (uint32_t j = 0; j < size; j++){
		angle[j] = 0;
	}
	flag_time_sample = 0;
	for ( uint32_t i = 0; i < 100; i++){
		while(!flag_time_sample);
  4004d0:	7823      	ldrb	r3, [r4, #0]
  4004d2:	f013 0fff 	tst.w	r3, #255	; 0xff
  4004d6:	d0fb      	beq.n	4004d0 <init_angle_dynamic+0x28>
		angleXY_dynamic(angle,size);
  4004d8:	4630      	mov	r0, r6
  4004da:	4639      	mov	r1, r7
  4004dc:	47c0      	blx	r8
		flag_time_sample = 0;
  4004de:	2300      	movs	r3, #0
  4004e0:	7023      	strb	r3, [r4, #0]
void init_angle_dynamic(float *angle, uint32_t size){
	for (uint32_t j = 0; j < size; j++){
		angle[j] = 0;
	}
	flag_time_sample = 0;
	for ( uint32_t i = 0; i < 100; i++){
  4004e2:	3d01      	subs	r5, #1
  4004e4:	d1f4      	bne.n	4004d0 <init_angle_dynamic+0x28>
		while(!flag_time_sample);
		angleXY_dynamic(angle,size);
		flag_time_sample = 0;
	}
}
  4004e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4004ea:	bf00      	nop
  4004ec:	200009e4 	.word	0x200009e4
  4004f0:	00400259 	.word	0x00400259

004004f4 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4004f4:	6943      	ldr	r3, [r0, #20]
  4004f6:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4004fa:	bf1d      	ittte	ne
  4004fc:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400500:	61c1      	strne	r1, [r0, #28]
	return 0;
  400502:	2000      	movne	r0, #0
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
		return 1;
  400504:	2001      	moveq	r0, #1
	}

	p_usart->US_THR = US_THR_TXCHR(c);
	return 0;
}
  400506:	4770      	bx	lr

00400508 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400508:	6943      	ldr	r3, [r0, #20]
  40050a:	f013 0f01 	tst.w	r3, #1
  40050e:	d005      	beq.n	40051c <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400510:	6983      	ldr	r3, [r0, #24]
  400512:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400516:	600b      	str	r3, [r1, #0]

	return 0;
  400518:	2000      	movs	r0, #0
  40051a:	4770      	bx	lr
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
		return 1;
  40051c:	2001      	movs	r0, #1

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;

	return 0;
}
  40051e:	4770      	bx	lr

00400520 <pin_riseedge_handler>:
	tc_enable_interrupt(TC1, TC_CHANNEL_CAP_DUTY, TC_IER_LDRBS);
	tc_start(TC1, TC_CHANNEL_CAP_DUTY);
}

void pin_riseedge_handler(uint32_t id, uint32_t mask){
	if ( (id == ID_HALL) && ( mask == GPIO_HALLB ) ){		
  400520:	280b      	cmp	r0, #11
  400522:	d114      	bne.n	40054e <pin_riseedge_handler+0x2e>
  400524:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  400528:	d10e      	bne.n	400548 <pin_riseedge_handler+0x28>
		hallB = 1;
  40052a:	2201      	movs	r2, #1
  40052c:	4b08      	ldr	r3, [pc, #32]	; (400550 <pin_riseedge_handler+0x30>)
  40052e:	701a      	strb	r2, [r3, #0]
		if (hallA){
  400530:	4b08      	ldr	r3, [pc, #32]	; (400554 <pin_riseedge_handler+0x34>)
  400532:	781b      	ldrb	r3, [r3, #0]
  400534:	b15b      	cbz	r3, 40054e <pin_riseedge_handler+0x2e>
			flag_neg = 1;
  400536:	4b08      	ldr	r3, [pc, #32]	; (400558 <pin_riseedge_handler+0x38>)
  400538:	701a      	strb	r2, [r3, #0]
  40053a:	4770      	bx	lr
		}
	}
	if ( (id == ID_HALL) && ( mask == GPIO_HALLC ) ){		
		hallA = 0;
  40053c:	2300      	movs	r3, #0
  40053e:	4a05      	ldr	r2, [pc, #20]	; (400554 <pin_riseedge_handler+0x34>)
  400540:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  400542:	4a03      	ldr	r2, [pc, #12]	; (400550 <pin_riseedge_handler+0x30>)
  400544:	7013      	strb	r3, [r2, #0]
  400546:	4770      	bx	lr
		hallB = 1;
		if (hallA){
			flag_neg = 1;
		}
	}
	if ( (id == ID_HALL) && ( mask == GPIO_HALLC ) ){		
  400548:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40054c:	d0f6      	beq.n	40053c <pin_riseedge_handler+0x1c>
  40054e:	4770      	bx	lr
  400550:	200009d9 	.word	0x200009d9
  400554:	200009d8 	.word	0x200009d8
  400558:	200009da 	.word	0x200009da
  40055c:	00000000 	.word	0x00000000

00400560 <update_speed_motor>:
	//CONFIGURANDO PORTA OPEN-DRAIN:
	gpio_configure_pin( GPIO_FR , GPIO_FR_conf );
	Foward_Motor;
}

void update_speed_motor(float speed){
  400560:	b570      	push	{r4, r5, r6, lr}
  400562:	4604      	mov	r4, r0
	uint32_t negativo = 0;
	//Verificando a necessidade de alterar a rotação do motor:
	if ( (speed < 0) && (MotorIsFoward) ){
  400564:	2100      	movs	r1, #0
  400566:	4b36      	ldr	r3, [pc, #216]	; (400640 <update_speed_motor+0xe0>)
  400568:	4798      	blx	r3
  40056a:	b198      	cbz	r0, 400594 <update_speed_motor+0x34>
  40056c:	2002      	movs	r0, #2
  40056e:	4b35      	ldr	r3, [pc, #212]	; (400644 <update_speed_motor+0xe4>)
  400570:	4798      	blx	r3
  400572:	b978      	cbnz	r0, 400594 <update_speed_motor+0x34>
		Reverse_Motor; //Invertendo rotação do Motor
  400574:	2002      	movs	r0, #2
  400576:	4b34      	ldr	r3, [pc, #208]	; (400648 <update_speed_motor+0xe8>)
  400578:	4798      	blx	r3
		//speed = -speed;
		flag_revertion = !flag_revertion;
  40057a:	4b34      	ldr	r3, [pc, #208]	; (40064c <update_speed_motor+0xec>)
  40057c:	781a      	ldrb	r2, [r3, #0]
  40057e:	f1d2 0201 	rsbs	r2, r2, #1
  400582:	bf38      	it	cc
  400584:	2200      	movcc	r2, #0
  400586:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  400588:	2300      	movs	r3, #0
  40058a:	4a31      	ldr	r2, [pc, #196]	; (400650 <update_speed_motor+0xf0>)
  40058c:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  40058e:	4a31      	ldr	r2, [pc, #196]	; (400654 <update_speed_motor+0xf4>)
  400590:	7013      	strb	r3, [r2, #0]
  400592:	e01c      	b.n	4005ce <update_speed_motor+0x6e>
		} else if ( (speed > 0) && (MotorIsReverse) ) {
  400594:	4620      	mov	r0, r4
  400596:	2100      	movs	r1, #0
  400598:	4b2f      	ldr	r3, [pc, #188]	; (400658 <update_speed_motor+0xf8>)
  40059a:	4798      	blx	r3
  40059c:	b190      	cbz	r0, 4005c4 <update_speed_motor+0x64>
  40059e:	2002      	movs	r0, #2
  4005a0:	4b28      	ldr	r3, [pc, #160]	; (400644 <update_speed_motor+0xe4>)
  4005a2:	4798      	blx	r3
  4005a4:	b170      	cbz	r0, 4005c4 <update_speed_motor+0x64>
		Foward_Motor;
  4005a6:	2002      	movs	r0, #2
  4005a8:	4b2c      	ldr	r3, [pc, #176]	; (40065c <update_speed_motor+0xfc>)
  4005aa:	4798      	blx	r3
		flag_revertion = !flag_revertion;
  4005ac:	4b27      	ldr	r3, [pc, #156]	; (40064c <update_speed_motor+0xec>)
  4005ae:	781a      	ldrb	r2, [r3, #0]
  4005b0:	f1d2 0201 	rsbs	r2, r2, #1
  4005b4:	bf38      	it	cc
  4005b6:	2200      	movcc	r2, #0
  4005b8:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  4005ba:	2300      	movs	r3, #0
  4005bc:	4a24      	ldr	r2, [pc, #144]	; (400650 <update_speed_motor+0xf0>)
  4005be:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  4005c0:	4a24      	ldr	r2, [pc, #144]	; (400654 <update_speed_motor+0xf4>)
  4005c2:	7013      	strb	r3, [r2, #0]
	}
	
	if (speed < 0){
  4005c4:	4620      	mov	r0, r4
  4005c6:	2100      	movs	r1, #0
  4005c8:	4b1d      	ldr	r3, [pc, #116]	; (400640 <update_speed_motor+0xe0>)
  4005ca:	4798      	blx	r3
  4005cc:	b118      	cbz	r0, 4005d6 <update_speed_motor+0x76>
		speed = -speed;
  4005ce:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
		negativo = 1;
  4005d2:	2601      	movs	r6, #1
  4005d4:	e000      	b.n	4005d8 <update_speed_motor+0x78>
	gpio_configure_pin( GPIO_FR , GPIO_FR_conf );
	Foward_Motor;
}

void update_speed_motor(float speed){
	uint32_t negativo = 0;
  4005d6:	2600      	movs	r6, #0
	if (speed < 0){
		speed = -speed;
		negativo = 1;
	}
	
	if (speed > MOTOR_MAX_RPM){
  4005d8:	4620      	mov	r0, r4
  4005da:	4b21      	ldr	r3, [pc, #132]	; (400660 <update_speed_motor+0x100>)
  4005dc:	4798      	blx	r3
  4005de:	a314      	add	r3, pc, #80	; (adr r3, 400630 <update_speed_motor+0xd0>)
  4005e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005e4:	4d1f      	ldr	r5, [pc, #124]	; (400664 <update_speed_motor+0x104>)
  4005e6:	47a8      	blx	r5
  4005e8:	b100      	cbz	r0, 4005ec <update_speed_motor+0x8c>
		speed = MOTOR_MAX_RPM;
  4005ea:	4c1f      	ldr	r4, [pc, #124]	; (400668 <update_speed_motor+0x108>)
	}
	//Transformar Valor de RPM para DAC(0-1023)
	dac_val = speed*RPMtoDAC + yo;
  4005ec:	4620      	mov	r0, r4
  4005ee:	4b1c      	ldr	r3, [pc, #112]	; (400660 <update_speed_motor+0x100>)
  4005f0:	4798      	blx	r3
  4005f2:	a311      	add	r3, pc, #68	; (adr r3, 400638 <update_speed_motor+0xd8>)
  4005f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4005f8:	4c1c      	ldr	r4, [pc, #112]	; (40066c <update_speed_motor+0x10c>)
  4005fa:	47a0      	blx	r4
  4005fc:	2200      	movs	r2, #0
  4005fe:	2300      	movs	r3, #0
  400600:	4c1b      	ldr	r4, [pc, #108]	; (400670 <update_speed_motor+0x110>)
  400602:	47a0      	blx	r4
  400604:	4b1b      	ldr	r3, [pc, #108]	; (400674 <update_speed_motor+0x114>)
  400606:	4798      	blx	r3
  400608:	4b1b      	ldr	r3, [pc, #108]	; (400678 <update_speed_motor+0x118>)
  40060a:	6018      	str	r0, [r3, #0]
	while((dacc_get_interrupt_status(DACC) & DACC_ISR_TXRDY) != DACC_ISR_TXRDY);
  40060c:	4d1b      	ldr	r5, [pc, #108]	; (40067c <update_speed_motor+0x11c>)
  40060e:	4c1c      	ldr	r4, [pc, #112]	; (400680 <update_speed_motor+0x120>)
  400610:	4628      	mov	r0, r5
  400612:	47a0      	blx	r4
  400614:	f010 0f01 	tst.w	r0, #1
  400618:	d0fa      	beq.n	400610 <update_speed_motor+0xb0>
	dacc_write_conversion_data(DACC, dac_val);
  40061a:	4b17      	ldr	r3, [pc, #92]	; (400678 <update_speed_motor+0x118>)
  40061c:	6819      	ldr	r1, [r3, #0]
  40061e:	4817      	ldr	r0, [pc, #92]	; (40067c <update_speed_motor+0x11c>)
  400620:	4b18      	ldr	r3, [pc, #96]	; (400684 <update_speed_motor+0x124>)
  400622:	4798      	blx	r3
	if (negativo){
  400624:	b11e      	cbz	r6, 40062e <update_speed_motor+0xce>
		dac_val = -dac_val;
  400626:	4b14      	ldr	r3, [pc, #80]	; (400678 <update_speed_motor+0x118>)
  400628:	681a      	ldr	r2, [r3, #0]
  40062a:	4252      	negs	r2, r2
  40062c:	601a      	str	r2, [r3, #0]
  40062e:	bd70      	pop	{r4, r5, r6, pc}
  400630:	0346dc5d 	.word	0x0346dc5d
  400634:	40bd8b78 	.word	0x40bd8b78
  400638:	1eb851ec 	.word	0x1eb851ec
  40063c:	3fc1eb85 	.word	0x3fc1eb85
  400640:	00403365 	.word	0x00403365
  400644:	00401231 	.word	0x00401231
  400648:	0040124d 	.word	0x0040124d
  40064c:	200000e4 	.word	0x200000e4
  400650:	200009d8 	.word	0x200009d8
  400654:	200009d9 	.word	0x200009d9
  400658:	004033a1 	.word	0x004033a1
  40065c:	00401269 	.word	0x00401269
  400660:	00402741 	.word	0x00402741
  400664:	00402d09 	.word	0x00402d09
  400668:	45ec5bc0 	.word	0x45ec5bc0
  40066c:	004027e9 	.word	0x004027e9
  400670:	00402485 	.word	0x00402485
  400674:	00402d1d 	.word	0x00402d1d
  400678:	200009c8 	.word	0x200009c8
  40067c:	4003c000 	.word	0x4003c000
  400680:	00400eb9 	.word	0x00400eb9
  400684:	00400ebd 	.word	0x00400ebd

00400688 <update_speed_motor_dac>:
	}
}

void update_speed_motor_dac(float dac_float){
  400688:	b570      	push	{r4, r5, r6, lr}
  40068a:	4604      	mov	r4, r0
	uint32_t negativo = 0;
	//Verificando a necessidade de alterar a rotação do motor:
	if ( (dac_float < 0) && (MotorIsFoward) ){
  40068c:	2100      	movs	r1, #0
  40068e:	4b2b      	ldr	r3, [pc, #172]	; (40073c <update_speed_motor_dac+0xb4>)
  400690:	4798      	blx	r3
  400692:	b198      	cbz	r0, 4006bc <update_speed_motor_dac+0x34>
  400694:	2002      	movs	r0, #2
  400696:	4b2a      	ldr	r3, [pc, #168]	; (400740 <update_speed_motor_dac+0xb8>)
  400698:	4798      	blx	r3
  40069a:	b978      	cbnz	r0, 4006bc <update_speed_motor_dac+0x34>
		Reverse_Motor; //Invertendo rotação do Motor
  40069c:	2002      	movs	r0, #2
  40069e:	4b29      	ldr	r3, [pc, #164]	; (400744 <update_speed_motor_dac+0xbc>)
  4006a0:	4798      	blx	r3
		flag_revertion = !flag_revertion;
  4006a2:	4b29      	ldr	r3, [pc, #164]	; (400748 <update_speed_motor_dac+0xc0>)
  4006a4:	781a      	ldrb	r2, [r3, #0]
  4006a6:	f1d2 0201 	rsbs	r2, r2, #1
  4006aa:	bf38      	it	cc
  4006ac:	2200      	movcc	r2, #0
  4006ae:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  4006b0:	2300      	movs	r3, #0
  4006b2:	4a26      	ldr	r2, [pc, #152]	; (40074c <update_speed_motor_dac+0xc4>)
  4006b4:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  4006b6:	4a26      	ldr	r2, [pc, #152]	; (400750 <update_speed_motor_dac+0xc8>)
  4006b8:	7013      	strb	r3, [r2, #0]
  4006ba:	e01c      	b.n	4006f6 <update_speed_motor_dac+0x6e>
		} else if ( (dac_float > 0) && (MotorIsReverse) ) {
  4006bc:	4620      	mov	r0, r4
  4006be:	2100      	movs	r1, #0
  4006c0:	4b24      	ldr	r3, [pc, #144]	; (400754 <update_speed_motor_dac+0xcc>)
  4006c2:	4798      	blx	r3
  4006c4:	b190      	cbz	r0, 4006ec <update_speed_motor_dac+0x64>
  4006c6:	2002      	movs	r0, #2
  4006c8:	4b1d      	ldr	r3, [pc, #116]	; (400740 <update_speed_motor_dac+0xb8>)
  4006ca:	4798      	blx	r3
  4006cc:	b170      	cbz	r0, 4006ec <update_speed_motor_dac+0x64>
		Foward_Motor;
  4006ce:	2002      	movs	r0, #2
  4006d0:	4b21      	ldr	r3, [pc, #132]	; (400758 <update_speed_motor_dac+0xd0>)
  4006d2:	4798      	blx	r3
		flag_revertion = !flag_revertion;
  4006d4:	4b1c      	ldr	r3, [pc, #112]	; (400748 <update_speed_motor_dac+0xc0>)
  4006d6:	781a      	ldrb	r2, [r3, #0]
  4006d8:	f1d2 0201 	rsbs	r2, r2, #1
  4006dc:	bf38      	it	cc
  4006de:	2200      	movcc	r2, #0
  4006e0:	701a      	strb	r2, [r3, #0]
		hallA = 0;
  4006e2:	2300      	movs	r3, #0
  4006e4:	4a19      	ldr	r2, [pc, #100]	; (40074c <update_speed_motor_dac+0xc4>)
  4006e6:	7013      	strb	r3, [r2, #0]
		hallB = 0;
  4006e8:	4a19      	ldr	r2, [pc, #100]	; (400750 <update_speed_motor_dac+0xc8>)
  4006ea:	7013      	strb	r3, [r2, #0]
	}
	
	if (dac_float < 0){
  4006ec:	4620      	mov	r0, r4
  4006ee:	2100      	movs	r1, #0
  4006f0:	4b12      	ldr	r3, [pc, #72]	; (40073c <update_speed_motor_dac+0xb4>)
  4006f2:	4798      	blx	r3
  4006f4:	b118      	cbz	r0, 4006fe <update_speed_motor_dac+0x76>
		dac_float = -dac_float;
  4006f6:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
		negativo = 1;
  4006fa:	2601      	movs	r6, #1
  4006fc:	e000      	b.n	400700 <update_speed_motor_dac+0x78>
		dac_val = -dac_val;
	}
}

void update_speed_motor_dac(float dac_float){
	uint32_t negativo = 0;
  4006fe:	2600      	movs	r6, #0
	if (dac_float < 0){
		dac_float = -dac_float;
		negativo = 1;
	}
	
	if (dac_float > DACC_MAX_DATA){
  400700:	4620      	mov	r0, r4
  400702:	4916      	ldr	r1, [pc, #88]	; (40075c <update_speed_motor_dac+0xd4>)
  400704:	4b13      	ldr	r3, [pc, #76]	; (400754 <update_speed_motor_dac+0xcc>)
  400706:	4798      	blx	r3
  400708:	b100      	cbz	r0, 40070c <update_speed_motor_dac+0x84>
		dac_float = DACC_MAX_DATA;
  40070a:	4c14      	ldr	r4, [pc, #80]	; (40075c <update_speed_motor_dac+0xd4>)
	}
	//Transformar Valor de RPM para DAC(0-1023)
	dac_val = dac_float;
  40070c:	4620      	mov	r0, r4
  40070e:	4b14      	ldr	r3, [pc, #80]	; (400760 <update_speed_motor_dac+0xd8>)
  400710:	4798      	blx	r3
  400712:	4b14      	ldr	r3, [pc, #80]	; (400764 <update_speed_motor_dac+0xdc>)
  400714:	6018      	str	r0, [r3, #0]
	while((dacc_get_interrupt_status(DACC) & DACC_ISR_TXRDY) != DACC_ISR_TXRDY);
  400716:	4d14      	ldr	r5, [pc, #80]	; (400768 <update_speed_motor_dac+0xe0>)
  400718:	4c14      	ldr	r4, [pc, #80]	; (40076c <update_speed_motor_dac+0xe4>)
  40071a:	4628      	mov	r0, r5
  40071c:	47a0      	blx	r4
  40071e:	f010 0f01 	tst.w	r0, #1
  400722:	d0fa      	beq.n	40071a <update_speed_motor_dac+0x92>
	dacc_write_conversion_data(DACC, dac_val);
  400724:	4b0f      	ldr	r3, [pc, #60]	; (400764 <update_speed_motor_dac+0xdc>)
  400726:	6819      	ldr	r1, [r3, #0]
  400728:	480f      	ldr	r0, [pc, #60]	; (400768 <update_speed_motor_dac+0xe0>)
  40072a:	4b11      	ldr	r3, [pc, #68]	; (400770 <update_speed_motor_dac+0xe8>)
  40072c:	4798      	blx	r3
	if (negativo){
  40072e:	b11e      	cbz	r6, 400738 <update_speed_motor_dac+0xb0>
		dac_val = -dac_val;
  400730:	4b0c      	ldr	r3, [pc, #48]	; (400764 <update_speed_motor_dac+0xdc>)
  400732:	681a      	ldr	r2, [r3, #0]
  400734:	4252      	negs	r2, r2
  400736:	601a      	str	r2, [r3, #0]
  400738:	bd70      	pop	{r4, r5, r6, pc}
  40073a:	bf00      	nop
  40073c:	00403365 	.word	0x00403365
  400740:	00401231 	.word	0x00401231
  400744:	0040124d 	.word	0x0040124d
  400748:	200000e4 	.word	0x200000e4
  40074c:	200009d8 	.word	0x200009d8
  400750:	200009d9 	.word	0x200009d9
  400754:	004033a1 	.word	0x004033a1
  400758:	00401269 	.word	0x00401269
  40075c:	447fc000 	.word	0x447fc000
  400760:	004033b5 	.word	0x004033b5
  400764:	200009c8 	.word	0x200009c8
  400768:	4003c000 	.word	0x4003c000
  40076c:	00400eb9 	.word	0x00400eb9
  400770:	00400ebd 	.word	0x00400ebd

00400774 <update_accel_motor>:
	}
}

float update_accel_motor(float accel, float last_speed, float t_seconds){
  400774:	b510      	push	{r4, lr}
  400776:	460c      	mov	r4, r1
	// v[RPM] = vo[RPM] + a[RPM/s]*t[s]
	float new_speed = (last_speed + accel*t_seconds);
  400778:	4611      	mov	r1, r2
  40077a:	4b05      	ldr	r3, [pc, #20]	; (400790 <update_accel_motor+0x1c>)
  40077c:	4798      	blx	r3
  40077e:	4621      	mov	r1, r4
  400780:	4b04      	ldr	r3, [pc, #16]	; (400794 <update_accel_motor+0x20>)
  400782:	4798      	blx	r3
  400784:	4604      	mov	r4, r0
	update_speed_motor(new_speed);
  400786:	4b04      	ldr	r3, [pc, #16]	; (400798 <update_accel_motor+0x24>)
  400788:	4798      	blx	r3
	return new_speed;
}
  40078a:	4620      	mov	r0, r4
  40078c:	bd10      	pop	{r4, pc}
  40078e:	bf00      	nop
  400790:	00403029 	.word	0x00403029
  400794:	00402e19 	.word	0x00402e19
  400798:	00400561 	.word	0x00400561

0040079c <measure_speed_freq>:
	speed[0] = speed[0]*RPMtoRADs;	//Convertendo RPM para Rad/s
	filter_lowpass(speed,&Hd,size);
	//speed[0] = N0*speed[0] + N1*speed[1];
}

void measure_speed_freq(float *s_freq){
  40079c:	b538      	push	{r3, r4, r5, lr}
  40079e:	4604      	mov	r4, r0
	// Em RPM:
	if (capture_rb_freq != 0){
  4007a0:	4b0e      	ldr	r3, [pc, #56]	; (4007dc <measure_speed_freq+0x40>)
  4007a2:	6818      	ldr	r0, [r3, #0]
  4007a4:	b1b0      	cbz	r0, 4007d4 <measure_speed_freq+0x38>
		*s_freq = ((float)((float)(sysclk_get_peripheral_bus_hz(TC0) / divisors[TC_CAPTURE_TCCLKS])) / (capture_rb_freq))*RPStoRPM;
  4007a6:	4b0e      	ldr	r3, [pc, #56]	; (4007e0 <measure_speed_freq+0x44>)
  4007a8:	4798      	blx	r3
  4007aa:	4601      	mov	r1, r0
  4007ac:	480d      	ldr	r0, [pc, #52]	; (4007e4 <measure_speed_freq+0x48>)
  4007ae:	4b0e      	ldr	r3, [pc, #56]	; (4007e8 <measure_speed_freq+0x4c>)
  4007b0:	4798      	blx	r3
  4007b2:	4d0e      	ldr	r5, [pc, #56]	; (4007ec <measure_speed_freq+0x50>)
  4007b4:	490e      	ldr	r1, [pc, #56]	; (4007f0 <measure_speed_freq+0x54>)
  4007b6:	47a8      	blx	r5
  4007b8:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
  4007bc:	47a8      	blx	r5
  4007be:	6020      	str	r0, [r4, #0]
		capture_rb_freq = 0;
  4007c0:	2200      	movs	r2, #0
  4007c2:	4b06      	ldr	r3, [pc, #24]	; (4007dc <measure_speed_freq+0x40>)
  4007c4:	601a      	str	r2, [r3, #0]
		if (flag_neg){
  4007c6:	4b0b      	ldr	r3, [pc, #44]	; (4007f4 <measure_speed_freq+0x58>)
  4007c8:	781b      	ldrb	r3, [r3, #0]
  4007ca:	b12b      	cbz	r3, 4007d8 <measure_speed_freq+0x3c>
			*s_freq = - *s_freq;
  4007cc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4007d0:	6020      	str	r0, [r4, #0]
  4007d2:	bd38      	pop	{r3, r4, r5, pc}
		}
	} else {
		*s_freq = 0;
  4007d4:	2300      	movs	r3, #0
  4007d6:	6023      	str	r3, [r4, #0]
  4007d8:	bd38      	pop	{r3, r4, r5, pc}
  4007da:	bf00      	nop
  4007dc:	200009cc 	.word	0x200009cc
  4007e0:	00402f79 	.word	0x00402f79
  4007e4:	49b71b00 	.word	0x49b71b00
  4007e8:	00403191 	.word	0x00403191
  4007ec:	00403029 	.word	0x00403029
  4007f0:	42700000 	.word	0x42700000
  4007f4:	200009da 	.word	0x200009da

004007f8 <measure_speed_duty>:
	}
}

void measure_speed_duty(float *s_duty){
  4007f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4007fa:	4605      	mov	r5, r0
	// Definir Fator_Duty
	if ( (capture_rb_duty != 0) && (capture_ra_duty != 0) ){
  4007fc:	4b14      	ldr	r3, [pc, #80]	; (400850 <measure_speed_duty+0x58>)
  4007fe:	681c      	ldr	r4, [r3, #0]
  400800:	b314      	cbz	r4, 400848 <measure_speed_duty+0x50>
  400802:	4b14      	ldr	r3, [pc, #80]	; (400854 <measure_speed_duty+0x5c>)
  400804:	6818      	ldr	r0, [r3, #0]
  400806:	b1f8      	cbz	r0, 400848 <measure_speed_duty+0x50>
		*s_duty = ((1-((float)capture_ra_duty/capture_rb_duty))*100)*Fator_Duty;
  400808:	4e13      	ldr	r6, [pc, #76]	; (400858 <measure_speed_duty+0x60>)
  40080a:	47b0      	blx	r6
  40080c:	4607      	mov	r7, r0
  40080e:	4620      	mov	r0, r4
  400810:	47b0      	blx	r6
  400812:	4601      	mov	r1, r0
  400814:	4638      	mov	r0, r7
  400816:	4b11      	ldr	r3, [pc, #68]	; (40085c <measure_speed_duty+0x64>)
  400818:	4798      	blx	r3
  40081a:	4601      	mov	r1, r0
  40081c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
  400820:	4b0f      	ldr	r3, [pc, #60]	; (400860 <measure_speed_duty+0x68>)
  400822:	4798      	blx	r3
  400824:	4c0f      	ldr	r4, [pc, #60]	; (400864 <measure_speed_duty+0x6c>)
  400826:	4910      	ldr	r1, [pc, #64]	; (400868 <measure_speed_duty+0x70>)
  400828:	47a0      	blx	r4
  40082a:	4910      	ldr	r1, [pc, #64]	; (40086c <measure_speed_duty+0x74>)
  40082c:	47a0      	blx	r4
  40082e:	6028      	str	r0, [r5, #0]
		capture_rb_duty = 0;
  400830:	2300      	movs	r3, #0
  400832:	4a07      	ldr	r2, [pc, #28]	; (400850 <measure_speed_duty+0x58>)
  400834:	6013      	str	r3, [r2, #0]
		capture_ra_duty = 0;
  400836:	4a07      	ldr	r2, [pc, #28]	; (400854 <measure_speed_duty+0x5c>)
  400838:	6013      	str	r3, [r2, #0]
		if (flag_neg){
  40083a:	4b0d      	ldr	r3, [pc, #52]	; (400870 <measure_speed_duty+0x78>)
  40083c:	781b      	ldrb	r3, [r3, #0]
  40083e:	b12b      	cbz	r3, 40084c <measure_speed_duty+0x54>
			*s_duty = -*s_duty;
  400840:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  400844:	6028      	str	r0, [r5, #0]
  400846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		}
	} else {
		*s_duty = 0;
  400848:	2300      	movs	r3, #0
  40084a:	602b      	str	r3, [r5, #0]
  40084c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40084e:	bf00      	nop
  400850:	200009d0 	.word	0x200009d0
  400854:	200009d4 	.word	0x200009d4
  400858:	00402f79 	.word	0x00402f79
  40085c:	00403191 	.word	0x00403191
  400860:	00402e15 	.word	0x00402e15
  400864:	00403029 	.word	0x00403029
  400868:	42c80000 	.word	0x42c80000
  40086c:	42a00000 	.word	0x42a00000
  400870:	200009da 	.word	0x200009da

00400874 <config_hall_interrupt>:
	}
}

void config_hall_interrupt (void){
  400874:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  400878:	b083      	sub	sp, #12
	pmc_enable_periph_clk(ID_HALL);
  40087a:	200b      	movs	r0, #11
  40087c:	4b20      	ldr	r3, [pc, #128]	; (400900 <config_hall_interrupt+0x8c>)
  40087e:	4798      	blx	r3
	
	pio_set_input(PIOA, GPIO_HALLB, PIO_DEFAULT);
  400880:	4c20      	ldr	r4, [pc, #128]	; (400904 <config_hall_interrupt+0x90>)
  400882:	4620      	mov	r0, r4
  400884:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400888:	2200      	movs	r2, #0
  40088a:	f8df 908c 	ldr.w	r9, [pc, #140]	; 400918 <config_hall_interrupt+0xa4>
  40088e:	47c8      	blx	r9
	pio_pull_down(PIOA, GPIO_HALLB, ENABLE);
  400890:	4620      	mov	r0, r4
  400892:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400896:	2201      	movs	r2, #1
  400898:	f8df 8080 	ldr.w	r8, [pc, #128]	; 40091c <config_hall_interrupt+0xa8>
  40089c:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_HALL, GPIO_HALLB, PIO_IT_RISE_EDGE, pin_riseedge_handler);
  40089e:	4f1a      	ldr	r7, [pc, #104]	; (400908 <config_hall_interrupt+0x94>)
  4008a0:	9700      	str	r7, [sp, #0]
  4008a2:	4620      	mov	r0, r4
  4008a4:	210b      	movs	r1, #11
  4008a6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  4008aa:	2370      	movs	r3, #112	; 0x70
  4008ac:	4e17      	ldr	r6, [pc, #92]	; (40090c <config_hall_interrupt+0x98>)
  4008ae:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, GPIO_HALLB);
  4008b0:	4620      	mov	r0, r4
  4008b2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4008b6:	4d16      	ldr	r5, [pc, #88]	; (400910 <config_hall_interrupt+0x9c>)
  4008b8:	47a8      	blx	r5
	
	pio_set_input(PIOA, GPIO_HALLC, PIO_DEFAULT);
  4008ba:	4620      	mov	r0, r4
  4008bc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4008c0:	2200      	movs	r2, #0
  4008c2:	47c8      	blx	r9
	pio_pull_down(PIOA, GPIO_HALLC, ENABLE);
  4008c4:	4620      	mov	r0, r4
  4008c6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4008ca:	2201      	movs	r2, #1
  4008cc:	47c0      	blx	r8
	pio_handler_set(PIOA, ID_HALL, GPIO_HALLC, PIO_IT_FALL_EDGE, pin_riseedge_handler);
  4008ce:	9700      	str	r7, [sp, #0]
  4008d0:	4620      	mov	r0, r4
  4008d2:	210b      	movs	r1, #11
  4008d4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4008d8:	2350      	movs	r3, #80	; 0x50
  4008da:	47b0      	blx	r6
	pio_enable_interrupt(PIOA, GPIO_HALLC);
  4008dc:	4620      	mov	r0, r4
  4008de:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  4008e2:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4008e4:	4b0b      	ldr	r3, [pc, #44]	; (400914 <config_hall_interrupt+0xa0>)
  4008e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4008ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4008ee:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4008f2:	2110      	movs	r1, #16
  4008f4:	f883 130b 	strb.w	r1, [r3, #779]	; 0x30b

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4008f8:	601a      	str	r2, [r3, #0]
	
	NVIC_DisableIRQ(PIOA_IRQn);
	NVIC_ClearPendingIRQ(PIOA_IRQn);
	NVIC_SetPriority(PIOA_IRQn, PRIORITY_MEASURE);
	NVIC_EnableIRQ(PIOA_IRQn);
}
  4008fa:	b003      	add	sp, #12
  4008fc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400900:	00401661 	.word	0x00401661
  400904:	400e0e00 	.word	0x400e0e00
  400908:	00400521 	.word	0x00400521
  40090c:	00401501 	.word	0x00401501
  400910:	00401221 	.word	0x00401221
  400914:	e000e100 	.word	0xe000e100
  400918:	00401185 	.word	0x00401185
  40091c:	004011e1 	.word	0x004011e1

00400920 <config_dacc>:

void config_dacc(void){
  400920:	b538      	push	{r3, r4, r5, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400922:	201e      	movs	r0, #30
  400924:	4b10      	ldr	r3, [pc, #64]	; (400968 <config_dacc+0x48>)
  400926:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_DACC);
	/* Reset DACC registers */
	dacc_reset(DACC);
  400928:	4c10      	ldr	r4, [pc, #64]	; (40096c <config_dacc+0x4c>)
  40092a:	4620      	mov	r0, r4
  40092c:	4b10      	ldr	r3, [pc, #64]	; (400970 <config_dacc+0x50>)
  40092e:	4798      	blx	r3
	/* Half-Word transfer mode */
	dacc_set_transfer_mode(DACC, 0);
  400930:	4620      	mov	r0, r4
  400932:	2100      	movs	r1, #0
  400934:	4b0f      	ldr	r3, [pc, #60]	; (400974 <config_dacc+0x54>)
  400936:	4798      	blx	r3
	/* Timing:
	 * startup                - 0x10 (17 clocks)
	 * internal trigger clock - 0x60 (96 clocks)
	 */
	dacc_set_timing(DACC, 0x10, 0x60);
  400938:	4620      	mov	r0, r4
  40093a:	2110      	movs	r1, #16
  40093c:	2260      	movs	r2, #96	; 0x60
  40093e:	4b0e      	ldr	r3, [pc, #56]	; (400978 <config_dacc+0x58>)
  400940:	4798      	blx	r3
	/*External trigger mode disabled. DACC in free running mode.*/
	dacc_disable_trigger(DACC);
  400942:	4620      	mov	r0, r4
  400944:	4b0d      	ldr	r3, [pc, #52]	; (40097c <config_dacc+0x5c>)
  400946:	4798      	blx	r3
	/* Enable DAC */
	dacc_enable(DACC);
  400948:	4620      	mov	r0, r4
  40094a:	4b0d      	ldr	r3, [pc, #52]	; (400980 <config_dacc+0x60>)
  40094c:	4798      	blx	r3
	
	while((dacc_get_interrupt_status(DACC) & DACC_ISR_TXRDY) != DACC_ISR_TXRDY);
  40094e:	4625      	mov	r5, r4
  400950:	4c0c      	ldr	r4, [pc, #48]	; (400984 <config_dacc+0x64>)
  400952:	4628      	mov	r0, r5
  400954:	47a0      	blx	r4
  400956:	f010 0f01 	tst.w	r0, #1
  40095a:	d0fa      	beq.n	400952 <config_dacc+0x32>
	dacc_write_conversion_data(DACC, 0);
  40095c:	4803      	ldr	r0, [pc, #12]	; (40096c <config_dacc+0x4c>)
  40095e:	2100      	movs	r1, #0
  400960:	4b09      	ldr	r3, [pc, #36]	; (400988 <config_dacc+0x68>)
  400962:	4798      	blx	r3
  400964:	bd38      	pop	{r3, r4, r5, pc}
  400966:	bf00      	nop
  400968:	00401661 	.word	0x00401661
  40096c:	4003c000 	.word	0x4003c000
  400970:	00400e8d 	.word	0x00400e8d
  400974:	00400ea1 	.word	0x00400ea1
  400978:	00400ecd 	.word	0x00400ecd
  40097c:	00400e95 	.word	0x00400e95
  400980:	00400ec1 	.word	0x00400ec1
  400984:	00400eb9 	.word	0x00400eb9
  400988:	00400ebd 	.word	0x00400ebd

0040098c <config_tccapture_freq>:
}

void config_tccapture_freq(void){
  40098c:	b510      	push	{r4, lr}
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  40098e:	4b18      	ldr	r3, [pc, #96]	; (4009f0 <config_tccapture_freq+0x64>)
  400990:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400994:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400996:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  40099a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  40099c:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  40099e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  4009a2:	6f19      	ldr	r1, [r3, #112]	; 0x70
  4009a4:	4311      	orrs	r1, r2
  4009a6:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4009a8:	6f59      	ldr	r1, [r3, #116]	; 0x74
  4009aa:	f021 6180 	bic.w	r1, r1, #67108864	; 0x4000000
  4009ae:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4009b0:	605a      	str	r2, [r3, #4]
  4009b2:	2019      	movs	r0, #25
  4009b4:	4b0f      	ldr	r3, [pc, #60]	; (4009f4 <config_tccapture_freq+0x68>)
  4009b6:	4798      	blx	r3
	/** Disable I/O to enable peripheral mode) */
	ioport_disable_pin(PIN_TC0_TIOA2);
	
	sysclk_enable_peripheral_clock(ID_TC2);
	
	tc_init(TC0, TC_CHANNEL_CAP_FREQ,
  4009b8:	4c0f      	ldr	r4, [pc, #60]	; (4009f8 <config_tccapture_freq+0x6c>)
  4009ba:	4620      	mov	r0, r4
  4009bc:	2102      	movs	r1, #2
  4009be:	4a0f      	ldr	r2, [pc, #60]	; (4009fc <config_tccapture_freq+0x70>)
  4009c0:	4b0f      	ldr	r3, [pc, #60]	; (400a00 <config_tccapture_freq+0x74>)
  4009c2:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4009c4:	4b0f      	ldr	r3, [pc, #60]	; (400a04 <config_tccapture_freq+0x78>)
  4009c6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4009ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4009ce:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4009d2:	2110      	movs	r1, #16
  4009d4:	f883 1319 	strb.w	r1, [r3, #793]	; 0x319

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  4009d8:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(TC2_IRQn);
	NVIC_ClearPendingIRQ(TC2_IRQn);
	NVIC_SetPriority(TC2_IRQn, PRIORITY_MEASURE);
	NVIC_EnableIRQ(TC2_IRQn);
	
	tc_enable_interrupt(TC0, TC_CHANNEL_CAP_FREQ, TC_IER_LDRBS);
  4009da:	4620      	mov	r0, r4
  4009dc:	2102      	movs	r1, #2
  4009de:	2240      	movs	r2, #64	; 0x40
  4009e0:	4b09      	ldr	r3, [pc, #36]	; (400a08 <config_tccapture_freq+0x7c>)
  4009e2:	4798      	blx	r3
	tc_start(TC0, TC_CHANNEL_CAP_FREQ);
  4009e4:	4620      	mov	r0, r4
  4009e6:	2102      	movs	r1, #2
  4009e8:	4b08      	ldr	r3, [pc, #32]	; (400a0c <config_tccapture_freq+0x80>)
  4009ea:	4798      	blx	r3
  4009ec:	bd10      	pop	{r4, pc}
  4009ee:	bf00      	nop
  4009f0:	400e0e00 	.word	0x400e0e00
  4009f4:	00401661 	.word	0x00401661
  4009f8:	40010000 	.word	0x40010000
  4009fc:	00090602 	.word	0x00090602
  400a00:	00400ee1 	.word	0x00400ee1
  400a04:	e000e100 	.word	0xe000e100
  400a08:	00400f15 	.word	0x00400f15
  400a0c:	00400efd 	.word	0x00400efd

00400a10 <config_tccapture_duty>:
}

void config_tccapture_duty(void){
  400a10:	b510      	push	{r4, lr}
	Pio *base = arch_ioport_port_to_base(port);

	if (mode & IOPORT_MODE_PULLUP) {
		base->PIO_PUER = mask;
	} else {
		base->PIO_PUDR = mask;
  400a12:	4b18      	ldr	r3, [pc, #96]	; (400a74 <config_tccapture_duty+0x64>)
  400a14:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400a18:	661a      	str	r2, [r3, #96]	; 0x60

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
		base->PIO_PPDER = mask;
	} else {
		base->PIO_PPDDR = mask;
  400a1a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
		base->PIO_MDER = mask;
	} else {
		base->PIO_MDDR = mask;
  400a1e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
		base->PIO_IFER = mask;
	} else {
		base->PIO_IFDR = mask;
  400a20:	625a      	str	r2, [r3, #36]	; 0x24
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400a22:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
		base->PIO_ABCDSR[0] |= mask;
  400a26:	6f19      	ldr	r1, [r3, #112]	; 0x70
  400a28:	4311      	orrs	r1, r2
  400a2a:	6719      	str	r1, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
		base->PIO_ABCDSR[1] |= mask;
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400a2c:	6f59      	ldr	r1, [r3, #116]	; 0x74
  400a2e:	f421 0100 	bic.w	r1, r1, #8388608	; 0x800000
  400a32:	6759      	str	r1, [r3, #116]	; 0x74
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400a34:	605a      	str	r2, [r3, #4]
  400a36:	201a      	movs	r0, #26
  400a38:	4b0f      	ldr	r3, [pc, #60]	; (400a78 <config_tccapture_duty+0x68>)
  400a3a:	4798      	blx	r3
	/** Disable I/O to enable peripheral mode) */
	ioport_disable_pin(PIO_PC23_IDX);
	
	sysclk_enable_peripheral_clock(ID_TC3);
	
	tc_init(TC1, TC_CHANNEL_CAP_DUTY,
  400a3c:	4c0f      	ldr	r4, [pc, #60]	; (400a7c <config_tccapture_duty+0x6c>)
  400a3e:	4620      	mov	r0, r4
  400a40:	2100      	movs	r1, #0
  400a42:	4a0f      	ldr	r2, [pc, #60]	; (400a80 <config_tccapture_duty+0x70>)
  400a44:	4b0f      	ldr	r3, [pc, #60]	; (400a84 <config_tccapture_duty+0x74>)
  400a46:	4798      	blx	r3

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400a48:	4b0f      	ldr	r3, [pc, #60]	; (400a88 <config_tccapture_duty+0x78>)
  400a4a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  400a4e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400a52:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400a56:	2110      	movs	r1, #16
  400a58:	f883 131a 	strb.w	r1, [r3, #794]	; 0x31a

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400a5c:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(TC3_IRQn);
	NVIC_ClearPendingIRQ(TC3_IRQn);
	NVIC_SetPriority(TC3_IRQn, PRIORITY_MEASURE);
	NVIC_EnableIRQ(TC3_IRQn);
	
	tc_enable_interrupt(TC1, TC_CHANNEL_CAP_DUTY, TC_IER_LDRBS);
  400a5e:	4620      	mov	r0, r4
  400a60:	2100      	movs	r1, #0
  400a62:	2240      	movs	r2, #64	; 0x40
  400a64:	4b09      	ldr	r3, [pc, #36]	; (400a8c <config_tccapture_duty+0x7c>)
  400a66:	4798      	blx	r3
	tc_start(TC1, TC_CHANNEL_CAP_DUTY);
  400a68:	4620      	mov	r0, r4
  400a6a:	2100      	movs	r1, #0
  400a6c:	4b08      	ldr	r3, [pc, #32]	; (400a90 <config_tccapture_duty+0x80>)
  400a6e:	4798      	blx	r3
  400a70:	bd10      	pop	{r4, pc}
  400a72:	bf00      	nop
  400a74:	400e1200 	.word	0x400e1200
  400a78:	00401661 	.word	0x00401661
  400a7c:	40014000 	.word	0x40014000
  400a80:	00090602 	.word	0x00090602
  400a84:	00400ee1 	.word	0x00400ee1
  400a88:	e000e100 	.word	0xe000e100
  400a8c:	00400f15 	.word	0x00400f15
  400a90:	00400efd 	.word	0x00400efd

00400a94 <config_motor>:
static uint8_t hallA = 0;
static uint8_t hallB = 0;

volatile uint8_t flag_speed = SPEED_DUTY;

void config_motor(void){
  400a94:	b508      	push	{r3, lr}
	/*DACC = PB13*/
	config_dacc();
  400a96:	4b09      	ldr	r3, [pc, #36]	; (400abc <config_motor+0x28>)
  400a98:	4798      	blx	r3
	update_speed_motor(0);
  400a9a:	2000      	movs	r0, #0
  400a9c:	4b08      	ldr	r3, [pc, #32]	; (400ac0 <config_motor+0x2c>)
  400a9e:	4798      	blx	r3
	/*TC_Freq = PA26*/
	config_tccapture_freq();
  400aa0:	4b08      	ldr	r3, [pc, #32]	; (400ac4 <config_motor+0x30>)
  400aa2:	4798      	blx	r3
	/*TC_Duty = PC23*/
	config_tccapture_duty();
  400aa4:	4b08      	ldr	r3, [pc, #32]	; (400ac8 <config_motor+0x34>)
  400aa6:	4798      	blx	r3
	
	/*GPIO_HALLB = PA20
	  GPIO_HALLC = PA21*/
	config_hall_interrupt();
  400aa8:	4b08      	ldr	r3, [pc, #32]	; (400acc <config_motor+0x38>)
  400aaa:	4798      	blx	r3
	
	//CONFIGURANDO PORTA OPEN-DRAIN:
	gpio_configure_pin( GPIO_FR , GPIO_FR_conf );
  400aac:	2002      	movs	r0, #2
  400aae:	4908      	ldr	r1, [pc, #32]	; (400ad0 <config_motor+0x3c>)
  400ab0:	4b08      	ldr	r3, [pc, #32]	; (400ad4 <config_motor+0x40>)
  400ab2:	4798      	blx	r3
	Foward_Motor;
  400ab4:	2002      	movs	r0, #2
  400ab6:	4b08      	ldr	r3, [pc, #32]	; (400ad8 <config_motor+0x44>)
  400ab8:	4798      	blx	r3
  400aba:	bd08      	pop	{r3, pc}
  400abc:	00400921 	.word	0x00400921
  400ac0:	00400561 	.word	0x00400561
  400ac4:	0040098d 	.word	0x0040098d
  400ac8:	00400a11 	.word	0x00400a11
  400acc:	00400875 	.word	0x00400875
  400ad0:	38000004 	.word	0x38000004
  400ad4:	004012a9 	.word	0x004012a9
  400ad8:	00401269 	.word	0x00401269

00400adc <TC2_Handler>:
		hallA = 0;
		hallB = 0;
	}
}

void TC_FREQ_HANDLER(void){
  400adc:	b508      	push	{r3, lr}
	if ((tc_get_status(TC0, TC_CHANNEL_CAP_FREQ) & TC_SR_LDRBS) == TC_SR_LDRBS) {
  400ade:	480b      	ldr	r0, [pc, #44]	; (400b0c <TC2_Handler+0x30>)
  400ae0:	2102      	movs	r1, #2
  400ae2:	4b0b      	ldr	r3, [pc, #44]	; (400b10 <TC2_Handler+0x34>)
  400ae4:	4798      	blx	r3
  400ae6:	f010 0f40 	tst.w	r0, #64	; 0x40
  400aea:	d00e      	beq.n	400b0a <TC2_Handler+0x2e>
		capture_rb_freq = tc_read_rb(TC0, TC_CHANNEL_CAP_FREQ);
  400aec:	4807      	ldr	r0, [pc, #28]	; (400b0c <TC2_Handler+0x30>)
  400aee:	2102      	movs	r1, #2
  400af0:	4b08      	ldr	r3, [pc, #32]	; (400b14 <TC2_Handler+0x38>)
  400af2:	4798      	blx	r3
  400af4:	4b08      	ldr	r3, [pc, #32]	; (400b18 <TC2_Handler+0x3c>)
  400af6:	6018      	str	r0, [r3, #0]
		
		hallA = 1;
  400af8:	2201      	movs	r2, #1
  400afa:	4b08      	ldr	r3, [pc, #32]	; (400b1c <TC2_Handler+0x40>)
  400afc:	701a      	strb	r2, [r3, #0]
		if (hallB){
  400afe:	4b08      	ldr	r3, [pc, #32]	; (400b20 <TC2_Handler+0x44>)
  400b00:	781b      	ldrb	r3, [r3, #0]
  400b02:	b113      	cbz	r3, 400b0a <TC2_Handler+0x2e>
			flag_neg = 0;
  400b04:	2200      	movs	r2, #0
  400b06:	4b07      	ldr	r3, [pc, #28]	; (400b24 <TC2_Handler+0x48>)
  400b08:	701a      	strb	r2, [r3, #0]
  400b0a:	bd08      	pop	{r3, pc}
  400b0c:	40010000 	.word	0x40010000
  400b10:	00400f1d 	.word	0x00400f1d
  400b14:	00400f0d 	.word	0x00400f0d
  400b18:	200009cc 	.word	0x200009cc
  400b1c:	200009d8 	.word	0x200009d8
  400b20:	200009d9 	.word	0x200009d9
  400b24:	200009da 	.word	0x200009da

00400b28 <TC3_Handler>:
		}
	}
}

void TC_DUTY_HANDLER(void){
  400b28:	b510      	push	{r4, lr}
	if ((tc_get_status(TC1, TC_CHANNEL_CAP_DUTY) & TC_SR_LDRBS) == TC_SR_LDRBS) {
  400b2a:	480a      	ldr	r0, [pc, #40]	; (400b54 <TC3_Handler+0x2c>)
  400b2c:	2100      	movs	r1, #0
  400b2e:	4b0a      	ldr	r3, [pc, #40]	; (400b58 <TC3_Handler+0x30>)
  400b30:	4798      	blx	r3
  400b32:	f010 0f40 	tst.w	r0, #64	; 0x40
  400b36:	d00c      	beq.n	400b52 <TC3_Handler+0x2a>
		capture_ra_duty = tc_read_ra(TC1, TC_CHANNEL_CAP_DUTY);
  400b38:	4c06      	ldr	r4, [pc, #24]	; (400b54 <TC3_Handler+0x2c>)
  400b3a:	4620      	mov	r0, r4
  400b3c:	2100      	movs	r1, #0
  400b3e:	4b07      	ldr	r3, [pc, #28]	; (400b5c <TC3_Handler+0x34>)
  400b40:	4798      	blx	r3
  400b42:	4b07      	ldr	r3, [pc, #28]	; (400b60 <TC3_Handler+0x38>)
  400b44:	6018      	str	r0, [r3, #0]
		capture_rb_duty = tc_read_rb(TC1, TC_CHANNEL_CAP_DUTY);
  400b46:	4620      	mov	r0, r4
  400b48:	2100      	movs	r1, #0
  400b4a:	4b06      	ldr	r3, [pc, #24]	; (400b64 <TC3_Handler+0x3c>)
  400b4c:	4798      	blx	r3
  400b4e:	4b06      	ldr	r3, [pc, #24]	; (400b68 <TC3_Handler+0x40>)
  400b50:	6018      	str	r0, [r3, #0]
  400b52:	bd10      	pop	{r4, pc}
  400b54:	40014000 	.word	0x40014000
  400b58:	00400f1d 	.word	0x00400f1d
  400b5c:	00400f05 	.word	0x00400f05
  400b60:	200009d4 	.word	0x200009d4
  400b64:	00400f0d 	.word	0x00400f0d
  400b68:	200009d0 	.word	0x200009d0

00400b6c <SysTick_Handler>:
 *
 *  Process System Tick Event
 *  increments the timestamp counter.
 */
void SysTick_Handler(void){
	g_ul_ms_ticks++;
  400b6c:	4b08      	ldr	r3, [pc, #32]	; (400b90 <SysTick_Handler+0x24>)
  400b6e:	681a      	ldr	r2, [r3, #0]
  400b70:	3201      	adds	r2, #1
  400b72:	601a      	str	r2, [r3, #0]
	
	if ( (g_ul_ms_ticks - cont_ticks) >= TIME_SAMPLE ){
  400b74:	681a      	ldr	r2, [r3, #0]
  400b76:	4b07      	ldr	r3, [pc, #28]	; (400b94 <SysTick_Handler+0x28>)
  400b78:	681b      	ldr	r3, [r3, #0]
  400b7a:	1ad3      	subs	r3, r2, r3
  400b7c:	2b63      	cmp	r3, #99	; 0x63
  400b7e:	d906      	bls.n	400b8e <SysTick_Handler+0x22>
		flag_time_sample = 1;
  400b80:	2201      	movs	r2, #1
  400b82:	4b05      	ldr	r3, [pc, #20]	; (400b98 <SysTick_Handler+0x2c>)
  400b84:	701a      	strb	r2, [r3, #0]
		cont_ticks = g_ul_ms_ticks;
  400b86:	4b02      	ldr	r3, [pc, #8]	; (400b90 <SysTick_Handler+0x24>)
  400b88:	681a      	ldr	r2, [r3, #0]
  400b8a:	4b02      	ldr	r3, [pc, #8]	; (400b94 <SysTick_Handler+0x28>)
  400b8c:	601a      	str	r2, [r3, #0]
  400b8e:	4770      	bx	lr
  400b90:	200009e0 	.word	0x200009e0
  400b94:	200009dc 	.word	0x200009dc
  400b98:	200009e4 	.word	0x200009e4

00400b9c <config_timer>:
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  400b9c:	4b06      	ldr	r3, [pc, #24]	; (400bb8 <config_timer+0x1c>)
  400b9e:	f241 22bf 	movw	r2, #4799	; 0x12bf
  400ba2:	605a      	str	r2, [r3, #4]
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  400ba4:	21f0      	movs	r1, #240	; 0xf0
  400ba6:	4a05      	ldr	r2, [pc, #20]	; (400bbc <config_timer+0x20>)
  400ba8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
  400bac:	2200      	movs	r2, #0
  400bae:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
  400bb0:	2207      	movs	r2, #7
  400bb2:	601a      	str	r2, [r3, #0]
  400bb4:	4770      	bx	lr
  400bb6:	bf00      	nop
  400bb8:	e000e010 	.word	0xe000e010
  400bbc:	e000ed00 	.word	0xe000ed00

00400bc0 <shift_right>:
	}
	vetor[0] = result;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400bc0:	1e4b      	subs	r3, r1, #1
  400bc2:	d007      	beq.n	400bd4 <shift_right+0x14>
  400bc4:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		vetor[k] = vetor[k-1];
  400bc8:	f850 2c08 	ldr.w	r2, [r0, #-8]
  400bcc:	f840 2d04 	str.w	r2, [r0, #-4]!
	}
	vetor[0] = result;
}

void shift_right (float *vetor, uint32_t size ){
	for (uint32_t k = (size-1); k > 0; k-- ){
  400bd0:	3b01      	subs	r3, #1
  400bd2:	d1f9      	bne.n	400bc8 <shift_right+0x8>
  400bd4:	4770      	bx	lr
  400bd6:	bf00      	nop

00400bd8 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400bd8:	b5f0      	push	{r4, r5, r6, r7, lr}
  400bda:	b083      	sub	sp, #12
  400bdc:	4605      	mov	r5, r0
  400bde:	460c      	mov	r4, r1
	uint32_t val = 0;
  400be0:	2300      	movs	r3, #0
  400be2:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400be4:	4b18      	ldr	r3, [pc, #96]	; (400c48 <usart_serial_getchar+0x70>)
  400be6:	4298      	cmp	r0, r3
  400be8:	d107      	bne.n	400bfa <usart_serial_getchar+0x22>
		while (uart_read((Uart*)p_usart, data));
  400bea:	461f      	mov	r7, r3
  400bec:	4e17      	ldr	r6, [pc, #92]	; (400c4c <usart_serial_getchar+0x74>)
  400bee:	4638      	mov	r0, r7
  400bf0:	4621      	mov	r1, r4
  400bf2:	47b0      	blx	r6
  400bf4:	2800      	cmp	r0, #0
  400bf6:	d1fa      	bne.n	400bee <usart_serial_getchar+0x16>
  400bf8:	e017      	b.n	400c2a <usart_serial_getchar+0x52>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400bfa:	4b15      	ldr	r3, [pc, #84]	; (400c50 <usart_serial_getchar+0x78>)
  400bfc:	4298      	cmp	r0, r3
  400bfe:	d107      	bne.n	400c10 <usart_serial_getchar+0x38>
		while (uart_read((Uart*)p_usart, data));
  400c00:	461e      	mov	r6, r3
  400c02:	4d12      	ldr	r5, [pc, #72]	; (400c4c <usart_serial_getchar+0x74>)
  400c04:	4630      	mov	r0, r6
  400c06:	4621      	mov	r1, r4
  400c08:	47a8      	blx	r5
  400c0a:	2800      	cmp	r0, #0
  400c0c:	d1fa      	bne.n	400c04 <usart_serial_getchar+0x2c>
  400c0e:	e018      	b.n	400c42 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c10:	4b10      	ldr	r3, [pc, #64]	; (400c54 <usart_serial_getchar+0x7c>)
  400c12:	4298      	cmp	r0, r3
  400c14:	d109      	bne.n	400c2a <usart_serial_getchar+0x52>
		while (usart_read(p_usart, &val));
  400c16:	461e      	mov	r6, r3
  400c18:	4d0f      	ldr	r5, [pc, #60]	; (400c58 <usart_serial_getchar+0x80>)
  400c1a:	4630      	mov	r0, r6
  400c1c:	a901      	add	r1, sp, #4
  400c1e:	47a8      	blx	r5
  400c20:	2800      	cmp	r0, #0
  400c22:	d1fa      	bne.n	400c1a <usart_serial_getchar+0x42>
		*data = (uint8_t)(val & 0xFF);
  400c24:	9b01      	ldr	r3, [sp, #4]
  400c26:	7023      	strb	r3, [r4, #0]
  400c28:	e00b      	b.n	400c42 <usart_serial_getchar+0x6a>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400c2a:	4b0c      	ldr	r3, [pc, #48]	; (400c5c <usart_serial_getchar+0x84>)
  400c2c:	429d      	cmp	r5, r3
  400c2e:	d108      	bne.n	400c42 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
  400c30:	461e      	mov	r6, r3
  400c32:	4d09      	ldr	r5, [pc, #36]	; (400c58 <usart_serial_getchar+0x80>)
  400c34:	4630      	mov	r0, r6
  400c36:	a901      	add	r1, sp, #4
  400c38:	47a8      	blx	r5
  400c3a:	2800      	cmp	r0, #0
  400c3c:	d1fa      	bne.n	400c34 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
  400c3e:	9b01      	ldr	r3, [sp, #4]
  400c40:	7023      	strb	r3, [r4, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400c42:	b003      	add	sp, #12
  400c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400c46:	bf00      	nop
  400c48:	400e0600 	.word	0x400e0600
  400c4c:	00400f75 	.word	0x00400f75
  400c50:	400e0800 	.word	0x400e0800
  400c54:	40024000 	.word	0x40024000
  400c58:	00400509 	.word	0x00400509
  400c5c:	40028000 	.word	0x40028000

00400c60 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400c60:	b570      	push	{r4, r5, r6, lr}
  400c62:	460c      	mov	r4, r1
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400c64:	4b1a      	ldr	r3, [pc, #104]	; (400cd0 <usart_serial_putchar+0x70>)
  400c66:	4298      	cmp	r0, r3
  400c68:	d107      	bne.n	400c7a <usart_serial_putchar+0x1a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400c6a:	461e      	mov	r6, r3
  400c6c:	4d19      	ldr	r5, [pc, #100]	; (400cd4 <usart_serial_putchar+0x74>)
  400c6e:	4630      	mov	r0, r6
  400c70:	4621      	mov	r1, r4
  400c72:	47a8      	blx	r5
  400c74:	2800      	cmp	r0, #0
  400c76:	d1fa      	bne.n	400c6e <usart_serial_putchar+0xe>
  400c78:	e020      	b.n	400cbc <usart_serial_putchar+0x5c>
		return 1;
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400c7a:	4b17      	ldr	r3, [pc, #92]	; (400cd8 <usart_serial_putchar+0x78>)
  400c7c:	4298      	cmp	r0, r3
  400c7e:	d107      	bne.n	400c90 <usart_serial_putchar+0x30>
		while (uart_write((Uart*)p_usart, c)!=0);
  400c80:	461e      	mov	r6, r3
  400c82:	4d14      	ldr	r5, [pc, #80]	; (400cd4 <usart_serial_putchar+0x74>)
  400c84:	4630      	mov	r0, r6
  400c86:	4621      	mov	r1, r4
  400c88:	47a8      	blx	r5
  400c8a:	2800      	cmp	r0, #0
  400c8c:	d1fa      	bne.n	400c84 <usart_serial_putchar+0x24>
  400c8e:	e017      	b.n	400cc0 <usart_serial_putchar+0x60>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400c90:	4b12      	ldr	r3, [pc, #72]	; (400cdc <usart_serial_putchar+0x7c>)
  400c92:	4298      	cmp	r0, r3
  400c94:	d107      	bne.n	400ca6 <usart_serial_putchar+0x46>
		while (usart_write(p_usart, c)!=0);
  400c96:	461e      	mov	r6, r3
  400c98:	4d11      	ldr	r5, [pc, #68]	; (400ce0 <usart_serial_putchar+0x80>)
  400c9a:	4630      	mov	r0, r6
  400c9c:	4621      	mov	r1, r4
  400c9e:	47a8      	blx	r5
  400ca0:	2800      	cmp	r0, #0
  400ca2:	d1fa      	bne.n	400c9a <usart_serial_putchar+0x3a>
  400ca4:	e00e      	b.n	400cc4 <usart_serial_putchar+0x64>
		return 1;
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400ca6:	4b0f      	ldr	r3, [pc, #60]	; (400ce4 <usart_serial_putchar+0x84>)
  400ca8:	4298      	cmp	r0, r3
  400caa:	d10d      	bne.n	400cc8 <usart_serial_putchar+0x68>
		while (usart_write(p_usart, c)!=0);
  400cac:	461e      	mov	r6, r3
  400cae:	4d0c      	ldr	r5, [pc, #48]	; (400ce0 <usart_serial_putchar+0x80>)
  400cb0:	4630      	mov	r0, r6
  400cb2:	4621      	mov	r1, r4
  400cb4:	47a8      	blx	r5
  400cb6:	2800      	cmp	r0, #0
  400cb8:	d1fa      	bne.n	400cb0 <usart_serial_putchar+0x50>
  400cba:	e007      	b.n	400ccc <usart_serial_putchar+0x6c>
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400cbc:	2001      	movs	r0, #1
  400cbe:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
  400cc0:	2001      	movs	r0, #1
  400cc2:	bd70      	pop	{r4, r5, r6, pc}
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400cc4:	2001      	movs	r0, #1
  400cc6:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  400cc8:	2000      	movs	r0, #0
  400cca:	bd70      	pop	{r4, r5, r6, pc}
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
		while (usart_write(p_usart, c)!=0);
		return 1;
  400ccc:	2001      	movs	r0, #1
	}
# endif
#endif /* ifdef USART */

	return 0;
}
  400cce:	bd70      	pop	{r4, r5, r6, pc}
  400cd0:	400e0600 	.word	0x400e0600
  400cd4:	00400f65 	.word	0x00400f65
  400cd8:	400e0800 	.word	0x400e0800
  400cdc:	40024000 	.word	0x40024000
  400ce0:	004004f5 	.word	0x004004f5
  400ce4:	40028000 	.word	0x40028000

00400ce8 <configure_console>:
volatile uint8_t uc_flag = 0;

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  400ce8:	b570      	push	{r4, r5, r6, lr}
  400cea:	b084      	sub	sp, #16
  400cec:	2008      	movs	r0, #8
  400cee:	4d1a      	ldr	r5, [pc, #104]	; (400d58 <configure_console+0x70>)
  400cf0:	47a8      	blx	r5
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400cf2:	4c1a      	ldr	r4, [pc, #104]	; (400d5c <configure_console+0x74>)
  400cf4:	4b1a      	ldr	r3, [pc, #104]	; (400d60 <configure_console+0x78>)
  400cf6:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400cf8:	4a1a      	ldr	r2, [pc, #104]	; (400d64 <configure_console+0x7c>)
  400cfa:	4b1b      	ldr	r3, [pc, #108]	; (400d68 <configure_console+0x80>)
  400cfc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400cfe:	4a1b      	ldr	r2, [pc, #108]	; (400d6c <configure_console+0x84>)
  400d00:	4b1b      	ldr	r3, [pc, #108]	; (400d70 <configure_console+0x88>)
  400d02:	601a      	str	r2, [r3, #0]
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400d04:	4b1b      	ldr	r3, [pc, #108]	; (400d74 <configure_console+0x8c>)
  400d06:	9301      	str	r3, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400d08:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400d0c:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400d0e:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d12:	9303      	str	r3, [sp, #12]
  400d14:	2008      	movs	r0, #8
  400d16:	47a8      	blx	r5
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
		sysclk_enable_peripheral_clock(ID_UART0);
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  400d18:	4620      	mov	r0, r4
  400d1a:	a901      	add	r1, sp, #4
  400d1c:	4b16      	ldr	r3, [pc, #88]	; (400d78 <configure_console+0x90>)
  400d1e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400d20:	4e16      	ldr	r6, [pc, #88]	; (400d7c <configure_console+0x94>)
  400d22:	6833      	ldr	r3, [r6, #0]
  400d24:	6898      	ldr	r0, [r3, #8]
  400d26:	2100      	movs	r1, #0
  400d28:	4d15      	ldr	r5, [pc, #84]	; (400d80 <configure_console+0x98>)
  400d2a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  400d2c:	6833      	ldr	r3, [r6, #0]
  400d2e:	6858      	ldr	r0, [r3, #4]
  400d30:	2100      	movs	r1, #0
  400d32:	47a8      	blx	r5

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  400d34:	4b13      	ldr	r3, [pc, #76]	; (400d84 <configure_console+0x9c>)
  400d36:	f44f 7280 	mov.w	r2, #256	; 0x100
  400d3a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  400d3e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400d42:	2120      	movs	r1, #32
  400d44:	f883 1308 	strb.w	r1, [r3, #776]	; 0x308

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400d48:	601a      	str	r2, [r3, #0]
	NVIC_DisableIRQ(UART0_IRQn);
	NVIC_ClearPendingIRQ(UART0_IRQn);
	NVIC_SetPriority(UART0_IRQn, PRIORITY_COMM);
	NVIC_EnableIRQ(UART0_IRQn);
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  400d4a:	4620      	mov	r0, r4
  400d4c:	2101      	movs	r1, #1
  400d4e:	4b0e      	ldr	r3, [pc, #56]	; (400d88 <configure_console+0xa0>)
  400d50:	4798      	blx	r3
}
  400d52:	b004      	add	sp, #16
  400d54:	bd70      	pop	{r4, r5, r6, pc}
  400d56:	bf00      	nop
  400d58:	00401661 	.word	0x00401661
  400d5c:	400e0600 	.word	0x400e0600
  400d60:	20000b48 	.word	0x20000b48
  400d64:	00400c61 	.word	0x00400c61
  400d68:	20000b44 	.word	0x20000b44
  400d6c:	00400bd9 	.word	0x00400bd9
  400d70:	20000adc 	.word	0x20000adc
  400d74:	02dc6c00 	.word	0x02dc6c00
  400d78:	00400f25 	.word	0x00400f25
  400d7c:	20000530 	.word	0x20000530
  400d80:	0040355d 	.word	0x0040355d
  400d84:	e000e100 	.word	0xe000e100
  400d88:	00400f5d 	.word	0x00400f5d

00400d8c <clear_keys>:

void clear_keys(void){
  400d8c:	4b04      	ldr	r3, [pc, #16]	; (400da0 <clear_keys+0x14>)
  400d8e:	f103 0164 	add.w	r1, r3, #100	; 0x64
	for (unsigned int i = 0; i < sizeof(keys); i++){
		keys[i] = 0;
  400d92:	2200      	movs	r2, #0
  400d94:	f803 2f01 	strb.w	r2, [r3, #1]!
	
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
}

void clear_keys(void){
	for (unsigned int i = 0; i < sizeof(keys); i++){
  400d98:	428b      	cmp	r3, r1
  400d9a:	d1fb      	bne.n	400d94 <clear_keys+0x8>
		keys[i] = 0;
	}
}
  400d9c:	4770      	bx	lr
  400d9e:	bf00      	nop
  400da0:	20000adf 	.word	0x20000adf

00400da4 <UART0_Handler>:

void UART0_Handler (void){	
  400da4:	b510      	push	{r4, lr}
	uint32_t ul_status;
	ul_status = uart_get_status(UART0);
  400da6:	4815      	ldr	r0, [pc, #84]	; (400dfc <UART0_Handler+0x58>)
  400da8:	4b15      	ldr	r3, [pc, #84]	; (400e00 <UART0_Handler+0x5c>)
  400daa:	4798      	blx	r3
	
	if (ul_status & UART_SR_RXRDY){
  400dac:	f010 0f01 	tst.w	r0, #1
  400db0:	d022      	beq.n	400df8 <UART0_Handler+0x54>
		uart_read(UART0, &uc_char);
  400db2:	4812      	ldr	r0, [pc, #72]	; (400dfc <UART0_Handler+0x58>)
  400db4:	4913      	ldr	r1, [pc, #76]	; (400e04 <UART0_Handler+0x60>)
  400db6:	4b14      	ldr	r3, [pc, #80]	; (400e08 <UART0_Handler+0x64>)
  400db8:	4798      	blx	r3
		if (cont_char == 0){
  400dba:	4b14      	ldr	r3, [pc, #80]	; (400e0c <UART0_Handler+0x68>)
  400dbc:	781c      	ldrb	r4, [r3, #0]
  400dbe:	b90c      	cbnz	r4, 400dc4 <UART0_Handler+0x20>
			clear_keys();
  400dc0:	4b13      	ldr	r3, [pc, #76]	; (400e10 <UART0_Handler+0x6c>)
  400dc2:	4798      	blx	r3
		}
		//Fim do comando, character "Enter"
		if (uc_char == 13){
  400dc4:	4b0f      	ldr	r3, [pc, #60]	; (400e04 <UART0_Handler+0x60>)
  400dc6:	781b      	ldrb	r3, [r3, #0]
  400dc8:	2b0d      	cmp	r3, #13
  400dca:	d106      	bne.n	400dda <UART0_Handler+0x36>
			cont_char = 0;
  400dcc:	2200      	movs	r2, #0
  400dce:	4b0f      	ldr	r3, [pc, #60]	; (400e0c <UART0_Handler+0x68>)
  400dd0:	701a      	strb	r2, [r3, #0]
			uc_flag = 1;
  400dd2:	2201      	movs	r2, #1
  400dd4:	4b0f      	ldr	r3, [pc, #60]	; (400e14 <UART0_Handler+0x70>)
  400dd6:	701a      	strb	r2, [r3, #0]
  400dd8:	bd10      	pop	{r4, pc}
		} 
		//Implementando Backspace:
		else if ( uc_char == 8 ){
  400dda:	2b08      	cmp	r3, #8
  400ddc:	d107      	bne.n	400dee <UART0_Handler+0x4a>
			keys[--cont_char] = 0;
  400dde:	3c01      	subs	r4, #1
  400de0:	b2e4      	uxtb	r4, r4
  400de2:	4b0a      	ldr	r3, [pc, #40]	; (400e0c <UART0_Handler+0x68>)
  400de4:	701c      	strb	r4, [r3, #0]
  400de6:	2200      	movs	r2, #0
  400de8:	4b0b      	ldr	r3, [pc, #44]	; (400e18 <UART0_Handler+0x74>)
  400dea:	551a      	strb	r2, [r3, r4]
  400dec:	bd10      	pop	{r4, pc}
		}
		else {
			keys[cont_char++] = uc_char;
  400dee:	1c61      	adds	r1, r4, #1
  400df0:	4a06      	ldr	r2, [pc, #24]	; (400e0c <UART0_Handler+0x68>)
  400df2:	7011      	strb	r1, [r2, #0]
  400df4:	4a08      	ldr	r2, [pc, #32]	; (400e18 <UART0_Handler+0x74>)
  400df6:	5513      	strb	r3, [r2, r4]
  400df8:	bd10      	pop	{r4, pc}
  400dfa:	bf00      	nop
  400dfc:	400e0600 	.word	0x400e0600
  400e00:	00400f61 	.word	0x00400f61
  400e04:	200009e6 	.word	0x200009e6
  400e08:	00400f75 	.word	0x00400f75
  400e0c:	200009e7 	.word	0x200009e7
  400e10:	00400d8d 	.word	0x00400d8d
  400e14:	200009e5 	.word	0x200009e5
  400e18:	20000ae0 	.word	0x20000ae0

00400e1c <shift_left>:
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
  400e1c:	b410      	push	{r4}
	for (unsigned int k = 0; k < size; k++){
  400e1e:	460c      	mov	r4, r1
  400e20:	b131      	cbz	r1, 400e30 <shift_left+0x14>
  400e22:	2300      	movs	r3, #0
		items[k] = items[k+1];
  400e24:	3301      	adds	r3, #1
  400e26:	7842      	ldrb	r2, [r0, #1]
  400e28:	f800 2b01 	strb.w	r2, [r0], #1
		}
	}
}

void shift_left (uint8_t *items, uint8_t size){
	for (unsigned int k = 0; k < size; k++){
  400e2c:	42a3      	cmp	r3, r4
  400e2e:	d3f9      	bcc.n	400e24 <shift_left+0x8>
		items[k] = items[k+1];
	}
}
  400e30:	f85d 4b04 	ldr.w	r4, [sp], #4
  400e34:	4770      	bx	lr
  400e36:	bf00      	nop

00400e38 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400e3c:	460e      	mov	r6, r1
  400e3e:	4615      	mov	r5, r2
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400e40:	3801      	subs	r0, #1
  400e42:	2802      	cmp	r0, #2
  400e44:	d80f      	bhi.n	400e66 <_write+0x2e>
		return -1;
	}

	for (; len != 0; --len) {
  400e46:	b192      	cbz	r2, 400e6e <_write+0x36>
  400e48:	2400      	movs	r4, #0
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400e4a:	f8df 803c 	ldr.w	r8, [pc, #60]	; 400e88 <_write+0x50>
  400e4e:	4f0d      	ldr	r7, [pc, #52]	; (400e84 <_write+0x4c>)
  400e50:	f8d8 0000 	ldr.w	r0, [r8]
  400e54:	5d31      	ldrb	r1, [r6, r4]
  400e56:	683b      	ldr	r3, [r7, #0]
  400e58:	4798      	blx	r3
  400e5a:	2800      	cmp	r0, #0
  400e5c:	db0a      	blt.n	400e74 <_write+0x3c>
			return -1;
		}
		++nChars;
  400e5e:	3401      	adds	r4, #1

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  400e60:	42a5      	cmp	r5, r4
  400e62:	d1f5      	bne.n	400e50 <_write+0x18>
  400e64:	e00a      	b.n	400e7c <_write+0x44>
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
  400e66:	f04f 30ff 	mov.w	r0, #4294967295
  400e6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	}

	for (; len != 0; --len) {
  400e6e:	2000      	movs	r0, #0
  400e70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
  400e74:	f04f 30ff 	mov.w	r0, #4294967295
  400e78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		}
		++nChars;
  400e7c:	4620      	mov	r0, r4
	}
	return nChars;
}
  400e7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e82:	bf00      	nop
  400e84:	20000b44 	.word	0x20000b44
  400e88:	20000b48 	.word	0x20000b48

00400e8c <dacc_reset>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_reset(Dacc *p_dacc)
{
	p_dacc->DACC_CR = DACC_CR_SWRST;
  400e8c:	2301      	movs	r3, #1
  400e8e:	6003      	str	r3, [r0, #0]
  400e90:	4770      	bx	lr
  400e92:	bf00      	nop

00400e94 <dacc_disable_trigger>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_disable_trigger(Dacc *p_dacc)
{
	p_dacc->DACC_MR &= ~DACC_MR_TRGEN;
  400e94:	6843      	ldr	r3, [r0, #4]
  400e96:	f023 0301 	bic.w	r3, r3, #1
  400e9a:	6043      	str	r3, [r0, #4]
  400e9c:	4770      	bx	lr
  400e9e:	bf00      	nop

00400ea0 <dacc_set_transfer_mode>:
 *
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_transfer_mode(Dacc *p_dacc, uint32_t ul_mode)
{
	if (ul_mode) {
  400ea0:	b121      	cbz	r1, 400eac <dacc_set_transfer_mode+0xc>
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR |= DACC_MR_WORD;
  400ea2:	6843      	ldr	r3, [r0, #4]
  400ea4:	f043 0320 	orr.w	r3, r3, #32
  400ea8:	6043      	str	r3, [r0, #4]
  400eaa:	e003      	b.n	400eb4 <dacc_set_transfer_mode+0x14>
#else
		p_dacc->DACC_MR |= DACC_MR_WORD_WORD;
#endif
	} else {
#if (SAM3N) || (SAM4L) || (SAM4N)
		p_dacc->DACC_MR &= (~DACC_MR_WORD);
  400eac:	6843      	ldr	r3, [r0, #4]
  400eae:	f023 0320 	bic.w	r3, r3, #32
  400eb2:	6043      	str	r3, [r0, #4]
#else
		p_dacc->DACC_MR &= (~DACC_MR_WORD_WORD);
#endif
	}
	return DACC_RC_OK;
}
  400eb4:	2000      	movs	r0, #0
  400eb6:	4770      	bx	lr

00400eb8 <dacc_get_interrupt_status>:
 *
 * \return The interrupt status.
 */
uint32_t dacc_get_interrupt_status(Dacc *p_dacc)
{
	return p_dacc->DACC_ISR;
  400eb8:	6980      	ldr	r0, [r0, #24]
}
  400eba:	4770      	bx	lr

00400ebc <dacc_write_conversion_data>:
 * \param p_dacc Pointer to a DACC instance. 
 * \param ul_data The data to be transferred to analog value.
 */
void dacc_write_conversion_data(Dacc *p_dacc, uint32_t ul_data)
{
	p_dacc->DACC_CDR = ul_data;
  400ebc:	6081      	str	r1, [r0, #8]
  400ebe:	4770      	bx	lr

00400ec0 <dacc_enable>:
 *
 * \param p_dacc Pointer to a DACC instance. 
 */
void dacc_enable(Dacc *p_dacc)
{
	p_dacc->DACC_MR |= DACC_MR_DACEN;
  400ec0:	6843      	ldr	r3, [r0, #4]
  400ec2:	f043 0310 	orr.w	r3, r3, #16
  400ec6:	6043      	str	r3, [r0, #4]
  400ec8:	4770      	bx	lr
  400eca:	bf00      	nop

00400ecc <dacc_set_timing>:
 * \return \ref DACC_RC_OK for OK.
 */
uint32_t dacc_set_timing(Dacc *p_dacc, uint32_t ul_startup,
		uint32_t ul_clock_divider)
{
	uint32_t mr = p_dacc->DACC_MR
  400ecc:	6843      	ldr	r3, [r0, #4]
  400ece:	b2db      	uxtb	r3, r3
		& ~(DACC_MR_STARTUP_Msk | DACC_MR_CLKDIV_Msk);
	p_dacc->DACC_MR = mr | DACC_MR_STARTUP(ul_startup)
  400ed0:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  400ed4:	0209      	lsls	r1, r1, #8
  400ed6:	b28b      	uxth	r3, r1
		| DACC_MR_CLKDIV(ul_clock_divider);
  400ed8:	431a      	orrs	r2, r3
uint32_t dacc_set_timing(Dacc *p_dacc, uint32_t ul_startup,
		uint32_t ul_clock_divider)
{
	uint32_t mr = p_dacc->DACC_MR
		& ~(DACC_MR_STARTUP_Msk | DACC_MR_CLKDIV_Msk);
	p_dacc->DACC_MR = mr | DACC_MR_STARTUP(ul_startup)
  400eda:	6042      	str	r2, [r0, #4]
		| DACC_MR_CLKDIV(ul_clock_divider);
	return DACC_RC_OK;
}
  400edc:	2000      	movs	r0, #0
  400ede:	4770      	bx	lr

00400ee0 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400ee0:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ee2:	0189      	lsls	r1, r1, #6
  400ee4:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400ee6:	2402      	movs	r4, #2
  400ee8:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400eea:	f04f 31ff 	mov.w	r1, #4294967295
  400eee:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400ef0:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400ef2:	605a      	str	r2, [r3, #4]
}
  400ef4:	f85d 4b04 	ldr.w	r4, [sp], #4
  400ef8:	4770      	bx	lr
  400efa:	bf00      	nop

00400efc <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400efc:	0189      	lsls	r1, r1, #6
  400efe:	2305      	movs	r3, #5
  400f00:	5043      	str	r3, [r0, r1]
  400f02:	4770      	bx	lr

00400f04 <tc_read_ra>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RA;
  400f04:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400f08:	6948      	ldr	r0, [r1, #20]
}
  400f0a:	4770      	bx	lr

00400f0c <tc_read_rb>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	return p_tc->TC_CHANNEL[ul_channel].TC_RB;
  400f0c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400f10:	6988      	ldr	r0, [r1, #24]
}
  400f12:	4770      	bx	lr

00400f14 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f14:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400f18:	624a      	str	r2, [r1, #36]	; 0x24
  400f1a:	4770      	bx	lr

00400f1c <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f1c:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400f20:	6a08      	ldr	r0, [r1, #32]
}
  400f22:	4770      	bx	lr

00400f24 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400f24:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400f26:	23ac      	movs	r3, #172	; 0xac
  400f28:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400f2a:	680a      	ldr	r2, [r1, #0]
  400f2c:	684b      	ldr	r3, [r1, #4]
  400f2e:	fbb2 f3f3 	udiv	r3, r2, r3
  400f32:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400f34:	1e5c      	subs	r4, r3, #1
  400f36:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400f3a:	4294      	cmp	r4, r2
  400f3c:	d80a      	bhi.n	400f54 <uart_init+0x30>
		return 1;

	p_uart->UART_BRGR = cd;
  400f3e:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400f40:	688b      	ldr	r3, [r1, #8]
  400f42:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400f44:	f240 2302 	movw	r3, #514	; 0x202
  400f48:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400f4c:	2350      	movs	r3, #80	; 0x50
  400f4e:	6003      	str	r3, [r0, #0]

	return 0;
  400f50:	2000      	movs	r0, #0
  400f52:	e000      	b.n	400f56 <uart_init+0x32>

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
		return 1;
  400f54:	2001      	movs	r0, #1

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;

	return 0;
}
  400f56:	f85d 4b04 	ldr.w	r4, [sp], #4
  400f5a:	4770      	bx	lr

00400f5c <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400f5c:	6081      	str	r1, [r0, #8]
  400f5e:	4770      	bx	lr

00400f60 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  400f60:	6940      	ldr	r0, [r0, #20]
}
  400f62:	4770      	bx	lr

00400f64 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400f64:	6943      	ldr	r3, [r0, #20]
  400f66:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400f6a:	bf1a      	itte	ne
  400f6c:	61c1      	strne	r1, [r0, #28]
	return 0;
  400f6e:	2000      	movne	r0, #0
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
		return 1;
  400f70:	2001      	moveq	r0, #1

	/* Send character */
	p_uart->UART_THR = uc_data;
	return 0;
}
  400f72:	4770      	bx	lr

00400f74 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400f74:	6943      	ldr	r3, [r0, #20]
  400f76:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400f7a:	bf1d      	ittte	ne
  400f7c:	6983      	ldrne	r3, [r0, #24]
  400f7e:	700b      	strbne	r3, [r1, #0]
	return 0;
  400f80:	2000      	movne	r0, #0
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
		return 1;
  400f82:	2001      	moveq	r0, #1

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
	return 0;
}
  400f84:	4770      	bx	lr
  400f86:	bf00      	nop

00400f88 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400f88:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400f8a:	480e      	ldr	r0, [pc, #56]	; (400fc4 <sysclk_init+0x3c>)
  400f8c:	4b0e      	ldr	r3, [pc, #56]	; (400fc8 <sysclk_init+0x40>)
  400f8e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400f90:	2000      	movs	r0, #0
  400f92:	213e      	movs	r1, #62	; 0x3e
  400f94:	4b0d      	ldr	r3, [pc, #52]	; (400fcc <sysclk_init+0x44>)
  400f96:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400f98:	4c0d      	ldr	r4, [pc, #52]	; (400fd0 <sysclk_init+0x48>)
  400f9a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400f9c:	2800      	cmp	r0, #0
  400f9e:	d0fc      	beq.n	400f9a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400fa0:	4b0c      	ldr	r3, [pc, #48]	; (400fd4 <sysclk_init+0x4c>)
  400fa2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400fa4:	4a0c      	ldr	r2, [pc, #48]	; (400fd8 <sysclk_init+0x50>)
  400fa6:	4b0d      	ldr	r3, [pc, #52]	; (400fdc <sysclk_init+0x54>)
  400fa8:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400faa:	4c0d      	ldr	r4, [pc, #52]	; (400fe0 <sysclk_init+0x58>)
  400fac:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400fae:	2800      	cmp	r0, #0
  400fb0:	d0fc      	beq.n	400fac <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400fb2:	2010      	movs	r0, #16
  400fb4:	4b0b      	ldr	r3, [pc, #44]	; (400fe4 <sysclk_init+0x5c>)
  400fb6:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400fb8:	4b0b      	ldr	r3, [pc, #44]	; (400fe8 <sysclk_init+0x60>)
  400fba:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400fbc:	4801      	ldr	r0, [pc, #4]	; (400fc4 <sysclk_init+0x3c>)
  400fbe:	4b02      	ldr	r3, [pc, #8]	; (400fc8 <sysclk_init+0x40>)
  400fc0:	4798      	blx	r3
  400fc2:	bd10      	pop	{r4, pc}
  400fc4:	02dc6c00 	.word	0x02dc6c00
  400fc8:	200000a1 	.word	0x200000a1
  400fcc:	004015dd 	.word	0x004015dd
  400fd0:	00401631 	.word	0x00401631
  400fd4:	00401641 	.word	0x00401641
  400fd8:	20073f01 	.word	0x20073f01
  400fdc:	400e0400 	.word	0x400e0400
  400fe0:	00401651 	.word	0x00401651
  400fe4:	00401579 	.word	0x00401579
  400fe8:	00401741 	.word	0x00401741

00400fec <unconnected_pin>:
#include "gpio.h"
#include "ioport.h"

void unconnected_pin (Pio *p_pio, const uint32_t pino);

void unconnected_pin (Pio *p_pio, const uint32_t pino){
  400fec:	b538      	push	{r3, r4, r5, lr}
  400fee:	4605      	mov	r5, r0
  400ff0:	460c      	mov	r4, r1
	gpio_configure_pin(pino, PIO_INPUT |PIO_DEFAULT);
  400ff2:	4608      	mov	r0, r1
  400ff4:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  400ff8:	4b03      	ldr	r3, [pc, #12]	; (401008 <unconnected_pin+0x1c>)
  400ffa:	4798      	blx	r3
	pio_pull_down(p_pio, pino, ENABLE);
  400ffc:	4628      	mov	r0, r5
  400ffe:	4621      	mov	r1, r4
  401000:	2201      	movs	r2, #1
  401002:	4b02      	ldr	r3, [pc, #8]	; (40100c <unconnected_pin+0x20>)
  401004:	4798      	blx	r3
  401006:	bd38      	pop	{r3, r4, r5, pc}
  401008:	004012a9 	.word	0x004012a9
  40100c:	004011e1 	.word	0x004011e1

00401010 <board_init>:
}

void board_init(void)
{
  401010:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401012:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401016:	4b31      	ldr	r3, [pc, #196]	; (4010dc <board_init+0xcc>)
  401018:	605a      	str	r2, [r3, #4]
  40101a:	200b      	movs	r0, #11
  40101c:	4c30      	ldr	r4, [pc, #192]	; (4010e0 <board_init+0xd0>)
  40101e:	47a0      	blx	r4
  401020:	200c      	movs	r0, #12
  401022:	47a0      	blx	r4
  401024:	200d      	movs	r0, #13
  401026:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  401028:	2017      	movs	r0, #23
  40102a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40102e:	4c2d      	ldr	r4, [pc, #180]	; (4010e4 <board_init+0xd4>)
  401030:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  401032:	202e      	movs	r0, #46	; 0x2e
  401034:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401038:	47a0      	blx	r4
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  40103a:	2019      	movs	r0, #25
  40103c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401040:	47a0      	blx	r4
	/*gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);*/

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  401042:	4d29      	ldr	r5, [pc, #164]	; (4010e8 <board_init+0xd8>)
  401044:	4628      	mov	r0, r5
  401046:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40104a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40104e:	4b27      	ldr	r3, [pc, #156]	; (4010ec <board_init+0xdc>)
  401050:	4798      	blx	r3
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

	unconnected_pin(PIOA, PIO_PA0);
  401052:	4628      	mov	r0, r5
  401054:	2101      	movs	r1, #1
  401056:	4c26      	ldr	r4, [pc, #152]	; (4010f0 <board_init+0xe0>)
  401058:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA1);
  40105a:	4628      	mov	r0, r5
  40105c:	2102      	movs	r1, #2
  40105e:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA5);
  401060:	4628      	mov	r0, r5
  401062:	2120      	movs	r1, #32
  401064:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA6);
  401066:	4628      	mov	r0, r5
  401068:	2140      	movs	r1, #64	; 0x40
  40106a:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA21);
  40106c:	4628      	mov	r0, r5
  40106e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  401072:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA28);
  401074:	4628      	mov	r0, r5
  401076:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40107a:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA29);
  40107c:	4628      	mov	r0, r5
  40107e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401082:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA30);
  401084:	4628      	mov	r0, r5
  401086:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40108a:	47a0      	blx	r4
	unconnected_pin(PIOA, PIO_PA31);
  40108c:	4628      	mov	r0, r5
  40108e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  401092:	47a0      	blx	r4
	
	unconnected_pin(PIOB, PIO_PB1);
  401094:	f505 7500 	add.w	r5, r5, #512	; 0x200
  401098:	4628      	mov	r0, r5
  40109a:	2102      	movs	r1, #2
  40109c:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB2);
  40109e:	4628      	mov	r0, r5
  4010a0:	2104      	movs	r1, #4
  4010a2:	47a0      	blx	r4
	unconnected_pin(PIOB, PIO_PB3);
  4010a4:	4628      	mov	r0, r5
  4010a6:	2108      	movs	r1, #8
  4010a8:	47a0      	blx	r4
	
	unconnected_pin(PIOC, PIO_PC0);
  4010aa:	f505 7500 	add.w	r5, r5, #512	; 0x200
  4010ae:	4628      	mov	r0, r5
  4010b0:	2101      	movs	r1, #1
  4010b2:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC1);
  4010b4:	4628      	mov	r0, r5
  4010b6:	2102      	movs	r1, #2
  4010b8:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC2);
  4010ba:	4628      	mov	r0, r5
  4010bc:	2104      	movs	r1, #4
  4010be:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC3);
  4010c0:	4628      	mov	r0, r5
  4010c2:	2108      	movs	r1, #8
  4010c4:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC4);
  4010c6:	4628      	mov	r0, r5
  4010c8:	2110      	movs	r1, #16
  4010ca:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC5);
  4010cc:	4628      	mov	r0, r5
  4010ce:	2120      	movs	r1, #32
  4010d0:	47a0      	blx	r4
	unconnected_pin(PIOC, PIO_PC6);
  4010d2:	4628      	mov	r0, r5
  4010d4:	2140      	movs	r1, #64	; 0x40
  4010d6:	47a0      	blx	r4
  4010d8:	bd38      	pop	{r3, r4, r5, pc}
  4010da:	bf00      	nop
  4010dc:	400e1450 	.word	0x400e1450
  4010e0:	00401661 	.word	0x00401661
  4010e4:	004012a9 	.word	0x004012a9
  4010e8:	400e0e00 	.word	0x400e0e00
  4010ec:	004013cd 	.word	0x004013cd
  4010f0:	00400fed 	.word	0x00400fed

004010f4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4010f4:	b410      	push	{r4}
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4010f6:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4010f8:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  4010fc:	d02e      	beq.n	40115c <pio_set_peripheral+0x68>
  4010fe:	d808      	bhi.n	401112 <pio_set_peripheral+0x1e>
  401100:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401104:	d014      	beq.n	401130 <pio_set_peripheral+0x3c>
  401106:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  40110a:	d01d      	beq.n	401148 <pio_set_peripheral+0x54>
  40110c:	2900      	cmp	r1, #0
  40110e:	d135      	bne.n	40117c <pio_set_peripheral+0x88>
  401110:	e035      	b.n	40117e <pio_set_peripheral+0x8a>
  401112:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  401116:	d032      	beq.n	40117e <pio_set_peripheral+0x8a>
  401118:	d803      	bhi.n	401122 <pio_set_peripheral+0x2e>
  40111a:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40111e:	d027      	beq.n	401170 <pio_set_peripheral+0x7c>
  401120:	e02c      	b.n	40117c <pio_set_peripheral+0x88>
  401122:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401126:	d02a      	beq.n	40117e <pio_set_peripheral+0x8a>
  401128:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40112c:	d027      	beq.n	40117e <pio_set_peripheral+0x8a>
  40112e:	e025      	b.n	40117c <pio_set_peripheral+0x88>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401130:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401132:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401134:	43d3      	mvns	r3, r2
  401136:	4021      	ands	r1, r4
  401138:	4019      	ands	r1, r3
  40113a:	6701      	str	r1, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40113c:	6f41      	ldr	r1, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40113e:	6f44      	ldr	r4, [r0, #116]	; 0x74
  401140:	4021      	ands	r1, r4
  401142:	400b      	ands	r3, r1
  401144:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  401146:	e019      	b.n	40117c <pio_set_peripheral+0x88>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401148:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40114a:	4313      	orrs	r3, r2
  40114c:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40114e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401150:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401152:	400b      	ands	r3, r1
  401154:	ea23 0302 	bic.w	r3, r3, r2
  401158:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40115a:	e00f      	b.n	40117c <pio_set_peripheral+0x88>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40115c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40115e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401160:	400b      	ands	r3, r1
  401162:	ea23 0302 	bic.w	r3, r3, r2
  401166:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401168:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40116a:	4313      	orrs	r3, r2
  40116c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40116e:	e005      	b.n	40117c <pio_set_peripheral+0x88>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401170:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401172:	4313      	orrs	r3, r2
  401174:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401176:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401178:	4313      	orrs	r3, r2
  40117a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40117c:	6042      	str	r2, [r0, #4]
}
  40117e:	f85d 4b04 	ldr.w	r4, [sp], #4
  401182:	4770      	bx	lr

00401184 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  401184:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401186:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  40118a:	bf14      	ite	ne
  40118c:	6641      	strne	r1, [r0, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40118e:	6601      	streq	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401190:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  401194:	bf14      	ite	ne
  401196:	6201      	strne	r1, [r0, #32]
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401198:	6241      	streq	r1, [r0, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40119a:	f012 0f02 	tst.w	r2, #2
  40119e:	d002      	beq.n	4011a6 <pio_set_input+0x22>
		p_pio->PIO_IFSCDR = ul_mask;
  4011a0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4011a4:	e004      	b.n	4011b0 <pio_set_input+0x2c>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4011a6:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4011aa:	bf18      	it	ne
  4011ac:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4011b0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4011b2:	6001      	str	r1, [r0, #0]
  4011b4:	4770      	bx	lr
  4011b6:	bf00      	nop

004011b8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4011b8:	b410      	push	{r4}
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4011ba:	6441      	str	r1, [r0, #68]	; 0x44
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4011bc:	9c01      	ldr	r4, [sp, #4]
  4011be:	b10c      	cbz	r4, 4011c4 <pio_set_output+0xc>
		p_pio->PIO_PUER = ul_mask;
  4011c0:	6641      	str	r1, [r0, #100]	; 0x64
  4011c2:	e000      	b.n	4011c6 <pio_set_output+0xe>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4011c4:	6601      	str	r1, [r0, #96]	; 0x60
{
	pio_disable_interrupt(p_pio, ul_mask);
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4011c6:	b10b      	cbz	r3, 4011cc <pio_set_output+0x14>
		p_pio->PIO_MDER = ul_mask;
  4011c8:	6501      	str	r1, [r0, #80]	; 0x50
  4011ca:	e000      	b.n	4011ce <pio_set_output+0x16>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4011cc:	6541      	str	r1, [r0, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4011ce:	b10a      	cbz	r2, 4011d4 <pio_set_output+0x1c>
		p_pio->PIO_SODR = ul_mask;
  4011d0:	6301      	str	r1, [r0, #48]	; 0x30
  4011d2:	e000      	b.n	4011d6 <pio_set_output+0x1e>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4011d4:	6341      	str	r1, [r0, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4011d6:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4011d8:	6001      	str	r1, [r0, #0]
}
  4011da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011de:	4770      	bx	lr

004011e0 <pio_pull_down>:
 */
void pio_pull_down(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_down_enable)
{
	/* Enable the pull-down if necessary */
	if (ul_pull_down_enable) {
  4011e0:	b112      	cbz	r2, 4011e8 <pio_pull_down+0x8>
		p_pio->PIO_PPDER = ul_mask;
  4011e2:	f8c0 1094 	str.w	r1, [r0, #148]	; 0x94
  4011e6:	4770      	bx	lr
	} else {
		p_pio->PIO_PPDDR = ul_mask;
  4011e8:	f8c0 1090 	str.w	r1, [r0, #144]	; 0x90
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop

004011f0 <pio_configure_interrupt>:
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4011f0:	f012 0f10 	tst.w	r2, #16
  4011f4:	d010      	beq.n	401218 <pio_configure_interrupt+0x28>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4011f6:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4011fa:	f012 0f20 	tst.w	r2, #32
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4011fe:	bf14      	ite	ne
  401200:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  401204:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401208:	f012 0f40 	tst.w	r2, #64	; 0x40
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40120c:	bf14      	ite	ne
  40120e:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  401212:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  401216:	4770      	bx	lr
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401218:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40121c:	4770      	bx	lr
  40121e:	bf00      	nop

00401220 <pio_enable_interrupt>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_ISR;
  401220:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401222:	6401      	str	r1, [r0, #64]	; 0x40
  401224:	4770      	bx	lr
  401226:	bf00      	nop

00401228 <pio_get_interrupt_status>:
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  401228:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40122a:	4770      	bx	lr

0040122c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40122c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40122e:	4770      	bx	lr

00401230 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401230:	0943      	lsrs	r3, r0, #5
  401232:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401236:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40123a:	025b      	lsls	r3, r3, #9
 */
uint32_t pio_get_pin_value(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  40123c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  40123e:	f000 001f 	and.w	r0, r0, #31
  401242:	fa23 f000 	lsr.w	r0, r3, r0
}
  401246:	f000 0001 	and.w	r0, r0, #1
  40124a:	4770      	bx	lr

0040124c <pio_set_pin_high>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40124c:	0943      	lsrs	r3, r0, #5
  40124e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401252:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401256:	025b      	lsls	r3, r3, #9
void pio_set_pin_high(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  401258:	f000 001f 	and.w	r0, r0, #31
  40125c:	2201      	movs	r2, #1
  40125e:	fa02 f000 	lsl.w	r0, r2, r0
  401262:	6318      	str	r0, [r3, #48]	; 0x30
  401264:	4770      	bx	lr
  401266:	bf00      	nop

00401268 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401268:	0943      	lsrs	r3, r0, #5
  40126a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40126e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401272:	025b      	lsls	r3, r3, #9
void pio_set_pin_low(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  401274:	f000 001f 	and.w	r0, r0, #31
  401278:	2201      	movs	r2, #1
  40127a:	fa02 f000 	lsl.w	r0, r2, r0
  40127e:	6358      	str	r0, [r3, #52]	; 0x34
  401280:	4770      	bx	lr
  401282:	bf00      	nop

00401284 <pio_toggle_pin>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401284:	0943      	lsrs	r3, r0, #5
  401286:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40128a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40128e:	025b      	lsls	r3, r3, #9
 */
void pio_toggle_pin(uint32_t ul_pin)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  401290:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  401292:	f000 001f 	and.w	r0, r0, #31
  401296:	2101      	movs	r1, #1
  401298:	fa01 f000 	lsl.w	r0, r1, r0
  40129c:	4210      	tst	r0, r2
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  40129e:	bf14      	ite	ne
  4012a0:	6358      	strne	r0, [r3, #52]	; 0x34
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  4012a2:	6318      	streq	r0, [r3, #48]	; 0x30
  4012a4:	4770      	bx	lr
  4012a6:	bf00      	nop

004012a8 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4012a8:	b570      	push	{r4, r5, r6, lr}
  4012aa:	b082      	sub	sp, #8
  4012ac:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4012ae:	0944      	lsrs	r4, r0, #5
  4012b0:	f504 1400 	add.w	r4, r4, #2097152	; 0x200000
  4012b4:	f204 7407 	addw	r4, r4, #1799	; 0x707
  4012b8:	0266      	lsls	r6, r4, #9
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
	Pio *p_pio = pio_get_pin_group(ul_pin);

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4012ba:	f001 44f0 	and.w	r4, r1, #2013265920	; 0x78000000
  4012be:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4012c2:	d047      	beq.n	401354 <pio_configure_pin+0xac>
  4012c4:	d809      	bhi.n	4012da <pio_configure_pin+0x32>
  4012c6:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4012ca:	d021      	beq.n	401310 <pio_configure_pin+0x68>
  4012cc:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4012d0:	d02f      	beq.n	401332 <pio_configure_pin+0x8a>
  4012d2:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4012d6:	d16f      	bne.n	4013b8 <pio_configure_pin+0x110>
  4012d8:	e009      	b.n	4012ee <pio_configure_pin+0x46>
  4012da:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4012de:	d055      	beq.n	40138c <pio_configure_pin+0xe4>
  4012e0:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  4012e4:	d052      	beq.n	40138c <pio_configure_pin+0xe4>
  4012e6:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  4012ea:	d044      	beq.n	401376 <pio_configure_pin+0xce>
  4012ec:	e064      	b.n	4013b8 <pio_configure_pin+0x110>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4012ee:	f000 001f 	and.w	r0, r0, #31
  4012f2:	2401      	movs	r4, #1
  4012f4:	4084      	lsls	r4, r0
  4012f6:	4630      	mov	r0, r6
  4012f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012fc:	4622      	mov	r2, r4
  4012fe:	4b30      	ldr	r3, [pc, #192]	; (4013c0 <pio_configure_pin+0x118>)
  401300:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401302:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401306:	bf14      	ite	ne
  401308:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40130a:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40130c:	2001      	movs	r0, #1
  40130e:	e054      	b.n	4013ba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  401310:	f000 001f 	and.w	r0, r0, #31
  401314:	2401      	movs	r4, #1
  401316:	4084      	lsls	r4, r0
  401318:	4630      	mov	r0, r6
  40131a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40131e:	4622      	mov	r2, r4
  401320:	4b27      	ldr	r3, [pc, #156]	; (4013c0 <pio_configure_pin+0x118>)
  401322:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401324:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401328:	bf14      	ite	ne
  40132a:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40132c:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40132e:	2001      	movs	r0, #1
  401330:	e043      	b.n	4013ba <pio_configure_pin+0x112>
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401332:	f000 001f 	and.w	r0, r0, #31
  401336:	2401      	movs	r4, #1
  401338:	4084      	lsls	r4, r0
  40133a:	4630      	mov	r0, r6
  40133c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401340:	4622      	mov	r2, r4
  401342:	4b1f      	ldr	r3, [pc, #124]	; (4013c0 <pio_configure_pin+0x118>)
  401344:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401346:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40134a:	bf14      	ite	ne
  40134c:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40134e:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401350:	2001      	movs	r0, #1
  401352:	e032      	b.n	4013ba <pio_configure_pin+0x112>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
				(ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  401354:	f000 001f 	and.w	r0, r0, #31
  401358:	2401      	movs	r4, #1
  40135a:	4084      	lsls	r4, r0
  40135c:	4630      	mov	r0, r6
  40135e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401362:	4622      	mov	r2, r4
  401364:	4b16      	ldr	r3, [pc, #88]	; (4013c0 <pio_configure_pin+0x118>)
  401366:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401368:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40136c:	bf14      	ite	ne
  40136e:	6674      	strne	r4, [r6, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401370:	6634      	streq	r4, [r6, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401372:	2001      	movs	r0, #1
  401374:	e021      	b.n	4013ba <pio_configure_pin+0x112>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  401376:	f000 011f 	and.w	r1, r0, #31
  40137a:	2401      	movs	r4, #1
  40137c:	4630      	mov	r0, r6
  40137e:	fa04 f101 	lsl.w	r1, r4, r1
  401382:	462a      	mov	r2, r5
  401384:	4b0f      	ldr	r3, [pc, #60]	; (4013c4 <pio_configure_pin+0x11c>)
  401386:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  401388:	4620      	mov	r0, r4
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;
  40138a:	e016      	b.n	4013ba <pio_configure_pin+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40138c:	f000 011f 	and.w	r1, r0, #31
  401390:	2401      	movs	r4, #1
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401392:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401396:	ea05 0304 	and.w	r3, r5, r4
  40139a:	9300      	str	r3, [sp, #0]
  40139c:	4630      	mov	r0, r6
  40139e:	fa04 f101 	lsl.w	r1, r4, r1
  4013a2:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4013a6:	bf14      	ite	ne
  4013a8:	2200      	movne	r2, #0
  4013aa:	2201      	moveq	r2, #1
  4013ac:	f3c5 0380 	ubfx	r3, r5, #2, #1
  4013b0:	4d05      	ldr	r5, [pc, #20]	; (4013c8 <pio_configure_pin+0x120>)
  4013b2:	47a8      	blx	r5

	default:
		return 0;
	}

	return 1;
  4013b4:	4620      	mov	r0, r4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  4013b6:	e000      	b.n	4013ba <pio_configure_pin+0x112>

	default:
		return 0;
  4013b8:	2000      	movs	r0, #0
	}

	return 1;
}
  4013ba:	b002      	add	sp, #8
  4013bc:	bd70      	pop	{r4, r5, r6, pc}
  4013be:	bf00      	nop
  4013c0:	004010f5 	.word	0x004010f5
  4013c4:	00401185 	.word	0x00401185
  4013c8:	004011b9 	.word	0x004011b9

004013cc <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  4013cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4013ce:	b083      	sub	sp, #12
  4013d0:	4607      	mov	r7, r0
  4013d2:	460e      	mov	r6, r1
  4013d4:	4615      	mov	r5, r2
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4013d6:	f002 44f0 	and.w	r4, r2, #2013265920	; 0x78000000
  4013da:	f1b4 5f00 	cmp.w	r4, #536870912	; 0x20000000
  4013de:	d038      	beq.n	401452 <pio_configure_pin_group+0x86>
  4013e0:	d809      	bhi.n	4013f6 <pio_configure_pin_group+0x2a>
  4013e2:	f1b4 5f80 	cmp.w	r4, #268435456	; 0x10000000
  4013e6:	d01c      	beq.n	401422 <pio_configure_pin_group+0x56>
  4013e8:	f1b4 5fc0 	cmp.w	r4, #402653184	; 0x18000000
  4013ec:	d025      	beq.n	40143a <pio_configure_pin_group+0x6e>
  4013ee:	f1b4 6f00 	cmp.w	r4, #134217728	; 0x8000000
  4013f2:	d150      	bne.n	401496 <pio_configure_pin_group+0xca>
  4013f4:	e009      	b.n	40140a <pio_configure_pin_group+0x3e>
  4013f6:	f1b4 5f40 	cmp.w	r4, #805306368	; 0x30000000
  4013fa:	d03a      	beq.n	401472 <pio_configure_pin_group+0xa6>
  4013fc:	f1b4 5f60 	cmp.w	r4, #939524096	; 0x38000000
  401400:	d037      	beq.n	401472 <pio_configure_pin_group+0xa6>
  401402:	f1b4 5f20 	cmp.w	r4, #671088640	; 0x28000000
  401406:	d030      	beq.n	40146a <pio_configure_pin_group+0x9e>
  401408:	e045      	b.n	401496 <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40140a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40140e:	4632      	mov	r2, r6
  401410:	4b22      	ldr	r3, [pc, #136]	; (40149c <pio_configure_pin_group+0xd0>)
  401412:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401414:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401418:	bf14      	ite	ne
  40141a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40141c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40141e:	2001      	movs	r0, #1
  401420:	e03a      	b.n	401498 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401422:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401426:	4632      	mov	r2, r6
  401428:	4b1c      	ldr	r3, [pc, #112]	; (40149c <pio_configure_pin_group+0xd0>)
  40142a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40142c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401430:	bf14      	ite	ne
  401432:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401434:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401436:	2001      	movs	r0, #1
  401438:	e02e      	b.n	401498 <pio_configure_pin_group+0xcc>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40143a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40143e:	4632      	mov	r2, r6
  401440:	4b16      	ldr	r3, [pc, #88]	; (40149c <pio_configure_pin_group+0xd0>)
  401442:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401444:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401448:	bf14      	ite	ne
  40144a:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40144c:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  40144e:	2001      	movs	r0, #1
  401450:	e022      	b.n	401498 <pio_configure_pin_group+0xcc>
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401452:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401456:	4632      	mov	r2, r6
  401458:	4b10      	ldr	r3, [pc, #64]	; (40149c <pio_configure_pin_group+0xd0>)
  40145a:	4798      	blx	r3
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40145c:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  401460:	bf14      	ite	ne
  401462:	667e      	strne	r6, [r7, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
  401464:	663e      	streq	r6, [r7, #96]	; 0x60

	default:
		return 0;
	}

	return 1;
  401466:	2001      	movs	r0, #1
  401468:	e016      	b.n	401498 <pio_configure_pin_group+0xcc>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  40146a:	4b0d      	ldr	r3, [pc, #52]	; (4014a0 <pio_configure_pin_group+0xd4>)
  40146c:	4798      	blx	r3

	default:
		return 0;
	}

	return 1;
  40146e:	2001      	movs	r0, #1
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;
  401470:	e012      	b.n	401498 <pio_configure_pin_group+0xcc>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401472:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401476:	f005 0301 	and.w	r3, r5, #1
  40147a:	9300      	str	r3, [sp, #0]
  40147c:	4638      	mov	r0, r7
  40147e:	4631      	mov	r1, r6
  401480:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  401484:	bf14      	ite	ne
  401486:	2200      	movne	r2, #0
  401488:	2201      	moveq	r2, #1
  40148a:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40148e:	4c05      	ldr	r4, [pc, #20]	; (4014a4 <pio_configure_pin_group+0xd8>)
  401490:	47a0      	blx	r4

	default:
		return 0;
	}

	return 1;
  401492:	2001      	movs	r0, #1
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401494:	e000      	b.n	401498 <pio_configure_pin_group+0xcc>

	default:
		return 0;
  401496:	2000      	movs	r0, #0
	}

	return 1;
}
  401498:	b003      	add	sp, #12
  40149a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40149c:	004010f5 	.word	0x004010f5
  4014a0:	00401185 	.word	0x00401185
  4014a4:	004011b9 	.word	0x004011b9

004014a8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4014a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4014ac:	4604      	mov	r4, r0
  4014ae:	460e      	mov	r6, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4014b0:	4b10      	ldr	r3, [pc, #64]	; (4014f4 <pio_handler_process+0x4c>)
  4014b2:	4798      	blx	r3
  4014b4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4014b6:	4620      	mov	r0, r4
  4014b8:	4b0f      	ldr	r3, [pc, #60]	; (4014f8 <pio_handler_process+0x50>)
  4014ba:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  4014bc:	4005      	ands	r5, r0
  4014be:	d017      	beq.n	4014f0 <pio_handler_process+0x48>
  4014c0:	4f0e      	ldr	r7, [pc, #56]	; (4014fc <pio_handler_process+0x54>)
  4014c2:	f107 040c 	add.w	r4, r7, #12
  4014c6:	376c      	adds	r7, #108	; 0x6c
		/* Find triggering source */
		i = 0;
		while (status != 0) {
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4014c8:	f854 3c0c 	ldr.w	r3, [r4, #-12]
  4014cc:	42b3      	cmp	r3, r6
  4014ce:	d10a      	bne.n	4014e6 <pio_handler_process+0x3e>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4014d0:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4014d4:	4229      	tst	r1, r5
  4014d6:	d006      	beq.n	4014e6 <pio_handler_process+0x3e>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014d8:	6823      	ldr	r3, [r4, #0]
  4014da:	4630      	mov	r0, r6
  4014dc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014de:	f854 3c08 	ldr.w	r3, [r4, #-8]
  4014e2:	ea25 0503 	bic.w	r5, r5, r3
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014e6:	42bc      	cmp	r4, r7
  4014e8:	d002      	beq.n	4014f0 <pio_handler_process+0x48>
  4014ea:	3410      	adds	r4, #16

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  4014ec:	2d00      	cmp	r5, #0
  4014ee:	d1eb      	bne.n	4014c8 <pio_handler_process+0x20>
  4014f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4014f4:	00401229 	.word	0x00401229
  4014f8:	0040122d 	.word	0x0040122d
  4014fc:	200009ec 	.word	0x200009ec

00401500 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401502:	4c0b      	ldr	r4, [pc, #44]	; (401530 <pio_handler_set+0x30>)
  401504:	6824      	ldr	r4, [r4, #0]
  401506:	2c06      	cmp	r4, #6
  401508:	d810      	bhi.n	40152c <pio_handler_set+0x2c>
		return 1;

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  40150a:	4f0a      	ldr	r7, [pc, #40]	; (401534 <pio_handler_set+0x34>)
  40150c:	0126      	lsls	r6, r4, #4
  40150e:	19bd      	adds	r5, r7, r6
	pSource->id = ul_id;
  401510:	51b9      	str	r1, [r7, r6]
	pSource->mask = ul_mask;
  401512:	606a      	str	r2, [r5, #4]
	pSource->attr = ul_attr;
  401514:	60ab      	str	r3, [r5, #8]
	pSource->handler = p_handler;
  401516:	9906      	ldr	r1, [sp, #24]
  401518:	60e9      	str	r1, [r5, #12]
	gs_ul_nb_sources++;
  40151a:	3401      	adds	r4, #1
  40151c:	4904      	ldr	r1, [pc, #16]	; (401530 <pio_handler_set+0x30>)
  40151e:	600c      	str	r4, [r1, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401520:	4611      	mov	r1, r2
  401522:	461a      	mov	r2, r3
  401524:	4b04      	ldr	r3, [pc, #16]	; (401538 <pio_handler_set+0x38>)
  401526:	4798      	blx	r3

	return 0;
  401528:	2000      	movs	r0, #0
  40152a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
		return 1;
  40152c:	2001      	movs	r0, #1

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);

	return 0;
}
  40152e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401530:	200009e8 	.word	0x200009e8
  401534:	200009ec 	.word	0x200009ec
  401538:	004011f1 	.word	0x004011f1

0040153c <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  40153c:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  40153e:	4802      	ldr	r0, [pc, #8]	; (401548 <PIOA_Handler+0xc>)
  401540:	210b      	movs	r1, #11
  401542:	4b02      	ldr	r3, [pc, #8]	; (40154c <PIOA_Handler+0x10>)
  401544:	4798      	blx	r3
  401546:	bd08      	pop	{r3, pc}
  401548:	400e0e00 	.word	0x400e0e00
  40154c:	004014a9 	.word	0x004014a9

00401550 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401550:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  401552:	4802      	ldr	r0, [pc, #8]	; (40155c <PIOB_Handler+0xc>)
  401554:	210c      	movs	r1, #12
  401556:	4b02      	ldr	r3, [pc, #8]	; (401560 <PIOB_Handler+0x10>)
  401558:	4798      	blx	r3
  40155a:	bd08      	pop	{r3, pc}
  40155c:	400e1000 	.word	0x400e1000
  401560:	004014a9 	.word	0x004014a9

00401564 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401564:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  401566:	4802      	ldr	r0, [pc, #8]	; (401570 <PIOC_Handler+0xc>)
  401568:	210d      	movs	r1, #13
  40156a:	4b02      	ldr	r3, [pc, #8]	; (401574 <PIOC_Handler+0x10>)
  40156c:	4798      	blx	r3
  40156e:	bd08      	pop	{r3, pc}
  401570:	400e1200 	.word	0x400e1200
  401574:	004014a9 	.word	0x004014a9

00401578 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401578:	4b17      	ldr	r3, [pc, #92]	; (4015d8 <pmc_switch_mck_to_pllack+0x60>)
  40157a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  40157c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  401580:	4310      	orrs	r0, r2
  401582:	6318      	str	r0, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401584:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401586:	f013 0f08 	tst.w	r3, #8
  40158a:	d109      	bne.n	4015a0 <pmc_switch_mck_to_pllack+0x28>
  40158c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401590:	4911      	ldr	r1, [pc, #68]	; (4015d8 <pmc_switch_mck_to_pllack+0x60>)
  401592:	e001      	b.n	401598 <pmc_switch_mck_to_pllack+0x20>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401594:	3b01      	subs	r3, #1
  401596:	d019      	beq.n	4015cc <pmc_switch_mck_to_pllack+0x54>
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401598:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40159a:	f012 0f08 	tst.w	r2, #8
  40159e:	d0f9      	beq.n	401594 <pmc_switch_mck_to_pllack+0x1c>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4015a0:	4b0d      	ldr	r3, [pc, #52]	; (4015d8 <pmc_switch_mck_to_pllack+0x60>)
  4015a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4015a4:	f022 0203 	bic.w	r2, r2, #3
  4015a8:	f042 0202 	orr.w	r2, r2, #2
  4015ac:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015ae:	6e98      	ldr	r0, [r3, #104]	; 0x68
  4015b0:	f010 0008 	ands.w	r0, r0, #8
  4015b4:	d10c      	bne.n	4015d0 <pmc_switch_mck_to_pllack+0x58>
  4015b6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4015ba:	4907      	ldr	r1, [pc, #28]	; (4015d8 <pmc_switch_mck_to_pllack+0x60>)
  4015bc:	e001      	b.n	4015c2 <pmc_switch_mck_to_pllack+0x4a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4015be:	3b01      	subs	r3, #1
  4015c0:	d008      	beq.n	4015d4 <pmc_switch_mck_to_pllack+0x5c>
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4015c2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4015c4:	f012 0f08 	tst.w	r2, #8
  4015c8:	d0f9      	beq.n	4015be <pmc_switch_mck_to_pllack+0x46>
  4015ca:	4770      	bx	lr

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4015cc:	2001      	movs	r0, #1
  4015ce:	4770      	bx	lr
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4015d0:	2000      	movs	r0, #0
  4015d2:	4770      	bx	lr
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
		if (ul_timeout == 0) {
			return 1;
  4015d4:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4015d6:	4770      	bx	lr
  4015d8:	400e0400 	.word	0x400e0400

004015dc <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4015dc:	b138      	cbz	r0, 4015ee <pmc_switch_mainck_to_xtal+0x12>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015de:	4911      	ldr	r1, [pc, #68]	; (401624 <pmc_switch_mainck_to_xtal+0x48>)
  4015e0:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4015e2:	4a11      	ldr	r2, [pc, #68]	; (401628 <pmc_switch_mainck_to_xtal+0x4c>)
  4015e4:	401a      	ands	r2, r3
  4015e6:	4b11      	ldr	r3, [pc, #68]	; (40162c <pmc_switch_mainck_to_xtal+0x50>)
  4015e8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4015ea:	620b      	str	r3, [r1, #32]
  4015ec:	4770      	bx	lr
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4015ee:	4a0d      	ldr	r2, [pc, #52]	; (401624 <pmc_switch_mainck_to_xtal+0x48>)
  4015f0:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4015f2:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4015f6:	f023 0303 	bic.w	r3, r3, #3
  4015fa:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4015fe:	f043 0301 	orr.w	r3, r3, #1
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401602:	0209      	lsls	r1, r1, #8
  401604:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401606:	430b      	orrs	r3, r1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401608:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40160a:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40160c:	f013 0f01 	tst.w	r3, #1
  401610:	d0fb      	beq.n	40160a <pmc_switch_mainck_to_xtal+0x2e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401612:	4a04      	ldr	r2, [pc, #16]	; (401624 <pmc_switch_mainck_to_xtal+0x48>)
  401614:	6a13      	ldr	r3, [r2, #32]
  401616:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40161a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40161e:	6213      	str	r3, [r2, #32]
  401620:	4770      	bx	lr
  401622:	bf00      	nop
  401624:	400e0400 	.word	0x400e0400
  401628:	fec8fffc 	.word	0xfec8fffc
  40162c:	01370002 	.word	0x01370002

00401630 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401630:	4b02      	ldr	r3, [pc, #8]	; (40163c <pmc_osc_is_ready_mainck+0xc>)
  401632:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401634:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401638:	4770      	bx	lr
  40163a:	bf00      	nop
  40163c:	400e0400 	.word	0x400e0400

00401640 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401640:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401644:	4b01      	ldr	r3, [pc, #4]	; (40164c <pmc_disable_pllack+0xc>)
  401646:	629a      	str	r2, [r3, #40]	; 0x28
  401648:	4770      	bx	lr
  40164a:	bf00      	nop
  40164c:	400e0400 	.word	0x400e0400

00401650 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401650:	4b02      	ldr	r3, [pc, #8]	; (40165c <pmc_is_locked_pllack+0xc>)
  401652:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  401654:	f000 0002 	and.w	r0, r0, #2
  401658:	4770      	bx	lr
  40165a:	bf00      	nop
  40165c:	400e0400 	.word	0x400e0400

00401660 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401660:	281f      	cmp	r0, #31
  401662:	d80d      	bhi.n	401680 <pmc_enable_periph_clk+0x20>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401664:	4b08      	ldr	r3, [pc, #32]	; (401688 <pmc_enable_periph_clk+0x28>)
  401666:	699a      	ldr	r2, [r3, #24]
  401668:	2301      	movs	r3, #1
  40166a:	4083      	lsls	r3, r0
  40166c:	401a      	ands	r2, r3
  40166e:	4293      	cmp	r3, r2
  401670:	d008      	beq.n	401684 <pmc_enable_periph_clk+0x24>
			PMC->PMC_PCER0 = 1 << ul_id;
  401672:	2301      	movs	r3, #1
  401674:	fa03 f000 	lsl.w	r0, r3, r0
  401678:	4b03      	ldr	r3, [pc, #12]	; (401688 <pmc_enable_periph_clk+0x28>)
  40167a:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40167c:	2000      	movs	r0, #0
  40167e:	4770      	bx	lr
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
		return 1;
  401680:	2001      	movs	r0, #1
  401682:	4770      	bx	lr
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401684:	2000      	movs	r0, #0
}
  401686:	4770      	bx	lr
  401688:	400e0400 	.word	0x400e0400

0040168c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40168c:	e7fe      	b.n	40168c <Dummy_Handler>
  40168e:	bf00      	nop

00401690 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401690:	b510      	push	{r4, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  401692:	4b1e      	ldr	r3, [pc, #120]	; (40170c <Reset_Handler+0x7c>)
  401694:	4a1e      	ldr	r2, [pc, #120]	; (401710 <Reset_Handler+0x80>)
  401696:	429a      	cmp	r2, r3
  401698:	d003      	beq.n	4016a2 <Reset_Handler+0x12>
		for (; pDest < &_erelocate;) {
  40169a:	4b1e      	ldr	r3, [pc, #120]	; (401714 <Reset_Handler+0x84>)
  40169c:	4a1b      	ldr	r2, [pc, #108]	; (40170c <Reset_Handler+0x7c>)
  40169e:	429a      	cmp	r2, r3
  4016a0:	d304      	bcc.n	4016ac <Reset_Handler+0x1c>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4016a2:	4b1d      	ldr	r3, [pc, #116]	; (401718 <Reset_Handler+0x88>)
  4016a4:	4a1d      	ldr	r2, [pc, #116]	; (40171c <Reset_Handler+0x8c>)
  4016a6:	429a      	cmp	r2, r3
  4016a8:	d30f      	bcc.n	4016ca <Reset_Handler+0x3a>
  4016aa:	e01a      	b.n	4016e2 <Reset_Handler+0x52>
  4016ac:	4b1c      	ldr	r3, [pc, #112]	; (401720 <Reset_Handler+0x90>)
  4016ae:	4c1d      	ldr	r4, [pc, #116]	; (401724 <Reset_Handler+0x94>)
  4016b0:	1ae4      	subs	r4, r4, r3
  4016b2:	f024 0403 	bic.w	r4, r4, #3
  4016b6:	3404      	adds	r4, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016b8:	2300      	movs	r3, #0
			*pDest++ = *pSrc++;
  4016ba:	4814      	ldr	r0, [pc, #80]	; (40170c <Reset_Handler+0x7c>)
  4016bc:	4914      	ldr	r1, [pc, #80]	; (401710 <Reset_Handler+0x80>)
  4016be:	585a      	ldr	r2, [r3, r1]
  4016c0:	501a      	str	r2, [r3, r0]
  4016c2:	3304      	adds	r3, #4
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  4016c4:	42a3      	cmp	r3, r4
  4016c6:	d1fa      	bne.n	4016be <Reset_Handler+0x2e>
  4016c8:	e7eb      	b.n	4016a2 <Reset_Handler+0x12>
  4016ca:	4b17      	ldr	r3, [pc, #92]	; (401728 <Reset_Handler+0x98>)
  4016cc:	4917      	ldr	r1, [pc, #92]	; (40172c <Reset_Handler+0x9c>)
  4016ce:	1ac9      	subs	r1, r1, r3
  4016d0:	f021 0103 	bic.w	r1, r1, #3
  4016d4:	1d1a      	adds	r2, r3, #4
  4016d6:	4411      	add	r1, r2
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
		*pDest++ = 0;
  4016d8:	2200      	movs	r2, #0
  4016da:	f843 2f04 	str.w	r2, [r3, #4]!
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  4016de:	428b      	cmp	r3, r1
  4016e0:	d1fb      	bne.n	4016da <Reset_Handler+0x4a>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4016e2:	4a13      	ldr	r2, [pc, #76]	; (401730 <Reset_Handler+0xa0>)
  4016e4:	f022 4360 	bic.w	r3, r2, #3758096384	; 0xe0000000
  4016e8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4016ec:	4911      	ldr	r1, [pc, #68]	; (401734 <Reset_Handler+0xa4>)
  4016ee:	608b      	str	r3, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  4016f0:	f102 4260 	add.w	r2, r2, #3758096384	; 0xe0000000
  4016f4:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
  4016f8:	d203      	bcs.n	401702 <Reset_Handler+0x72>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  4016fa:	688a      	ldr	r2, [r1, #8]
  4016fc:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  401700:	608a      	str	r2, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  401702:	4b0d      	ldr	r3, [pc, #52]	; (401738 <Reset_Handler+0xa8>)
  401704:	4798      	blx	r3

	/* Branch to main function */
	main();
  401706:	4b0d      	ldr	r3, [pc, #52]	; (40173c <Reset_Handler+0xac>)
  401708:	4798      	blx	r3
  40170a:	e7fe      	b.n	40170a <Reset_Handler+0x7a>
  40170c:	20000000 	.word	0x20000000
  401710:	0040b270 	.word	0x0040b270
  401714:	200009a8 	.word	0x200009a8
  401718:	20000ccc 	.word	0x20000ccc
  40171c:	200009a8 	.word	0x200009a8
  401720:	20000004 	.word	0x20000004
  401724:	200009ab 	.word	0x200009ab
  401728:	200009a4 	.word	0x200009a4
  40172c:	20000cc7 	.word	0x20000cc7
  401730:	00400000 	.word	0x00400000
  401734:	e000ed00 	.word	0xe000ed00
  401738:	00403451 	.word	0x00403451
  40173c:	00401d09 	.word	0x00401d09

00401740 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  401740:	4b39      	ldr	r3, [pc, #228]	; (401828 <SystemCoreClockUpdate+0xe8>)
  401742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401744:	f003 0303 	and.w	r3, r3, #3
  401748:	2b01      	cmp	r3, #1
  40174a:	d00f      	beq.n	40176c <SystemCoreClockUpdate+0x2c>
  40174c:	b113      	cbz	r3, 401754 <SystemCoreClockUpdate+0x14>
  40174e:	2b02      	cmp	r3, #2
  401750:	d029      	beq.n	4017a6 <SystemCoreClockUpdate+0x66>
  401752:	e051      	b.n	4017f8 <SystemCoreClockUpdate+0xb8>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  401754:	4b35      	ldr	r3, [pc, #212]	; (40182c <SystemCoreClockUpdate+0xec>)
  401756:	695b      	ldr	r3, [r3, #20]
  401758:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40175c:	bf14      	ite	ne
  40175e:	f44f 4200 	movne.w	r2, #32768	; 0x8000
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401762:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  401766:	4b32      	ldr	r3, [pc, #200]	; (401830 <SystemCoreClockUpdate+0xf0>)
  401768:	601a      	str	r2, [r3, #0]
  40176a:	e045      	b.n	4017f8 <SystemCoreClockUpdate+0xb8>
		}
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  40176c:	4b2e      	ldr	r3, [pc, #184]	; (401828 <SystemCoreClockUpdate+0xe8>)
  40176e:	6a1b      	ldr	r3, [r3, #32]
  401770:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401774:	d003      	beq.n	40177e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401776:	4a2f      	ldr	r2, [pc, #188]	; (401834 <SystemCoreClockUpdate+0xf4>)
  401778:	4b2d      	ldr	r3, [pc, #180]	; (401830 <SystemCoreClockUpdate+0xf0>)
  40177a:	601a      	str	r2, [r3, #0]
  40177c:	e03c      	b.n	4017f8 <SystemCoreClockUpdate+0xb8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40177e:	4a2e      	ldr	r2, [pc, #184]	; (401838 <SystemCoreClockUpdate+0xf8>)
  401780:	4b2b      	ldr	r3, [pc, #172]	; (401830 <SystemCoreClockUpdate+0xf0>)
  401782:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  401784:	4b28      	ldr	r3, [pc, #160]	; (401828 <SystemCoreClockUpdate+0xe8>)
  401786:	6a1b      	ldr	r3, [r3, #32]
  401788:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40178c:	2b10      	cmp	r3, #16
  40178e:	d002      	beq.n	401796 <SystemCoreClockUpdate+0x56>
  401790:	2b20      	cmp	r3, #32
  401792:	d004      	beq.n	40179e <SystemCoreClockUpdate+0x5e>
  401794:	e030      	b.n	4017f8 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  401796:	4a29      	ldr	r2, [pc, #164]	; (40183c <SystemCoreClockUpdate+0xfc>)
  401798:	4b25      	ldr	r3, [pc, #148]	; (401830 <SystemCoreClockUpdate+0xf0>)
  40179a:	601a      	str	r2, [r3, #0]
				break;
  40179c:	e02c      	b.n	4017f8 <SystemCoreClockUpdate+0xb8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  40179e:	4a25      	ldr	r2, [pc, #148]	; (401834 <SystemCoreClockUpdate+0xf4>)
  4017a0:	4b23      	ldr	r3, [pc, #140]	; (401830 <SystemCoreClockUpdate+0xf0>)
  4017a2:	601a      	str	r2, [r3, #0]
				break;
  4017a4:	e028      	b.n	4017f8 <SystemCoreClockUpdate+0xb8>
				break;
			}
		}
		break;
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  4017a6:	4b20      	ldr	r3, [pc, #128]	; (401828 <SystemCoreClockUpdate+0xe8>)
  4017a8:	6a1b      	ldr	r3, [r3, #32]
  4017aa:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4017ae:	d003      	beq.n	4017b8 <SystemCoreClockUpdate+0x78>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4017b0:	4a20      	ldr	r2, [pc, #128]	; (401834 <SystemCoreClockUpdate+0xf4>)
  4017b2:	4b1f      	ldr	r3, [pc, #124]	; (401830 <SystemCoreClockUpdate+0xf0>)
  4017b4:	601a      	str	r2, [r3, #0]
  4017b6:	e012      	b.n	4017de <SystemCoreClockUpdate+0x9e>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4017b8:	4a1f      	ldr	r2, [pc, #124]	; (401838 <SystemCoreClockUpdate+0xf8>)
  4017ba:	4b1d      	ldr	r3, [pc, #116]	; (401830 <SystemCoreClockUpdate+0xf0>)
  4017bc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  4017be:	4b1a      	ldr	r3, [pc, #104]	; (401828 <SystemCoreClockUpdate+0xe8>)
  4017c0:	6a1b      	ldr	r3, [r3, #32]
  4017c2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4017c6:	2b10      	cmp	r3, #16
  4017c8:	d002      	beq.n	4017d0 <SystemCoreClockUpdate+0x90>
  4017ca:	2b20      	cmp	r3, #32
  4017cc:	d004      	beq.n	4017d8 <SystemCoreClockUpdate+0x98>
  4017ce:	e006      	b.n	4017de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  4017d0:	4a1a      	ldr	r2, [pc, #104]	; (40183c <SystemCoreClockUpdate+0xfc>)
  4017d2:	4b17      	ldr	r3, [pc, #92]	; (401830 <SystemCoreClockUpdate+0xf0>)
  4017d4:	601a      	str	r2, [r3, #0]
				break;
  4017d6:	e002      	b.n	4017de <SystemCoreClockUpdate+0x9e>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  4017d8:	4a16      	ldr	r2, [pc, #88]	; (401834 <SystemCoreClockUpdate+0xf4>)
  4017da:	4b15      	ldr	r3, [pc, #84]	; (401830 <SystemCoreClockUpdate+0xf0>)
  4017dc:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4017de:	4b12      	ldr	r3, [pc, #72]	; (401828 <SystemCoreClockUpdate+0xe8>)
  4017e0:	6a98      	ldr	r0, [r3, #40]	; 0x28
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4017e2:	6a99      	ldr	r1, [r3, #40]	; 0x28
  4017e4:	4b12      	ldr	r3, [pc, #72]	; (401830 <SystemCoreClockUpdate+0xf0>)
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  4017e6:	f3c0 400a 	ubfx	r0, r0, #16, #11
  4017ea:	681a      	ldr	r2, [r3, #0]
  4017ec:	fb00 2202 	mla	r2, r0, r2, r2
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  4017f0:	b2c9      	uxtb	r1, r1
  4017f2:	fbb2 f2f1 	udiv	r2, r2, r1
  4017f6:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  4017f8:	4b0b      	ldr	r3, [pc, #44]	; (401828 <SystemCoreClockUpdate+0xe8>)
  4017fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4017fc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401800:	2b70      	cmp	r3, #112	; 0x70
  401802:	d107      	bne.n	401814 <SystemCoreClockUpdate+0xd4>
		SystemCoreClock /= 3U;
  401804:	4b0a      	ldr	r3, [pc, #40]	; (401830 <SystemCoreClockUpdate+0xf0>)
  401806:	681a      	ldr	r2, [r3, #0]
  401808:	490d      	ldr	r1, [pc, #52]	; (401840 <SystemCoreClockUpdate+0x100>)
  40180a:	fba1 0202 	umull	r0, r2, r1, r2
  40180e:	0852      	lsrs	r2, r2, #1
  401810:	601a      	str	r2, [r3, #0]
  401812:	4770      	bx	lr
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  401814:	4b04      	ldr	r3, [pc, #16]	; (401828 <SystemCoreClockUpdate+0xe8>)
  401816:	6b19      	ldr	r1, [r3, #48]	; 0x30
  401818:	4b05      	ldr	r3, [pc, #20]	; (401830 <SystemCoreClockUpdate+0xf0>)
  40181a:	f3c1 1102 	ubfx	r1, r1, #4, #3
  40181e:	681a      	ldr	r2, [r3, #0]
  401820:	40ca      	lsrs	r2, r1
  401822:	601a      	str	r2, [r3, #0]
  401824:	4770      	bx	lr
  401826:	bf00      	nop
  401828:	400e0400 	.word	0x400e0400
  40182c:	400e1410 	.word	0x400e1410
  401830:	200000e8 	.word	0x200000e8
  401834:	00b71b00 	.word	0x00b71b00
  401838:	003d0900 	.word	0x003d0900
  40183c:	007a1200 	.word	0x007a1200
  401840:	aaaaaaab 	.word	0xaaaaaaab

00401844 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401844:	4b09      	ldr	r3, [pc, #36]	; (40186c <_sbrk+0x28>)
  401846:	681b      	ldr	r3, [r3, #0]
  401848:	b913      	cbnz	r3, 401850 <_sbrk+0xc>
		heap = (unsigned char *)&_end;
  40184a:	4a09      	ldr	r2, [pc, #36]	; (401870 <_sbrk+0x2c>)
  40184c:	4b07      	ldr	r3, [pc, #28]	; (40186c <_sbrk+0x28>)
  40184e:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  401850:	4b06      	ldr	r3, [pc, #24]	; (40186c <_sbrk+0x28>)
  401852:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  401854:	181a      	adds	r2, r3, r0
  401856:	4907      	ldr	r1, [pc, #28]	; (401874 <_sbrk+0x30>)
  401858:	4291      	cmp	r1, r2
  40185a:	db04      	blt.n	401866 <_sbrk+0x22>
		return (caddr_t) -1;	
	}

	heap += incr;
  40185c:	4610      	mov	r0, r2
  40185e:	4a03      	ldr	r2, [pc, #12]	; (40186c <_sbrk+0x28>)
  401860:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401862:	4618      	mov	r0, r3
  401864:	4770      	bx	lr
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;

	if (((int)prev_heap + incr) > ramend) {
		return (caddr_t) -1;	
  401866:	f04f 30ff 	mov.w	r0, #4294967295
	}

	heap += incr;

	return (caddr_t) prev_heap;
}
  40186a:	4770      	bx	lr
  40186c:	20000a5c 	.word	0x20000a5c
  401870:	200014d0 	.word	0x200014d0
  401874:	20005ffc 	.word	0x20005ffc

00401878 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401878:	f04f 30ff 	mov.w	r0, #4294967295
  40187c:	4770      	bx	lr
  40187e:	bf00      	nop

00401880 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  401880:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401884:	604b      	str	r3, [r1, #4]

	return 0;
}
  401886:	2000      	movs	r0, #0
  401888:	4770      	bx	lr
  40188a:	bf00      	nop

0040188c <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  40188c:	2001      	movs	r0, #1
  40188e:	4770      	bx	lr

00401890 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  401890:	2000      	movs	r0, #0
  401892:	4770      	bx	lr

00401894 <print_variables>:

float angle_body[SIZE_ANGLE];

int flag_teste = 2;

void print_variables (void){
  401894:	b570      	push	{r4, r5, r6, lr}
  401896:	b088      	sub	sp, #32
	switch (flag_teste){
  401898:	4b33      	ldr	r3, [pc, #204]	; (401968 <print_variables+0xd4>)
  40189a:	681b      	ldr	r3, [r3, #0]
  40189c:	3b01      	subs	r3, #1
  40189e:	2b03      	cmp	r3, #3
  4018a0:	d860      	bhi.n	401964 <print_variables+0xd0>
  4018a2:	e8df f003 	tbb	[pc, r3]
  4018a6:	1c02      	.short	0x1c02
  4018a8:	4e39      	.short	0x4e39
		case 1:
			snprintf(buf, sizeof(buf), "\r\nTESTE DE RAMPA:\r\nRampa: %.3f segundos\r\nManter constante: %.3f segundos\r\nVelocidade Pico: %.3f RPM\r\n", ramp, constant, speed_final);
  4018aa:	4d30      	ldr	r5, [pc, #192]	; (40196c <print_variables+0xd8>)
  4018ac:	4c30      	ldr	r4, [pc, #192]	; (401970 <print_variables+0xdc>)
  4018ae:	4b31      	ldr	r3, [pc, #196]	; (401974 <print_variables+0xe0>)
  4018b0:	6818      	ldr	r0, [r3, #0]
  4018b2:	47a0      	blx	r4
  4018b4:	e9cd 0100 	strd	r0, r1, [sp]
  4018b8:	4b2f      	ldr	r3, [pc, #188]	; (401978 <print_variables+0xe4>)
  4018ba:	6818      	ldr	r0, [r3, #0]
  4018bc:	47a0      	blx	r4
  4018be:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4018c2:	4b2e      	ldr	r3, [pc, #184]	; (40197c <print_variables+0xe8>)
  4018c4:	6818      	ldr	r0, [r3, #0]
  4018c6:	47a0      	blx	r4
  4018c8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4018cc:	4628      	mov	r0, r5
  4018ce:	21c8      	movs	r1, #200	; 0xc8
  4018d0:	4a2b      	ldr	r2, [pc, #172]	; (401980 <print_variables+0xec>)
  4018d2:	4b2c      	ldr	r3, [pc, #176]	; (401984 <print_variables+0xf0>)
  4018d4:	4798      	blx	r3
			printf(buf);
  4018d6:	4628      	mov	r0, r5
  4018d8:	4b2b      	ldr	r3, [pc, #172]	; (401988 <print_variables+0xf4>)
  4018da:	4798      	blx	r3
		break;
  4018dc:	e042      	b.n	401964 <print_variables+0xd0>
		case 2:
			snprintf(buf, sizeof(buf), "\r\nTESTE DE STEP VARIAVEL:\r\nTempo de CADA Step: %.3f segundos\r\nIteracoes do Step: %u vezes\r\nVelocidade Pico: %.3f RPM\r\nValor do Passo: %.3f", constant, divisions, speed_final, passo_step);
  4018de:	4d23      	ldr	r5, [pc, #140]	; (40196c <print_variables+0xd8>)
  4018e0:	4c23      	ldr	r4, [pc, #140]	; (401970 <print_variables+0xdc>)
  4018e2:	4b25      	ldr	r3, [pc, #148]	; (401978 <print_variables+0xe4>)
  4018e4:	6818      	ldr	r0, [r3, #0]
  4018e6:	47a0      	blx	r4
  4018e8:	e9cd 0100 	strd	r0, r1, [sp]
  4018ec:	4b27      	ldr	r3, [pc, #156]	; (40198c <print_variables+0xf8>)
  4018ee:	681b      	ldr	r3, [r3, #0]
  4018f0:	9302      	str	r3, [sp, #8]
  4018f2:	4b22      	ldr	r3, [pc, #136]	; (40197c <print_variables+0xe8>)
  4018f4:	6818      	ldr	r0, [r3, #0]
  4018f6:	47a0      	blx	r4
  4018f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4018fc:	4b24      	ldr	r3, [pc, #144]	; (401990 <print_variables+0xfc>)
  4018fe:	6818      	ldr	r0, [r3, #0]
  401900:	47a0      	blx	r4
  401902:	e9cd 0106 	strd	r0, r1, [sp, #24]
  401906:	4628      	mov	r0, r5
  401908:	21c8      	movs	r1, #200	; 0xc8
  40190a:	4a22      	ldr	r2, [pc, #136]	; (401994 <print_variables+0x100>)
  40190c:	4b1d      	ldr	r3, [pc, #116]	; (401984 <print_variables+0xf0>)
  40190e:	4798      	blx	r3
			printf(buf);
  401910:	4628      	mov	r0, r5
  401912:	4b1d      	ldr	r3, [pc, #116]	; (401988 <print_variables+0xf4>)
  401914:	4798      	blx	r3
		break;
  401916:	e025      	b.n	401964 <print_variables+0xd0>
		case 3:
			snprintf(buf, sizeof(buf), "\r\nTESTE DE STEP CONSTANTE:\r\nTempo de Step: %.3f segundos\r\nVelocidade Pico: %.3f RPM\r\n", constant, speed_final);
  401918:	4c14      	ldr	r4, [pc, #80]	; (40196c <print_variables+0xd8>)
  40191a:	4d15      	ldr	r5, [pc, #84]	; (401970 <print_variables+0xdc>)
  40191c:	4b16      	ldr	r3, [pc, #88]	; (401978 <print_variables+0xe4>)
  40191e:	6818      	ldr	r0, [r3, #0]
  401920:	47a8      	blx	r5
  401922:	e9cd 0100 	strd	r0, r1, [sp]
  401926:	4b15      	ldr	r3, [pc, #84]	; (40197c <print_variables+0xe8>)
  401928:	6818      	ldr	r0, [r3, #0]
  40192a:	47a8      	blx	r5
  40192c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401930:	4620      	mov	r0, r4
  401932:	21c8      	movs	r1, #200	; 0xc8
  401934:	4a18      	ldr	r2, [pc, #96]	; (401998 <print_variables+0x104>)
  401936:	4b13      	ldr	r3, [pc, #76]	; (401984 <print_variables+0xf0>)
  401938:	4798      	blx	r3
			printf(buf);
  40193a:	4620      	mov	r0, r4
  40193c:	4b12      	ldr	r3, [pc, #72]	; (401988 <print_variables+0xf4>)
  40193e:	4798      	blx	r3
		break;
  401940:	e010      	b.n	401964 <print_variables+0xd0>
		case 4:
			snprintf(buf, sizeof(buf), "\r\nTESTE DE DAC PELA SERIAL:\r\nAguardando comando go\r\n");
  401942:	4e0a      	ldr	r6, [pc, #40]	; (40196c <print_variables+0xd8>)
  401944:	4634      	mov	r4, r6
  401946:	4d15      	ldr	r5, [pc, #84]	; (40199c <print_variables+0x108>)
  401948:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40194a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40194c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40194e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401950:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  401952:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  401954:	e895 0003 	ldmia.w	r5, {r0, r1}
  401958:	f844 0b04 	str.w	r0, [r4], #4
  40195c:	7021      	strb	r1, [r4, #0]
			printf(buf);
  40195e:	4630      	mov	r0, r6
  401960:	4b09      	ldr	r3, [pc, #36]	; (401988 <print_variables+0xf4>)
  401962:	4798      	blx	r3
		break;
	}
}
  401964:	b008      	add	sp, #32
  401966:	bd70      	pop	{r4, r5, r6, pc}
  401968:	200000f8 	.word	0x200000f8
  40196c:	20000b50 	.word	0x20000b50
  401970:	00402741 	.word	0x00402741
  401974:	200000f4 	.word	0x200000f4
  401978:	200000f0 	.word	0x200000f0
  40197c:	200000fc 	.word	0x200000fc
  401980:	0040ac2c 	.word	0x0040ac2c
  401984:	0040366d 	.word	0x0040366d
  401988:	004034a1 	.word	0x004034a1
  40198c:	20000100 	.word	0x20000100
  401990:	200000ec 	.word	0x200000ec
  401994:	0040ac94 	.word	0x0040ac94
  401998:	0040ad20 	.word	0x0040ad20
  40199c:	0040ad78 	.word	0x0040ad78

004019a0 <rampa>:

void rampa (void){
  4019a0:	b510      	push	{r4, lr}
	//Primeira Rampa, ascenção:
	if (ramp_timer > cont_timer){
  4019a2:	4b37      	ldr	r3, [pc, #220]	; (401a80 <rampa+0xe0>)
  4019a4:	681a      	ldr	r2, [r3, #0]
  4019a6:	4b37      	ldr	r3, [pc, #220]	; (401a84 <rampa+0xe4>)
  4019a8:	681b      	ldr	r3, [r3, #0]
  4019aa:	429a      	cmp	r2, r3
  4019ac:	d908      	bls.n	4019c0 <rampa+0x20>
		speed = update_accel_motor(acceleration,speed, t_seconds);
  4019ae:	4c36      	ldr	r4, [pc, #216]	; (401a88 <rampa+0xe8>)
  4019b0:	4b36      	ldr	r3, [pc, #216]	; (401a8c <rampa+0xec>)
  4019b2:	6818      	ldr	r0, [r3, #0]
  4019b4:	6821      	ldr	r1, [r4, #0]
  4019b6:	4a36      	ldr	r2, [pc, #216]	; (401a90 <rampa+0xf0>)
  4019b8:	4b36      	ldr	r3, [pc, #216]	; (401a94 <rampa+0xf4>)
  4019ba:	4798      	blx	r3
  4019bc:	6020      	str	r0, [r4, #0]
  4019be:	bd10      	pop	{r4, pc}
	}
	//Manter constante:
	else if ( (ramp_timer == cont_timer) && ((ramp_timer + constant_timer) > cont_timer) ){
  4019c0:	429a      	cmp	r2, r3
  4019c2:	d10c      	bne.n	4019de <rampa+0x3e>
  4019c4:	4934      	ldr	r1, [pc, #208]	; (401a98 <rampa+0xf8>)
  4019c6:	6809      	ldr	r1, [r1, #0]
  4019c8:	4411      	add	r1, r2
  4019ca:	428a      	cmp	r2, r1
  4019cc:	d20c      	bcs.n	4019e8 <rampa+0x48>
		update_speed_motor(speed);
  4019ce:	4b2e      	ldr	r3, [pc, #184]	; (401a88 <rampa+0xe8>)
  4019d0:	6818      	ldr	r0, [r3, #0]
  4019d2:	4b32      	ldr	r3, [pc, #200]	; (401a9c <rampa+0xfc>)
  4019d4:	4798      	blx	r3
		gpio_set_pin_low(LED0_GPIO);
  4019d6:	2017      	movs	r0, #23
  4019d8:	4b31      	ldr	r3, [pc, #196]	; (401aa0 <rampa+0x100>)
  4019da:	4798      	blx	r3
  4019dc:	bd10      	pop	{r4, pc}
	}
	//Segunda Rampa, descensão:
	else if ( ((ramp_timer + constant_timer) <= cont_timer) && (ramp_timer_second > cont_timer) ){
  4019de:	492e      	ldr	r1, [pc, #184]	; (401a98 <rampa+0xf8>)
  4019e0:	6809      	ldr	r1, [r1, #0]
  4019e2:	440a      	add	r2, r1
  4019e4:	4293      	cmp	r3, r2
  4019e6:	d311      	bcc.n	401a0c <rampa+0x6c>
  4019e8:	4a2e      	ldr	r2, [pc, #184]	; (401aa4 <rampa+0x104>)
  4019ea:	6812      	ldr	r2, [r2, #0]
  4019ec:	4293      	cmp	r3, r2
  4019ee:	d20d      	bcs.n	401a0c <rampa+0x6c>
		gpio_set_pin_high(LED0_GPIO);
  4019f0:	2017      	movs	r0, #23
  4019f2:	4b2d      	ldr	r3, [pc, #180]	; (401aa8 <rampa+0x108>)
  4019f4:	4798      	blx	r3
		speed = update_accel_motor((-acceleration),speed, t_seconds);
  4019f6:	4b25      	ldr	r3, [pc, #148]	; (401a8c <rampa+0xec>)
  4019f8:	6818      	ldr	r0, [r3, #0]
  4019fa:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  4019fe:	4c22      	ldr	r4, [pc, #136]	; (401a88 <rampa+0xe8>)
  401a00:	6821      	ldr	r1, [r4, #0]
  401a02:	4a23      	ldr	r2, [pc, #140]	; (401a90 <rampa+0xf0>)
  401a04:	4b23      	ldr	r3, [pc, #140]	; (401a94 <rampa+0xf4>)
  401a06:	4798      	blx	r3
  401a08:	6020      	str	r0, [r4, #0]
  401a0a:	bd10      	pop	{r4, pc}
	}
	//Segundo manter constante:
	else if ( (ramp_timer_second == cont_timer) && ( constant_timer_second > cont_timer ) ){
  401a0c:	4a25      	ldr	r2, [pc, #148]	; (401aa4 <rampa+0x104>)
  401a0e:	6812      	ldr	r2, [r2, #0]
  401a10:	4293      	cmp	r3, r2
  401a12:	d10b      	bne.n	401a2c <rampa+0x8c>
  401a14:	4a25      	ldr	r2, [pc, #148]	; (401aac <rampa+0x10c>)
  401a16:	6812      	ldr	r2, [r2, #0]
  401a18:	4293      	cmp	r3, r2
  401a1a:	d20b      	bcs.n	401a34 <rampa+0x94>
		gpio_set_pin_low(LED0_GPIO);
  401a1c:	2017      	movs	r0, #23
  401a1e:	4b20      	ldr	r3, [pc, #128]	; (401aa0 <rampa+0x100>)
  401a20:	4798      	blx	r3
		update_speed_motor(speed);
  401a22:	4b19      	ldr	r3, [pc, #100]	; (401a88 <rampa+0xe8>)
  401a24:	6818      	ldr	r0, [r3, #0]
  401a26:	4b1d      	ldr	r3, [pc, #116]	; (401a9c <rampa+0xfc>)
  401a28:	4798      	blx	r3
  401a2a:	bd10      	pop	{r4, pc}
	}
	// Terceira Rampa, ascenção final:
	else if ( ( constant_timer_second <= cont_timer ) && ( final_time > cont_timer ) ){
  401a2c:	4a1f      	ldr	r2, [pc, #124]	; (401aac <rampa+0x10c>)
  401a2e:	6812      	ldr	r2, [r2, #0]
  401a30:	4293      	cmp	r3, r2
  401a32:	d323      	bcc.n	401a7c <rampa+0xdc>
  401a34:	4a1e      	ldr	r2, [pc, #120]	; (401ab0 <rampa+0x110>)
  401a36:	6812      	ldr	r2, [r2, #0]
  401a38:	4293      	cmp	r3, r2
  401a3a:	d21d      	bcs.n	401a78 <rampa+0xd8>
		gpio_set_pin_high(LED0_GPIO);
  401a3c:	2017      	movs	r0, #23
  401a3e:	4b1a      	ldr	r3, [pc, #104]	; (401aa8 <rampa+0x108>)
  401a40:	4798      	blx	r3
		speed = update_accel_motor(acceleration,speed, t_seconds);
  401a42:	4c11      	ldr	r4, [pc, #68]	; (401a88 <rampa+0xe8>)
  401a44:	4b11      	ldr	r3, [pc, #68]	; (401a8c <rampa+0xec>)
  401a46:	6818      	ldr	r0, [r3, #0]
  401a48:	6821      	ldr	r1, [r4, #0]
  401a4a:	4a11      	ldr	r2, [pc, #68]	; (401a90 <rampa+0xf0>)
  401a4c:	4b11      	ldr	r3, [pc, #68]	; (401a94 <rampa+0xf4>)
  401a4e:	4798      	blx	r3
  401a50:	6020      	str	r0, [r4, #0]
  401a52:	bd10      	pop	{r4, pc}
	}
	// Retornando ao estado de repouso:
	else if ( (final_time >= cont_timer) && (constant_timer_second <= cont_timer) ){
		speed = 0;
  401a54:	2400      	movs	r4, #0
  401a56:	4b0c      	ldr	r3, [pc, #48]	; (401a88 <rampa+0xe8>)
  401a58:	601c      	str	r4, [r3, #0]
		update_speed_motor(speed);
  401a5a:	4620      	mov	r0, r4
  401a5c:	4b0f      	ldr	r3, [pc, #60]	; (401a9c <rampa+0xfc>)
  401a5e:	4798      	blx	r3
		flag_go = 0;
  401a60:	2200      	movs	r2, #0
  401a62:	4b14      	ldr	r3, [pc, #80]	; (401ab4 <rampa+0x114>)
  401a64:	701a      	strb	r2, [r3, #0]
		acceleration = 0;
  401a66:	4b09      	ldr	r3, [pc, #36]	; (401a8c <rampa+0xec>)
  401a68:	601c      	str	r4, [r3, #0]
		printf("STOP\r\n");
  401a6a:	4813      	ldr	r0, [pc, #76]	; (401ab8 <rampa+0x118>)
  401a6c:	4b13      	ldr	r3, [pc, #76]	; (401abc <rampa+0x11c>)
  401a6e:	4798      	blx	r3
		gpio_set_pin_high(LED1_GPIO);
  401a70:	202e      	movs	r0, #46	; 0x2e
  401a72:	4b0d      	ldr	r3, [pc, #52]	; (401aa8 <rampa+0x108>)
  401a74:	4798      	blx	r3
  401a76:	bd10      	pop	{r4, pc}
	else if ( ( constant_timer_second <= cont_timer ) && ( final_time > cont_timer ) ){
		gpio_set_pin_high(LED0_GPIO);
		speed = update_accel_motor(acceleration,speed, t_seconds);
	}
	// Retornando ao estado de repouso:
	else if ( (final_time >= cont_timer) && (constant_timer_second <= cont_timer) ){
  401a78:	4293      	cmp	r3, r2
  401a7a:	d9eb      	bls.n	401a54 <rampa+0xb4>
  401a7c:	bd10      	pop	{r4, pc}
  401a7e:	bf00      	nop
  401a80:	20000a84 	.word	0x20000a84
  401a84:	20000a98 	.word	0x20000a98
  401a88:	20000aa4 	.word	0x20000aa4
  401a8c:	20000a88 	.word	0x20000a88
  401a90:	3c23d70a 	.word	0x3c23d70a
  401a94:	00400775 	.word	0x00400775
  401a98:	20000a60 	.word	0x20000a60
  401a9c:	00400561 	.word	0x00400561
  401aa0:	00401269 	.word	0x00401269
  401aa4:	20000a94 	.word	0x20000a94
  401aa8:	0040124d 	.word	0x0040124d
  401aac:	20000a9c 	.word	0x20000a9c
  401ab0:	20000a68 	.word	0x20000a68
  401ab4:	20000a8c 	.word	0x20000a8c
  401ab8:	0040adb0 	.word	0x0040adb0
  401abc:	004034a1 	.word	0x004034a1

00401ac0 <step_variavel>:
		printf("STOP\r\n");
		gpio_set_pin_high(LED1_GPIO);
	}
}

void step_variavel(void){
  401ac0:	b510      	push	{r4, lr}
	if (cont_timer == (step_timer*cont_step) ){
  401ac2:	4b37      	ldr	r3, [pc, #220]	; (401ba0 <step_variavel+0xe0>)
  401ac4:	6818      	ldr	r0, [r3, #0]
  401ac6:	4b37      	ldr	r3, [pc, #220]	; (401ba4 <step_variavel+0xe4>)
  401ac8:	681a      	ldr	r2, [r3, #0]
  401aca:	fb02 f200 	mul.w	r2, r2, r0
  401ace:	4b36      	ldr	r3, [pc, #216]	; (401ba8 <step_variavel+0xe8>)
  401ad0:	681b      	ldr	r3, [r3, #0]
  401ad2:	429a      	cmp	r2, r3
  401ad4:	d162      	bne.n	401b9c <step_variavel+0xdc>
		if (cont_step == 0){
  401ad6:	b920      	cbnz	r0, 401ae2 <step_variavel+0x22>
			speed = speed_final;
  401ad8:	4b34      	ldr	r3, [pc, #208]	; (401bac <step_variavel+0xec>)
  401ada:	681a      	ldr	r2, [r3, #0]
  401adc:	4b34      	ldr	r3, [pc, #208]	; (401bb0 <step_variavel+0xf0>)
  401ade:	601a      	str	r2, [r3, #0]
  401ae0:	e03e      	b.n	401b60 <step_variavel+0xa0>
		} else if ( cont_step % 2 == 0 ){
  401ae2:	f010 0f01 	tst.w	r0, #1
  401ae6:	d11f      	bne.n	401b28 <step_variavel+0x68>
			//speed = speed_final/par_divisor;
			//speed = speed_final - ( (cont_step-1) *passo_step);
			speed = speed_final - ( (float) ( (float)((cont_step-1)*0.5) + 0.5) * passo_step);
  401ae8:	3801      	subs	r0, #1
  401aea:	4b32      	ldr	r3, [pc, #200]	; (401bb4 <step_variavel+0xf4>)
  401aec:	4798      	blx	r3
  401aee:	2200      	movs	r2, #0
  401af0:	4b31      	ldr	r3, [pc, #196]	; (401bb8 <step_variavel+0xf8>)
  401af2:	4c32      	ldr	r4, [pc, #200]	; (401bbc <step_variavel+0xfc>)
  401af4:	47a0      	blx	r4
  401af6:	4b32      	ldr	r3, [pc, #200]	; (401bc0 <step_variavel+0x100>)
  401af8:	4798      	blx	r3
  401afa:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401afe:	4b31      	ldr	r3, [pc, #196]	; (401bc4 <step_variavel+0x104>)
  401b00:	4798      	blx	r3
  401b02:	4b31      	ldr	r3, [pc, #196]	; (401bc8 <step_variavel+0x108>)
  401b04:	6819      	ldr	r1, [r3, #0]
  401b06:	4b31      	ldr	r3, [pc, #196]	; (401bcc <step_variavel+0x10c>)
  401b08:	4798      	blx	r3
  401b0a:	4601      	mov	r1, r0
  401b0c:	4b27      	ldr	r3, [pc, #156]	; (401bac <step_variavel+0xec>)
  401b0e:	6818      	ldr	r0, [r3, #0]
  401b10:	4b2f      	ldr	r3, [pc, #188]	; (401bd0 <step_variavel+0x110>)
  401b12:	4798      	blx	r3
  401b14:	4b26      	ldr	r3, [pc, #152]	; (401bb0 <step_variavel+0xf0>)
  401b16:	6018      	str	r0, [r3, #0]
			par_divisor++;
  401b18:	4b2e      	ldr	r3, [pc, #184]	; (401bd4 <step_variavel+0x114>)
  401b1a:	681a      	ldr	r2, [r3, #0]
  401b1c:	3201      	adds	r2, #1
  401b1e:	601a      	str	r2, [r3, #0]
			gpio_toggle_pin(LED0_GPIO);
  401b20:	2017      	movs	r0, #23
  401b22:	4b2d      	ldr	r3, [pc, #180]	; (401bd8 <step_variavel+0x118>)
  401b24:	4798      	blx	r3
  401b26:	e01b      	b.n	401b60 <step_variavel+0xa0>
		} else {
			//speed = speed_final*impar_mult;
			speed = speed_final + ( (float) ( (float)(cont_step*0.5) + 0.5) * passo_step);
  401b28:	4b22      	ldr	r3, [pc, #136]	; (401bb4 <step_variavel+0xf4>)
  401b2a:	4798      	blx	r3
  401b2c:	2200      	movs	r2, #0
  401b2e:	4b22      	ldr	r3, [pc, #136]	; (401bb8 <step_variavel+0xf8>)
  401b30:	4c22      	ldr	r4, [pc, #136]	; (401bbc <step_variavel+0xfc>)
  401b32:	47a0      	blx	r4
  401b34:	4b22      	ldr	r3, [pc, #136]	; (401bc0 <step_variavel+0x100>)
  401b36:	4798      	blx	r3
  401b38:	4c22      	ldr	r4, [pc, #136]	; (401bc4 <step_variavel+0x104>)
  401b3a:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
  401b3e:	47a0      	blx	r4
  401b40:	4b21      	ldr	r3, [pc, #132]	; (401bc8 <step_variavel+0x108>)
  401b42:	6819      	ldr	r1, [r3, #0]
  401b44:	4b21      	ldr	r3, [pc, #132]	; (401bcc <step_variavel+0x10c>)
  401b46:	4798      	blx	r3
  401b48:	4b18      	ldr	r3, [pc, #96]	; (401bac <step_variavel+0xec>)
  401b4a:	6819      	ldr	r1, [r3, #0]
  401b4c:	47a0      	blx	r4
  401b4e:	4b18      	ldr	r3, [pc, #96]	; (401bb0 <step_variavel+0xf0>)
  401b50:	6018      	str	r0, [r3, #0]
			impar_mult++;
  401b52:	4b22      	ldr	r3, [pc, #136]	; (401bdc <step_variavel+0x11c>)
  401b54:	681a      	ldr	r2, [r3, #0]
  401b56:	3201      	adds	r2, #1
  401b58:	601a      	str	r2, [r3, #0]
			gpio_toggle_pin(LED0_GPIO);
  401b5a:	2017      	movs	r0, #23
  401b5c:	4b1e      	ldr	r3, [pc, #120]	; (401bd8 <step_variavel+0x118>)
  401b5e:	4798      	blx	r3
		}
		
		if ( (2*divisions + 1) <= cont_step){
  401b60:	4b1f      	ldr	r3, [pc, #124]	; (401be0 <step_variavel+0x120>)
  401b62:	681a      	ldr	r2, [r3, #0]
  401b64:	0052      	lsls	r2, r2, #1
  401b66:	3201      	adds	r2, #1
  401b68:	4b0d      	ldr	r3, [pc, #52]	; (401ba0 <step_variavel+0xe0>)
  401b6a:	681b      	ldr	r3, [r3, #0]
  401b6c:	429a      	cmp	r2, r3
  401b6e:	d80d      	bhi.n	401b8c <step_variavel+0xcc>
			flag_go = 0;
  401b70:	2200      	movs	r2, #0
  401b72:	4b1c      	ldr	r3, [pc, #112]	; (401be4 <step_variavel+0x124>)
  401b74:	701a      	strb	r2, [r3, #0]
			speed = 0;
  401b76:	2200      	movs	r2, #0
  401b78:	4b0d      	ldr	r3, [pc, #52]	; (401bb0 <step_variavel+0xf0>)
  401b7a:	601a      	str	r2, [r3, #0]
			printf("STOP\r\n");
  401b7c:	481a      	ldr	r0, [pc, #104]	; (401be8 <step_variavel+0x128>)
  401b7e:	4b1b      	ldr	r3, [pc, #108]	; (401bec <step_variavel+0x12c>)
  401b80:	4798      	blx	r3
			gpio_set_pin_high(LED1_GPIO);
  401b82:	202e      	movs	r0, #46	; 0x2e
  401b84:	4c1a      	ldr	r4, [pc, #104]	; (401bf0 <step_variavel+0x130>)
  401b86:	47a0      	blx	r4
			gpio_set_pin_high(LED0_GPIO);
  401b88:	2017      	movs	r0, #23
  401b8a:	47a0      	blx	r4
		}
		
		update_speed_motor(speed);
  401b8c:	4b08      	ldr	r3, [pc, #32]	; (401bb0 <step_variavel+0xf0>)
  401b8e:	6818      	ldr	r0, [r3, #0]
  401b90:	4b18      	ldr	r3, [pc, #96]	; (401bf4 <step_variavel+0x134>)
  401b92:	4798      	blx	r3
		cont_step++;
  401b94:	4b02      	ldr	r3, [pc, #8]	; (401ba0 <step_variavel+0xe0>)
  401b96:	681a      	ldr	r2, [r3, #0]
  401b98:	3201      	adds	r2, #1
  401b9a:	601a      	str	r2, [r3, #0]
  401b9c:	bd10      	pop	{r4, pc}
  401b9e:	bf00      	nop
  401ba0:	20000a64 	.word	0x20000a64
  401ba4:	20000a7c 	.word	0x20000a7c
  401ba8:	20000a98 	.word	0x20000a98
  401bac:	200000fc 	.word	0x200000fc
  401bb0:	20000aa4 	.word	0x20000aa4
  401bb4:	004026fd 	.word	0x004026fd
  401bb8:	3fe00000 	.word	0x3fe00000
  401bbc:	004027e9 	.word	0x004027e9
  401bc0:	00402d6d 	.word	0x00402d6d
  401bc4:	00402e19 	.word	0x00402e19
  401bc8:	200000ec 	.word	0x200000ec
  401bcc:	00403029 	.word	0x00403029
  401bd0:	00402e15 	.word	0x00402e15
  401bd4:	20000aa0 	.word	0x20000aa0
  401bd8:	00401285 	.word	0x00401285
  401bdc:	20000a90 	.word	0x20000a90
  401be0:	20000100 	.word	0x20000100
  401be4:	20000a8c 	.word	0x20000a8c
  401be8:	0040adb0 	.word	0x0040adb0
  401bec:	004034a1 	.word	0x004034a1
  401bf0:	0040124d 	.word	0x0040124d
  401bf4:	00400561 	.word	0x00400561

00401bf8 <step_simple>:
	}
}

void step_simple(void){
  401bf8:	b508      	push	{r3, lr}
	if ( cont_timer == 0 ){
  401bfa:	4b0e      	ldr	r3, [pc, #56]	; (401c34 <step_simple+0x3c>)
  401bfc:	681b      	ldr	r3, [r3, #0]
  401bfe:	b933      	cbnz	r3, 401c0e <step_simple+0x16>
		speed = speed_final;
  401c00:	4b0d      	ldr	r3, [pc, #52]	; (401c38 <step_simple+0x40>)
  401c02:	6818      	ldr	r0, [r3, #0]
  401c04:	4b0d      	ldr	r3, [pc, #52]	; (401c3c <step_simple+0x44>)
  401c06:	6018      	str	r0, [r3, #0]
		update_speed_motor(speed);
  401c08:	4b0d      	ldr	r3, [pc, #52]	; (401c40 <step_simple+0x48>)
  401c0a:	4798      	blx	r3
  401c0c:	bd08      	pop	{r3, pc}
	} else if ( cont_timer == step_timer ){
  401c0e:	4a0d      	ldr	r2, [pc, #52]	; (401c44 <step_simple+0x4c>)
  401c10:	6812      	ldr	r2, [r2, #0]
  401c12:	4293      	cmp	r3, r2
  401c14:	d10d      	bne.n	401c32 <step_simple+0x3a>
		flag_go = 0;
  401c16:	2200      	movs	r2, #0
  401c18:	4b0b      	ldr	r3, [pc, #44]	; (401c48 <step_simple+0x50>)
  401c1a:	701a      	strb	r2, [r3, #0]
		speed = 0;
  401c1c:	2000      	movs	r0, #0
  401c1e:	4b07      	ldr	r3, [pc, #28]	; (401c3c <step_simple+0x44>)
  401c20:	6018      	str	r0, [r3, #0]
		update_speed_motor(speed);
  401c22:	4b07      	ldr	r3, [pc, #28]	; (401c40 <step_simple+0x48>)
  401c24:	4798      	blx	r3
		printf("STOP\r\n");
  401c26:	4809      	ldr	r0, [pc, #36]	; (401c4c <step_simple+0x54>)
  401c28:	4b09      	ldr	r3, [pc, #36]	; (401c50 <step_simple+0x58>)
  401c2a:	4798      	blx	r3
		gpio_set_pin_high(LED1_GPIO);
  401c2c:	202e      	movs	r0, #46	; 0x2e
  401c2e:	4b09      	ldr	r3, [pc, #36]	; (401c54 <step_simple+0x5c>)
  401c30:	4798      	blx	r3
  401c32:	bd08      	pop	{r3, pc}
  401c34:	20000a98 	.word	0x20000a98
  401c38:	200000fc 	.word	0x200000fc
  401c3c:	20000aa4 	.word	0x20000aa4
  401c40:	00400561 	.word	0x00400561
  401c44:	20000a7c 	.word	0x20000a7c
  401c48:	20000a8c 	.word	0x20000a8c
  401c4c:	0040adb0 	.word	0x0040adb0
  401c50:	004034a1 	.word	0x004034a1
  401c54:	0040124d 	.word	0x0040124d

00401c58 <receive_dac>:
	}
}

void receive_dac(void){
  401c58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401c5c:	b087      	sub	sp, #28
	if (dac_change == 1){
  401c5e:	4b1b      	ldr	r3, [pc, #108]	; (401ccc <receive_dac+0x74>)
  401c60:	781b      	ldrb	r3, [r3, #0]
  401c62:	2b01      	cmp	r3, #1
  401c64:	d12f      	bne.n	401cc6 <receive_dac+0x6e>
		update_speed_motor_dac(dac_speed);
  401c66:	4b1a      	ldr	r3, [pc, #104]	; (401cd0 <receive_dac+0x78>)
  401c68:	6818      	ldr	r0, [r3, #0]
  401c6a:	4b1a      	ldr	r3, [pc, #104]	; (401cd4 <receive_dac+0x7c>)
  401c6c:	4798      	blx	r3
		dac_change = 0;
  401c6e:	2200      	movs	r2, #0
  401c70:	4b16      	ldr	r3, [pc, #88]	; (401ccc <receive_dac+0x74>)
  401c72:	701a      	strb	r2, [r3, #0]
		
		measure_speed_duty(&d);
  401c74:	4f18      	ldr	r7, [pc, #96]	; (401cd8 <receive_dac+0x80>)
  401c76:	4638      	mov	r0, r7
  401c78:	4b18      	ldr	r3, [pc, #96]	; (401cdc <receive_dac+0x84>)
  401c7a:	4798      	blx	r3
		measure_speed_freq(&f);
  401c7c:	f8df 8084 	ldr.w	r8, [pc, #132]	; 401d04 <receive_dac+0xac>
  401c80:	4640      	mov	r0, r8
  401c82:	4b17      	ldr	r3, [pc, #92]	; (401ce0 <receive_dac+0x88>)
  401c84:	4798      	blx	r3
		angleXY_dynamic(&angle_body, sizeof(angle_body));
  401c86:	4e17      	ldr	r6, [pc, #92]	; (401ce4 <receive_dac+0x8c>)
  401c88:	4630      	mov	r0, r6
  401c8a:	21b0      	movs	r1, #176	; 0xb0
  401c8c:	4b16      	ldr	r3, [pc, #88]	; (401ce8 <receive_dac+0x90>)
  401c8e:	4798      	blx	r3
		//snprintf(buf, sizeof(buf), "Duty = %.3f\tFrequency = %.3f\r\n", d[0], f);
		snprintf(buf, sizeof(buf), "%d %.3f %.3f %.3f\r\n", dac_val,f, d[0], angle_body[0]);
  401c90:	4b16      	ldr	r3, [pc, #88]	; (401cec <receive_dac+0x94>)
  401c92:	f8d3 9000 	ldr.w	r9, [r3]
  401c96:	4d16      	ldr	r5, [pc, #88]	; (401cf0 <receive_dac+0x98>)
  401c98:	4c16      	ldr	r4, [pc, #88]	; (401cf4 <receive_dac+0x9c>)
  401c9a:	f8d8 0000 	ldr.w	r0, [r8]
  401c9e:	47a0      	blx	r4
  401ca0:	e9cd 0100 	strd	r0, r1, [sp]
  401ca4:	6838      	ldr	r0, [r7, #0]
  401ca6:	47a0      	blx	r4
  401ca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401cac:	6830      	ldr	r0, [r6, #0]
  401cae:	47a0      	blx	r4
  401cb0:	e9cd 0104 	strd	r0, r1, [sp, #16]
  401cb4:	4628      	mov	r0, r5
  401cb6:	21c8      	movs	r1, #200	; 0xc8
  401cb8:	4a0f      	ldr	r2, [pc, #60]	; (401cf8 <receive_dac+0xa0>)
  401cba:	464b      	mov	r3, r9
  401cbc:	4c0f      	ldr	r4, [pc, #60]	; (401cfc <receive_dac+0xa4>)
  401cbe:	47a0      	blx	r4
		printf(buf);
  401cc0:	4628      	mov	r0, r5
  401cc2:	4b0f      	ldr	r3, [pc, #60]	; (401d00 <receive_dac+0xa8>)
  401cc4:	4798      	blx	r3
	}
}
  401cc6:	b007      	add	sp, #28
  401cc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401ccc:	20000a6c 	.word	0x20000a6c
  401cd0:	20000a80 	.word	0x20000a80
  401cd4:	00400689 	.word	0x00400689
  401cd8:	20000a70 	.word	0x20000a70
  401cdc:	004007f9 	.word	0x004007f9
  401ce0:	0040079d 	.word	0x0040079d
  401ce4:	20000c18 	.word	0x20000c18
  401ce8:	00400259 	.word	0x00400259
  401cec:	200009c8 	.word	0x200009c8
  401cf0:	20000b50 	.word	0x20000b50
  401cf4:	00402741 	.word	0x00402741
  401cf8:	0040adb8 	.word	0x0040adb8
  401cfc:	0040366d 	.word	0x0040366d
  401d00:	004034a1 	.word	0x004034a1
  401d04:	20000b4c 	.word	0x20000b4c

00401d08 <main>:

int main (void)
{
  401d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d0c:	b085      	sub	sp, #20
	/* Insert system clock initialization code here (sysclk_init()). */

	sysclk_init();
  401d0e:	4ba5      	ldr	r3, [pc, #660]	; (401fa4 <main+0x29c>)
  401d10:	4798      	blx	r3
	board_init();
  401d12:	4ba5      	ldr	r3, [pc, #660]	; (401fa8 <main+0x2a0>)
  401d14:	4798      	blx	r3

	/* Insert application code here, after the board has been initialized. */
	
	configure_console();
  401d16:	4ba5      	ldr	r3, [pc, #660]	; (401fac <main+0x2a4>)
  401d18:	4798      	blx	r3
	config_timer();
  401d1a:	4ba5      	ldr	r3, [pc, #660]	; (401fb0 <main+0x2a8>)
  401d1c:	4798      	blx	r3
	config_motor();
  401d1e:	4ba5      	ldr	r3, [pc, #660]	; (401fb4 <main+0x2ac>)
  401d20:	4798      	blx	r3
	//config_IMU();
	
	printf("Motor Model Identification - Com Utilizando Rampa\r\n");
  401d22:	48a5      	ldr	r0, [pc, #660]	; (401fb8 <main+0x2b0>)
  401d24:	4ba5      	ldr	r3, [pc, #660]	; (401fbc <main+0x2b4>)
  401d26:	4798      	blx	r3
	print_variables();
  401d28:	4ba5      	ldr	r3, [pc, #660]	; (401fc0 <main+0x2b8>)
  401d2a:	4798      	blx	r3
	
	gpio_set_pin_low(LED1_GPIO);
  401d2c:	202e      	movs	r0, #46	; 0x2e
  401d2e:	4ca5      	ldr	r4, [pc, #660]	; (401fc4 <main+0x2bc>)
  401d30:	47a0      	blx	r4
	gpio_set_pin_low(LED0_GPIO);
  401d32:	2017      	movs	r0, #23
  401d34:	47a0      	blx	r4
	gpio_set_pin_low(LED2_GPIO);
  401d36:	2019      	movs	r0, #25
  401d38:	47a0      	blx	r4
	
	while(1){
		if ( flag_time_sample ){			
  401d3a:	4da3      	ldr	r5, [pc, #652]	; (401fc8 <main+0x2c0>)
					case 1:
						rampa();
					break;
					case 2:
						step_variavel();
						if ( (flag_go == 0) && ( speed_final > 0 ) ){
  401d3c:	f04f 0b00 	mov.w	fp, #0
	gpio_set_pin_low(LED0_GPIO);
	gpio_set_pin_low(LED2_GPIO);
	
	while(1){
		if ( flag_time_sample ){			
			if (flag_go){
  401d40:	4ca2      	ldr	r4, [pc, #648]	; (401fcc <main+0x2c4>)
	gpio_set_pin_low(LED1_GPIO);
	gpio_set_pin_low(LED0_GPIO);
	gpio_set_pin_low(LED2_GPIO);
	
	while(1){
		if ( flag_time_sample ){			
  401d42:	782b      	ldrb	r3, [r5, #0]
  401d44:	f013 0fff 	tst.w	r3, #255	; 0xff
  401d48:	d052      	beq.n	401df0 <main+0xe8>
			if (flag_go){
  401d4a:	7823      	ldrb	r3, [r4, #0]
  401d4c:	2b00      	cmp	r3, #0
  401d4e:	d04d      	beq.n	401dec <main+0xe4>
				switch (flag_teste){
  401d50:	4b9f      	ldr	r3, [pc, #636]	; (401fd0 <main+0x2c8>)
  401d52:	681b      	ldr	r3, [r3, #0]
  401d54:	2b02      	cmp	r3, #2
  401d56:	d006      	beq.n	401d66 <main+0x5e>
  401d58:	2b03      	cmp	r3, #3
  401d5a:	d016      	beq.n	401d8a <main+0x82>
  401d5c:	2b01      	cmp	r3, #1
  401d5e:	d116      	bne.n	401d8e <main+0x86>
					case 1:
						rampa();
  401d60:	4b9c      	ldr	r3, [pc, #624]	; (401fd4 <main+0x2cc>)
  401d62:	4798      	blx	r3
					break;
  401d64:	e013      	b.n	401d8e <main+0x86>
					case 2:
						step_variavel();
  401d66:	4b9c      	ldr	r3, [pc, #624]	; (401fd8 <main+0x2d0>)
  401d68:	4798      	blx	r3
						if ( (flag_go == 0) && ( speed_final > 0 ) ){
  401d6a:	7823      	ldrb	r3, [r4, #0]
  401d6c:	b97b      	cbnz	r3, 401d8e <main+0x86>
  401d6e:	4b9b      	ldr	r3, [pc, #620]	; (401fdc <main+0x2d4>)
  401d70:	681e      	ldr	r6, [r3, #0]
  401d72:	4630      	mov	r0, r6
  401d74:	4659      	mov	r1, fp
  401d76:	4b9a      	ldr	r3, [pc, #616]	; (401fe0 <main+0x2d8>)
  401d78:	4798      	blx	r3
  401d7a:	b140      	cbz	r0, 401d8e <main+0x86>
							speed_final = -speed_final;
  401d7c:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
  401d80:	4b96      	ldr	r3, [pc, #600]	; (401fdc <main+0x2d4>)
  401d82:	601e      	str	r6, [r3, #0]
							flag_go = 1;
  401d84:	2301      	movs	r3, #1
  401d86:	7023      	strb	r3, [r4, #0]
  401d88:	e001      	b.n	401d8e <main+0x86>
						}
					break;
					case 3:
						step_simple();
  401d8a:	4b96      	ldr	r3, [pc, #600]	; (401fe4 <main+0x2dc>)
  401d8c:	4798      	blx	r3
					break;
				}
				cont_timer++;
  401d8e:	4b96      	ldr	r3, [pc, #600]	; (401fe8 <main+0x2e0>)
  401d90:	681a      	ldr	r2, [r3, #0]
  401d92:	3201      	adds	r2, #1
  401d94:	601a      	str	r2, [r3, #0]
			}
			
			if ( (flag_go) & (flag_teste != 4) ){
  401d96:	4b8e      	ldr	r3, [pc, #568]	; (401fd0 <main+0x2c8>)
  401d98:	681a      	ldr	r2, [r3, #0]
  401d9a:	7823      	ldrb	r3, [r4, #0]
  401d9c:	2a04      	cmp	r2, #4
  401d9e:	bf0c      	ite	eq
  401da0:	2300      	moveq	r3, #0
  401da2:	f003 0301 	andne.w	r3, r3, #1
  401da6:	b30b      	cbz	r3, 401dec <main+0xe4>
				measure_speed_duty(&d);
  401da8:	f8df 8280 	ldr.w	r8, [pc, #640]	; 40202c <main+0x324>
  401dac:	4640      	mov	r0, r8
  401dae:	4b8f      	ldr	r3, [pc, #572]	; (401fec <main+0x2e4>)
  401db0:	4798      	blx	r3
				measure_speed_freq(&f);
  401db2:	f8df 927c 	ldr.w	r9, [pc, #636]	; 402030 <main+0x328>
  401db6:	4648      	mov	r0, r9
  401db8:	4b8d      	ldr	r3, [pc, #564]	; (401ff0 <main+0x2e8>)
  401dba:	4798      	blx	r3
				//snprintf(buf, sizeof(buf), "Duty = %.3f\tFrequency = %.3f\r\n", d[0], f);
				snprintf(buf, sizeof(buf), "%d %.3f %.3f\r\n", dac_val,f, d[0]);
  401dbc:	4b8d      	ldr	r3, [pc, #564]	; (401ff4 <main+0x2ec>)
  401dbe:	f8d3 a000 	ldr.w	sl, [r3]
  401dc2:	4e8d      	ldr	r6, [pc, #564]	; (401ff8 <main+0x2f0>)
  401dc4:	4f8d      	ldr	r7, [pc, #564]	; (401ffc <main+0x2f4>)
  401dc6:	f8d9 0000 	ldr.w	r0, [r9]
  401dca:	47b8      	blx	r7
  401dcc:	e9cd 0100 	strd	r0, r1, [sp]
  401dd0:	f8d8 0000 	ldr.w	r0, [r8]
  401dd4:	47b8      	blx	r7
  401dd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  401dda:	4630      	mov	r0, r6
  401ddc:	21c8      	movs	r1, #200	; 0xc8
  401dde:	4a88      	ldr	r2, [pc, #544]	; (402000 <main+0x2f8>)
  401de0:	4653      	mov	r3, sl
  401de2:	4f88      	ldr	r7, [pc, #544]	; (402004 <main+0x2fc>)
  401de4:	47b8      	blx	r7
				printf(buf);
  401de6:	4630      	mov	r0, r6
  401de8:	4b74      	ldr	r3, [pc, #464]	; (401fbc <main+0x2b4>)
  401dea:	4798      	blx	r3
			}
			
			flag_time_sample = 0;
  401dec:	2300      	movs	r3, #0
  401dee:	702b      	strb	r3, [r5, #0]
		}
		
		if ( (flag_go) & (flag_teste == 4) ){
  401df0:	4b77      	ldr	r3, [pc, #476]	; (401fd0 <main+0x2c8>)
  401df2:	681a      	ldr	r2, [r3, #0]
  401df4:	7823      	ldrb	r3, [r4, #0]
  401df6:	2a04      	cmp	r2, #4
  401df8:	bf14      	ite	ne
  401dfa:	2300      	movne	r3, #0
  401dfc:	f003 0301 	andeq.w	r3, r3, #1
  401e00:	b10b      	cbz	r3, 401e06 <main+0xfe>
			receive_dac();
  401e02:	4b81      	ldr	r3, [pc, #516]	; (402008 <main+0x300>)
  401e04:	4798      	blx	r3
		}
		
		if (uc_flag){
  401e06:	4b81      	ldr	r3, [pc, #516]	; (40200c <main+0x304>)
  401e08:	781b      	ldrb	r3, [r3, #0]
  401e0a:	f013 0fff 	tst.w	r3, #255	; 0xff
  401e0e:	d098      	beq.n	401d42 <main+0x3a>
			uc_flag = 0;
  401e10:	2200      	movs	r2, #0
  401e12:	4b7e      	ldr	r3, [pc, #504]	; (40200c <main+0x304>)
  401e14:	701a      	strb	r2, [r3, #0]
			switch (keys[0]){
  401e16:	4b7e      	ldr	r3, [pc, #504]	; (402010 <main+0x308>)
  401e18:	781b      	ldrb	r3, [r3, #0]
  401e1a:	3b44      	subs	r3, #68	; 0x44
  401e1c:	2b32      	cmp	r3, #50	; 0x32
  401e1e:	d88f      	bhi.n	401d40 <main+0x38>
  401e20:	a201      	add	r2, pc, #4	; (adr r2, 401e28 <main+0x120>)
  401e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401e26:	bf00      	nop
  401e28:	00402057 	.word	0x00402057
  401e2c:	00401d41 	.word	0x00401d41
  401e30:	00401d41 	.word	0x00401d41
  401e34:	00401d41 	.word	0x00401d41
  401e38:	00401d41 	.word	0x00401d41
  401e3c:	00401d41 	.word	0x00401d41
  401e40:	00401d41 	.word	0x00401d41
  401e44:	00401d41 	.word	0x00401d41
  401e48:	00401d41 	.word	0x00401d41
  401e4c:	00401d41 	.word	0x00401d41
  401e50:	00401d41 	.word	0x00401d41
  401e54:	00401d41 	.word	0x00401d41
  401e58:	00401d41 	.word	0x00401d41
  401e5c:	00401d41 	.word	0x00401d41
  401e60:	00401d41 	.word	0x00401d41
  401e64:	00402093 	.word	0x00402093
  401e68:	00401d41 	.word	0x00401d41
  401e6c:	00401d41 	.word	0x00401d41
  401e70:	00401d41 	.word	0x00401d41
  401e74:	00401d41 	.word	0x00401d41
  401e78:	00401d41 	.word	0x00401d41
  401e7c:	00401d41 	.word	0x00401d41
  401e80:	00401d41 	.word	0x00401d41
  401e84:	00401d41 	.word	0x00401d41
  401e88:	00401d41 	.word	0x00401d41
  401e8c:	00401d41 	.word	0x00401d41
  401e90:	00401d41 	.word	0x00401d41
  401e94:	00401d41 	.word	0x00401d41
  401e98:	00401d41 	.word	0x00401d41
  401e9c:	00401d41 	.word	0x00401d41
  401ea0:	00401d41 	.word	0x00401d41
  401ea4:	00401f3f 	.word	0x00401f3f
  401ea8:	00401f83 	.word	0x00401f83
  401eac:	00401d41 	.word	0x00401d41
  401eb0:	00401d41 	.word	0x00401d41
  401eb4:	004020c9 	.word	0x004020c9
  401eb8:	00401d41 	.word	0x00401d41
  401ebc:	00401d41 	.word	0x00401d41
  401ec0:	00401d41 	.word	0x00401d41
  401ec4:	00401d41 	.word	0x00401d41
  401ec8:	00401d41 	.word	0x00401d41
  401ecc:	00401d41 	.word	0x00401d41
  401ed0:	00401d41 	.word	0x00401d41
  401ed4:	00401d41 	.word	0x00401d41
  401ed8:	00402035 	.word	0x00402035
  401edc:	00401d41 	.word	0x00401d41
  401ee0:	00401f1d 	.word	0x00401f1d
  401ee4:	00401efb 	.word	0x00401efb
  401ee8:	00401f61 	.word	0x00401f61
  401eec:	00401d41 	.word	0x00401d41
  401ef0:	00401ef5 	.word	0x00401ef5
				//EXIBIR VALORES:
				case 'v':
					print_variables();
  401ef4:	4b32      	ldr	r3, [pc, #200]	; (401fc0 <main+0x2b8>)
  401ef6:	4798      	blx	r3
				break;
  401ef8:	e722      	b.n	401d40 <main+0x38>
				//VELOCIDADE:
				case 's':
					shift_left(&keys, sizeof(keys));
  401efa:	4c45      	ldr	r4, [pc, #276]	; (402010 <main+0x308>)
  401efc:	4620      	mov	r0, r4
  401efe:	2164      	movs	r1, #100	; 0x64
  401f00:	4b44      	ldr	r3, [pc, #272]	; (402014 <main+0x30c>)
  401f02:	4798      	blx	r3
					if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  401f04:	7823      	ldrb	r3, [r4, #0]
  401f06:	3b2d      	subs	r3, #45	; 0x2d
  401f08:	b2db      	uxtb	r3, r3
  401f0a:	2b0c      	cmp	r3, #12
  401f0c:	f63f af18 	bhi.w	401d40 <main+0x38>
						speed_final = atoff(keys);
  401f10:	4620      	mov	r0, r4
  401f12:	4b41      	ldr	r3, [pc, #260]	; (402018 <main+0x310>)
  401f14:	4798      	blx	r3
  401f16:	4b31      	ldr	r3, [pc, #196]	; (401fdc <main+0x2d4>)
  401f18:	6018      	str	r0, [r3, #0]
  401f1a:	e711      	b.n	401d40 <main+0x38>
						//print_variables();
					}
				break;
				//TEMPO DE RAMPA:
				case 'r':
					shift_left(&keys, sizeof(keys));
  401f1c:	4c3c      	ldr	r4, [pc, #240]	; (402010 <main+0x308>)
  401f1e:	4620      	mov	r0, r4
  401f20:	2164      	movs	r1, #100	; 0x64
  401f22:	4b3c      	ldr	r3, [pc, #240]	; (402014 <main+0x30c>)
  401f24:	4798      	blx	r3
					if ( (keys[0] >= '0') && (keys[0] <= '9') ){
  401f26:	7823      	ldrb	r3, [r4, #0]
  401f28:	3b30      	subs	r3, #48	; 0x30
  401f2a:	b2db      	uxtb	r3, r3
  401f2c:	2b09      	cmp	r3, #9
  401f2e:	f63f af07 	bhi.w	401d40 <main+0x38>
						ramp = atoff(keys);
  401f32:	4620      	mov	r0, r4
  401f34:	4b38      	ldr	r3, [pc, #224]	; (402018 <main+0x310>)
  401f36:	4798      	blx	r3
  401f38:	4b38      	ldr	r3, [pc, #224]	; (40201c <main+0x314>)
  401f3a:	6018      	str	r0, [r3, #0]
  401f3c:	e700      	b.n	401d40 <main+0x38>
						//print_variables();
					}
				break;
				//TEMPO CONSTANTE:
				case 'c':
					shift_left(&keys, sizeof(keys));
  401f3e:	4c34      	ldr	r4, [pc, #208]	; (402010 <main+0x308>)
  401f40:	4620      	mov	r0, r4
  401f42:	2164      	movs	r1, #100	; 0x64
  401f44:	4b33      	ldr	r3, [pc, #204]	; (402014 <main+0x30c>)
  401f46:	4798      	blx	r3
					if ( (keys[0] >= '0') && (keys[0] <= '9') ){
  401f48:	7823      	ldrb	r3, [r4, #0]
  401f4a:	3b30      	subs	r3, #48	; 0x30
  401f4c:	b2db      	uxtb	r3, r3
  401f4e:	2b09      	cmp	r3, #9
  401f50:	f63f aef6 	bhi.w	401d40 <main+0x38>
						constant = atoff(keys);
  401f54:	4620      	mov	r0, r4
  401f56:	4b30      	ldr	r3, [pc, #192]	; (402018 <main+0x310>)
  401f58:	4798      	blx	r3
  401f5a:	4b31      	ldr	r3, [pc, #196]	; (402020 <main+0x318>)
  401f5c:	6018      	str	r0, [r3, #0]
  401f5e:	e6ef      	b.n	401d40 <main+0x38>
						//print_variables();
					}
				break;
				//TIPO DE TESTE:
				case 't':
					shift_left(&keys, sizeof(keys));
  401f60:	4c2b      	ldr	r4, [pc, #172]	; (402010 <main+0x308>)
  401f62:	4620      	mov	r0, r4
  401f64:	2164      	movs	r1, #100	; 0x64
  401f66:	4b2b      	ldr	r3, [pc, #172]	; (402014 <main+0x30c>)
  401f68:	4798      	blx	r3
					if ( (keys[0] >= '1') && (keys[0] <= '4') ){
  401f6a:	7823      	ldrb	r3, [r4, #0]
  401f6c:	3b31      	subs	r3, #49	; 0x31
  401f6e:	b2db      	uxtb	r3, r3
  401f70:	2b03      	cmp	r3, #3
  401f72:	f63f aee5 	bhi.w	401d40 <main+0x38>
						flag_teste = atoi(keys);
  401f76:	4620      	mov	r0, r4
  401f78:	4b2a      	ldr	r3, [pc, #168]	; (402024 <main+0x31c>)
  401f7a:	4798      	blx	r3
  401f7c:	4b14      	ldr	r3, [pc, #80]	; (401fd0 <main+0x2c8>)
  401f7e:	6018      	str	r0, [r3, #0]
  401f80:	e6de      	b.n	401d40 <main+0x38>
						//print_variables();
					}
				break;
				//ITERAÇÕES NO STEP:
				case 'd':
					shift_left(&keys, sizeof(keys));
  401f82:	4c23      	ldr	r4, [pc, #140]	; (402010 <main+0x308>)
  401f84:	4620      	mov	r0, r4
  401f86:	2164      	movs	r1, #100	; 0x64
  401f88:	4b22      	ldr	r3, [pc, #136]	; (402014 <main+0x30c>)
  401f8a:	4798      	blx	r3
					if ( (keys[0] >= '0') && (keys[0] <= '9') ){
  401f8c:	7823      	ldrb	r3, [r4, #0]
  401f8e:	3b30      	subs	r3, #48	; 0x30
  401f90:	b2db      	uxtb	r3, r3
  401f92:	2b09      	cmp	r3, #9
  401f94:	f63f aed4 	bhi.w	401d40 <main+0x38>
						divisions = atoi(keys);
  401f98:	4620      	mov	r0, r4
  401f9a:	4b22      	ldr	r3, [pc, #136]	; (402024 <main+0x31c>)
  401f9c:	4798      	blx	r3
  401f9e:	4b22      	ldr	r3, [pc, #136]	; (402028 <main+0x320>)
  401fa0:	6018      	str	r0, [r3, #0]
  401fa2:	e6cd      	b.n	401d40 <main+0x38>
  401fa4:	00400f89 	.word	0x00400f89
  401fa8:	00401011 	.word	0x00401011
  401fac:	00400ce9 	.word	0x00400ce9
  401fb0:	00400b9d 	.word	0x00400b9d
  401fb4:	00400a95 	.word	0x00400a95
  401fb8:	0040adcc 	.word	0x0040adcc
  401fbc:	004034a1 	.word	0x004034a1
  401fc0:	00401895 	.word	0x00401895
  401fc4:	00401269 	.word	0x00401269
  401fc8:	200009e4 	.word	0x200009e4
  401fcc:	20000a8c 	.word	0x20000a8c
  401fd0:	200000f8 	.word	0x200000f8
  401fd4:	004019a1 	.word	0x004019a1
  401fd8:	00401ac1 	.word	0x00401ac1
  401fdc:	200000fc 	.word	0x200000fc
  401fe0:	004033a1 	.word	0x004033a1
  401fe4:	00401bf9 	.word	0x00401bf9
  401fe8:	20000a98 	.word	0x20000a98
  401fec:	004007f9 	.word	0x004007f9
  401ff0:	0040079d 	.word	0x0040079d
  401ff4:	200009c8 	.word	0x200009c8
  401ff8:	20000b50 	.word	0x20000b50
  401ffc:	00402741 	.word	0x00402741
  402000:	0040ae00 	.word	0x0040ae00
  402004:	0040366d 	.word	0x0040366d
  402008:	00401c59 	.word	0x00401c59
  40200c:	200009e5 	.word	0x200009e5
  402010:	20000ae0 	.word	0x20000ae0
  402014:	00400e1d 	.word	0x00400e1d
  402018:	00403441 	.word	0x00403441
  40201c:	200000f4 	.word	0x200000f4
  402020:	200000f0 	.word	0x200000f0
  402024:	00403449 	.word	0x00403449
  402028:	20000100 	.word	0x20000100
  40202c:	20000a70 	.word	0x20000a70
  402030:	20000b4c 	.word	0x20000b4c
						//print_variables();
					}
				break;
				//PASSO DO STEP:
				case 'p':
					shift_left(&keys, sizeof(keys));
  402034:	4c60      	ldr	r4, [pc, #384]	; (4021b8 <main+0x4b0>)
  402036:	4620      	mov	r0, r4
  402038:	2164      	movs	r1, #100	; 0x64
  40203a:	4b60      	ldr	r3, [pc, #384]	; (4021bc <main+0x4b4>)
  40203c:	4798      	blx	r3
					if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  40203e:	7823      	ldrb	r3, [r4, #0]
  402040:	3b2d      	subs	r3, #45	; 0x2d
  402042:	b2db      	uxtb	r3, r3
  402044:	2b0c      	cmp	r3, #12
  402046:	f63f ae7b 	bhi.w	401d40 <main+0x38>
						passo_step = atoff(keys);
  40204a:	4620      	mov	r0, r4
  40204c:	4b5c      	ldr	r3, [pc, #368]	; (4021c0 <main+0x4b8>)
  40204e:	4798      	blx	r3
  402050:	4b5c      	ldr	r3, [pc, #368]	; (4021c4 <main+0x4bc>)
  402052:	6018      	str	r0, [r3, #0]
  402054:	e674      	b.n	401d40 <main+0x38>
						//print_variables();
					}
				break;
				//RECEBENDO DAC VIA SERIAL:
				case 'D':
					if ( (flag_teste == 4) && (flag_go) ){	//Necessario estar em teste de DAC e GO ativado
  402056:	4b5c      	ldr	r3, [pc, #368]	; (4021c8 <main+0x4c0>)
  402058:	681b      	ldr	r3, [r3, #0]
  40205a:	2b04      	cmp	r3, #4
  40205c:	f47f ae70 	bne.w	401d40 <main+0x38>
  402060:	4b5a      	ldr	r3, [pc, #360]	; (4021cc <main+0x4c4>)
  402062:	781b      	ldrb	r3, [r3, #0]
  402064:	2b00      	cmp	r3, #0
  402066:	f43f ae6b 	beq.w	401d40 <main+0x38>
						shift_left(&keys, sizeof(keys));
  40206a:	4c53      	ldr	r4, [pc, #332]	; (4021b8 <main+0x4b0>)
  40206c:	4620      	mov	r0, r4
  40206e:	2164      	movs	r1, #100	; 0x64
  402070:	4b52      	ldr	r3, [pc, #328]	; (4021bc <main+0x4b4>)
  402072:	4798      	blx	r3
						if ( (keys[0] >= '-') && (keys[0] <= '9') ){
  402074:	7823      	ldrb	r3, [r4, #0]
  402076:	3b2d      	subs	r3, #45	; 0x2d
  402078:	b2db      	uxtb	r3, r3
  40207a:	2b0c      	cmp	r3, #12
  40207c:	f63f ae60 	bhi.w	401d40 <main+0x38>
							dac_speed = atoff(keys);
  402080:	4620      	mov	r0, r4
  402082:	4b4f      	ldr	r3, [pc, #316]	; (4021c0 <main+0x4b8>)
  402084:	4798      	blx	r3
  402086:	4b52      	ldr	r3, [pc, #328]	; (4021d0 <main+0x4c8>)
  402088:	6018      	str	r0, [r3, #0]
							dac_change = 1;
  40208a:	2201      	movs	r2, #1
  40208c:	4b51      	ldr	r3, [pc, #324]	; (4021d4 <main+0x4cc>)
  40208e:	701a      	strb	r2, [r3, #0]
  402090:	e656      	b.n	401d40 <main+0x38>
						}
					}
				break;
				//RECEBENDO STOP PARA PARAR O TESTE: (Utilizado no teste 4)
				case 'S':
					if ( (keys[1] == 'T') && (keys[2] == 'O') && (keys[3] == 'P') ){
  402092:	4b49      	ldr	r3, [pc, #292]	; (4021b8 <main+0x4b0>)
  402094:	785b      	ldrb	r3, [r3, #1]
  402096:	2b54      	cmp	r3, #84	; 0x54
  402098:	f47f ae52 	bne.w	401d40 <main+0x38>
  40209c:	4b46      	ldr	r3, [pc, #280]	; (4021b8 <main+0x4b0>)
  40209e:	789b      	ldrb	r3, [r3, #2]
  4020a0:	2b4f      	cmp	r3, #79	; 0x4f
  4020a2:	f47f ae4d 	bne.w	401d40 <main+0x38>
  4020a6:	4b44      	ldr	r3, [pc, #272]	; (4021b8 <main+0x4b0>)
  4020a8:	78db      	ldrb	r3, [r3, #3]
  4020aa:	2b50      	cmp	r3, #80	; 0x50
  4020ac:	f47f ae48 	bne.w	401d40 <main+0x38>
						if (flag_teste == 4){
  4020b0:	4b45      	ldr	r3, [pc, #276]	; (4021c8 <main+0x4c0>)
  4020b2:	681b      	ldr	r3, [r3, #0]
  4020b4:	2b04      	cmp	r3, #4
  4020b6:	f47f ae43 	bne.w	401d40 <main+0x38>
							flag_go = 0;
  4020ba:	2200      	movs	r2, #0
  4020bc:	4b43      	ldr	r3, [pc, #268]	; (4021cc <main+0x4c4>)
  4020be:	701a      	strb	r2, [r3, #0]
							gpio_set_pin_high(LED1_GPIO);
  4020c0:	202e      	movs	r0, #46	; 0x2e
  4020c2:	4b45      	ldr	r3, [pc, #276]	; (4021d8 <main+0x4d0>)
  4020c4:	4798      	blx	r3
  4020c6:	e63b      	b.n	401d40 <main+0x38>
						}
					}
				break;
				//INICIANDO O TESTE:
				case 'g':
					if (keys[1] == 'o'){						
  4020c8:	4b3b      	ldr	r3, [pc, #236]	; (4021b8 <main+0x4b0>)
  4020ca:	785b      	ldrb	r3, [r3, #1]
  4020cc:	2b6f      	cmp	r3, #111	; 0x6f
  4020ce:	f47f ae37 	bne.w	401d40 <main+0x38>
						if (flag_teste == 1){
  4020d2:	4b3d      	ldr	r3, [pc, #244]	; (4021c8 <main+0x4c0>)
  4020d4:	681b      	ldr	r3, [r3, #0]
  4020d6:	2b01      	cmp	r3, #1
  4020d8:	d12a      	bne.n	402130 <main+0x428>
							//Definindo Constantes de Tempo:
							ramp_timer = (ramp*TIMER_CONSTANT)/TIME_SAMPLE;
  4020da:	4b40      	ldr	r3, [pc, #256]	; (4021dc <main+0x4d4>)
  4020dc:	681f      	ldr	r7, [r3, #0]
  4020de:	f8df 812c 	ldr.w	r8, [pc, #300]	; 40220c <main+0x504>
  4020e2:	4638      	mov	r0, r7
  4020e4:	493e      	ldr	r1, [pc, #248]	; (4021e0 <main+0x4d8>)
  4020e6:	47c0      	blx	r8
  4020e8:	4e3e      	ldr	r6, [pc, #248]	; (4021e4 <main+0x4dc>)
  4020ea:	493f      	ldr	r1, [pc, #252]	; (4021e8 <main+0x4e0>)
  4020ec:	47b0      	blx	r6
  4020ee:	f8df 9120 	ldr.w	r9, [pc, #288]	; 402210 <main+0x508>
  4020f2:	47c8      	blx	r9
  4020f4:	4604      	mov	r4, r0
  4020f6:	4b3d      	ldr	r3, [pc, #244]	; (4021ec <main+0x4e4>)
  4020f8:	6018      	str	r0, [r3, #0]
							constant_timer = (constant*TIMER_CONSTANT)/TIME_SAMPLE;
  4020fa:	4b3d      	ldr	r3, [pc, #244]	; (4021f0 <main+0x4e8>)
  4020fc:	6818      	ldr	r0, [r3, #0]
  4020fe:	4938      	ldr	r1, [pc, #224]	; (4021e0 <main+0x4d8>)
  402100:	47c0      	blx	r8
  402102:	4939      	ldr	r1, [pc, #228]	; (4021e8 <main+0x4e0>)
  402104:	47b0      	blx	r6
  402106:	47c8      	blx	r9
  402108:	4b3a      	ldr	r3, [pc, #232]	; (4021f4 <main+0x4ec>)
  40210a:	6018      	str	r0, [r3, #0]
							ramp_timer_second = 3*ramp_timer + constant_timer;
  40210c:	eb04 0344 	add.w	r3, r4, r4, lsl #1
  402110:	4403      	add	r3, r0
  402112:	4a39      	ldr	r2, [pc, #228]	; (4021f8 <main+0x4f0>)
  402114:	6013      	str	r3, [r2, #0]
							constant_timer_second = ramp_timer_second + constant_timer;
  402116:	4418      	add	r0, r3
  402118:	4b38      	ldr	r3, [pc, #224]	; (4021fc <main+0x4f4>)
  40211a:	6018      	str	r0, [r3, #0]
							final_time = constant_timer_second + ramp_timer;
  40211c:	4420      	add	r0, r4
  40211e:	4b38      	ldr	r3, [pc, #224]	; (402200 <main+0x4f8>)
  402120:	6018      	str	r0, [r3, #0]
							//Rampa de aceleração:
							acceleration = (speed_final) / ramp;
  402122:	4b38      	ldr	r3, [pc, #224]	; (402204 <main+0x4fc>)
  402124:	6818      	ldr	r0, [r3, #0]
  402126:	4639      	mov	r1, r7
  402128:	47b0      	blx	r6
  40212a:	4b37      	ldr	r3, [pc, #220]	; (402208 <main+0x500>)
  40212c:	6018      	str	r0, [r3, #0]
  40212e:	e031      	b.n	402194 <main+0x48c>
						} else if (flag_teste == 2){
  402130:	2b02      	cmp	r3, #2
  402132:	d114      	bne.n	40215e <main+0x456>
							//Calculando tempo de cada step:
							step_timer = (constant*TIMER_CONSTANT)/TIME_SAMPLE;
  402134:	4b2e      	ldr	r3, [pc, #184]	; (4021f0 <main+0x4e8>)
  402136:	6818      	ldr	r0, [r3, #0]
  402138:	4929      	ldr	r1, [pc, #164]	; (4021e0 <main+0x4d8>)
  40213a:	4b34      	ldr	r3, [pc, #208]	; (40220c <main+0x504>)
  40213c:	4798      	blx	r3
  40213e:	492a      	ldr	r1, [pc, #168]	; (4021e8 <main+0x4e0>)
  402140:	4b28      	ldr	r3, [pc, #160]	; (4021e4 <main+0x4dc>)
  402142:	4798      	blx	r3
  402144:	4b32      	ldr	r3, [pc, #200]	; (402210 <main+0x508>)
  402146:	4798      	blx	r3
  402148:	4b32      	ldr	r3, [pc, #200]	; (402214 <main+0x50c>)
  40214a:	6018      	str	r0, [r3, #0]
							cont_step = 0;
  40214c:	2200      	movs	r2, #0
  40214e:	4b32      	ldr	r3, [pc, #200]	; (402218 <main+0x510>)
  402150:	601a      	str	r2, [r3, #0]
							par_divisor = 2;
  402152:	2302      	movs	r3, #2
  402154:	4a31      	ldr	r2, [pc, #196]	; (40221c <main+0x514>)
  402156:	6013      	str	r3, [r2, #0]
							impar_mult = 2;
  402158:	4a31      	ldr	r2, [pc, #196]	; (402220 <main+0x518>)
  40215a:	6013      	str	r3, [r2, #0]
  40215c:	e01a      	b.n	402194 <main+0x48c>
						} else if (flag_teste == 3){
  40215e:	2b03      	cmp	r3, #3
  402160:	d10c      	bne.n	40217c <main+0x474>
							//Calculando tempo do cada step:
							step_timer = (constant*TIMER_CONSTANT)/TIME_SAMPLE;
  402162:	4b23      	ldr	r3, [pc, #140]	; (4021f0 <main+0x4e8>)
  402164:	6818      	ldr	r0, [r3, #0]
  402166:	491e      	ldr	r1, [pc, #120]	; (4021e0 <main+0x4d8>)
  402168:	4b28      	ldr	r3, [pc, #160]	; (40220c <main+0x504>)
  40216a:	4798      	blx	r3
  40216c:	491e      	ldr	r1, [pc, #120]	; (4021e8 <main+0x4e0>)
  40216e:	4b1d      	ldr	r3, [pc, #116]	; (4021e4 <main+0x4dc>)
  402170:	4798      	blx	r3
  402172:	4b27      	ldr	r3, [pc, #156]	; (402210 <main+0x508>)
  402174:	4798      	blx	r3
  402176:	4b27      	ldr	r3, [pc, #156]	; (402214 <main+0x50c>)
  402178:	6018      	str	r0, [r3, #0]
  40217a:	e00b      	b.n	402194 <main+0x48c>
						} else if ( flag_teste == 4 ){
  40217c:	2b04      	cmp	r3, #4
  40217e:	d109      	bne.n	402194 <main+0x48c>
							speed = 0;
  402180:	4b28      	ldr	r3, [pc, #160]	; (402224 <main+0x51c>)
  402182:	2200      	movs	r2, #0
  402184:	601a      	str	r2, [r3, #0]
							init_angle_dynamic(&angle_body, sizeof(angle_body));	//Esperar convergencia do angulo
  402186:	4828      	ldr	r0, [pc, #160]	; (402228 <main+0x520>)
  402188:	21b0      	movs	r1, #176	; 0xb0
  40218a:	4b28      	ldr	r3, [pc, #160]	; (40222c <main+0x524>)
  40218c:	4798      	blx	r3
							printf("GO\r\n");
  40218e:	4828      	ldr	r0, [pc, #160]	; (402230 <main+0x528>)
  402190:	4b28      	ldr	r3, [pc, #160]	; (402234 <main+0x52c>)
  402192:	4798      	blx	r3
						}
						
						flag_go = 1;
  402194:	2201      	movs	r2, #1
  402196:	4b0d      	ldr	r3, [pc, #52]	; (4021cc <main+0x4c4>)
  402198:	701a      	strb	r2, [r3, #0]
						flag_time_sample = 0;
  40219a:	2300      	movs	r3, #0
  40219c:	702b      	strb	r3, [r5, #0]
						cont_timer = 0;
  40219e:	4a26      	ldr	r2, [pc, #152]	; (402238 <main+0x530>)
  4021a0:	6013      	str	r3, [r2, #0]
						speed = 0;
  4021a2:	4b20      	ldr	r3, [pc, #128]	; (402224 <main+0x51c>)
  4021a4:	2200      	movs	r2, #0
  4021a6:	601a      	str	r2, [r3, #0]
						update_speed_motor(speed);
  4021a8:	4658      	mov	r0, fp
  4021aa:	4b24      	ldr	r3, [pc, #144]	; (40223c <main+0x534>)
  4021ac:	4798      	blx	r3
						gpio_set_pin_low(LED1_GPIO);
  4021ae:	202e      	movs	r0, #46	; 0x2e
  4021b0:	4b23      	ldr	r3, [pc, #140]	; (402240 <main+0x538>)
  4021b2:	4798      	blx	r3
  4021b4:	e5c4      	b.n	401d40 <main+0x38>
  4021b6:	bf00      	nop
  4021b8:	20000ae0 	.word	0x20000ae0
  4021bc:	00400e1d 	.word	0x00400e1d
  4021c0:	00403441 	.word	0x00403441
  4021c4:	200000ec 	.word	0x200000ec
  4021c8:	200000f8 	.word	0x200000f8
  4021cc:	20000a8c 	.word	0x20000a8c
  4021d0:	20000a80 	.word	0x20000a80
  4021d4:	20000a6c 	.word	0x20000a6c
  4021d8:	0040124d 	.word	0x0040124d
  4021dc:	200000f4 	.word	0x200000f4
  4021e0:	461c4000 	.word	0x461c4000
  4021e4:	00403191 	.word	0x00403191
  4021e8:	42c80000 	.word	0x42c80000
  4021ec:	20000a84 	.word	0x20000a84
  4021f0:	200000f0 	.word	0x200000f0
  4021f4:	20000a60 	.word	0x20000a60
  4021f8:	20000a94 	.word	0x20000a94
  4021fc:	20000a9c 	.word	0x20000a9c
  402200:	20000a68 	.word	0x20000a68
  402204:	200000fc 	.word	0x200000fc
  402208:	20000a88 	.word	0x20000a88
  40220c:	00403029 	.word	0x00403029
  402210:	00403401 	.word	0x00403401
  402214:	20000a7c 	.word	0x20000a7c
  402218:	20000a64 	.word	0x20000a64
  40221c:	20000aa0 	.word	0x20000aa0
  402220:	20000a90 	.word	0x20000a90
  402224:	20000aa4 	.word	0x20000aa4
  402228:	20000c18 	.word	0x20000c18
  40222c:	004004a9 	.word	0x004004a9
  402230:	0040ae10 	.word	0x0040ae10
  402234:	004034a1 	.word	0x004034a1
  402238:	20000a98 	.word	0x20000a98
  40223c:	00400561 	.word	0x00400561
  402240:	00401269 	.word	0x00401269

00402244 <atanf>:
  402244:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402248:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
  40224c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
  402250:	4604      	mov	r4, r0
  402252:	4606      	mov	r6, r0
  402254:	db08      	blt.n	402268 <atanf+0x24>
  402256:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
  40225a:	dc6f      	bgt.n	40233c <atanf+0xf8>
  40225c:	2800      	cmp	r0, #0
  40225e:	f340 80a0 	ble.w	4023a2 <atanf+0x15e>
  402262:	486f      	ldr	r0, [pc, #444]	; (402420 <atanf+0x1dc>)
  402264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402268:	4b6e      	ldr	r3, [pc, #440]	; (402424 <atanf+0x1e0>)
  40226a:	429d      	cmp	r5, r3
  40226c:	dc77      	bgt.n	40235e <atanf+0x11a>
  40226e:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
  402272:	db68      	blt.n	402346 <atanf+0x102>
  402274:	f04f 37ff 	mov.w	r7, #4294967295
  402278:	4621      	mov	r1, r4
  40227a:	4620      	mov	r0, r4
  40227c:	f000 fed4 	bl	403028 <__aeabi_fmul>
  402280:	4601      	mov	r1, r0
  402282:	4680      	mov	r8, r0
  402284:	f000 fed0 	bl	403028 <__aeabi_fmul>
  402288:	4967      	ldr	r1, [pc, #412]	; (402428 <atanf+0x1e4>)
  40228a:	4605      	mov	r5, r0
  40228c:	f000 fecc 	bl	403028 <__aeabi_fmul>
  402290:	4966      	ldr	r1, [pc, #408]	; (40242c <atanf+0x1e8>)
  402292:	f000 fdc1 	bl	402e18 <__addsf3>
  402296:	4629      	mov	r1, r5
  402298:	f000 fec6 	bl	403028 <__aeabi_fmul>
  40229c:	4964      	ldr	r1, [pc, #400]	; (402430 <atanf+0x1ec>)
  40229e:	f000 fdbb 	bl	402e18 <__addsf3>
  4022a2:	4629      	mov	r1, r5
  4022a4:	f000 fec0 	bl	403028 <__aeabi_fmul>
  4022a8:	4962      	ldr	r1, [pc, #392]	; (402434 <atanf+0x1f0>)
  4022aa:	f000 fdb5 	bl	402e18 <__addsf3>
  4022ae:	4629      	mov	r1, r5
  4022b0:	f000 feba 	bl	403028 <__aeabi_fmul>
  4022b4:	4960      	ldr	r1, [pc, #384]	; (402438 <atanf+0x1f4>)
  4022b6:	f000 fdaf 	bl	402e18 <__addsf3>
  4022ba:	4629      	mov	r1, r5
  4022bc:	f000 feb4 	bl	403028 <__aeabi_fmul>
  4022c0:	495e      	ldr	r1, [pc, #376]	; (40243c <atanf+0x1f8>)
  4022c2:	f000 fda9 	bl	402e18 <__addsf3>
  4022c6:	4641      	mov	r1, r8
  4022c8:	f000 feae 	bl	403028 <__aeabi_fmul>
  4022cc:	495c      	ldr	r1, [pc, #368]	; (402440 <atanf+0x1fc>)
  4022ce:	4680      	mov	r8, r0
  4022d0:	4628      	mov	r0, r5
  4022d2:	f000 fea9 	bl	403028 <__aeabi_fmul>
  4022d6:	495b      	ldr	r1, [pc, #364]	; (402444 <atanf+0x200>)
  4022d8:	f000 fd9c 	bl	402e14 <__aeabi_fsub>
  4022dc:	4629      	mov	r1, r5
  4022de:	f000 fea3 	bl	403028 <__aeabi_fmul>
  4022e2:	4959      	ldr	r1, [pc, #356]	; (402448 <atanf+0x204>)
  4022e4:	f000 fd96 	bl	402e14 <__aeabi_fsub>
  4022e8:	4629      	mov	r1, r5
  4022ea:	f000 fe9d 	bl	403028 <__aeabi_fmul>
  4022ee:	4957      	ldr	r1, [pc, #348]	; (40244c <atanf+0x208>)
  4022f0:	f000 fd90 	bl	402e14 <__aeabi_fsub>
  4022f4:	4629      	mov	r1, r5
  4022f6:	f000 fe97 	bl	403028 <__aeabi_fmul>
  4022fa:	4955      	ldr	r1, [pc, #340]	; (402450 <atanf+0x20c>)
  4022fc:	f000 fd8a 	bl	402e14 <__aeabi_fsub>
  402300:	4629      	mov	r1, r5
  402302:	f000 fe91 	bl	403028 <__aeabi_fmul>
  402306:	1c7b      	adds	r3, r7, #1
  402308:	4601      	mov	r1, r0
  40230a:	4640      	mov	r0, r8
  40230c:	d04c      	beq.n	4023a8 <atanf+0x164>
  40230e:	f000 fd83 	bl	402e18 <__addsf3>
  402312:	4621      	mov	r1, r4
  402314:	f000 fe88 	bl	403028 <__aeabi_fmul>
  402318:	4b4e      	ldr	r3, [pc, #312]	; (402454 <atanf+0x210>)
  40231a:	4d4f      	ldr	r5, [pc, #316]	; (402458 <atanf+0x214>)
  40231c:	f853 1027 	ldr.w	r1, [r3, r7, lsl #2]
  402320:	f000 fd78 	bl	402e14 <__aeabi_fsub>
  402324:	4621      	mov	r1, r4
  402326:	f000 fd75 	bl	402e14 <__aeabi_fsub>
  40232a:	4601      	mov	r1, r0
  40232c:	f855 0027 	ldr.w	r0, [r5, r7, lsl #2]
  402330:	f000 fd70 	bl	402e14 <__aeabi_fsub>
  402334:	2e00      	cmp	r6, #0
  402336:	db30      	blt.n	40239a <atanf+0x156>
  402338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40233c:	4601      	mov	r1, r0
  40233e:	f000 fd6b 	bl	402e18 <__addsf3>
  402342:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402346:	4945      	ldr	r1, [pc, #276]	; (40245c <atanf+0x218>)
  402348:	f000 fd66 	bl	402e18 <__addsf3>
  40234c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402350:	f001 f826 	bl	4033a0 <__aeabi_fcmpgt>
  402354:	2800      	cmp	r0, #0
  402356:	d08d      	beq.n	402274 <atanf+0x30>
  402358:	4620      	mov	r0, r4
  40235a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40235e:	f000 f887 	bl	402470 <fabsf>
  402362:	4b3f      	ldr	r3, [pc, #252]	; (402460 <atanf+0x21c>)
  402364:	4604      	mov	r4, r0
  402366:	429d      	cmp	r5, r3
  402368:	dc29      	bgt.n	4023be <atanf+0x17a>
  40236a:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
  40236e:	429d      	cmp	r5, r3
  402370:	dc44      	bgt.n	4023fc <atanf+0x1b8>
  402372:	4601      	mov	r1, r0
  402374:	f000 fd50 	bl	402e18 <__addsf3>
  402378:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  40237c:	f000 fd4a 	bl	402e14 <__aeabi_fsub>
  402380:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  402384:	4605      	mov	r5, r0
  402386:	4620      	mov	r0, r4
  402388:	f000 fd46 	bl	402e18 <__addsf3>
  40238c:	4601      	mov	r1, r0
  40238e:	4628      	mov	r0, r5
  402390:	f000 fefe 	bl	403190 <__aeabi_fdiv>
  402394:	2700      	movs	r7, #0
  402396:	4604      	mov	r4, r0
  402398:	e76e      	b.n	402278 <atanf+0x34>
  40239a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
  40239e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023a2:	4830      	ldr	r0, [pc, #192]	; (402464 <atanf+0x220>)
  4023a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023a8:	f000 fd36 	bl	402e18 <__addsf3>
  4023ac:	4621      	mov	r1, r4
  4023ae:	f000 fe3b 	bl	403028 <__aeabi_fmul>
  4023b2:	4601      	mov	r1, r0
  4023b4:	4620      	mov	r0, r4
  4023b6:	f000 fd2d 	bl	402e14 <__aeabi_fsub>
  4023ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4023be:	4b2a      	ldr	r3, [pc, #168]	; (402468 <atanf+0x224>)
  4023c0:	429d      	cmp	r5, r3
  4023c2:	dc14      	bgt.n	4023ee <atanf+0x1aa>
  4023c4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  4023c8:	f000 fd24 	bl	402e14 <__aeabi_fsub>
  4023cc:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
  4023d0:	4605      	mov	r5, r0
  4023d2:	4620      	mov	r0, r4
  4023d4:	f000 fe28 	bl	403028 <__aeabi_fmul>
  4023d8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  4023dc:	f000 fd1c 	bl	402e18 <__addsf3>
  4023e0:	4601      	mov	r1, r0
  4023e2:	4628      	mov	r0, r5
  4023e4:	f000 fed4 	bl	403190 <__aeabi_fdiv>
  4023e8:	2702      	movs	r7, #2
  4023ea:	4604      	mov	r4, r0
  4023ec:	e744      	b.n	402278 <atanf+0x34>
  4023ee:	4601      	mov	r1, r0
  4023f0:	481e      	ldr	r0, [pc, #120]	; (40246c <atanf+0x228>)
  4023f2:	f000 fecd 	bl	403190 <__aeabi_fdiv>
  4023f6:	2703      	movs	r7, #3
  4023f8:	4604      	mov	r4, r0
  4023fa:	e73d      	b.n	402278 <atanf+0x34>
  4023fc:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402400:	f000 fd08 	bl	402e14 <__aeabi_fsub>
  402404:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
  402408:	4605      	mov	r5, r0
  40240a:	4620      	mov	r0, r4
  40240c:	f000 fd04 	bl	402e18 <__addsf3>
  402410:	4601      	mov	r1, r0
  402412:	4628      	mov	r0, r5
  402414:	f000 febc 	bl	403190 <__aeabi_fdiv>
  402418:	2701      	movs	r7, #1
  40241a:	4604      	mov	r4, r0
  40241c:	e72c      	b.n	402278 <atanf+0x34>
  40241e:	bf00      	nop
  402420:	3fc90fdb 	.word	0x3fc90fdb
  402424:	3edfffff 	.word	0x3edfffff
  402428:	3c8569d7 	.word	0x3c8569d7
  40242c:	3d4bda59 	.word	0x3d4bda59
  402430:	3d886b35 	.word	0x3d886b35
  402434:	3dba2e6e 	.word	0x3dba2e6e
  402438:	3e124925 	.word	0x3e124925
  40243c:	3eaaaaab 	.word	0x3eaaaaab
  402440:	bd15a221 	.word	0xbd15a221
  402444:	3d6ef16b 	.word	0x3d6ef16b
  402448:	3d9d8795 	.word	0x3d9d8795
  40244c:	3de38e38 	.word	0x3de38e38
  402450:	3e4ccccd 	.word	0x3e4ccccd
  402454:	0040ae18 	.word	0x0040ae18
  402458:	0040ae28 	.word	0x0040ae28
  40245c:	7149f2ca 	.word	0x7149f2ca
  402460:	3f97ffff 	.word	0x3f97ffff
  402464:	bfc90fdb 	.word	0xbfc90fdb
  402468:	401bffff 	.word	0x401bffff
  40246c:	bf800000 	.word	0xbf800000

00402470 <fabsf>:
  402470:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  402474:	4770      	bx	lr
  402476:	bf00      	nop

00402478 <__aeabi_drsub>:
  402478:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40247c:	e002      	b.n	402484 <__adddf3>
  40247e:	bf00      	nop

00402480 <__aeabi_dsub>:
  402480:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00402484 <__adddf3>:
  402484:	b530      	push	{r4, r5, lr}
  402486:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40248a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40248e:	ea94 0f05 	teq	r4, r5
  402492:	bf08      	it	eq
  402494:	ea90 0f02 	teqeq	r0, r2
  402498:	bf1f      	itttt	ne
  40249a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40249e:	ea55 0c02 	orrsne.w	ip, r5, r2
  4024a2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4024a6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4024aa:	f000 80e2 	beq.w	402672 <__adddf3+0x1ee>
  4024ae:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4024b2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4024b6:	bfb8      	it	lt
  4024b8:	426d      	neglt	r5, r5
  4024ba:	dd0c      	ble.n	4024d6 <__adddf3+0x52>
  4024bc:	442c      	add	r4, r5
  4024be:	ea80 0202 	eor.w	r2, r0, r2
  4024c2:	ea81 0303 	eor.w	r3, r1, r3
  4024c6:	ea82 0000 	eor.w	r0, r2, r0
  4024ca:	ea83 0101 	eor.w	r1, r3, r1
  4024ce:	ea80 0202 	eor.w	r2, r0, r2
  4024d2:	ea81 0303 	eor.w	r3, r1, r3
  4024d6:	2d36      	cmp	r5, #54	; 0x36
  4024d8:	bf88      	it	hi
  4024da:	bd30      	pophi	{r4, r5, pc}
  4024dc:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4024e0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4024e4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4024e8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4024ec:	d002      	beq.n	4024f4 <__adddf3+0x70>
  4024ee:	4240      	negs	r0, r0
  4024f0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4024f4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4024f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4024fc:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  402500:	d002      	beq.n	402508 <__adddf3+0x84>
  402502:	4252      	negs	r2, r2
  402504:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  402508:	ea94 0f05 	teq	r4, r5
  40250c:	f000 80a7 	beq.w	40265e <__adddf3+0x1da>
  402510:	f1a4 0401 	sub.w	r4, r4, #1
  402514:	f1d5 0e20 	rsbs	lr, r5, #32
  402518:	db0d      	blt.n	402536 <__adddf3+0xb2>
  40251a:	fa02 fc0e 	lsl.w	ip, r2, lr
  40251e:	fa22 f205 	lsr.w	r2, r2, r5
  402522:	1880      	adds	r0, r0, r2
  402524:	f141 0100 	adc.w	r1, r1, #0
  402528:	fa03 f20e 	lsl.w	r2, r3, lr
  40252c:	1880      	adds	r0, r0, r2
  40252e:	fa43 f305 	asr.w	r3, r3, r5
  402532:	4159      	adcs	r1, r3
  402534:	e00e      	b.n	402554 <__adddf3+0xd0>
  402536:	f1a5 0520 	sub.w	r5, r5, #32
  40253a:	f10e 0e20 	add.w	lr, lr, #32
  40253e:	2a01      	cmp	r2, #1
  402540:	fa03 fc0e 	lsl.w	ip, r3, lr
  402544:	bf28      	it	cs
  402546:	f04c 0c02 	orrcs.w	ip, ip, #2
  40254a:	fa43 f305 	asr.w	r3, r3, r5
  40254e:	18c0      	adds	r0, r0, r3
  402550:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  402554:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402558:	d507      	bpl.n	40256a <__adddf3+0xe6>
  40255a:	f04f 0e00 	mov.w	lr, #0
  40255e:	f1dc 0c00 	rsbs	ip, ip, #0
  402562:	eb7e 0000 	sbcs.w	r0, lr, r0
  402566:	eb6e 0101 	sbc.w	r1, lr, r1
  40256a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40256e:	d31b      	bcc.n	4025a8 <__adddf3+0x124>
  402570:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  402574:	d30c      	bcc.n	402590 <__adddf3+0x10c>
  402576:	0849      	lsrs	r1, r1, #1
  402578:	ea5f 0030 	movs.w	r0, r0, rrx
  40257c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  402580:	f104 0401 	add.w	r4, r4, #1
  402584:	ea4f 5244 	mov.w	r2, r4, lsl #21
  402588:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40258c:	f080 809a 	bcs.w	4026c4 <__adddf3+0x240>
  402590:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402594:	bf08      	it	eq
  402596:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40259a:	f150 0000 	adcs.w	r0, r0, #0
  40259e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4025a2:	ea41 0105 	orr.w	r1, r1, r5
  4025a6:	bd30      	pop	{r4, r5, pc}
  4025a8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4025ac:	4140      	adcs	r0, r0
  4025ae:	eb41 0101 	adc.w	r1, r1, r1
  4025b2:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4025b6:	f1a4 0401 	sub.w	r4, r4, #1
  4025ba:	d1e9      	bne.n	402590 <__adddf3+0x10c>
  4025bc:	f091 0f00 	teq	r1, #0
  4025c0:	bf04      	itt	eq
  4025c2:	4601      	moveq	r1, r0
  4025c4:	2000      	moveq	r0, #0
  4025c6:	fab1 f381 	clz	r3, r1
  4025ca:	bf08      	it	eq
  4025cc:	3320      	addeq	r3, #32
  4025ce:	f1a3 030b 	sub.w	r3, r3, #11
  4025d2:	f1b3 0220 	subs.w	r2, r3, #32
  4025d6:	da0c      	bge.n	4025f2 <__adddf3+0x16e>
  4025d8:	320c      	adds	r2, #12
  4025da:	dd08      	ble.n	4025ee <__adddf3+0x16a>
  4025dc:	f102 0c14 	add.w	ip, r2, #20
  4025e0:	f1c2 020c 	rsb	r2, r2, #12
  4025e4:	fa01 f00c 	lsl.w	r0, r1, ip
  4025e8:	fa21 f102 	lsr.w	r1, r1, r2
  4025ec:	e00c      	b.n	402608 <__adddf3+0x184>
  4025ee:	f102 0214 	add.w	r2, r2, #20
  4025f2:	bfd8      	it	le
  4025f4:	f1c2 0c20 	rsble	ip, r2, #32
  4025f8:	fa01 f102 	lsl.w	r1, r1, r2
  4025fc:	fa20 fc0c 	lsr.w	ip, r0, ip
  402600:	bfdc      	itt	le
  402602:	ea41 010c 	orrle.w	r1, r1, ip
  402606:	4090      	lslle	r0, r2
  402608:	1ae4      	subs	r4, r4, r3
  40260a:	bfa2      	ittt	ge
  40260c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  402610:	4329      	orrge	r1, r5
  402612:	bd30      	popge	{r4, r5, pc}
  402614:	ea6f 0404 	mvn.w	r4, r4
  402618:	3c1f      	subs	r4, #31
  40261a:	da1c      	bge.n	402656 <__adddf3+0x1d2>
  40261c:	340c      	adds	r4, #12
  40261e:	dc0e      	bgt.n	40263e <__adddf3+0x1ba>
  402620:	f104 0414 	add.w	r4, r4, #20
  402624:	f1c4 0220 	rsb	r2, r4, #32
  402628:	fa20 f004 	lsr.w	r0, r0, r4
  40262c:	fa01 f302 	lsl.w	r3, r1, r2
  402630:	ea40 0003 	orr.w	r0, r0, r3
  402634:	fa21 f304 	lsr.w	r3, r1, r4
  402638:	ea45 0103 	orr.w	r1, r5, r3
  40263c:	bd30      	pop	{r4, r5, pc}
  40263e:	f1c4 040c 	rsb	r4, r4, #12
  402642:	f1c4 0220 	rsb	r2, r4, #32
  402646:	fa20 f002 	lsr.w	r0, r0, r2
  40264a:	fa01 f304 	lsl.w	r3, r1, r4
  40264e:	ea40 0003 	orr.w	r0, r0, r3
  402652:	4629      	mov	r1, r5
  402654:	bd30      	pop	{r4, r5, pc}
  402656:	fa21 f004 	lsr.w	r0, r1, r4
  40265a:	4629      	mov	r1, r5
  40265c:	bd30      	pop	{r4, r5, pc}
  40265e:	f094 0f00 	teq	r4, #0
  402662:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  402666:	bf06      	itte	eq
  402668:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40266c:	3401      	addeq	r4, #1
  40266e:	3d01      	subne	r5, #1
  402670:	e74e      	b.n	402510 <__adddf3+0x8c>
  402672:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  402676:	bf18      	it	ne
  402678:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40267c:	d029      	beq.n	4026d2 <__adddf3+0x24e>
  40267e:	ea94 0f05 	teq	r4, r5
  402682:	bf08      	it	eq
  402684:	ea90 0f02 	teqeq	r0, r2
  402688:	d005      	beq.n	402696 <__adddf3+0x212>
  40268a:	ea54 0c00 	orrs.w	ip, r4, r0
  40268e:	bf04      	itt	eq
  402690:	4619      	moveq	r1, r3
  402692:	4610      	moveq	r0, r2
  402694:	bd30      	pop	{r4, r5, pc}
  402696:	ea91 0f03 	teq	r1, r3
  40269a:	bf1e      	ittt	ne
  40269c:	2100      	movne	r1, #0
  40269e:	2000      	movne	r0, #0
  4026a0:	bd30      	popne	{r4, r5, pc}
  4026a2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4026a6:	d105      	bne.n	4026b4 <__adddf3+0x230>
  4026a8:	0040      	lsls	r0, r0, #1
  4026aa:	4149      	adcs	r1, r1
  4026ac:	bf28      	it	cs
  4026ae:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4026b2:	bd30      	pop	{r4, r5, pc}
  4026b4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4026b8:	bf3c      	itt	cc
  4026ba:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4026be:	bd30      	popcc	{r4, r5, pc}
  4026c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4026c4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4026c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4026cc:	f04f 0000 	mov.w	r0, #0
  4026d0:	bd30      	pop	{r4, r5, pc}
  4026d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4026d6:	bf1a      	itte	ne
  4026d8:	4619      	movne	r1, r3
  4026da:	4610      	movne	r0, r2
  4026dc:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4026e0:	bf1c      	itt	ne
  4026e2:	460b      	movne	r3, r1
  4026e4:	4602      	movne	r2, r0
  4026e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4026ea:	bf06      	itte	eq
  4026ec:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4026f0:	ea91 0f03 	teqeq	r1, r3
  4026f4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4026f8:	bd30      	pop	{r4, r5, pc}
  4026fa:	bf00      	nop

004026fc <__aeabi_ui2d>:
  4026fc:	f090 0f00 	teq	r0, #0
  402700:	bf04      	itt	eq
  402702:	2100      	moveq	r1, #0
  402704:	4770      	bxeq	lr
  402706:	b530      	push	{r4, r5, lr}
  402708:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40270c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402710:	f04f 0500 	mov.w	r5, #0
  402714:	f04f 0100 	mov.w	r1, #0
  402718:	e750      	b.n	4025bc <__adddf3+0x138>
  40271a:	bf00      	nop

0040271c <__aeabi_i2d>:
  40271c:	f090 0f00 	teq	r0, #0
  402720:	bf04      	itt	eq
  402722:	2100      	moveq	r1, #0
  402724:	4770      	bxeq	lr
  402726:	b530      	push	{r4, r5, lr}
  402728:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40272c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402730:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402734:	bf48      	it	mi
  402736:	4240      	negmi	r0, r0
  402738:	f04f 0100 	mov.w	r1, #0
  40273c:	e73e      	b.n	4025bc <__adddf3+0x138>
  40273e:	bf00      	nop

00402740 <__aeabi_f2d>:
  402740:	0042      	lsls	r2, r0, #1
  402742:	ea4f 01e2 	mov.w	r1, r2, asr #3
  402746:	ea4f 0131 	mov.w	r1, r1, rrx
  40274a:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40274e:	bf1f      	itttt	ne
  402750:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402754:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402758:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40275c:	4770      	bxne	lr
  40275e:	f092 0f00 	teq	r2, #0
  402762:	bf14      	ite	ne
  402764:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  402768:	4770      	bxeq	lr
  40276a:	b530      	push	{r4, r5, lr}
  40276c:	f44f 7460 	mov.w	r4, #896	; 0x380
  402770:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402774:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402778:	e720      	b.n	4025bc <__adddf3+0x138>
  40277a:	bf00      	nop

0040277c <__aeabi_ul2d>:
  40277c:	ea50 0201 	orrs.w	r2, r0, r1
  402780:	bf08      	it	eq
  402782:	4770      	bxeq	lr
  402784:	b530      	push	{r4, r5, lr}
  402786:	f04f 0500 	mov.w	r5, #0
  40278a:	e00a      	b.n	4027a2 <__aeabi_l2d+0x16>

0040278c <__aeabi_l2d>:
  40278c:	ea50 0201 	orrs.w	r2, r0, r1
  402790:	bf08      	it	eq
  402792:	4770      	bxeq	lr
  402794:	b530      	push	{r4, r5, lr}
  402796:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40279a:	d502      	bpl.n	4027a2 <__aeabi_l2d+0x16>
  40279c:	4240      	negs	r0, r0
  40279e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4027a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4027a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4027aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4027ae:	f43f aedc 	beq.w	40256a <__adddf3+0xe6>
  4027b2:	f04f 0203 	mov.w	r2, #3
  4027b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4027ba:	bf18      	it	ne
  4027bc:	3203      	addne	r2, #3
  4027be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4027c2:	bf18      	it	ne
  4027c4:	3203      	addne	r2, #3
  4027c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4027ca:	f1c2 0320 	rsb	r3, r2, #32
  4027ce:	fa00 fc03 	lsl.w	ip, r0, r3
  4027d2:	fa20 f002 	lsr.w	r0, r0, r2
  4027d6:	fa01 fe03 	lsl.w	lr, r1, r3
  4027da:	ea40 000e 	orr.w	r0, r0, lr
  4027de:	fa21 f102 	lsr.w	r1, r1, r2
  4027e2:	4414      	add	r4, r2
  4027e4:	e6c1      	b.n	40256a <__adddf3+0xe6>
  4027e6:	bf00      	nop

004027e8 <__aeabi_dmul>:
  4027e8:	b570      	push	{r4, r5, r6, lr}
  4027ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4027ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4027f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4027f6:	bf1d      	ittte	ne
  4027f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4027fc:	ea94 0f0c 	teqne	r4, ip
  402800:	ea95 0f0c 	teqne	r5, ip
  402804:	f000 f8de 	bleq	4029c4 <__aeabi_dmul+0x1dc>
  402808:	442c      	add	r4, r5
  40280a:	ea81 0603 	eor.w	r6, r1, r3
  40280e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  402812:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  402816:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40281a:	bf18      	it	ne
  40281c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402820:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402824:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402828:	d038      	beq.n	40289c <__aeabi_dmul+0xb4>
  40282a:	fba0 ce02 	umull	ip, lr, r0, r2
  40282e:	f04f 0500 	mov.w	r5, #0
  402832:	fbe1 e502 	umlal	lr, r5, r1, r2
  402836:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40283a:	fbe0 e503 	umlal	lr, r5, r0, r3
  40283e:	f04f 0600 	mov.w	r6, #0
  402842:	fbe1 5603 	umlal	r5, r6, r1, r3
  402846:	f09c 0f00 	teq	ip, #0
  40284a:	bf18      	it	ne
  40284c:	f04e 0e01 	orrne.w	lr, lr, #1
  402850:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402854:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  402858:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40285c:	d204      	bcs.n	402868 <__aeabi_dmul+0x80>
  40285e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402862:	416d      	adcs	r5, r5
  402864:	eb46 0606 	adc.w	r6, r6, r6
  402868:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40286c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402870:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402874:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  402878:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40287c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402880:	bf88      	it	hi
  402882:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402886:	d81e      	bhi.n	4028c6 <__aeabi_dmul+0xde>
  402888:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  40288c:	bf08      	it	eq
  40288e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402892:	f150 0000 	adcs.w	r0, r0, #0
  402896:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40289a:	bd70      	pop	{r4, r5, r6, pc}
  40289c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4028a0:	ea46 0101 	orr.w	r1, r6, r1
  4028a4:	ea40 0002 	orr.w	r0, r0, r2
  4028a8:	ea81 0103 	eor.w	r1, r1, r3
  4028ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4028b0:	bfc2      	ittt	gt
  4028b2:	ebd4 050c 	rsbsgt	r5, r4, ip
  4028b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4028ba:	bd70      	popgt	{r4, r5, r6, pc}
  4028bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4028c0:	f04f 0e00 	mov.w	lr, #0
  4028c4:	3c01      	subs	r4, #1
  4028c6:	f300 80ab 	bgt.w	402a20 <__aeabi_dmul+0x238>
  4028ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4028ce:	bfde      	ittt	le
  4028d0:	2000      	movle	r0, #0
  4028d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4028d6:	bd70      	pople	{r4, r5, r6, pc}
  4028d8:	f1c4 0400 	rsb	r4, r4, #0
  4028dc:	3c20      	subs	r4, #32
  4028de:	da35      	bge.n	40294c <__aeabi_dmul+0x164>
  4028e0:	340c      	adds	r4, #12
  4028e2:	dc1b      	bgt.n	40291c <__aeabi_dmul+0x134>
  4028e4:	f104 0414 	add.w	r4, r4, #20
  4028e8:	f1c4 0520 	rsb	r5, r4, #32
  4028ec:	fa00 f305 	lsl.w	r3, r0, r5
  4028f0:	fa20 f004 	lsr.w	r0, r0, r4
  4028f4:	fa01 f205 	lsl.w	r2, r1, r5
  4028f8:	ea40 0002 	orr.w	r0, r0, r2
  4028fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  402900:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  402904:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402908:	fa21 f604 	lsr.w	r6, r1, r4
  40290c:	eb42 0106 	adc.w	r1, r2, r6
  402910:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402914:	bf08      	it	eq
  402916:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40291a:	bd70      	pop	{r4, r5, r6, pc}
  40291c:	f1c4 040c 	rsb	r4, r4, #12
  402920:	f1c4 0520 	rsb	r5, r4, #32
  402924:	fa00 f304 	lsl.w	r3, r0, r4
  402928:	fa20 f005 	lsr.w	r0, r0, r5
  40292c:	fa01 f204 	lsl.w	r2, r1, r4
  402930:	ea40 0002 	orr.w	r0, r0, r2
  402934:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402938:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  40293c:	f141 0100 	adc.w	r1, r1, #0
  402940:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402944:	bf08      	it	eq
  402946:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40294a:	bd70      	pop	{r4, r5, r6, pc}
  40294c:	f1c4 0520 	rsb	r5, r4, #32
  402950:	fa00 f205 	lsl.w	r2, r0, r5
  402954:	ea4e 0e02 	orr.w	lr, lr, r2
  402958:	fa20 f304 	lsr.w	r3, r0, r4
  40295c:	fa01 f205 	lsl.w	r2, r1, r5
  402960:	ea43 0302 	orr.w	r3, r3, r2
  402964:	fa21 f004 	lsr.w	r0, r1, r4
  402968:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40296c:	fa21 f204 	lsr.w	r2, r1, r4
  402970:	ea20 0002 	bic.w	r0, r0, r2
  402974:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  402978:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40297c:	bf08      	it	eq
  40297e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402982:	bd70      	pop	{r4, r5, r6, pc}
  402984:	f094 0f00 	teq	r4, #0
  402988:	d10f      	bne.n	4029aa <__aeabi_dmul+0x1c2>
  40298a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40298e:	0040      	lsls	r0, r0, #1
  402990:	eb41 0101 	adc.w	r1, r1, r1
  402994:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402998:	bf08      	it	eq
  40299a:	3c01      	subeq	r4, #1
  40299c:	d0f7      	beq.n	40298e <__aeabi_dmul+0x1a6>
  40299e:	ea41 0106 	orr.w	r1, r1, r6
  4029a2:	f095 0f00 	teq	r5, #0
  4029a6:	bf18      	it	ne
  4029a8:	4770      	bxne	lr
  4029aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4029ae:	0052      	lsls	r2, r2, #1
  4029b0:	eb43 0303 	adc.w	r3, r3, r3
  4029b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4029b8:	bf08      	it	eq
  4029ba:	3d01      	subeq	r5, #1
  4029bc:	d0f7      	beq.n	4029ae <__aeabi_dmul+0x1c6>
  4029be:	ea43 0306 	orr.w	r3, r3, r6
  4029c2:	4770      	bx	lr
  4029c4:	ea94 0f0c 	teq	r4, ip
  4029c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4029cc:	bf18      	it	ne
  4029ce:	ea95 0f0c 	teqne	r5, ip
  4029d2:	d00c      	beq.n	4029ee <__aeabi_dmul+0x206>
  4029d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4029d8:	bf18      	it	ne
  4029da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4029de:	d1d1      	bne.n	402984 <__aeabi_dmul+0x19c>
  4029e0:	ea81 0103 	eor.w	r1, r1, r3
  4029e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4029e8:	f04f 0000 	mov.w	r0, #0
  4029ec:	bd70      	pop	{r4, r5, r6, pc}
  4029ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4029f2:	bf06      	itte	eq
  4029f4:	4610      	moveq	r0, r2
  4029f6:	4619      	moveq	r1, r3
  4029f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4029fc:	d019      	beq.n	402a32 <__aeabi_dmul+0x24a>
  4029fe:	ea94 0f0c 	teq	r4, ip
  402a02:	d102      	bne.n	402a0a <__aeabi_dmul+0x222>
  402a04:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  402a08:	d113      	bne.n	402a32 <__aeabi_dmul+0x24a>
  402a0a:	ea95 0f0c 	teq	r5, ip
  402a0e:	d105      	bne.n	402a1c <__aeabi_dmul+0x234>
  402a10:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  402a14:	bf1c      	itt	ne
  402a16:	4610      	movne	r0, r2
  402a18:	4619      	movne	r1, r3
  402a1a:	d10a      	bne.n	402a32 <__aeabi_dmul+0x24a>
  402a1c:	ea81 0103 	eor.w	r1, r1, r3
  402a20:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402a24:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402a28:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402a2c:	f04f 0000 	mov.w	r0, #0
  402a30:	bd70      	pop	{r4, r5, r6, pc}
  402a32:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  402a36:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  402a3a:	bd70      	pop	{r4, r5, r6, pc}

00402a3c <__aeabi_ddiv>:
  402a3c:	b570      	push	{r4, r5, r6, lr}
  402a3e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402a42:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  402a46:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  402a4a:	bf1d      	ittte	ne
  402a4c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402a50:	ea94 0f0c 	teqne	r4, ip
  402a54:	ea95 0f0c 	teqne	r5, ip
  402a58:	f000 f8a7 	bleq	402baa <__aeabi_ddiv+0x16e>
  402a5c:	eba4 0405 	sub.w	r4, r4, r5
  402a60:	ea81 0e03 	eor.w	lr, r1, r3
  402a64:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402a68:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402a6c:	f000 8088 	beq.w	402b80 <__aeabi_ddiv+0x144>
  402a70:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402a74:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  402a78:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402a7c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402a80:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402a84:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  402a88:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402a8c:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402a90:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402a94:	429d      	cmp	r5, r3
  402a96:	bf08      	it	eq
  402a98:	4296      	cmpeq	r6, r2
  402a9a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402a9e:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402aa2:	d202      	bcs.n	402aaa <__aeabi_ddiv+0x6e>
  402aa4:	085b      	lsrs	r3, r3, #1
  402aa6:	ea4f 0232 	mov.w	r2, r2, rrx
  402aaa:	1ab6      	subs	r6, r6, r2
  402aac:	eb65 0503 	sbc.w	r5, r5, r3
  402ab0:	085b      	lsrs	r3, r3, #1
  402ab2:	ea4f 0232 	mov.w	r2, r2, rrx
  402ab6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  402aba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  402abe:	ebb6 0e02 	subs.w	lr, r6, r2
  402ac2:	eb75 0e03 	sbcs.w	lr, r5, r3
  402ac6:	bf22      	ittt	cs
  402ac8:	1ab6      	subcs	r6, r6, r2
  402aca:	4675      	movcs	r5, lr
  402acc:	ea40 000c 	orrcs.w	r0, r0, ip
  402ad0:	085b      	lsrs	r3, r3, #1
  402ad2:	ea4f 0232 	mov.w	r2, r2, rrx
  402ad6:	ebb6 0e02 	subs.w	lr, r6, r2
  402ada:	eb75 0e03 	sbcs.w	lr, r5, r3
  402ade:	bf22      	ittt	cs
  402ae0:	1ab6      	subcs	r6, r6, r2
  402ae2:	4675      	movcs	r5, lr
  402ae4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  402ae8:	085b      	lsrs	r3, r3, #1
  402aea:	ea4f 0232 	mov.w	r2, r2, rrx
  402aee:	ebb6 0e02 	subs.w	lr, r6, r2
  402af2:	eb75 0e03 	sbcs.w	lr, r5, r3
  402af6:	bf22      	ittt	cs
  402af8:	1ab6      	subcs	r6, r6, r2
  402afa:	4675      	movcs	r5, lr
  402afc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  402b00:	085b      	lsrs	r3, r3, #1
  402b02:	ea4f 0232 	mov.w	r2, r2, rrx
  402b06:	ebb6 0e02 	subs.w	lr, r6, r2
  402b0a:	eb75 0e03 	sbcs.w	lr, r5, r3
  402b0e:	bf22      	ittt	cs
  402b10:	1ab6      	subcs	r6, r6, r2
  402b12:	4675      	movcs	r5, lr
  402b14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  402b18:	ea55 0e06 	orrs.w	lr, r5, r6
  402b1c:	d018      	beq.n	402b50 <__aeabi_ddiv+0x114>
  402b1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402b22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  402b26:	ea4f 1606 	mov.w	r6, r6, lsl #4
  402b2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402b2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402b32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  402b36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  402b3a:	d1c0      	bne.n	402abe <__aeabi_ddiv+0x82>
  402b3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b40:	d10b      	bne.n	402b5a <__aeabi_ddiv+0x11e>
  402b42:	ea41 0100 	orr.w	r1, r1, r0
  402b46:	f04f 0000 	mov.w	r0, #0
  402b4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402b4e:	e7b6      	b.n	402abe <__aeabi_ddiv+0x82>
  402b50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402b54:	bf04      	itt	eq
  402b56:	4301      	orreq	r1, r0
  402b58:	2000      	moveq	r0, #0
  402b5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402b5e:	bf88      	it	hi
  402b60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402b64:	f63f aeaf 	bhi.w	4028c6 <__aeabi_dmul+0xde>
  402b68:	ebb5 0c03 	subs.w	ip, r5, r3
  402b6c:	bf04      	itt	eq
  402b6e:	ebb6 0c02 	subseq.w	ip, r6, r2
  402b72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  402b76:	f150 0000 	adcs.w	r0, r0, #0
  402b7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402b7e:	bd70      	pop	{r4, r5, r6, pc}
  402b80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402b84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  402b88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402b8c:	bfc2      	ittt	gt
  402b8e:	ebd4 050c 	rsbsgt	r5, r4, ip
  402b92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  402b96:	bd70      	popgt	{r4, r5, r6, pc}
  402b98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402b9c:	f04f 0e00 	mov.w	lr, #0
  402ba0:	3c01      	subs	r4, #1
  402ba2:	e690      	b.n	4028c6 <__aeabi_dmul+0xde>
  402ba4:	ea45 0e06 	orr.w	lr, r5, r6
  402ba8:	e68d      	b.n	4028c6 <__aeabi_dmul+0xde>
  402baa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402bae:	ea94 0f0c 	teq	r4, ip
  402bb2:	bf08      	it	eq
  402bb4:	ea95 0f0c 	teqeq	r5, ip
  402bb8:	f43f af3b 	beq.w	402a32 <__aeabi_dmul+0x24a>
  402bbc:	ea94 0f0c 	teq	r4, ip
  402bc0:	d10a      	bne.n	402bd8 <__aeabi_ddiv+0x19c>
  402bc2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  402bc6:	f47f af34 	bne.w	402a32 <__aeabi_dmul+0x24a>
  402bca:	ea95 0f0c 	teq	r5, ip
  402bce:	f47f af25 	bne.w	402a1c <__aeabi_dmul+0x234>
  402bd2:	4610      	mov	r0, r2
  402bd4:	4619      	mov	r1, r3
  402bd6:	e72c      	b.n	402a32 <__aeabi_dmul+0x24a>
  402bd8:	ea95 0f0c 	teq	r5, ip
  402bdc:	d106      	bne.n	402bec <__aeabi_ddiv+0x1b0>
  402bde:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  402be2:	f43f aefd 	beq.w	4029e0 <__aeabi_dmul+0x1f8>
  402be6:	4610      	mov	r0, r2
  402be8:	4619      	mov	r1, r3
  402bea:	e722      	b.n	402a32 <__aeabi_dmul+0x24a>
  402bec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  402bf0:	bf18      	it	ne
  402bf2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  402bf6:	f47f aec5 	bne.w	402984 <__aeabi_dmul+0x19c>
  402bfa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  402bfe:	f47f af0d 	bne.w	402a1c <__aeabi_dmul+0x234>
  402c02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  402c06:	f47f aeeb 	bne.w	4029e0 <__aeabi_dmul+0x1f8>
  402c0a:	e712      	b.n	402a32 <__aeabi_dmul+0x24a>

00402c0c <__gedf2>:
  402c0c:	f04f 3cff 	mov.w	ip, #4294967295
  402c10:	e006      	b.n	402c20 <__cmpdf2+0x4>
  402c12:	bf00      	nop

00402c14 <__ledf2>:
  402c14:	f04f 0c01 	mov.w	ip, #1
  402c18:	e002      	b.n	402c20 <__cmpdf2+0x4>
  402c1a:	bf00      	nop

00402c1c <__cmpdf2>:
  402c1c:	f04f 0c01 	mov.w	ip, #1
  402c20:	f84d cd04 	str.w	ip, [sp, #-4]!
  402c24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402c28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402c2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402c30:	bf18      	it	ne
  402c32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  402c36:	d01b      	beq.n	402c70 <__cmpdf2+0x54>
  402c38:	b001      	add	sp, #4
  402c3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  402c3e:	bf0c      	ite	eq
  402c40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  402c44:	ea91 0f03 	teqne	r1, r3
  402c48:	bf02      	ittt	eq
  402c4a:	ea90 0f02 	teqeq	r0, r2
  402c4e:	2000      	moveq	r0, #0
  402c50:	4770      	bxeq	lr
  402c52:	f110 0f00 	cmn.w	r0, #0
  402c56:	ea91 0f03 	teq	r1, r3
  402c5a:	bf58      	it	pl
  402c5c:	4299      	cmppl	r1, r3
  402c5e:	bf08      	it	eq
  402c60:	4290      	cmpeq	r0, r2
  402c62:	bf2c      	ite	cs
  402c64:	17d8      	asrcs	r0, r3, #31
  402c66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  402c6a:	f040 0001 	orr.w	r0, r0, #1
  402c6e:	4770      	bx	lr
  402c70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  402c74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402c78:	d102      	bne.n	402c80 <__cmpdf2+0x64>
  402c7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  402c7e:	d107      	bne.n	402c90 <__cmpdf2+0x74>
  402c80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  402c84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  402c88:	d1d6      	bne.n	402c38 <__cmpdf2+0x1c>
  402c8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  402c8e:	d0d3      	beq.n	402c38 <__cmpdf2+0x1c>
  402c90:	f85d 0b04 	ldr.w	r0, [sp], #4
  402c94:	4770      	bx	lr
  402c96:	bf00      	nop

00402c98 <__aeabi_cdrcmple>:
  402c98:	4684      	mov	ip, r0
  402c9a:	4610      	mov	r0, r2
  402c9c:	4662      	mov	r2, ip
  402c9e:	468c      	mov	ip, r1
  402ca0:	4619      	mov	r1, r3
  402ca2:	4663      	mov	r3, ip
  402ca4:	e000      	b.n	402ca8 <__aeabi_cdcmpeq>
  402ca6:	bf00      	nop

00402ca8 <__aeabi_cdcmpeq>:
  402ca8:	b501      	push	{r0, lr}
  402caa:	f7ff ffb7 	bl	402c1c <__cmpdf2>
  402cae:	2800      	cmp	r0, #0
  402cb0:	bf48      	it	mi
  402cb2:	f110 0f00 	cmnmi.w	r0, #0
  402cb6:	bd01      	pop	{r0, pc}

00402cb8 <__aeabi_dcmpeq>:
  402cb8:	f84d ed08 	str.w	lr, [sp, #-8]!
  402cbc:	f7ff fff4 	bl	402ca8 <__aeabi_cdcmpeq>
  402cc0:	bf0c      	ite	eq
  402cc2:	2001      	moveq	r0, #1
  402cc4:	2000      	movne	r0, #0
  402cc6:	f85d fb08 	ldr.w	pc, [sp], #8
  402cca:	bf00      	nop

00402ccc <__aeabi_dcmplt>:
  402ccc:	f84d ed08 	str.w	lr, [sp, #-8]!
  402cd0:	f7ff ffea 	bl	402ca8 <__aeabi_cdcmpeq>
  402cd4:	bf34      	ite	cc
  402cd6:	2001      	movcc	r0, #1
  402cd8:	2000      	movcs	r0, #0
  402cda:	f85d fb08 	ldr.w	pc, [sp], #8
  402cde:	bf00      	nop

00402ce0 <__aeabi_dcmple>:
  402ce0:	f84d ed08 	str.w	lr, [sp, #-8]!
  402ce4:	f7ff ffe0 	bl	402ca8 <__aeabi_cdcmpeq>
  402ce8:	bf94      	ite	ls
  402cea:	2001      	movls	r0, #1
  402cec:	2000      	movhi	r0, #0
  402cee:	f85d fb08 	ldr.w	pc, [sp], #8
  402cf2:	bf00      	nop

00402cf4 <__aeabi_dcmpge>:
  402cf4:	f84d ed08 	str.w	lr, [sp, #-8]!
  402cf8:	f7ff ffce 	bl	402c98 <__aeabi_cdrcmple>
  402cfc:	bf94      	ite	ls
  402cfe:	2001      	movls	r0, #1
  402d00:	2000      	movhi	r0, #0
  402d02:	f85d fb08 	ldr.w	pc, [sp], #8
  402d06:	bf00      	nop

00402d08 <__aeabi_dcmpgt>:
  402d08:	f84d ed08 	str.w	lr, [sp, #-8]!
  402d0c:	f7ff ffc4 	bl	402c98 <__aeabi_cdrcmple>
  402d10:	bf34      	ite	cc
  402d12:	2001      	movcc	r0, #1
  402d14:	2000      	movcs	r0, #0
  402d16:	f85d fb08 	ldr.w	pc, [sp], #8
  402d1a:	bf00      	nop

00402d1c <__aeabi_d2iz>:
  402d1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402d20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  402d24:	d215      	bcs.n	402d52 <__aeabi_d2iz+0x36>
  402d26:	d511      	bpl.n	402d4c <__aeabi_d2iz+0x30>
  402d28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  402d2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  402d30:	d912      	bls.n	402d58 <__aeabi_d2iz+0x3c>
  402d32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402d36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  402d3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  402d3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402d42:	fa23 f002 	lsr.w	r0, r3, r2
  402d46:	bf18      	it	ne
  402d48:	4240      	negne	r0, r0
  402d4a:	4770      	bx	lr
  402d4c:	f04f 0000 	mov.w	r0, #0
  402d50:	4770      	bx	lr
  402d52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  402d56:	d105      	bne.n	402d64 <__aeabi_d2iz+0x48>
  402d58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  402d5c:	bf08      	it	eq
  402d5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  402d62:	4770      	bx	lr
  402d64:	f04f 0000 	mov.w	r0, #0
  402d68:	4770      	bx	lr
  402d6a:	bf00      	nop

00402d6c <__aeabi_d2f>:
  402d6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
  402d70:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  402d74:	bf24      	itt	cs
  402d76:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  402d7a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402d7e:	d90d      	bls.n	402d9c <__aeabi_d2f+0x30>
  402d80:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402d84:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  402d88:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402d8c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402d90:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402d94:	bf08      	it	eq
  402d96:	f020 0001 	biceq.w	r0, r0, #1
  402d9a:	4770      	bx	lr
  402d9c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402da0:	d121      	bne.n	402de6 <__aeabi_d2f+0x7a>
  402da2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  402da6:	bfbc      	itt	lt
  402da8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402dac:	4770      	bxlt	lr
  402dae:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402db2:	ea4f 5252 	mov.w	r2, r2, lsr #21
  402db6:	f1c2 0218 	rsb	r2, r2, #24
  402dba:	f1c2 0c20 	rsb	ip, r2, #32
  402dbe:	fa10 f30c 	lsls.w	r3, r0, ip
  402dc2:	fa20 f002 	lsr.w	r0, r0, r2
  402dc6:	bf18      	it	ne
  402dc8:	f040 0001 	orrne.w	r0, r0, #1
  402dcc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402dd0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402dd4:	fa03 fc0c 	lsl.w	ip, r3, ip
  402dd8:	ea40 000c 	orr.w	r0, r0, ip
  402ddc:	fa23 f302 	lsr.w	r3, r3, r2
  402de0:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402de4:	e7cc      	b.n	402d80 <__aeabi_d2f+0x14>
  402de6:	ea7f 5362 	mvns.w	r3, r2, asr #21
  402dea:	d107      	bne.n	402dfc <__aeabi_d2f+0x90>
  402dec:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402df0:	bf1e      	ittt	ne
  402df2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  402df6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  402dfa:	4770      	bxne	lr
  402dfc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402e00:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402e04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402e08:	4770      	bx	lr
  402e0a:	bf00      	nop

00402e0c <__aeabi_frsub>:
  402e0c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402e10:	e002      	b.n	402e18 <__addsf3>
  402e12:	bf00      	nop

00402e14 <__aeabi_fsub>:
  402e14:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00402e18 <__addsf3>:
  402e18:	0042      	lsls	r2, r0, #1
  402e1a:	bf1f      	itttt	ne
  402e1c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  402e20:	ea92 0f03 	teqne	r2, r3
  402e24:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  402e28:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402e2c:	d06a      	beq.n	402f04 <__addsf3+0xec>
  402e2e:	ea4f 6212 	mov.w	r2, r2, lsr #24
  402e32:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  402e36:	bfc1      	itttt	gt
  402e38:	18d2      	addgt	r2, r2, r3
  402e3a:	4041      	eorgt	r1, r0
  402e3c:	4048      	eorgt	r0, r1
  402e3e:	4041      	eorgt	r1, r0
  402e40:	bfb8      	it	lt
  402e42:	425b      	neglt	r3, r3
  402e44:	2b19      	cmp	r3, #25
  402e46:	bf88      	it	hi
  402e48:	4770      	bxhi	lr
  402e4a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  402e4e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402e52:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  402e56:	bf18      	it	ne
  402e58:	4240      	negne	r0, r0
  402e5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  402e5e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  402e62:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  402e66:	bf18      	it	ne
  402e68:	4249      	negne	r1, r1
  402e6a:	ea92 0f03 	teq	r2, r3
  402e6e:	d03f      	beq.n	402ef0 <__addsf3+0xd8>
  402e70:	f1a2 0201 	sub.w	r2, r2, #1
  402e74:	fa41 fc03 	asr.w	ip, r1, r3
  402e78:	eb10 000c 	adds.w	r0, r0, ip
  402e7c:	f1c3 0320 	rsb	r3, r3, #32
  402e80:	fa01 f103 	lsl.w	r1, r1, r3
  402e84:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402e88:	d502      	bpl.n	402e90 <__addsf3+0x78>
  402e8a:	4249      	negs	r1, r1
  402e8c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402e90:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402e94:	d313      	bcc.n	402ebe <__addsf3+0xa6>
  402e96:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  402e9a:	d306      	bcc.n	402eaa <__addsf3+0x92>
  402e9c:	0840      	lsrs	r0, r0, #1
  402e9e:	ea4f 0131 	mov.w	r1, r1, rrx
  402ea2:	f102 0201 	add.w	r2, r2, #1
  402ea6:	2afe      	cmp	r2, #254	; 0xfe
  402ea8:	d251      	bcs.n	402f4e <__addsf3+0x136>
  402eaa:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402eae:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402eb2:	bf08      	it	eq
  402eb4:	f020 0001 	biceq.w	r0, r0, #1
  402eb8:	ea40 0003 	orr.w	r0, r0, r3
  402ebc:	4770      	bx	lr
  402ebe:	0049      	lsls	r1, r1, #1
  402ec0:	eb40 0000 	adc.w	r0, r0, r0
  402ec4:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  402ec8:	f1a2 0201 	sub.w	r2, r2, #1
  402ecc:	d1ed      	bne.n	402eaa <__addsf3+0x92>
  402ece:	fab0 fc80 	clz	ip, r0
  402ed2:	f1ac 0c08 	sub.w	ip, ip, #8
  402ed6:	ebb2 020c 	subs.w	r2, r2, ip
  402eda:	fa00 f00c 	lsl.w	r0, r0, ip
  402ede:	bfaa      	itet	ge
  402ee0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402ee4:	4252      	neglt	r2, r2
  402ee6:	4318      	orrge	r0, r3
  402ee8:	bfbc      	itt	lt
  402eea:	40d0      	lsrlt	r0, r2
  402eec:	4318      	orrlt	r0, r3
  402eee:	4770      	bx	lr
  402ef0:	f092 0f00 	teq	r2, #0
  402ef4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  402ef8:	bf06      	itte	eq
  402efa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402efe:	3201      	addeq	r2, #1
  402f00:	3b01      	subne	r3, #1
  402f02:	e7b5      	b.n	402e70 <__addsf3+0x58>
  402f04:	ea4f 0341 	mov.w	r3, r1, lsl #1
  402f08:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402f0c:	bf18      	it	ne
  402f0e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402f12:	d021      	beq.n	402f58 <__addsf3+0x140>
  402f14:	ea92 0f03 	teq	r2, r3
  402f18:	d004      	beq.n	402f24 <__addsf3+0x10c>
  402f1a:	f092 0f00 	teq	r2, #0
  402f1e:	bf08      	it	eq
  402f20:	4608      	moveq	r0, r1
  402f22:	4770      	bx	lr
  402f24:	ea90 0f01 	teq	r0, r1
  402f28:	bf1c      	itt	ne
  402f2a:	2000      	movne	r0, #0
  402f2c:	4770      	bxne	lr
  402f2e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  402f32:	d104      	bne.n	402f3e <__addsf3+0x126>
  402f34:	0040      	lsls	r0, r0, #1
  402f36:	bf28      	it	cs
  402f38:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  402f3c:	4770      	bx	lr
  402f3e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  402f42:	bf3c      	itt	cc
  402f44:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  402f48:	4770      	bxcc	lr
  402f4a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  402f4e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  402f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  402f56:	4770      	bx	lr
  402f58:	ea7f 6222 	mvns.w	r2, r2, asr #24
  402f5c:	bf16      	itet	ne
  402f5e:	4608      	movne	r0, r1
  402f60:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  402f64:	4601      	movne	r1, r0
  402f66:	0242      	lsls	r2, r0, #9
  402f68:	bf06      	itte	eq
  402f6a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  402f6e:	ea90 0f01 	teqeq	r0, r1
  402f72:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  402f76:	4770      	bx	lr

00402f78 <__aeabi_ui2f>:
  402f78:	f04f 0300 	mov.w	r3, #0
  402f7c:	e004      	b.n	402f88 <__aeabi_i2f+0x8>
  402f7e:	bf00      	nop

00402f80 <__aeabi_i2f>:
  402f80:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402f84:	bf48      	it	mi
  402f86:	4240      	negmi	r0, r0
  402f88:	ea5f 0c00 	movs.w	ip, r0
  402f8c:	bf08      	it	eq
  402f8e:	4770      	bxeq	lr
  402f90:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402f94:	4601      	mov	r1, r0
  402f96:	f04f 0000 	mov.w	r0, #0
  402f9a:	e01c      	b.n	402fd6 <__aeabi_l2f+0x2a>

00402f9c <__aeabi_ul2f>:
  402f9c:	ea50 0201 	orrs.w	r2, r0, r1
  402fa0:	bf08      	it	eq
  402fa2:	4770      	bxeq	lr
  402fa4:	f04f 0300 	mov.w	r3, #0
  402fa8:	e00a      	b.n	402fc0 <__aeabi_l2f+0x14>
  402faa:	bf00      	nop

00402fac <__aeabi_l2f>:
  402fac:	ea50 0201 	orrs.w	r2, r0, r1
  402fb0:	bf08      	it	eq
  402fb2:	4770      	bxeq	lr
  402fb4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  402fb8:	d502      	bpl.n	402fc0 <__aeabi_l2f+0x14>
  402fba:	4240      	negs	r0, r0
  402fbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402fc0:	ea5f 0c01 	movs.w	ip, r1
  402fc4:	bf02      	ittt	eq
  402fc6:	4684      	moveq	ip, r0
  402fc8:	4601      	moveq	r1, r0
  402fca:	2000      	moveq	r0, #0
  402fcc:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402fd0:	bf08      	it	eq
  402fd2:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  402fd6:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  402fda:	fabc f28c 	clz	r2, ip
  402fde:	3a08      	subs	r2, #8
  402fe0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402fe4:	db10      	blt.n	403008 <__aeabi_l2f+0x5c>
  402fe6:	fa01 fc02 	lsl.w	ip, r1, r2
  402fea:	4463      	add	r3, ip
  402fec:	fa00 fc02 	lsl.w	ip, r0, r2
  402ff0:	f1c2 0220 	rsb	r2, r2, #32
  402ff4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  402ff8:	fa20 f202 	lsr.w	r2, r0, r2
  402ffc:	eb43 0002 	adc.w	r0, r3, r2
  403000:	bf08      	it	eq
  403002:	f020 0001 	biceq.w	r0, r0, #1
  403006:	4770      	bx	lr
  403008:	f102 0220 	add.w	r2, r2, #32
  40300c:	fa01 fc02 	lsl.w	ip, r1, r2
  403010:	f1c2 0220 	rsb	r2, r2, #32
  403014:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  403018:	fa21 f202 	lsr.w	r2, r1, r2
  40301c:	eb43 0002 	adc.w	r0, r3, r2
  403020:	bf08      	it	eq
  403022:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  403026:	4770      	bx	lr

00403028 <__aeabi_fmul>:
  403028:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40302c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403030:	bf1e      	ittt	ne
  403032:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  403036:	ea92 0f0c 	teqne	r2, ip
  40303a:	ea93 0f0c 	teqne	r3, ip
  40303e:	d06f      	beq.n	403120 <__aeabi_fmul+0xf8>
  403040:	441a      	add	r2, r3
  403042:	ea80 0c01 	eor.w	ip, r0, r1
  403046:	0240      	lsls	r0, r0, #9
  403048:	bf18      	it	ne
  40304a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40304e:	d01e      	beq.n	40308e <__aeabi_fmul+0x66>
  403050:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  403054:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  403058:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40305c:	fba0 3101 	umull	r3, r1, r0, r1
  403060:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  403064:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  403068:	bf3e      	ittt	cc
  40306a:	0049      	lslcc	r1, r1, #1
  40306c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  403070:	005b      	lslcc	r3, r3, #1
  403072:	ea40 0001 	orr.w	r0, r0, r1
  403076:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40307a:	2afd      	cmp	r2, #253	; 0xfd
  40307c:	d81d      	bhi.n	4030ba <__aeabi_fmul+0x92>
  40307e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  403082:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403086:	bf08      	it	eq
  403088:	f020 0001 	biceq.w	r0, r0, #1
  40308c:	4770      	bx	lr
  40308e:	f090 0f00 	teq	r0, #0
  403092:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  403096:	bf08      	it	eq
  403098:	0249      	lsleq	r1, r1, #9
  40309a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40309e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  4030a2:	3a7f      	subs	r2, #127	; 0x7f
  4030a4:	bfc2      	ittt	gt
  4030a6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  4030aa:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  4030ae:	4770      	bxgt	lr
  4030b0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4030b4:	f04f 0300 	mov.w	r3, #0
  4030b8:	3a01      	subs	r2, #1
  4030ba:	dc5d      	bgt.n	403178 <__aeabi_fmul+0x150>
  4030bc:	f112 0f19 	cmn.w	r2, #25
  4030c0:	bfdc      	itt	le
  4030c2:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  4030c6:	4770      	bxle	lr
  4030c8:	f1c2 0200 	rsb	r2, r2, #0
  4030cc:	0041      	lsls	r1, r0, #1
  4030ce:	fa21 f102 	lsr.w	r1, r1, r2
  4030d2:	f1c2 0220 	rsb	r2, r2, #32
  4030d6:	fa00 fc02 	lsl.w	ip, r0, r2
  4030da:	ea5f 0031 	movs.w	r0, r1, rrx
  4030de:	f140 0000 	adc.w	r0, r0, #0
  4030e2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  4030e6:	bf08      	it	eq
  4030e8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4030ec:	4770      	bx	lr
  4030ee:	f092 0f00 	teq	r2, #0
  4030f2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  4030f6:	bf02      	ittt	eq
  4030f8:	0040      	lsleq	r0, r0, #1
  4030fa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  4030fe:	3a01      	subeq	r2, #1
  403100:	d0f9      	beq.n	4030f6 <__aeabi_fmul+0xce>
  403102:	ea40 000c 	orr.w	r0, r0, ip
  403106:	f093 0f00 	teq	r3, #0
  40310a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40310e:	bf02      	ittt	eq
  403110:	0049      	lsleq	r1, r1, #1
  403112:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  403116:	3b01      	subeq	r3, #1
  403118:	d0f9      	beq.n	40310e <__aeabi_fmul+0xe6>
  40311a:	ea41 010c 	orr.w	r1, r1, ip
  40311e:	e78f      	b.n	403040 <__aeabi_fmul+0x18>
  403120:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403124:	ea92 0f0c 	teq	r2, ip
  403128:	bf18      	it	ne
  40312a:	ea93 0f0c 	teqne	r3, ip
  40312e:	d00a      	beq.n	403146 <__aeabi_fmul+0x11e>
  403130:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  403134:	bf18      	it	ne
  403136:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40313a:	d1d8      	bne.n	4030ee <__aeabi_fmul+0xc6>
  40313c:	ea80 0001 	eor.w	r0, r0, r1
  403140:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  403144:	4770      	bx	lr
  403146:	f090 0f00 	teq	r0, #0
  40314a:	bf17      	itett	ne
  40314c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  403150:	4608      	moveq	r0, r1
  403152:	f091 0f00 	teqne	r1, #0
  403156:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40315a:	d014      	beq.n	403186 <__aeabi_fmul+0x15e>
  40315c:	ea92 0f0c 	teq	r2, ip
  403160:	d101      	bne.n	403166 <__aeabi_fmul+0x13e>
  403162:	0242      	lsls	r2, r0, #9
  403164:	d10f      	bne.n	403186 <__aeabi_fmul+0x15e>
  403166:	ea93 0f0c 	teq	r3, ip
  40316a:	d103      	bne.n	403174 <__aeabi_fmul+0x14c>
  40316c:	024b      	lsls	r3, r1, #9
  40316e:	bf18      	it	ne
  403170:	4608      	movne	r0, r1
  403172:	d108      	bne.n	403186 <__aeabi_fmul+0x15e>
  403174:	ea80 0001 	eor.w	r0, r0, r1
  403178:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40317c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  403180:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403184:	4770      	bx	lr
  403186:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40318a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40318e:	4770      	bx	lr

00403190 <__aeabi_fdiv>:
  403190:	f04f 0cff 	mov.w	ip, #255	; 0xff
  403194:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  403198:	bf1e      	ittt	ne
  40319a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40319e:	ea92 0f0c 	teqne	r2, ip
  4031a2:	ea93 0f0c 	teqne	r3, ip
  4031a6:	d069      	beq.n	40327c <__aeabi_fdiv+0xec>
  4031a8:	eba2 0203 	sub.w	r2, r2, r3
  4031ac:	ea80 0c01 	eor.w	ip, r0, r1
  4031b0:	0249      	lsls	r1, r1, #9
  4031b2:	ea4f 2040 	mov.w	r0, r0, lsl #9
  4031b6:	d037      	beq.n	403228 <__aeabi_fdiv+0x98>
  4031b8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  4031bc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  4031c0:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  4031c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  4031c8:	428b      	cmp	r3, r1
  4031ca:	bf38      	it	cc
  4031cc:	005b      	lslcc	r3, r3, #1
  4031ce:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  4031d2:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  4031d6:	428b      	cmp	r3, r1
  4031d8:	bf24      	itt	cs
  4031da:	1a5b      	subcs	r3, r3, r1
  4031dc:	ea40 000c 	orrcs.w	r0, r0, ip
  4031e0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  4031e4:	bf24      	itt	cs
  4031e6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  4031ea:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4031ee:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  4031f2:	bf24      	itt	cs
  4031f4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  4031f8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4031fc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  403200:	bf24      	itt	cs
  403202:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  403206:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40320a:	011b      	lsls	r3, r3, #4
  40320c:	bf18      	it	ne
  40320e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  403212:	d1e0      	bne.n	4031d6 <__aeabi_fdiv+0x46>
  403214:	2afd      	cmp	r2, #253	; 0xfd
  403216:	f63f af50 	bhi.w	4030ba <__aeabi_fmul+0x92>
  40321a:	428b      	cmp	r3, r1
  40321c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  403220:	bf08      	it	eq
  403222:	f020 0001 	biceq.w	r0, r0, #1
  403226:	4770      	bx	lr
  403228:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40322c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  403230:	327f      	adds	r2, #127	; 0x7f
  403232:	bfc2      	ittt	gt
  403234:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  403238:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40323c:	4770      	bxgt	lr
  40323e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  403242:	f04f 0300 	mov.w	r3, #0
  403246:	3a01      	subs	r2, #1
  403248:	e737      	b.n	4030ba <__aeabi_fmul+0x92>
  40324a:	f092 0f00 	teq	r2, #0
  40324e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  403252:	bf02      	ittt	eq
  403254:	0040      	lsleq	r0, r0, #1
  403256:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40325a:	3a01      	subeq	r2, #1
  40325c:	d0f9      	beq.n	403252 <__aeabi_fdiv+0xc2>
  40325e:	ea40 000c 	orr.w	r0, r0, ip
  403262:	f093 0f00 	teq	r3, #0
  403266:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40326a:	bf02      	ittt	eq
  40326c:	0049      	lsleq	r1, r1, #1
  40326e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  403272:	3b01      	subeq	r3, #1
  403274:	d0f9      	beq.n	40326a <__aeabi_fdiv+0xda>
  403276:	ea41 010c 	orr.w	r1, r1, ip
  40327a:	e795      	b.n	4031a8 <__aeabi_fdiv+0x18>
  40327c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  403280:	ea92 0f0c 	teq	r2, ip
  403284:	d108      	bne.n	403298 <__aeabi_fdiv+0x108>
  403286:	0242      	lsls	r2, r0, #9
  403288:	f47f af7d 	bne.w	403186 <__aeabi_fmul+0x15e>
  40328c:	ea93 0f0c 	teq	r3, ip
  403290:	f47f af70 	bne.w	403174 <__aeabi_fmul+0x14c>
  403294:	4608      	mov	r0, r1
  403296:	e776      	b.n	403186 <__aeabi_fmul+0x15e>
  403298:	ea93 0f0c 	teq	r3, ip
  40329c:	d104      	bne.n	4032a8 <__aeabi_fdiv+0x118>
  40329e:	024b      	lsls	r3, r1, #9
  4032a0:	f43f af4c 	beq.w	40313c <__aeabi_fmul+0x114>
  4032a4:	4608      	mov	r0, r1
  4032a6:	e76e      	b.n	403186 <__aeabi_fmul+0x15e>
  4032a8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  4032ac:	bf18      	it	ne
  4032ae:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  4032b2:	d1ca      	bne.n	40324a <__aeabi_fdiv+0xba>
  4032b4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  4032b8:	f47f af5c 	bne.w	403174 <__aeabi_fmul+0x14c>
  4032bc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4032c0:	f47f af3c 	bne.w	40313c <__aeabi_fmul+0x114>
  4032c4:	e75f      	b.n	403186 <__aeabi_fmul+0x15e>
  4032c6:	bf00      	nop

004032c8 <__gesf2>:
  4032c8:	f04f 3cff 	mov.w	ip, #4294967295
  4032cc:	e006      	b.n	4032dc <__cmpsf2+0x4>
  4032ce:	bf00      	nop

004032d0 <__lesf2>:
  4032d0:	f04f 0c01 	mov.w	ip, #1
  4032d4:	e002      	b.n	4032dc <__cmpsf2+0x4>
  4032d6:	bf00      	nop

004032d8 <__cmpsf2>:
  4032d8:	f04f 0c01 	mov.w	ip, #1
  4032dc:	f84d cd04 	str.w	ip, [sp, #-4]!
  4032e0:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4032e4:	ea4f 0341 	mov.w	r3, r1, lsl #1
  4032e8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  4032ec:	bf18      	it	ne
  4032ee:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4032f2:	d011      	beq.n	403318 <__cmpsf2+0x40>
  4032f4:	b001      	add	sp, #4
  4032f6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
  4032fa:	bf18      	it	ne
  4032fc:	ea90 0f01 	teqne	r0, r1
  403300:	bf58      	it	pl
  403302:	ebb2 0003 	subspl.w	r0, r2, r3
  403306:	bf88      	it	hi
  403308:	17c8      	asrhi	r0, r1, #31
  40330a:	bf38      	it	cc
  40330c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
  403310:	bf18      	it	ne
  403312:	f040 0001 	orrne.w	r0, r0, #1
  403316:	4770      	bx	lr
  403318:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40331c:	d102      	bne.n	403324 <__cmpsf2+0x4c>
  40331e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
  403322:	d105      	bne.n	403330 <__cmpsf2+0x58>
  403324:	ea7f 6c23 	mvns.w	ip, r3, asr #24
  403328:	d1e4      	bne.n	4032f4 <__cmpsf2+0x1c>
  40332a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
  40332e:	d0e1      	beq.n	4032f4 <__cmpsf2+0x1c>
  403330:	f85d 0b04 	ldr.w	r0, [sp], #4
  403334:	4770      	bx	lr
  403336:	bf00      	nop

00403338 <__aeabi_cfrcmple>:
  403338:	4684      	mov	ip, r0
  40333a:	4608      	mov	r0, r1
  40333c:	4661      	mov	r1, ip
  40333e:	e7ff      	b.n	403340 <__aeabi_cfcmpeq>

00403340 <__aeabi_cfcmpeq>:
  403340:	b50f      	push	{r0, r1, r2, r3, lr}
  403342:	f7ff ffc9 	bl	4032d8 <__cmpsf2>
  403346:	2800      	cmp	r0, #0
  403348:	bf48      	it	mi
  40334a:	f110 0f00 	cmnmi.w	r0, #0
  40334e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00403350 <__aeabi_fcmpeq>:
  403350:	f84d ed08 	str.w	lr, [sp, #-8]!
  403354:	f7ff fff4 	bl	403340 <__aeabi_cfcmpeq>
  403358:	bf0c      	ite	eq
  40335a:	2001      	moveq	r0, #1
  40335c:	2000      	movne	r0, #0
  40335e:	f85d fb08 	ldr.w	pc, [sp], #8
  403362:	bf00      	nop

00403364 <__aeabi_fcmplt>:
  403364:	f84d ed08 	str.w	lr, [sp, #-8]!
  403368:	f7ff ffea 	bl	403340 <__aeabi_cfcmpeq>
  40336c:	bf34      	ite	cc
  40336e:	2001      	movcc	r0, #1
  403370:	2000      	movcs	r0, #0
  403372:	f85d fb08 	ldr.w	pc, [sp], #8
  403376:	bf00      	nop

00403378 <__aeabi_fcmple>:
  403378:	f84d ed08 	str.w	lr, [sp, #-8]!
  40337c:	f7ff ffe0 	bl	403340 <__aeabi_cfcmpeq>
  403380:	bf94      	ite	ls
  403382:	2001      	movls	r0, #1
  403384:	2000      	movhi	r0, #0
  403386:	f85d fb08 	ldr.w	pc, [sp], #8
  40338a:	bf00      	nop

0040338c <__aeabi_fcmpge>:
  40338c:	f84d ed08 	str.w	lr, [sp, #-8]!
  403390:	f7ff ffd2 	bl	403338 <__aeabi_cfrcmple>
  403394:	bf94      	ite	ls
  403396:	2001      	movls	r0, #1
  403398:	2000      	movhi	r0, #0
  40339a:	f85d fb08 	ldr.w	pc, [sp], #8
  40339e:	bf00      	nop

004033a0 <__aeabi_fcmpgt>:
  4033a0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4033a4:	f7ff ffc8 	bl	403338 <__aeabi_cfrcmple>
  4033a8:	bf34      	ite	cc
  4033aa:	2001      	movcc	r0, #1
  4033ac:	2000      	movcs	r0, #0
  4033ae:	f85d fb08 	ldr.w	pc, [sp], #8
  4033b2:	bf00      	nop

004033b4 <__aeabi_f2iz>:
  4033b4:	ea4f 0240 	mov.w	r2, r0, lsl #1
  4033b8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  4033bc:	d30f      	bcc.n	4033de <__aeabi_f2iz+0x2a>
  4033be:	f04f 039e 	mov.w	r3, #158	; 0x9e
  4033c2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  4033c6:	d90d      	bls.n	4033e4 <__aeabi_f2iz+0x30>
  4033c8:	ea4f 2300 	mov.w	r3, r0, lsl #8
  4033cc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4033d0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4033d4:	fa23 f002 	lsr.w	r0, r3, r2
  4033d8:	bf18      	it	ne
  4033da:	4240      	negne	r0, r0
  4033dc:	4770      	bx	lr
  4033de:	f04f 0000 	mov.w	r0, #0
  4033e2:	4770      	bx	lr
  4033e4:	f112 0f61 	cmn.w	r2, #97	; 0x61
  4033e8:	d101      	bne.n	4033ee <__aeabi_f2iz+0x3a>
  4033ea:	0242      	lsls	r2, r0, #9
  4033ec:	d105      	bne.n	4033fa <__aeabi_f2iz+0x46>
  4033ee:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
  4033f2:	bf08      	it	eq
  4033f4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4033f8:	4770      	bx	lr
  4033fa:	f04f 0000 	mov.w	r0, #0
  4033fe:	4770      	bx	lr

00403400 <__aeabi_f2uiz>:
  403400:	0042      	lsls	r2, r0, #1
  403402:	d20e      	bcs.n	403422 <__aeabi_f2uiz+0x22>
  403404:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
  403408:	d30b      	bcc.n	403422 <__aeabi_f2uiz+0x22>
  40340a:	f04f 039e 	mov.w	r3, #158	; 0x9e
  40340e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
  403412:	d409      	bmi.n	403428 <__aeabi_f2uiz+0x28>
  403414:	ea4f 2300 	mov.w	r3, r0, lsl #8
  403418:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40341c:	fa23 f002 	lsr.w	r0, r3, r2
  403420:	4770      	bx	lr
  403422:	f04f 0000 	mov.w	r0, #0
  403426:	4770      	bx	lr
  403428:	f112 0f61 	cmn.w	r2, #97	; 0x61
  40342c:	d101      	bne.n	403432 <__aeabi_f2uiz+0x32>
  40342e:	0242      	lsls	r2, r0, #9
  403430:	d102      	bne.n	403438 <__aeabi_f2uiz+0x38>
  403432:	f04f 30ff 	mov.w	r0, #4294967295
  403436:	4770      	bx	lr
  403438:	f04f 0000 	mov.w	r0, #0
  40343c:	4770      	bx	lr
  40343e:	bf00      	nop

00403440 <atoff>:
  403440:	2100      	movs	r1, #0
  403442:	f001 b909 	b.w	404658 <strtof>
  403446:	bf00      	nop

00403448 <atoi>:
  403448:	2100      	movs	r1, #0
  40344a:	220a      	movs	r2, #10
  40344c:	f001 b9a6 	b.w	40479c <strtol>

00403450 <__libc_init_array>:
  403450:	b570      	push	{r4, r5, r6, lr}
  403452:	4e0f      	ldr	r6, [pc, #60]	; (403490 <__libc_init_array+0x40>)
  403454:	4d0f      	ldr	r5, [pc, #60]	; (403494 <__libc_init_array+0x44>)
  403456:	1b76      	subs	r6, r6, r5
  403458:	10b6      	asrs	r6, r6, #2
  40345a:	d007      	beq.n	40346c <__libc_init_array+0x1c>
  40345c:	3d04      	subs	r5, #4
  40345e:	2400      	movs	r4, #0
  403460:	3401      	adds	r4, #1
  403462:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403466:	4798      	blx	r3
  403468:	42a6      	cmp	r6, r4
  40346a:	d1f9      	bne.n	403460 <__libc_init_array+0x10>
  40346c:	4e0a      	ldr	r6, [pc, #40]	; (403498 <__libc_init_array+0x48>)
  40346e:	4d0b      	ldr	r5, [pc, #44]	; (40349c <__libc_init_array+0x4c>)
  403470:	f007 fee8 	bl	40b244 <_init>
  403474:	1b76      	subs	r6, r6, r5
  403476:	10b6      	asrs	r6, r6, #2
  403478:	d008      	beq.n	40348c <__libc_init_array+0x3c>
  40347a:	3d04      	subs	r5, #4
  40347c:	2400      	movs	r4, #0
  40347e:	3401      	adds	r4, #1
  403480:	f855 3f04 	ldr.w	r3, [r5, #4]!
  403484:	4798      	blx	r3
  403486:	42a6      	cmp	r6, r4
  403488:	d1f9      	bne.n	40347e <__libc_init_array+0x2e>
  40348a:	bd70      	pop	{r4, r5, r6, pc}
  40348c:	bd70      	pop	{r4, r5, r6, pc}
  40348e:	bf00      	nop
  403490:	0040b250 	.word	0x0040b250
  403494:	0040b250 	.word	0x0040b250
  403498:	0040b258 	.word	0x0040b258
  40349c:	0040b250 	.word	0x0040b250

004034a0 <iprintf>:
  4034a0:	b40f      	push	{r0, r1, r2, r3}
  4034a2:	b510      	push	{r4, lr}
  4034a4:	4b07      	ldr	r3, [pc, #28]	; (4034c4 <iprintf+0x24>)
  4034a6:	b082      	sub	sp, #8
  4034a8:	ac04      	add	r4, sp, #16
  4034aa:	f854 2b04 	ldr.w	r2, [r4], #4
  4034ae:	6818      	ldr	r0, [r3, #0]
  4034b0:	4623      	mov	r3, r4
  4034b2:	6881      	ldr	r1, [r0, #8]
  4034b4:	9401      	str	r4, [sp, #4]
  4034b6:	f002 fc29 	bl	405d0c <_vfiprintf_r>
  4034ba:	b002      	add	sp, #8
  4034bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  4034c0:	b004      	add	sp, #16
  4034c2:	4770      	bx	lr
  4034c4:	20000530 	.word	0x20000530

004034c8 <memset>:
  4034c8:	b4f0      	push	{r4, r5, r6, r7}
  4034ca:	0784      	lsls	r4, r0, #30
  4034cc:	d043      	beq.n	403556 <memset+0x8e>
  4034ce:	1e54      	subs	r4, r2, #1
  4034d0:	2a00      	cmp	r2, #0
  4034d2:	d03e      	beq.n	403552 <memset+0x8a>
  4034d4:	b2cd      	uxtb	r5, r1
  4034d6:	4603      	mov	r3, r0
  4034d8:	e003      	b.n	4034e2 <memset+0x1a>
  4034da:	1e62      	subs	r2, r4, #1
  4034dc:	2c00      	cmp	r4, #0
  4034de:	d038      	beq.n	403552 <memset+0x8a>
  4034e0:	4614      	mov	r4, r2
  4034e2:	f803 5b01 	strb.w	r5, [r3], #1
  4034e6:	079a      	lsls	r2, r3, #30
  4034e8:	d1f7      	bne.n	4034da <memset+0x12>
  4034ea:	2c03      	cmp	r4, #3
  4034ec:	d92a      	bls.n	403544 <memset+0x7c>
  4034ee:	b2cd      	uxtb	r5, r1
  4034f0:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4034f4:	2c0f      	cmp	r4, #15
  4034f6:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4034fa:	d915      	bls.n	403528 <memset+0x60>
  4034fc:	f1a4 0710 	sub.w	r7, r4, #16
  403500:	093f      	lsrs	r7, r7, #4
  403502:	f103 0610 	add.w	r6, r3, #16
  403506:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40350a:	461a      	mov	r2, r3
  40350c:	6015      	str	r5, [r2, #0]
  40350e:	6055      	str	r5, [r2, #4]
  403510:	6095      	str	r5, [r2, #8]
  403512:	60d5      	str	r5, [r2, #12]
  403514:	3210      	adds	r2, #16
  403516:	42b2      	cmp	r2, r6
  403518:	d1f8      	bne.n	40350c <memset+0x44>
  40351a:	f004 040f 	and.w	r4, r4, #15
  40351e:	3701      	adds	r7, #1
  403520:	2c03      	cmp	r4, #3
  403522:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  403526:	d90d      	bls.n	403544 <memset+0x7c>
  403528:	461e      	mov	r6, r3
  40352a:	4622      	mov	r2, r4
  40352c:	3a04      	subs	r2, #4
  40352e:	2a03      	cmp	r2, #3
  403530:	f846 5b04 	str.w	r5, [r6], #4
  403534:	d8fa      	bhi.n	40352c <memset+0x64>
  403536:	1f22      	subs	r2, r4, #4
  403538:	f022 0203 	bic.w	r2, r2, #3
  40353c:	3204      	adds	r2, #4
  40353e:	4413      	add	r3, r2
  403540:	f004 0403 	and.w	r4, r4, #3
  403544:	b12c      	cbz	r4, 403552 <memset+0x8a>
  403546:	b2c9      	uxtb	r1, r1
  403548:	441c      	add	r4, r3
  40354a:	f803 1b01 	strb.w	r1, [r3], #1
  40354e:	42a3      	cmp	r3, r4
  403550:	d1fb      	bne.n	40354a <memset+0x82>
  403552:	bcf0      	pop	{r4, r5, r6, r7}
  403554:	4770      	bx	lr
  403556:	4614      	mov	r4, r2
  403558:	4603      	mov	r3, r0
  40355a:	e7c6      	b.n	4034ea <memset+0x22>

0040355c <setbuf>:
  40355c:	2900      	cmp	r1, #0
  40355e:	bf0c      	ite	eq
  403560:	2202      	moveq	r2, #2
  403562:	2200      	movne	r2, #0
  403564:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403568:	f000 b800 	b.w	40356c <setvbuf>

0040356c <setvbuf>:
  40356c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403570:	4d3c      	ldr	r5, [pc, #240]	; (403664 <setvbuf+0xf8>)
  403572:	4604      	mov	r4, r0
  403574:	682d      	ldr	r5, [r5, #0]
  403576:	4688      	mov	r8, r1
  403578:	4616      	mov	r6, r2
  40357a:	461f      	mov	r7, r3
  40357c:	b115      	cbz	r5, 403584 <setvbuf+0x18>
  40357e:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403580:	2b00      	cmp	r3, #0
  403582:	d04f      	beq.n	403624 <setvbuf+0xb8>
  403584:	2e02      	cmp	r6, #2
  403586:	d830      	bhi.n	4035ea <setvbuf+0x7e>
  403588:	2f00      	cmp	r7, #0
  40358a:	db2e      	blt.n	4035ea <setvbuf+0x7e>
  40358c:	4628      	mov	r0, r5
  40358e:	4621      	mov	r1, r4
  403590:	f004 faf2 	bl	407b78 <_fflush_r>
  403594:	89a3      	ldrh	r3, [r4, #12]
  403596:	2200      	movs	r2, #0
  403598:	6062      	str	r2, [r4, #4]
  40359a:	61a2      	str	r2, [r4, #24]
  40359c:	061a      	lsls	r2, r3, #24
  40359e:	d428      	bmi.n	4035f2 <setvbuf+0x86>
  4035a0:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  4035a4:	b29b      	uxth	r3, r3
  4035a6:	2e02      	cmp	r6, #2
  4035a8:	81a3      	strh	r3, [r4, #12]
  4035aa:	d02d      	beq.n	403608 <setvbuf+0x9c>
  4035ac:	f1b8 0f00 	cmp.w	r8, #0
  4035b0:	d03c      	beq.n	40362c <setvbuf+0xc0>
  4035b2:	2e01      	cmp	r6, #1
  4035b4:	d013      	beq.n	4035de <setvbuf+0x72>
  4035b6:	b29b      	uxth	r3, r3
  4035b8:	f003 0008 	and.w	r0, r3, #8
  4035bc:	4a2a      	ldr	r2, [pc, #168]	; (403668 <setvbuf+0xfc>)
  4035be:	b280      	uxth	r0, r0
  4035c0:	63ea      	str	r2, [r5, #60]	; 0x3c
  4035c2:	f8c4 8000 	str.w	r8, [r4]
  4035c6:	f8c4 8010 	str.w	r8, [r4, #16]
  4035ca:	6167      	str	r7, [r4, #20]
  4035cc:	b178      	cbz	r0, 4035ee <setvbuf+0x82>
  4035ce:	f013 0f03 	tst.w	r3, #3
  4035d2:	bf18      	it	ne
  4035d4:	2700      	movne	r7, #0
  4035d6:	60a7      	str	r7, [r4, #8]
  4035d8:	2000      	movs	r0, #0
  4035da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4035de:	f043 0301 	orr.w	r3, r3, #1
  4035e2:	427a      	negs	r2, r7
  4035e4:	81a3      	strh	r3, [r4, #12]
  4035e6:	61a2      	str	r2, [r4, #24]
  4035e8:	e7e5      	b.n	4035b6 <setvbuf+0x4a>
  4035ea:	f04f 30ff 	mov.w	r0, #4294967295
  4035ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4035f2:	4628      	mov	r0, r5
  4035f4:	6921      	ldr	r1, [r4, #16]
  4035f6:	f004 fc1f 	bl	407e38 <_free_r>
  4035fa:	89a3      	ldrh	r3, [r4, #12]
  4035fc:	2e02      	cmp	r6, #2
  4035fe:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  403602:	b29b      	uxth	r3, r3
  403604:	81a3      	strh	r3, [r4, #12]
  403606:	d1d1      	bne.n	4035ac <setvbuf+0x40>
  403608:	2000      	movs	r0, #0
  40360a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40360e:	f043 0302 	orr.w	r3, r3, #2
  403612:	2500      	movs	r5, #0
  403614:	2101      	movs	r1, #1
  403616:	81a3      	strh	r3, [r4, #12]
  403618:	60a5      	str	r5, [r4, #8]
  40361a:	6022      	str	r2, [r4, #0]
  40361c:	6122      	str	r2, [r4, #16]
  40361e:	6161      	str	r1, [r4, #20]
  403620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403624:	4628      	mov	r0, r5
  403626:	f004 fac3 	bl	407bb0 <__sinit>
  40362a:	e7ab      	b.n	403584 <setvbuf+0x18>
  40362c:	2f00      	cmp	r7, #0
  40362e:	bf08      	it	eq
  403630:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  403634:	4638      	mov	r0, r7
  403636:	f005 faa9 	bl	408b8c <malloc>
  40363a:	4680      	mov	r8, r0
  40363c:	b128      	cbz	r0, 40364a <setvbuf+0xde>
  40363e:	89a3      	ldrh	r3, [r4, #12]
  403640:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403644:	b29b      	uxth	r3, r3
  403646:	81a3      	strh	r3, [r4, #12]
  403648:	e7b3      	b.n	4035b2 <setvbuf+0x46>
  40364a:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40364e:	f005 fa9d 	bl	408b8c <malloc>
  403652:	4680      	mov	r8, r0
  403654:	b918      	cbnz	r0, 40365e <setvbuf+0xf2>
  403656:	89a3      	ldrh	r3, [r4, #12]
  403658:	f04f 30ff 	mov.w	r0, #4294967295
  40365c:	e7d5      	b.n	40360a <setvbuf+0x9e>
  40365e:	f44f 6780 	mov.w	r7, #1024	; 0x400
  403662:	e7ec      	b.n	40363e <setvbuf+0xd2>
  403664:	20000530 	.word	0x20000530
  403668:	00407ba5 	.word	0x00407ba5

0040366c <snprintf>:
  40366c:	b40c      	push	{r2, r3}
  40366e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403670:	4b17      	ldr	r3, [pc, #92]	; (4036d0 <snprintf+0x64>)
  403672:	1e0c      	subs	r4, r1, #0
  403674:	b09d      	sub	sp, #116	; 0x74
  403676:	681f      	ldr	r7, [r3, #0]
  403678:	db24      	blt.n	4036c4 <snprintf+0x58>
  40367a:	f44f 7302 	mov.w	r3, #520	; 0x208
  40367e:	ad23      	add	r5, sp, #140	; 0x8c
  403680:	bf14      	ite	ne
  403682:	f104 36ff 	addne.w	r6, r4, #4294967295
  403686:	4626      	moveq	r6, r4
  403688:	9002      	str	r0, [sp, #8]
  40368a:	9006      	str	r0, [sp, #24]
  40368c:	f8ad 3014 	strh.w	r3, [sp, #20]
  403690:	f64f 7eff 	movw	lr, #65535	; 0xffff
  403694:	462b      	mov	r3, r5
  403696:	4638      	mov	r0, r7
  403698:	a902      	add	r1, sp, #8
  40369a:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40369c:	9604      	str	r6, [sp, #16]
  40369e:	9607      	str	r6, [sp, #28]
  4036a0:	9501      	str	r5, [sp, #4]
  4036a2:	f8ad e016 	strh.w	lr, [sp, #22]
  4036a6:	f001 f885 	bl	4047b4 <_svfprintf_r>
  4036aa:	1c43      	adds	r3, r0, #1
  4036ac:	bfbc      	itt	lt
  4036ae:	238b      	movlt	r3, #139	; 0x8b
  4036b0:	603b      	strlt	r3, [r7, #0]
  4036b2:	b114      	cbz	r4, 4036ba <snprintf+0x4e>
  4036b4:	9b02      	ldr	r3, [sp, #8]
  4036b6:	2200      	movs	r2, #0
  4036b8:	701a      	strb	r2, [r3, #0]
  4036ba:	b01d      	add	sp, #116	; 0x74
  4036bc:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4036c0:	b002      	add	sp, #8
  4036c2:	4770      	bx	lr
  4036c4:	238b      	movs	r3, #139	; 0x8b
  4036c6:	603b      	str	r3, [r7, #0]
  4036c8:	f04f 30ff 	mov.w	r0, #4294967295
  4036cc:	e7f5      	b.n	4036ba <snprintf+0x4e>
  4036ce:	bf00      	nop
  4036d0:	20000530 	.word	0x20000530

004036d4 <sulp>:
  4036d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4036d8:	460d      	mov	r5, r1
  4036da:	4690      	mov	r8, r2
  4036dc:	f006 f91c 	bl	409918 <__ulp>
  4036e0:	4606      	mov	r6, r0
  4036e2:	460f      	mov	r7, r1
  4036e4:	f1b8 0f00 	cmp.w	r8, #0
  4036e8:	d00f      	beq.n	40370a <sulp+0x36>
  4036ea:	f3c5 530a 	ubfx	r3, r5, #20, #11
  4036ee:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4036f2:	2b00      	cmp	r3, #0
  4036f4:	dd09      	ble.n	40370a <sulp+0x36>
  4036f6:	051c      	lsls	r4, r3, #20
  4036f8:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  4036fc:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  403700:	2200      	movs	r2, #0
  403702:	f7ff f871 	bl	4027e8 <__aeabi_dmul>
  403706:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40370a:	4630      	mov	r0, r6
  40370c:	4639      	mov	r1, r7
  40370e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403712:	bf00      	nop
  403714:	0000      	movs	r0, r0
	...

00403718 <_strtod_r>:
  403718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40371c:	b09f      	sub	sp, #124	; 0x7c
  40371e:	460d      	mov	r5, r1
  403720:	9119      	str	r1, [sp, #100]	; 0x64
  403722:	4683      	mov	fp, r0
  403724:	9205      	str	r2, [sp, #20]
  403726:	2000      	movs	r0, #0
  403728:	460a      	mov	r2, r1
  40372a:	2100      	movs	r1, #0
  40372c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403730:	2300      	movs	r3, #0
  403732:	931a      	str	r3, [sp, #104]	; 0x68
  403734:	4616      	mov	r6, r2
  403736:	f812 4b01 	ldrb.w	r4, [r2], #1
  40373a:	2c2d      	cmp	r4, #45	; 0x2d
  40373c:	f200 8158 	bhi.w	4039f0 <_strtod_r+0x2d8>
  403740:	e8df f014 	tbh	[pc, r4, lsl #1]
  403744:	01560039 	.word	0x01560039
  403748:	01560156 	.word	0x01560156
  40374c:	01560156 	.word	0x01560156
  403750:	01560156 	.word	0x01560156
  403754:	007c0156 	.word	0x007c0156
  403758:	007c007c 	.word	0x007c007c
  40375c:	007c007c 	.word	0x007c007c
  403760:	01560156 	.word	0x01560156
  403764:	01560156 	.word	0x01560156
  403768:	01560156 	.word	0x01560156
  40376c:	01560156 	.word	0x01560156
  403770:	01560156 	.word	0x01560156
  403774:	01560156 	.word	0x01560156
  403778:	01560156 	.word	0x01560156
  40377c:	01560156 	.word	0x01560156
  403780:	01560156 	.word	0x01560156
  403784:	0156007c 	.word	0x0156007c
  403788:	01560156 	.word	0x01560156
  40378c:	01560156 	.word	0x01560156
  403790:	01560156 	.word	0x01560156
  403794:	01560156 	.word	0x01560156
  403798:	004d0156 	.word	0x004d0156
  40379c:	007e0156 	.word	0x007e0156
  4037a0:	2300      	movs	r3, #0
  4037a2:	2101      	movs	r1, #1
  4037a4:	469a      	mov	sl, r3
  4037a6:	910b      	str	r1, [sp, #44]	; 0x2c
  4037a8:	2800      	cmp	r0, #0
  4037aa:	f040 8151 	bne.w	403a50 <_strtod_r+0x338>
  4037ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4037b0:	2a00      	cmp	r2, #0
  4037b2:	f040 814d 	bne.w	403a50 <_strtod_r+0x338>
  4037b6:	2000      	movs	r0, #0
  4037b8:	f04f 0800 	mov.w	r8, #0
  4037bc:	f04f 0900 	mov.w	r9, #0
  4037c0:	9519      	str	r5, [sp, #100]	; 0x64
  4037c2:	9007      	str	r0, [sp, #28]
  4037c4:	9905      	ldr	r1, [sp, #20]
  4037c6:	b109      	cbz	r1, 4037cc <_strtod_r+0xb4>
  4037c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4037ca:	600b      	str	r3, [r1, #0]
  4037cc:	9a07      	ldr	r2, [sp, #28]
  4037ce:	2a00      	cmp	r2, #0
  4037d0:	f040 809e 	bne.w	403910 <_strtod_r+0x1f8>
  4037d4:	4640      	mov	r0, r8
  4037d6:	4649      	mov	r1, r9
  4037d8:	b01f      	add	sp, #124	; 0x7c
  4037da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4037de:	2300      	movs	r3, #0
  4037e0:	9307      	str	r3, [sp, #28]
  4037e2:	1c73      	adds	r3, r6, #1
  4037e4:	9319      	str	r3, [sp, #100]	; 0x64
  4037e6:	7874      	ldrb	r4, [r6, #1]
  4037e8:	2c00      	cmp	r4, #0
  4037ea:	d0e4      	beq.n	4037b6 <_strtod_r+0x9e>
  4037ec:	2c30      	cmp	r4, #48	; 0x30
  4037ee:	461e      	mov	r6, r3
  4037f0:	f000 8103 	beq.w	4039fa <_strtod_r+0x2e2>
  4037f4:	2300      	movs	r3, #0
  4037f6:	9606      	str	r6, [sp, #24]
  4037f8:	930a      	str	r3, [sp, #40]	; 0x28
  4037fa:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  4037fe:	2700      	movs	r7, #0
  403800:	2b09      	cmp	r3, #9
  403802:	46b9      	mov	r9, r7
  403804:	463e      	mov	r6, r7
  403806:	d81e      	bhi.n	403846 <_strtod_r+0x12e>
  403808:	9806      	ldr	r0, [sp, #24]
  40380a:	1c43      	adds	r3, r0, #1
  40380c:	e00e      	b.n	40382c <_strtod_r+0x114>
  40380e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403812:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  403816:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40381a:	9319      	str	r3, [sp, #100]	; 0x64
  40381c:	4698      	mov	r8, r3
  40381e:	f813 4b01 	ldrb.w	r4, [r3], #1
  403822:	3601      	adds	r6, #1
  403824:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403828:	2a09      	cmp	r2, #9
  40382a:	d80e      	bhi.n	40384a <_strtod_r+0x132>
  40382c:	2e08      	cmp	r6, #8
  40382e:	ddee      	ble.n	40380e <_strtod_r+0xf6>
  403830:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  403834:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  403838:	3f30      	subs	r7, #48	; 0x30
  40383a:	e7ee      	b.n	40381a <_strtod_r+0x102>
  40383c:	9219      	str	r2, [sp, #100]	; 0x64
  40383e:	e779      	b.n	403734 <_strtod_r+0x1c>
  403840:	2201      	movs	r2, #1
  403842:	9207      	str	r2, [sp, #28]
  403844:	e7cd      	b.n	4037e2 <_strtod_r+0xca>
  403846:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40384a:	4658      	mov	r0, fp
  40384c:	f005 f92a 	bl	408aa4 <_localeconv_r>
  403850:	f8d0 a000 	ldr.w	sl, [r0]
  403854:	4658      	mov	r0, fp
  403856:	f005 f925 	bl	408aa4 <_localeconv_r>
  40385a:	6800      	ldr	r0, [r0, #0]
  40385c:	f006 fc12 	bl	40a084 <strlen>
  403860:	4651      	mov	r1, sl
  403862:	4602      	mov	r2, r0
  403864:	4640      	mov	r0, r8
  403866:	f006 fc3d 	bl	40a0e4 <strncmp>
  40386a:	4680      	mov	r8, r0
  40386c:	2800      	cmp	r0, #0
  40386e:	f000 8146 	beq.w	403afe <_strtod_r+0x3e6>
  403872:	2000      	movs	r0, #0
  403874:	4603      	mov	r3, r0
  403876:	900b      	str	r0, [sp, #44]	; 0x2c
  403878:	46b2      	mov	sl, r6
  40387a:	f024 0220 	bic.w	r2, r4, #32
  40387e:	2a45      	cmp	r2, #69	; 0x45
  403880:	f000 80e2 	beq.w	403a48 <_strtod_r+0x330>
  403884:	2100      	movs	r1, #0
  403886:	f1ba 0f00 	cmp.w	sl, #0
  40388a:	d055      	beq.n	403938 <_strtod_r+0x220>
  40388c:	1acb      	subs	r3, r1, r3
  40388e:	4648      	mov	r0, r9
  403890:	9308      	str	r3, [sp, #32]
  403892:	f7fe ff33 	bl	4026fc <__aeabi_ui2d>
  403896:	f1ba 0f10 	cmp.w	sl, #16
  40389a:	bfb4      	ite	lt
  40389c:	46d0      	movlt	r8, sl
  40389e:	f04f 0810 	movge.w	r8, #16
  4038a2:	2e00      	cmp	r6, #0
  4038a4:	bf08      	it	eq
  4038a6:	4656      	moveq	r6, sl
  4038a8:	f1b8 0f09 	cmp.w	r8, #9
  4038ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4038b0:	dd13      	ble.n	4038da <_strtod_r+0x1c2>
  4038b2:	4ba0      	ldr	r3, [pc, #640]	; (403b34 <_strtod_r+0x41c>)
  4038b4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  4038b8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  4038bc:	f7fe ff94 	bl	4027e8 <__aeabi_dmul>
  4038c0:	4604      	mov	r4, r0
  4038c2:	4638      	mov	r0, r7
  4038c4:	460d      	mov	r5, r1
  4038c6:	f7fe ff19 	bl	4026fc <__aeabi_ui2d>
  4038ca:	4602      	mov	r2, r0
  4038cc:	460b      	mov	r3, r1
  4038ce:	4620      	mov	r0, r4
  4038d0:	4629      	mov	r1, r5
  4038d2:	f7fe fdd7 	bl	402484 <__adddf3>
  4038d6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4038da:	f1ba 0f0f 	cmp.w	sl, #15
  4038de:	f300 812b 	bgt.w	403b38 <_strtod_r+0x420>
  4038e2:	9908      	ldr	r1, [sp, #32]
  4038e4:	2900      	cmp	r1, #0
  4038e6:	f000 80ac 	beq.w	403a42 <_strtod_r+0x32a>
  4038ea:	f340 8581 	ble.w	4043f0 <_strtod_r+0xcd8>
  4038ee:	9a08      	ldr	r2, [sp, #32]
  4038f0:	2a16      	cmp	r2, #22
  4038f2:	f300 84f1 	bgt.w	4042d8 <_strtod_r+0xbc0>
  4038f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4038fa:	498e      	ldr	r1, [pc, #568]	; (403b34 <_strtod_r+0x41c>)
  4038fc:	9808      	ldr	r0, [sp, #32]
  4038fe:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  403902:	e9da 0100 	ldrd	r0, r1, [sl]
  403906:	f7fe ff6f 	bl	4027e8 <__aeabi_dmul>
  40390a:	4680      	mov	r8, r0
  40390c:	4689      	mov	r9, r1
  40390e:	e759      	b.n	4037c4 <_strtod_r+0xac>
  403910:	4640      	mov	r0, r8
  403912:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  403916:	b01f      	add	sp, #124	; 0x7c
  403918:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40391c:	4633      	mov	r3, r6
  40391e:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  403922:	2a08      	cmp	r2, #8
  403924:	f240 833d 	bls.w	403fa2 <_strtod_r+0x88a>
  403928:	f024 0220 	bic.w	r2, r4, #32
  40392c:	2a45      	cmp	r2, #69	; 0x45
  40392e:	4618      	mov	r0, r3
  403930:	f43f af36 	beq.w	4037a0 <_strtod_r+0x88>
  403934:	2101      	movs	r1, #1
  403936:	910b      	str	r1, [sp, #44]	; 0x2c
  403938:	2800      	cmp	r0, #0
  40393a:	d171      	bne.n	403a20 <_strtod_r+0x308>
  40393c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40393e:	2b00      	cmp	r3, #0
  403940:	d16e      	bne.n	403a20 <_strtod_r+0x308>
  403942:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403944:	2800      	cmp	r0, #0
  403946:	f47f af36 	bne.w	4037b6 <_strtod_r+0x9e>
  40394a:	3c49      	subs	r4, #73	; 0x49
  40394c:	2c25      	cmp	r4, #37	; 0x25
  40394e:	f63f af32 	bhi.w	4037b6 <_strtod_r+0x9e>
  403952:	a101      	add	r1, pc, #4	; (adr r1, 403958 <_strtod_r+0x240>)
  403954:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  403958:	0040401d 	.word	0x0040401d
  40395c:	004037b7 	.word	0x004037b7
  403960:	004037b7 	.word	0x004037b7
  403964:	004037b7 	.word	0x004037b7
  403968:	004037b7 	.word	0x004037b7
  40396c:	00403fe5 	.word	0x00403fe5
  403970:	004037b7 	.word	0x004037b7
  403974:	004037b7 	.word	0x004037b7
  403978:	004037b7 	.word	0x004037b7
  40397c:	004037b7 	.word	0x004037b7
  403980:	004037b7 	.word	0x004037b7
  403984:	004037b7 	.word	0x004037b7
  403988:	004037b7 	.word	0x004037b7
  40398c:	004037b7 	.word	0x004037b7
  403990:	004037b7 	.word	0x004037b7
  403994:	004037b7 	.word	0x004037b7
  403998:	004037b7 	.word	0x004037b7
  40399c:	004037b7 	.word	0x004037b7
  4039a0:	004037b7 	.word	0x004037b7
  4039a4:	004037b7 	.word	0x004037b7
  4039a8:	004037b7 	.word	0x004037b7
  4039ac:	004037b7 	.word	0x004037b7
  4039b0:	004037b7 	.word	0x004037b7
  4039b4:	004037b7 	.word	0x004037b7
  4039b8:	004037b7 	.word	0x004037b7
  4039bc:	004037b7 	.word	0x004037b7
  4039c0:	004037b7 	.word	0x004037b7
  4039c4:	004037b7 	.word	0x004037b7
  4039c8:	004037b7 	.word	0x004037b7
  4039cc:	004037b7 	.word	0x004037b7
  4039d0:	004037b7 	.word	0x004037b7
  4039d4:	004037b7 	.word	0x004037b7
  4039d8:	0040401d 	.word	0x0040401d
  4039dc:	004037b7 	.word	0x004037b7
  4039e0:	004037b7 	.word	0x004037b7
  4039e4:	004037b7 	.word	0x004037b7
  4039e8:	004037b7 	.word	0x004037b7
  4039ec:	00403fe5 	.word	0x00403fe5
  4039f0:	2000      	movs	r0, #0
  4039f2:	2c30      	cmp	r4, #48	; 0x30
  4039f4:	9007      	str	r0, [sp, #28]
  4039f6:	f47f aefd 	bne.w	4037f4 <_strtod_r+0xdc>
  4039fa:	7873      	ldrb	r3, [r6, #1]
  4039fc:	2b58      	cmp	r3, #88	; 0x58
  4039fe:	f000 8337 	beq.w	404070 <_strtod_r+0x958>
  403a02:	2b78      	cmp	r3, #120	; 0x78
  403a04:	f000 8334 	beq.w	404070 <_strtod_r+0x958>
  403a08:	3601      	adds	r6, #1
  403a0a:	9619      	str	r6, [sp, #100]	; 0x64
  403a0c:	4633      	mov	r3, r6
  403a0e:	f816 4b01 	ldrb.w	r4, [r6], #1
  403a12:	2c30      	cmp	r4, #48	; 0x30
  403a14:	d0f9      	beq.n	403a0a <_strtod_r+0x2f2>
  403a16:	b11c      	cbz	r4, 403a20 <_strtod_r+0x308>
  403a18:	9306      	str	r3, [sp, #24]
  403a1a:	2301      	movs	r3, #1
  403a1c:	930a      	str	r3, [sp, #40]	; 0x28
  403a1e:	e6ec      	b.n	4037fa <_strtod_r+0xe2>
  403a20:	f04f 0800 	mov.w	r8, #0
  403a24:	f04f 0900 	mov.w	r9, #0
  403a28:	e6cc      	b.n	4037c4 <_strtod_r+0xac>
  403a2a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  403a2e:	f04f 30ff 	mov.w	r0, #4294967295
  403a32:	9303      	str	r3, [sp, #12]
  403a34:	9002      	str	r0, [sp, #8]
  403a36:	0722      	lsls	r2, r4, #28
  403a38:	bf42      	ittt	mi
  403a3a:	9903      	ldrmi	r1, [sp, #12]
  403a3c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  403a40:	9103      	strmi	r1, [sp, #12]
  403a42:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  403a46:	e6bd      	b.n	4037c4 <_strtod_r+0xac>
  403a48:	f1ba 0f00 	cmp.w	sl, #0
  403a4c:	f43f aeac 	beq.w	4037a8 <_strtod_r+0x90>
  403a50:	9d19      	ldr	r5, [sp, #100]	; 0x64
  403a52:	1c6a      	adds	r2, r5, #1
  403a54:	9219      	str	r2, [sp, #100]	; 0x64
  403a56:	786c      	ldrb	r4, [r5, #1]
  403a58:	2c2b      	cmp	r4, #43	; 0x2b
  403a5a:	f000 824b 	beq.w	403ef4 <_strtod_r+0x7dc>
  403a5e:	2c2d      	cmp	r4, #45	; 0x2d
  403a60:	f040 8245 	bne.w	403eee <_strtod_r+0x7d6>
  403a64:	2101      	movs	r1, #1
  403a66:	9108      	str	r1, [sp, #32]
  403a68:	1caa      	adds	r2, r5, #2
  403a6a:	9219      	str	r2, [sp, #100]	; 0x64
  403a6c:	78ac      	ldrb	r4, [r5, #2]
  403a6e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403a72:	2a09      	cmp	r2, #9
  403a74:	f200 81e5 	bhi.w	403e42 <_strtod_r+0x72a>
  403a78:	2c30      	cmp	r4, #48	; 0x30
  403a7a:	d106      	bne.n	403a8a <_strtod_r+0x372>
  403a7c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403a7e:	3201      	adds	r2, #1
  403a80:	9219      	str	r2, [sp, #100]	; 0x64
  403a82:	f812 4b01 	ldrb.w	r4, [r2], #1
  403a86:	2c30      	cmp	r4, #48	; 0x30
  403a88:	d0fa      	beq.n	403a80 <_strtod_r+0x368>
  403a8a:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  403a8e:	2a08      	cmp	r2, #8
  403a90:	f63f aef8 	bhi.w	403884 <_strtod_r+0x16c>
  403a94:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403a96:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  403a9a:	f102 0801 	add.w	r8, r2, #1
  403a9e:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  403aa2:	7854      	ldrb	r4, [r2, #1]
  403aa4:	920e      	str	r2, [sp, #56]	; 0x38
  403aa6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403aaa:	2a09      	cmp	r2, #9
  403aac:	d811      	bhi.n	403ad2 <_strtod_r+0x3ba>
  403aae:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ab0:	f102 0c02 	add.w	ip, r2, #2
  403ab4:	4662      	mov	r2, ip
  403ab6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  403aba:	9219      	str	r2, [sp, #100]	; 0x64
  403abc:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  403ac0:	4690      	mov	r8, r2
  403ac2:	f812 4b01 	ldrb.w	r4, [r2], #1
  403ac6:	3930      	subs	r1, #48	; 0x30
  403ac8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  403acc:	f1bc 0f09 	cmp.w	ip, #9
  403ad0:	d9f1      	bls.n	403ab6 <_strtod_r+0x39e>
  403ad2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403ad4:	ebc2 0808 	rsb	r8, r2, r8
  403ad8:	f1b8 0f08 	cmp.w	r8, #8
  403adc:	f300 83f4 	bgt.w	4042c8 <_strtod_r+0xbb0>
  403ae0:	f644 621f 	movw	r2, #19999	; 0x4e1f
  403ae4:	4291      	cmp	r1, r2
  403ae6:	bfa8      	it	ge
  403ae8:	4611      	movge	r1, r2
  403aea:	9a08      	ldr	r2, [sp, #32]
  403aec:	2a00      	cmp	r2, #0
  403aee:	f43f aeca 	beq.w	403886 <_strtod_r+0x16e>
  403af2:	4249      	negs	r1, r1
  403af4:	f1ba 0f00 	cmp.w	sl, #0
  403af8:	f47f aec8 	bne.w	40388c <_strtod_r+0x174>
  403afc:	e71c      	b.n	403938 <_strtod_r+0x220>
  403afe:	4658      	mov	r0, fp
  403b00:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403b02:	f004 ffcf 	bl	408aa4 <_localeconv_r>
  403b06:	6800      	ldr	r0, [r0, #0]
  403b08:	f006 fabc 	bl	40a084 <strlen>
  403b0c:	1823      	adds	r3, r4, r0
  403b0e:	9319      	str	r3, [sp, #100]	; 0x64
  403b10:	5c24      	ldrb	r4, [r4, r0]
  403b12:	2e00      	cmp	r6, #0
  403b14:	f040 81c4 	bne.w	403ea0 <_strtod_r+0x788>
  403b18:	2c30      	cmp	r4, #48	; 0x30
  403b1a:	f47f aeff 	bne.w	40391c <_strtod_r+0x204>
  403b1e:	461a      	mov	r2, r3
  403b20:	4633      	mov	r3, r6
  403b22:	e000      	b.n	403b26 <_strtod_r+0x40e>
  403b24:	460a      	mov	r2, r1
  403b26:	1c51      	adds	r1, r2, #1
  403b28:	9119      	str	r1, [sp, #100]	; 0x64
  403b2a:	7854      	ldrb	r4, [r2, #1]
  403b2c:	3301      	adds	r3, #1
  403b2e:	2c30      	cmp	r4, #48	; 0x30
  403b30:	d0f8      	beq.n	403b24 <_strtod_r+0x40c>
  403b32:	e6f4      	b.n	40391e <_strtod_r+0x206>
  403b34:	0040b148 	.word	0x0040b148
  403b38:	9b08      	ldr	r3, [sp, #32]
  403b3a:	ebc8 080a 	rsb	r8, r8, sl
  403b3e:	4498      	add	r8, r3
  403b40:	f1b8 0f00 	cmp.w	r8, #0
  403b44:	f340 836b 	ble.w	40421e <_strtod_r+0xb06>
  403b48:	f018 010f 	ands.w	r1, r8, #15
  403b4c:	d00a      	beq.n	403b64 <_strtod_r+0x44c>
  403b4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403b52:	48a7      	ldr	r0, [pc, #668]	; (403df0 <_strtod_r+0x6d8>)
  403b54:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  403b58:	e9d1 0100 	ldrd	r0, r1, [r1]
  403b5c:	f7fe fe44 	bl	4027e8 <__aeabi_dmul>
  403b60:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403b64:	f038 040f 	bics.w	r4, r8, #15
  403b68:	f040 81ca 	bne.w	403f00 <_strtod_r+0x7e8>
  403b6c:	2000      	movs	r0, #0
  403b6e:	900a      	str	r0, [sp, #40]	; 0x28
  403b70:	f8cd 9000 	str.w	r9, [sp]
  403b74:	9906      	ldr	r1, [sp, #24]
  403b76:	4632      	mov	r2, r6
  403b78:	4653      	mov	r3, sl
  403b7a:	4658      	mov	r0, fp
  403b7c:	f005 fc4e 	bl	40941c <__s2b>
  403b80:	900b      	str	r0, [sp, #44]	; 0x2c
  403b82:	2800      	cmp	r0, #0
  403b84:	f000 82d7 	beq.w	404136 <_strtod_r+0xa1e>
  403b88:	9b08      	ldr	r3, [sp, #32]
  403b8a:	9908      	ldr	r1, [sp, #32]
  403b8c:	2000      	movs	r0, #0
  403b8e:	2b00      	cmp	r3, #0
  403b90:	f1c3 0300 	rsb	r3, r3, #0
  403b94:	bfa8      	it	ge
  403b96:	4603      	movge	r3, r0
  403b98:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  403b9c:	9006      	str	r0, [sp, #24]
  403b9e:	930e      	str	r3, [sp, #56]	; 0x38
  403ba0:	910f      	str	r1, [sp, #60]	; 0x3c
  403ba2:	4607      	mov	r7, r0
  403ba4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403ba6:	4658      	mov	r0, fp
  403ba8:	6851      	ldr	r1, [r2, #4]
  403baa:	f005 fbbd 	bl	409328 <_Balloc>
  403bae:	4606      	mov	r6, r0
  403bb0:	2800      	cmp	r0, #0
  403bb2:	f000 82ce 	beq.w	404152 <_strtod_r+0xa3a>
  403bb6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  403bb8:	6903      	ldr	r3, [r0, #16]
  403bba:	f106 000c 	add.w	r0, r6, #12
  403bbe:	1c9a      	adds	r2, r3, #2
  403bc0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403bc2:	0092      	lsls	r2, r2, #2
  403bc4:	f103 010c 	add.w	r1, r3, #12
  403bc8:	f005 face 	bl	409168 <memcpy>
  403bcc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403bd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  403bd4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  403bd8:	a81b      	add	r0, sp, #108	; 0x6c
  403bda:	a91c      	add	r1, sp, #112	; 0x70
  403bdc:	e88d 0003 	stmia.w	sp, {r0, r1}
  403be0:	4658      	mov	r0, fp
  403be2:	f005 ff15 	bl	409a10 <__d2b>
  403be6:	901a      	str	r0, [sp, #104]	; 0x68
  403be8:	2800      	cmp	r0, #0
  403bea:	f000 8413 	beq.w	404414 <_strtod_r+0xcfc>
  403bee:	4658      	mov	r0, fp
  403bf0:	2101      	movs	r1, #1
  403bf2:	f005 fcad 	bl	409550 <__i2b>
  403bf6:	4607      	mov	r7, r0
  403bf8:	2800      	cmp	r0, #0
  403bfa:	f000 82aa 	beq.w	404152 <_strtod_r+0xa3a>
  403bfe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  403c00:	2b00      	cmp	r3, #0
  403c02:	f2c0 8111 	blt.w	403e28 <_strtod_r+0x710>
  403c06:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  403c0a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403c0c:	4499      	add	r9, r3
  403c0e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403c10:	991c      	ldr	r1, [sp, #112]	; 0x70
  403c12:	1a9b      	subs	r3, r3, r2
  403c14:	440b      	add	r3, r1
  403c16:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  403c1a:	4293      	cmp	r3, r2
  403c1c:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  403c20:	f280 80da 	bge.w	403dd8 <_strtod_r+0x6c0>
  403c24:	1ad2      	subs	r2, r2, r3
  403c26:	2a1f      	cmp	r2, #31
  403c28:	ebc2 0a0a 	rsb	sl, r2, sl
  403c2c:	f300 8101 	bgt.w	403e32 <_strtod_r+0x71a>
  403c30:	f04f 0801 	mov.w	r8, #1
  403c34:	fa08 f802 	lsl.w	r8, r8, r2
  403c38:	2300      	movs	r3, #0
  403c3a:	930c      	str	r3, [sp, #48]	; 0x30
  403c3c:	980a      	ldr	r0, [sp, #40]	; 0x28
  403c3e:	4455      	add	r5, sl
  403c40:	44ca      	add	sl, r9
  403c42:	45ca      	cmp	sl, r9
  403c44:	bfb4      	ite	lt
  403c46:	4653      	movlt	r3, sl
  403c48:	464b      	movge	r3, r9
  403c4a:	4405      	add	r5, r0
  403c4c:	42ab      	cmp	r3, r5
  403c4e:	bfa8      	it	ge
  403c50:	462b      	movge	r3, r5
  403c52:	2b00      	cmp	r3, #0
  403c54:	dd04      	ble.n	403c60 <_strtod_r+0x548>
  403c56:	ebc3 0a0a 	rsb	sl, r3, sl
  403c5a:	1aed      	subs	r5, r5, r3
  403c5c:	ebc3 0909 	rsb	r9, r3, r9
  403c60:	990e      	ldr	r1, [sp, #56]	; 0x38
  403c62:	b1b1      	cbz	r1, 403c92 <_strtod_r+0x57a>
  403c64:	4639      	mov	r1, r7
  403c66:	4658      	mov	r0, fp
  403c68:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c6a:	f005 fd19 	bl	4096a0 <__pow5mult>
  403c6e:	4607      	mov	r7, r0
  403c70:	2800      	cmp	r0, #0
  403c72:	f000 826e 	beq.w	404152 <_strtod_r+0xa3a>
  403c76:	4658      	mov	r0, fp
  403c78:	4639      	mov	r1, r7
  403c7a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403c7c:	f005 fc72 	bl	409564 <__multiply>
  403c80:	4604      	mov	r4, r0
  403c82:	2800      	cmp	r0, #0
  403c84:	f000 8265 	beq.w	404152 <_strtod_r+0xa3a>
  403c88:	4658      	mov	r0, fp
  403c8a:	991a      	ldr	r1, [sp, #104]	; 0x68
  403c8c:	f005 fb72 	bl	409374 <_Bfree>
  403c90:	941a      	str	r4, [sp, #104]	; 0x68
  403c92:	f1ba 0f00 	cmp.w	sl, #0
  403c96:	dd08      	ble.n	403caa <_strtod_r+0x592>
  403c98:	4652      	mov	r2, sl
  403c9a:	4658      	mov	r0, fp
  403c9c:	991a      	ldr	r1, [sp, #104]	; 0x68
  403c9e:	f005 fd4d 	bl	40973c <__lshift>
  403ca2:	901a      	str	r0, [sp, #104]	; 0x68
  403ca4:	2800      	cmp	r0, #0
  403ca6:	f000 83b5 	beq.w	404414 <_strtod_r+0xcfc>
  403caa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403cac:	b142      	cbz	r2, 403cc0 <_strtod_r+0x5a8>
  403cae:	4631      	mov	r1, r6
  403cb0:	4658      	mov	r0, fp
  403cb2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403cb4:	f005 fcf4 	bl	4096a0 <__pow5mult>
  403cb8:	4606      	mov	r6, r0
  403cba:	2800      	cmp	r0, #0
  403cbc:	f000 8249 	beq.w	404152 <_strtod_r+0xa3a>
  403cc0:	2d00      	cmp	r5, #0
  403cc2:	dd08      	ble.n	403cd6 <_strtod_r+0x5be>
  403cc4:	4631      	mov	r1, r6
  403cc6:	462a      	mov	r2, r5
  403cc8:	4658      	mov	r0, fp
  403cca:	f005 fd37 	bl	40973c <__lshift>
  403cce:	4606      	mov	r6, r0
  403cd0:	2800      	cmp	r0, #0
  403cd2:	f000 823e 	beq.w	404152 <_strtod_r+0xa3a>
  403cd6:	f1b9 0f00 	cmp.w	r9, #0
  403cda:	dd08      	ble.n	403cee <_strtod_r+0x5d6>
  403cdc:	4639      	mov	r1, r7
  403cde:	464a      	mov	r2, r9
  403ce0:	4658      	mov	r0, fp
  403ce2:	f005 fd2b 	bl	40973c <__lshift>
  403ce6:	4607      	mov	r7, r0
  403ce8:	2800      	cmp	r0, #0
  403cea:	f000 8232 	beq.w	404152 <_strtod_r+0xa3a>
  403cee:	4658      	mov	r0, fp
  403cf0:	991a      	ldr	r1, [sp, #104]	; 0x68
  403cf2:	4632      	mov	r2, r6
  403cf4:	f005 fda4 	bl	409840 <__mdiff>
  403cf8:	9006      	str	r0, [sp, #24]
  403cfa:	2800      	cmp	r0, #0
  403cfc:	f000 8229 	beq.w	404152 <_strtod_r+0xa3a>
  403d00:	9906      	ldr	r1, [sp, #24]
  403d02:	2300      	movs	r3, #0
  403d04:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  403d08:	60cb      	str	r3, [r1, #12]
  403d0a:	4639      	mov	r1, r7
  403d0c:	f005 fd74 	bl	4097f8 <__mcmp>
  403d10:	2800      	cmp	r0, #0
  403d12:	f2c0 83cc 	blt.w	4044ae <_strtod_r+0xd96>
  403d16:	f000 8389 	beq.w	40442c <_strtod_r+0xd14>
  403d1a:	9806      	ldr	r0, [sp, #24]
  403d1c:	4639      	mov	r1, r7
  403d1e:	f005 fed5 	bl	409acc <__ratio>
  403d22:	2200      	movs	r2, #0
  403d24:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403d28:	4604      	mov	r4, r0
  403d2a:	460d      	mov	r5, r1
  403d2c:	f7fe ffd8 	bl	402ce0 <__aeabi_dcmple>
  403d30:	2800      	cmp	r0, #0
  403d32:	d065      	beq.n	403e00 <_strtod_r+0x6e8>
  403d34:	f1ba 0f00 	cmp.w	sl, #0
  403d38:	f000 808f 	beq.w	403e5a <_strtod_r+0x742>
  403d3c:	4d2d      	ldr	r5, [pc, #180]	; (403df4 <_strtod_r+0x6dc>)
  403d3e:	2400      	movs	r4, #0
  403d40:	4622      	mov	r2, r4
  403d42:	462b      	mov	r3, r5
  403d44:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  403d48:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403d4c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 403dfc <_strtod_r+0x6e4>
  403d50:	4b29      	ldr	r3, [pc, #164]	; (403df8 <_strtod_r+0x6e0>)
  403d52:	ea09 0808 	and.w	r8, r9, r8
  403d56:	4598      	cmp	r8, r3
  403d58:	f000 81c0 	beq.w	4040dc <_strtod_r+0x9c4>
  403d5c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403d5e:	b182      	cbz	r2, 403d82 <_strtod_r+0x66a>
  403d60:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  403d64:	d80d      	bhi.n	403d82 <_strtod_r+0x66a>
  403d66:	a320      	add	r3, pc, #128	; (adr r3, 403de8 <_strtod_r+0x6d0>)
  403d68:	e9d3 2300 	ldrd	r2, r3, [r3]
  403d6c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403d70:	f7fe ffb6 	bl	402ce0 <__aeabi_dcmple>
  403d74:	2800      	cmp	r0, #0
  403d76:	f040 811d 	bne.w	403fb4 <_strtod_r+0x89c>
  403d7a:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  403d7e:	ebc8 0503 	rsb	r5, r8, r3
  403d82:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d86:	f005 fdc7 	bl	409918 <__ulp>
  403d8a:	4602      	mov	r2, r0
  403d8c:	460b      	mov	r3, r1
  403d8e:	4620      	mov	r0, r4
  403d90:	4629      	mov	r1, r5
  403d92:	f7fe fd29 	bl	4027e8 <__aeabi_dmul>
  403d96:	4602      	mov	r2, r0
  403d98:	460b      	mov	r3, r1
  403d9a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403d9e:	f7fe fb71 	bl	402484 <__adddf3>
  403da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403da6:	9c03      	ldr	r4, [sp, #12]
  403da8:	990a      	ldr	r1, [sp, #40]	; 0x28
  403daa:	b921      	cbnz	r1, 403db6 <_strtod_r+0x69e>
  403dac:	4b13      	ldr	r3, [pc, #76]	; (403dfc <_strtod_r+0x6e4>)
  403dae:	4023      	ands	r3, r4
  403db0:	4598      	cmp	r8, r3
  403db2:	f000 81ee 	beq.w	404192 <_strtod_r+0xa7a>
  403db6:	4658      	mov	r0, fp
  403db8:	991a      	ldr	r1, [sp, #104]	; 0x68
  403dba:	f005 fadb 	bl	409374 <_Bfree>
  403dbe:	4658      	mov	r0, fp
  403dc0:	4631      	mov	r1, r6
  403dc2:	f005 fad7 	bl	409374 <_Bfree>
  403dc6:	4658      	mov	r0, fp
  403dc8:	4639      	mov	r1, r7
  403dca:	f005 fad3 	bl	409374 <_Bfree>
  403dce:	4658      	mov	r0, fp
  403dd0:	9906      	ldr	r1, [sp, #24]
  403dd2:	f005 facf 	bl	409374 <_Bfree>
  403dd6:	e6e5      	b.n	403ba4 <_strtod_r+0x48c>
  403dd8:	2300      	movs	r3, #0
  403dda:	930c      	str	r3, [sp, #48]	; 0x30
  403ddc:	f04f 0801 	mov.w	r8, #1
  403de0:	e72c      	b.n	403c3c <_strtod_r+0x524>
  403de2:	bf00      	nop
  403de4:	f3af 8000 	nop.w
  403de8:	ffc00000 	.word	0xffc00000
  403dec:	41dfffff 	.word	0x41dfffff
  403df0:	0040b148 	.word	0x0040b148
  403df4:	3ff00000 	.word	0x3ff00000
  403df8:	7fe00000 	.word	0x7fe00000
  403dfc:	7ff00000 	.word	0x7ff00000
  403e00:	4620      	mov	r0, r4
  403e02:	4629      	mov	r1, r5
  403e04:	2200      	movs	r2, #0
  403e06:	4ba8      	ldr	r3, [pc, #672]	; (4040a8 <_strtod_r+0x990>)
  403e08:	f7fe fcee 	bl	4027e8 <__aeabi_dmul>
  403e0c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403e10:	f1ba 0f00 	cmp.w	sl, #0
  403e14:	d11c      	bne.n	403e50 <_strtod_r+0x738>
  403e16:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403e1a:	9010      	str	r0, [sp, #64]	; 0x40
  403e1c:	9111      	str	r1, [sp, #68]	; 0x44
  403e1e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  403e22:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403e26:	e791      	b.n	403d4c <_strtod_r+0x634>
  403e28:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403e2a:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  403e2e:	1acd      	subs	r5, r1, r3
  403e30:	e6ed      	b.n	403c0e <_strtod_r+0x4f6>
  403e32:	4c9e      	ldr	r4, [pc, #632]	; (4040ac <_strtod_r+0x994>)
  403e34:	f04f 0801 	mov.w	r8, #1
  403e38:	1ae4      	subs	r4, r4, r3
  403e3a:	fa08 f404 	lsl.w	r4, r8, r4
  403e3e:	940c      	str	r4, [sp, #48]	; 0x30
  403e40:	e6fc      	b.n	403c3c <_strtod_r+0x524>
  403e42:	9519      	str	r5, [sp, #100]	; 0x64
  403e44:	2100      	movs	r1, #0
  403e46:	f1ba 0f00 	cmp.w	sl, #0
  403e4a:	f47f ad1f 	bne.w	40388c <_strtod_r+0x174>
  403e4e:	e573      	b.n	403938 <_strtod_r+0x220>
  403e50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  403e54:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  403e58:	e7e1      	b.n	403e1e <_strtod_r+0x706>
  403e5a:	9b02      	ldr	r3, [sp, #8]
  403e5c:	2b00      	cmp	r3, #0
  403e5e:	f040 8093 	bne.w	403f88 <_strtod_r+0x870>
  403e62:	9803      	ldr	r0, [sp, #12]
  403e64:	f3c0 0313 	ubfx	r3, r0, #0, #20
  403e68:	4681      	mov	r9, r0
  403e6a:	2b00      	cmp	r3, #0
  403e6c:	f040 8092 	bne.w	403f94 <_strtod_r+0x87c>
  403e70:	4620      	mov	r0, r4
  403e72:	4629      	mov	r1, r5
  403e74:	2200      	movs	r2, #0
  403e76:	4b8e      	ldr	r3, [pc, #568]	; (4040b0 <_strtod_r+0x998>)
  403e78:	f7fe ff28 	bl	402ccc <__aeabi_dcmplt>
  403e7c:	2800      	cmp	r0, #0
  403e7e:	f040 8356 	bne.w	40452e <_strtod_r+0xe16>
  403e82:	4620      	mov	r0, r4
  403e84:	4629      	mov	r1, r5
  403e86:	2200      	movs	r2, #0
  403e88:	4b87      	ldr	r3, [pc, #540]	; (4040a8 <_strtod_r+0x990>)
  403e8a:	f7fe fcad 	bl	4027e8 <__aeabi_dmul>
  403e8e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403e92:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  403e96:	9016      	str	r0, [sp, #88]	; 0x58
  403e98:	9117      	str	r1, [sp, #92]	; 0x5c
  403e9a:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  403e9e:	e755      	b.n	403d4c <_strtod_r+0x634>
  403ea0:	4640      	mov	r0, r8
  403ea2:	4643      	mov	r3, r8
  403ea4:	46b2      	mov	sl, r6
  403ea6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403eaa:	2a09      	cmp	r2, #9
  403eac:	d825      	bhi.n	403efa <_strtod_r+0x7e2>
  403eae:	9c19      	ldr	r4, [sp, #100]	; 0x64
  403eb0:	3001      	adds	r0, #1
  403eb2:	2a00      	cmp	r2, #0
  403eb4:	f000 81af 	beq.w	404216 <_strtod_r+0xafe>
  403eb8:	2801      	cmp	r0, #1
  403eba:	4403      	add	r3, r0
  403ebc:	f000 81a0 	beq.w	404200 <_strtod_r+0xae8>
  403ec0:	4450      	add	r0, sl
  403ec2:	3801      	subs	r0, #1
  403ec4:	e006      	b.n	403ed4 <_strtod_r+0x7bc>
  403ec6:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  403eca:	ea4f 0949 	mov.w	r9, r9, lsl #1
  403ece:	4582      	cmp	sl, r0
  403ed0:	f000 8197 	beq.w	404202 <_strtod_r+0xaea>
  403ed4:	f10a 0a01 	add.w	sl, sl, #1
  403ed8:	f10a 31ff 	add.w	r1, sl, #4294967295
  403edc:	2908      	cmp	r1, #8
  403ede:	ddf2      	ble.n	403ec6 <_strtod_r+0x7ae>
  403ee0:	f1ba 0f10 	cmp.w	sl, #16
  403ee4:	bfdc      	itt	le
  403ee6:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  403eea:	007f      	lslle	r7, r7, #1
  403eec:	e7ef      	b.n	403ece <_strtod_r+0x7b6>
  403eee:	2200      	movs	r2, #0
  403ef0:	9208      	str	r2, [sp, #32]
  403ef2:	e5bc      	b.n	403a6e <_strtod_r+0x356>
  403ef4:	2100      	movs	r1, #0
  403ef6:	9108      	str	r1, [sp, #32]
  403ef8:	e5b6      	b.n	403a68 <_strtod_r+0x350>
  403efa:	2201      	movs	r2, #1
  403efc:	920b      	str	r2, [sp, #44]	; 0x2c
  403efe:	e4bc      	b.n	40387a <_strtod_r+0x162>
  403f00:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  403f04:	f300 8117 	bgt.w	404136 <_strtod_r+0xa1e>
  403f08:	1124      	asrs	r4, r4, #4
  403f0a:	2c01      	cmp	r4, #1
  403f0c:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 4040d8 <_strtod_r+0x9c0>
  403f10:	f340 832a 	ble.w	404568 <_strtod_r+0xe50>
  403f14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  403f18:	4645      	mov	r5, r8
  403f1a:	2700      	movs	r7, #0
  403f1c:	f014 0f01 	tst.w	r4, #1
  403f20:	f107 0701 	add.w	r7, r7, #1
  403f24:	ea4f 0464 	mov.w	r4, r4, asr #1
  403f28:	d003      	beq.n	403f32 <_strtod_r+0x81a>
  403f2a:	e9d5 2300 	ldrd	r2, r3, [r5]
  403f2e:	f7fe fc5b 	bl	4027e8 <__aeabi_dmul>
  403f32:	2c01      	cmp	r4, #1
  403f34:	f105 0508 	add.w	r5, r5, #8
  403f38:	dcf0      	bgt.n	403f1c <_strtod_r+0x804>
  403f3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f3e:	9903      	ldr	r1, [sp, #12]
  403f40:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  403f44:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  403f48:	9103      	str	r1, [sp, #12]
  403f4a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403f4e:	e9d7 0100 	ldrd	r0, r1, [r7]
  403f52:	f7fe fc49 	bl	4027e8 <__aeabi_dmul>
  403f56:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403f5a:	9a03      	ldr	r2, [sp, #12]
  403f5c:	9903      	ldr	r1, [sp, #12]
  403f5e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  403f62:	0d1b      	lsrs	r3, r3, #20
  403f64:	4a53      	ldr	r2, [pc, #332]	; (4040b4 <_strtod_r+0x99c>)
  403f66:	051b      	lsls	r3, r3, #20
  403f68:	4293      	cmp	r3, r2
  403f6a:	f200 80e4 	bhi.w	404136 <_strtod_r+0xa1e>
  403f6e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  403f72:	4293      	cmp	r3, r2
  403f74:	f240 82d4 	bls.w	404520 <_strtod_r+0xe08>
  403f78:	4b4f      	ldr	r3, [pc, #316]	; (4040b8 <_strtod_r+0x9a0>)
  403f7a:	2000      	movs	r0, #0
  403f7c:	f04f 31ff 	mov.w	r1, #4294967295
  403f80:	9303      	str	r3, [sp, #12]
  403f82:	900a      	str	r0, [sp, #40]	; 0x28
  403f84:	9102      	str	r1, [sp, #8]
  403f86:	e5f3      	b.n	403b70 <_strtod_r+0x458>
  403f88:	9902      	ldr	r1, [sp, #8]
  403f8a:	f8dd 900c 	ldr.w	r9, [sp, #12]
  403f8e:	2901      	cmp	r1, #1
  403f90:	f000 81c9 	beq.w	404326 <_strtod_r+0xc0e>
  403f94:	4946      	ldr	r1, [pc, #280]	; (4040b0 <_strtod_r+0x998>)
  403f96:	2000      	movs	r0, #0
  403f98:	2400      	movs	r4, #0
  403f9a:	4d48      	ldr	r5, [pc, #288]	; (4040bc <_strtod_r+0x9a4>)
  403f9c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403fa0:	e6d4      	b.n	403d4c <_strtod_r+0x634>
  403fa2:	9919      	ldr	r1, [sp, #100]	; 0x64
  403fa4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  403fa8:	9106      	str	r1, [sp, #24]
  403faa:	460c      	mov	r4, r1
  403fac:	f04f 0a00 	mov.w	sl, #0
  403fb0:	2001      	movs	r0, #1
  403fb2:	e77e      	b.n	403eb2 <_strtod_r+0x79a>
  403fb4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  403fb8:	f006 fb38 	bl	40a62c <__aeabi_d2uiz>
  403fbc:	2800      	cmp	r0, #0
  403fbe:	f000 81ad 	beq.w	40431c <_strtod_r+0xc04>
  403fc2:	f7fe fb9b 	bl	4026fc <__aeabi_ui2d>
  403fc6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  403fca:	f1ba 0f00 	cmp.w	sl, #0
  403fce:	f040 81a0 	bne.w	404312 <_strtod_r+0xbfa>
  403fd2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  403fd4:	990c      	ldr	r1, [sp, #48]	; 0x30
  403fd6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  403fda:	9114      	str	r1, [sp, #80]	; 0x50
  403fdc:	9215      	str	r2, [sp, #84]	; 0x54
  403fde:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  403fe2:	e6ca      	b.n	403d7a <_strtod_r+0x662>
  403fe4:	4836      	ldr	r0, [pc, #216]	; (4040c0 <_strtod_r+0x9a8>)
  403fe6:	9919      	ldr	r1, [sp, #100]	; 0x64
  403fe8:	e009      	b.n	403ffe <_strtod_r+0x8e6>
  403fea:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  403fee:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  403ff2:	2c19      	cmp	r4, #25
  403ff4:	bf98      	it	ls
  403ff6:	3320      	addls	r3, #32
  403ff8:	4293      	cmp	r3, r2
  403ffa:	f47f abdc 	bne.w	4037b6 <_strtod_r+0x9e>
  403ffe:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  404002:	2a00      	cmp	r2, #0
  404004:	d1f1      	bne.n	403fea <_strtod_r+0x8d2>
  404006:	1c4b      	adds	r3, r1, #1
  404008:	9319      	str	r3, [sp, #100]	; 0x64
  40400a:	784b      	ldrb	r3, [r1, #1]
  40400c:	2b28      	cmp	r3, #40	; 0x28
  40400e:	f000 82e1 	beq.w	4045d4 <_strtod_r+0xebc>
  404012:	4a2c      	ldr	r2, [pc, #176]	; (4040c4 <_strtod_r+0x9ac>)
  404014:	2300      	movs	r3, #0
  404016:	9203      	str	r2, [sp, #12]
  404018:	9302      	str	r3, [sp, #8]
  40401a:	e512      	b.n	403a42 <_strtod_r+0x32a>
  40401c:	482a      	ldr	r0, [pc, #168]	; (4040c8 <_strtod_r+0x9b0>)
  40401e:	9919      	ldr	r1, [sp, #100]	; 0x64
  404020:	e009      	b.n	404036 <_strtod_r+0x91e>
  404022:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  404026:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40402a:	2c19      	cmp	r4, #25
  40402c:	bf98      	it	ls
  40402e:	3320      	addls	r3, #32
  404030:	4293      	cmp	r3, r2
  404032:	f47f abc0 	bne.w	4037b6 <_strtod_r+0x9e>
  404036:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40403a:	2a00      	cmp	r2, #0
  40403c:	d1f1      	bne.n	404022 <_strtod_r+0x90a>
  40403e:	9119      	str	r1, [sp, #100]	; 0x64
  404040:	4c22      	ldr	r4, [pc, #136]	; (4040cc <_strtod_r+0x9b4>)
  404042:	4608      	mov	r0, r1
  404044:	e009      	b.n	40405a <_strtod_r+0x942>
  404046:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40404a:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  40404e:	2d19      	cmp	r5, #25
  404050:	bf98      	it	ls
  404052:	3320      	addls	r3, #32
  404054:	4293      	cmp	r3, r2
  404056:	f040 8284 	bne.w	404562 <_strtod_r+0xe4a>
  40405a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  40405e:	2a00      	cmp	r2, #0
  404060:	d1f1      	bne.n	404046 <_strtod_r+0x92e>
  404062:	3001      	adds	r0, #1
  404064:	9019      	str	r0, [sp, #100]	; 0x64
  404066:	4a1a      	ldr	r2, [pc, #104]	; (4040d0 <_strtod_r+0x9b8>)
  404068:	2300      	movs	r3, #0
  40406a:	9203      	str	r2, [sp, #12]
  40406c:	9302      	str	r3, [sp, #8]
  40406e:	e4e8      	b.n	403a42 <_strtod_r+0x32a>
  404070:	9907      	ldr	r1, [sp, #28]
  404072:	ab1a      	add	r3, sp, #104	; 0x68
  404074:	9101      	str	r1, [sp, #4]
  404076:	9300      	str	r3, [sp, #0]
  404078:	4658      	mov	r0, fp
  40407a:	a919      	add	r1, sp, #100	; 0x64
  40407c:	4a15      	ldr	r2, [pc, #84]	; (4040d4 <_strtod_r+0x9bc>)
  40407e:	ab1b      	add	r3, sp, #108	; 0x6c
  404080:	f004 f9a6 	bl	4083d0 <__gethex>
  404084:	f010 0507 	ands.w	r5, r0, #7
  404088:	4604      	mov	r4, r0
  40408a:	f43f acc9 	beq.w	403a20 <_strtod_r+0x308>
  40408e:	2d06      	cmp	r5, #6
  404090:	f040 8157 	bne.w	404342 <_strtod_r+0xc2a>
  404094:	3601      	adds	r6, #1
  404096:	2200      	movs	r2, #0
  404098:	9619      	str	r6, [sp, #100]	; 0x64
  40409a:	f04f 0800 	mov.w	r8, #0
  40409e:	f04f 0900 	mov.w	r9, #0
  4040a2:	9207      	str	r2, [sp, #28]
  4040a4:	f7ff bb8e 	b.w	4037c4 <_strtod_r+0xac>
  4040a8:	3fe00000 	.word	0x3fe00000
  4040ac:	fffffbe3 	.word	0xfffffbe3
  4040b0:	3ff00000 	.word	0x3ff00000
  4040b4:	7ca00000 	.word	0x7ca00000
  4040b8:	7fefffff 	.word	0x7fefffff
  4040bc:	bff00000 	.word	0xbff00000
  4040c0:	0040ae5f 	.word	0x0040ae5f
  4040c4:	fff80000 	.word	0xfff80000
  4040c8:	0040ae53 	.word	0x0040ae53
  4040cc:	0040ae57 	.word	0x0040ae57
  4040d0:	7ff00000 	.word	0x7ff00000
  4040d4:	0040ae40 	.word	0x0040ae40
  4040d8:	0040b210 	.word	0x0040b210
  4040dc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  4040e0:	f8cd 900c 	str.w	r9, [sp, #12]
  4040e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4040e8:	f005 fc16 	bl	409918 <__ulp>
  4040ec:	4602      	mov	r2, r0
  4040ee:	460b      	mov	r3, r1
  4040f0:	4620      	mov	r0, r4
  4040f2:	4629      	mov	r1, r5
  4040f4:	f7fe fb78 	bl	4027e8 <__aeabi_dmul>
  4040f8:	4602      	mov	r2, r0
  4040fa:	460b      	mov	r3, r1
  4040fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404100:	f7fe f9c0 	bl	402484 <__adddf3>
  404104:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404108:	9903      	ldr	r1, [sp, #12]
  40410a:	4aad      	ldr	r2, [pc, #692]	; (4043c0 <_strtod_r+0xca8>)
  40410c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  404110:	0d1b      	lsrs	r3, r3, #20
  404112:	051b      	lsls	r3, r3, #20
  404114:	4293      	cmp	r3, r2
  404116:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40411a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40411e:	f240 80d6 	bls.w	4042ce <_strtod_r+0xbb6>
  404122:	4ba8      	ldr	r3, [pc, #672]	; (4043c4 <_strtod_r+0xcac>)
  404124:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404126:	4299      	cmp	r1, r3
  404128:	d010      	beq.n	40414c <_strtod_r+0xa34>
  40412a:	4ba6      	ldr	r3, [pc, #664]	; (4043c4 <_strtod_r+0xcac>)
  40412c:	f04f 30ff 	mov.w	r0, #4294967295
  404130:	9303      	str	r3, [sp, #12]
  404132:	9002      	str	r0, [sp, #8]
  404134:	e63f      	b.n	403db6 <_strtod_r+0x69e>
  404136:	4ba4      	ldr	r3, [pc, #656]	; (4043c8 <_strtod_r+0xcb0>)
  404138:	2000      	movs	r0, #0
  40413a:	9303      	str	r3, [sp, #12]
  40413c:	9002      	str	r0, [sp, #8]
  40413e:	2322      	movs	r3, #34	; 0x22
  404140:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  404144:	f8cb 3000 	str.w	r3, [fp]
  404148:	f7ff bb3c 	b.w	4037c4 <_strtod_r+0xac>
  40414c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40414e:	3201      	adds	r2, #1
  404150:	d1eb      	bne.n	40412a <_strtod_r+0xa12>
  404152:	46b2      	mov	sl, r6
  404154:	991a      	ldr	r1, [sp, #104]	; 0x68
  404156:	4a9c      	ldr	r2, [pc, #624]	; (4043c8 <_strtod_r+0xcb0>)
  404158:	2322      	movs	r3, #34	; 0x22
  40415a:	2000      	movs	r0, #0
  40415c:	9203      	str	r2, [sp, #12]
  40415e:	9002      	str	r0, [sp, #8]
  404160:	f8cb 3000 	str.w	r3, [fp]
  404164:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  404168:	4658      	mov	r0, fp
  40416a:	f005 f903 	bl	409374 <_Bfree>
  40416e:	4658      	mov	r0, fp
  404170:	4651      	mov	r1, sl
  404172:	f005 f8ff 	bl	409374 <_Bfree>
  404176:	4658      	mov	r0, fp
  404178:	4639      	mov	r1, r7
  40417a:	f005 f8fb 	bl	409374 <_Bfree>
  40417e:	4658      	mov	r0, fp
  404180:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404182:	f005 f8f7 	bl	409374 <_Bfree>
  404186:	4658      	mov	r0, fp
  404188:	9906      	ldr	r1, [sp, #24]
  40418a:	f005 f8f3 	bl	409374 <_Bfree>
  40418e:	f7ff bb19 	b.w	4037c4 <_strtod_r+0xac>
  404192:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404196:	f7fe fdc1 	bl	402d1c <__aeabi_d2iz>
  40419a:	f7fe fabf 	bl	40271c <__aeabi_i2d>
  40419e:	4602      	mov	r2, r0
  4041a0:	460b      	mov	r3, r1
  4041a2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  4041a6:	f7fe f96b 	bl	402480 <__aeabi_dsub>
  4041aa:	4680      	mov	r8, r0
  4041ac:	4689      	mov	r9, r1
  4041ae:	f1ba 0f00 	cmp.w	sl, #0
  4041b2:	d111      	bne.n	4041d8 <_strtod_r+0xac0>
  4041b4:	9a02      	ldr	r2, [sp, #8]
  4041b6:	b97a      	cbnz	r2, 4041d8 <_strtod_r+0xac0>
  4041b8:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4041bc:	b964      	cbnz	r4, 4041d8 <_strtod_r+0xac0>
  4041be:	a37a      	add	r3, pc, #488	; (adr r3, 4043a8 <_strtod_r+0xc90>)
  4041c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041c4:	f7fe fd82 	bl	402ccc <__aeabi_dcmplt>
  4041c8:	2800      	cmp	r0, #0
  4041ca:	f43f adf4 	beq.w	403db6 <_strtod_r+0x69e>
  4041ce:	46b2      	mov	sl, r6
  4041d0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4041d4:	991a      	ldr	r1, [sp, #104]	; 0x68
  4041d6:	e7c7      	b.n	404168 <_strtod_r+0xa50>
  4041d8:	4640      	mov	r0, r8
  4041da:	4649      	mov	r1, r9
  4041dc:	a374      	add	r3, pc, #464	; (adr r3, 4043b0 <_strtod_r+0xc98>)
  4041de:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041e2:	f7fe fd73 	bl	402ccc <__aeabi_dcmplt>
  4041e6:	2800      	cmp	r0, #0
  4041e8:	d1f1      	bne.n	4041ce <_strtod_r+0xab6>
  4041ea:	4640      	mov	r0, r8
  4041ec:	4649      	mov	r1, r9
  4041ee:	a372      	add	r3, pc, #456	; (adr r3, 4043b8 <_strtod_r+0xca0>)
  4041f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041f4:	f7fe fd88 	bl	402d08 <__aeabi_dcmpgt>
  4041f8:	2800      	cmp	r0, #0
  4041fa:	f43f addc 	beq.w	403db6 <_strtod_r+0x69e>
  4041fe:	e7e6      	b.n	4041ce <_strtod_r+0xab6>
  404200:	4650      	mov	r0, sl
  404202:	2808      	cmp	r0, #8
  404204:	f100 0a01 	add.w	sl, r0, #1
  404208:	f300 8107 	bgt.w	40441a <_strtod_r+0xd02>
  40420c:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  404210:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  404214:	2000      	movs	r0, #0
  404216:	1c62      	adds	r2, r4, #1
  404218:	9219      	str	r2, [sp, #100]	; 0x64
  40421a:	7864      	ldrb	r4, [r4, #1]
  40421c:	e643      	b.n	403ea6 <_strtod_r+0x78e>
  40421e:	f43f aca5 	beq.w	403b6c <_strtod_r+0x454>
  404222:	f1c8 0400 	rsb	r4, r8, #0
  404226:	f014 030f 	ands.w	r3, r4, #15
  40422a:	d00a      	beq.n	404242 <_strtod_r+0xb2a>
  40422c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404230:	4a66      	ldr	r2, [pc, #408]	; (4043cc <_strtod_r+0xcb4>)
  404232:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404236:	e9d3 2300 	ldrd	r2, r3, [r3]
  40423a:	f7fe fbff 	bl	402a3c <__aeabi_ddiv>
  40423e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404242:	1124      	asrs	r4, r4, #4
  404244:	f43f ac92 	beq.w	403b6c <_strtod_r+0x454>
  404248:	2c1f      	cmp	r4, #31
  40424a:	dc34      	bgt.n	4042b6 <_strtod_r+0xb9e>
  40424c:	f014 0f10 	tst.w	r4, #16
  404250:	bf14      	ite	ne
  404252:	236a      	movne	r3, #106	; 0x6a
  404254:	2300      	moveq	r3, #0
  404256:	2c00      	cmp	r4, #0
  404258:	930a      	str	r3, [sp, #40]	; 0x28
  40425a:	dd0e      	ble.n	40427a <_strtod_r+0xb62>
  40425c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404260:	4d5b      	ldr	r5, [pc, #364]	; (4043d0 <_strtod_r+0xcb8>)
  404262:	07e3      	lsls	r3, r4, #31
  404264:	d503      	bpl.n	40426e <_strtod_r+0xb56>
  404266:	e9d5 2300 	ldrd	r2, r3, [r5]
  40426a:	f7fe fabd 	bl	4027e8 <__aeabi_dmul>
  40426e:	1064      	asrs	r4, r4, #1
  404270:	f105 0508 	add.w	r5, r5, #8
  404274:	d1f5      	bne.n	404262 <_strtod_r+0xb4a>
  404276:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40427a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40427c:	b190      	cbz	r0, 4042a4 <_strtod_r+0xb8c>
  40427e:	9903      	ldr	r1, [sp, #12]
  404280:	f3c1 530a 	ubfx	r3, r1, #20, #11
  404284:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  404288:	2b00      	cmp	r3, #0
  40428a:	460a      	mov	r2, r1
  40428c:	dd0a      	ble.n	4042a4 <_strtod_r+0xb8c>
  40428e:	2b1f      	cmp	r3, #31
  404290:	f340 81bc 	ble.w	40460c <_strtod_r+0xef4>
  404294:	2000      	movs	r0, #0
  404296:	2b34      	cmp	r3, #52	; 0x34
  404298:	9002      	str	r0, [sp, #8]
  40429a:	f340 81bf 	ble.w	40461c <_strtod_r+0xf04>
  40429e:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  4042a2:	9103      	str	r1, [sp, #12]
  4042a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4042a8:	2200      	movs	r2, #0
  4042aa:	2300      	movs	r3, #0
  4042ac:	f7fe fd04 	bl	402cb8 <__aeabi_dcmpeq>
  4042b0:	2800      	cmp	r0, #0
  4042b2:	f43f ac5d 	beq.w	403b70 <_strtod_r+0x458>
  4042b6:	2322      	movs	r3, #34	; 0x22
  4042b8:	f8cb 3000 	str.w	r3, [fp]
  4042bc:	f04f 0800 	mov.w	r8, #0
  4042c0:	f04f 0900 	mov.w	r9, #0
  4042c4:	f7ff ba7e 	b.w	4037c4 <_strtod_r+0xac>
  4042c8:	f644 611f 	movw	r1, #19999	; 0x4e1f
  4042cc:	e40d      	b.n	403aea <_strtod_r+0x3d2>
  4042ce:	9903      	ldr	r1, [sp, #12]
  4042d0:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  4042d4:	9403      	str	r4, [sp, #12]
  4042d6:	e567      	b.n	403da8 <_strtod_r+0x690>
  4042d8:	9908      	ldr	r1, [sp, #32]
  4042da:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  4042de:	4299      	cmp	r1, r3
  4042e0:	f73f ac2a 	bgt.w	403b38 <_strtod_r+0x420>
  4042e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4042e8:	4c38      	ldr	r4, [pc, #224]	; (4043cc <_strtod_r+0xcb4>)
  4042ea:	f1ca 050f 	rsb	r5, sl, #15
  4042ee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  4042f2:	e9d1 0100 	ldrd	r0, r1, [r1]
  4042f6:	f7fe fa77 	bl	4027e8 <__aeabi_dmul>
  4042fa:	9a08      	ldr	r2, [sp, #32]
  4042fc:	1b55      	subs	r5, r2, r5
  4042fe:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  404302:	e9d4 2300 	ldrd	r2, r3, [r4]
  404306:	f7fe fa6f 	bl	4027e8 <__aeabi_dmul>
  40430a:	4680      	mov	r8, r0
  40430c:	4689      	mov	r9, r1
  40430e:	f7ff ba59 	b.w	4037c4 <_strtod_r+0xac>
  404312:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  404316:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40431a:	e660      	b.n	403fde <_strtod_r+0x8c6>
  40431c:	492d      	ldr	r1, [pc, #180]	; (4043d4 <_strtod_r+0xcbc>)
  40431e:	2000      	movs	r0, #0
  404320:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  404324:	e651      	b.n	403fca <_strtod_r+0x8b2>
  404326:	464a      	mov	r2, r9
  404328:	2a00      	cmp	r2, #0
  40432a:	f47f ae33 	bne.w	403f94 <_strtod_r+0x87c>
  40432e:	46b2      	mov	sl, r6
  404330:	2322      	movs	r3, #34	; 0x22
  404332:	f8cb 3000 	str.w	r3, [fp]
  404336:	991a      	ldr	r1, [sp, #104]	; 0x68
  404338:	f04f 0800 	mov.w	r8, #0
  40433c:	f04f 0900 	mov.w	r9, #0
  404340:	e712      	b.n	404168 <_strtod_r+0xa50>
  404342:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404344:	b13a      	cbz	r2, 404356 <_strtod_r+0xc3e>
  404346:	a81c      	add	r0, sp, #112	; 0x70
  404348:	2135      	movs	r1, #53	; 0x35
  40434a:	f005 fbe7 	bl	409b1c <__copybits>
  40434e:	4658      	mov	r0, fp
  404350:	991a      	ldr	r1, [sp, #104]	; 0x68
  404352:	f005 f80f 	bl	409374 <_Bfree>
  404356:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  404358:	2d06      	cmp	r5, #6
  40435a:	f63f ab6c 	bhi.w	403a36 <_strtod_r+0x31e>
  40435e:	a001      	add	r0, pc, #4	; (adr r0, 404364 <_strtod_r+0xc4c>)
  404360:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  404364:	00404399 	.word	0x00404399
  404368:	004043d9 	.word	0x004043d9
  40436c:	0040438d 	.word	0x0040438d
  404370:	00404381 	.word	0x00404381
  404374:	00403a2b 	.word	0x00403a2b
  404378:	004043d9 	.word	0x004043d9
  40437c:	00404399 	.word	0x00404399
  404380:	4911      	ldr	r1, [pc, #68]	; (4043c8 <_strtod_r+0xcb0>)
  404382:	2200      	movs	r2, #0
  404384:	9103      	str	r1, [sp, #12]
  404386:	9202      	str	r2, [sp, #8]
  404388:	f7ff bb55 	b.w	403a36 <_strtod_r+0x31e>
  40438c:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40438e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  404390:	9202      	str	r2, [sp, #8]
  404392:	9303      	str	r3, [sp, #12]
  404394:	f7ff bb4f 	b.w	403a36 <_strtod_r+0x31e>
  404398:	2100      	movs	r1, #0
  40439a:	9103      	str	r1, [sp, #12]
  40439c:	9102      	str	r1, [sp, #8]
  40439e:	f7ff bb4a 	b.w	403a36 <_strtod_r+0x31e>
  4043a2:	bf00      	nop
  4043a4:	f3af 8000 	nop.w
  4043a8:	94a03595 	.word	0x94a03595
  4043ac:	3fcfffff 	.word	0x3fcfffff
  4043b0:	94a03595 	.word	0x94a03595
  4043b4:	3fdfffff 	.word	0x3fdfffff
  4043b8:	35afe535 	.word	0x35afe535
  4043bc:	3fe00000 	.word	0x3fe00000
  4043c0:	7c9fffff 	.word	0x7c9fffff
  4043c4:	7fefffff 	.word	0x7fefffff
  4043c8:	7ff00000 	.word	0x7ff00000
  4043cc:	0040b148 	.word	0x0040b148
  4043d0:	0040ae78 	.word	0x0040ae78
  4043d4:	3ff00000 	.word	0x3ff00000
  4043d8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  4043da:	981c      	ldr	r0, [sp, #112]	; 0x70
  4043dc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4043e0:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  4043e4:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  4043e8:	9002      	str	r0, [sp, #8]
  4043ea:	9203      	str	r2, [sp, #12]
  4043ec:	f7ff bb23 	b.w	403a36 <_strtod_r+0x31e>
  4043f0:	9b08      	ldr	r3, [sp, #32]
  4043f2:	3316      	adds	r3, #22
  4043f4:	f6ff aba0 	blt.w	403b38 <_strtod_r+0x420>
  4043f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4043fc:	4b8d      	ldr	r3, [pc, #564]	; (404634 <_strtod_r+0xf1c>)
  4043fe:	9a08      	ldr	r2, [sp, #32]
  404400:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  404404:	e9da 2300 	ldrd	r2, r3, [sl]
  404408:	f7fe fb18 	bl	402a3c <__aeabi_ddiv>
  40440c:	4680      	mov	r8, r0
  40440e:	4689      	mov	r9, r1
  404410:	f7ff b9d8 	b.w	4037c4 <_strtod_r+0xac>
  404414:	46b2      	mov	sl, r6
  404416:	4601      	mov	r1, r0
  404418:	e69d      	b.n	404156 <_strtod_r+0xa3e>
  40441a:	f1ba 0f10 	cmp.w	sl, #16
  40441e:	bfdc      	itt	le
  404420:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  404424:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  404428:	2000      	movs	r0, #0
  40442a:	e6f4      	b.n	404216 <_strtod_r+0xafe>
  40442c:	4655      	mov	r5, sl
  40442e:	46c4      	mov	ip, r8
  404430:	46b2      	mov	sl, r6
  404432:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404436:	2d00      	cmp	r5, #0
  404438:	f000 8082 	beq.w	404540 <_strtod_r+0xe28>
  40443c:	9a03      	ldr	r2, [sp, #12]
  40443e:	4b7e      	ldr	r3, [pc, #504]	; (404638 <_strtod_r+0xf20>)
  404440:	f3c2 0113 	ubfx	r1, r2, #0, #20
  404444:	4299      	cmp	r1, r3
  404446:	f000 80a3 	beq.w	404590 <_strtod_r+0xe78>
  40444a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40444c:	2b00      	cmp	r3, #0
  40444e:	f000 8083 	beq.w	404558 <_strtod_r+0xe40>
  404452:	9803      	ldr	r0, [sp, #12]
  404454:	4203      	tst	r3, r0
  404456:	d00f      	beq.n	404478 <_strtod_r+0xd60>
  404458:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40445c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40445e:	2d00      	cmp	r5, #0
  404460:	f000 8084 	beq.w	40456c <_strtod_r+0xe54>
  404464:	f7ff f936 	bl	4036d4 <sulp>
  404468:	4602      	mov	r2, r0
  40446a:	460b      	mov	r3, r1
  40446c:	4640      	mov	r0, r8
  40446e:	4649      	mov	r1, r9
  404470:	f7fe f808 	bl	402484 <__adddf3>
  404474:	4680      	mov	r8, r0
  404476:	4689      	mov	r9, r1
  404478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40447a:	b1b3      	cbz	r3, 4044aa <_strtod_r+0xd92>
  40447c:	486f      	ldr	r0, [pc, #444]	; (40463c <_strtod_r+0xf24>)
  40447e:	2200      	movs	r2, #0
  404480:	9013      	str	r0, [sp, #76]	; 0x4c
  404482:	9212      	str	r2, [sp, #72]	; 0x48
  404484:	4640      	mov	r0, r8
  404486:	4649      	mov	r1, r9
  404488:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40448c:	f7fe f9ac 	bl	4027e8 <__aeabi_dmul>
  404490:	4680      	mov	r8, r0
  404492:	4689      	mov	r9, r1
  404494:	e9cd 8902 	strd	r8, r9, [sp, #8]
  404498:	9b03      	ldr	r3, [sp, #12]
  40449a:	b933      	cbnz	r3, 4044aa <_strtod_r+0xd92>
  40449c:	9802      	ldr	r0, [sp, #8]
  40449e:	b920      	cbnz	r0, 4044aa <_strtod_r+0xd92>
  4044a0:	2322      	movs	r3, #34	; 0x22
  4044a2:	991a      	ldr	r1, [sp, #104]	; 0x68
  4044a4:	f8cb 3000 	str.w	r3, [fp]
  4044a8:	e65e      	b.n	404168 <_strtod_r+0xa50>
  4044aa:	991a      	ldr	r1, [sp, #104]	; 0x68
  4044ac:	e65c      	b.n	404168 <_strtod_r+0xa50>
  4044ae:	4655      	mov	r5, sl
  4044b0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4044b4:	46b2      	mov	sl, r6
  4044b6:	2d00      	cmp	r5, #0
  4044b8:	d1de      	bne.n	404478 <_strtod_r+0xd60>
  4044ba:	9a02      	ldr	r2, [sp, #8]
  4044bc:	2a00      	cmp	r2, #0
  4044be:	d1db      	bne.n	404478 <_strtod_r+0xd60>
  4044c0:	9803      	ldr	r0, [sp, #12]
  4044c2:	f3c0 0313 	ubfx	r3, r0, #0, #20
  4044c6:	4604      	mov	r4, r0
  4044c8:	2b00      	cmp	r3, #0
  4044ca:	d1d5      	bne.n	404478 <_strtod_r+0xd60>
  4044cc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  4044d0:	0d1b      	lsrs	r3, r3, #20
  4044d2:	051b      	lsls	r3, r3, #20
  4044d4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  4044d8:	d9ce      	bls.n	404478 <_strtod_r+0xd60>
  4044da:	9906      	ldr	r1, [sp, #24]
  4044dc:	694b      	ldr	r3, [r1, #20]
  4044de:	b913      	cbnz	r3, 4044e6 <_strtod_r+0xdce>
  4044e0:	690b      	ldr	r3, [r1, #16]
  4044e2:	2b01      	cmp	r3, #1
  4044e4:	ddc8      	ble.n	404478 <_strtod_r+0xd60>
  4044e6:	9906      	ldr	r1, [sp, #24]
  4044e8:	2201      	movs	r2, #1
  4044ea:	4658      	mov	r0, fp
  4044ec:	f005 f926 	bl	40973c <__lshift>
  4044f0:	4639      	mov	r1, r7
  4044f2:	9006      	str	r0, [sp, #24]
  4044f4:	f005 f980 	bl	4097f8 <__mcmp>
  4044f8:	2800      	cmp	r0, #0
  4044fa:	ddbd      	ble.n	404478 <_strtod_r+0xd60>
  4044fc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4044fe:	2b00      	cmp	r3, #0
  404500:	d17a      	bne.n	4045f8 <_strtod_r+0xee0>
  404502:	4b4f      	ldr	r3, [pc, #316]	; (404640 <_strtod_r+0xf28>)
  404504:	4023      	ands	r3, r4
  404506:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40450a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40450e:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  404512:	f04f 31ff 	mov.w	r1, #4294967295
  404516:	9003      	str	r0, [sp, #12]
  404518:	9102      	str	r1, [sp, #8]
  40451a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40451e:	e7ab      	b.n	404478 <_strtod_r+0xd60>
  404520:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  404524:	2200      	movs	r2, #0
  404526:	9103      	str	r1, [sp, #12]
  404528:	920a      	str	r2, [sp, #40]	; 0x28
  40452a:	f7ff bb21 	b.w	403b70 <_strtod_r+0x458>
  40452e:	4b45      	ldr	r3, [pc, #276]	; (404644 <_strtod_r+0xf2c>)
  404530:	4945      	ldr	r1, [pc, #276]	; (404648 <_strtod_r+0xf30>)
  404532:	2200      	movs	r2, #0
  404534:	2000      	movs	r0, #0
  404536:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40453a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40453e:	e4ac      	b.n	403e9a <_strtod_r+0x782>
  404540:	9903      	ldr	r1, [sp, #12]
  404542:	f3c1 0313 	ubfx	r3, r1, #0, #20
  404546:	460c      	mov	r4, r1
  404548:	2b00      	cmp	r3, #0
  40454a:	f47f af7e 	bne.w	40444a <_strtod_r+0xd32>
  40454e:	9a02      	ldr	r2, [sp, #8]
  404550:	2a00      	cmp	r2, #0
  404552:	f47f af7a 	bne.w	40444a <_strtod_r+0xd32>
  404556:	e7d1      	b.n	4044fc <_strtod_r+0xde4>
  404558:	9902      	ldr	r1, [sp, #8]
  40455a:	ea1c 0f01 	tst.w	ip, r1
  40455e:	d08b      	beq.n	404478 <_strtod_r+0xd60>
  404560:	e77a      	b.n	404458 <_strtod_r+0xd40>
  404562:	3101      	adds	r1, #1
  404564:	9119      	str	r1, [sp, #100]	; 0x64
  404566:	e57e      	b.n	404066 <_strtod_r+0x94e>
  404568:	2700      	movs	r7, #0
  40456a:	e4e8      	b.n	403f3e <_strtod_r+0x826>
  40456c:	f7ff f8b2 	bl	4036d4 <sulp>
  404570:	4602      	mov	r2, r0
  404572:	460b      	mov	r3, r1
  404574:	4640      	mov	r0, r8
  404576:	4649      	mov	r1, r9
  404578:	f7fd ff82 	bl	402480 <__aeabi_dsub>
  40457c:	2200      	movs	r2, #0
  40457e:	2300      	movs	r3, #0
  404580:	4680      	mov	r8, r0
  404582:	4689      	mov	r9, r1
  404584:	f7fe fb98 	bl	402cb8 <__aeabi_dcmpeq>
  404588:	2800      	cmp	r0, #0
  40458a:	f47f aed1 	bne.w	404330 <_strtod_r+0xc18>
  40458e:	e773      	b.n	404478 <_strtod_r+0xd60>
  404590:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404592:	9902      	ldr	r1, [sp, #8]
  404594:	b1db      	cbz	r3, 4045ce <_strtod_r+0xeb6>
  404596:	4b2a      	ldr	r3, [pc, #168]	; (404640 <_strtod_r+0xf28>)
  404598:	4013      	ands	r3, r2
  40459a:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40459e:	d816      	bhi.n	4045ce <_strtod_r+0xeb6>
  4045a0:	0d1b      	lsrs	r3, r3, #20
  4045a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  4045a6:	f04f 30ff 	mov.w	r0, #4294967295
  4045aa:	fa00 f303 	lsl.w	r3, r0, r3
  4045ae:	4299      	cmp	r1, r3
  4045b0:	f47f af4b 	bne.w	40444a <_strtod_r+0xd32>
  4045b4:	4b25      	ldr	r3, [pc, #148]	; (40464c <_strtod_r+0xf34>)
  4045b6:	429a      	cmp	r2, r3
  4045b8:	d038      	beq.n	40462c <_strtod_r+0xf14>
  4045ba:	4b21      	ldr	r3, [pc, #132]	; (404640 <_strtod_r+0xf28>)
  4045bc:	2000      	movs	r0, #0
  4045be:	4013      	ands	r3, r2
  4045c0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  4045c4:	9303      	str	r3, [sp, #12]
  4045c6:	9002      	str	r0, [sp, #8]
  4045c8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  4045cc:	e754      	b.n	404478 <_strtod_r+0xd60>
  4045ce:	f04f 33ff 	mov.w	r3, #4294967295
  4045d2:	e7ec      	b.n	4045ae <_strtod_r+0xe96>
  4045d4:	a819      	add	r0, sp, #100	; 0x64
  4045d6:	491e      	ldr	r1, [pc, #120]	; (404650 <_strtod_r+0xf38>)
  4045d8:	aa1c      	add	r2, sp, #112	; 0x70
  4045da:	f004 f98f 	bl	4088fc <__hexnan>
  4045de:	2805      	cmp	r0, #5
  4045e0:	f47f ad17 	bne.w	404012 <_strtod_r+0x8fa>
  4045e4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  4045e6:	991c      	ldr	r1, [sp, #112]	; 0x70
  4045e8:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  4045ec:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  4045f0:	9003      	str	r0, [sp, #12]
  4045f2:	9102      	str	r1, [sp, #8]
  4045f4:	f7ff ba25 	b.w	403a42 <_strtod_r+0x32a>
  4045f8:	4b11      	ldr	r3, [pc, #68]	; (404640 <_strtod_r+0xf28>)
  4045fa:	4023      	ands	r3, r4
  4045fc:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  404600:	d881      	bhi.n	404506 <_strtod_r+0xdee>
  404602:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  404606:	f63f af39 	bhi.w	40447c <_strtod_r+0xd64>
  40460a:	e691      	b.n	404330 <_strtod_r+0xc18>
  40460c:	f04f 32ff 	mov.w	r2, #4294967295
  404610:	fa02 f303 	lsl.w	r3, r2, r3
  404614:	9a02      	ldr	r2, [sp, #8]
  404616:	4013      	ands	r3, r2
  404618:	9302      	str	r3, [sp, #8]
  40461a:	e643      	b.n	4042a4 <_strtod_r+0xb8c>
  40461c:	3b20      	subs	r3, #32
  40461e:	f04f 31ff 	mov.w	r1, #4294967295
  404622:	fa01 f303 	lsl.w	r3, r1, r3
  404626:	4013      	ands	r3, r2
  404628:	9303      	str	r3, [sp, #12]
  40462a:	e63b      	b.n	4042a4 <_strtod_r+0xb8c>
  40462c:	3101      	adds	r1, #1
  40462e:	d1c4      	bne.n	4045ba <_strtod_r+0xea2>
  404630:	e590      	b.n	404154 <_strtod_r+0xa3c>
  404632:	bf00      	nop
  404634:	0040b148 	.word	0x0040b148
  404638:	000fffff 	.word	0x000fffff
  40463c:	39500000 	.word	0x39500000
  404640:	7ff00000 	.word	0x7ff00000
  404644:	bfe00000 	.word	0xbfe00000
  404648:	3fe00000 	.word	0x3fe00000
  40464c:	7fefffff 	.word	0x7fefffff
  404650:	0040ae64 	.word	0x0040ae64
  404654:	f3af 8000 	nop.w

00404658 <strtof>:
  404658:	b538      	push	{r3, r4, r5, lr}
  40465a:	4b0a      	ldr	r3, [pc, #40]	; (404684 <strtof+0x2c>)
  40465c:	460a      	mov	r2, r1
  40465e:	4601      	mov	r1, r0
  404660:	6818      	ldr	r0, [r3, #0]
  404662:	f7ff f859 	bl	403718 <_strtod_r>
  404666:	4604      	mov	r4, r0
  404668:	460d      	mov	r5, r1
  40466a:	f005 fc8b 	bl	409f84 <__fpclassifyd>
  40466e:	b120      	cbz	r0, 40467a <strtof+0x22>
  404670:	4620      	mov	r0, r4
  404672:	4629      	mov	r1, r5
  404674:	f7fe fb7a 	bl	402d6c <__aeabi_d2f>
  404678:	bd38      	pop	{r3, r4, r5, pc}
  40467a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40467e:	f005 bcbb 	b.w	409ff8 <nanf>
  404682:	bf00      	nop
  404684:	20000530 	.word	0x20000530

00404688 <_strtol_r>:
  404688:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40468c:	4c42      	ldr	r4, [pc, #264]	; (404798 <_strtol_r+0x110>)
  40468e:	b082      	sub	sp, #8
  404690:	f8d4 c000 	ldr.w	ip, [r4]
  404694:	9001      	str	r0, [sp, #4]
  404696:	460e      	mov	r6, r1
  404698:	e000      	b.n	40469c <_strtol_r+0x14>
  40469a:	4626      	mov	r6, r4
  40469c:	4634      	mov	r4, r6
  40469e:	f814 5b01 	ldrb.w	r5, [r4], #1
  4046a2:	eb0c 0005 	add.w	r0, ip, r5
  4046a6:	7840      	ldrb	r0, [r0, #1]
  4046a8:	f000 0008 	and.w	r0, r0, #8
  4046ac:	f000 0aff 	and.w	sl, r0, #255	; 0xff
  4046b0:	2800      	cmp	r0, #0
  4046b2:	d1f2      	bne.n	40469a <_strtol_r+0x12>
  4046b4:	2d2d      	cmp	r5, #45	; 0x2d
  4046b6:	d05b      	beq.n	404770 <_strtol_r+0xe8>
  4046b8:	2d2b      	cmp	r5, #43	; 0x2b
  4046ba:	bf04      	itt	eq
  4046bc:	7875      	ldrbeq	r5, [r6, #1]
  4046be:	1cb4      	addeq	r4, r6, #2
  4046c0:	f033 0010 	bics.w	r0, r3, #16
  4046c4:	d03c      	beq.n	404740 <_strtol_r+0xb8>
  4046c6:	4699      	mov	r9, r3
  4046c8:	f1ba 0f00 	cmp.w	sl, #0
  4046cc:	bf0c      	ite	eq
  4046ce:	f06f 4b00 	mvneq.w	fp, #2147483648	; 0x80000000
  4046d2:	f04f 4b00 	movne.w	fp, #2147483648	; 0x80000000
  4046d6:	fbbb f8f9 	udiv	r8, fp, r9
  4046da:	2700      	movs	r7, #0
  4046dc:	fb09 bb18 	mls	fp, r9, r8, fp
  4046e0:	4638      	mov	r0, r7
  4046e2:	e00c      	b.n	4046fe <_strtol_r+0x76>
  4046e4:	3d30      	subs	r5, #48	; 0x30
  4046e6:	42ab      	cmp	r3, r5
  4046e8:	dd19      	ble.n	40471e <_strtol_r+0x96>
  4046ea:	1c7e      	adds	r6, r7, #1
  4046ec:	d005      	beq.n	4046fa <_strtol_r+0x72>
  4046ee:	4540      	cmp	r0, r8
  4046f0:	d823      	bhi.n	40473a <_strtol_r+0xb2>
  4046f2:	d020      	beq.n	404736 <_strtol_r+0xae>
  4046f4:	fb09 5000 	mla	r0, r9, r0, r5
  4046f8:	2701      	movs	r7, #1
  4046fa:	f814 5b01 	ldrb.w	r5, [r4], #1
  4046fe:	eb0c 0605 	add.w	r6, ip, r5
  404702:	7876      	ldrb	r6, [r6, #1]
  404704:	f016 0f04 	tst.w	r6, #4
  404708:	d1ec      	bne.n	4046e4 <_strtol_r+0x5c>
  40470a:	f016 0603 	ands.w	r6, r6, #3
  40470e:	d006      	beq.n	40471e <_strtol_r+0x96>
  404710:	2e01      	cmp	r6, #1
  404712:	bf14      	ite	ne
  404714:	2657      	movne	r6, #87	; 0x57
  404716:	2637      	moveq	r6, #55	; 0x37
  404718:	1bad      	subs	r5, r5, r6
  40471a:	42ab      	cmp	r3, r5
  40471c:	dce5      	bgt.n	4046ea <_strtol_r+0x62>
  40471e:	1c7b      	adds	r3, r7, #1
  404720:	d015      	beq.n	40474e <_strtol_r+0xc6>
  404722:	f1ba 0f00 	cmp.w	sl, #0
  404726:	d121      	bne.n	40476c <_strtol_r+0xe4>
  404728:	b10a      	cbz	r2, 40472e <_strtol_r+0xa6>
  40472a:	b9ef      	cbnz	r7, 404768 <_strtol_r+0xe0>
  40472c:	6011      	str	r1, [r2, #0]
  40472e:	b002      	add	sp, #8
  404730:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  404734:	4770      	bx	lr
  404736:	455d      	cmp	r5, fp
  404738:	dddc      	ble.n	4046f4 <_strtol_r+0x6c>
  40473a:	f04f 37ff 	mov.w	r7, #4294967295
  40473e:	e7dc      	b.n	4046fa <_strtol_r+0x72>
  404740:	2d30      	cmp	r5, #48	; 0x30
  404742:	d01a      	beq.n	40477a <_strtol_r+0xf2>
  404744:	2b00      	cmp	r3, #0
  404746:	d1be      	bne.n	4046c6 <_strtol_r+0x3e>
  404748:	230a      	movs	r3, #10
  40474a:	4699      	mov	r9, r3
  40474c:	e7bc      	b.n	4046c8 <_strtol_r+0x40>
  40474e:	9901      	ldr	r1, [sp, #4]
  404750:	f1ba 0f00 	cmp.w	sl, #0
  404754:	f04f 0322 	mov.w	r3, #34	; 0x22
  404758:	bf0c      	ite	eq
  40475a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40475e:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
  404762:	600b      	str	r3, [r1, #0]
  404764:	2a00      	cmp	r2, #0
  404766:	d0e2      	beq.n	40472e <_strtol_r+0xa6>
  404768:	1e61      	subs	r1, r4, #1
  40476a:	e7df      	b.n	40472c <_strtol_r+0xa4>
  40476c:	4240      	negs	r0, r0
  40476e:	e7db      	b.n	404728 <_strtol_r+0xa0>
  404770:	1cb4      	adds	r4, r6, #2
  404772:	7875      	ldrb	r5, [r6, #1]
  404774:	f04f 0a01 	mov.w	sl, #1
  404778:	e7a2      	b.n	4046c0 <_strtol_r+0x38>
  40477a:	7820      	ldrb	r0, [r4, #0]
  40477c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
  404780:	2858      	cmp	r0, #88	; 0x58
  404782:	d003      	beq.n	40478c <_strtol_r+0x104>
  404784:	2b00      	cmp	r3, #0
  404786:	d19e      	bne.n	4046c6 <_strtol_r+0x3e>
  404788:	2308      	movs	r3, #8
  40478a:	e79c      	b.n	4046c6 <_strtol_r+0x3e>
  40478c:	2310      	movs	r3, #16
  40478e:	7865      	ldrb	r5, [r4, #1]
  404790:	4699      	mov	r9, r3
  404792:	3402      	adds	r4, #2
  404794:	e798      	b.n	4046c8 <_strtol_r+0x40>
  404796:	bf00      	nop
  404798:	20000534 	.word	0x20000534

0040479c <strtol>:
  40479c:	b430      	push	{r4, r5}
  40479e:	4c04      	ldr	r4, [pc, #16]	; (4047b0 <strtol+0x14>)
  4047a0:	460d      	mov	r5, r1
  4047a2:	4613      	mov	r3, r2
  4047a4:	4601      	mov	r1, r0
  4047a6:	462a      	mov	r2, r5
  4047a8:	6820      	ldr	r0, [r4, #0]
  4047aa:	bc30      	pop	{r4, r5}
  4047ac:	f7ff bf6c 	b.w	404688 <_strtol_r>
  4047b0:	20000530 	.word	0x20000530

004047b4 <_svfprintf_r>:
  4047b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4047b8:	b0c9      	sub	sp, #292	; 0x124
  4047ba:	9310      	str	r3, [sp, #64]	; 0x40
  4047bc:	910c      	str	r1, [sp, #48]	; 0x30
  4047be:	4691      	mov	r9, r2
  4047c0:	900d      	str	r0, [sp, #52]	; 0x34
  4047c2:	f004 f96f 	bl	408aa4 <_localeconv_r>
  4047c6:	6800      	ldr	r0, [r0, #0]
  4047c8:	9015      	str	r0, [sp, #84]	; 0x54
  4047ca:	f005 fc5b 	bl	40a084 <strlen>
  4047ce:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4047d0:	9018      	str	r0, [sp, #96]	; 0x60
  4047d2:	89a3      	ldrh	r3, [r4, #12]
  4047d4:	061e      	lsls	r6, r3, #24
  4047d6:	d503      	bpl.n	4047e0 <_svfprintf_r+0x2c>
  4047d8:	6923      	ldr	r3, [r4, #16]
  4047da:	2b00      	cmp	r3, #0
  4047dc:	f001 8081 	beq.w	4058e2 <_svfprintf_r+0x112e>
  4047e0:	ac38      	add	r4, sp, #224	; 0xe0
  4047e2:	46a4      	mov	ip, r4
  4047e4:	9408      	str	r4, [sp, #32]
  4047e6:	942b      	str	r4, [sp, #172]	; 0xac
  4047e8:	2500      	movs	r5, #0
  4047ea:	2400      	movs	r4, #0
  4047ec:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  4047f0:	2300      	movs	r3, #0
  4047f2:	9311      	str	r3, [sp, #68]	; 0x44
  4047f4:	932d      	str	r3, [sp, #180]	; 0xb4
  4047f6:	932c      	str	r3, [sp, #176]	; 0xb0
  4047f8:	931a      	str	r3, [sp, #104]	; 0x68
  4047fa:	9319      	str	r3, [sp, #100]	; 0x64
  4047fc:	930e      	str	r3, [sp, #56]	; 0x38
  4047fe:	4666      	mov	r6, ip
  404800:	f899 3000 	ldrb.w	r3, [r9]
  404804:	2b00      	cmp	r3, #0
  404806:	f000 80f8 	beq.w	4049fa <_svfprintf_r+0x246>
  40480a:	2b25      	cmp	r3, #37	; 0x25
  40480c:	f000 80f5 	beq.w	4049fa <_svfprintf_r+0x246>
  404810:	f109 0201 	add.w	r2, r9, #1
  404814:	e001      	b.n	40481a <_svfprintf_r+0x66>
  404816:	2b25      	cmp	r3, #37	; 0x25
  404818:	d004      	beq.n	404824 <_svfprintf_r+0x70>
  40481a:	7813      	ldrb	r3, [r2, #0]
  40481c:	4614      	mov	r4, r2
  40481e:	3201      	adds	r2, #1
  404820:	2b00      	cmp	r3, #0
  404822:	d1f8      	bne.n	404816 <_svfprintf_r+0x62>
  404824:	ebc9 0504 	rsb	r5, r9, r4
  404828:	b17d      	cbz	r5, 40484a <_svfprintf_r+0x96>
  40482a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40482c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40482e:	3301      	adds	r3, #1
  404830:	442a      	add	r2, r5
  404832:	2b07      	cmp	r3, #7
  404834:	f8c6 9000 	str.w	r9, [r6]
  404838:	6075      	str	r5, [r6, #4]
  40483a:	922d      	str	r2, [sp, #180]	; 0xb4
  40483c:	932c      	str	r3, [sp, #176]	; 0xb0
  40483e:	f300 80c2 	bgt.w	4049c6 <_svfprintf_r+0x212>
  404842:	3608      	adds	r6, #8
  404844:	980e      	ldr	r0, [sp, #56]	; 0x38
  404846:	4428      	add	r0, r5
  404848:	900e      	str	r0, [sp, #56]	; 0x38
  40484a:	7823      	ldrb	r3, [r4, #0]
  40484c:	2b00      	cmp	r3, #0
  40484e:	f000 80c2 	beq.w	4049d6 <_svfprintf_r+0x222>
  404852:	2300      	movs	r3, #0
  404854:	f894 8001 	ldrb.w	r8, [r4, #1]
  404858:	461a      	mov	r2, r3
  40485a:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40485e:	930f      	str	r3, [sp, #60]	; 0x3c
  404860:	9309      	str	r3, [sp, #36]	; 0x24
  404862:	f104 0901 	add.w	r9, r4, #1
  404866:	f04f 34ff 	mov.w	r4, #4294967295
  40486a:	940a      	str	r4, [sp, #40]	; 0x28
  40486c:	f109 0901 	add.w	r9, r9, #1
  404870:	f1a8 0320 	sub.w	r3, r8, #32
  404874:	2b58      	cmp	r3, #88	; 0x58
  404876:	f200 83c5 	bhi.w	405004 <_svfprintf_r+0x850>
  40487a:	e8df f013 	tbh	[pc, r3, lsl #1]
  40487e:	026a      	.short	0x026a
  404880:	03c303c3 	.word	0x03c303c3
  404884:	03c30271 	.word	0x03c30271
  404888:	03c303c3 	.word	0x03c303c3
  40488c:	03c303c3 	.word	0x03c303c3
  404890:	031403c3 	.word	0x031403c3
  404894:	03c30366 	.word	0x03c30366
  404898:	00c0009d 	.word	0x00c0009d
  40489c:	027803c3 	.word	0x027803c3
  4048a0:	027f027f 	.word	0x027f027f
  4048a4:	027f027f 	.word	0x027f027f
  4048a8:	027f027f 	.word	0x027f027f
  4048ac:	027f027f 	.word	0x027f027f
  4048b0:	03c3027f 	.word	0x03c3027f
  4048b4:	03c303c3 	.word	0x03c303c3
  4048b8:	03c303c3 	.word	0x03c303c3
  4048bc:	03c303c3 	.word	0x03c303c3
  4048c0:	03c303c3 	.word	0x03c303c3
  4048c4:	029003c3 	.word	0x029003c3
  4048c8:	03c30371 	.word	0x03c30371
  4048cc:	03c30371 	.word	0x03c30371
  4048d0:	03c303c3 	.word	0x03c303c3
  4048d4:	036a03c3 	.word	0x036a03c3
  4048d8:	03c303c3 	.word	0x03c303c3
  4048dc:	03c30078 	.word	0x03c30078
  4048e0:	03c303c3 	.word	0x03c303c3
  4048e4:	03c303c3 	.word	0x03c303c3
  4048e8:	03c30059 	.word	0x03c30059
  4048ec:	02af03c3 	.word	0x02af03c3
  4048f0:	03c303c3 	.word	0x03c303c3
  4048f4:	03c303c3 	.word	0x03c303c3
  4048f8:	03c303c3 	.word	0x03c303c3
  4048fc:	03c303c3 	.word	0x03c303c3
  404900:	03c303c3 	.word	0x03c303c3
  404904:	03480337 	.word	0x03480337
  404908:	03710371 	.word	0x03710371
  40490c:	02ff0371 	.word	0x02ff0371
  404910:	03c30348 	.word	0x03c30348
  404914:	030803c3 	.word	0x030803c3
  404918:	02c503c3 	.word	0x02c503c3
  40491c:	0320007c 	.word	0x0320007c
  404920:	03c303a3 	.word	0x03c303a3
  404924:	03c302d9 	.word	0x03c302d9
  404928:	03c3005f 	.word	0x03c3005f
  40492c:	00de03c3 	.word	0x00de03c3
  404930:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404934:	f04c 0c10 	orr.w	ip, ip, #16
  404938:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40493c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40493e:	06a2      	lsls	r2, r4, #26
  404940:	f100 8354 	bmi.w	404fec <_svfprintf_r+0x838>
  404944:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404946:	06e3      	lsls	r3, r4, #27
  404948:	f100 85bd 	bmi.w	4054c6 <_svfprintf_r+0xd12>
  40494c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404950:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404954:	f000 85b7 	beq.w	4054c6 <_svfprintf_r+0xd12>
  404958:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40495c:	2500      	movs	r5, #0
  40495e:	f8bc 4000 	ldrh.w	r4, [ip]
  404962:	f10c 0c04 	add.w	ip, ip, #4
  404966:	2301      	movs	r3, #1
  404968:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40496c:	e08c      	b.n	404a88 <_svfprintf_r+0x2d4>
  40496e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404970:	f045 0510 	orr.w	r5, r5, #16
  404974:	9509      	str	r5, [sp, #36]	; 0x24
  404976:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40497a:	f01c 0320 	ands.w	r3, ip, #32
  40497e:	f040 832a 	bne.w	404fd6 <_svfprintf_r+0x822>
  404982:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404986:	f01c 0210 	ands.w	r2, ip, #16
  40498a:	f040 85a4 	bne.w	4054d6 <_svfprintf_r+0xd22>
  40498e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404992:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  404996:	f000 859e 	beq.w	4054d6 <_svfprintf_r+0xd22>
  40499a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40499e:	4613      	mov	r3, r2
  4049a0:	f8bc 4000 	ldrh.w	r4, [ip]
  4049a4:	f10c 0c04 	add.w	ip, ip, #4
  4049a8:	2500      	movs	r5, #0
  4049aa:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  4049ae:	e06b      	b.n	404a88 <_svfprintf_r+0x2d4>
  4049b0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4049b2:	9310      	str	r3, [sp, #64]	; 0x40
  4049b4:	4264      	negs	r4, r4
  4049b6:	940f      	str	r4, [sp, #60]	; 0x3c
  4049b8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4049ba:	f045 0504 	orr.w	r5, r5, #4
  4049be:	9509      	str	r5, [sp, #36]	; 0x24
  4049c0:	f899 8000 	ldrb.w	r8, [r9]
  4049c4:	e752      	b.n	40486c <_svfprintf_r+0xb8>
  4049c6:	980d      	ldr	r0, [sp, #52]	; 0x34
  4049c8:	990c      	ldr	r1, [sp, #48]	; 0x30
  4049ca:	aa2b      	add	r2, sp, #172	; 0xac
  4049cc:	f005 fbe4 	bl	40a198 <__ssprint_r>
  4049d0:	b940      	cbnz	r0, 4049e4 <_svfprintf_r+0x230>
  4049d2:	ae38      	add	r6, sp, #224	; 0xe0
  4049d4:	e736      	b.n	404844 <_svfprintf_r+0x90>
  4049d6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  4049d8:	b123      	cbz	r3, 4049e4 <_svfprintf_r+0x230>
  4049da:	980d      	ldr	r0, [sp, #52]	; 0x34
  4049dc:	990c      	ldr	r1, [sp, #48]	; 0x30
  4049de:	aa2b      	add	r2, sp, #172	; 0xac
  4049e0:	f005 fbda 	bl	40a198 <__ssprint_r>
  4049e4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4049e6:	980e      	ldr	r0, [sp, #56]	; 0x38
  4049e8:	89a3      	ldrh	r3, [r4, #12]
  4049ea:	f013 0f40 	tst.w	r3, #64	; 0x40
  4049ee:	bf18      	it	ne
  4049f0:	f04f 30ff 	movne.w	r0, #4294967295
  4049f4:	b049      	add	sp, #292	; 0x124
  4049f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4049fa:	464c      	mov	r4, r9
  4049fc:	e725      	b.n	40484a <_svfprintf_r+0x96>
  4049fe:	f899 8000 	ldrb.w	r8, [r9]
  404a02:	f109 0001 	add.w	r0, r9, #1
  404a06:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  404a0a:	f001 810c 	beq.w	405c26 <_svfprintf_r+0x1472>
  404a0e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404a12:	2b09      	cmp	r3, #9
  404a14:	bf98      	it	ls
  404a16:	2100      	movls	r1, #0
  404a18:	f201 806b 	bhi.w	405af2 <_svfprintf_r+0x133e>
  404a1c:	f810 8b01 	ldrb.w	r8, [r0], #1
  404a20:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404a24:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  404a28:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404a2c:	2b09      	cmp	r3, #9
  404a2e:	d9f5      	bls.n	404a1c <_svfprintf_r+0x268>
  404a30:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  404a34:	910a      	str	r1, [sp, #40]	; 0x28
  404a36:	4681      	mov	r9, r0
  404a38:	e71a      	b.n	404870 <_svfprintf_r+0xbc>
  404a3a:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404a3c:	4ca1      	ldr	r4, [pc, #644]	; (404cc4 <_svfprintf_r+0x510>)
  404a3e:	06af      	lsls	r7, r5, #26
  404a40:	941a      	str	r4, [sp, #104]	; 0x68
  404a42:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404a46:	f140 81d1 	bpl.w	404dec <_svfprintf_r+0x638>
  404a4a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404a4e:	f10c 0307 	add.w	r3, ip, #7
  404a52:	f023 0307 	bic.w	r3, r3, #7
  404a56:	f103 0408 	add.w	r4, r3, #8
  404a5a:	9410      	str	r4, [sp, #64]	; 0x40
  404a5c:	e9d3 4500 	ldrd	r4, r5, [r3]
  404a60:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a64:	f01c 0f01 	tst.w	ip, #1
  404a68:	f000 8462 	beq.w	405330 <_svfprintf_r+0xb7c>
  404a6c:	ea54 0005 	orrs.w	r0, r4, r5
  404a70:	f000 845e 	beq.w	405330 <_svfprintf_r+0xb7c>
  404a74:	2330      	movs	r3, #48	; 0x30
  404a76:	f04c 0c02 	orr.w	ip, ip, #2
  404a7a:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  404a7e:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  404a82:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404a86:	2302      	movs	r3, #2
  404a88:	f04f 0a00 	mov.w	sl, #0
  404a8c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404a90:	990a      	ldr	r1, [sp, #40]	; 0x28
  404a92:	2900      	cmp	r1, #0
  404a94:	db05      	blt.n	404aa2 <_svfprintf_r+0x2ee>
  404a96:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404a9a:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  404a9e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404aa2:	ea54 0005 	orrs.w	r0, r4, r5
  404aa6:	f040 82c5 	bne.w	405034 <_svfprintf_r+0x880>
  404aaa:	990a      	ldr	r1, [sp, #40]	; 0x28
  404aac:	2900      	cmp	r1, #0
  404aae:	f040 82c1 	bne.w	405034 <_svfprintf_r+0x880>
  404ab2:	2b00      	cmp	r3, #0
  404ab4:	f040 8438 	bne.w	405328 <_svfprintf_r+0xb74>
  404ab8:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404abc:	f01c 0f01 	tst.w	ip, #1
  404ac0:	f000 8432 	beq.w	405328 <_svfprintf_r+0xb74>
  404ac4:	af48      	add	r7, sp, #288	; 0x120
  404ac6:	2330      	movs	r3, #48	; 0x30
  404ac8:	9d08      	ldr	r5, [sp, #32]
  404aca:	f807 3d41 	strb.w	r3, [r7, #-65]!
  404ace:	1bec      	subs	r4, r5, r7
  404ad0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  404ad4:	2500      	movs	r5, #0
  404ad6:	4564      	cmp	r4, ip
  404ad8:	bfa8      	it	ge
  404ada:	46a4      	movge	ip, r4
  404adc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  404ae0:	9514      	str	r5, [sp, #80]	; 0x50
  404ae2:	f1ba 0f00 	cmp.w	sl, #0
  404ae6:	d002      	beq.n	404aee <_svfprintf_r+0x33a>
  404ae8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404aea:	3501      	adds	r5, #1
  404aec:	950b      	str	r5, [sp, #44]	; 0x2c
  404aee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404af0:	f013 0302 	ands.w	r3, r3, #2
  404af4:	9312      	str	r3, [sp, #72]	; 0x48
  404af6:	d002      	beq.n	404afe <_svfprintf_r+0x34a>
  404af8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404afa:	3502      	adds	r5, #2
  404afc:	950b      	str	r5, [sp, #44]	; 0x2c
  404afe:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404b02:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  404b06:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  404b0a:	f040 8290 	bne.w	40502e <_svfprintf_r+0x87a>
  404b0e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404b10:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  404b14:	ebcc 0b05 	rsb	fp, ip, r5
  404b18:	f1bb 0f00 	cmp.w	fp, #0
  404b1c:	f340 8287 	ble.w	40502e <_svfprintf_r+0x87a>
  404b20:	f1bb 0f10 	cmp.w	fp, #16
  404b24:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404b26:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  404b28:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 404ccc <_svfprintf_r+0x518>
  404b2c:	dd2c      	ble.n	404b88 <_svfprintf_r+0x3d4>
  404b2e:	971b      	str	r7, [sp, #108]	; 0x6c
  404b30:	4630      	mov	r0, r6
  404b32:	4657      	mov	r7, sl
  404b34:	2510      	movs	r5, #16
  404b36:	46ca      	mov	sl, r9
  404b38:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  404b3a:	46a1      	mov	r9, r4
  404b3c:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404b3e:	e006      	b.n	404b4e <_svfprintf_r+0x39a>
  404b40:	f1ab 0b10 	sub.w	fp, fp, #16
  404b44:	f1bb 0f10 	cmp.w	fp, #16
  404b48:	f100 0008 	add.w	r0, r0, #8
  404b4c:	dd17      	ble.n	404b7e <_svfprintf_r+0x3ca>
  404b4e:	3201      	adds	r2, #1
  404b50:	3110      	adds	r1, #16
  404b52:	2a07      	cmp	r2, #7
  404b54:	912d      	str	r1, [sp, #180]	; 0xb4
  404b56:	922c      	str	r2, [sp, #176]	; 0xb0
  404b58:	6007      	str	r7, [r0, #0]
  404b5a:	6045      	str	r5, [r0, #4]
  404b5c:	ddf0      	ble.n	404b40 <_svfprintf_r+0x38c>
  404b5e:	4620      	mov	r0, r4
  404b60:	4631      	mov	r1, r6
  404b62:	aa2b      	add	r2, sp, #172	; 0xac
  404b64:	f005 fb18 	bl	40a198 <__ssprint_r>
  404b68:	2800      	cmp	r0, #0
  404b6a:	f47f af3b 	bne.w	4049e4 <_svfprintf_r+0x230>
  404b6e:	f1ab 0b10 	sub.w	fp, fp, #16
  404b72:	f1bb 0f10 	cmp.w	fp, #16
  404b76:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404b78:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  404b7a:	a838      	add	r0, sp, #224	; 0xe0
  404b7c:	dce7      	bgt.n	404b4e <_svfprintf_r+0x39a>
  404b7e:	464c      	mov	r4, r9
  404b80:	46d1      	mov	r9, sl
  404b82:	46ba      	mov	sl, r7
  404b84:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  404b86:	4606      	mov	r6, r0
  404b88:	3201      	adds	r2, #1
  404b8a:	eb0b 0c01 	add.w	ip, fp, r1
  404b8e:	2a07      	cmp	r2, #7
  404b90:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404b94:	922c      	str	r2, [sp, #176]	; 0xb0
  404b96:	e886 0c00 	stmia.w	r6, {sl, fp}
  404b9a:	f300 841a 	bgt.w	4053d2 <_svfprintf_r+0xc1e>
  404b9e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404ba2:	3608      	adds	r6, #8
  404ba4:	f1ba 0f00 	cmp.w	sl, #0
  404ba8:	d00f      	beq.n	404bca <_svfprintf_r+0x416>
  404baa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404bac:	f10c 0c01 	add.w	ip, ip, #1
  404bb0:	3301      	adds	r3, #1
  404bb2:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  404bb6:	2201      	movs	r2, #1
  404bb8:	2b07      	cmp	r3, #7
  404bba:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404bbe:	932c      	str	r3, [sp, #176]	; 0xb0
  404bc0:	e886 0006 	stmia.w	r6, {r1, r2}
  404bc4:	f300 83a4 	bgt.w	405310 <_svfprintf_r+0xb5c>
  404bc8:	3608      	adds	r6, #8
  404bca:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404bcc:	b173      	cbz	r3, 404bec <_svfprintf_r+0x438>
  404bce:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404bd0:	f10c 0c02 	add.w	ip, ip, #2
  404bd4:	3301      	adds	r3, #1
  404bd6:	a924      	add	r1, sp, #144	; 0x90
  404bd8:	2202      	movs	r2, #2
  404bda:	2b07      	cmp	r3, #7
  404bdc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404be0:	932c      	str	r3, [sp, #176]	; 0xb0
  404be2:	e886 0006 	stmia.w	r6, {r1, r2}
  404be6:	f300 8387 	bgt.w	4052f8 <_svfprintf_r+0xb44>
  404bea:	3608      	adds	r6, #8
  404bec:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  404bee:	2d80      	cmp	r5, #128	; 0x80
  404bf0:	f000 82ca 	beq.w	405188 <_svfprintf_r+0x9d4>
  404bf4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404bf6:	ebc4 0a05 	rsb	sl, r4, r5
  404bfa:	f1ba 0f00 	cmp.w	sl, #0
  404bfe:	dd3b      	ble.n	404c78 <_svfprintf_r+0x4c4>
  404c00:	f1ba 0f10 	cmp.w	sl, #16
  404c04:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c06:	4d30      	ldr	r5, [pc, #192]	; (404cc8 <_svfprintf_r+0x514>)
  404c08:	dd2b      	ble.n	404c62 <_svfprintf_r+0x4ae>
  404c0a:	940a      	str	r4, [sp, #40]	; 0x28
  404c0c:	4632      	mov	r2, r6
  404c0e:	f04f 0b10 	mov.w	fp, #16
  404c12:	462e      	mov	r6, r5
  404c14:	4661      	mov	r1, ip
  404c16:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  404c18:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404c1a:	e006      	b.n	404c2a <_svfprintf_r+0x476>
  404c1c:	f1aa 0a10 	sub.w	sl, sl, #16
  404c20:	f1ba 0f10 	cmp.w	sl, #16
  404c24:	f102 0208 	add.w	r2, r2, #8
  404c28:	dd17      	ble.n	404c5a <_svfprintf_r+0x4a6>
  404c2a:	3301      	adds	r3, #1
  404c2c:	3110      	adds	r1, #16
  404c2e:	2b07      	cmp	r3, #7
  404c30:	912d      	str	r1, [sp, #180]	; 0xb4
  404c32:	932c      	str	r3, [sp, #176]	; 0xb0
  404c34:	e882 0840 	stmia.w	r2, {r6, fp}
  404c38:	ddf0      	ble.n	404c1c <_svfprintf_r+0x468>
  404c3a:	4620      	mov	r0, r4
  404c3c:	4629      	mov	r1, r5
  404c3e:	aa2b      	add	r2, sp, #172	; 0xac
  404c40:	f005 faaa 	bl	40a198 <__ssprint_r>
  404c44:	2800      	cmp	r0, #0
  404c46:	f47f aecd 	bne.w	4049e4 <_svfprintf_r+0x230>
  404c4a:	f1aa 0a10 	sub.w	sl, sl, #16
  404c4e:	f1ba 0f10 	cmp.w	sl, #16
  404c52:	992d      	ldr	r1, [sp, #180]	; 0xb4
  404c54:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c56:	aa38      	add	r2, sp, #224	; 0xe0
  404c58:	dce7      	bgt.n	404c2a <_svfprintf_r+0x476>
  404c5a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404c5c:	4635      	mov	r5, r6
  404c5e:	468c      	mov	ip, r1
  404c60:	4616      	mov	r6, r2
  404c62:	3301      	adds	r3, #1
  404c64:	44d4      	add	ip, sl
  404c66:	2b07      	cmp	r3, #7
  404c68:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404c6c:	932c      	str	r3, [sp, #176]	; 0xb0
  404c6e:	e886 0420 	stmia.w	r6, {r5, sl}
  404c72:	f300 8335 	bgt.w	4052e0 <_svfprintf_r+0xb2c>
  404c76:	3608      	adds	r6, #8
  404c78:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404c7a:	05ed      	lsls	r5, r5, #23
  404c7c:	f100 8224 	bmi.w	4050c8 <_svfprintf_r+0x914>
  404c80:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404c82:	44a4      	add	ip, r4
  404c84:	3301      	adds	r3, #1
  404c86:	2b07      	cmp	r3, #7
  404c88:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404c8c:	6037      	str	r7, [r6, #0]
  404c8e:	6074      	str	r4, [r6, #4]
  404c90:	932c      	str	r3, [sp, #176]	; 0xb0
  404c92:	f300 830f 	bgt.w	4052b4 <_svfprintf_r+0xb00>
  404c96:	3608      	adds	r6, #8
  404c98:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404c9a:	0763      	lsls	r3, r4, #29
  404c9c:	d549      	bpl.n	404d32 <_svfprintf_r+0x57e>
  404c9e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404ca0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404ca2:	1a2c      	subs	r4, r5, r0
  404ca4:	2c00      	cmp	r4, #0
  404ca6:	dd44      	ble.n	404d32 <_svfprintf_r+0x57e>
  404ca8:	2c10      	cmp	r4, #16
  404caa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404cac:	f8df a01c 	ldr.w	sl, [pc, #28]	; 404ccc <_svfprintf_r+0x518>
  404cb0:	dd2b      	ble.n	404d0a <_svfprintf_r+0x556>
  404cb2:	4657      	mov	r7, sl
  404cb4:	2510      	movs	r5, #16
  404cb6:	4662      	mov	r2, ip
  404cb8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  404cbc:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  404cc0:	e00b      	b.n	404cda <_svfprintf_r+0x526>
  404cc2:	bf00      	nop
  404cc4:	0040aed4 	.word	0x0040aed4
  404cc8:	0040aea0 	.word	0x0040aea0
  404ccc:	0040aef4 	.word	0x0040aef4
  404cd0:	3c10      	subs	r4, #16
  404cd2:	2c10      	cmp	r4, #16
  404cd4:	f106 0608 	add.w	r6, r6, #8
  404cd8:	dd15      	ble.n	404d06 <_svfprintf_r+0x552>
  404cda:	3301      	adds	r3, #1
  404cdc:	3210      	adds	r2, #16
  404cde:	2b07      	cmp	r3, #7
  404ce0:	922d      	str	r2, [sp, #180]	; 0xb4
  404ce2:	932c      	str	r3, [sp, #176]	; 0xb0
  404ce4:	6037      	str	r7, [r6, #0]
  404ce6:	6075      	str	r5, [r6, #4]
  404ce8:	ddf2      	ble.n	404cd0 <_svfprintf_r+0x51c>
  404cea:	4650      	mov	r0, sl
  404cec:	4641      	mov	r1, r8
  404cee:	aa2b      	add	r2, sp, #172	; 0xac
  404cf0:	f005 fa52 	bl	40a198 <__ssprint_r>
  404cf4:	2800      	cmp	r0, #0
  404cf6:	f47f ae75 	bne.w	4049e4 <_svfprintf_r+0x230>
  404cfa:	3c10      	subs	r4, #16
  404cfc:	2c10      	cmp	r4, #16
  404cfe:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  404d00:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  404d02:	ae38      	add	r6, sp, #224	; 0xe0
  404d04:	dce9      	bgt.n	404cda <_svfprintf_r+0x526>
  404d06:	4694      	mov	ip, r2
  404d08:	46ba      	mov	sl, r7
  404d0a:	3301      	adds	r3, #1
  404d0c:	44a4      	add	ip, r4
  404d0e:	2b07      	cmp	r3, #7
  404d10:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  404d14:	932c      	str	r3, [sp, #176]	; 0xb0
  404d16:	f8c6 a000 	str.w	sl, [r6]
  404d1a:	6074      	str	r4, [r6, #4]
  404d1c:	dd09      	ble.n	404d32 <_svfprintf_r+0x57e>
  404d1e:	980d      	ldr	r0, [sp, #52]	; 0x34
  404d20:	990c      	ldr	r1, [sp, #48]	; 0x30
  404d22:	aa2b      	add	r2, sp, #172	; 0xac
  404d24:	f005 fa38 	bl	40a198 <__ssprint_r>
  404d28:	2800      	cmp	r0, #0
  404d2a:	f47f ae5b 	bne.w	4049e4 <_svfprintf_r+0x230>
  404d2e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  404d32:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404d34:	980b      	ldr	r0, [sp, #44]	; 0x2c
  404d36:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404d38:	42a8      	cmp	r0, r5
  404d3a:	bfac      	ite	ge
  404d3c:	1824      	addge	r4, r4, r0
  404d3e:	1964      	addlt	r4, r4, r5
  404d40:	940e      	str	r4, [sp, #56]	; 0x38
  404d42:	f1bc 0f00 	cmp.w	ip, #0
  404d46:	f040 82c1 	bne.w	4052cc <_svfprintf_r+0xb18>
  404d4a:	2300      	movs	r3, #0
  404d4c:	932c      	str	r3, [sp, #176]	; 0xb0
  404d4e:	ae38      	add	r6, sp, #224	; 0xe0
  404d50:	e556      	b.n	404800 <_svfprintf_r+0x4c>
  404d52:	f899 8000 	ldrb.w	r8, [r9]
  404d56:	2a00      	cmp	r2, #0
  404d58:	f47f ad88 	bne.w	40486c <_svfprintf_r+0xb8>
  404d5c:	2220      	movs	r2, #32
  404d5e:	e585      	b.n	40486c <_svfprintf_r+0xb8>
  404d60:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404d62:	f045 0501 	orr.w	r5, r5, #1
  404d66:	9509      	str	r5, [sp, #36]	; 0x24
  404d68:	f899 8000 	ldrb.w	r8, [r9]
  404d6c:	e57e      	b.n	40486c <_svfprintf_r+0xb8>
  404d6e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404d70:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  404d74:	9509      	str	r5, [sp, #36]	; 0x24
  404d76:	f899 8000 	ldrb.w	r8, [r9]
  404d7a:	e577      	b.n	40486c <_svfprintf_r+0xb8>
  404d7c:	2400      	movs	r4, #0
  404d7e:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404d82:	940f      	str	r4, [sp, #60]	; 0x3c
  404d84:	4621      	mov	r1, r4
  404d86:	f819 8b01 	ldrb.w	r8, [r9], #1
  404d8a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  404d8e:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  404d92:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  404d96:	2b09      	cmp	r3, #9
  404d98:	d9f5      	bls.n	404d86 <_svfprintf_r+0x5d2>
  404d9a:	910f      	str	r1, [sp, #60]	; 0x3c
  404d9c:	e568      	b.n	404870 <_svfprintf_r+0xbc>
  404d9e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404da2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404da6:	f04c 0c10 	orr.w	ip, ip, #16
  404daa:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404dae:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404db0:	06a5      	lsls	r5, r4, #26
  404db2:	f140 80b2 	bpl.w	404f1a <_svfprintf_r+0x766>
  404db6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404db8:	1de9      	adds	r1, r5, #7
  404dba:	f021 0107 	bic.w	r1, r1, #7
  404dbe:	e9d1 2300 	ldrd	r2, r3, [r1]
  404dc2:	3108      	adds	r1, #8
  404dc4:	9110      	str	r1, [sp, #64]	; 0x40
  404dc6:	4614      	mov	r4, r2
  404dc8:	461d      	mov	r5, r3
  404dca:	2a00      	cmp	r2, #0
  404dcc:	f173 0c00 	sbcs.w	ip, r3, #0
  404dd0:	f2c0 8394 	blt.w	4054fc <_svfprintf_r+0xd48>
  404dd4:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404dd8:	2301      	movs	r3, #1
  404dda:	e659      	b.n	404a90 <_svfprintf_r+0x2dc>
  404ddc:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404dde:	4cb6      	ldr	r4, [pc, #728]	; (4050b8 <_svfprintf_r+0x904>)
  404de0:	06af      	lsls	r7, r5, #26
  404de2:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404de6:	941a      	str	r4, [sp, #104]	; 0x68
  404de8:	f53f ae2f 	bmi.w	404a4a <_svfprintf_r+0x296>
  404dec:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404dee:	06ed      	lsls	r5, r5, #27
  404df0:	f140 8443 	bpl.w	40567a <_svfprintf_r+0xec6>
  404df4:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404df8:	2500      	movs	r5, #0
  404dfa:	f8dc 4000 	ldr.w	r4, [ip]
  404dfe:	f10c 0c04 	add.w	ip, ip, #4
  404e02:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404e06:	e62b      	b.n	404a60 <_svfprintf_r+0x2ac>
  404e08:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404e0c:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404e10:	f01c 0f20 	tst.w	ip, #32
  404e14:	f000 8440 	beq.w	405698 <_svfprintf_r+0xee4>
  404e18:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404e1a:	6821      	ldr	r1, [r4, #0]
  404e1c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  404e1e:	17e5      	asrs	r5, r4, #31
  404e20:	462b      	mov	r3, r5
  404e22:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404e24:	4622      	mov	r2, r4
  404e26:	3504      	adds	r5, #4
  404e28:	9510      	str	r5, [sp, #64]	; 0x40
  404e2a:	e9c1 2300 	strd	r2, r3, [r1]
  404e2e:	e4e7      	b.n	404800 <_svfprintf_r+0x4c>
  404e30:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404e32:	f04f 0a00 	mov.w	sl, #0
  404e36:	6827      	ldr	r7, [r4, #0]
  404e38:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  404e3c:	1d25      	adds	r5, r4, #4
  404e3e:	2f00      	cmp	r7, #0
  404e40:	f000 85e9 	beq.w	405a16 <_svfprintf_r+0x1262>
  404e44:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e46:	4638      	mov	r0, r7
  404e48:	2c00      	cmp	r4, #0
  404e4a:	f2c0 859b 	blt.w	405984 <_svfprintf_r+0x11d0>
  404e4e:	4651      	mov	r1, sl
  404e50:	4622      	mov	r2, r4
  404e52:	f004 f93f 	bl	4090d4 <memchr>
  404e56:	2800      	cmp	r0, #0
  404e58:	f000 8613 	beq.w	405a82 <_svfprintf_r+0x12ce>
  404e5c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e5e:	1bc0      	subs	r0, r0, r7
  404e60:	42a0      	cmp	r0, r4
  404e62:	bfb8      	it	lt
  404e64:	4604      	movlt	r4, r0
  404e66:	9510      	str	r5, [sp, #64]	; 0x40
  404e68:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  404e6c:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  404e70:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  404e74:	950b      	str	r5, [sp, #44]	; 0x2c
  404e76:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404e7a:	e632      	b.n	404ae2 <_svfprintf_r+0x32e>
  404e7c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404e80:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  404e84:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404e88:	f899 8000 	ldrb.w	r8, [r9]
  404e8c:	e4ee      	b.n	40486c <_svfprintf_r+0xb8>
  404e8e:	f899 8000 	ldrb.w	r8, [r9]
  404e92:	464b      	mov	r3, r9
  404e94:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  404e98:	f000 847f 	beq.w	40579a <_svfprintf_r+0xfe6>
  404e9c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404e9e:	f045 0510 	orr.w	r5, r5, #16
  404ea2:	9509      	str	r5, [sp, #36]	; 0x24
  404ea4:	e4e2      	b.n	40486c <_svfprintf_r+0xb8>
  404ea6:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404ea8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404eaa:	6824      	ldr	r4, [r4, #0]
  404eac:	1d2b      	adds	r3, r5, #4
  404eae:	2c00      	cmp	r4, #0
  404eb0:	940f      	str	r4, [sp, #60]	; 0x3c
  404eb2:	f6ff ad7d 	blt.w	4049b0 <_svfprintf_r+0x1fc>
  404eb6:	9310      	str	r3, [sp, #64]	; 0x40
  404eb8:	f899 8000 	ldrb.w	r8, [r9]
  404ebc:	e4d6      	b.n	40486c <_svfprintf_r+0xb8>
  404ebe:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404ec0:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404ec4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404ec6:	487d      	ldr	r0, [pc, #500]	; (4050bc <_svfprintf_r+0x908>)
  404ec8:	3504      	adds	r5, #4
  404eca:	681c      	ldr	r4, [r3, #0]
  404ecc:	f04f 0878 	mov.w	r8, #120	; 0x78
  404ed0:	2330      	movs	r3, #48	; 0x30
  404ed2:	f04c 0c02 	orr.w	ip, ip, #2
  404ed6:	9510      	str	r5, [sp, #64]	; 0x40
  404ed8:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  404edc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404ee0:	2500      	movs	r5, #0
  404ee2:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  404ee6:	901a      	str	r0, [sp, #104]	; 0x68
  404ee8:	2302      	movs	r3, #2
  404eea:	e5cd      	b.n	404a88 <_svfprintf_r+0x2d4>
  404eec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404eee:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404ef0:	681a      	ldr	r2, [r3, #0]
  404ef2:	2401      	movs	r4, #1
  404ef4:	2300      	movs	r3, #0
  404ef6:	3504      	adds	r5, #4
  404ef8:	469a      	mov	sl, r3
  404efa:	940b      	str	r4, [sp, #44]	; 0x2c
  404efc:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  404f00:	9510      	str	r5, [sp, #64]	; 0x40
  404f02:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  404f06:	930a      	str	r3, [sp, #40]	; 0x28
  404f08:	9314      	str	r3, [sp, #80]	; 0x50
  404f0a:	af2e      	add	r7, sp, #184	; 0xb8
  404f0c:	e5ef      	b.n	404aee <_svfprintf_r+0x33a>
  404f0e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  404f10:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404f14:	06a5      	lsls	r5, r4, #26
  404f16:	f53f af4e 	bmi.w	404db6 <_svfprintf_r+0x602>
  404f1a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404f1e:	f01c 0f10 	tst.w	ip, #16
  404f22:	f040 82df 	bne.w	4054e4 <_svfprintf_r+0xd30>
  404f26:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404f2a:	f01c 0f40 	tst.w	ip, #64	; 0x40
  404f2e:	f000 82d9 	beq.w	4054e4 <_svfprintf_r+0xd30>
  404f32:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  404f36:	f9bc 4000 	ldrsh.w	r4, [ip]
  404f3a:	f10c 0c04 	add.w	ip, ip, #4
  404f3e:	17e5      	asrs	r5, r4, #31
  404f40:	4622      	mov	r2, r4
  404f42:	462b      	mov	r3, r5
  404f44:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404f48:	e73f      	b.n	404dca <_svfprintf_r+0x616>
  404f4a:	f899 8000 	ldrb.w	r8, [r9]
  404f4e:	222b      	movs	r2, #43	; 0x2b
  404f50:	e48c      	b.n	40486c <_svfprintf_r+0xb8>
  404f52:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404f54:	f045 0508 	orr.w	r5, r5, #8
  404f58:	9509      	str	r5, [sp, #36]	; 0x24
  404f5a:	f899 8000 	ldrb.w	r8, [r9]
  404f5e:	e485      	b.n	40486c <_svfprintf_r+0xb8>
  404f60:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404f62:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  404f66:	1deb      	adds	r3, r5, #7
  404f68:	f023 0307 	bic.w	r3, r3, #7
  404f6c:	f103 0c08 	add.w	ip, r3, #8
  404f70:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  404f74:	e9d3 4500 	ldrd	r4, r5, [r3]
  404f78:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  404f7c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404f80:	f005 f800 	bl	409f84 <__fpclassifyd>
  404f84:	2801      	cmp	r0, #1
  404f86:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  404f8a:	f040 835c 	bne.w	405646 <_svfprintf_r+0xe92>
  404f8e:	2200      	movs	r2, #0
  404f90:	2300      	movs	r3, #0
  404f92:	f7fd fe9b 	bl	402ccc <__aeabi_dcmplt>
  404f96:	2800      	cmp	r0, #0
  404f98:	f040 8563 	bne.w	405a62 <_svfprintf_r+0x12ae>
  404f9c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  404fa0:	2503      	movs	r5, #3
  404fa2:	950b      	str	r5, [sp, #44]	; 0x2c
  404fa4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  404fa6:	4f46      	ldr	r7, [pc, #280]	; (4050c0 <_svfprintf_r+0x90c>)
  404fa8:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  404fac:	4b45      	ldr	r3, [pc, #276]	; (4050c4 <_svfprintf_r+0x910>)
  404fae:	2400      	movs	r4, #0
  404fb0:	9509      	str	r5, [sp, #36]	; 0x24
  404fb2:	2500      	movs	r5, #0
  404fb4:	940a      	str	r4, [sp, #40]	; 0x28
  404fb6:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  404fba:	bfd8      	it	le
  404fbc:	461f      	movle	r7, r3
  404fbe:	2403      	movs	r4, #3
  404fc0:	9514      	str	r5, [sp, #80]	; 0x50
  404fc2:	e58e      	b.n	404ae2 <_svfprintf_r+0x32e>
  404fc4:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  404fc8:	f04c 0c20 	orr.w	ip, ip, #32
  404fcc:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  404fd0:	f899 8000 	ldrb.w	r8, [r9]
  404fd4:	e44a      	b.n	40486c <_svfprintf_r+0xb8>
  404fd6:	9c10      	ldr	r4, [sp, #64]	; 0x40
  404fd8:	1de3      	adds	r3, r4, #7
  404fda:	f023 0307 	bic.w	r3, r3, #7
  404fde:	f103 0508 	add.w	r5, r3, #8
  404fe2:	9510      	str	r5, [sp, #64]	; 0x40
  404fe4:	e9d3 4500 	ldrd	r4, r5, [r3]
  404fe8:	2300      	movs	r3, #0
  404fea:	e54d      	b.n	404a88 <_svfprintf_r+0x2d4>
  404fec:	9d10      	ldr	r5, [sp, #64]	; 0x40
  404fee:	1deb      	adds	r3, r5, #7
  404ff0:	f023 0307 	bic.w	r3, r3, #7
  404ff4:	f103 0c08 	add.w	ip, r3, #8
  404ff8:	e9d3 4500 	ldrd	r4, r5, [r3]
  404ffc:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405000:	2301      	movs	r3, #1
  405002:	e541      	b.n	404a88 <_svfprintf_r+0x2d4>
  405004:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  405008:	f1b8 0f00 	cmp.w	r8, #0
  40500c:	f43f ace3 	beq.w	4049d6 <_svfprintf_r+0x222>
  405010:	2300      	movs	r3, #0
  405012:	f04f 0c01 	mov.w	ip, #1
  405016:	469a      	mov	sl, r3
  405018:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40501c:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  405020:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  405024:	930a      	str	r3, [sp, #40]	; 0x28
  405026:	9314      	str	r3, [sp, #80]	; 0x50
  405028:	4664      	mov	r4, ip
  40502a:	af2e      	add	r7, sp, #184	; 0xb8
  40502c:	e55f      	b.n	404aee <_svfprintf_r+0x33a>
  40502e:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405032:	e5b7      	b.n	404ba4 <_svfprintf_r+0x3f0>
  405034:	2b01      	cmp	r3, #1
  405036:	f000 80ec 	beq.w	405212 <_svfprintf_r+0xa5e>
  40503a:	2b02      	cmp	r3, #2
  40503c:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  405040:	d118      	bne.n	405074 <_svfprintf_r+0x8c0>
  405042:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  405046:	4619      	mov	r1, r3
  405048:	f004 000f 	and.w	r0, r4, #15
  40504c:	0922      	lsrs	r2, r4, #4
  40504e:	f81c 0000 	ldrb.w	r0, [ip, r0]
  405052:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  405056:	092b      	lsrs	r3, r5, #4
  405058:	7008      	strb	r0, [r1, #0]
  40505a:	ea52 0003 	orrs.w	r0, r2, r3
  40505e:	460f      	mov	r7, r1
  405060:	4614      	mov	r4, r2
  405062:	461d      	mov	r5, r3
  405064:	f101 31ff 	add.w	r1, r1, #4294967295
  405068:	d1ee      	bne.n	405048 <_svfprintf_r+0x894>
  40506a:	9d08      	ldr	r5, [sp, #32]
  40506c:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  405070:	1bec      	subs	r4, r5, r7
  405072:	e52d      	b.n	404ad0 <_svfprintf_r+0x31c>
  405074:	08e0      	lsrs	r0, r4, #3
  405076:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40507a:	f004 0207 	and.w	r2, r4, #7
  40507e:	08e9      	lsrs	r1, r5, #3
  405080:	3230      	adds	r2, #48	; 0x30
  405082:	ea50 0c01 	orrs.w	ip, r0, r1
  405086:	461f      	mov	r7, r3
  405088:	701a      	strb	r2, [r3, #0]
  40508a:	4604      	mov	r4, r0
  40508c:	460d      	mov	r5, r1
  40508e:	f103 33ff 	add.w	r3, r3, #4294967295
  405092:	d1ef      	bne.n	405074 <_svfprintf_r+0x8c0>
  405094:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405096:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40509a:	07e0      	lsls	r0, r4, #31
  40509c:	4639      	mov	r1, r7
  40509e:	f140 80c1 	bpl.w	405224 <_svfprintf_r+0xa70>
  4050a2:	2a30      	cmp	r2, #48	; 0x30
  4050a4:	f000 80be 	beq.w	405224 <_svfprintf_r+0xa70>
  4050a8:	9d08      	ldr	r5, [sp, #32]
  4050aa:	461f      	mov	r7, r3
  4050ac:	2330      	movs	r3, #48	; 0x30
  4050ae:	1bec      	subs	r4, r5, r7
  4050b0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4050b4:	e50c      	b.n	404ad0 <_svfprintf_r+0x31c>
  4050b6:	bf00      	nop
  4050b8:	0040aec0 	.word	0x0040aec0
  4050bc:	0040aed4 	.word	0x0040aed4
  4050c0:	0040aeb4 	.word	0x0040aeb4
  4050c4:	0040aeb0 	.word	0x0040aeb0
  4050c8:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  4050cc:	f340 80ad 	ble.w	40522a <_svfprintf_r+0xa76>
  4050d0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4050d4:	2200      	movs	r2, #0
  4050d6:	2300      	movs	r3, #0
  4050d8:	f8cd c01c 	str.w	ip, [sp, #28]
  4050dc:	f7fd fdec 	bl	402cb8 <__aeabi_dcmpeq>
  4050e0:	f8dd c01c 	ldr.w	ip, [sp, #28]
  4050e4:	2800      	cmp	r0, #0
  4050e6:	f000 8126 	beq.w	405336 <_svfprintf_r+0xb82>
  4050ea:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4050ec:	49aa      	ldr	r1, [pc, #680]	; (405398 <_svfprintf_r+0xbe4>)
  4050ee:	3301      	adds	r3, #1
  4050f0:	f10c 0c01 	add.w	ip, ip, #1
  4050f4:	2201      	movs	r2, #1
  4050f6:	2b07      	cmp	r3, #7
  4050f8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4050fc:	932c      	str	r3, [sp, #176]	; 0xb0
  4050fe:	e886 0006 	stmia.w	r6, {r1, r2}
  405102:	f300 82ed 	bgt.w	4056e0 <_svfprintf_r+0xf2c>
  405106:	3608      	adds	r6, #8
  405108:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40510a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40510c:	42a3      	cmp	r3, r4
  40510e:	db03      	blt.n	405118 <_svfprintf_r+0x964>
  405110:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405112:	07ec      	lsls	r4, r5, #31
  405114:	f57f adc0 	bpl.w	404c98 <_svfprintf_r+0x4e4>
  405118:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40511a:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40511c:	3301      	adds	r3, #1
  40511e:	9d15      	ldr	r5, [sp, #84]	; 0x54
  405120:	44a4      	add	ip, r4
  405122:	2b07      	cmp	r3, #7
  405124:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405128:	6035      	str	r5, [r6, #0]
  40512a:	6074      	str	r4, [r6, #4]
  40512c:	932c      	str	r3, [sp, #176]	; 0xb0
  40512e:	f300 833e 	bgt.w	4057ae <_svfprintf_r+0xffa>
  405132:	3608      	adds	r6, #8
  405134:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405136:	1e6c      	subs	r4, r5, #1
  405138:	2c00      	cmp	r4, #0
  40513a:	f77f adad 	ble.w	404c98 <_svfprintf_r+0x4e4>
  40513e:	2c10      	cmp	r4, #16
  405140:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405142:	4d96      	ldr	r5, [pc, #600]	; (40539c <_svfprintf_r+0xbe8>)
  405144:	f340 8197 	ble.w	405476 <_svfprintf_r+0xcc2>
  405148:	2710      	movs	r7, #16
  40514a:	4662      	mov	r2, ip
  40514c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405150:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405154:	e004      	b.n	405160 <_svfprintf_r+0x9ac>
  405156:	3608      	adds	r6, #8
  405158:	3c10      	subs	r4, #16
  40515a:	2c10      	cmp	r4, #16
  40515c:	f340 818a 	ble.w	405474 <_svfprintf_r+0xcc0>
  405160:	3301      	adds	r3, #1
  405162:	3210      	adds	r2, #16
  405164:	2b07      	cmp	r3, #7
  405166:	922d      	str	r2, [sp, #180]	; 0xb4
  405168:	932c      	str	r3, [sp, #176]	; 0xb0
  40516a:	e886 00a0 	stmia.w	r6, {r5, r7}
  40516e:	ddf2      	ble.n	405156 <_svfprintf_r+0x9a2>
  405170:	4640      	mov	r0, r8
  405172:	4651      	mov	r1, sl
  405174:	aa2b      	add	r2, sp, #172	; 0xac
  405176:	f005 f80f 	bl	40a198 <__ssprint_r>
  40517a:	2800      	cmp	r0, #0
  40517c:	f47f ac32 	bne.w	4049e4 <_svfprintf_r+0x230>
  405180:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  405182:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405184:	ae38      	add	r6, sp, #224	; 0xe0
  405186:	e7e7      	b.n	405158 <_svfprintf_r+0x9a4>
  405188:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40518a:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40518c:	ebc0 0a05 	rsb	sl, r0, r5
  405190:	f1ba 0f00 	cmp.w	sl, #0
  405194:	f77f ad2e 	ble.w	404bf4 <_svfprintf_r+0x440>
  405198:	f1ba 0f10 	cmp.w	sl, #16
  40519c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40519e:	4d7f      	ldr	r5, [pc, #508]	; (40539c <_svfprintf_r+0xbe8>)
  4051a0:	dd2b      	ble.n	4051fa <_svfprintf_r+0xa46>
  4051a2:	9412      	str	r4, [sp, #72]	; 0x48
  4051a4:	4632      	mov	r2, r6
  4051a6:	f04f 0b10 	mov.w	fp, #16
  4051aa:	462e      	mov	r6, r5
  4051ac:	4661      	mov	r1, ip
  4051ae:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  4051b0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4051b2:	e006      	b.n	4051c2 <_svfprintf_r+0xa0e>
  4051b4:	f1aa 0a10 	sub.w	sl, sl, #16
  4051b8:	f1ba 0f10 	cmp.w	sl, #16
  4051bc:	f102 0208 	add.w	r2, r2, #8
  4051c0:	dd17      	ble.n	4051f2 <_svfprintf_r+0xa3e>
  4051c2:	3301      	adds	r3, #1
  4051c4:	3110      	adds	r1, #16
  4051c6:	2b07      	cmp	r3, #7
  4051c8:	912d      	str	r1, [sp, #180]	; 0xb4
  4051ca:	932c      	str	r3, [sp, #176]	; 0xb0
  4051cc:	e882 0840 	stmia.w	r2, {r6, fp}
  4051d0:	ddf0      	ble.n	4051b4 <_svfprintf_r+0xa00>
  4051d2:	4620      	mov	r0, r4
  4051d4:	4629      	mov	r1, r5
  4051d6:	aa2b      	add	r2, sp, #172	; 0xac
  4051d8:	f004 ffde 	bl	40a198 <__ssprint_r>
  4051dc:	2800      	cmp	r0, #0
  4051de:	f47f ac01 	bne.w	4049e4 <_svfprintf_r+0x230>
  4051e2:	f1aa 0a10 	sub.w	sl, sl, #16
  4051e6:	f1ba 0f10 	cmp.w	sl, #16
  4051ea:	992d      	ldr	r1, [sp, #180]	; 0xb4
  4051ec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4051ee:	aa38      	add	r2, sp, #224	; 0xe0
  4051f0:	dce7      	bgt.n	4051c2 <_svfprintf_r+0xa0e>
  4051f2:	9c12      	ldr	r4, [sp, #72]	; 0x48
  4051f4:	4635      	mov	r5, r6
  4051f6:	468c      	mov	ip, r1
  4051f8:	4616      	mov	r6, r2
  4051fa:	3301      	adds	r3, #1
  4051fc:	44d4      	add	ip, sl
  4051fe:	2b07      	cmp	r3, #7
  405200:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405204:	932c      	str	r3, [sp, #176]	; 0xb0
  405206:	e886 0420 	stmia.w	r6, {r5, sl}
  40520a:	f300 820f 	bgt.w	40562c <_svfprintf_r+0xe78>
  40520e:	3608      	adds	r6, #8
  405210:	e4f0      	b.n	404bf4 <_svfprintf_r+0x440>
  405212:	2d00      	cmp	r5, #0
  405214:	bf08      	it	eq
  405216:	2c0a      	cmpeq	r4, #10
  405218:	f080 8138 	bcs.w	40548c <_svfprintf_r+0xcd8>
  40521c:	3430      	adds	r4, #48	; 0x30
  40521e:	af48      	add	r7, sp, #288	; 0x120
  405220:	f807 4d41 	strb.w	r4, [r7, #-65]!
  405224:	9d08      	ldr	r5, [sp, #32]
  405226:	1bec      	subs	r4, r5, r7
  405228:	e452      	b.n	404ad0 <_svfprintf_r+0x31c>
  40522a:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40522c:	2c01      	cmp	r4, #1
  40522e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405230:	f340 81d2 	ble.w	4055d8 <_svfprintf_r+0xe24>
  405234:	3401      	adds	r4, #1
  405236:	f10c 0301 	add.w	r3, ip, #1
  40523a:	2201      	movs	r2, #1
  40523c:	2c07      	cmp	r4, #7
  40523e:	932d      	str	r3, [sp, #180]	; 0xb4
  405240:	6037      	str	r7, [r6, #0]
  405242:	942c      	str	r4, [sp, #176]	; 0xb0
  405244:	6072      	str	r2, [r6, #4]
  405246:	f300 81d8 	bgt.w	4055fa <_svfprintf_r+0xe46>
  40524a:	3608      	adds	r6, #8
  40524c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40524e:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  405252:	3401      	adds	r4, #1
  405254:	6035      	str	r5, [r6, #0]
  405256:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405258:	4498      	add	r8, r3
  40525a:	2c07      	cmp	r4, #7
  40525c:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  405260:	942c      	str	r4, [sp, #176]	; 0xb0
  405262:	6075      	str	r5, [r6, #4]
  405264:	f300 81d5 	bgt.w	405612 <_svfprintf_r+0xe5e>
  405268:	3608      	adds	r6, #8
  40526a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40526e:	2200      	movs	r2, #0
  405270:	2300      	movs	r3, #0
  405272:	f7fd fd21 	bl	402cb8 <__aeabi_dcmpeq>
  405276:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405278:	2800      	cmp	r0, #0
  40527a:	f040 80b9 	bne.w	4053f0 <_svfprintf_r+0xc3c>
  40527e:	1e6b      	subs	r3, r5, #1
  405280:	3401      	adds	r4, #1
  405282:	3701      	adds	r7, #1
  405284:	4498      	add	r8, r3
  405286:	2c07      	cmp	r4, #7
  405288:	942c      	str	r4, [sp, #176]	; 0xb0
  40528a:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40528e:	6037      	str	r7, [r6, #0]
  405290:	6073      	str	r3, [r6, #4]
  405292:	f300 80e2 	bgt.w	40545a <_svfprintf_r+0xca6>
  405296:	3608      	adds	r6, #8
  405298:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40529c:	3401      	adds	r4, #1
  40529e:	9d19      	ldr	r5, [sp, #100]	; 0x64
  4052a0:	44c4      	add	ip, r8
  4052a2:	ab27      	add	r3, sp, #156	; 0x9c
  4052a4:	2c07      	cmp	r4, #7
  4052a6:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4052aa:	942c      	str	r4, [sp, #176]	; 0xb0
  4052ac:	e886 0028 	stmia.w	r6, {r3, r5}
  4052b0:	f77f acf1 	ble.w	404c96 <_svfprintf_r+0x4e2>
  4052b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052b6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052b8:	aa2b      	add	r2, sp, #172	; 0xac
  4052ba:	f004 ff6d 	bl	40a198 <__ssprint_r>
  4052be:	2800      	cmp	r0, #0
  4052c0:	f47f ab90 	bne.w	4049e4 <_svfprintf_r+0x230>
  4052c4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4052c8:	ae38      	add	r6, sp, #224	; 0xe0
  4052ca:	e4e5      	b.n	404c98 <_svfprintf_r+0x4e4>
  4052cc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052d0:	aa2b      	add	r2, sp, #172	; 0xac
  4052d2:	f004 ff61 	bl	40a198 <__ssprint_r>
  4052d6:	2800      	cmp	r0, #0
  4052d8:	f43f ad37 	beq.w	404d4a <_svfprintf_r+0x596>
  4052dc:	f7ff bb82 	b.w	4049e4 <_svfprintf_r+0x230>
  4052e0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052e2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052e4:	aa2b      	add	r2, sp, #172	; 0xac
  4052e6:	f004 ff57 	bl	40a198 <__ssprint_r>
  4052ea:	2800      	cmp	r0, #0
  4052ec:	f47f ab7a 	bne.w	4049e4 <_svfprintf_r+0x230>
  4052f0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4052f4:	ae38      	add	r6, sp, #224	; 0xe0
  4052f6:	e4bf      	b.n	404c78 <_svfprintf_r+0x4c4>
  4052f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4052fa:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052fc:	aa2b      	add	r2, sp, #172	; 0xac
  4052fe:	f004 ff4b 	bl	40a198 <__ssprint_r>
  405302:	2800      	cmp	r0, #0
  405304:	f47f ab6e 	bne.w	4049e4 <_svfprintf_r+0x230>
  405308:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40530c:	ae38      	add	r6, sp, #224	; 0xe0
  40530e:	e46d      	b.n	404bec <_svfprintf_r+0x438>
  405310:	980d      	ldr	r0, [sp, #52]	; 0x34
  405312:	990c      	ldr	r1, [sp, #48]	; 0x30
  405314:	aa2b      	add	r2, sp, #172	; 0xac
  405316:	f004 ff3f 	bl	40a198 <__ssprint_r>
  40531a:	2800      	cmp	r0, #0
  40531c:	f47f ab62 	bne.w	4049e4 <_svfprintf_r+0x230>
  405320:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405324:	ae38      	add	r6, sp, #224	; 0xe0
  405326:	e450      	b.n	404bca <_svfprintf_r+0x416>
  405328:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40532a:	af38      	add	r7, sp, #224	; 0xe0
  40532c:	f7ff bbd0 	b.w	404ad0 <_svfprintf_r+0x31c>
  405330:	2302      	movs	r3, #2
  405332:	f7ff bba9 	b.w	404a88 <_svfprintf_r+0x2d4>
  405336:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405338:	2b00      	cmp	r3, #0
  40533a:	f340 81dd 	ble.w	4056f8 <_svfprintf_r+0xf44>
  40533e:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405340:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405342:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  405346:	42ac      	cmp	r4, r5
  405348:	bfa8      	it	ge
  40534a:	462c      	movge	r4, r5
  40534c:	2c00      	cmp	r4, #0
  40534e:	44ba      	add	sl, r7
  405350:	dd0b      	ble.n	40536a <_svfprintf_r+0xbb6>
  405352:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405354:	44a4      	add	ip, r4
  405356:	3301      	adds	r3, #1
  405358:	2b07      	cmp	r3, #7
  40535a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40535e:	6037      	str	r7, [r6, #0]
  405360:	6074      	str	r4, [r6, #4]
  405362:	932c      	str	r3, [sp, #176]	; 0xb0
  405364:	f300 831e 	bgt.w	4059a4 <_svfprintf_r+0x11f0>
  405368:	3608      	adds	r6, #8
  40536a:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40536c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  405370:	1b2c      	subs	r4, r5, r4
  405372:	2c00      	cmp	r4, #0
  405374:	f340 80d7 	ble.w	405526 <_svfprintf_r+0xd72>
  405378:	2c10      	cmp	r4, #16
  40537a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40537c:	4d07      	ldr	r5, [pc, #28]	; (40539c <_svfprintf_r+0xbe8>)
  40537e:	f340 81a3 	ble.w	4056c8 <_svfprintf_r+0xf14>
  405382:	970a      	str	r7, [sp, #40]	; 0x28
  405384:	f04f 0810 	mov.w	r8, #16
  405388:	462f      	mov	r7, r5
  40538a:	4662      	mov	r2, ip
  40538c:	4625      	mov	r5, r4
  40538e:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  405392:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405394:	e009      	b.n	4053aa <_svfprintf_r+0xbf6>
  405396:	bf00      	nop
  405398:	0040aef0 	.word	0x0040aef0
  40539c:	0040aea0 	.word	0x0040aea0
  4053a0:	3608      	adds	r6, #8
  4053a2:	3d10      	subs	r5, #16
  4053a4:	2d10      	cmp	r5, #16
  4053a6:	f340 818b 	ble.w	4056c0 <_svfprintf_r+0xf0c>
  4053aa:	3301      	adds	r3, #1
  4053ac:	3210      	adds	r2, #16
  4053ae:	2b07      	cmp	r3, #7
  4053b0:	922d      	str	r2, [sp, #180]	; 0xb4
  4053b2:	932c      	str	r3, [sp, #176]	; 0xb0
  4053b4:	e886 0180 	stmia.w	r6, {r7, r8}
  4053b8:	ddf2      	ble.n	4053a0 <_svfprintf_r+0xbec>
  4053ba:	4658      	mov	r0, fp
  4053bc:	4621      	mov	r1, r4
  4053be:	aa2b      	add	r2, sp, #172	; 0xac
  4053c0:	f004 feea 	bl	40a198 <__ssprint_r>
  4053c4:	2800      	cmp	r0, #0
  4053c6:	f47f ab0d 	bne.w	4049e4 <_svfprintf_r+0x230>
  4053ca:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4053cc:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4053ce:	ae38      	add	r6, sp, #224	; 0xe0
  4053d0:	e7e7      	b.n	4053a2 <_svfprintf_r+0xbee>
  4053d2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4053d4:	990c      	ldr	r1, [sp, #48]	; 0x30
  4053d6:	aa2b      	add	r2, sp, #172	; 0xac
  4053d8:	f004 fede 	bl	40a198 <__ssprint_r>
  4053dc:	2800      	cmp	r0, #0
  4053de:	f47f ab01 	bne.w	4049e4 <_svfprintf_r+0x230>
  4053e2:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4053e6:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4053ea:	ae38      	add	r6, sp, #224	; 0xe0
  4053ec:	f7ff bbda 	b.w	404ba4 <_svfprintf_r+0x3f0>
  4053f0:	1e6f      	subs	r7, r5, #1
  4053f2:	2f00      	cmp	r7, #0
  4053f4:	f77f af50 	ble.w	405298 <_svfprintf_r+0xae4>
  4053f8:	2f10      	cmp	r7, #16
  4053fa:	4dae      	ldr	r5, [pc, #696]	; (4056b4 <_svfprintf_r+0xf00>)
  4053fc:	dd23      	ble.n	405446 <_svfprintf_r+0xc92>
  4053fe:	4643      	mov	r3, r8
  405400:	f04f 0a10 	mov.w	sl, #16
  405404:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405408:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40540c:	e004      	b.n	405418 <_svfprintf_r+0xc64>
  40540e:	3f10      	subs	r7, #16
  405410:	2f10      	cmp	r7, #16
  405412:	f106 0608 	add.w	r6, r6, #8
  405416:	dd15      	ble.n	405444 <_svfprintf_r+0xc90>
  405418:	3401      	adds	r4, #1
  40541a:	3310      	adds	r3, #16
  40541c:	2c07      	cmp	r4, #7
  40541e:	932d      	str	r3, [sp, #180]	; 0xb4
  405420:	942c      	str	r4, [sp, #176]	; 0xb0
  405422:	e886 0420 	stmia.w	r6, {r5, sl}
  405426:	ddf2      	ble.n	40540e <_svfprintf_r+0xc5a>
  405428:	4640      	mov	r0, r8
  40542a:	4659      	mov	r1, fp
  40542c:	aa2b      	add	r2, sp, #172	; 0xac
  40542e:	f004 feb3 	bl	40a198 <__ssprint_r>
  405432:	2800      	cmp	r0, #0
  405434:	f47f aad6 	bne.w	4049e4 <_svfprintf_r+0x230>
  405438:	3f10      	subs	r7, #16
  40543a:	2f10      	cmp	r7, #16
  40543c:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40543e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405440:	ae38      	add	r6, sp, #224	; 0xe0
  405442:	dce9      	bgt.n	405418 <_svfprintf_r+0xc64>
  405444:	4698      	mov	r8, r3
  405446:	3401      	adds	r4, #1
  405448:	44b8      	add	r8, r7
  40544a:	2c07      	cmp	r4, #7
  40544c:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  405450:	942c      	str	r4, [sp, #176]	; 0xb0
  405452:	e886 00a0 	stmia.w	r6, {r5, r7}
  405456:	f77f af1e 	ble.w	405296 <_svfprintf_r+0xae2>
  40545a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40545c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40545e:	aa2b      	add	r2, sp, #172	; 0xac
  405460:	f004 fe9a 	bl	40a198 <__ssprint_r>
  405464:	2800      	cmp	r0, #0
  405466:	f47f aabd 	bne.w	4049e4 <_svfprintf_r+0x230>
  40546a:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40546e:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405470:	ae38      	add	r6, sp, #224	; 0xe0
  405472:	e711      	b.n	405298 <_svfprintf_r+0xae4>
  405474:	4694      	mov	ip, r2
  405476:	3301      	adds	r3, #1
  405478:	44a4      	add	ip, r4
  40547a:	2b07      	cmp	r3, #7
  40547c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405480:	932c      	str	r3, [sp, #176]	; 0xb0
  405482:	6035      	str	r5, [r6, #0]
  405484:	6074      	str	r4, [r6, #4]
  405486:	f77f ac06 	ble.w	404c96 <_svfprintf_r+0x4e2>
  40548a:	e713      	b.n	4052b4 <_svfprintf_r+0xb00>
  40548c:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  405490:	4620      	mov	r0, r4
  405492:	4629      	mov	r1, r5
  405494:	220a      	movs	r2, #10
  405496:	2300      	movs	r3, #0
  405498:	f005 f8e8 	bl	40a66c <__aeabi_uldivmod>
  40549c:	3230      	adds	r2, #48	; 0x30
  40549e:	f88b 2000 	strb.w	r2, [fp]
  4054a2:	4620      	mov	r0, r4
  4054a4:	4629      	mov	r1, r5
  4054a6:	220a      	movs	r2, #10
  4054a8:	2300      	movs	r3, #0
  4054aa:	f005 f8df 	bl	40a66c <__aeabi_uldivmod>
  4054ae:	4604      	mov	r4, r0
  4054b0:	460d      	mov	r5, r1
  4054b2:	ea54 0c05 	orrs.w	ip, r4, r5
  4054b6:	465f      	mov	r7, fp
  4054b8:	f10b 3bff 	add.w	fp, fp, #4294967295
  4054bc:	d1e8      	bne.n	405490 <_svfprintf_r+0xcdc>
  4054be:	9d08      	ldr	r5, [sp, #32]
  4054c0:	1bec      	subs	r4, r5, r7
  4054c2:	f7ff bb05 	b.w	404ad0 <_svfprintf_r+0x31c>
  4054c6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4054c8:	2301      	movs	r3, #1
  4054ca:	682c      	ldr	r4, [r5, #0]
  4054cc:	3504      	adds	r5, #4
  4054ce:	9510      	str	r5, [sp, #64]	; 0x40
  4054d0:	2500      	movs	r5, #0
  4054d2:	f7ff bad9 	b.w	404a88 <_svfprintf_r+0x2d4>
  4054d6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4054d8:	682c      	ldr	r4, [r5, #0]
  4054da:	3504      	adds	r5, #4
  4054dc:	9510      	str	r5, [sp, #64]	; 0x40
  4054de:	2500      	movs	r5, #0
  4054e0:	f7ff bad2 	b.w	404a88 <_svfprintf_r+0x2d4>
  4054e4:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4054e6:	682c      	ldr	r4, [r5, #0]
  4054e8:	3504      	adds	r5, #4
  4054ea:	9510      	str	r5, [sp, #64]	; 0x40
  4054ec:	17e5      	asrs	r5, r4, #31
  4054ee:	4622      	mov	r2, r4
  4054f0:	462b      	mov	r3, r5
  4054f2:	2a00      	cmp	r2, #0
  4054f4:	f173 0c00 	sbcs.w	ip, r3, #0
  4054f8:	f6bf ac6c 	bge.w	404dd4 <_svfprintf_r+0x620>
  4054fc:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  405500:	4264      	negs	r4, r4
  405502:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  405506:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40550a:	2301      	movs	r3, #1
  40550c:	f7ff bac0 	b.w	404a90 <_svfprintf_r+0x2dc>
  405510:	980d      	ldr	r0, [sp, #52]	; 0x34
  405512:	990c      	ldr	r1, [sp, #48]	; 0x30
  405514:	aa2b      	add	r2, sp, #172	; 0xac
  405516:	f004 fe3f 	bl	40a198 <__ssprint_r>
  40551a:	2800      	cmp	r0, #0
  40551c:	f47f aa62 	bne.w	4049e4 <_svfprintf_r+0x230>
  405520:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405524:	ae38      	add	r6, sp, #224	; 0xe0
  405526:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405528:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40552a:	442f      	add	r7, r5
  40552c:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40552e:	42ac      	cmp	r4, r5
  405530:	db42      	blt.n	4055b8 <_svfprintf_r+0xe04>
  405532:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405534:	07e9      	lsls	r1, r5, #31
  405536:	d43f      	bmi.n	4055b8 <_svfprintf_r+0xe04>
  405538:	9811      	ldr	r0, [sp, #68]	; 0x44
  40553a:	ebc7 050a 	rsb	r5, r7, sl
  40553e:	1b04      	subs	r4, r0, r4
  405540:	42ac      	cmp	r4, r5
  405542:	bfb8      	it	lt
  405544:	4625      	movlt	r5, r4
  405546:	2d00      	cmp	r5, #0
  405548:	dd0b      	ble.n	405562 <_svfprintf_r+0xdae>
  40554a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40554c:	44ac      	add	ip, r5
  40554e:	3301      	adds	r3, #1
  405550:	2b07      	cmp	r3, #7
  405552:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405556:	6037      	str	r7, [r6, #0]
  405558:	6075      	str	r5, [r6, #4]
  40555a:	932c      	str	r3, [sp, #176]	; 0xb0
  40555c:	f300 824c 	bgt.w	4059f8 <_svfprintf_r+0x1244>
  405560:	3608      	adds	r6, #8
  405562:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  405566:	1b64      	subs	r4, r4, r5
  405568:	2c00      	cmp	r4, #0
  40556a:	f77f ab95 	ble.w	404c98 <_svfprintf_r+0x4e4>
  40556e:	2c10      	cmp	r4, #16
  405570:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405572:	4d50      	ldr	r5, [pc, #320]	; (4056b4 <_svfprintf_r+0xf00>)
  405574:	f77f af7f 	ble.w	405476 <_svfprintf_r+0xcc2>
  405578:	2710      	movs	r7, #16
  40557a:	4662      	mov	r2, ip
  40557c:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  405580:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405584:	e004      	b.n	405590 <_svfprintf_r+0xddc>
  405586:	3608      	adds	r6, #8
  405588:	3c10      	subs	r4, #16
  40558a:	2c10      	cmp	r4, #16
  40558c:	f77f af72 	ble.w	405474 <_svfprintf_r+0xcc0>
  405590:	3301      	adds	r3, #1
  405592:	3210      	adds	r2, #16
  405594:	2b07      	cmp	r3, #7
  405596:	922d      	str	r2, [sp, #180]	; 0xb4
  405598:	932c      	str	r3, [sp, #176]	; 0xb0
  40559a:	e886 00a0 	stmia.w	r6, {r5, r7}
  40559e:	ddf2      	ble.n	405586 <_svfprintf_r+0xdd2>
  4055a0:	4640      	mov	r0, r8
  4055a2:	4651      	mov	r1, sl
  4055a4:	aa2b      	add	r2, sp, #172	; 0xac
  4055a6:	f004 fdf7 	bl	40a198 <__ssprint_r>
  4055aa:	2800      	cmp	r0, #0
  4055ac:	f47f aa1a 	bne.w	4049e4 <_svfprintf_r+0x230>
  4055b0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  4055b2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4055b4:	ae38      	add	r6, sp, #224	; 0xe0
  4055b6:	e7e7      	b.n	405588 <_svfprintf_r+0xdd4>
  4055b8:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4055ba:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  4055bc:	44ac      	add	ip, r5
  4055be:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4055c0:	3301      	adds	r3, #1
  4055c2:	6035      	str	r5, [r6, #0]
  4055c4:	9d18      	ldr	r5, [sp, #96]	; 0x60
  4055c6:	2b07      	cmp	r3, #7
  4055c8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4055cc:	6075      	str	r5, [r6, #4]
  4055ce:	932c      	str	r3, [sp, #176]	; 0xb0
  4055d0:	f300 81f4 	bgt.w	4059bc <_svfprintf_r+0x1208>
  4055d4:	3608      	adds	r6, #8
  4055d6:	e7af      	b.n	405538 <_svfprintf_r+0xd84>
  4055d8:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4055da:	07ea      	lsls	r2, r5, #31
  4055dc:	f53f ae2a 	bmi.w	405234 <_svfprintf_r+0xa80>
  4055e0:	3401      	adds	r4, #1
  4055e2:	f10c 0801 	add.w	r8, ip, #1
  4055e6:	2301      	movs	r3, #1
  4055e8:	2c07      	cmp	r4, #7
  4055ea:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  4055ee:	942c      	str	r4, [sp, #176]	; 0xb0
  4055f0:	6037      	str	r7, [r6, #0]
  4055f2:	6073      	str	r3, [r6, #4]
  4055f4:	f77f ae4f 	ble.w	405296 <_svfprintf_r+0xae2>
  4055f8:	e72f      	b.n	40545a <_svfprintf_r+0xca6>
  4055fa:	980d      	ldr	r0, [sp, #52]	; 0x34
  4055fc:	990c      	ldr	r1, [sp, #48]	; 0x30
  4055fe:	aa2b      	add	r2, sp, #172	; 0xac
  405600:	f004 fdca 	bl	40a198 <__ssprint_r>
  405604:	2800      	cmp	r0, #0
  405606:	f47f a9ed 	bne.w	4049e4 <_svfprintf_r+0x230>
  40560a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40560c:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40560e:	ae38      	add	r6, sp, #224	; 0xe0
  405610:	e61c      	b.n	40524c <_svfprintf_r+0xa98>
  405612:	980d      	ldr	r0, [sp, #52]	; 0x34
  405614:	990c      	ldr	r1, [sp, #48]	; 0x30
  405616:	aa2b      	add	r2, sp, #172	; 0xac
  405618:	f004 fdbe 	bl	40a198 <__ssprint_r>
  40561c:	2800      	cmp	r0, #0
  40561e:	f47f a9e1 	bne.w	4049e4 <_svfprintf_r+0x230>
  405622:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  405626:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  405628:	ae38      	add	r6, sp, #224	; 0xe0
  40562a:	e61e      	b.n	40526a <_svfprintf_r+0xab6>
  40562c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40562e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405630:	aa2b      	add	r2, sp, #172	; 0xac
  405632:	f004 fdb1 	bl	40a198 <__ssprint_r>
  405636:	2800      	cmp	r0, #0
  405638:	f47f a9d4 	bne.w	4049e4 <_svfprintf_r+0x230>
  40563c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405640:	ae38      	add	r6, sp, #224	; 0xe0
  405642:	f7ff bad7 	b.w	404bf4 <_svfprintf_r+0x440>
  405646:	f004 fc9d 	bl	409f84 <__fpclassifyd>
  40564a:	2800      	cmp	r0, #0
  40564c:	f040 80bb 	bne.w	4057c6 <_svfprintf_r+0x1012>
  405650:	9c09      	ldr	r4, [sp, #36]	; 0x24
  405652:	4f19      	ldr	r7, [pc, #100]	; (4056b8 <_svfprintf_r+0xf04>)
  405654:	4b19      	ldr	r3, [pc, #100]	; (4056bc <_svfprintf_r+0xf08>)
  405656:	f04f 0c03 	mov.w	ip, #3
  40565a:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40565e:	9409      	str	r4, [sp, #36]	; 0x24
  405660:	900a      	str	r0, [sp, #40]	; 0x28
  405662:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405666:	9014      	str	r0, [sp, #80]	; 0x50
  405668:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40566c:	bfd8      	it	le
  40566e:	461f      	movle	r7, r3
  405670:	4664      	mov	r4, ip
  405672:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405676:	f7ff ba34 	b.w	404ae2 <_svfprintf_r+0x32e>
  40567a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40567c:	0664      	lsls	r4, r4, #25
  40567e:	f140 8150 	bpl.w	405922 <_svfprintf_r+0x116e>
  405682:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405686:	2500      	movs	r5, #0
  405688:	f8bc 4000 	ldrh.w	r4, [ip]
  40568c:	f10c 0c04 	add.w	ip, ip, #4
  405690:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405694:	f7ff b9e4 	b.w	404a60 <_svfprintf_r+0x2ac>
  405698:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40569c:	f01c 0f10 	tst.w	ip, #16
  4056a0:	f000 8146 	beq.w	405930 <_svfprintf_r+0x117c>
  4056a4:	9c10      	ldr	r4, [sp, #64]	; 0x40
  4056a6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4056a8:	6823      	ldr	r3, [r4, #0]
  4056aa:	3404      	adds	r4, #4
  4056ac:	9410      	str	r4, [sp, #64]	; 0x40
  4056ae:	601d      	str	r5, [r3, #0]
  4056b0:	f7ff b8a6 	b.w	404800 <_svfprintf_r+0x4c>
  4056b4:	0040aea0 	.word	0x0040aea0
  4056b8:	0040aebc 	.word	0x0040aebc
  4056bc:	0040aeb8 	.word	0x0040aeb8
  4056c0:	462c      	mov	r4, r5
  4056c2:	463d      	mov	r5, r7
  4056c4:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4056c6:	4694      	mov	ip, r2
  4056c8:	3301      	adds	r3, #1
  4056ca:	44a4      	add	ip, r4
  4056cc:	2b07      	cmp	r3, #7
  4056ce:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  4056d2:	932c      	str	r3, [sp, #176]	; 0xb0
  4056d4:	6035      	str	r5, [r6, #0]
  4056d6:	6074      	str	r4, [r6, #4]
  4056d8:	f73f af1a 	bgt.w	405510 <_svfprintf_r+0xd5c>
  4056dc:	3608      	adds	r6, #8
  4056de:	e722      	b.n	405526 <_svfprintf_r+0xd72>
  4056e0:	980d      	ldr	r0, [sp, #52]	; 0x34
  4056e2:	990c      	ldr	r1, [sp, #48]	; 0x30
  4056e4:	aa2b      	add	r2, sp, #172	; 0xac
  4056e6:	f004 fd57 	bl	40a198 <__ssprint_r>
  4056ea:	2800      	cmp	r0, #0
  4056ec:	f47f a97a 	bne.w	4049e4 <_svfprintf_r+0x230>
  4056f0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4056f4:	ae38      	add	r6, sp, #224	; 0xe0
  4056f6:	e507      	b.n	405108 <_svfprintf_r+0x954>
  4056f8:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  4056fa:	49b7      	ldr	r1, [pc, #732]	; (4059d8 <_svfprintf_r+0x1224>)
  4056fc:	3201      	adds	r2, #1
  4056fe:	f10c 0c01 	add.w	ip, ip, #1
  405702:	2001      	movs	r0, #1
  405704:	2a07      	cmp	r2, #7
  405706:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40570a:	922c      	str	r2, [sp, #176]	; 0xb0
  40570c:	6031      	str	r1, [r6, #0]
  40570e:	6070      	str	r0, [r6, #4]
  405710:	f300 80f7 	bgt.w	405902 <_svfprintf_r+0x114e>
  405714:	3608      	adds	r6, #8
  405716:	461c      	mov	r4, r3
  405718:	b92c      	cbnz	r4, 405726 <_svfprintf_r+0xf72>
  40571a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40571c:	b91d      	cbnz	r5, 405726 <_svfprintf_r+0xf72>
  40571e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405720:	07e8      	lsls	r0, r5, #31
  405722:	f57f aab9 	bpl.w	404c98 <_svfprintf_r+0x4e4>
  405726:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405728:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40572a:	9918      	ldr	r1, [sp, #96]	; 0x60
  40572c:	3301      	adds	r3, #1
  40572e:	6035      	str	r5, [r6, #0]
  405730:	9d18      	ldr	r5, [sp, #96]	; 0x60
  405732:	4461      	add	r1, ip
  405734:	2b07      	cmp	r3, #7
  405736:	912d      	str	r1, [sp, #180]	; 0xb4
  405738:	6075      	str	r5, [r6, #4]
  40573a:	932c      	str	r3, [sp, #176]	; 0xb0
  40573c:	f300 81de 	bgt.w	405afc <_svfprintf_r+0x1348>
  405740:	f106 0208 	add.w	r2, r6, #8
  405744:	4264      	negs	r4, r4
  405746:	2c00      	cmp	r4, #0
  405748:	f340 810b 	ble.w	405962 <_svfprintf_r+0x11ae>
  40574c:	2c10      	cmp	r4, #16
  40574e:	4da3      	ldr	r5, [pc, #652]	; (4059dc <_svfprintf_r+0x1228>)
  405750:	f340 8148 	ble.w	4059e4 <_svfprintf_r+0x1230>
  405754:	46a3      	mov	fp, r4
  405756:	2610      	movs	r6, #16
  405758:	460c      	mov	r4, r1
  40575a:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40575e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  405762:	e006      	b.n	405772 <_svfprintf_r+0xfbe>
  405764:	3208      	adds	r2, #8
  405766:	f1ab 0b10 	sub.w	fp, fp, #16
  40576a:	f1bb 0f10 	cmp.w	fp, #16
  40576e:	f340 8137 	ble.w	4059e0 <_svfprintf_r+0x122c>
  405772:	3301      	adds	r3, #1
  405774:	3410      	adds	r4, #16
  405776:	2b07      	cmp	r3, #7
  405778:	942d      	str	r4, [sp, #180]	; 0xb4
  40577a:	932c      	str	r3, [sp, #176]	; 0xb0
  40577c:	e882 0060 	stmia.w	r2, {r5, r6}
  405780:	ddf0      	ble.n	405764 <_svfprintf_r+0xfb0>
  405782:	4640      	mov	r0, r8
  405784:	4651      	mov	r1, sl
  405786:	aa2b      	add	r2, sp, #172	; 0xac
  405788:	f004 fd06 	bl	40a198 <__ssprint_r>
  40578c:	2800      	cmp	r0, #0
  40578e:	f47f a929 	bne.w	4049e4 <_svfprintf_r+0x230>
  405792:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  405794:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405796:	aa38      	add	r2, sp, #224	; 0xe0
  405798:	e7e5      	b.n	405766 <_svfprintf_r+0xfb2>
  40579a:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40579c:	f109 0901 	add.w	r9, r9, #1
  4057a0:	f044 0420 	orr.w	r4, r4, #32
  4057a4:	9409      	str	r4, [sp, #36]	; 0x24
  4057a6:	f893 8001 	ldrb.w	r8, [r3, #1]
  4057aa:	f7ff b85f 	b.w	40486c <_svfprintf_r+0xb8>
  4057ae:	980d      	ldr	r0, [sp, #52]	; 0x34
  4057b0:	990c      	ldr	r1, [sp, #48]	; 0x30
  4057b2:	aa2b      	add	r2, sp, #172	; 0xac
  4057b4:	f004 fcf0 	bl	40a198 <__ssprint_r>
  4057b8:	2800      	cmp	r0, #0
  4057ba:	f47f a913 	bne.w	4049e4 <_svfprintf_r+0x230>
  4057be:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4057c2:	ae38      	add	r6, sp, #224	; 0xe0
  4057c4:	e4b6      	b.n	405134 <_svfprintf_r+0x980>
  4057c6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4057c8:	f028 0a20 	bic.w	sl, r8, #32
  4057cc:	3501      	adds	r5, #1
  4057ce:	f000 80a5 	beq.w	40591c <_svfprintf_r+0x1168>
  4057d2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  4057d6:	d104      	bne.n	4057e2 <_svfprintf_r+0x102e>
  4057d8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4057da:	2d00      	cmp	r5, #0
  4057dc:	bf08      	it	eq
  4057de:	2501      	moveq	r5, #1
  4057e0:	950a      	str	r5, [sp, #40]	; 0x28
  4057e2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4057e6:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  4057ea:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  4057ee:	2b00      	cmp	r3, #0
  4057f0:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  4057f4:	f2c0 819c 	blt.w	405b30 <_svfprintf_r+0x137c>
  4057f8:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  4057fc:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  405800:	f04f 0b00 	mov.w	fp, #0
  405804:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  405808:	f000 819b 	beq.w	405b42 <_svfprintf_r+0x138e>
  40580c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  405810:	f000 81a9 	beq.w	405b66 <_svfprintf_r+0x13b2>
  405814:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  405818:	bf0a      	itet	eq
  40581a:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40581c:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40581e:	1c65      	addeq	r5, r4, #1
  405820:	2002      	movs	r0, #2
  405822:	a925      	add	r1, sp, #148	; 0x94
  405824:	aa26      	add	r2, sp, #152	; 0x98
  405826:	ab29      	add	r3, sp, #164	; 0xa4
  405828:	e88d 0021 	stmia.w	sp, {r0, r5}
  40582c:	9203      	str	r2, [sp, #12]
  40582e:	9304      	str	r3, [sp, #16]
  405830:	9102      	str	r1, [sp, #8]
  405832:	980d      	ldr	r0, [sp, #52]	; 0x34
  405834:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  405838:	f001 f9de 	bl	406bf8 <_dtoa_r>
  40583c:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  405840:	4607      	mov	r7, r0
  405842:	d002      	beq.n	40584a <_svfprintf_r+0x1096>
  405844:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  405848:	d105      	bne.n	405856 <_svfprintf_r+0x10a2>
  40584a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40584e:	f01c 0f01 	tst.w	ip, #1
  405852:	f000 819c 	beq.w	405b8e <_svfprintf_r+0x13da>
  405856:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40585a:	eb07 0405 	add.w	r4, r7, r5
  40585e:	f000 811c 	beq.w	405a9a <_svfprintf_r+0x12e6>
  405862:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  405866:	2200      	movs	r2, #0
  405868:	2300      	movs	r3, #0
  40586a:	f7fd fa25 	bl	402cb8 <__aeabi_dcmpeq>
  40586e:	2800      	cmp	r0, #0
  405870:	f040 8105 	bne.w	405a7e <_svfprintf_r+0x12ca>
  405874:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405876:	429c      	cmp	r4, r3
  405878:	d906      	bls.n	405888 <_svfprintf_r+0x10d4>
  40587a:	2130      	movs	r1, #48	; 0x30
  40587c:	1c5a      	adds	r2, r3, #1
  40587e:	9229      	str	r2, [sp, #164]	; 0xa4
  405880:	7019      	strb	r1, [r3, #0]
  405882:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405884:	429c      	cmp	r4, r3
  405886:	d8f9      	bhi.n	40587c <_svfprintf_r+0x10c8>
  405888:	1bdb      	subs	r3, r3, r7
  40588a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40588e:	9311      	str	r3, [sp, #68]	; 0x44
  405890:	f000 80ed 	beq.w	405a6e <_svfprintf_r+0x12ba>
  405894:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  405898:	f340 81f2 	ble.w	405c80 <_svfprintf_r+0x14cc>
  40589c:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  4058a0:	f000 8168 	beq.w	405b74 <_svfprintf_r+0x13c0>
  4058a4:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4058a6:	9414      	str	r4, [sp, #80]	; 0x50
  4058a8:	9c11      	ldr	r4, [sp, #68]	; 0x44
  4058aa:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4058ac:	42ac      	cmp	r4, r5
  4058ae:	f300 8132 	bgt.w	405b16 <_svfprintf_r+0x1362>
  4058b2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4058b6:	f01c 0f01 	tst.w	ip, #1
  4058ba:	f040 81ad 	bne.w	405c18 <_svfprintf_r+0x1464>
  4058be:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  4058c2:	462c      	mov	r4, r5
  4058c4:	f04f 0867 	mov.w	r8, #103	; 0x67
  4058c8:	f1bb 0f00 	cmp.w	fp, #0
  4058cc:	f040 80b2 	bne.w	405a34 <_svfprintf_r+0x1280>
  4058d0:	9d12      	ldr	r5, [sp, #72]	; 0x48
  4058d2:	930b      	str	r3, [sp, #44]	; 0x2c
  4058d4:	9509      	str	r5, [sp, #36]	; 0x24
  4058d6:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  4058da:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4058de:	f7ff b900 	b.w	404ae2 <_svfprintf_r+0x32e>
  4058e2:	980d      	ldr	r0, [sp, #52]	; 0x34
  4058e4:	2140      	movs	r1, #64	; 0x40
  4058e6:	f003 f959 	bl	408b9c <_malloc_r>
  4058ea:	6020      	str	r0, [r4, #0]
  4058ec:	6120      	str	r0, [r4, #16]
  4058ee:	2800      	cmp	r0, #0
  4058f0:	f000 81bf 	beq.w	405c72 <_svfprintf_r+0x14be>
  4058f4:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  4058f8:	2340      	movs	r3, #64	; 0x40
  4058fa:	f8cc 3014 	str.w	r3, [ip, #20]
  4058fe:	f7fe bf6f 	b.w	4047e0 <_svfprintf_r+0x2c>
  405902:	980d      	ldr	r0, [sp, #52]	; 0x34
  405904:	990c      	ldr	r1, [sp, #48]	; 0x30
  405906:	aa2b      	add	r2, sp, #172	; 0xac
  405908:	f004 fc46 	bl	40a198 <__ssprint_r>
  40590c:	2800      	cmp	r0, #0
  40590e:	f47f a869 	bne.w	4049e4 <_svfprintf_r+0x230>
  405912:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405914:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405918:	ae38      	add	r6, sp, #224	; 0xe0
  40591a:	e6fd      	b.n	405718 <_svfprintf_r+0xf64>
  40591c:	2406      	movs	r4, #6
  40591e:	940a      	str	r4, [sp, #40]	; 0x28
  405920:	e75f      	b.n	4057e2 <_svfprintf_r+0x102e>
  405922:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405924:	682c      	ldr	r4, [r5, #0]
  405926:	3504      	adds	r5, #4
  405928:	9510      	str	r5, [sp, #64]	; 0x40
  40592a:	2500      	movs	r5, #0
  40592c:	f7ff b898 	b.w	404a60 <_svfprintf_r+0x2ac>
  405930:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405934:	f01c 0f40 	tst.w	ip, #64	; 0x40
  405938:	f000 8087 	beq.w	405a4a <_svfprintf_r+0x1296>
  40593c:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40593e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  405940:	6823      	ldr	r3, [r4, #0]
  405942:	3404      	adds	r4, #4
  405944:	9410      	str	r4, [sp, #64]	; 0x40
  405946:	801d      	strh	r5, [r3, #0]
  405948:	f7fe bf5a 	b.w	404800 <_svfprintf_r+0x4c>
  40594c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40594e:	990c      	ldr	r1, [sp, #48]	; 0x30
  405950:	aa2b      	add	r2, sp, #172	; 0xac
  405952:	f004 fc21 	bl	40a198 <__ssprint_r>
  405956:	2800      	cmp	r0, #0
  405958:	f47f a844 	bne.w	4049e4 <_svfprintf_r+0x230>
  40595c:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40595e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405960:	aa38      	add	r2, sp, #224	; 0xe0
  405962:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  405966:	3301      	adds	r3, #1
  405968:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40596a:	448c      	add	ip, r1
  40596c:	2b07      	cmp	r3, #7
  40596e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  405972:	932c      	str	r3, [sp, #176]	; 0xb0
  405974:	6017      	str	r7, [r2, #0]
  405976:	6054      	str	r4, [r2, #4]
  405978:	f73f ac9c 	bgt.w	4052b4 <_svfprintf_r+0xb00>
  40597c:	f102 0608 	add.w	r6, r2, #8
  405980:	f7ff b98a 	b.w	404c98 <_svfprintf_r+0x4e4>
  405984:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  405988:	f004 fb7c 	bl	40a084 <strlen>
  40598c:	9510      	str	r5, [sp, #64]	; 0x40
  40598e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405990:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  405994:	4604      	mov	r4, r0
  405996:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40599a:	9514      	str	r5, [sp, #80]	; 0x50
  40599c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  4059a0:	f7ff b89f 	b.w	404ae2 <_svfprintf_r+0x32e>
  4059a4:	980d      	ldr	r0, [sp, #52]	; 0x34
  4059a6:	990c      	ldr	r1, [sp, #48]	; 0x30
  4059a8:	aa2b      	add	r2, sp, #172	; 0xac
  4059aa:	f004 fbf5 	bl	40a198 <__ssprint_r>
  4059ae:	2800      	cmp	r0, #0
  4059b0:	f47f a818 	bne.w	4049e4 <_svfprintf_r+0x230>
  4059b4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4059b8:	ae38      	add	r6, sp, #224	; 0xe0
  4059ba:	e4d6      	b.n	40536a <_svfprintf_r+0xbb6>
  4059bc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4059be:	990c      	ldr	r1, [sp, #48]	; 0x30
  4059c0:	aa2b      	add	r2, sp, #172	; 0xac
  4059c2:	f004 fbe9 	bl	40a198 <__ssprint_r>
  4059c6:	2800      	cmp	r0, #0
  4059c8:	f47f a80c 	bne.w	4049e4 <_svfprintf_r+0x230>
  4059cc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  4059ce:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  4059d2:	ae38      	add	r6, sp, #224	; 0xe0
  4059d4:	e5b0      	b.n	405538 <_svfprintf_r+0xd84>
  4059d6:	bf00      	nop
  4059d8:	0040aef0 	.word	0x0040aef0
  4059dc:	0040aea0 	.word	0x0040aea0
  4059e0:	4621      	mov	r1, r4
  4059e2:	465c      	mov	r4, fp
  4059e4:	3301      	adds	r3, #1
  4059e6:	4421      	add	r1, r4
  4059e8:	2b07      	cmp	r3, #7
  4059ea:	912d      	str	r1, [sp, #180]	; 0xb4
  4059ec:	932c      	str	r3, [sp, #176]	; 0xb0
  4059ee:	6015      	str	r5, [r2, #0]
  4059f0:	6054      	str	r4, [r2, #4]
  4059f2:	dcab      	bgt.n	40594c <_svfprintf_r+0x1198>
  4059f4:	3208      	adds	r2, #8
  4059f6:	e7b4      	b.n	405962 <_svfprintf_r+0x11ae>
  4059f8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4059fa:	990c      	ldr	r1, [sp, #48]	; 0x30
  4059fc:	aa2b      	add	r2, sp, #172	; 0xac
  4059fe:	f004 fbcb 	bl	40a198 <__ssprint_r>
  405a02:	2800      	cmp	r0, #0
  405a04:	f47e afee 	bne.w	4049e4 <_svfprintf_r+0x230>
  405a08:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405a0a:	9911      	ldr	r1, [sp, #68]	; 0x44
  405a0c:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  405a10:	1b0c      	subs	r4, r1, r4
  405a12:	ae38      	add	r6, sp, #224	; 0xe0
  405a14:	e5a5      	b.n	405562 <_svfprintf_r+0xdae>
  405a16:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a18:	46ba      	mov	sl, r7
  405a1a:	2c06      	cmp	r4, #6
  405a1c:	bf28      	it	cs
  405a1e:	2406      	movcs	r4, #6
  405a20:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  405a24:	970a      	str	r7, [sp, #40]	; 0x28
  405a26:	9714      	str	r7, [sp, #80]	; 0x50
  405a28:	9510      	str	r5, [sp, #64]	; 0x40
  405a2a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405a2e:	4f97      	ldr	r7, [pc, #604]	; (405c8c <_svfprintf_r+0x14d8>)
  405a30:	f7ff b857 	b.w	404ae2 <_svfprintf_r+0x32e>
  405a34:	9d12      	ldr	r5, [sp, #72]	; 0x48
  405a36:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  405a3a:	9509      	str	r5, [sp, #36]	; 0x24
  405a3c:	2500      	movs	r5, #0
  405a3e:	930b      	str	r3, [sp, #44]	; 0x2c
  405a40:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405a44:	950a      	str	r5, [sp, #40]	; 0x28
  405a46:	f7ff b84f 	b.w	404ae8 <_svfprintf_r+0x334>
  405a4a:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405a4e:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  405a50:	f8dc 3000 	ldr.w	r3, [ip]
  405a54:	f10c 0c04 	add.w	ip, ip, #4
  405a58:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  405a5c:	601c      	str	r4, [r3, #0]
  405a5e:	f7fe becf 	b.w	404800 <_svfprintf_r+0x4c>
  405a62:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  405a66:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  405a6a:	f7ff ba99 	b.w	404fa0 <_svfprintf_r+0x7ec>
  405a6e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405a70:	1cdc      	adds	r4, r3, #3
  405a72:	db19      	blt.n	405aa8 <_svfprintf_r+0x12f4>
  405a74:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a76:	429c      	cmp	r4, r3
  405a78:	db16      	blt.n	405aa8 <_svfprintf_r+0x12f4>
  405a7a:	9314      	str	r3, [sp, #80]	; 0x50
  405a7c:	e714      	b.n	4058a8 <_svfprintf_r+0x10f4>
  405a7e:	4623      	mov	r3, r4
  405a80:	e702      	b.n	405888 <_svfprintf_r+0x10d4>
  405a82:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  405a86:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  405a8a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405a8c:	9510      	str	r5, [sp, #64]	; 0x40
  405a8e:	900a      	str	r0, [sp, #40]	; 0x28
  405a90:	9014      	str	r0, [sp, #80]	; 0x50
  405a92:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  405a96:	f7ff b824 	b.w	404ae2 <_svfprintf_r+0x32e>
  405a9a:	783b      	ldrb	r3, [r7, #0]
  405a9c:	2b30      	cmp	r3, #48	; 0x30
  405a9e:	f000 80ad 	beq.w	405bfc <_svfprintf_r+0x1448>
  405aa2:	9d25      	ldr	r5, [sp, #148]	; 0x94
  405aa4:	442c      	add	r4, r5
  405aa6:	e6dc      	b.n	405862 <_svfprintf_r+0x10ae>
  405aa8:	f1a8 0802 	sub.w	r8, r8, #2
  405aac:	1e59      	subs	r1, r3, #1
  405aae:	2900      	cmp	r1, #0
  405ab0:	9125      	str	r1, [sp, #148]	; 0x94
  405ab2:	bfba      	itte	lt
  405ab4:	4249      	neglt	r1, r1
  405ab6:	232d      	movlt	r3, #45	; 0x2d
  405ab8:	232b      	movge	r3, #43	; 0x2b
  405aba:	2909      	cmp	r1, #9
  405abc:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  405ac0:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  405ac4:	dc65      	bgt.n	405b92 <_svfprintf_r+0x13de>
  405ac6:	2330      	movs	r3, #48	; 0x30
  405ac8:	3130      	adds	r1, #48	; 0x30
  405aca:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  405ace:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  405ad2:	ab28      	add	r3, sp, #160	; 0xa0
  405ad4:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405ad6:	aa27      	add	r2, sp, #156	; 0x9c
  405ad8:	9c11      	ldr	r4, [sp, #68]	; 0x44
  405ada:	1a9a      	subs	r2, r3, r2
  405adc:	2d01      	cmp	r5, #1
  405ade:	9219      	str	r2, [sp, #100]	; 0x64
  405ae0:	4414      	add	r4, r2
  405ae2:	f340 80b7 	ble.w	405c54 <_svfprintf_r+0x14a0>
  405ae6:	3401      	adds	r4, #1
  405ae8:	2500      	movs	r5, #0
  405aea:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405aee:	9514      	str	r5, [sp, #80]	; 0x50
  405af0:	e6ea      	b.n	4058c8 <_svfprintf_r+0x1114>
  405af2:	2400      	movs	r4, #0
  405af4:	4681      	mov	r9, r0
  405af6:	940a      	str	r4, [sp, #40]	; 0x28
  405af8:	f7fe beba 	b.w	404870 <_svfprintf_r+0xbc>
  405afc:	980d      	ldr	r0, [sp, #52]	; 0x34
  405afe:	990c      	ldr	r1, [sp, #48]	; 0x30
  405b00:	aa2b      	add	r2, sp, #172	; 0xac
  405b02:	f004 fb49 	bl	40a198 <__ssprint_r>
  405b06:	2800      	cmp	r0, #0
  405b08:	f47e af6c 	bne.w	4049e4 <_svfprintf_r+0x230>
  405b0c:	9c25      	ldr	r4, [sp, #148]	; 0x94
  405b0e:	992d      	ldr	r1, [sp, #180]	; 0xb4
  405b10:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  405b12:	aa38      	add	r2, sp, #224	; 0xe0
  405b14:	e616      	b.n	405744 <_svfprintf_r+0xf90>
  405b16:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405b18:	9d11      	ldr	r5, [sp, #68]	; 0x44
  405b1a:	2c00      	cmp	r4, #0
  405b1c:	bfd4      	ite	le
  405b1e:	f1c4 0402 	rsble	r4, r4, #2
  405b22:	2401      	movgt	r4, #1
  405b24:	442c      	add	r4, r5
  405b26:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405b2a:	f04f 0867 	mov.w	r8, #103	; 0x67
  405b2e:	e6cb      	b.n	4058c8 <_svfprintf_r+0x1114>
  405b30:	9917      	ldr	r1, [sp, #92]	; 0x5c
  405b32:	9816      	ldr	r0, [sp, #88]	; 0x58
  405b34:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  405b38:	9020      	str	r0, [sp, #128]	; 0x80
  405b3a:	9121      	str	r1, [sp, #132]	; 0x84
  405b3c:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  405b40:	e660      	b.n	405804 <_svfprintf_r+0x1050>
  405b42:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405b44:	2003      	movs	r0, #3
  405b46:	a925      	add	r1, sp, #148	; 0x94
  405b48:	aa26      	add	r2, sp, #152	; 0x98
  405b4a:	ab29      	add	r3, sp, #164	; 0xa4
  405b4c:	9501      	str	r5, [sp, #4]
  405b4e:	9000      	str	r0, [sp, #0]
  405b50:	9203      	str	r2, [sp, #12]
  405b52:	9304      	str	r3, [sp, #16]
  405b54:	9102      	str	r1, [sp, #8]
  405b56:	980d      	ldr	r0, [sp, #52]	; 0x34
  405b58:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  405b5c:	f001 f84c 	bl	406bf8 <_dtoa_r>
  405b60:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405b62:	4607      	mov	r7, r0
  405b64:	e677      	b.n	405856 <_svfprintf_r+0x10a2>
  405b66:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405b68:	2003      	movs	r0, #3
  405b6a:	a925      	add	r1, sp, #148	; 0x94
  405b6c:	aa26      	add	r2, sp, #152	; 0x98
  405b6e:	ab29      	add	r3, sp, #164	; 0xa4
  405b70:	9401      	str	r4, [sp, #4]
  405b72:	e7ec      	b.n	405b4e <_svfprintf_r+0x139a>
  405b74:	9d25      	ldr	r5, [sp, #148]	; 0x94
  405b76:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  405b78:	2d00      	cmp	r5, #0
  405b7a:	9514      	str	r5, [sp, #80]	; 0x50
  405b7c:	dd63      	ble.n	405c46 <_svfprintf_r+0x1492>
  405b7e:	bbb4      	cbnz	r4, 405bee <_svfprintf_r+0x143a>
  405b80:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405b82:	07e8      	lsls	r0, r5, #31
  405b84:	d433      	bmi.n	405bee <_svfprintf_r+0x143a>
  405b86:	9c14      	ldr	r4, [sp, #80]	; 0x50
  405b88:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405b8c:	e69c      	b.n	4058c8 <_svfprintf_r+0x1114>
  405b8e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  405b90:	e67a      	b.n	405888 <_svfprintf_r+0x10d4>
  405b92:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  405b96:	4d3e      	ldr	r5, [pc, #248]	; (405c90 <_svfprintf_r+0x14dc>)
  405b98:	17cb      	asrs	r3, r1, #31
  405b9a:	fb85 5001 	smull	r5, r0, r5, r1
  405b9e:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  405ba2:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  405ba6:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  405baa:	2809      	cmp	r0, #9
  405bac:	4613      	mov	r3, r2
  405bae:	f101 0230 	add.w	r2, r1, #48	; 0x30
  405bb2:	701a      	strb	r2, [r3, #0]
  405bb4:	4601      	mov	r1, r0
  405bb6:	f103 32ff 	add.w	r2, r3, #4294967295
  405bba:	dcec      	bgt.n	405b96 <_svfprintf_r+0x13e2>
  405bbc:	f100 0130 	add.w	r1, r0, #48	; 0x30
  405bc0:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  405bc4:	b2c9      	uxtb	r1, r1
  405bc6:	4294      	cmp	r4, r2
  405bc8:	f803 1c01 	strb.w	r1, [r3, #-1]
  405bcc:	d95a      	bls.n	405c84 <_svfprintf_r+0x14d0>
  405bce:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  405bd2:	461a      	mov	r2, r3
  405bd4:	e001      	b.n	405bda <_svfprintf_r+0x1426>
  405bd6:	f812 1b01 	ldrb.w	r1, [r2], #1
  405bda:	42a2      	cmp	r2, r4
  405bdc:	f800 1f01 	strb.w	r1, [r0, #1]!
  405be0:	d1f9      	bne.n	405bd6 <_svfprintf_r+0x1422>
  405be2:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  405be6:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  405bea:	3bf6      	subs	r3, #246	; 0xf6
  405bec:	e772      	b.n	405ad4 <_svfprintf_r+0x1320>
  405bee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405bf0:	1c6c      	adds	r4, r5, #1
  405bf2:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405bf4:	442c      	add	r4, r5
  405bf6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405bfa:	e665      	b.n	4058c8 <_svfprintf_r+0x1114>
  405bfc:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  405c00:	2200      	movs	r2, #0
  405c02:	2300      	movs	r3, #0
  405c04:	f7fd f858 	bl	402cb8 <__aeabi_dcmpeq>
  405c08:	2800      	cmp	r0, #0
  405c0a:	f47f af4a 	bne.w	405aa2 <_svfprintf_r+0x12ee>
  405c0e:	f1c5 0501 	rsb	r5, r5, #1
  405c12:	9525      	str	r5, [sp, #148]	; 0x94
  405c14:	442c      	add	r4, r5
  405c16:	e624      	b.n	405862 <_svfprintf_r+0x10ae>
  405c18:	9d14      	ldr	r5, [sp, #80]	; 0x50
  405c1a:	f04f 0867 	mov.w	r8, #103	; 0x67
  405c1e:	1c6c      	adds	r4, r5, #1
  405c20:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405c24:	e650      	b.n	4058c8 <_svfprintf_r+0x1114>
  405c26:	9d10      	ldr	r5, [sp, #64]	; 0x40
  405c28:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  405c2c:	682d      	ldr	r5, [r5, #0]
  405c2e:	f10c 0304 	add.w	r3, ip, #4
  405c32:	2d00      	cmp	r5, #0
  405c34:	f899 8001 	ldrb.w	r8, [r9, #1]
  405c38:	950a      	str	r5, [sp, #40]	; 0x28
  405c3a:	9310      	str	r3, [sp, #64]	; 0x40
  405c3c:	4681      	mov	r9, r0
  405c3e:	f6be ae15 	bge.w	40486c <_svfprintf_r+0xb8>
  405c42:	f7fe be10 	b.w	404866 <_svfprintf_r+0xb2>
  405c46:	b97c      	cbnz	r4, 405c68 <_svfprintf_r+0x14b4>
  405c48:	9d09      	ldr	r5, [sp, #36]	; 0x24
  405c4a:	07e9      	lsls	r1, r5, #31
  405c4c:	d40c      	bmi.n	405c68 <_svfprintf_r+0x14b4>
  405c4e:	2301      	movs	r3, #1
  405c50:	461c      	mov	r4, r3
  405c52:	e639      	b.n	4058c8 <_svfprintf_r+0x1114>
  405c54:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  405c58:	f01c 0301 	ands.w	r3, ip, #1
  405c5c:	f47f af43 	bne.w	405ae6 <_svfprintf_r+0x1332>
  405c60:	9314      	str	r3, [sp, #80]	; 0x50
  405c62:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405c66:	e62f      	b.n	4058c8 <_svfprintf_r+0x1114>
  405c68:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405c6a:	1cac      	adds	r4, r5, #2
  405c6c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  405c70:	e62a      	b.n	4058c8 <_svfprintf_r+0x1114>
  405c72:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  405c74:	230c      	movs	r3, #12
  405c76:	602b      	str	r3, [r5, #0]
  405c78:	f04f 30ff 	mov.w	r0, #4294967295
  405c7c:	f7fe beba 	b.w	4049f4 <_svfprintf_r+0x240>
  405c80:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405c82:	e713      	b.n	405aac <_svfprintf_r+0x12f8>
  405c84:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  405c88:	e724      	b.n	405ad4 <_svfprintf_r+0x1320>
  405c8a:	bf00      	nop
  405c8c:	0040aee8 	.word	0x0040aee8
  405c90:	66666667 	.word	0x66666667

00405c94 <__sprint_r.part.0>:
  405c94:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  405c96:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405c9a:	049c      	lsls	r4, r3, #18
  405c9c:	460e      	mov	r6, r1
  405c9e:	4680      	mov	r8, r0
  405ca0:	4691      	mov	r9, r2
  405ca2:	d52a      	bpl.n	405cfa <__sprint_r.part.0+0x66>
  405ca4:	6893      	ldr	r3, [r2, #8]
  405ca6:	6812      	ldr	r2, [r2, #0]
  405ca8:	f102 0a08 	add.w	sl, r2, #8
  405cac:	b31b      	cbz	r3, 405cf6 <__sprint_r.part.0+0x62>
  405cae:	e91a 00a0 	ldmdb	sl, {r5, r7}
  405cb2:	08bf      	lsrs	r7, r7, #2
  405cb4:	d017      	beq.n	405ce6 <__sprint_r.part.0+0x52>
  405cb6:	3d04      	subs	r5, #4
  405cb8:	2400      	movs	r4, #0
  405cba:	e001      	b.n	405cc0 <__sprint_r.part.0+0x2c>
  405cbc:	42a7      	cmp	r7, r4
  405cbe:	d010      	beq.n	405ce2 <__sprint_r.part.0+0x4e>
  405cc0:	4640      	mov	r0, r8
  405cc2:	f855 1f04 	ldr.w	r1, [r5, #4]!
  405cc6:	4632      	mov	r2, r6
  405cc8:	f002 f808 	bl	407cdc <_fputwc_r>
  405ccc:	1c43      	adds	r3, r0, #1
  405cce:	f104 0401 	add.w	r4, r4, #1
  405cd2:	d1f3      	bne.n	405cbc <__sprint_r.part.0+0x28>
  405cd4:	2300      	movs	r3, #0
  405cd6:	f8c9 3008 	str.w	r3, [r9, #8]
  405cda:	f8c9 3004 	str.w	r3, [r9, #4]
  405cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405ce2:	f8d9 3008 	ldr.w	r3, [r9, #8]
  405ce6:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  405cea:	f8c9 3008 	str.w	r3, [r9, #8]
  405cee:	f10a 0a08 	add.w	sl, sl, #8
  405cf2:	2b00      	cmp	r3, #0
  405cf4:	d1db      	bne.n	405cae <__sprint_r.part.0+0x1a>
  405cf6:	2000      	movs	r0, #0
  405cf8:	e7ec      	b.n	405cd4 <__sprint_r.part.0+0x40>
  405cfa:	f002 f969 	bl	407fd0 <__sfvwrite_r>
  405cfe:	2300      	movs	r3, #0
  405d00:	f8c9 3008 	str.w	r3, [r9, #8]
  405d04:	f8c9 3004 	str.w	r3, [r9, #4]
  405d08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00405d0c <_vfiprintf_r>:
  405d0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405d10:	b0b1      	sub	sp, #196	; 0xc4
  405d12:	461c      	mov	r4, r3
  405d14:	9102      	str	r1, [sp, #8]
  405d16:	4690      	mov	r8, r2
  405d18:	9308      	str	r3, [sp, #32]
  405d1a:	9006      	str	r0, [sp, #24]
  405d1c:	b118      	cbz	r0, 405d26 <_vfiprintf_r+0x1a>
  405d1e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405d20:	2b00      	cmp	r3, #0
  405d22:	f000 80e8 	beq.w	405ef6 <_vfiprintf_r+0x1ea>
  405d26:	9d02      	ldr	r5, [sp, #8]
  405d28:	89ab      	ldrh	r3, [r5, #12]
  405d2a:	b29a      	uxth	r2, r3
  405d2c:	0490      	lsls	r0, r2, #18
  405d2e:	d407      	bmi.n	405d40 <_vfiprintf_r+0x34>
  405d30:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  405d32:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405d36:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  405d3a:	81ab      	strh	r3, [r5, #12]
  405d3c:	b29a      	uxth	r2, r3
  405d3e:	6669      	str	r1, [r5, #100]	; 0x64
  405d40:	0711      	lsls	r1, r2, #28
  405d42:	f140 80b7 	bpl.w	405eb4 <_vfiprintf_r+0x1a8>
  405d46:	f8dd b008 	ldr.w	fp, [sp, #8]
  405d4a:	f8db 3010 	ldr.w	r3, [fp, #16]
  405d4e:	2b00      	cmp	r3, #0
  405d50:	f000 80b0 	beq.w	405eb4 <_vfiprintf_r+0x1a8>
  405d54:	f002 021a 	and.w	r2, r2, #26
  405d58:	2a0a      	cmp	r2, #10
  405d5a:	f000 80b7 	beq.w	405ecc <_vfiprintf_r+0x1c0>
  405d5e:	2300      	movs	r3, #0
  405d60:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  405d64:	930a      	str	r3, [sp, #40]	; 0x28
  405d66:	9315      	str	r3, [sp, #84]	; 0x54
  405d68:	9314      	str	r3, [sp, #80]	; 0x50
  405d6a:	9309      	str	r3, [sp, #36]	; 0x24
  405d6c:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  405d70:	464e      	mov	r6, r9
  405d72:	f898 3000 	ldrb.w	r3, [r8]
  405d76:	2b00      	cmp	r3, #0
  405d78:	f000 84c8 	beq.w	40670c <_vfiprintf_r+0xa00>
  405d7c:	2b25      	cmp	r3, #37	; 0x25
  405d7e:	f000 84c5 	beq.w	40670c <_vfiprintf_r+0xa00>
  405d82:	f108 0201 	add.w	r2, r8, #1
  405d86:	e001      	b.n	405d8c <_vfiprintf_r+0x80>
  405d88:	2b25      	cmp	r3, #37	; 0x25
  405d8a:	d004      	beq.n	405d96 <_vfiprintf_r+0x8a>
  405d8c:	7813      	ldrb	r3, [r2, #0]
  405d8e:	4614      	mov	r4, r2
  405d90:	3201      	adds	r2, #1
  405d92:	2b00      	cmp	r3, #0
  405d94:	d1f8      	bne.n	405d88 <_vfiprintf_r+0x7c>
  405d96:	ebc8 0504 	rsb	r5, r8, r4
  405d9a:	b195      	cbz	r5, 405dc2 <_vfiprintf_r+0xb6>
  405d9c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  405d9e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405da0:	3301      	adds	r3, #1
  405da2:	442a      	add	r2, r5
  405da4:	2b07      	cmp	r3, #7
  405da6:	f8c6 8000 	str.w	r8, [r6]
  405daa:	6075      	str	r5, [r6, #4]
  405dac:	9215      	str	r2, [sp, #84]	; 0x54
  405dae:	9314      	str	r3, [sp, #80]	; 0x50
  405db0:	dd7b      	ble.n	405eaa <_vfiprintf_r+0x19e>
  405db2:	2a00      	cmp	r2, #0
  405db4:	f040 84d5 	bne.w	406762 <_vfiprintf_r+0xa56>
  405db8:	9809      	ldr	r0, [sp, #36]	; 0x24
  405dba:	9214      	str	r2, [sp, #80]	; 0x50
  405dbc:	4428      	add	r0, r5
  405dbe:	464e      	mov	r6, r9
  405dc0:	9009      	str	r0, [sp, #36]	; 0x24
  405dc2:	7823      	ldrb	r3, [r4, #0]
  405dc4:	2b00      	cmp	r3, #0
  405dc6:	f000 83ed 	beq.w	4065a4 <_vfiprintf_r+0x898>
  405dca:	2100      	movs	r1, #0
  405dcc:	f04f 0200 	mov.w	r2, #0
  405dd0:	f04f 3cff 	mov.w	ip, #4294967295
  405dd4:	7863      	ldrb	r3, [r4, #1]
  405dd6:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  405dda:	9104      	str	r1, [sp, #16]
  405ddc:	468a      	mov	sl, r1
  405dde:	f104 0801 	add.w	r8, r4, #1
  405de2:	4608      	mov	r0, r1
  405de4:	4665      	mov	r5, ip
  405de6:	f108 0801 	add.w	r8, r8, #1
  405dea:	f1a3 0220 	sub.w	r2, r3, #32
  405dee:	2a58      	cmp	r2, #88	; 0x58
  405df0:	f200 82d9 	bhi.w	4063a6 <_vfiprintf_r+0x69a>
  405df4:	e8df f012 	tbh	[pc, r2, lsl #1]
  405df8:	02d702cb 	.word	0x02d702cb
  405dfc:	02d202d7 	.word	0x02d202d7
  405e00:	02d702d7 	.word	0x02d702d7
  405e04:	02d702d7 	.word	0x02d702d7
  405e08:	02d702d7 	.word	0x02d702d7
  405e0c:	028f0282 	.word	0x028f0282
  405e10:	008402d7 	.word	0x008402d7
  405e14:	02d70293 	.word	0x02d70293
  405e18:	0196012b 	.word	0x0196012b
  405e1c:	01960196 	.word	0x01960196
  405e20:	01960196 	.word	0x01960196
  405e24:	01960196 	.word	0x01960196
  405e28:	01960196 	.word	0x01960196
  405e2c:	02d702d7 	.word	0x02d702d7
  405e30:	02d702d7 	.word	0x02d702d7
  405e34:	02d702d7 	.word	0x02d702d7
  405e38:	02d702d7 	.word	0x02d702d7
  405e3c:	02d702d7 	.word	0x02d702d7
  405e40:	02d70130 	.word	0x02d70130
  405e44:	02d702d7 	.word	0x02d702d7
  405e48:	02d702d7 	.word	0x02d702d7
  405e4c:	02d702d7 	.word	0x02d702d7
  405e50:	02d702d7 	.word	0x02d702d7
  405e54:	017b02d7 	.word	0x017b02d7
  405e58:	02d702d7 	.word	0x02d702d7
  405e5c:	02d702d7 	.word	0x02d702d7
  405e60:	01a402d7 	.word	0x01a402d7
  405e64:	02d702d7 	.word	0x02d702d7
  405e68:	02d701bf 	.word	0x02d701bf
  405e6c:	02d702d7 	.word	0x02d702d7
  405e70:	02d702d7 	.word	0x02d702d7
  405e74:	02d702d7 	.word	0x02d702d7
  405e78:	02d702d7 	.word	0x02d702d7
  405e7c:	01e402d7 	.word	0x01e402d7
  405e80:	02d701fa 	.word	0x02d701fa
  405e84:	02d702d7 	.word	0x02d702d7
  405e88:	01fa0216 	.word	0x01fa0216
  405e8c:	02d702d7 	.word	0x02d702d7
  405e90:	02d7021b 	.word	0x02d7021b
  405e94:	00890228 	.word	0x00890228
  405e98:	027d0266 	.word	0x027d0266
  405e9c:	023a02d7 	.word	0x023a02d7
  405ea0:	011902d7 	.word	0x011902d7
  405ea4:	02d702d7 	.word	0x02d702d7
  405ea8:	02af      	.short	0x02af
  405eaa:	3608      	adds	r6, #8
  405eac:	9809      	ldr	r0, [sp, #36]	; 0x24
  405eae:	4428      	add	r0, r5
  405eb0:	9009      	str	r0, [sp, #36]	; 0x24
  405eb2:	e786      	b.n	405dc2 <_vfiprintf_r+0xb6>
  405eb4:	9806      	ldr	r0, [sp, #24]
  405eb6:	9902      	ldr	r1, [sp, #8]
  405eb8:	f000 fd90 	bl	4069dc <__swsetup_r>
  405ebc:	b9b0      	cbnz	r0, 405eec <_vfiprintf_r+0x1e0>
  405ebe:	9d02      	ldr	r5, [sp, #8]
  405ec0:	89aa      	ldrh	r2, [r5, #12]
  405ec2:	f002 021a 	and.w	r2, r2, #26
  405ec6:	2a0a      	cmp	r2, #10
  405ec8:	f47f af49 	bne.w	405d5e <_vfiprintf_r+0x52>
  405ecc:	f8dd b008 	ldr.w	fp, [sp, #8]
  405ed0:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  405ed4:	2b00      	cmp	r3, #0
  405ed6:	f6ff af42 	blt.w	405d5e <_vfiprintf_r+0x52>
  405eda:	9806      	ldr	r0, [sp, #24]
  405edc:	4659      	mov	r1, fp
  405ede:	4642      	mov	r2, r8
  405ee0:	4623      	mov	r3, r4
  405ee2:	f000 fd3d 	bl	406960 <__sbprintf>
  405ee6:	b031      	add	sp, #196	; 0xc4
  405ee8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405eec:	f04f 30ff 	mov.w	r0, #4294967295
  405ef0:	b031      	add	sp, #196	; 0xc4
  405ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ef6:	f001 fe5b 	bl	407bb0 <__sinit>
  405efa:	e714      	b.n	405d26 <_vfiprintf_r+0x1a>
  405efc:	4240      	negs	r0, r0
  405efe:	9308      	str	r3, [sp, #32]
  405f00:	f04a 0a04 	orr.w	sl, sl, #4
  405f04:	f898 3000 	ldrb.w	r3, [r8]
  405f08:	e76d      	b.n	405de6 <_vfiprintf_r+0xda>
  405f0a:	f01a 0320 	ands.w	r3, sl, #32
  405f0e:	9004      	str	r0, [sp, #16]
  405f10:	46ac      	mov	ip, r5
  405f12:	f000 80f4 	beq.w	4060fe <_vfiprintf_r+0x3f2>
  405f16:	f8dd b020 	ldr.w	fp, [sp, #32]
  405f1a:	f10b 0307 	add.w	r3, fp, #7
  405f1e:	f023 0307 	bic.w	r3, r3, #7
  405f22:	f103 0408 	add.w	r4, r3, #8
  405f26:	9408      	str	r4, [sp, #32]
  405f28:	e9d3 4500 	ldrd	r4, r5, [r3]
  405f2c:	2300      	movs	r3, #0
  405f2e:	f04f 0000 	mov.w	r0, #0
  405f32:	2100      	movs	r1, #0
  405f34:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  405f38:	f8cd c014 	str.w	ip, [sp, #20]
  405f3c:	9107      	str	r1, [sp, #28]
  405f3e:	f1bc 0f00 	cmp.w	ip, #0
  405f42:	bfa8      	it	ge
  405f44:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  405f48:	ea54 0205 	orrs.w	r2, r4, r5
  405f4c:	f040 80ad 	bne.w	4060aa <_vfiprintf_r+0x39e>
  405f50:	f1bc 0f00 	cmp.w	ip, #0
  405f54:	f040 80a9 	bne.w	4060aa <_vfiprintf_r+0x39e>
  405f58:	2b00      	cmp	r3, #0
  405f5a:	f040 83c0 	bne.w	4066de <_vfiprintf_r+0x9d2>
  405f5e:	f01a 0f01 	tst.w	sl, #1
  405f62:	f000 83bc 	beq.w	4066de <_vfiprintf_r+0x9d2>
  405f66:	2330      	movs	r3, #48	; 0x30
  405f68:	af30      	add	r7, sp, #192	; 0xc0
  405f6a:	f807 3d41 	strb.w	r3, [r7, #-65]!
  405f6e:	ebc7 0409 	rsb	r4, r7, r9
  405f72:	9405      	str	r4, [sp, #20]
  405f74:	f8dd b014 	ldr.w	fp, [sp, #20]
  405f78:	9c07      	ldr	r4, [sp, #28]
  405f7a:	45e3      	cmp	fp, ip
  405f7c:	bfb8      	it	lt
  405f7e:	46e3      	movlt	fp, ip
  405f80:	f8cd b00c 	str.w	fp, [sp, #12]
  405f84:	b11c      	cbz	r4, 405f8e <_vfiprintf_r+0x282>
  405f86:	f10b 0b01 	add.w	fp, fp, #1
  405f8a:	f8cd b00c 	str.w	fp, [sp, #12]
  405f8e:	f01a 0502 	ands.w	r5, sl, #2
  405f92:	9507      	str	r5, [sp, #28]
  405f94:	d005      	beq.n	405fa2 <_vfiprintf_r+0x296>
  405f96:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405f9a:	f10b 0b02 	add.w	fp, fp, #2
  405f9e:	f8cd b00c 	str.w	fp, [sp, #12]
  405fa2:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  405fa6:	930b      	str	r3, [sp, #44]	; 0x2c
  405fa8:	f040 821b 	bne.w	4063e2 <_vfiprintf_r+0x6d6>
  405fac:	9d04      	ldr	r5, [sp, #16]
  405fae:	f8dd b00c 	ldr.w	fp, [sp, #12]
  405fb2:	ebcb 0405 	rsb	r4, fp, r5
  405fb6:	2c00      	cmp	r4, #0
  405fb8:	f340 8213 	ble.w	4063e2 <_vfiprintf_r+0x6d6>
  405fbc:	2c10      	cmp	r4, #16
  405fbe:	f340 8489 	ble.w	4068d4 <_vfiprintf_r+0xbc8>
  405fc2:	4dbe      	ldr	r5, [pc, #760]	; (4062bc <_vfiprintf_r+0x5b0>)
  405fc4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  405fc6:	462b      	mov	r3, r5
  405fc8:	9814      	ldr	r0, [sp, #80]	; 0x50
  405fca:	4625      	mov	r5, r4
  405fcc:	f04f 0b10 	mov.w	fp, #16
  405fd0:	4664      	mov	r4, ip
  405fd2:	46b4      	mov	ip, r6
  405fd4:	461e      	mov	r6, r3
  405fd6:	e006      	b.n	405fe6 <_vfiprintf_r+0x2da>
  405fd8:	1c83      	adds	r3, r0, #2
  405fda:	f10c 0c08 	add.w	ip, ip, #8
  405fde:	4608      	mov	r0, r1
  405fe0:	3d10      	subs	r5, #16
  405fe2:	2d10      	cmp	r5, #16
  405fe4:	dd11      	ble.n	40600a <_vfiprintf_r+0x2fe>
  405fe6:	1c41      	adds	r1, r0, #1
  405fe8:	3210      	adds	r2, #16
  405fea:	2907      	cmp	r1, #7
  405fec:	9215      	str	r2, [sp, #84]	; 0x54
  405fee:	e88c 0840 	stmia.w	ip, {r6, fp}
  405ff2:	9114      	str	r1, [sp, #80]	; 0x50
  405ff4:	ddf0      	ble.n	405fd8 <_vfiprintf_r+0x2cc>
  405ff6:	2a00      	cmp	r2, #0
  405ff8:	f040 81e6 	bne.w	4063c8 <_vfiprintf_r+0x6bc>
  405ffc:	3d10      	subs	r5, #16
  405ffe:	2d10      	cmp	r5, #16
  406000:	f04f 0301 	mov.w	r3, #1
  406004:	4610      	mov	r0, r2
  406006:	46cc      	mov	ip, r9
  406008:	dced      	bgt.n	405fe6 <_vfiprintf_r+0x2da>
  40600a:	4631      	mov	r1, r6
  40600c:	4666      	mov	r6, ip
  40600e:	46a4      	mov	ip, r4
  406010:	462c      	mov	r4, r5
  406012:	460d      	mov	r5, r1
  406014:	4422      	add	r2, r4
  406016:	2b07      	cmp	r3, #7
  406018:	9215      	str	r2, [sp, #84]	; 0x54
  40601a:	6035      	str	r5, [r6, #0]
  40601c:	6074      	str	r4, [r6, #4]
  40601e:	9314      	str	r3, [sp, #80]	; 0x50
  406020:	f300 836d 	bgt.w	4066fe <_vfiprintf_r+0x9f2>
  406024:	3608      	adds	r6, #8
  406026:	1c59      	adds	r1, r3, #1
  406028:	e1de      	b.n	4063e8 <_vfiprintf_r+0x6dc>
  40602a:	f01a 0f20 	tst.w	sl, #32
  40602e:	9004      	str	r0, [sp, #16]
  406030:	46ac      	mov	ip, r5
  406032:	f000 808d 	beq.w	406150 <_vfiprintf_r+0x444>
  406036:	9d08      	ldr	r5, [sp, #32]
  406038:	1deb      	adds	r3, r5, #7
  40603a:	f023 0307 	bic.w	r3, r3, #7
  40603e:	f103 0b08 	add.w	fp, r3, #8
  406042:	e9d3 4500 	ldrd	r4, r5, [r3]
  406046:	f8cd b020 	str.w	fp, [sp, #32]
  40604a:	2301      	movs	r3, #1
  40604c:	e76f      	b.n	405f2e <_vfiprintf_r+0x222>
  40604e:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  406052:	f898 3000 	ldrb.w	r3, [r8]
  406056:	e6c6      	b.n	405de6 <_vfiprintf_r+0xda>
  406058:	f04a 0a10 	orr.w	sl, sl, #16
  40605c:	f01a 0f20 	tst.w	sl, #32
  406060:	9004      	str	r0, [sp, #16]
  406062:	46ac      	mov	ip, r5
  406064:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406068:	f000 80c8 	beq.w	4061fc <_vfiprintf_r+0x4f0>
  40606c:	9c08      	ldr	r4, [sp, #32]
  40606e:	1de1      	adds	r1, r4, #7
  406070:	f021 0107 	bic.w	r1, r1, #7
  406074:	e9d1 2300 	ldrd	r2, r3, [r1]
  406078:	3108      	adds	r1, #8
  40607a:	9108      	str	r1, [sp, #32]
  40607c:	4614      	mov	r4, r2
  40607e:	461d      	mov	r5, r3
  406080:	2a00      	cmp	r2, #0
  406082:	f173 0b00 	sbcs.w	fp, r3, #0
  406086:	f2c0 83ce 	blt.w	406826 <_vfiprintf_r+0xb1a>
  40608a:	f1bc 0f00 	cmp.w	ip, #0
  40608e:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  406092:	bfa8      	it	ge
  406094:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  406098:	ea54 0205 	orrs.w	r2, r4, r5
  40609c:	9007      	str	r0, [sp, #28]
  40609e:	f8cd c014 	str.w	ip, [sp, #20]
  4060a2:	f04f 0301 	mov.w	r3, #1
  4060a6:	f43f af53 	beq.w	405f50 <_vfiprintf_r+0x244>
  4060aa:	2b01      	cmp	r3, #1
  4060ac:	f000 8319 	beq.w	4066e2 <_vfiprintf_r+0x9d6>
  4060b0:	2b02      	cmp	r3, #2
  4060b2:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  4060b6:	f040 824c 	bne.w	406552 <_vfiprintf_r+0x846>
  4060ba:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4060be:	4619      	mov	r1, r3
  4060c0:	f004 000f 	and.w	r0, r4, #15
  4060c4:	0922      	lsrs	r2, r4, #4
  4060c6:	f81b 0000 	ldrb.w	r0, [fp, r0]
  4060ca:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  4060ce:	092b      	lsrs	r3, r5, #4
  4060d0:	7008      	strb	r0, [r1, #0]
  4060d2:	ea52 0003 	orrs.w	r0, r2, r3
  4060d6:	460f      	mov	r7, r1
  4060d8:	4614      	mov	r4, r2
  4060da:	461d      	mov	r5, r3
  4060dc:	f101 31ff 	add.w	r1, r1, #4294967295
  4060e0:	d1ee      	bne.n	4060c0 <_vfiprintf_r+0x3b4>
  4060e2:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  4060e6:	ebc7 0309 	rsb	r3, r7, r9
  4060ea:	9305      	str	r3, [sp, #20]
  4060ec:	e742      	b.n	405f74 <_vfiprintf_r+0x268>
  4060ee:	f04a 0a10 	orr.w	sl, sl, #16
  4060f2:	f01a 0320 	ands.w	r3, sl, #32
  4060f6:	9004      	str	r0, [sp, #16]
  4060f8:	46ac      	mov	ip, r5
  4060fa:	f47f af0c 	bne.w	405f16 <_vfiprintf_r+0x20a>
  4060fe:	f01a 0210 	ands.w	r2, sl, #16
  406102:	f040 8311 	bne.w	406728 <_vfiprintf_r+0xa1c>
  406106:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40610a:	f000 830d 	beq.w	406728 <_vfiprintf_r+0xa1c>
  40610e:	f8dd b020 	ldr.w	fp, [sp, #32]
  406112:	4613      	mov	r3, r2
  406114:	f8bb 4000 	ldrh.w	r4, [fp]
  406118:	f10b 0b04 	add.w	fp, fp, #4
  40611c:	2500      	movs	r5, #0
  40611e:	f8cd b020 	str.w	fp, [sp, #32]
  406122:	e704      	b.n	405f2e <_vfiprintf_r+0x222>
  406124:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406128:	2000      	movs	r0, #0
  40612a:	f818 3b01 	ldrb.w	r3, [r8], #1
  40612e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  406132:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  406136:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40613a:	2a09      	cmp	r2, #9
  40613c:	d9f5      	bls.n	40612a <_vfiprintf_r+0x41e>
  40613e:	e654      	b.n	405dea <_vfiprintf_r+0xde>
  406140:	f04a 0a10 	orr.w	sl, sl, #16
  406144:	f01a 0f20 	tst.w	sl, #32
  406148:	9004      	str	r0, [sp, #16]
  40614a:	46ac      	mov	ip, r5
  40614c:	f47f af73 	bne.w	406036 <_vfiprintf_r+0x32a>
  406150:	f01a 0f10 	tst.w	sl, #16
  406154:	f040 82ef 	bne.w	406736 <_vfiprintf_r+0xa2a>
  406158:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40615c:	f000 82eb 	beq.w	406736 <_vfiprintf_r+0xa2a>
  406160:	f8dd b020 	ldr.w	fp, [sp, #32]
  406164:	2500      	movs	r5, #0
  406166:	f8bb 4000 	ldrh.w	r4, [fp]
  40616a:	f10b 0b04 	add.w	fp, fp, #4
  40616e:	2301      	movs	r3, #1
  406170:	f8cd b020 	str.w	fp, [sp, #32]
  406174:	e6db      	b.n	405f2e <_vfiprintf_r+0x222>
  406176:	46ac      	mov	ip, r5
  406178:	4d51      	ldr	r5, [pc, #324]	; (4062c0 <_vfiprintf_r+0x5b4>)
  40617a:	f01a 0f20 	tst.w	sl, #32
  40617e:	9004      	str	r0, [sp, #16]
  406180:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406184:	950a      	str	r5, [sp, #40]	; 0x28
  406186:	f000 80f0 	beq.w	40636a <_vfiprintf_r+0x65e>
  40618a:	9d08      	ldr	r5, [sp, #32]
  40618c:	1dea      	adds	r2, r5, #7
  40618e:	f022 0207 	bic.w	r2, r2, #7
  406192:	f102 0b08 	add.w	fp, r2, #8
  406196:	f8cd b020 	str.w	fp, [sp, #32]
  40619a:	e9d2 4500 	ldrd	r4, r5, [r2]
  40619e:	f01a 0f01 	tst.w	sl, #1
  4061a2:	f000 82aa 	beq.w	4066fa <_vfiprintf_r+0x9ee>
  4061a6:	ea54 0b05 	orrs.w	fp, r4, r5
  4061aa:	f000 82a6 	beq.w	4066fa <_vfiprintf_r+0x9ee>
  4061ae:	2230      	movs	r2, #48	; 0x30
  4061b0:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  4061b4:	f04a 0a02 	orr.w	sl, sl, #2
  4061b8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4061bc:	2302      	movs	r3, #2
  4061be:	e6b6      	b.n	405f2e <_vfiprintf_r+0x222>
  4061c0:	9b08      	ldr	r3, [sp, #32]
  4061c2:	f8dd b020 	ldr.w	fp, [sp, #32]
  4061c6:	681b      	ldr	r3, [r3, #0]
  4061c8:	2401      	movs	r4, #1
  4061ca:	f04f 0500 	mov.w	r5, #0
  4061ce:	f10b 0b04 	add.w	fp, fp, #4
  4061d2:	9004      	str	r0, [sp, #16]
  4061d4:	9403      	str	r4, [sp, #12]
  4061d6:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  4061da:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  4061de:	f8cd b020 	str.w	fp, [sp, #32]
  4061e2:	9405      	str	r4, [sp, #20]
  4061e4:	af16      	add	r7, sp, #88	; 0x58
  4061e6:	f04f 0c00 	mov.w	ip, #0
  4061ea:	e6d0      	b.n	405f8e <_vfiprintf_r+0x282>
  4061ec:	f01a 0f20 	tst.w	sl, #32
  4061f0:	9004      	str	r0, [sp, #16]
  4061f2:	46ac      	mov	ip, r5
  4061f4:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4061f8:	f47f af38 	bne.w	40606c <_vfiprintf_r+0x360>
  4061fc:	f01a 0f10 	tst.w	sl, #16
  406200:	f040 82a7 	bne.w	406752 <_vfiprintf_r+0xa46>
  406204:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406208:	f000 82a3 	beq.w	406752 <_vfiprintf_r+0xa46>
  40620c:	f8dd b020 	ldr.w	fp, [sp, #32]
  406210:	f9bb 4000 	ldrsh.w	r4, [fp]
  406214:	f10b 0b04 	add.w	fp, fp, #4
  406218:	17e5      	asrs	r5, r4, #31
  40621a:	4622      	mov	r2, r4
  40621c:	462b      	mov	r3, r5
  40621e:	f8cd b020 	str.w	fp, [sp, #32]
  406222:	e72d      	b.n	406080 <_vfiprintf_r+0x374>
  406224:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  406228:	f898 3000 	ldrb.w	r3, [r8]
  40622c:	e5db      	b.n	405de6 <_vfiprintf_r+0xda>
  40622e:	f898 3000 	ldrb.w	r3, [r8]
  406232:	4642      	mov	r2, r8
  406234:	2b6c      	cmp	r3, #108	; 0x6c
  406236:	bf03      	ittte	eq
  406238:	f108 0801 	addeq.w	r8, r8, #1
  40623c:	f04a 0a20 	orreq.w	sl, sl, #32
  406240:	7853      	ldrbeq	r3, [r2, #1]
  406242:	f04a 0a10 	orrne.w	sl, sl, #16
  406246:	e5ce      	b.n	405de6 <_vfiprintf_r+0xda>
  406248:	f01a 0f20 	tst.w	sl, #32
  40624c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406250:	f000 82f7 	beq.w	406842 <_vfiprintf_r+0xb36>
  406254:	9c08      	ldr	r4, [sp, #32]
  406256:	6821      	ldr	r1, [r4, #0]
  406258:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40625a:	17e5      	asrs	r5, r4, #31
  40625c:	462b      	mov	r3, r5
  40625e:	9d08      	ldr	r5, [sp, #32]
  406260:	4622      	mov	r2, r4
  406262:	3504      	adds	r5, #4
  406264:	9508      	str	r5, [sp, #32]
  406266:	e9c1 2300 	strd	r2, r3, [r1]
  40626a:	e582      	b.n	405d72 <_vfiprintf_r+0x66>
  40626c:	9c08      	ldr	r4, [sp, #32]
  40626e:	46ac      	mov	ip, r5
  406270:	6827      	ldr	r7, [r4, #0]
  406272:	f04f 0500 	mov.w	r5, #0
  406276:	9004      	str	r0, [sp, #16]
  406278:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40627c:	3404      	adds	r4, #4
  40627e:	2f00      	cmp	r7, #0
  406280:	f000 8332 	beq.w	4068e8 <_vfiprintf_r+0xbdc>
  406284:	f1bc 0f00 	cmp.w	ip, #0
  406288:	4638      	mov	r0, r7
  40628a:	f2c0 8307 	blt.w	40689c <_vfiprintf_r+0xb90>
  40628e:	4662      	mov	r2, ip
  406290:	2100      	movs	r1, #0
  406292:	f8cd c004 	str.w	ip, [sp, #4]
  406296:	f002 ff1d 	bl	4090d4 <memchr>
  40629a:	f8dd c004 	ldr.w	ip, [sp, #4]
  40629e:	2800      	cmp	r0, #0
  4062a0:	f000 833a 	beq.w	406918 <_vfiprintf_r+0xc0c>
  4062a4:	1bc0      	subs	r0, r0, r7
  4062a6:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  4062aa:	4560      	cmp	r0, ip
  4062ac:	bfa8      	it	ge
  4062ae:	4660      	movge	r0, ip
  4062b0:	9005      	str	r0, [sp, #20]
  4062b2:	9408      	str	r4, [sp, #32]
  4062b4:	9507      	str	r5, [sp, #28]
  4062b6:	f04f 0c00 	mov.w	ip, #0
  4062ba:	e65b      	b.n	405f74 <_vfiprintf_r+0x268>
  4062bc:	0040af14 	.word	0x0040af14
  4062c0:	0040aec0 	.word	0x0040aec0
  4062c4:	9b08      	ldr	r3, [sp, #32]
  4062c6:	f8dd b020 	ldr.w	fp, [sp, #32]
  4062ca:	9004      	str	r0, [sp, #16]
  4062cc:	48b2      	ldr	r0, [pc, #712]	; (406598 <_vfiprintf_r+0x88c>)
  4062ce:	681c      	ldr	r4, [r3, #0]
  4062d0:	2230      	movs	r2, #48	; 0x30
  4062d2:	2378      	movs	r3, #120	; 0x78
  4062d4:	f10b 0b04 	add.w	fp, fp, #4
  4062d8:	46ac      	mov	ip, r5
  4062da:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  4062de:	f04a 0a02 	orr.w	sl, sl, #2
  4062e2:	f8cd b020 	str.w	fp, [sp, #32]
  4062e6:	2500      	movs	r5, #0
  4062e8:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4062ec:	900a      	str	r0, [sp, #40]	; 0x28
  4062ee:	2302      	movs	r3, #2
  4062f0:	e61d      	b.n	405f2e <_vfiprintf_r+0x222>
  4062f2:	f04a 0a20 	orr.w	sl, sl, #32
  4062f6:	f898 3000 	ldrb.w	r3, [r8]
  4062fa:	e574      	b.n	405de6 <_vfiprintf_r+0xda>
  4062fc:	f8dd b020 	ldr.w	fp, [sp, #32]
  406300:	f8db 0000 	ldr.w	r0, [fp]
  406304:	f10b 0304 	add.w	r3, fp, #4
  406308:	2800      	cmp	r0, #0
  40630a:	f6ff adf7 	blt.w	405efc <_vfiprintf_r+0x1f0>
  40630e:	9308      	str	r3, [sp, #32]
  406310:	f898 3000 	ldrb.w	r3, [r8]
  406314:	e567      	b.n	405de6 <_vfiprintf_r+0xda>
  406316:	f898 3000 	ldrb.w	r3, [r8]
  40631a:	212b      	movs	r1, #43	; 0x2b
  40631c:	e563      	b.n	405de6 <_vfiprintf_r+0xda>
  40631e:	f898 3000 	ldrb.w	r3, [r8]
  406322:	f108 0401 	add.w	r4, r8, #1
  406326:	2b2a      	cmp	r3, #42	; 0x2a
  406328:	f000 8305 	beq.w	406936 <_vfiprintf_r+0xc2a>
  40632c:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406330:	2a09      	cmp	r2, #9
  406332:	bf98      	it	ls
  406334:	2500      	movls	r5, #0
  406336:	f200 82fa 	bhi.w	40692e <_vfiprintf_r+0xc22>
  40633a:	f814 3b01 	ldrb.w	r3, [r4], #1
  40633e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  406342:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  406346:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40634a:	2a09      	cmp	r2, #9
  40634c:	d9f5      	bls.n	40633a <_vfiprintf_r+0x62e>
  40634e:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  406352:	46a0      	mov	r8, r4
  406354:	e549      	b.n	405dea <_vfiprintf_r+0xde>
  406356:	4c90      	ldr	r4, [pc, #576]	; (406598 <_vfiprintf_r+0x88c>)
  406358:	f01a 0f20 	tst.w	sl, #32
  40635c:	9004      	str	r0, [sp, #16]
  40635e:	46ac      	mov	ip, r5
  406360:	940a      	str	r4, [sp, #40]	; 0x28
  406362:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  406366:	f47f af10 	bne.w	40618a <_vfiprintf_r+0x47e>
  40636a:	f01a 0f10 	tst.w	sl, #16
  40636e:	f040 81ea 	bne.w	406746 <_vfiprintf_r+0xa3a>
  406372:	f01a 0f40 	tst.w	sl, #64	; 0x40
  406376:	f000 81e6 	beq.w	406746 <_vfiprintf_r+0xa3a>
  40637a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40637e:	2500      	movs	r5, #0
  406380:	f8bb 4000 	ldrh.w	r4, [fp]
  406384:	f10b 0b04 	add.w	fp, fp, #4
  406388:	f8cd b020 	str.w	fp, [sp, #32]
  40638c:	e707      	b.n	40619e <_vfiprintf_r+0x492>
  40638e:	f898 3000 	ldrb.w	r3, [r8]
  406392:	2900      	cmp	r1, #0
  406394:	f47f ad27 	bne.w	405de6 <_vfiprintf_r+0xda>
  406398:	2120      	movs	r1, #32
  40639a:	e524      	b.n	405de6 <_vfiprintf_r+0xda>
  40639c:	f04a 0a01 	orr.w	sl, sl, #1
  4063a0:	f898 3000 	ldrb.w	r3, [r8]
  4063a4:	e51f      	b.n	405de6 <_vfiprintf_r+0xda>
  4063a6:	9004      	str	r0, [sp, #16]
  4063a8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  4063ac:	2b00      	cmp	r3, #0
  4063ae:	f000 80f9 	beq.w	4065a4 <_vfiprintf_r+0x898>
  4063b2:	2501      	movs	r5, #1
  4063b4:	f04f 0b00 	mov.w	fp, #0
  4063b8:	9503      	str	r5, [sp, #12]
  4063ba:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  4063be:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  4063c2:	9505      	str	r5, [sp, #20]
  4063c4:	af16      	add	r7, sp, #88	; 0x58
  4063c6:	e70e      	b.n	4061e6 <_vfiprintf_r+0x4da>
  4063c8:	9806      	ldr	r0, [sp, #24]
  4063ca:	9902      	ldr	r1, [sp, #8]
  4063cc:	aa13      	add	r2, sp, #76	; 0x4c
  4063ce:	f7ff fc61 	bl	405c94 <__sprint_r.part.0>
  4063d2:	2800      	cmp	r0, #0
  4063d4:	f040 80ed 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  4063d8:	9814      	ldr	r0, [sp, #80]	; 0x50
  4063da:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4063dc:	1c43      	adds	r3, r0, #1
  4063de:	46cc      	mov	ip, r9
  4063e0:	e5fe      	b.n	405fe0 <_vfiprintf_r+0x2d4>
  4063e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4063e4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4063e6:	1c59      	adds	r1, r3, #1
  4063e8:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  4063ec:	b168      	cbz	r0, 40640a <_vfiprintf_r+0x6fe>
  4063ee:	3201      	adds	r2, #1
  4063f0:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  4063f4:	2301      	movs	r3, #1
  4063f6:	2907      	cmp	r1, #7
  4063f8:	9215      	str	r2, [sp, #84]	; 0x54
  4063fa:	9114      	str	r1, [sp, #80]	; 0x50
  4063fc:	e886 0009 	stmia.w	r6, {r0, r3}
  406400:	f300 8160 	bgt.w	4066c4 <_vfiprintf_r+0x9b8>
  406404:	460b      	mov	r3, r1
  406406:	3608      	adds	r6, #8
  406408:	3101      	adds	r1, #1
  40640a:	9c07      	ldr	r4, [sp, #28]
  40640c:	b164      	cbz	r4, 406428 <_vfiprintf_r+0x71c>
  40640e:	3202      	adds	r2, #2
  406410:	a812      	add	r0, sp, #72	; 0x48
  406412:	2302      	movs	r3, #2
  406414:	2907      	cmp	r1, #7
  406416:	9215      	str	r2, [sp, #84]	; 0x54
  406418:	9114      	str	r1, [sp, #80]	; 0x50
  40641a:	e886 0009 	stmia.w	r6, {r0, r3}
  40641e:	f300 8157 	bgt.w	4066d0 <_vfiprintf_r+0x9c4>
  406422:	460b      	mov	r3, r1
  406424:	3608      	adds	r6, #8
  406426:	3101      	adds	r1, #1
  406428:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40642a:	2d80      	cmp	r5, #128	; 0x80
  40642c:	f000 8101 	beq.w	406632 <_vfiprintf_r+0x926>
  406430:	9d05      	ldr	r5, [sp, #20]
  406432:	ebc5 040c 	rsb	r4, r5, ip
  406436:	2c00      	cmp	r4, #0
  406438:	dd2f      	ble.n	40649a <_vfiprintf_r+0x78e>
  40643a:	2c10      	cmp	r4, #16
  40643c:	4d57      	ldr	r5, [pc, #348]	; (40659c <_vfiprintf_r+0x890>)
  40643e:	dd22      	ble.n	406486 <_vfiprintf_r+0x77a>
  406440:	4630      	mov	r0, r6
  406442:	f04f 0b10 	mov.w	fp, #16
  406446:	462e      	mov	r6, r5
  406448:	4625      	mov	r5, r4
  40644a:	9c06      	ldr	r4, [sp, #24]
  40644c:	e006      	b.n	40645c <_vfiprintf_r+0x750>
  40644e:	f103 0c02 	add.w	ip, r3, #2
  406452:	3008      	adds	r0, #8
  406454:	460b      	mov	r3, r1
  406456:	3d10      	subs	r5, #16
  406458:	2d10      	cmp	r5, #16
  40645a:	dd10      	ble.n	40647e <_vfiprintf_r+0x772>
  40645c:	1c59      	adds	r1, r3, #1
  40645e:	3210      	adds	r2, #16
  406460:	2907      	cmp	r1, #7
  406462:	9215      	str	r2, [sp, #84]	; 0x54
  406464:	e880 0840 	stmia.w	r0, {r6, fp}
  406468:	9114      	str	r1, [sp, #80]	; 0x50
  40646a:	ddf0      	ble.n	40644e <_vfiprintf_r+0x742>
  40646c:	2a00      	cmp	r2, #0
  40646e:	d163      	bne.n	406538 <_vfiprintf_r+0x82c>
  406470:	3d10      	subs	r5, #16
  406472:	2d10      	cmp	r5, #16
  406474:	f04f 0c01 	mov.w	ip, #1
  406478:	4613      	mov	r3, r2
  40647a:	4648      	mov	r0, r9
  40647c:	dcee      	bgt.n	40645c <_vfiprintf_r+0x750>
  40647e:	462c      	mov	r4, r5
  406480:	4661      	mov	r1, ip
  406482:	4635      	mov	r5, r6
  406484:	4606      	mov	r6, r0
  406486:	4422      	add	r2, r4
  406488:	2907      	cmp	r1, #7
  40648a:	9215      	str	r2, [sp, #84]	; 0x54
  40648c:	6035      	str	r5, [r6, #0]
  40648e:	6074      	str	r4, [r6, #4]
  406490:	9114      	str	r1, [sp, #80]	; 0x50
  406492:	f300 80c1 	bgt.w	406618 <_vfiprintf_r+0x90c>
  406496:	3608      	adds	r6, #8
  406498:	3101      	adds	r1, #1
  40649a:	9d05      	ldr	r5, [sp, #20]
  40649c:	2907      	cmp	r1, #7
  40649e:	442a      	add	r2, r5
  4064a0:	9215      	str	r2, [sp, #84]	; 0x54
  4064a2:	6037      	str	r7, [r6, #0]
  4064a4:	6075      	str	r5, [r6, #4]
  4064a6:	9114      	str	r1, [sp, #80]	; 0x50
  4064a8:	f340 80c1 	ble.w	40662e <_vfiprintf_r+0x922>
  4064ac:	2a00      	cmp	r2, #0
  4064ae:	f040 8130 	bne.w	406712 <_vfiprintf_r+0xa06>
  4064b2:	9214      	str	r2, [sp, #80]	; 0x50
  4064b4:	464e      	mov	r6, r9
  4064b6:	f01a 0f04 	tst.w	sl, #4
  4064ba:	f000 808b 	beq.w	4065d4 <_vfiprintf_r+0x8c8>
  4064be:	9d04      	ldr	r5, [sp, #16]
  4064c0:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4064c4:	ebcb 0405 	rsb	r4, fp, r5
  4064c8:	2c00      	cmp	r4, #0
  4064ca:	f340 8083 	ble.w	4065d4 <_vfiprintf_r+0x8c8>
  4064ce:	2c10      	cmp	r4, #16
  4064d0:	f340 821e 	ble.w	406910 <_vfiprintf_r+0xc04>
  4064d4:	9914      	ldr	r1, [sp, #80]	; 0x50
  4064d6:	4d32      	ldr	r5, [pc, #200]	; (4065a0 <_vfiprintf_r+0x894>)
  4064d8:	2710      	movs	r7, #16
  4064da:	f8dd a018 	ldr.w	sl, [sp, #24]
  4064de:	f8dd b008 	ldr.w	fp, [sp, #8]
  4064e2:	e005      	b.n	4064f0 <_vfiprintf_r+0x7e4>
  4064e4:	1c88      	adds	r0, r1, #2
  4064e6:	3608      	adds	r6, #8
  4064e8:	4619      	mov	r1, r3
  4064ea:	3c10      	subs	r4, #16
  4064ec:	2c10      	cmp	r4, #16
  4064ee:	dd10      	ble.n	406512 <_vfiprintf_r+0x806>
  4064f0:	1c4b      	adds	r3, r1, #1
  4064f2:	3210      	adds	r2, #16
  4064f4:	2b07      	cmp	r3, #7
  4064f6:	9215      	str	r2, [sp, #84]	; 0x54
  4064f8:	e886 00a0 	stmia.w	r6, {r5, r7}
  4064fc:	9314      	str	r3, [sp, #80]	; 0x50
  4064fe:	ddf1      	ble.n	4064e4 <_vfiprintf_r+0x7d8>
  406500:	2a00      	cmp	r2, #0
  406502:	d17d      	bne.n	406600 <_vfiprintf_r+0x8f4>
  406504:	3c10      	subs	r4, #16
  406506:	2c10      	cmp	r4, #16
  406508:	f04f 0001 	mov.w	r0, #1
  40650c:	4611      	mov	r1, r2
  40650e:	464e      	mov	r6, r9
  406510:	dcee      	bgt.n	4064f0 <_vfiprintf_r+0x7e4>
  406512:	4422      	add	r2, r4
  406514:	2807      	cmp	r0, #7
  406516:	9215      	str	r2, [sp, #84]	; 0x54
  406518:	6035      	str	r5, [r6, #0]
  40651a:	6074      	str	r4, [r6, #4]
  40651c:	9014      	str	r0, [sp, #80]	; 0x50
  40651e:	dd59      	ble.n	4065d4 <_vfiprintf_r+0x8c8>
  406520:	2a00      	cmp	r2, #0
  406522:	d14f      	bne.n	4065c4 <_vfiprintf_r+0x8b8>
  406524:	9c09      	ldr	r4, [sp, #36]	; 0x24
  406526:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40652a:	9d04      	ldr	r5, [sp, #16]
  40652c:	45ab      	cmp	fp, r5
  40652e:	bfac      	ite	ge
  406530:	445c      	addge	r4, fp
  406532:	1964      	addlt	r4, r4, r5
  406534:	9409      	str	r4, [sp, #36]	; 0x24
  406536:	e05e      	b.n	4065f6 <_vfiprintf_r+0x8ea>
  406538:	4620      	mov	r0, r4
  40653a:	9902      	ldr	r1, [sp, #8]
  40653c:	aa13      	add	r2, sp, #76	; 0x4c
  40653e:	f7ff fba9 	bl	405c94 <__sprint_r.part.0>
  406542:	2800      	cmp	r0, #0
  406544:	d135      	bne.n	4065b2 <_vfiprintf_r+0x8a6>
  406546:	9b14      	ldr	r3, [sp, #80]	; 0x50
  406548:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40654a:	f103 0c01 	add.w	ip, r3, #1
  40654e:	4648      	mov	r0, r9
  406550:	e781      	b.n	406456 <_vfiprintf_r+0x74a>
  406552:	08e0      	lsrs	r0, r4, #3
  406554:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  406558:	f004 0207 	and.w	r2, r4, #7
  40655c:	08e9      	lsrs	r1, r5, #3
  40655e:	3230      	adds	r2, #48	; 0x30
  406560:	ea50 0b01 	orrs.w	fp, r0, r1
  406564:	461f      	mov	r7, r3
  406566:	701a      	strb	r2, [r3, #0]
  406568:	4604      	mov	r4, r0
  40656a:	460d      	mov	r5, r1
  40656c:	f103 33ff 	add.w	r3, r3, #4294967295
  406570:	d1ef      	bne.n	406552 <_vfiprintf_r+0x846>
  406572:	f01a 0f01 	tst.w	sl, #1
  406576:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40657a:	4639      	mov	r1, r7
  40657c:	f000 80b9 	beq.w	4066f2 <_vfiprintf_r+0x9e6>
  406580:	2a30      	cmp	r2, #48	; 0x30
  406582:	f43f acf4 	beq.w	405f6e <_vfiprintf_r+0x262>
  406586:	461f      	mov	r7, r3
  406588:	ebc7 0509 	rsb	r5, r7, r9
  40658c:	2330      	movs	r3, #48	; 0x30
  40658e:	9505      	str	r5, [sp, #20]
  406590:	f801 3c01 	strb.w	r3, [r1, #-1]
  406594:	e4ee      	b.n	405f74 <_vfiprintf_r+0x268>
  406596:	bf00      	nop
  406598:	0040aed4 	.word	0x0040aed4
  40659c:	0040af04 	.word	0x0040af04
  4065a0:	0040af14 	.word	0x0040af14
  4065a4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4065a6:	b123      	cbz	r3, 4065b2 <_vfiprintf_r+0x8a6>
  4065a8:	9806      	ldr	r0, [sp, #24]
  4065aa:	9902      	ldr	r1, [sp, #8]
  4065ac:	aa13      	add	r2, sp, #76	; 0x4c
  4065ae:	f7ff fb71 	bl	405c94 <__sprint_r.part.0>
  4065b2:	9c02      	ldr	r4, [sp, #8]
  4065b4:	89a3      	ldrh	r3, [r4, #12]
  4065b6:	065b      	lsls	r3, r3, #25
  4065b8:	f53f ac98 	bmi.w	405eec <_vfiprintf_r+0x1e0>
  4065bc:	9809      	ldr	r0, [sp, #36]	; 0x24
  4065be:	b031      	add	sp, #196	; 0xc4
  4065c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065c4:	9806      	ldr	r0, [sp, #24]
  4065c6:	9902      	ldr	r1, [sp, #8]
  4065c8:	aa13      	add	r2, sp, #76	; 0x4c
  4065ca:	f7ff fb63 	bl	405c94 <__sprint_r.part.0>
  4065ce:	2800      	cmp	r0, #0
  4065d0:	d1ef      	bne.n	4065b2 <_vfiprintf_r+0x8a6>
  4065d2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4065d4:	9c09      	ldr	r4, [sp, #36]	; 0x24
  4065d6:	f8dd b00c 	ldr.w	fp, [sp, #12]
  4065da:	9d04      	ldr	r5, [sp, #16]
  4065dc:	45ab      	cmp	fp, r5
  4065de:	bfac      	ite	ge
  4065e0:	445c      	addge	r4, fp
  4065e2:	1964      	addlt	r4, r4, r5
  4065e4:	9409      	str	r4, [sp, #36]	; 0x24
  4065e6:	b132      	cbz	r2, 4065f6 <_vfiprintf_r+0x8ea>
  4065e8:	9806      	ldr	r0, [sp, #24]
  4065ea:	9902      	ldr	r1, [sp, #8]
  4065ec:	aa13      	add	r2, sp, #76	; 0x4c
  4065ee:	f7ff fb51 	bl	405c94 <__sprint_r.part.0>
  4065f2:	2800      	cmp	r0, #0
  4065f4:	d1dd      	bne.n	4065b2 <_vfiprintf_r+0x8a6>
  4065f6:	2000      	movs	r0, #0
  4065f8:	9014      	str	r0, [sp, #80]	; 0x50
  4065fa:	464e      	mov	r6, r9
  4065fc:	f7ff bbb9 	b.w	405d72 <_vfiprintf_r+0x66>
  406600:	4650      	mov	r0, sl
  406602:	4659      	mov	r1, fp
  406604:	aa13      	add	r2, sp, #76	; 0x4c
  406606:	f7ff fb45 	bl	405c94 <__sprint_r.part.0>
  40660a:	2800      	cmp	r0, #0
  40660c:	d1d1      	bne.n	4065b2 <_vfiprintf_r+0x8a6>
  40660e:	9914      	ldr	r1, [sp, #80]	; 0x50
  406610:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406612:	1c48      	adds	r0, r1, #1
  406614:	464e      	mov	r6, r9
  406616:	e768      	b.n	4064ea <_vfiprintf_r+0x7de>
  406618:	2a00      	cmp	r2, #0
  40661a:	f040 80f7 	bne.w	40680c <_vfiprintf_r+0xb00>
  40661e:	9c05      	ldr	r4, [sp, #20]
  406620:	2301      	movs	r3, #1
  406622:	9720      	str	r7, [sp, #128]	; 0x80
  406624:	9421      	str	r4, [sp, #132]	; 0x84
  406626:	9415      	str	r4, [sp, #84]	; 0x54
  406628:	4622      	mov	r2, r4
  40662a:	9314      	str	r3, [sp, #80]	; 0x50
  40662c:	464e      	mov	r6, r9
  40662e:	3608      	adds	r6, #8
  406630:	e741      	b.n	4064b6 <_vfiprintf_r+0x7aa>
  406632:	9d04      	ldr	r5, [sp, #16]
  406634:	f8dd b00c 	ldr.w	fp, [sp, #12]
  406638:	ebcb 0405 	rsb	r4, fp, r5
  40663c:	2c00      	cmp	r4, #0
  40663e:	f77f aef7 	ble.w	406430 <_vfiprintf_r+0x724>
  406642:	2c10      	cmp	r4, #16
  406644:	4da6      	ldr	r5, [pc, #664]	; (4068e0 <_vfiprintf_r+0xbd4>)
  406646:	f340 8170 	ble.w	40692a <_vfiprintf_r+0xc1e>
  40664a:	4629      	mov	r1, r5
  40664c:	f04f 0b10 	mov.w	fp, #16
  406650:	4625      	mov	r5, r4
  406652:	4664      	mov	r4, ip
  406654:	46b4      	mov	ip, r6
  406656:	460e      	mov	r6, r1
  406658:	e006      	b.n	406668 <_vfiprintf_r+0x95c>
  40665a:	1c98      	adds	r0, r3, #2
  40665c:	f10c 0c08 	add.w	ip, ip, #8
  406660:	460b      	mov	r3, r1
  406662:	3d10      	subs	r5, #16
  406664:	2d10      	cmp	r5, #16
  406666:	dd0f      	ble.n	406688 <_vfiprintf_r+0x97c>
  406668:	1c59      	adds	r1, r3, #1
  40666a:	3210      	adds	r2, #16
  40666c:	2907      	cmp	r1, #7
  40666e:	9215      	str	r2, [sp, #84]	; 0x54
  406670:	e88c 0840 	stmia.w	ip, {r6, fp}
  406674:	9114      	str	r1, [sp, #80]	; 0x50
  406676:	ddf0      	ble.n	40665a <_vfiprintf_r+0x94e>
  406678:	b9ba      	cbnz	r2, 4066aa <_vfiprintf_r+0x99e>
  40667a:	3d10      	subs	r5, #16
  40667c:	2d10      	cmp	r5, #16
  40667e:	f04f 0001 	mov.w	r0, #1
  406682:	4613      	mov	r3, r2
  406684:	46cc      	mov	ip, r9
  406686:	dcef      	bgt.n	406668 <_vfiprintf_r+0x95c>
  406688:	4633      	mov	r3, r6
  40668a:	4666      	mov	r6, ip
  40668c:	46a4      	mov	ip, r4
  40668e:	462c      	mov	r4, r5
  406690:	461d      	mov	r5, r3
  406692:	4422      	add	r2, r4
  406694:	2807      	cmp	r0, #7
  406696:	9215      	str	r2, [sp, #84]	; 0x54
  406698:	6035      	str	r5, [r6, #0]
  40669a:	6074      	str	r4, [r6, #4]
  40669c:	9014      	str	r0, [sp, #80]	; 0x50
  40669e:	f300 80af 	bgt.w	406800 <_vfiprintf_r+0xaf4>
  4066a2:	3608      	adds	r6, #8
  4066a4:	1c41      	adds	r1, r0, #1
  4066a6:	4603      	mov	r3, r0
  4066a8:	e6c2      	b.n	406430 <_vfiprintf_r+0x724>
  4066aa:	9806      	ldr	r0, [sp, #24]
  4066ac:	9902      	ldr	r1, [sp, #8]
  4066ae:	aa13      	add	r2, sp, #76	; 0x4c
  4066b0:	f7ff faf0 	bl	405c94 <__sprint_r.part.0>
  4066b4:	2800      	cmp	r0, #0
  4066b6:	f47f af7c 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  4066ba:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4066bc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4066be:	1c58      	adds	r0, r3, #1
  4066c0:	46cc      	mov	ip, r9
  4066c2:	e7ce      	b.n	406662 <_vfiprintf_r+0x956>
  4066c4:	2a00      	cmp	r2, #0
  4066c6:	d179      	bne.n	4067bc <_vfiprintf_r+0xab0>
  4066c8:	4619      	mov	r1, r3
  4066ca:	464e      	mov	r6, r9
  4066cc:	4613      	mov	r3, r2
  4066ce:	e69c      	b.n	40640a <_vfiprintf_r+0x6fe>
  4066d0:	2a00      	cmp	r2, #0
  4066d2:	f040 8084 	bne.w	4067de <_vfiprintf_r+0xad2>
  4066d6:	2101      	movs	r1, #1
  4066d8:	4613      	mov	r3, r2
  4066da:	464e      	mov	r6, r9
  4066dc:	e6a4      	b.n	406428 <_vfiprintf_r+0x71c>
  4066de:	464f      	mov	r7, r9
  4066e0:	e448      	b.n	405f74 <_vfiprintf_r+0x268>
  4066e2:	2d00      	cmp	r5, #0
  4066e4:	bf08      	it	eq
  4066e6:	2c0a      	cmpeq	r4, #10
  4066e8:	d246      	bcs.n	406778 <_vfiprintf_r+0xa6c>
  4066ea:	3430      	adds	r4, #48	; 0x30
  4066ec:	af30      	add	r7, sp, #192	; 0xc0
  4066ee:	f807 4d41 	strb.w	r4, [r7, #-65]!
  4066f2:	ebc7 0309 	rsb	r3, r7, r9
  4066f6:	9305      	str	r3, [sp, #20]
  4066f8:	e43c      	b.n	405f74 <_vfiprintf_r+0x268>
  4066fa:	2302      	movs	r3, #2
  4066fc:	e417      	b.n	405f2e <_vfiprintf_r+0x222>
  4066fe:	2a00      	cmp	r2, #0
  406700:	f040 80af 	bne.w	406862 <_vfiprintf_r+0xb56>
  406704:	4613      	mov	r3, r2
  406706:	2101      	movs	r1, #1
  406708:	464e      	mov	r6, r9
  40670a:	e66d      	b.n	4063e8 <_vfiprintf_r+0x6dc>
  40670c:	4644      	mov	r4, r8
  40670e:	f7ff bb58 	b.w	405dc2 <_vfiprintf_r+0xb6>
  406712:	9806      	ldr	r0, [sp, #24]
  406714:	9902      	ldr	r1, [sp, #8]
  406716:	aa13      	add	r2, sp, #76	; 0x4c
  406718:	f7ff fabc 	bl	405c94 <__sprint_r.part.0>
  40671c:	2800      	cmp	r0, #0
  40671e:	f47f af48 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  406722:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406724:	464e      	mov	r6, r9
  406726:	e6c6      	b.n	4064b6 <_vfiprintf_r+0x7aa>
  406728:	9d08      	ldr	r5, [sp, #32]
  40672a:	682c      	ldr	r4, [r5, #0]
  40672c:	3504      	adds	r5, #4
  40672e:	9508      	str	r5, [sp, #32]
  406730:	2500      	movs	r5, #0
  406732:	f7ff bbfc 	b.w	405f2e <_vfiprintf_r+0x222>
  406736:	9d08      	ldr	r5, [sp, #32]
  406738:	2301      	movs	r3, #1
  40673a:	682c      	ldr	r4, [r5, #0]
  40673c:	3504      	adds	r5, #4
  40673e:	9508      	str	r5, [sp, #32]
  406740:	2500      	movs	r5, #0
  406742:	f7ff bbf4 	b.w	405f2e <_vfiprintf_r+0x222>
  406746:	9d08      	ldr	r5, [sp, #32]
  406748:	682c      	ldr	r4, [r5, #0]
  40674a:	3504      	adds	r5, #4
  40674c:	9508      	str	r5, [sp, #32]
  40674e:	2500      	movs	r5, #0
  406750:	e525      	b.n	40619e <_vfiprintf_r+0x492>
  406752:	9d08      	ldr	r5, [sp, #32]
  406754:	682c      	ldr	r4, [r5, #0]
  406756:	3504      	adds	r5, #4
  406758:	9508      	str	r5, [sp, #32]
  40675a:	17e5      	asrs	r5, r4, #31
  40675c:	4622      	mov	r2, r4
  40675e:	462b      	mov	r3, r5
  406760:	e48e      	b.n	406080 <_vfiprintf_r+0x374>
  406762:	9806      	ldr	r0, [sp, #24]
  406764:	9902      	ldr	r1, [sp, #8]
  406766:	aa13      	add	r2, sp, #76	; 0x4c
  406768:	f7ff fa94 	bl	405c94 <__sprint_r.part.0>
  40676c:	2800      	cmp	r0, #0
  40676e:	f47f af20 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  406772:	464e      	mov	r6, r9
  406774:	f7ff bb9a 	b.w	405eac <_vfiprintf_r+0x1a0>
  406778:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40677c:	9603      	str	r6, [sp, #12]
  40677e:	465e      	mov	r6, fp
  406780:	46e3      	mov	fp, ip
  406782:	4620      	mov	r0, r4
  406784:	4629      	mov	r1, r5
  406786:	220a      	movs	r2, #10
  406788:	2300      	movs	r3, #0
  40678a:	f003 ff6f 	bl	40a66c <__aeabi_uldivmod>
  40678e:	3230      	adds	r2, #48	; 0x30
  406790:	7032      	strb	r2, [r6, #0]
  406792:	4620      	mov	r0, r4
  406794:	4629      	mov	r1, r5
  406796:	220a      	movs	r2, #10
  406798:	2300      	movs	r3, #0
  40679a:	f003 ff67 	bl	40a66c <__aeabi_uldivmod>
  40679e:	4604      	mov	r4, r0
  4067a0:	460d      	mov	r5, r1
  4067a2:	ea54 0005 	orrs.w	r0, r4, r5
  4067a6:	4637      	mov	r7, r6
  4067a8:	f106 36ff 	add.w	r6, r6, #4294967295
  4067ac:	d1e9      	bne.n	406782 <_vfiprintf_r+0xa76>
  4067ae:	ebc7 0309 	rsb	r3, r7, r9
  4067b2:	46dc      	mov	ip, fp
  4067b4:	9e03      	ldr	r6, [sp, #12]
  4067b6:	9305      	str	r3, [sp, #20]
  4067b8:	f7ff bbdc 	b.w	405f74 <_vfiprintf_r+0x268>
  4067bc:	9806      	ldr	r0, [sp, #24]
  4067be:	9902      	ldr	r1, [sp, #8]
  4067c0:	aa13      	add	r2, sp, #76	; 0x4c
  4067c2:	f8cd c004 	str.w	ip, [sp, #4]
  4067c6:	f7ff fa65 	bl	405c94 <__sprint_r.part.0>
  4067ca:	f8dd c004 	ldr.w	ip, [sp, #4]
  4067ce:	2800      	cmp	r0, #0
  4067d0:	f47f aeef 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  4067d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4067d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4067d8:	1c59      	adds	r1, r3, #1
  4067da:	464e      	mov	r6, r9
  4067dc:	e615      	b.n	40640a <_vfiprintf_r+0x6fe>
  4067de:	9806      	ldr	r0, [sp, #24]
  4067e0:	9902      	ldr	r1, [sp, #8]
  4067e2:	aa13      	add	r2, sp, #76	; 0x4c
  4067e4:	f8cd c004 	str.w	ip, [sp, #4]
  4067e8:	f7ff fa54 	bl	405c94 <__sprint_r.part.0>
  4067ec:	f8dd c004 	ldr.w	ip, [sp, #4]
  4067f0:	2800      	cmp	r0, #0
  4067f2:	f47f aede 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  4067f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4067f8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4067fa:	1c59      	adds	r1, r3, #1
  4067fc:	464e      	mov	r6, r9
  4067fe:	e613      	b.n	406428 <_vfiprintf_r+0x71c>
  406800:	2a00      	cmp	r2, #0
  406802:	d156      	bne.n	4068b2 <_vfiprintf_r+0xba6>
  406804:	2101      	movs	r1, #1
  406806:	4613      	mov	r3, r2
  406808:	464e      	mov	r6, r9
  40680a:	e611      	b.n	406430 <_vfiprintf_r+0x724>
  40680c:	9806      	ldr	r0, [sp, #24]
  40680e:	9902      	ldr	r1, [sp, #8]
  406810:	aa13      	add	r2, sp, #76	; 0x4c
  406812:	f7ff fa3f 	bl	405c94 <__sprint_r.part.0>
  406816:	2800      	cmp	r0, #0
  406818:	f47f aecb 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  40681c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40681e:	9a15      	ldr	r2, [sp, #84]	; 0x54
  406820:	3101      	adds	r1, #1
  406822:	464e      	mov	r6, r9
  406824:	e639      	b.n	40649a <_vfiprintf_r+0x78e>
  406826:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40682a:	4264      	negs	r4, r4
  40682c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  406830:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  406834:	f8cd b01c 	str.w	fp, [sp, #28]
  406838:	f8cd c014 	str.w	ip, [sp, #20]
  40683c:	2301      	movs	r3, #1
  40683e:	f7ff bb7e 	b.w	405f3e <_vfiprintf_r+0x232>
  406842:	f01a 0f10 	tst.w	sl, #16
  406846:	d11d      	bne.n	406884 <_vfiprintf_r+0xb78>
  406848:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40684c:	d058      	beq.n	406900 <_vfiprintf_r+0xbf4>
  40684e:	9d08      	ldr	r5, [sp, #32]
  406850:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  406854:	682b      	ldr	r3, [r5, #0]
  406856:	3504      	adds	r5, #4
  406858:	9508      	str	r5, [sp, #32]
  40685a:	f8a3 b000 	strh.w	fp, [r3]
  40685e:	f7ff ba88 	b.w	405d72 <_vfiprintf_r+0x66>
  406862:	9806      	ldr	r0, [sp, #24]
  406864:	9902      	ldr	r1, [sp, #8]
  406866:	aa13      	add	r2, sp, #76	; 0x4c
  406868:	f8cd c004 	str.w	ip, [sp, #4]
  40686c:	f7ff fa12 	bl	405c94 <__sprint_r.part.0>
  406870:	f8dd c004 	ldr.w	ip, [sp, #4]
  406874:	2800      	cmp	r0, #0
  406876:	f47f ae9c 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  40687a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40687c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40687e:	1c59      	adds	r1, r3, #1
  406880:	464e      	mov	r6, r9
  406882:	e5b1      	b.n	4063e8 <_vfiprintf_r+0x6dc>
  406884:	f8dd b020 	ldr.w	fp, [sp, #32]
  406888:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40688a:	f8db 3000 	ldr.w	r3, [fp]
  40688e:	f10b 0b04 	add.w	fp, fp, #4
  406892:	f8cd b020 	str.w	fp, [sp, #32]
  406896:	601c      	str	r4, [r3, #0]
  406898:	f7ff ba6b 	b.w	405d72 <_vfiprintf_r+0x66>
  40689c:	9408      	str	r4, [sp, #32]
  40689e:	f003 fbf1 	bl	40a084 <strlen>
  4068a2:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  4068a6:	9005      	str	r0, [sp, #20]
  4068a8:	9407      	str	r4, [sp, #28]
  4068aa:	f04f 0c00 	mov.w	ip, #0
  4068ae:	f7ff bb61 	b.w	405f74 <_vfiprintf_r+0x268>
  4068b2:	9806      	ldr	r0, [sp, #24]
  4068b4:	9902      	ldr	r1, [sp, #8]
  4068b6:	aa13      	add	r2, sp, #76	; 0x4c
  4068b8:	f8cd c004 	str.w	ip, [sp, #4]
  4068bc:	f7ff f9ea 	bl	405c94 <__sprint_r.part.0>
  4068c0:	f8dd c004 	ldr.w	ip, [sp, #4]
  4068c4:	2800      	cmp	r0, #0
  4068c6:	f47f ae74 	bne.w	4065b2 <_vfiprintf_r+0x8a6>
  4068ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4068cc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4068ce:	1c59      	adds	r1, r3, #1
  4068d0:	464e      	mov	r6, r9
  4068d2:	e5ad      	b.n	406430 <_vfiprintf_r+0x724>
  4068d4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4068d6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4068d8:	3301      	adds	r3, #1
  4068da:	4d02      	ldr	r5, [pc, #8]	; (4068e4 <_vfiprintf_r+0xbd8>)
  4068dc:	f7ff bb9a 	b.w	406014 <_vfiprintf_r+0x308>
  4068e0:	0040af04 	.word	0x0040af04
  4068e4:	0040af14 	.word	0x0040af14
  4068e8:	f1bc 0f06 	cmp.w	ip, #6
  4068ec:	bf34      	ite	cc
  4068ee:	4663      	movcc	r3, ip
  4068f0:	2306      	movcs	r3, #6
  4068f2:	9408      	str	r4, [sp, #32]
  4068f4:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  4068f8:	9305      	str	r3, [sp, #20]
  4068fa:	9403      	str	r4, [sp, #12]
  4068fc:	4f16      	ldr	r7, [pc, #88]	; (406958 <_vfiprintf_r+0xc4c>)
  4068fe:	e472      	b.n	4061e6 <_vfiprintf_r+0x4da>
  406900:	9c08      	ldr	r4, [sp, #32]
  406902:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406904:	6823      	ldr	r3, [r4, #0]
  406906:	3404      	adds	r4, #4
  406908:	9408      	str	r4, [sp, #32]
  40690a:	601d      	str	r5, [r3, #0]
  40690c:	f7ff ba31 	b.w	405d72 <_vfiprintf_r+0x66>
  406910:	9814      	ldr	r0, [sp, #80]	; 0x50
  406912:	4d12      	ldr	r5, [pc, #72]	; (40695c <_vfiprintf_r+0xc50>)
  406914:	3001      	adds	r0, #1
  406916:	e5fc      	b.n	406512 <_vfiprintf_r+0x806>
  406918:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40691c:	f8cd c014 	str.w	ip, [sp, #20]
  406920:	9507      	str	r5, [sp, #28]
  406922:	9408      	str	r4, [sp, #32]
  406924:	4684      	mov	ip, r0
  406926:	f7ff bb25 	b.w	405f74 <_vfiprintf_r+0x268>
  40692a:	4608      	mov	r0, r1
  40692c:	e6b1      	b.n	406692 <_vfiprintf_r+0x986>
  40692e:	46a0      	mov	r8, r4
  406930:	2500      	movs	r5, #0
  406932:	f7ff ba5a 	b.w	405dea <_vfiprintf_r+0xde>
  406936:	f8dd b020 	ldr.w	fp, [sp, #32]
  40693a:	f898 3001 	ldrb.w	r3, [r8, #1]
  40693e:	f8db 5000 	ldr.w	r5, [fp]
  406942:	f10b 0204 	add.w	r2, fp, #4
  406946:	2d00      	cmp	r5, #0
  406948:	9208      	str	r2, [sp, #32]
  40694a:	46a0      	mov	r8, r4
  40694c:	f6bf aa4b 	bge.w	405de6 <_vfiprintf_r+0xda>
  406950:	f04f 35ff 	mov.w	r5, #4294967295
  406954:	f7ff ba47 	b.w	405de6 <_vfiprintf_r+0xda>
  406958:	0040aee8 	.word	0x0040aee8
  40695c:	0040af14 	.word	0x0040af14

00406960 <__sbprintf>:
  406960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406964:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  406966:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40696a:	4688      	mov	r8, r1
  40696c:	9719      	str	r7, [sp, #100]	; 0x64
  40696e:	f8d8 701c 	ldr.w	r7, [r8, #28]
  406972:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  406976:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40697a:	9707      	str	r7, [sp, #28]
  40697c:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  406980:	ac1a      	add	r4, sp, #104	; 0x68
  406982:	f44f 6580 	mov.w	r5, #1024	; 0x400
  406986:	f02a 0a02 	bic.w	sl, sl, #2
  40698a:	2600      	movs	r6, #0
  40698c:	4669      	mov	r1, sp
  40698e:	9400      	str	r4, [sp, #0]
  406990:	9404      	str	r4, [sp, #16]
  406992:	9502      	str	r5, [sp, #8]
  406994:	9505      	str	r5, [sp, #20]
  406996:	f8ad a00c 	strh.w	sl, [sp, #12]
  40699a:	f8ad 900e 	strh.w	r9, [sp, #14]
  40699e:	9709      	str	r7, [sp, #36]	; 0x24
  4069a0:	9606      	str	r6, [sp, #24]
  4069a2:	4605      	mov	r5, r0
  4069a4:	f7ff f9b2 	bl	405d0c <_vfiprintf_r>
  4069a8:	1e04      	subs	r4, r0, #0
  4069aa:	db07      	blt.n	4069bc <__sbprintf+0x5c>
  4069ac:	4628      	mov	r0, r5
  4069ae:	4669      	mov	r1, sp
  4069b0:	f001 f8e2 	bl	407b78 <_fflush_r>
  4069b4:	42b0      	cmp	r0, r6
  4069b6:	bf18      	it	ne
  4069b8:	f04f 34ff 	movne.w	r4, #4294967295
  4069bc:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4069c0:	065b      	lsls	r3, r3, #25
  4069c2:	d505      	bpl.n	4069d0 <__sbprintf+0x70>
  4069c4:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  4069c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4069cc:	f8a8 300c 	strh.w	r3, [r8, #12]
  4069d0:	4620      	mov	r0, r4
  4069d2:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4069d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4069da:	bf00      	nop

004069dc <__swsetup_r>:
  4069dc:	4b2f      	ldr	r3, [pc, #188]	; (406a9c <__swsetup_r+0xc0>)
  4069de:	b570      	push	{r4, r5, r6, lr}
  4069e0:	4606      	mov	r6, r0
  4069e2:	6818      	ldr	r0, [r3, #0]
  4069e4:	460c      	mov	r4, r1
  4069e6:	b110      	cbz	r0, 4069ee <__swsetup_r+0x12>
  4069e8:	6b82      	ldr	r2, [r0, #56]	; 0x38
  4069ea:	2a00      	cmp	r2, #0
  4069ec:	d036      	beq.n	406a5c <__swsetup_r+0x80>
  4069ee:	89a5      	ldrh	r5, [r4, #12]
  4069f0:	b2ab      	uxth	r3, r5
  4069f2:	0719      	lsls	r1, r3, #28
  4069f4:	d50c      	bpl.n	406a10 <__swsetup_r+0x34>
  4069f6:	6922      	ldr	r2, [r4, #16]
  4069f8:	b1aa      	cbz	r2, 406a26 <__swsetup_r+0x4a>
  4069fa:	f013 0101 	ands.w	r1, r3, #1
  4069fe:	d01e      	beq.n	406a3e <__swsetup_r+0x62>
  406a00:	6963      	ldr	r3, [r4, #20]
  406a02:	2100      	movs	r1, #0
  406a04:	425b      	negs	r3, r3
  406a06:	61a3      	str	r3, [r4, #24]
  406a08:	60a1      	str	r1, [r4, #8]
  406a0a:	b1f2      	cbz	r2, 406a4a <__swsetup_r+0x6e>
  406a0c:	2000      	movs	r0, #0
  406a0e:	bd70      	pop	{r4, r5, r6, pc}
  406a10:	06da      	lsls	r2, r3, #27
  406a12:	d53a      	bpl.n	406a8a <__swsetup_r+0xae>
  406a14:	075b      	lsls	r3, r3, #29
  406a16:	d424      	bmi.n	406a62 <__swsetup_r+0x86>
  406a18:	6922      	ldr	r2, [r4, #16]
  406a1a:	f045 0308 	orr.w	r3, r5, #8
  406a1e:	81a3      	strh	r3, [r4, #12]
  406a20:	b29b      	uxth	r3, r3
  406a22:	2a00      	cmp	r2, #0
  406a24:	d1e9      	bne.n	4069fa <__swsetup_r+0x1e>
  406a26:	f403 7120 	and.w	r1, r3, #640	; 0x280
  406a2a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  406a2e:	d0e4      	beq.n	4069fa <__swsetup_r+0x1e>
  406a30:	4630      	mov	r0, r6
  406a32:	4621      	mov	r1, r4
  406a34:	f002 f83a 	bl	408aac <__smakebuf_r>
  406a38:	89a3      	ldrh	r3, [r4, #12]
  406a3a:	6922      	ldr	r2, [r4, #16]
  406a3c:	e7dd      	b.n	4069fa <__swsetup_r+0x1e>
  406a3e:	0798      	lsls	r0, r3, #30
  406a40:	bf58      	it	pl
  406a42:	6961      	ldrpl	r1, [r4, #20]
  406a44:	60a1      	str	r1, [r4, #8]
  406a46:	2a00      	cmp	r2, #0
  406a48:	d1e0      	bne.n	406a0c <__swsetup_r+0x30>
  406a4a:	89a3      	ldrh	r3, [r4, #12]
  406a4c:	061a      	lsls	r2, r3, #24
  406a4e:	d5dd      	bpl.n	406a0c <__swsetup_r+0x30>
  406a50:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406a54:	81a3      	strh	r3, [r4, #12]
  406a56:	f04f 30ff 	mov.w	r0, #4294967295
  406a5a:	bd70      	pop	{r4, r5, r6, pc}
  406a5c:	f001 f8a8 	bl	407bb0 <__sinit>
  406a60:	e7c5      	b.n	4069ee <__swsetup_r+0x12>
  406a62:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406a64:	b149      	cbz	r1, 406a7a <__swsetup_r+0x9e>
  406a66:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406a6a:	4299      	cmp	r1, r3
  406a6c:	d003      	beq.n	406a76 <__swsetup_r+0x9a>
  406a6e:	4630      	mov	r0, r6
  406a70:	f001 f9e2 	bl	407e38 <_free_r>
  406a74:	89a5      	ldrh	r5, [r4, #12]
  406a76:	2300      	movs	r3, #0
  406a78:	6323      	str	r3, [r4, #48]	; 0x30
  406a7a:	6922      	ldr	r2, [r4, #16]
  406a7c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  406a80:	2100      	movs	r1, #0
  406a82:	b2ad      	uxth	r5, r5
  406a84:	6022      	str	r2, [r4, #0]
  406a86:	6061      	str	r1, [r4, #4]
  406a88:	e7c7      	b.n	406a1a <__swsetup_r+0x3e>
  406a8a:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  406a8e:	2309      	movs	r3, #9
  406a90:	6033      	str	r3, [r6, #0]
  406a92:	f04f 30ff 	mov.w	r0, #4294967295
  406a96:	81a5      	strh	r5, [r4, #12]
  406a98:	bd70      	pop	{r4, r5, r6, pc}
  406a9a:	bf00      	nop
  406a9c:	20000530 	.word	0x20000530

00406aa0 <register_fini>:
  406aa0:	4b02      	ldr	r3, [pc, #8]	; (406aac <register_fini+0xc>)
  406aa2:	b113      	cbz	r3, 406aaa <register_fini+0xa>
  406aa4:	4802      	ldr	r0, [pc, #8]	; (406ab0 <register_fini+0x10>)
  406aa6:	f000 b805 	b.w	406ab4 <atexit>
  406aaa:	4770      	bx	lr
  406aac:	00000000 	.word	0x00000000
  406ab0:	00407cad 	.word	0x00407cad

00406ab4 <atexit>:
  406ab4:	4601      	mov	r1, r0
  406ab6:	2000      	movs	r0, #0
  406ab8:	4602      	mov	r2, r0
  406aba:	4603      	mov	r3, r0
  406abc:	f003 bc8a 	b.w	40a3d4 <__register_exitproc>

00406ac0 <quorem>:
  406ac0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406ac4:	6903      	ldr	r3, [r0, #16]
  406ac6:	690d      	ldr	r5, [r1, #16]
  406ac8:	b083      	sub	sp, #12
  406aca:	429d      	cmp	r5, r3
  406acc:	4683      	mov	fp, r0
  406ace:	f300 808c 	bgt.w	406bea <quorem+0x12a>
  406ad2:	3d01      	subs	r5, #1
  406ad4:	f101 0414 	add.w	r4, r1, #20
  406ad8:	f100 0a14 	add.w	sl, r0, #20
  406adc:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  406ae0:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  406ae4:	3201      	adds	r2, #1
  406ae6:	fbb3 f8f2 	udiv	r8, r3, r2
  406aea:	00aa      	lsls	r2, r5, #2
  406aec:	4691      	mov	r9, r2
  406aee:	9200      	str	r2, [sp, #0]
  406af0:	4452      	add	r2, sl
  406af2:	44a1      	add	r9, r4
  406af4:	9201      	str	r2, [sp, #4]
  406af6:	f1b8 0f00 	cmp.w	r8, #0
  406afa:	d03e      	beq.n	406b7a <quorem+0xba>
  406afc:	2600      	movs	r6, #0
  406afe:	4630      	mov	r0, r6
  406b00:	4622      	mov	r2, r4
  406b02:	4653      	mov	r3, sl
  406b04:	468c      	mov	ip, r1
  406b06:	f852 7b04 	ldr.w	r7, [r2], #4
  406b0a:	6819      	ldr	r1, [r3, #0]
  406b0c:	fa1f fe87 	uxth.w	lr, r7
  406b10:	0c3f      	lsrs	r7, r7, #16
  406b12:	fb0e 6e08 	mla	lr, lr, r8, r6
  406b16:	fb07 f608 	mul.w	r6, r7, r8
  406b1a:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  406b1e:	fa1f fe8e 	uxth.w	lr, lr
  406b22:	ebce 0e00 	rsb	lr, lr, r0
  406b26:	b28f      	uxth	r7, r1
  406b28:	b2b0      	uxth	r0, r6
  406b2a:	4477      	add	r7, lr
  406b2c:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  406b30:	eb00 4027 	add.w	r0, r0, r7, asr #16
  406b34:	b2bf      	uxth	r7, r7
  406b36:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  406b3a:	4591      	cmp	r9, r2
  406b3c:	f843 7b04 	str.w	r7, [r3], #4
  406b40:	ea4f 4020 	mov.w	r0, r0, asr #16
  406b44:	ea4f 4616 	mov.w	r6, r6, lsr #16
  406b48:	d2dd      	bcs.n	406b06 <quorem+0x46>
  406b4a:	9a00      	ldr	r2, [sp, #0]
  406b4c:	4661      	mov	r1, ip
  406b4e:	f85a 3002 	ldr.w	r3, [sl, r2]
  406b52:	b993      	cbnz	r3, 406b7a <quorem+0xba>
  406b54:	9a01      	ldr	r2, [sp, #4]
  406b56:	1f13      	subs	r3, r2, #4
  406b58:	459a      	cmp	sl, r3
  406b5a:	d20c      	bcs.n	406b76 <quorem+0xb6>
  406b5c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  406b60:	b94b      	cbnz	r3, 406b76 <quorem+0xb6>
  406b62:	f1a2 0308 	sub.w	r3, r2, #8
  406b66:	e002      	b.n	406b6e <quorem+0xae>
  406b68:	681a      	ldr	r2, [r3, #0]
  406b6a:	3b04      	subs	r3, #4
  406b6c:	b91a      	cbnz	r2, 406b76 <quorem+0xb6>
  406b6e:	459a      	cmp	sl, r3
  406b70:	f105 35ff 	add.w	r5, r5, #4294967295
  406b74:	d3f8      	bcc.n	406b68 <quorem+0xa8>
  406b76:	f8cb 5010 	str.w	r5, [fp, #16]
  406b7a:	4658      	mov	r0, fp
  406b7c:	f002 fe3c 	bl	4097f8 <__mcmp>
  406b80:	2800      	cmp	r0, #0
  406b82:	db2e      	blt.n	406be2 <quorem+0x122>
  406b84:	f108 0801 	add.w	r8, r8, #1
  406b88:	4653      	mov	r3, sl
  406b8a:	2200      	movs	r2, #0
  406b8c:	f854 6b04 	ldr.w	r6, [r4], #4
  406b90:	6818      	ldr	r0, [r3, #0]
  406b92:	b2b1      	uxth	r1, r6
  406b94:	1a51      	subs	r1, r2, r1
  406b96:	b287      	uxth	r7, r0
  406b98:	0c36      	lsrs	r6, r6, #16
  406b9a:	4439      	add	r1, r7
  406b9c:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  406ba0:	eb00 4221 	add.w	r2, r0, r1, asr #16
  406ba4:	b289      	uxth	r1, r1
  406ba6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  406baa:	45a1      	cmp	r9, r4
  406bac:	f843 1b04 	str.w	r1, [r3], #4
  406bb0:	ea4f 4222 	mov.w	r2, r2, asr #16
  406bb4:	d2ea      	bcs.n	406b8c <quorem+0xcc>
  406bb6:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  406bba:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  406bbe:	b982      	cbnz	r2, 406be2 <quorem+0x122>
  406bc0:	1f1a      	subs	r2, r3, #4
  406bc2:	4592      	cmp	sl, r2
  406bc4:	d20b      	bcs.n	406bde <quorem+0x11e>
  406bc6:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406bca:	b942      	cbnz	r2, 406bde <quorem+0x11e>
  406bcc:	3b08      	subs	r3, #8
  406bce:	e002      	b.n	406bd6 <quorem+0x116>
  406bd0:	681a      	ldr	r2, [r3, #0]
  406bd2:	3b04      	subs	r3, #4
  406bd4:	b91a      	cbnz	r2, 406bde <quorem+0x11e>
  406bd6:	459a      	cmp	sl, r3
  406bd8:	f105 35ff 	add.w	r5, r5, #4294967295
  406bdc:	d3f8      	bcc.n	406bd0 <quorem+0x110>
  406bde:	f8cb 5010 	str.w	r5, [fp, #16]
  406be2:	4640      	mov	r0, r8
  406be4:	b003      	add	sp, #12
  406be6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bea:	2000      	movs	r0, #0
  406bec:	b003      	add	sp, #12
  406bee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406bf2:	bf00      	nop
  406bf4:	0000      	movs	r0, r0
	...

00406bf8 <_dtoa_r>:
  406bf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bfc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  406bfe:	b09b      	sub	sp, #108	; 0x6c
  406c00:	4604      	mov	r4, r0
  406c02:	4692      	mov	sl, r2
  406c04:	469b      	mov	fp, r3
  406c06:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  406c08:	b141      	cbz	r1, 406c1c <_dtoa_r+0x24>
  406c0a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  406c0c:	2201      	movs	r2, #1
  406c0e:	409a      	lsls	r2, r3
  406c10:	604b      	str	r3, [r1, #4]
  406c12:	608a      	str	r2, [r1, #8]
  406c14:	f002 fbae 	bl	409374 <_Bfree>
  406c18:	2300      	movs	r3, #0
  406c1a:	6423      	str	r3, [r4, #64]	; 0x40
  406c1c:	f1bb 0f00 	cmp.w	fp, #0
  406c20:	46d9      	mov	r9, fp
  406c22:	db33      	blt.n	406c8c <_dtoa_r+0x94>
  406c24:	2300      	movs	r3, #0
  406c26:	602b      	str	r3, [r5, #0]
  406c28:	4ba5      	ldr	r3, [pc, #660]	; (406ec0 <_dtoa_r+0x2c8>)
  406c2a:	461a      	mov	r2, r3
  406c2c:	ea09 0303 	and.w	r3, r9, r3
  406c30:	4293      	cmp	r3, r2
  406c32:	d014      	beq.n	406c5e <_dtoa_r+0x66>
  406c34:	4650      	mov	r0, sl
  406c36:	4659      	mov	r1, fp
  406c38:	2200      	movs	r2, #0
  406c3a:	2300      	movs	r3, #0
  406c3c:	f7fc f83c 	bl	402cb8 <__aeabi_dcmpeq>
  406c40:	4680      	mov	r8, r0
  406c42:	b348      	cbz	r0, 406c98 <_dtoa_r+0xa0>
  406c44:	9e26      	ldr	r6, [sp, #152]	; 0x98
  406c46:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406c48:	2301      	movs	r3, #1
  406c4a:	6033      	str	r3, [r6, #0]
  406c4c:	2d00      	cmp	r5, #0
  406c4e:	f000 80ca 	beq.w	406de6 <_dtoa_r+0x1ee>
  406c52:	489c      	ldr	r0, [pc, #624]	; (406ec4 <_dtoa_r+0x2cc>)
  406c54:	6028      	str	r0, [r5, #0]
  406c56:	3801      	subs	r0, #1
  406c58:	b01b      	add	sp, #108	; 0x6c
  406c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c5e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406c60:	f242 730f 	movw	r3, #9999	; 0x270f
  406c64:	602b      	str	r3, [r5, #0]
  406c66:	f1ba 0f00 	cmp.w	sl, #0
  406c6a:	f000 80a5 	beq.w	406db8 <_dtoa_r+0x1c0>
  406c6e:	4896      	ldr	r0, [pc, #600]	; (406ec8 <_dtoa_r+0x2d0>)
  406c70:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406c72:	2e00      	cmp	r6, #0
  406c74:	d0f0      	beq.n	406c58 <_dtoa_r+0x60>
  406c76:	78c3      	ldrb	r3, [r0, #3]
  406c78:	2b00      	cmp	r3, #0
  406c7a:	f000 80b6 	beq.w	406dea <_dtoa_r+0x1f2>
  406c7e:	f100 0308 	add.w	r3, r0, #8
  406c82:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  406c84:	602b      	str	r3, [r5, #0]
  406c86:	b01b      	add	sp, #108	; 0x6c
  406c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406c8c:	2301      	movs	r3, #1
  406c8e:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  406c92:	602b      	str	r3, [r5, #0]
  406c94:	46cb      	mov	fp, r9
  406c96:	e7c7      	b.n	406c28 <_dtoa_r+0x30>
  406c98:	aa19      	add	r2, sp, #100	; 0x64
  406c9a:	ab18      	add	r3, sp, #96	; 0x60
  406c9c:	e88d 000c 	stmia.w	sp, {r2, r3}
  406ca0:	4620      	mov	r0, r4
  406ca2:	4652      	mov	r2, sl
  406ca4:	465b      	mov	r3, fp
  406ca6:	f002 feb3 	bl	409a10 <__d2b>
  406caa:	ea5f 5519 	movs.w	r5, r9, lsr #20
  406cae:	900a      	str	r0, [sp, #40]	; 0x28
  406cb0:	f040 808b 	bne.w	406dca <_dtoa_r+0x1d2>
  406cb4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  406cb6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  406cb8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  406cbc:	443d      	add	r5, r7
  406cbe:	429d      	cmp	r5, r3
  406cc0:	f2c0 8295 	blt.w	4071ee <_dtoa_r+0x5f6>
  406cc4:	331f      	adds	r3, #31
  406cc6:	f205 4212 	addw	r2, r5, #1042	; 0x412
  406cca:	1b5b      	subs	r3, r3, r5
  406ccc:	fa09 f303 	lsl.w	r3, r9, r3
  406cd0:	fa2a f202 	lsr.w	r2, sl, r2
  406cd4:	ea43 0002 	orr.w	r0, r3, r2
  406cd8:	f7fb fd10 	bl	4026fc <__aeabi_ui2d>
  406cdc:	2601      	movs	r6, #1
  406cde:	3d01      	subs	r5, #1
  406ce0:	46b8      	mov	r8, r7
  406ce2:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406ce6:	9616      	str	r6, [sp, #88]	; 0x58
  406ce8:	2200      	movs	r2, #0
  406cea:	4b78      	ldr	r3, [pc, #480]	; (406ecc <_dtoa_r+0x2d4>)
  406cec:	f7fb fbc8 	bl	402480 <__aeabi_dsub>
  406cf0:	a36d      	add	r3, pc, #436	; (adr r3, 406ea8 <_dtoa_r+0x2b0>)
  406cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
  406cf6:	f7fb fd77 	bl	4027e8 <__aeabi_dmul>
  406cfa:	a36d      	add	r3, pc, #436	; (adr r3, 406eb0 <_dtoa_r+0x2b8>)
  406cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d00:	f7fb fbc0 	bl	402484 <__adddf3>
  406d04:	4606      	mov	r6, r0
  406d06:	4628      	mov	r0, r5
  406d08:	460f      	mov	r7, r1
  406d0a:	f7fb fd07 	bl	40271c <__aeabi_i2d>
  406d0e:	a36a      	add	r3, pc, #424	; (adr r3, 406eb8 <_dtoa_r+0x2c0>)
  406d10:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d14:	f7fb fd68 	bl	4027e8 <__aeabi_dmul>
  406d18:	4602      	mov	r2, r0
  406d1a:	460b      	mov	r3, r1
  406d1c:	4630      	mov	r0, r6
  406d1e:	4639      	mov	r1, r7
  406d20:	f7fb fbb0 	bl	402484 <__adddf3>
  406d24:	4606      	mov	r6, r0
  406d26:	460f      	mov	r7, r1
  406d28:	f7fb fff8 	bl	402d1c <__aeabi_d2iz>
  406d2c:	4639      	mov	r1, r7
  406d2e:	9007      	str	r0, [sp, #28]
  406d30:	2200      	movs	r2, #0
  406d32:	4630      	mov	r0, r6
  406d34:	2300      	movs	r3, #0
  406d36:	f7fb ffc9 	bl	402ccc <__aeabi_dcmplt>
  406d3a:	2800      	cmp	r0, #0
  406d3c:	f040 8229 	bne.w	407192 <_dtoa_r+0x59a>
  406d40:	9e07      	ldr	r6, [sp, #28]
  406d42:	2e16      	cmp	r6, #22
  406d44:	f200 8222 	bhi.w	40718c <_dtoa_r+0x594>
  406d48:	4961      	ldr	r1, [pc, #388]	; (406ed0 <_dtoa_r+0x2d8>)
  406d4a:	4652      	mov	r2, sl
  406d4c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  406d50:	465b      	mov	r3, fp
  406d52:	e9d1 0100 	ldrd	r0, r1, [r1]
  406d56:	f7fb ffd7 	bl	402d08 <__aeabi_dcmpgt>
  406d5a:	2800      	cmp	r0, #0
  406d5c:	f000 824c 	beq.w	4071f8 <_dtoa_r+0x600>
  406d60:	3e01      	subs	r6, #1
  406d62:	9607      	str	r6, [sp, #28]
  406d64:	2600      	movs	r6, #0
  406d66:	960e      	str	r6, [sp, #56]	; 0x38
  406d68:	ebc5 0508 	rsb	r5, r5, r8
  406d6c:	3d01      	subs	r5, #1
  406d6e:	9506      	str	r5, [sp, #24]
  406d70:	f100 8226 	bmi.w	4071c0 <_dtoa_r+0x5c8>
  406d74:	2500      	movs	r5, #0
  406d76:	9508      	str	r5, [sp, #32]
  406d78:	9e07      	ldr	r6, [sp, #28]
  406d7a:	2e00      	cmp	r6, #0
  406d7c:	f2c0 8217 	blt.w	4071ae <_dtoa_r+0x5b6>
  406d80:	9d06      	ldr	r5, [sp, #24]
  406d82:	960d      	str	r6, [sp, #52]	; 0x34
  406d84:	4435      	add	r5, r6
  406d86:	2600      	movs	r6, #0
  406d88:	9506      	str	r5, [sp, #24]
  406d8a:	960c      	str	r6, [sp, #48]	; 0x30
  406d8c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  406d8e:	2d09      	cmp	r5, #9
  406d90:	d82d      	bhi.n	406dee <_dtoa_r+0x1f6>
  406d92:	2d05      	cmp	r5, #5
  406d94:	bfc4      	itt	gt
  406d96:	3d04      	subgt	r5, #4
  406d98:	9524      	strgt	r5, [sp, #144]	; 0x90
  406d9a:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406d9c:	bfc8      	it	gt
  406d9e:	2500      	movgt	r5, #0
  406da0:	f1a6 0302 	sub.w	r3, r6, #2
  406da4:	bfd8      	it	le
  406da6:	2501      	movle	r5, #1
  406da8:	2b03      	cmp	r3, #3
  406daa:	d822      	bhi.n	406df2 <_dtoa_r+0x1fa>
  406dac:	e8df f013 	tbh	[pc, r3, lsl #1]
  406db0:	029e03b7 	.word	0x029e03b7
  406db4:	049a03c0 	.word	0x049a03c0
  406db8:	4a46      	ldr	r2, [pc, #280]	; (406ed4 <_dtoa_r+0x2dc>)
  406dba:	4b43      	ldr	r3, [pc, #268]	; (406ec8 <_dtoa_r+0x2d0>)
  406dbc:	f3c9 0013 	ubfx	r0, r9, #0, #20
  406dc0:	2800      	cmp	r0, #0
  406dc2:	bf0c      	ite	eq
  406dc4:	4610      	moveq	r0, r2
  406dc6:	4618      	movne	r0, r3
  406dc8:	e752      	b.n	406c70 <_dtoa_r+0x78>
  406dca:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406dce:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  406dd2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  406dd6:	4650      	mov	r0, sl
  406dd8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  406ddc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  406de0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  406de4:	e780      	b.n	406ce8 <_dtoa_r+0xf0>
  406de6:	483c      	ldr	r0, [pc, #240]	; (406ed8 <_dtoa_r+0x2e0>)
  406de8:	e736      	b.n	406c58 <_dtoa_r+0x60>
  406dea:	1cc3      	adds	r3, r0, #3
  406dec:	e749      	b.n	406c82 <_dtoa_r+0x8a>
  406dee:	2500      	movs	r5, #0
  406df0:	9524      	str	r5, [sp, #144]	; 0x90
  406df2:	2500      	movs	r5, #0
  406df4:	6465      	str	r5, [r4, #68]	; 0x44
  406df6:	4629      	mov	r1, r5
  406df8:	4620      	mov	r0, r4
  406dfa:	f002 fa95 	bl	409328 <_Balloc>
  406dfe:	f04f 39ff 	mov.w	r9, #4294967295
  406e02:	2601      	movs	r6, #1
  406e04:	9009      	str	r0, [sp, #36]	; 0x24
  406e06:	9525      	str	r5, [sp, #148]	; 0x94
  406e08:	6420      	str	r0, [r4, #64]	; 0x40
  406e0a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  406e0e:	960b      	str	r6, [sp, #44]	; 0x2c
  406e10:	9b19      	ldr	r3, [sp, #100]	; 0x64
  406e12:	2b00      	cmp	r3, #0
  406e14:	f2c0 80d2 	blt.w	406fbc <_dtoa_r+0x3c4>
  406e18:	9e07      	ldr	r6, [sp, #28]
  406e1a:	2e0e      	cmp	r6, #14
  406e1c:	f300 80ce 	bgt.w	406fbc <_dtoa_r+0x3c4>
  406e20:	4b2b      	ldr	r3, [pc, #172]	; (406ed0 <_dtoa_r+0x2d8>)
  406e22:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  406e26:	e9d3 0100 	ldrd	r0, r1, [r3]
  406e2a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  406e2e:	9925      	ldr	r1, [sp, #148]	; 0x94
  406e30:	2900      	cmp	r1, #0
  406e32:	f2c0 8380 	blt.w	407536 <_dtoa_r+0x93e>
  406e36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e3a:	4659      	mov	r1, fp
  406e3c:	4650      	mov	r0, sl
  406e3e:	f7fb fdfd 	bl	402a3c <__aeabi_ddiv>
  406e42:	f7fb ff6b 	bl	402d1c <__aeabi_d2iz>
  406e46:	4605      	mov	r5, r0
  406e48:	f7fb fc68 	bl	40271c <__aeabi_i2d>
  406e4c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  406e50:	f7fb fcca 	bl	4027e8 <__aeabi_dmul>
  406e54:	4602      	mov	r2, r0
  406e56:	460b      	mov	r3, r1
  406e58:	4650      	mov	r0, sl
  406e5a:	4659      	mov	r1, fp
  406e5c:	f7fb fb10 	bl	402480 <__aeabi_dsub>
  406e60:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406e62:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406e66:	f1b9 0f01 	cmp.w	r9, #1
  406e6a:	4606      	mov	r6, r0
  406e6c:	460f      	mov	r7, r1
  406e6e:	7013      	strb	r3, [r2, #0]
  406e70:	f102 0b01 	add.w	fp, r2, #1
  406e74:	d064      	beq.n	406f40 <_dtoa_r+0x348>
  406e76:	2200      	movs	r2, #0
  406e78:	4b18      	ldr	r3, [pc, #96]	; (406edc <_dtoa_r+0x2e4>)
  406e7a:	f7fb fcb5 	bl	4027e8 <__aeabi_dmul>
  406e7e:	2200      	movs	r2, #0
  406e80:	2300      	movs	r3, #0
  406e82:	4606      	mov	r6, r0
  406e84:	460f      	mov	r7, r1
  406e86:	f7fb ff17 	bl	402cb8 <__aeabi_dcmpeq>
  406e8a:	2800      	cmp	r0, #0
  406e8c:	f040 8081 	bne.w	406f92 <_dtoa_r+0x39a>
  406e90:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  406e94:	9d09      	ldr	r5, [sp, #36]	; 0x24
  406e96:	44c8      	add	r8, r9
  406e98:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  406e9c:	f105 0902 	add.w	r9, r5, #2
  406ea0:	9403      	str	r4, [sp, #12]
  406ea2:	e028      	b.n	406ef6 <_dtoa_r+0x2fe>
  406ea4:	f3af 8000 	nop.w
  406ea8:	636f4361 	.word	0x636f4361
  406eac:	3fd287a7 	.word	0x3fd287a7
  406eb0:	8b60c8b3 	.word	0x8b60c8b3
  406eb4:	3fc68a28 	.word	0x3fc68a28
  406eb8:	509f79fb 	.word	0x509f79fb
  406ebc:	3fd34413 	.word	0x3fd34413
  406ec0:	7ff00000 	.word	0x7ff00000
  406ec4:	0040aef1 	.word	0x0040aef1
  406ec8:	0040b034 	.word	0x0040b034
  406ecc:	3ff80000 	.word	0x3ff80000
  406ed0:	0040b148 	.word	0x0040b148
  406ed4:	0040b028 	.word	0x0040b028
  406ed8:	0040aef0 	.word	0x0040aef0
  406edc:	40240000 	.word	0x40240000
  406ee0:	f7fb fc82 	bl	4027e8 <__aeabi_dmul>
  406ee4:	2200      	movs	r2, #0
  406ee6:	2300      	movs	r3, #0
  406ee8:	4606      	mov	r6, r0
  406eea:	460f      	mov	r7, r1
  406eec:	f7fb fee4 	bl	402cb8 <__aeabi_dcmpeq>
  406ef0:	2800      	cmp	r0, #0
  406ef2:	f040 83c1 	bne.w	407678 <_dtoa_r+0xa80>
  406ef6:	4652      	mov	r2, sl
  406ef8:	465b      	mov	r3, fp
  406efa:	4630      	mov	r0, r6
  406efc:	4639      	mov	r1, r7
  406efe:	f7fb fd9d 	bl	402a3c <__aeabi_ddiv>
  406f02:	f7fb ff0b 	bl	402d1c <__aeabi_d2iz>
  406f06:	4605      	mov	r5, r0
  406f08:	f7fb fc08 	bl	40271c <__aeabi_i2d>
  406f0c:	4652      	mov	r2, sl
  406f0e:	465b      	mov	r3, fp
  406f10:	f7fb fc6a 	bl	4027e8 <__aeabi_dmul>
  406f14:	4602      	mov	r2, r0
  406f16:	460b      	mov	r3, r1
  406f18:	4630      	mov	r0, r6
  406f1a:	4639      	mov	r1, r7
  406f1c:	f7fb fab0 	bl	402480 <__aeabi_dsub>
  406f20:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  406f24:	45c1      	cmp	r9, r8
  406f26:	f809 ec01 	strb.w	lr, [r9, #-1]
  406f2a:	464c      	mov	r4, r9
  406f2c:	4606      	mov	r6, r0
  406f2e:	460f      	mov	r7, r1
  406f30:	f04f 0200 	mov.w	r2, #0
  406f34:	4ba7      	ldr	r3, [pc, #668]	; (4071d4 <_dtoa_r+0x5dc>)
  406f36:	f109 0901 	add.w	r9, r9, #1
  406f3a:	d1d1      	bne.n	406ee0 <_dtoa_r+0x2e8>
  406f3c:	46a3      	mov	fp, r4
  406f3e:	9c03      	ldr	r4, [sp, #12]
  406f40:	4632      	mov	r2, r6
  406f42:	463b      	mov	r3, r7
  406f44:	4630      	mov	r0, r6
  406f46:	4639      	mov	r1, r7
  406f48:	f7fb fa9c 	bl	402484 <__adddf3>
  406f4c:	4606      	mov	r6, r0
  406f4e:	460f      	mov	r7, r1
  406f50:	4632      	mov	r2, r6
  406f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406f56:	463b      	mov	r3, r7
  406f58:	f7fb feb8 	bl	402ccc <__aeabi_dcmplt>
  406f5c:	b940      	cbnz	r0, 406f70 <_dtoa_r+0x378>
  406f5e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  406f62:	4632      	mov	r2, r6
  406f64:	463b      	mov	r3, r7
  406f66:	f7fb fea7 	bl	402cb8 <__aeabi_dcmpeq>
  406f6a:	b190      	cbz	r0, 406f92 <_dtoa_r+0x39a>
  406f6c:	07eb      	lsls	r3, r5, #31
  406f6e:	d510      	bpl.n	406f92 <_dtoa_r+0x39a>
  406f70:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  406f74:	9a09      	ldr	r2, [sp, #36]	; 0x24
  406f76:	e005      	b.n	406f84 <_dtoa_r+0x38c>
  406f78:	429a      	cmp	r2, r3
  406f7a:	f000 8429 	beq.w	4077d0 <_dtoa_r+0xbd8>
  406f7e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  406f82:	469b      	mov	fp, r3
  406f84:	2d39      	cmp	r5, #57	; 0x39
  406f86:	f10b 33ff 	add.w	r3, fp, #4294967295
  406f8a:	d0f5      	beq.n	406f78 <_dtoa_r+0x380>
  406f8c:	1c6a      	adds	r2, r5, #1
  406f8e:	b2d2      	uxtb	r2, r2
  406f90:	701a      	strb	r2, [r3, #0]
  406f92:	4620      	mov	r0, r4
  406f94:	990a      	ldr	r1, [sp, #40]	; 0x28
  406f96:	f002 f9ed 	bl	409374 <_Bfree>
  406f9a:	9e07      	ldr	r6, [sp, #28]
  406f9c:	9d26      	ldr	r5, [sp, #152]	; 0x98
  406f9e:	1c73      	adds	r3, r6, #1
  406fa0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  406fa2:	2200      	movs	r2, #0
  406fa4:	f88b 2000 	strb.w	r2, [fp]
  406fa8:	602b      	str	r3, [r5, #0]
  406faa:	2e00      	cmp	r6, #0
  406fac:	f000 8325 	beq.w	4075fa <_dtoa_r+0xa02>
  406fb0:	9809      	ldr	r0, [sp, #36]	; 0x24
  406fb2:	f8c6 b000 	str.w	fp, [r6]
  406fb6:	b01b      	add	sp, #108	; 0x6c
  406fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406fbc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  406fbe:	2d00      	cmp	r5, #0
  406fc0:	f000 8103 	beq.w	4071ca <_dtoa_r+0x5d2>
  406fc4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  406fc6:	2e01      	cmp	r6, #1
  406fc8:	f340 82dc 	ble.w	407584 <_dtoa_r+0x98c>
  406fcc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  406fce:	f109 37ff 	add.w	r7, r9, #4294967295
  406fd2:	42be      	cmp	r6, r7
  406fd4:	f2c0 8389 	blt.w	4076ea <_dtoa_r+0xaf2>
  406fd8:	1bf7      	subs	r7, r6, r7
  406fda:	f1b9 0f00 	cmp.w	r9, #0
  406fde:	f2c0 8487 	blt.w	4078f0 <_dtoa_r+0xcf8>
  406fe2:	9d08      	ldr	r5, [sp, #32]
  406fe4:	464b      	mov	r3, r9
  406fe6:	9e08      	ldr	r6, [sp, #32]
  406fe8:	4620      	mov	r0, r4
  406fea:	441e      	add	r6, r3
  406fec:	9608      	str	r6, [sp, #32]
  406fee:	9e06      	ldr	r6, [sp, #24]
  406ff0:	2101      	movs	r1, #1
  406ff2:	441e      	add	r6, r3
  406ff4:	9606      	str	r6, [sp, #24]
  406ff6:	f002 faab 	bl	409550 <__i2b>
  406ffa:	4606      	mov	r6, r0
  406ffc:	b165      	cbz	r5, 407018 <_dtoa_r+0x420>
  406ffe:	9806      	ldr	r0, [sp, #24]
  407000:	2800      	cmp	r0, #0
  407002:	dd09      	ble.n	407018 <_dtoa_r+0x420>
  407004:	4603      	mov	r3, r0
  407006:	9908      	ldr	r1, [sp, #32]
  407008:	42ab      	cmp	r3, r5
  40700a:	bfa8      	it	ge
  40700c:	462b      	movge	r3, r5
  40700e:	1ac9      	subs	r1, r1, r3
  407010:	1ac0      	subs	r0, r0, r3
  407012:	9108      	str	r1, [sp, #32]
  407014:	1aed      	subs	r5, r5, r3
  407016:	9006      	str	r0, [sp, #24]
  407018:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40701a:	2a00      	cmp	r2, #0
  40701c:	dd1d      	ble.n	40705a <_dtoa_r+0x462>
  40701e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  407020:	2b00      	cmp	r3, #0
  407022:	f000 8358 	beq.w	4076d6 <_dtoa_r+0xade>
  407026:	2f00      	cmp	r7, #0
  407028:	dd11      	ble.n	40704e <_dtoa_r+0x456>
  40702a:	4631      	mov	r1, r6
  40702c:	463a      	mov	r2, r7
  40702e:	4620      	mov	r0, r4
  407030:	f002 fb36 	bl	4096a0 <__pow5mult>
  407034:	4606      	mov	r6, r0
  407036:	4631      	mov	r1, r6
  407038:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40703a:	4620      	mov	r0, r4
  40703c:	f002 fa92 	bl	409564 <__multiply>
  407040:	990a      	ldr	r1, [sp, #40]	; 0x28
  407042:	4680      	mov	r8, r0
  407044:	4620      	mov	r0, r4
  407046:	f002 f995 	bl	409374 <_Bfree>
  40704a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40704e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  407052:	ebbe 0207 	subs.w	r2, lr, r7
  407056:	f040 828f 	bne.w	407578 <_dtoa_r+0x980>
  40705a:	4620      	mov	r0, r4
  40705c:	2101      	movs	r1, #1
  40705e:	f002 fa77 	bl	409550 <__i2b>
  407062:	4680      	mov	r8, r0
  407064:	980d      	ldr	r0, [sp, #52]	; 0x34
  407066:	2800      	cmp	r0, #0
  407068:	dd05      	ble.n	407076 <_dtoa_r+0x47e>
  40706a:	4641      	mov	r1, r8
  40706c:	4620      	mov	r0, r4
  40706e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  407070:	f002 fb16 	bl	4096a0 <__pow5mult>
  407074:	4680      	mov	r8, r0
  407076:	9924      	ldr	r1, [sp, #144]	; 0x90
  407078:	2901      	cmp	r1, #1
  40707a:	f340 82c1 	ble.w	407600 <_dtoa_r+0xa08>
  40707e:	2700      	movs	r7, #0
  407080:	980d      	ldr	r0, [sp, #52]	; 0x34
  407082:	2800      	cmp	r0, #0
  407084:	f040 82af 	bne.w	4075e6 <_dtoa_r+0x9ee>
  407088:	2001      	movs	r0, #1
  40708a:	9b06      	ldr	r3, [sp, #24]
  40708c:	4403      	add	r3, r0
  40708e:	f013 031f 	ands.w	r3, r3, #31
  407092:	f000 80a1 	beq.w	4071d8 <_dtoa_r+0x5e0>
  407096:	f1c3 0220 	rsb	r2, r3, #32
  40709a:	2a04      	cmp	r2, #4
  40709c:	f340 84b7 	ble.w	407a0e <_dtoa_r+0xe16>
  4070a0:	9908      	ldr	r1, [sp, #32]
  4070a2:	9a06      	ldr	r2, [sp, #24]
  4070a4:	f1c3 031c 	rsb	r3, r3, #28
  4070a8:	4419      	add	r1, r3
  4070aa:	441a      	add	r2, r3
  4070ac:	9108      	str	r1, [sp, #32]
  4070ae:	441d      	add	r5, r3
  4070b0:	9206      	str	r2, [sp, #24]
  4070b2:	9908      	ldr	r1, [sp, #32]
  4070b4:	2900      	cmp	r1, #0
  4070b6:	dd05      	ble.n	4070c4 <_dtoa_r+0x4cc>
  4070b8:	990a      	ldr	r1, [sp, #40]	; 0x28
  4070ba:	9a08      	ldr	r2, [sp, #32]
  4070bc:	4620      	mov	r0, r4
  4070be:	f002 fb3d 	bl	40973c <__lshift>
  4070c2:	900a      	str	r0, [sp, #40]	; 0x28
  4070c4:	9a06      	ldr	r2, [sp, #24]
  4070c6:	2a00      	cmp	r2, #0
  4070c8:	dd04      	ble.n	4070d4 <_dtoa_r+0x4dc>
  4070ca:	4641      	mov	r1, r8
  4070cc:	4620      	mov	r0, r4
  4070ce:	f002 fb35 	bl	40973c <__lshift>
  4070d2:	4680      	mov	r8, r0
  4070d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4070d6:	2b00      	cmp	r3, #0
  4070d8:	f040 826a 	bne.w	4075b0 <_dtoa_r+0x9b8>
  4070dc:	f1b9 0f00 	cmp.w	r9, #0
  4070e0:	f340 82a6 	ble.w	407630 <_dtoa_r+0xa38>
  4070e4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4070e6:	2800      	cmp	r0, #0
  4070e8:	f040 8088 	bne.w	4071fc <_dtoa_r+0x604>
  4070ec:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4070ee:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4070f0:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  4070f4:	e006      	b.n	407104 <_dtoa_r+0x50c>
  4070f6:	4639      	mov	r1, r7
  4070f8:	4620      	mov	r0, r4
  4070fa:	220a      	movs	r2, #10
  4070fc:	2300      	movs	r3, #0
  4070fe:	f002 f943 	bl	409388 <__multadd>
  407102:	4607      	mov	r7, r0
  407104:	4638      	mov	r0, r7
  407106:	4641      	mov	r1, r8
  407108:	f7ff fcda 	bl	406ac0 <quorem>
  40710c:	3030      	adds	r0, #48	; 0x30
  40710e:	f80b 0005 	strb.w	r0, [fp, r5]
  407112:	3501      	adds	r5, #1
  407114:	45a9      	cmp	r9, r5
  407116:	dcee      	bgt.n	4070f6 <_dtoa_r+0x4fe>
  407118:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40711c:	4682      	mov	sl, r0
  40711e:	970a      	str	r7, [sp, #40]	; 0x28
  407120:	f1b9 0f01 	cmp.w	r9, #1
  407124:	bfac      	ite	ge
  407126:	44cb      	addge	fp, r9
  407128:	f10b 0b01 	addlt.w	fp, fp, #1
  40712c:	2500      	movs	r5, #0
  40712e:	990a      	ldr	r1, [sp, #40]	; 0x28
  407130:	2201      	movs	r2, #1
  407132:	4620      	mov	r0, r4
  407134:	f002 fb02 	bl	40973c <__lshift>
  407138:	4641      	mov	r1, r8
  40713a:	900a      	str	r0, [sp, #40]	; 0x28
  40713c:	f002 fb5c 	bl	4097f8 <__mcmp>
  407140:	2800      	cmp	r0, #0
  407142:	f340 8309 	ble.w	407758 <_dtoa_r+0xb60>
  407146:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40714a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40714c:	e005      	b.n	40715a <_dtoa_r+0x562>
  40714e:	4299      	cmp	r1, r3
  407150:	f000 828b 	beq.w	40766a <_dtoa_r+0xa72>
  407154:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407158:	469b      	mov	fp, r3
  40715a:	2a39      	cmp	r2, #57	; 0x39
  40715c:	f10b 33ff 	add.w	r3, fp, #4294967295
  407160:	d0f5      	beq.n	40714e <_dtoa_r+0x556>
  407162:	3201      	adds	r2, #1
  407164:	701a      	strb	r2, [r3, #0]
  407166:	4641      	mov	r1, r8
  407168:	4620      	mov	r0, r4
  40716a:	f002 f903 	bl	409374 <_Bfree>
  40716e:	2e00      	cmp	r6, #0
  407170:	f43f af0f 	beq.w	406f92 <_dtoa_r+0x39a>
  407174:	b12d      	cbz	r5, 407182 <_dtoa_r+0x58a>
  407176:	42b5      	cmp	r5, r6
  407178:	d003      	beq.n	407182 <_dtoa_r+0x58a>
  40717a:	4629      	mov	r1, r5
  40717c:	4620      	mov	r0, r4
  40717e:	f002 f8f9 	bl	409374 <_Bfree>
  407182:	4631      	mov	r1, r6
  407184:	4620      	mov	r0, r4
  407186:	f002 f8f5 	bl	409374 <_Bfree>
  40718a:	e702      	b.n	406f92 <_dtoa_r+0x39a>
  40718c:	2601      	movs	r6, #1
  40718e:	960e      	str	r6, [sp, #56]	; 0x38
  407190:	e5ea      	b.n	406d68 <_dtoa_r+0x170>
  407192:	9807      	ldr	r0, [sp, #28]
  407194:	f7fb fac2 	bl	40271c <__aeabi_i2d>
  407198:	4632      	mov	r2, r6
  40719a:	463b      	mov	r3, r7
  40719c:	f7fb fd8c 	bl	402cb8 <__aeabi_dcmpeq>
  4071a0:	2800      	cmp	r0, #0
  4071a2:	f47f adcd 	bne.w	406d40 <_dtoa_r+0x148>
  4071a6:	9e07      	ldr	r6, [sp, #28]
  4071a8:	3e01      	subs	r6, #1
  4071aa:	9607      	str	r6, [sp, #28]
  4071ac:	e5c8      	b.n	406d40 <_dtoa_r+0x148>
  4071ae:	9e07      	ldr	r6, [sp, #28]
  4071b0:	9d08      	ldr	r5, [sp, #32]
  4071b2:	1bad      	subs	r5, r5, r6
  4071b4:	9508      	str	r5, [sp, #32]
  4071b6:	4275      	negs	r5, r6
  4071b8:	2600      	movs	r6, #0
  4071ba:	950c      	str	r5, [sp, #48]	; 0x30
  4071bc:	960d      	str	r6, [sp, #52]	; 0x34
  4071be:	e5e5      	b.n	406d8c <_dtoa_r+0x194>
  4071c0:	426d      	negs	r5, r5
  4071c2:	2600      	movs	r6, #0
  4071c4:	9508      	str	r5, [sp, #32]
  4071c6:	9606      	str	r6, [sp, #24]
  4071c8:	e5d6      	b.n	406d78 <_dtoa_r+0x180>
  4071ca:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4071cc:	9d08      	ldr	r5, [sp, #32]
  4071ce:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4071d0:	e714      	b.n	406ffc <_dtoa_r+0x404>
  4071d2:	bf00      	nop
  4071d4:	40240000 	.word	0x40240000
  4071d8:	231c      	movs	r3, #28
  4071da:	f8dd e020 	ldr.w	lr, [sp, #32]
  4071de:	9806      	ldr	r0, [sp, #24]
  4071e0:	449e      	add	lr, r3
  4071e2:	4418      	add	r0, r3
  4071e4:	f8cd e020 	str.w	lr, [sp, #32]
  4071e8:	441d      	add	r5, r3
  4071ea:	9006      	str	r0, [sp, #24]
  4071ec:	e761      	b.n	4070b2 <_dtoa_r+0x4ba>
  4071ee:	48a7      	ldr	r0, [pc, #668]	; (40748c <_dtoa_r+0x894>)
  4071f0:	1b40      	subs	r0, r0, r5
  4071f2:	fa0a f000 	lsl.w	r0, sl, r0
  4071f6:	e56f      	b.n	406cd8 <_dtoa_r+0xe0>
  4071f8:	900e      	str	r0, [sp, #56]	; 0x38
  4071fa:	e5b5      	b.n	406d68 <_dtoa_r+0x170>
  4071fc:	2d00      	cmp	r5, #0
  4071fe:	dd05      	ble.n	40720c <_dtoa_r+0x614>
  407200:	4631      	mov	r1, r6
  407202:	462a      	mov	r2, r5
  407204:	4620      	mov	r0, r4
  407206:	f002 fa99 	bl	40973c <__lshift>
  40720a:	4606      	mov	r6, r0
  40720c:	2f00      	cmp	r7, #0
  40720e:	f040 82e9 	bne.w	4077e4 <_dtoa_r+0xbec>
  407212:	4637      	mov	r7, r6
  407214:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407216:	9809      	ldr	r0, [sp, #36]	; 0x24
  407218:	444d      	add	r5, r9
  40721a:	9508      	str	r5, [sp, #32]
  40721c:	f00a 0501 	and.w	r5, sl, #1
  407220:	950b      	str	r5, [sp, #44]	; 0x2c
  407222:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  407226:	1c45      	adds	r5, r0, #1
  407228:	e00a      	b.n	407240 <_dtoa_r+0x648>
  40722a:	f002 f8ad 	bl	409388 <__multadd>
  40722e:	4639      	mov	r1, r7
  407230:	4606      	mov	r6, r0
  407232:	220a      	movs	r2, #10
  407234:	4620      	mov	r0, r4
  407236:	2300      	movs	r3, #0
  407238:	f002 f8a6 	bl	409388 <__multadd>
  40723c:	4607      	mov	r7, r0
  40723e:	3501      	adds	r5, #1
  407240:	4641      	mov	r1, r8
  407242:	4648      	mov	r0, r9
  407244:	f7ff fc3c 	bl	406ac0 <quorem>
  407248:	4631      	mov	r1, r6
  40724a:	4683      	mov	fp, r0
  40724c:	4648      	mov	r0, r9
  40724e:	f002 fad3 	bl	4097f8 <__mcmp>
  407252:	4641      	mov	r1, r8
  407254:	9003      	str	r0, [sp, #12]
  407256:	463a      	mov	r2, r7
  407258:	4620      	mov	r0, r4
  40725a:	f002 faf1 	bl	409840 <__mdiff>
  40725e:	68c2      	ldr	r2, [r0, #12]
  407260:	1e69      	subs	r1, r5, #1
  407262:	4603      	mov	r3, r0
  407264:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  407268:	9106      	str	r1, [sp, #24]
  40726a:	2a00      	cmp	r2, #0
  40726c:	f040 8193 	bne.w	407596 <_dtoa_r+0x99e>
  407270:	4619      	mov	r1, r3
  407272:	4648      	mov	r0, r9
  407274:	9302      	str	r3, [sp, #8]
  407276:	f002 fabf 	bl	4097f8 <__mcmp>
  40727a:	9b02      	ldr	r3, [sp, #8]
  40727c:	4602      	mov	r2, r0
  40727e:	4619      	mov	r1, r3
  407280:	4620      	mov	r0, r4
  407282:	9202      	str	r2, [sp, #8]
  407284:	f002 f876 	bl	409374 <_Bfree>
  407288:	9a02      	ldr	r2, [sp, #8]
  40728a:	b92a      	cbnz	r2, 407298 <_dtoa_r+0x6a0>
  40728c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40728e:	b91b      	cbnz	r3, 407298 <_dtoa_r+0x6a0>
  407290:	980b      	ldr	r0, [sp, #44]	; 0x2c
  407292:	2800      	cmp	r0, #0
  407294:	f000 8393 	beq.w	4079be <_dtoa_r+0xdc6>
  407298:	9b03      	ldr	r3, [sp, #12]
  40729a:	2b00      	cmp	r3, #0
  40729c:	f2c0 8234 	blt.w	407708 <_dtoa_r+0xb10>
  4072a0:	d105      	bne.n	4072ae <_dtoa_r+0x6b6>
  4072a2:	9824      	ldr	r0, [sp, #144]	; 0x90
  4072a4:	b918      	cbnz	r0, 4072ae <_dtoa_r+0x6b6>
  4072a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4072a8:	2900      	cmp	r1, #0
  4072aa:	f000 822d 	beq.w	407708 <_dtoa_r+0xb10>
  4072ae:	2a00      	cmp	r2, #0
  4072b0:	f300 82ac 	bgt.w	40780c <_dtoa_r+0xc14>
  4072b4:	f8dd e020 	ldr.w	lr, [sp, #32]
  4072b8:	f805 ac01 	strb.w	sl, [r5, #-1]
  4072bc:	4575      	cmp	r5, lr
  4072be:	46ab      	mov	fp, r5
  4072c0:	f000 82b4 	beq.w	40782c <_dtoa_r+0xc34>
  4072c4:	4649      	mov	r1, r9
  4072c6:	220a      	movs	r2, #10
  4072c8:	2300      	movs	r3, #0
  4072ca:	4620      	mov	r0, r4
  4072cc:	f002 f85c 	bl	409388 <__multadd>
  4072d0:	42be      	cmp	r6, r7
  4072d2:	4681      	mov	r9, r0
  4072d4:	4631      	mov	r1, r6
  4072d6:	4620      	mov	r0, r4
  4072d8:	f04f 020a 	mov.w	r2, #10
  4072dc:	f04f 0300 	mov.w	r3, #0
  4072e0:	d1a3      	bne.n	40722a <_dtoa_r+0x632>
  4072e2:	f002 f851 	bl	409388 <__multadd>
  4072e6:	4606      	mov	r6, r0
  4072e8:	4607      	mov	r7, r0
  4072ea:	e7a8      	b.n	40723e <_dtoa_r+0x646>
  4072ec:	2600      	movs	r6, #0
  4072ee:	960b      	str	r6, [sp, #44]	; 0x2c
  4072f0:	9e07      	ldr	r6, [sp, #28]
  4072f2:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  4072f6:	44b6      	add	lr, r6
  4072f8:	f10e 0901 	add.w	r9, lr, #1
  4072fc:	f1b9 0f00 	cmp.w	r9, #0
  407300:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  407304:	464e      	mov	r6, r9
  407306:	f340 8150 	ble.w	4075aa <_dtoa_r+0x9b2>
  40730a:	2100      	movs	r1, #0
  40730c:	2e17      	cmp	r6, #23
  40730e:	6461      	str	r1, [r4, #68]	; 0x44
  407310:	d90a      	bls.n	407328 <_dtoa_r+0x730>
  407312:	2201      	movs	r2, #1
  407314:	2304      	movs	r3, #4
  407316:	005b      	lsls	r3, r3, #1
  407318:	f103 0014 	add.w	r0, r3, #20
  40731c:	42b0      	cmp	r0, r6
  40731e:	4611      	mov	r1, r2
  407320:	f102 0201 	add.w	r2, r2, #1
  407324:	d9f7      	bls.n	407316 <_dtoa_r+0x71e>
  407326:	6461      	str	r1, [r4, #68]	; 0x44
  407328:	4620      	mov	r0, r4
  40732a:	f001 fffd 	bl	409328 <_Balloc>
  40732e:	2e0e      	cmp	r6, #14
  407330:	9009      	str	r0, [sp, #36]	; 0x24
  407332:	6420      	str	r0, [r4, #64]	; 0x40
  407334:	f63f ad6c 	bhi.w	406e10 <_dtoa_r+0x218>
  407338:	2d00      	cmp	r5, #0
  40733a:	f43f ad69 	beq.w	406e10 <_dtoa_r+0x218>
  40733e:	9d07      	ldr	r5, [sp, #28]
  407340:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  407344:	2d00      	cmp	r5, #0
  407346:	f340 821c 	ble.w	407782 <_dtoa_r+0xb8a>
  40734a:	4b51      	ldr	r3, [pc, #324]	; (407490 <_dtoa_r+0x898>)
  40734c:	f005 020f 	and.w	r2, r5, #15
  407350:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407354:	112d      	asrs	r5, r5, #4
  407356:	e9d3 6700 	ldrd	r6, r7, [r3]
  40735a:	06eb      	lsls	r3, r5, #27
  40735c:	f140 81cd 	bpl.w	4076fa <_dtoa_r+0xb02>
  407360:	4b4c      	ldr	r3, [pc, #304]	; (407494 <_dtoa_r+0x89c>)
  407362:	4650      	mov	r0, sl
  407364:	4659      	mov	r1, fp
  407366:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40736a:	f7fb fb67 	bl	402a3c <__aeabi_ddiv>
  40736e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407372:	f005 050f 	and.w	r5, r5, #15
  407376:	f04f 0803 	mov.w	r8, #3
  40737a:	b18d      	cbz	r5, 4073a0 <_dtoa_r+0x7a8>
  40737c:	f8df a114 	ldr.w	sl, [pc, #276]	; 407494 <_dtoa_r+0x89c>
  407380:	4630      	mov	r0, r6
  407382:	4639      	mov	r1, r7
  407384:	07ee      	lsls	r6, r5, #31
  407386:	d505      	bpl.n	407394 <_dtoa_r+0x79c>
  407388:	e9da 2300 	ldrd	r2, r3, [sl]
  40738c:	f108 0801 	add.w	r8, r8, #1
  407390:	f7fb fa2a 	bl	4027e8 <__aeabi_dmul>
  407394:	106d      	asrs	r5, r5, #1
  407396:	f10a 0a08 	add.w	sl, sl, #8
  40739a:	d1f3      	bne.n	407384 <_dtoa_r+0x78c>
  40739c:	4606      	mov	r6, r0
  40739e:	460f      	mov	r7, r1
  4073a0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4073a4:	4632      	mov	r2, r6
  4073a6:	463b      	mov	r3, r7
  4073a8:	f7fb fb48 	bl	402a3c <__aeabi_ddiv>
  4073ac:	4682      	mov	sl, r0
  4073ae:	468b      	mov	fp, r1
  4073b0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  4073b2:	b145      	cbz	r5, 4073c6 <_dtoa_r+0x7ce>
  4073b4:	4650      	mov	r0, sl
  4073b6:	4659      	mov	r1, fp
  4073b8:	2200      	movs	r2, #0
  4073ba:	4b37      	ldr	r3, [pc, #220]	; (407498 <_dtoa_r+0x8a0>)
  4073bc:	f7fb fc86 	bl	402ccc <__aeabi_dcmplt>
  4073c0:	2800      	cmp	r0, #0
  4073c2:	f040 82aa 	bne.w	40791a <_dtoa_r+0xd22>
  4073c6:	4640      	mov	r0, r8
  4073c8:	f7fb f9a8 	bl	40271c <__aeabi_i2d>
  4073cc:	4652      	mov	r2, sl
  4073ce:	465b      	mov	r3, fp
  4073d0:	f7fb fa0a 	bl	4027e8 <__aeabi_dmul>
  4073d4:	2200      	movs	r2, #0
  4073d6:	4b31      	ldr	r3, [pc, #196]	; (40749c <_dtoa_r+0x8a4>)
  4073d8:	f7fb f854 	bl	402484 <__adddf3>
  4073dc:	4606      	mov	r6, r0
  4073de:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4073e2:	f1b9 0f00 	cmp.w	r9, #0
  4073e6:	f000 815a 	beq.w	40769e <_dtoa_r+0xaa6>
  4073ea:	9d07      	ldr	r5, [sp, #28]
  4073ec:	46c8      	mov	r8, r9
  4073ee:	9517      	str	r5, [sp, #92]	; 0x5c
  4073f0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4073f2:	2d00      	cmp	r5, #0
  4073f4:	f000 8223 	beq.w	40783e <_dtoa_r+0xc46>
  4073f8:	4b25      	ldr	r3, [pc, #148]	; (407490 <_dtoa_r+0x898>)
  4073fa:	2000      	movs	r0, #0
  4073fc:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  407400:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  407404:	4926      	ldr	r1, [pc, #152]	; (4074a0 <_dtoa_r+0x8a8>)
  407406:	f7fb fb19 	bl	402a3c <__aeabi_ddiv>
  40740a:	4632      	mov	r2, r6
  40740c:	463b      	mov	r3, r7
  40740e:	f7fb f837 	bl	402480 <__aeabi_dsub>
  407412:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407416:	4659      	mov	r1, fp
  407418:	4650      	mov	r0, sl
  40741a:	f7fb fc7f 	bl	402d1c <__aeabi_d2iz>
  40741e:	4605      	mov	r5, r0
  407420:	f7fb f97c 	bl	40271c <__aeabi_i2d>
  407424:	4602      	mov	r2, r0
  407426:	460b      	mov	r3, r1
  407428:	4650      	mov	r0, sl
  40742a:	4659      	mov	r1, fp
  40742c:	f7fb f828 	bl	402480 <__aeabi_dsub>
  407430:	3530      	adds	r5, #48	; 0x30
  407432:	9e09      	ldr	r6, [sp, #36]	; 0x24
  407434:	e9cd 0104 	strd	r0, r1, [sp, #16]
  407438:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40743c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407440:	b2ed      	uxtb	r5, r5
  407442:	7035      	strb	r5, [r6, #0]
  407444:	f106 0b01 	add.w	fp, r6, #1
  407448:	f7fb fc5e 	bl	402d08 <__aeabi_dcmpgt>
  40744c:	2800      	cmp	r0, #0
  40744e:	f040 82ab 	bne.w	4079a8 <_dtoa_r+0xdb0>
  407452:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  407456:	2000      	movs	r0, #0
  407458:	490f      	ldr	r1, [pc, #60]	; (407498 <_dtoa_r+0x8a0>)
  40745a:	f7fb f811 	bl	402480 <__aeabi_dsub>
  40745e:	4602      	mov	r2, r0
  407460:	460b      	mov	r3, r1
  407462:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  407466:	f7fb fc4f 	bl	402d08 <__aeabi_dcmpgt>
  40746a:	2800      	cmp	r0, #0
  40746c:	f040 82a2 	bne.w	4079b4 <_dtoa_r+0xdbc>
  407470:	f1b8 0f01 	cmp.w	r8, #1
  407474:	f340 8181 	ble.w	40777a <_dtoa_r+0xb82>
  407478:	44b0      	add	r8, r6
  40747a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40747e:	46a2      	mov	sl, r4
  407480:	46c1      	mov	r9, r8
  407482:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  407486:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40748a:	e019      	b.n	4074c0 <_dtoa_r+0x8c8>
  40748c:	fffffbee 	.word	0xfffffbee
  407490:	0040b148 	.word	0x0040b148
  407494:	0040b210 	.word	0x0040b210
  407498:	3ff00000 	.word	0x3ff00000
  40749c:	401c0000 	.word	0x401c0000
  4074a0:	3fe00000 	.word	0x3fe00000
  4074a4:	2000      	movs	r0, #0
  4074a6:	49a8      	ldr	r1, [pc, #672]	; (407748 <_dtoa_r+0xb50>)
  4074a8:	f7fa ffea 	bl	402480 <__aeabi_dsub>
  4074ac:	4622      	mov	r2, r4
  4074ae:	462b      	mov	r3, r5
  4074b0:	f7fb fc0c 	bl	402ccc <__aeabi_dcmplt>
  4074b4:	2800      	cmp	r0, #0
  4074b6:	f040 827b 	bne.w	4079b0 <_dtoa_r+0xdb8>
  4074ba:	45cb      	cmp	fp, r9
  4074bc:	f000 815a 	beq.w	407774 <_dtoa_r+0xb7c>
  4074c0:	4620      	mov	r0, r4
  4074c2:	4629      	mov	r1, r5
  4074c4:	2200      	movs	r2, #0
  4074c6:	4ba1      	ldr	r3, [pc, #644]	; (40774c <_dtoa_r+0xb54>)
  4074c8:	f7fb f98e 	bl	4027e8 <__aeabi_dmul>
  4074cc:	2200      	movs	r2, #0
  4074ce:	4b9f      	ldr	r3, [pc, #636]	; (40774c <_dtoa_r+0xb54>)
  4074d0:	4604      	mov	r4, r0
  4074d2:	460d      	mov	r5, r1
  4074d4:	4630      	mov	r0, r6
  4074d6:	4639      	mov	r1, r7
  4074d8:	f7fb f986 	bl	4027e8 <__aeabi_dmul>
  4074dc:	460f      	mov	r7, r1
  4074de:	4606      	mov	r6, r0
  4074e0:	f7fb fc1c 	bl	402d1c <__aeabi_d2iz>
  4074e4:	4680      	mov	r8, r0
  4074e6:	f7fb f919 	bl	40271c <__aeabi_i2d>
  4074ea:	4602      	mov	r2, r0
  4074ec:	460b      	mov	r3, r1
  4074ee:	4630      	mov	r0, r6
  4074f0:	4639      	mov	r1, r7
  4074f2:	f7fa ffc5 	bl	402480 <__aeabi_dsub>
  4074f6:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4074fa:	fa5f f888 	uxtb.w	r8, r8
  4074fe:	4622      	mov	r2, r4
  407500:	462b      	mov	r3, r5
  407502:	f80b 8b01 	strb.w	r8, [fp], #1
  407506:	4606      	mov	r6, r0
  407508:	460f      	mov	r7, r1
  40750a:	f7fb fbdf 	bl	402ccc <__aeabi_dcmplt>
  40750e:	4632      	mov	r2, r6
  407510:	463b      	mov	r3, r7
  407512:	2800      	cmp	r0, #0
  407514:	d0c6      	beq.n	4074a4 <_dtoa_r+0x8ac>
  407516:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  407518:	4654      	mov	r4, sl
  40751a:	9607      	str	r6, [sp, #28]
  40751c:	e539      	b.n	406f92 <_dtoa_r+0x39a>
  40751e:	2600      	movs	r6, #0
  407520:	960b      	str	r6, [sp, #44]	; 0x2c
  407522:	9825      	ldr	r0, [sp, #148]	; 0x94
  407524:	2800      	cmp	r0, #0
  407526:	dd3c      	ble.n	4075a2 <_dtoa_r+0x9aa>
  407528:	4606      	mov	r6, r0
  40752a:	900f      	str	r0, [sp, #60]	; 0x3c
  40752c:	4681      	mov	r9, r0
  40752e:	e6ec      	b.n	40730a <_dtoa_r+0x712>
  407530:	2601      	movs	r6, #1
  407532:	960b      	str	r6, [sp, #44]	; 0x2c
  407534:	e7f5      	b.n	407522 <_dtoa_r+0x92a>
  407536:	f1b9 0f00 	cmp.w	r9, #0
  40753a:	f73f ac7c 	bgt.w	406e36 <_dtoa_r+0x23e>
  40753e:	f040 80c6 	bne.w	4076ce <_dtoa_r+0xad6>
  407542:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  407546:	2200      	movs	r2, #0
  407548:	4b81      	ldr	r3, [pc, #516]	; (407750 <_dtoa_r+0xb58>)
  40754a:	f7fb f94d 	bl	4027e8 <__aeabi_dmul>
  40754e:	4652      	mov	r2, sl
  407550:	465b      	mov	r3, fp
  407552:	f7fb fbcf 	bl	402cf4 <__aeabi_dcmpge>
  407556:	46c8      	mov	r8, r9
  407558:	464e      	mov	r6, r9
  40755a:	2800      	cmp	r0, #0
  40755c:	d07c      	beq.n	407658 <_dtoa_r+0xa60>
  40755e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  407560:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  407564:	43ed      	mvns	r5, r5
  407566:	9507      	str	r5, [sp, #28]
  407568:	4641      	mov	r1, r8
  40756a:	4620      	mov	r0, r4
  40756c:	f001 ff02 	bl	409374 <_Bfree>
  407570:	2e00      	cmp	r6, #0
  407572:	f47f ae06 	bne.w	407182 <_dtoa_r+0x58a>
  407576:	e50c      	b.n	406f92 <_dtoa_r+0x39a>
  407578:	990a      	ldr	r1, [sp, #40]	; 0x28
  40757a:	4620      	mov	r0, r4
  40757c:	f002 f890 	bl	4096a0 <__pow5mult>
  407580:	900a      	str	r0, [sp, #40]	; 0x28
  407582:	e56a      	b.n	40705a <_dtoa_r+0x462>
  407584:	9d16      	ldr	r5, [sp, #88]	; 0x58
  407586:	2d00      	cmp	r5, #0
  407588:	f000 81b8 	beq.w	4078fc <_dtoa_r+0xd04>
  40758c:	f203 4333 	addw	r3, r3, #1075	; 0x433
  407590:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407592:	9d08      	ldr	r5, [sp, #32]
  407594:	e527      	b.n	406fe6 <_dtoa_r+0x3ee>
  407596:	4601      	mov	r1, r0
  407598:	4620      	mov	r0, r4
  40759a:	f001 feeb 	bl	409374 <_Bfree>
  40759e:	2201      	movs	r2, #1
  4075a0:	e67a      	b.n	407298 <_dtoa_r+0x6a0>
  4075a2:	2601      	movs	r6, #1
  4075a4:	9625      	str	r6, [sp, #148]	; 0x94
  4075a6:	960f      	str	r6, [sp, #60]	; 0x3c
  4075a8:	46b1      	mov	r9, r6
  4075aa:	2100      	movs	r1, #0
  4075ac:	6461      	str	r1, [r4, #68]	; 0x44
  4075ae:	e6bb      	b.n	407328 <_dtoa_r+0x730>
  4075b0:	980a      	ldr	r0, [sp, #40]	; 0x28
  4075b2:	4641      	mov	r1, r8
  4075b4:	f002 f920 	bl	4097f8 <__mcmp>
  4075b8:	2800      	cmp	r0, #0
  4075ba:	f6bf ad8f 	bge.w	4070dc <_dtoa_r+0x4e4>
  4075be:	f8dd e01c 	ldr.w	lr, [sp, #28]
  4075c2:	990a      	ldr	r1, [sp, #40]	; 0x28
  4075c4:	f10e 3eff 	add.w	lr, lr, #4294967295
  4075c8:	4620      	mov	r0, r4
  4075ca:	220a      	movs	r2, #10
  4075cc:	2300      	movs	r3, #0
  4075ce:	f8cd e01c 	str.w	lr, [sp, #28]
  4075d2:	f001 fed9 	bl	409388 <__multadd>
  4075d6:	900a      	str	r0, [sp, #40]	; 0x28
  4075d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  4075da:	2800      	cmp	r0, #0
  4075dc:	f040 8209 	bne.w	4079f2 <_dtoa_r+0xdfa>
  4075e0:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4075e4:	e57a      	b.n	4070dc <_dtoa_r+0x4e4>
  4075e6:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4075ea:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4075ee:	6918      	ldr	r0, [r3, #16]
  4075f0:	f001 ff60 	bl	4094b4 <__hi0bits>
  4075f4:	f1c0 0020 	rsb	r0, r0, #32
  4075f8:	e547      	b.n	40708a <_dtoa_r+0x492>
  4075fa:	9809      	ldr	r0, [sp, #36]	; 0x24
  4075fc:	f7ff bb2c 	b.w	406c58 <_dtoa_r+0x60>
  407600:	f1ba 0f00 	cmp.w	sl, #0
  407604:	f47f ad3b 	bne.w	40707e <_dtoa_r+0x486>
  407608:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40760c:	2b00      	cmp	r3, #0
  40760e:	f040 817c 	bne.w	40790a <_dtoa_r+0xd12>
  407612:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  407616:	0d3f      	lsrs	r7, r7, #20
  407618:	053f      	lsls	r7, r7, #20
  40761a:	2f00      	cmp	r7, #0
  40761c:	f43f ad30 	beq.w	407080 <_dtoa_r+0x488>
  407620:	9a08      	ldr	r2, [sp, #32]
  407622:	9b06      	ldr	r3, [sp, #24]
  407624:	3201      	adds	r2, #1
  407626:	3301      	adds	r3, #1
  407628:	9208      	str	r2, [sp, #32]
  40762a:	9306      	str	r3, [sp, #24]
  40762c:	2701      	movs	r7, #1
  40762e:	e527      	b.n	407080 <_dtoa_r+0x488>
  407630:	9924      	ldr	r1, [sp, #144]	; 0x90
  407632:	2902      	cmp	r1, #2
  407634:	f77f ad56 	ble.w	4070e4 <_dtoa_r+0x4ec>
  407638:	f1b9 0f00 	cmp.w	r9, #0
  40763c:	d18f      	bne.n	40755e <_dtoa_r+0x966>
  40763e:	4641      	mov	r1, r8
  407640:	464b      	mov	r3, r9
  407642:	2205      	movs	r2, #5
  407644:	4620      	mov	r0, r4
  407646:	f001 fe9f 	bl	409388 <__multadd>
  40764a:	4680      	mov	r8, r0
  40764c:	4641      	mov	r1, r8
  40764e:	980a      	ldr	r0, [sp, #40]	; 0x28
  407650:	f002 f8d2 	bl	4097f8 <__mcmp>
  407654:	2800      	cmp	r0, #0
  407656:	dd82      	ble.n	40755e <_dtoa_r+0x966>
  407658:	9d07      	ldr	r5, [sp, #28]
  40765a:	2331      	movs	r3, #49	; 0x31
  40765c:	3501      	adds	r5, #1
  40765e:	9507      	str	r5, [sp, #28]
  407660:	9d09      	ldr	r5, [sp, #36]	; 0x24
  407662:	702b      	strb	r3, [r5, #0]
  407664:	f105 0b01 	add.w	fp, r5, #1
  407668:	e77e      	b.n	407568 <_dtoa_r+0x970>
  40766a:	9807      	ldr	r0, [sp, #28]
  40766c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40766e:	2331      	movs	r3, #49	; 0x31
  407670:	3001      	adds	r0, #1
  407672:	9007      	str	r0, [sp, #28]
  407674:	700b      	strb	r3, [r1, #0]
  407676:	e576      	b.n	407166 <_dtoa_r+0x56e>
  407678:	46a3      	mov	fp, r4
  40767a:	9c03      	ldr	r4, [sp, #12]
  40767c:	e489      	b.n	406f92 <_dtoa_r+0x39a>
  40767e:	4640      	mov	r0, r8
  407680:	f7fb f84c 	bl	40271c <__aeabi_i2d>
  407684:	4602      	mov	r2, r0
  407686:	460b      	mov	r3, r1
  407688:	4650      	mov	r0, sl
  40768a:	4659      	mov	r1, fp
  40768c:	f7fb f8ac 	bl	4027e8 <__aeabi_dmul>
  407690:	2200      	movs	r2, #0
  407692:	4b30      	ldr	r3, [pc, #192]	; (407754 <_dtoa_r+0xb5c>)
  407694:	f7fa fef6 	bl	402484 <__adddf3>
  407698:	4606      	mov	r6, r0
  40769a:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40769e:	4650      	mov	r0, sl
  4076a0:	4659      	mov	r1, fp
  4076a2:	2200      	movs	r2, #0
  4076a4:	4b2a      	ldr	r3, [pc, #168]	; (407750 <_dtoa_r+0xb58>)
  4076a6:	f7fa feeb 	bl	402480 <__aeabi_dsub>
  4076aa:	4632      	mov	r2, r6
  4076ac:	463b      	mov	r3, r7
  4076ae:	4682      	mov	sl, r0
  4076b0:	468b      	mov	fp, r1
  4076b2:	f7fb fb29 	bl	402d08 <__aeabi_dcmpgt>
  4076b6:	2800      	cmp	r0, #0
  4076b8:	f040 80bd 	bne.w	407836 <_dtoa_r+0xc3e>
  4076bc:	4632      	mov	r2, r6
  4076be:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  4076c2:	4650      	mov	r0, sl
  4076c4:	4659      	mov	r1, fp
  4076c6:	f7fb fb01 	bl	402ccc <__aeabi_dcmplt>
  4076ca:	2800      	cmp	r0, #0
  4076cc:	d055      	beq.n	40777a <_dtoa_r+0xb82>
  4076ce:	f04f 0800 	mov.w	r8, #0
  4076d2:	4646      	mov	r6, r8
  4076d4:	e743      	b.n	40755e <_dtoa_r+0x966>
  4076d6:	990a      	ldr	r1, [sp, #40]	; 0x28
  4076d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4076da:	4620      	mov	r0, r4
  4076dc:	f001 ffe0 	bl	4096a0 <__pow5mult>
  4076e0:	900a      	str	r0, [sp, #40]	; 0x28
  4076e2:	e4ba      	b.n	40705a <_dtoa_r+0x462>
  4076e4:	2601      	movs	r6, #1
  4076e6:	960b      	str	r6, [sp, #44]	; 0x2c
  4076e8:	e602      	b.n	4072f0 <_dtoa_r+0x6f8>
  4076ea:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  4076ec:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  4076ee:	1b7b      	subs	r3, r7, r5
  4076f0:	441e      	add	r6, r3
  4076f2:	970c      	str	r7, [sp, #48]	; 0x30
  4076f4:	960d      	str	r6, [sp, #52]	; 0x34
  4076f6:	2700      	movs	r7, #0
  4076f8:	e46f      	b.n	406fda <_dtoa_r+0x3e2>
  4076fa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4076fe:	f04f 0802 	mov.w	r8, #2
  407702:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  407706:	e638      	b.n	40737a <_dtoa_r+0x782>
  407708:	2a00      	cmp	r2, #0
  40770a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40770e:	46d9      	mov	r9, fp
  407710:	dd11      	ble.n	407736 <_dtoa_r+0xb3e>
  407712:	990a      	ldr	r1, [sp, #40]	; 0x28
  407714:	2201      	movs	r2, #1
  407716:	4620      	mov	r0, r4
  407718:	f002 f810 	bl	40973c <__lshift>
  40771c:	4641      	mov	r1, r8
  40771e:	900a      	str	r0, [sp, #40]	; 0x28
  407720:	f002 f86a 	bl	4097f8 <__mcmp>
  407724:	2800      	cmp	r0, #0
  407726:	f340 815d 	ble.w	4079e4 <_dtoa_r+0xdec>
  40772a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40772e:	f000 811b 	beq.w	407968 <_dtoa_r+0xd70>
  407732:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  407736:	9b06      	ldr	r3, [sp, #24]
  407738:	4635      	mov	r5, r6
  40773a:	f883 a000 	strb.w	sl, [r3]
  40773e:	f103 0b01 	add.w	fp, r3, #1
  407742:	463e      	mov	r6, r7
  407744:	e50f      	b.n	407166 <_dtoa_r+0x56e>
  407746:	bf00      	nop
  407748:	3ff00000 	.word	0x3ff00000
  40774c:	40240000 	.word	0x40240000
  407750:	40140000 	.word	0x40140000
  407754:	401c0000 	.word	0x401c0000
  407758:	d103      	bne.n	407762 <_dtoa_r+0xb6a>
  40775a:	f01a 0f01 	tst.w	sl, #1
  40775e:	f47f acf2 	bne.w	407146 <_dtoa_r+0x54e>
  407762:	465b      	mov	r3, fp
  407764:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  407768:	469b      	mov	fp, r3
  40776a:	2a30      	cmp	r2, #48	; 0x30
  40776c:	f103 33ff 	add.w	r3, r3, #4294967295
  407770:	d0f8      	beq.n	407764 <_dtoa_r+0xb6c>
  407772:	e4f8      	b.n	407166 <_dtoa_r+0x56e>
  407774:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  407778:	4654      	mov	r4, sl
  40777a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40777e:	f7ff bb47 	b.w	406e10 <_dtoa_r+0x218>
  407782:	9e07      	ldr	r6, [sp, #28]
  407784:	4275      	negs	r5, r6
  407786:	2d00      	cmp	r5, #0
  407788:	f000 80c2 	beq.w	407910 <_dtoa_r+0xd18>
  40778c:	4ba3      	ldr	r3, [pc, #652]	; (407a1c <_dtoa_r+0xe24>)
  40778e:	f005 020f 	and.w	r2, r5, #15
  407792:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  407796:	e9d3 2300 	ldrd	r2, r3, [r3]
  40779a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40779e:	f7fb f823 	bl	4027e8 <__aeabi_dmul>
  4077a2:	112d      	asrs	r5, r5, #4
  4077a4:	4682      	mov	sl, r0
  4077a6:	468b      	mov	fp, r1
  4077a8:	f000 812e 	beq.w	407a08 <_dtoa_r+0xe10>
  4077ac:	4e9c      	ldr	r6, [pc, #624]	; (407a20 <_dtoa_r+0xe28>)
  4077ae:	f04f 0802 	mov.w	r8, #2
  4077b2:	07ea      	lsls	r2, r5, #31
  4077b4:	d505      	bpl.n	4077c2 <_dtoa_r+0xbca>
  4077b6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4077ba:	f108 0801 	add.w	r8, r8, #1
  4077be:	f7fb f813 	bl	4027e8 <__aeabi_dmul>
  4077c2:	106d      	asrs	r5, r5, #1
  4077c4:	f106 0608 	add.w	r6, r6, #8
  4077c8:	d1f3      	bne.n	4077b2 <_dtoa_r+0xbba>
  4077ca:	4682      	mov	sl, r0
  4077cc:	468b      	mov	fp, r1
  4077ce:	e5ef      	b.n	4073b0 <_dtoa_r+0x7b8>
  4077d0:	9e07      	ldr	r6, [sp, #28]
  4077d2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  4077d4:	2230      	movs	r2, #48	; 0x30
  4077d6:	702a      	strb	r2, [r5, #0]
  4077d8:	3601      	adds	r6, #1
  4077da:	2231      	movs	r2, #49	; 0x31
  4077dc:	9607      	str	r6, [sp, #28]
  4077de:	701a      	strb	r2, [r3, #0]
  4077e0:	f7ff bbd7 	b.w	406f92 <_dtoa_r+0x39a>
  4077e4:	6871      	ldr	r1, [r6, #4]
  4077e6:	4620      	mov	r0, r4
  4077e8:	f001 fd9e 	bl	409328 <_Balloc>
  4077ec:	6933      	ldr	r3, [r6, #16]
  4077ee:	4605      	mov	r5, r0
  4077f0:	1c9a      	adds	r2, r3, #2
  4077f2:	0092      	lsls	r2, r2, #2
  4077f4:	f106 010c 	add.w	r1, r6, #12
  4077f8:	300c      	adds	r0, #12
  4077fa:	f001 fcb5 	bl	409168 <memcpy>
  4077fe:	4620      	mov	r0, r4
  407800:	4629      	mov	r1, r5
  407802:	2201      	movs	r2, #1
  407804:	f001 ff9a 	bl	40973c <__lshift>
  407808:	4607      	mov	r7, r0
  40780a:	e503      	b.n	407214 <_dtoa_r+0x61c>
  40780c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  407810:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  407814:	f000 80a8 	beq.w	407968 <_dtoa_r+0xd70>
  407818:	9d06      	ldr	r5, [sp, #24]
  40781a:	f10a 0301 	add.w	r3, sl, #1
  40781e:	702b      	strb	r3, [r5, #0]
  407820:	4635      	mov	r5, r6
  407822:	9e06      	ldr	r6, [sp, #24]
  407824:	f106 0b01 	add.w	fp, r6, #1
  407828:	463e      	mov	r6, r7
  40782a:	e49c      	b.n	407166 <_dtoa_r+0x56e>
  40782c:	4635      	mov	r5, r6
  40782e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  407832:	463e      	mov	r6, r7
  407834:	e47b      	b.n	40712e <_dtoa_r+0x536>
  407836:	f04f 0800 	mov.w	r8, #0
  40783a:	4646      	mov	r6, r8
  40783c:	e70c      	b.n	407658 <_dtoa_r+0xa60>
  40783e:	4977      	ldr	r1, [pc, #476]	; (407a1c <_dtoa_r+0xe24>)
  407840:	f108 35ff 	add.w	r5, r8, #4294967295
  407844:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  407848:	4632      	mov	r2, r6
  40784a:	463b      	mov	r3, r7
  40784c:	e9d1 0100 	ldrd	r0, r1, [r1]
  407850:	9510      	str	r5, [sp, #64]	; 0x40
  407852:	f7fa ffc9 	bl	4027e8 <__aeabi_dmul>
  407856:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40785a:	4659      	mov	r1, fp
  40785c:	4650      	mov	r0, sl
  40785e:	f7fb fa5d 	bl	402d1c <__aeabi_d2iz>
  407862:	4605      	mov	r5, r0
  407864:	f7fa ff5a 	bl	40271c <__aeabi_i2d>
  407868:	4602      	mov	r2, r0
  40786a:	460b      	mov	r3, r1
  40786c:	4650      	mov	r0, sl
  40786e:	4659      	mov	r1, fp
  407870:	f7fa fe06 	bl	402480 <__aeabi_dsub>
  407874:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  407878:	3530      	adds	r5, #48	; 0x30
  40787a:	f1b8 0f01 	cmp.w	r8, #1
  40787e:	4606      	mov	r6, r0
  407880:	460f      	mov	r7, r1
  407882:	f88e 5000 	strb.w	r5, [lr]
  407886:	f10e 0b01 	add.w	fp, lr, #1
  40788a:	d01e      	beq.n	4078ca <_dtoa_r+0xcd2>
  40788c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40788e:	1e6b      	subs	r3, r5, #1
  407890:	eb03 0a08 	add.w	sl, r3, r8
  407894:	2200      	movs	r2, #0
  407896:	4b63      	ldr	r3, [pc, #396]	; (407a24 <_dtoa_r+0xe2c>)
  407898:	f7fa ffa6 	bl	4027e8 <__aeabi_dmul>
  40789c:	460f      	mov	r7, r1
  40789e:	4606      	mov	r6, r0
  4078a0:	f7fb fa3c 	bl	402d1c <__aeabi_d2iz>
  4078a4:	4680      	mov	r8, r0
  4078a6:	f7fa ff39 	bl	40271c <__aeabi_i2d>
  4078aa:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4078ae:	4602      	mov	r2, r0
  4078b0:	460b      	mov	r3, r1
  4078b2:	4630      	mov	r0, r6
  4078b4:	4639      	mov	r1, r7
  4078b6:	f7fa fde3 	bl	402480 <__aeabi_dsub>
  4078ba:	f805 8f01 	strb.w	r8, [r5, #1]!
  4078be:	4555      	cmp	r5, sl
  4078c0:	d1e8      	bne.n	407894 <_dtoa_r+0xc9c>
  4078c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  4078c4:	4606      	mov	r6, r0
  4078c6:	460f      	mov	r7, r1
  4078c8:	44ab      	add	fp, r5
  4078ca:	2200      	movs	r2, #0
  4078cc:	4b56      	ldr	r3, [pc, #344]	; (407a28 <_dtoa_r+0xe30>)
  4078ce:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  4078d2:	f7fa fdd7 	bl	402484 <__adddf3>
  4078d6:	4632      	mov	r2, r6
  4078d8:	463b      	mov	r3, r7
  4078da:	f7fb f9f7 	bl	402ccc <__aeabi_dcmplt>
  4078de:	2800      	cmp	r0, #0
  4078e0:	d04d      	beq.n	40797e <_dtoa_r+0xd86>
  4078e2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4078e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4078e6:	9607      	str	r6, [sp, #28]
  4078e8:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  4078ec:	f7ff bb4a 	b.w	406f84 <_dtoa_r+0x38c>
  4078f0:	9e08      	ldr	r6, [sp, #32]
  4078f2:	2300      	movs	r3, #0
  4078f4:	ebc9 0506 	rsb	r5, r9, r6
  4078f8:	f7ff bb75 	b.w	406fe6 <_dtoa_r+0x3ee>
  4078fc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4078fe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  407900:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  407904:	9d08      	ldr	r5, [sp, #32]
  407906:	f7ff bb6e 	b.w	406fe6 <_dtoa_r+0x3ee>
  40790a:	4657      	mov	r7, sl
  40790c:	f7ff bbb8 	b.w	407080 <_dtoa_r+0x488>
  407910:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  407914:	f04f 0802 	mov.w	r8, #2
  407918:	e54a      	b.n	4073b0 <_dtoa_r+0x7b8>
  40791a:	f1b9 0f00 	cmp.w	r9, #0
  40791e:	f43f aeae 	beq.w	40767e <_dtoa_r+0xa86>
  407922:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  407924:	2e00      	cmp	r6, #0
  407926:	f77f af28 	ble.w	40777a <_dtoa_r+0xb82>
  40792a:	2200      	movs	r2, #0
  40792c:	4b3d      	ldr	r3, [pc, #244]	; (407a24 <_dtoa_r+0xe2c>)
  40792e:	4650      	mov	r0, sl
  407930:	4659      	mov	r1, fp
  407932:	f7fa ff59 	bl	4027e8 <__aeabi_dmul>
  407936:	4682      	mov	sl, r0
  407938:	f108 0001 	add.w	r0, r8, #1
  40793c:	468b      	mov	fp, r1
  40793e:	f7fa feed 	bl	40271c <__aeabi_i2d>
  407942:	4602      	mov	r2, r0
  407944:	460b      	mov	r3, r1
  407946:	4650      	mov	r0, sl
  407948:	4659      	mov	r1, fp
  40794a:	f7fa ff4d 	bl	4027e8 <__aeabi_dmul>
  40794e:	2200      	movs	r2, #0
  407950:	4b36      	ldr	r3, [pc, #216]	; (407a2c <_dtoa_r+0xe34>)
  407952:	f7fa fd97 	bl	402484 <__adddf3>
  407956:	9d07      	ldr	r5, [sp, #28]
  407958:	4606      	mov	r6, r0
  40795a:	3d01      	subs	r5, #1
  40795c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  407960:	9517      	str	r5, [sp, #92]	; 0x5c
  407962:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  407966:	e543      	b.n	4073f0 <_dtoa_r+0x7f8>
  407968:	4635      	mov	r5, r6
  40796a:	9b06      	ldr	r3, [sp, #24]
  40796c:	9e06      	ldr	r6, [sp, #24]
  40796e:	2239      	movs	r2, #57	; 0x39
  407970:	7032      	strb	r2, [r6, #0]
  407972:	f103 0b01 	add.w	fp, r3, #1
  407976:	463e      	mov	r6, r7
  407978:	9909      	ldr	r1, [sp, #36]	; 0x24
  40797a:	f7ff bbee 	b.w	40715a <_dtoa_r+0x562>
  40797e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  407982:	2000      	movs	r0, #0
  407984:	4928      	ldr	r1, [pc, #160]	; (407a28 <_dtoa_r+0xe30>)
  407986:	f7fa fd7b 	bl	402480 <__aeabi_dsub>
  40798a:	4632      	mov	r2, r6
  40798c:	463b      	mov	r3, r7
  40798e:	f7fb f9bb 	bl	402d08 <__aeabi_dcmpgt>
  407992:	2800      	cmp	r0, #0
  407994:	f43f aef1 	beq.w	40777a <_dtoa_r+0xb82>
  407998:	465b      	mov	r3, fp
  40799a:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40799e:	469b      	mov	fp, r3
  4079a0:	2a30      	cmp	r2, #48	; 0x30
  4079a2:	f103 33ff 	add.w	r3, r3, #4294967295
  4079a6:	d0f8      	beq.n	40799a <_dtoa_r+0xda2>
  4079a8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  4079aa:	9507      	str	r5, [sp, #28]
  4079ac:	f7ff baf1 	b.w	406f92 <_dtoa_r+0x39a>
  4079b0:	4645      	mov	r5, r8
  4079b2:	4654      	mov	r4, sl
  4079b4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  4079b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4079b8:	9607      	str	r6, [sp, #28]
  4079ba:	f7ff bae3 	b.w	406f84 <_dtoa_r+0x38c>
  4079be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  4079c2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  4079c6:	d0cf      	beq.n	407968 <_dtoa_r+0xd70>
  4079c8:	9b03      	ldr	r3, [sp, #12]
  4079ca:	4635      	mov	r5, r6
  4079cc:	2b00      	cmp	r3, #0
  4079ce:	9e06      	ldr	r6, [sp, #24]
  4079d0:	bfc8      	it	gt
  4079d2:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  4079d6:	f886 a000 	strb.w	sl, [r6]
  4079da:	f106 0b01 	add.w	fp, r6, #1
  4079de:	463e      	mov	r6, r7
  4079e0:	f7ff bbc1 	b.w	407166 <_dtoa_r+0x56e>
  4079e4:	f47f aea7 	bne.w	407736 <_dtoa_r+0xb3e>
  4079e8:	f01a 0f01 	tst.w	sl, #1
  4079ec:	f43f aea3 	beq.w	407736 <_dtoa_r+0xb3e>
  4079f0:	e69b      	b.n	40772a <_dtoa_r+0xb32>
  4079f2:	4631      	mov	r1, r6
  4079f4:	4620      	mov	r0, r4
  4079f6:	220a      	movs	r2, #10
  4079f8:	2300      	movs	r3, #0
  4079fa:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  4079fe:	f001 fcc3 	bl	409388 <__multadd>
  407a02:	4606      	mov	r6, r0
  407a04:	f7ff bb6a 	b.w	4070dc <_dtoa_r+0x4e4>
  407a08:	f04f 0802 	mov.w	r8, #2
  407a0c:	e4d0      	b.n	4073b0 <_dtoa_r+0x7b8>
  407a0e:	f43f ab50 	beq.w	4070b2 <_dtoa_r+0x4ba>
  407a12:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  407a16:	f7ff bbe0 	b.w	4071da <_dtoa_r+0x5e2>
  407a1a:	bf00      	nop
  407a1c:	0040b148 	.word	0x0040b148
  407a20:	0040b210 	.word	0x0040b210
  407a24:	40240000 	.word	0x40240000
  407a28:	3fe00000 	.word	0x3fe00000
  407a2c:	401c0000 	.word	0x401c0000

00407a30 <__sflush_r>:
  407a30:	898b      	ldrh	r3, [r1, #12]
  407a32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407a36:	b29a      	uxth	r2, r3
  407a38:	460d      	mov	r5, r1
  407a3a:	0711      	lsls	r1, r2, #28
  407a3c:	4680      	mov	r8, r0
  407a3e:	d43c      	bmi.n	407aba <__sflush_r+0x8a>
  407a40:	686a      	ldr	r2, [r5, #4]
  407a42:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407a46:	2a00      	cmp	r2, #0
  407a48:	81ab      	strh	r3, [r5, #12]
  407a4a:	dd59      	ble.n	407b00 <__sflush_r+0xd0>
  407a4c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407a4e:	2c00      	cmp	r4, #0
  407a50:	d04b      	beq.n	407aea <__sflush_r+0xba>
  407a52:	b29b      	uxth	r3, r3
  407a54:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  407a58:	2100      	movs	r1, #0
  407a5a:	b292      	uxth	r2, r2
  407a5c:	f8d8 6000 	ldr.w	r6, [r8]
  407a60:	f8c8 1000 	str.w	r1, [r8]
  407a64:	2a00      	cmp	r2, #0
  407a66:	d04f      	beq.n	407b08 <__sflush_r+0xd8>
  407a68:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407a6a:	075f      	lsls	r7, r3, #29
  407a6c:	d505      	bpl.n	407a7a <__sflush_r+0x4a>
  407a6e:	6869      	ldr	r1, [r5, #4]
  407a70:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  407a72:	1a52      	subs	r2, r2, r1
  407a74:	b10b      	cbz	r3, 407a7a <__sflush_r+0x4a>
  407a76:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407a78:	1ad2      	subs	r2, r2, r3
  407a7a:	4640      	mov	r0, r8
  407a7c:	69e9      	ldr	r1, [r5, #28]
  407a7e:	2300      	movs	r3, #0
  407a80:	47a0      	blx	r4
  407a82:	1c44      	adds	r4, r0, #1
  407a84:	d04a      	beq.n	407b1c <__sflush_r+0xec>
  407a86:	89ab      	ldrh	r3, [r5, #12]
  407a88:	692a      	ldr	r2, [r5, #16]
  407a8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  407a8e:	b29b      	uxth	r3, r3
  407a90:	2100      	movs	r1, #0
  407a92:	602a      	str	r2, [r5, #0]
  407a94:	04da      	lsls	r2, r3, #19
  407a96:	81ab      	strh	r3, [r5, #12]
  407a98:	6069      	str	r1, [r5, #4]
  407a9a:	d44c      	bmi.n	407b36 <__sflush_r+0x106>
  407a9c:	6b29      	ldr	r1, [r5, #48]	; 0x30
  407a9e:	f8c8 6000 	str.w	r6, [r8]
  407aa2:	b311      	cbz	r1, 407aea <__sflush_r+0xba>
  407aa4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407aa8:	4299      	cmp	r1, r3
  407aaa:	d002      	beq.n	407ab2 <__sflush_r+0x82>
  407aac:	4640      	mov	r0, r8
  407aae:	f000 f9c3 	bl	407e38 <_free_r>
  407ab2:	2000      	movs	r0, #0
  407ab4:	6328      	str	r0, [r5, #48]	; 0x30
  407ab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407aba:	692e      	ldr	r6, [r5, #16]
  407abc:	b1ae      	cbz	r6, 407aea <__sflush_r+0xba>
  407abe:	0791      	lsls	r1, r2, #30
  407ac0:	682c      	ldr	r4, [r5, #0]
  407ac2:	bf0c      	ite	eq
  407ac4:	696b      	ldreq	r3, [r5, #20]
  407ac6:	2300      	movne	r3, #0
  407ac8:	602e      	str	r6, [r5, #0]
  407aca:	1ba4      	subs	r4, r4, r6
  407acc:	60ab      	str	r3, [r5, #8]
  407ace:	e00a      	b.n	407ae6 <__sflush_r+0xb6>
  407ad0:	4632      	mov	r2, r6
  407ad2:	4623      	mov	r3, r4
  407ad4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  407ad6:	4640      	mov	r0, r8
  407ad8:	69e9      	ldr	r1, [r5, #28]
  407ada:	47b8      	blx	r7
  407adc:	2800      	cmp	r0, #0
  407ade:	ebc0 0404 	rsb	r4, r0, r4
  407ae2:	4406      	add	r6, r0
  407ae4:	dd04      	ble.n	407af0 <__sflush_r+0xc0>
  407ae6:	2c00      	cmp	r4, #0
  407ae8:	dcf2      	bgt.n	407ad0 <__sflush_r+0xa0>
  407aea:	2000      	movs	r0, #0
  407aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407af0:	89ab      	ldrh	r3, [r5, #12]
  407af2:	f04f 30ff 	mov.w	r0, #4294967295
  407af6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407afa:	81ab      	strh	r3, [r5, #12]
  407afc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b00:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  407b02:	2a00      	cmp	r2, #0
  407b04:	dca2      	bgt.n	407a4c <__sflush_r+0x1c>
  407b06:	e7f0      	b.n	407aea <__sflush_r+0xba>
  407b08:	2301      	movs	r3, #1
  407b0a:	4640      	mov	r0, r8
  407b0c:	69e9      	ldr	r1, [r5, #28]
  407b0e:	47a0      	blx	r4
  407b10:	1c43      	adds	r3, r0, #1
  407b12:	4602      	mov	r2, r0
  407b14:	d01e      	beq.n	407b54 <__sflush_r+0x124>
  407b16:	89ab      	ldrh	r3, [r5, #12]
  407b18:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407b1a:	e7a6      	b.n	407a6a <__sflush_r+0x3a>
  407b1c:	f8d8 3000 	ldr.w	r3, [r8]
  407b20:	b95b      	cbnz	r3, 407b3a <__sflush_r+0x10a>
  407b22:	89aa      	ldrh	r2, [r5, #12]
  407b24:	6929      	ldr	r1, [r5, #16]
  407b26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  407b2a:	b292      	uxth	r2, r2
  407b2c:	606b      	str	r3, [r5, #4]
  407b2e:	04d3      	lsls	r3, r2, #19
  407b30:	81aa      	strh	r2, [r5, #12]
  407b32:	6029      	str	r1, [r5, #0]
  407b34:	d5b2      	bpl.n	407a9c <__sflush_r+0x6c>
  407b36:	6528      	str	r0, [r5, #80]	; 0x50
  407b38:	e7b0      	b.n	407a9c <__sflush_r+0x6c>
  407b3a:	2b1d      	cmp	r3, #29
  407b3c:	d001      	beq.n	407b42 <__sflush_r+0x112>
  407b3e:	2b16      	cmp	r3, #22
  407b40:	d113      	bne.n	407b6a <__sflush_r+0x13a>
  407b42:	89a9      	ldrh	r1, [r5, #12]
  407b44:	692b      	ldr	r3, [r5, #16]
  407b46:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  407b4a:	2200      	movs	r2, #0
  407b4c:	81a9      	strh	r1, [r5, #12]
  407b4e:	602b      	str	r3, [r5, #0]
  407b50:	606a      	str	r2, [r5, #4]
  407b52:	e7a3      	b.n	407a9c <__sflush_r+0x6c>
  407b54:	f8d8 3000 	ldr.w	r3, [r8]
  407b58:	2b00      	cmp	r3, #0
  407b5a:	d0dc      	beq.n	407b16 <__sflush_r+0xe6>
  407b5c:	2b1d      	cmp	r3, #29
  407b5e:	d001      	beq.n	407b64 <__sflush_r+0x134>
  407b60:	2b16      	cmp	r3, #22
  407b62:	d1c5      	bne.n	407af0 <__sflush_r+0xc0>
  407b64:	f8c8 6000 	str.w	r6, [r8]
  407b68:	e7bf      	b.n	407aea <__sflush_r+0xba>
  407b6a:	89ab      	ldrh	r3, [r5, #12]
  407b6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407b70:	81ab      	strh	r3, [r5, #12]
  407b72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407b76:	bf00      	nop

00407b78 <_fflush_r>:
  407b78:	b510      	push	{r4, lr}
  407b7a:	4604      	mov	r4, r0
  407b7c:	b082      	sub	sp, #8
  407b7e:	b108      	cbz	r0, 407b84 <_fflush_r+0xc>
  407b80:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407b82:	b153      	cbz	r3, 407b9a <_fflush_r+0x22>
  407b84:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  407b88:	b908      	cbnz	r0, 407b8e <_fflush_r+0x16>
  407b8a:	b002      	add	sp, #8
  407b8c:	bd10      	pop	{r4, pc}
  407b8e:	4620      	mov	r0, r4
  407b90:	b002      	add	sp, #8
  407b92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  407b96:	f7ff bf4b 	b.w	407a30 <__sflush_r>
  407b9a:	9101      	str	r1, [sp, #4]
  407b9c:	f000 f808 	bl	407bb0 <__sinit>
  407ba0:	9901      	ldr	r1, [sp, #4]
  407ba2:	e7ef      	b.n	407b84 <_fflush_r+0xc>

00407ba4 <_cleanup_r>:
  407ba4:	4901      	ldr	r1, [pc, #4]	; (407bac <_cleanup_r+0x8>)
  407ba6:	f000 bb9f 	b.w	4082e8 <_fwalk>
  407baa:	bf00      	nop
  407bac:	0040a581 	.word	0x0040a581

00407bb0 <__sinit>:
  407bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407bb4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  407bb6:	b083      	sub	sp, #12
  407bb8:	4607      	mov	r7, r0
  407bba:	2c00      	cmp	r4, #0
  407bbc:	d165      	bne.n	407c8a <__sinit+0xda>
  407bbe:	687d      	ldr	r5, [r7, #4]
  407bc0:	4833      	ldr	r0, [pc, #204]	; (407c90 <__sinit+0xe0>)
  407bc2:	2304      	movs	r3, #4
  407bc4:	2103      	movs	r1, #3
  407bc6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  407bca:	63f8      	str	r0, [r7, #60]	; 0x3c
  407bcc:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  407bd0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  407bd4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  407bd8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407bdc:	81ab      	strh	r3, [r5, #12]
  407bde:	602c      	str	r4, [r5, #0]
  407be0:	606c      	str	r4, [r5, #4]
  407be2:	60ac      	str	r4, [r5, #8]
  407be4:	666c      	str	r4, [r5, #100]	; 0x64
  407be6:	81ec      	strh	r4, [r5, #14]
  407be8:	612c      	str	r4, [r5, #16]
  407bea:	616c      	str	r4, [r5, #20]
  407bec:	61ac      	str	r4, [r5, #24]
  407bee:	4621      	mov	r1, r4
  407bf0:	2208      	movs	r2, #8
  407bf2:	f7fb fc69 	bl	4034c8 <memset>
  407bf6:	f8df b09c 	ldr.w	fp, [pc, #156]	; 407c94 <__sinit+0xe4>
  407bfa:	68be      	ldr	r6, [r7, #8]
  407bfc:	f8df a098 	ldr.w	sl, [pc, #152]	; 407c98 <__sinit+0xe8>
  407c00:	f8df 9098 	ldr.w	r9, [pc, #152]	; 407c9c <__sinit+0xec>
  407c04:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407ca0 <__sinit+0xf0>
  407c08:	2301      	movs	r3, #1
  407c0a:	2209      	movs	r2, #9
  407c0c:	61ed      	str	r5, [r5, #28]
  407c0e:	f8c5 b020 	str.w	fp, [r5, #32]
  407c12:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407c16:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407c1a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407c1e:	4621      	mov	r1, r4
  407c20:	81f3      	strh	r3, [r6, #14]
  407c22:	81b2      	strh	r2, [r6, #12]
  407c24:	6034      	str	r4, [r6, #0]
  407c26:	6074      	str	r4, [r6, #4]
  407c28:	60b4      	str	r4, [r6, #8]
  407c2a:	6674      	str	r4, [r6, #100]	; 0x64
  407c2c:	6134      	str	r4, [r6, #16]
  407c2e:	6174      	str	r4, [r6, #20]
  407c30:	61b4      	str	r4, [r6, #24]
  407c32:	2208      	movs	r2, #8
  407c34:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  407c38:	9301      	str	r3, [sp, #4]
  407c3a:	f7fb fc45 	bl	4034c8 <memset>
  407c3e:	68fd      	ldr	r5, [r7, #12]
  407c40:	2012      	movs	r0, #18
  407c42:	2202      	movs	r2, #2
  407c44:	61f6      	str	r6, [r6, #28]
  407c46:	f8c6 b020 	str.w	fp, [r6, #32]
  407c4a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  407c4e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407c52:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407c56:	4621      	mov	r1, r4
  407c58:	81a8      	strh	r0, [r5, #12]
  407c5a:	81ea      	strh	r2, [r5, #14]
  407c5c:	602c      	str	r4, [r5, #0]
  407c5e:	606c      	str	r4, [r5, #4]
  407c60:	60ac      	str	r4, [r5, #8]
  407c62:	666c      	str	r4, [r5, #100]	; 0x64
  407c64:	612c      	str	r4, [r5, #16]
  407c66:	616c      	str	r4, [r5, #20]
  407c68:	61ac      	str	r4, [r5, #24]
  407c6a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  407c6e:	2208      	movs	r2, #8
  407c70:	f7fb fc2a 	bl	4034c8 <memset>
  407c74:	9b01      	ldr	r3, [sp, #4]
  407c76:	61ed      	str	r5, [r5, #28]
  407c78:	f8c5 b020 	str.w	fp, [r5, #32]
  407c7c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407c80:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407c84:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407c88:	63bb      	str	r3, [r7, #56]	; 0x38
  407c8a:	b003      	add	sp, #12
  407c8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c90:	00407ba5 	.word	0x00407ba5
  407c94:	0040a001 	.word	0x0040a001
  407c98:	0040a025 	.word	0x0040a025
  407c9c:	0040a05d 	.word	0x0040a05d
  407ca0:	0040a07d 	.word	0x0040a07d

00407ca4 <__sfp_lock_acquire>:
  407ca4:	4770      	bx	lr
  407ca6:	bf00      	nop

00407ca8 <__sfp_lock_release>:
  407ca8:	4770      	bx	lr
  407caa:	bf00      	nop

00407cac <__libc_fini_array>:
  407cac:	b538      	push	{r3, r4, r5, lr}
  407cae:	4d09      	ldr	r5, [pc, #36]	; (407cd4 <__libc_fini_array+0x28>)
  407cb0:	4c09      	ldr	r4, [pc, #36]	; (407cd8 <__libc_fini_array+0x2c>)
  407cb2:	1b64      	subs	r4, r4, r5
  407cb4:	10a4      	asrs	r4, r4, #2
  407cb6:	bf18      	it	ne
  407cb8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  407cbc:	d005      	beq.n	407cca <__libc_fini_array+0x1e>
  407cbe:	3c01      	subs	r4, #1
  407cc0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  407cc4:	4798      	blx	r3
  407cc6:	2c00      	cmp	r4, #0
  407cc8:	d1f9      	bne.n	407cbe <__libc_fini_array+0x12>
  407cca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  407cce:	f003 bac3 	b.w	40b258 <_fini>
  407cd2:	bf00      	nop
  407cd4:	0040b264 	.word	0x0040b264
  407cd8:	0040b268 	.word	0x0040b268

00407cdc <_fputwc_r>:
  407cdc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407ce0:	8993      	ldrh	r3, [r2, #12]
  407ce2:	460f      	mov	r7, r1
  407ce4:	0499      	lsls	r1, r3, #18
  407ce6:	b082      	sub	sp, #8
  407ce8:	4614      	mov	r4, r2
  407cea:	4680      	mov	r8, r0
  407cec:	d406      	bmi.n	407cfc <_fputwc_r+0x20>
  407cee:	6e52      	ldr	r2, [r2, #100]	; 0x64
  407cf0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  407cf4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407cf8:	81a3      	strh	r3, [r4, #12]
  407cfa:	6662      	str	r2, [r4, #100]	; 0x64
  407cfc:	f000 fecc 	bl	408a98 <__locale_mb_cur_max>
  407d00:	2801      	cmp	r0, #1
  407d02:	d03e      	beq.n	407d82 <_fputwc_r+0xa6>
  407d04:	463a      	mov	r2, r7
  407d06:	4640      	mov	r0, r8
  407d08:	a901      	add	r1, sp, #4
  407d0a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  407d0e:	f002 fb17 	bl	40a340 <_wcrtomb_r>
  407d12:	1c42      	adds	r2, r0, #1
  407d14:	4606      	mov	r6, r0
  407d16:	d02d      	beq.n	407d74 <_fputwc_r+0x98>
  407d18:	2800      	cmp	r0, #0
  407d1a:	d03a      	beq.n	407d92 <_fputwc_r+0xb6>
  407d1c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  407d20:	2500      	movs	r5, #0
  407d22:	e009      	b.n	407d38 <_fputwc_r+0x5c>
  407d24:	6823      	ldr	r3, [r4, #0]
  407d26:	7019      	strb	r1, [r3, #0]
  407d28:	6823      	ldr	r3, [r4, #0]
  407d2a:	3301      	adds	r3, #1
  407d2c:	6023      	str	r3, [r4, #0]
  407d2e:	3501      	adds	r5, #1
  407d30:	42b5      	cmp	r5, r6
  407d32:	d22e      	bcs.n	407d92 <_fputwc_r+0xb6>
  407d34:	ab01      	add	r3, sp, #4
  407d36:	5ce9      	ldrb	r1, [r5, r3]
  407d38:	68a3      	ldr	r3, [r4, #8]
  407d3a:	3b01      	subs	r3, #1
  407d3c:	2b00      	cmp	r3, #0
  407d3e:	60a3      	str	r3, [r4, #8]
  407d40:	daf0      	bge.n	407d24 <_fputwc_r+0x48>
  407d42:	69a2      	ldr	r2, [r4, #24]
  407d44:	4293      	cmp	r3, r2
  407d46:	db06      	blt.n	407d56 <_fputwc_r+0x7a>
  407d48:	6823      	ldr	r3, [r4, #0]
  407d4a:	7019      	strb	r1, [r3, #0]
  407d4c:	6823      	ldr	r3, [r4, #0]
  407d4e:	7819      	ldrb	r1, [r3, #0]
  407d50:	3301      	adds	r3, #1
  407d52:	290a      	cmp	r1, #10
  407d54:	d1ea      	bne.n	407d2c <_fputwc_r+0x50>
  407d56:	4640      	mov	r0, r8
  407d58:	4622      	mov	r2, r4
  407d5a:	f002 fa9d 	bl	40a298 <__swbuf_r>
  407d5e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  407d62:	4258      	negs	r0, r3
  407d64:	4158      	adcs	r0, r3
  407d66:	2800      	cmp	r0, #0
  407d68:	d0e1      	beq.n	407d2e <_fputwc_r+0x52>
  407d6a:	f04f 30ff 	mov.w	r0, #4294967295
  407d6e:	b002      	add	sp, #8
  407d70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d74:	89a3      	ldrh	r3, [r4, #12]
  407d76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407d7a:	81a3      	strh	r3, [r4, #12]
  407d7c:	b002      	add	sp, #8
  407d7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d82:	1e7b      	subs	r3, r7, #1
  407d84:	2bfe      	cmp	r3, #254	; 0xfe
  407d86:	d8bd      	bhi.n	407d04 <_fputwc_r+0x28>
  407d88:	b2f9      	uxtb	r1, r7
  407d8a:	4606      	mov	r6, r0
  407d8c:	f88d 1004 	strb.w	r1, [sp, #4]
  407d90:	e7c6      	b.n	407d20 <_fputwc_r+0x44>
  407d92:	4638      	mov	r0, r7
  407d94:	b002      	add	sp, #8
  407d96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d9a:	bf00      	nop

00407d9c <_malloc_trim_r>:
  407d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407d9e:	4d23      	ldr	r5, [pc, #140]	; (407e2c <_malloc_trim_r+0x90>)
  407da0:	460f      	mov	r7, r1
  407da2:	4604      	mov	r4, r0
  407da4:	f001 fabc 	bl	409320 <__malloc_lock>
  407da8:	68ab      	ldr	r3, [r5, #8]
  407daa:	685e      	ldr	r6, [r3, #4]
  407dac:	f026 0603 	bic.w	r6, r6, #3
  407db0:	1bf1      	subs	r1, r6, r7
  407db2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  407db6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407dba:	f021 010f 	bic.w	r1, r1, #15
  407dbe:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  407dc2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  407dc6:	db07      	blt.n	407dd8 <_malloc_trim_r+0x3c>
  407dc8:	4620      	mov	r0, r4
  407dca:	2100      	movs	r1, #0
  407dcc:	f002 f902 	bl	409fd4 <_sbrk_r>
  407dd0:	68ab      	ldr	r3, [r5, #8]
  407dd2:	4433      	add	r3, r6
  407dd4:	4298      	cmp	r0, r3
  407dd6:	d004      	beq.n	407de2 <_malloc_trim_r+0x46>
  407dd8:	4620      	mov	r0, r4
  407dda:	f001 faa3 	bl	409324 <__malloc_unlock>
  407dde:	2000      	movs	r0, #0
  407de0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407de2:	4620      	mov	r0, r4
  407de4:	4279      	negs	r1, r7
  407de6:	f002 f8f5 	bl	409fd4 <_sbrk_r>
  407dea:	3001      	adds	r0, #1
  407dec:	d00d      	beq.n	407e0a <_malloc_trim_r+0x6e>
  407dee:	4b10      	ldr	r3, [pc, #64]	; (407e30 <_malloc_trim_r+0x94>)
  407df0:	68aa      	ldr	r2, [r5, #8]
  407df2:	6819      	ldr	r1, [r3, #0]
  407df4:	1bf6      	subs	r6, r6, r7
  407df6:	f046 0601 	orr.w	r6, r6, #1
  407dfa:	4620      	mov	r0, r4
  407dfc:	1bc9      	subs	r1, r1, r7
  407dfe:	6056      	str	r6, [r2, #4]
  407e00:	6019      	str	r1, [r3, #0]
  407e02:	f001 fa8f 	bl	409324 <__malloc_unlock>
  407e06:	2001      	movs	r0, #1
  407e08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407e0a:	4620      	mov	r0, r4
  407e0c:	2100      	movs	r1, #0
  407e0e:	f002 f8e1 	bl	409fd4 <_sbrk_r>
  407e12:	68ab      	ldr	r3, [r5, #8]
  407e14:	1ac2      	subs	r2, r0, r3
  407e16:	2a0f      	cmp	r2, #15
  407e18:	ddde      	ble.n	407dd8 <_malloc_trim_r+0x3c>
  407e1a:	4d06      	ldr	r5, [pc, #24]	; (407e34 <_malloc_trim_r+0x98>)
  407e1c:	4904      	ldr	r1, [pc, #16]	; (407e30 <_malloc_trim_r+0x94>)
  407e1e:	682d      	ldr	r5, [r5, #0]
  407e20:	f042 0201 	orr.w	r2, r2, #1
  407e24:	1b40      	subs	r0, r0, r5
  407e26:	605a      	str	r2, [r3, #4]
  407e28:	6008      	str	r0, [r1, #0]
  407e2a:	e7d5      	b.n	407dd8 <_malloc_trim_r+0x3c>
  407e2c:	20000594 	.word	0x20000594
  407e30:	20000ab4 	.word	0x20000ab4
  407e34:	200009a0 	.word	0x200009a0

00407e38 <_free_r>:
  407e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407e3c:	460d      	mov	r5, r1
  407e3e:	4606      	mov	r6, r0
  407e40:	2900      	cmp	r1, #0
  407e42:	d055      	beq.n	407ef0 <_free_r+0xb8>
  407e44:	f001 fa6c 	bl	409320 <__malloc_lock>
  407e48:	f855 1c04 	ldr.w	r1, [r5, #-4]
  407e4c:	f8df c170 	ldr.w	ip, [pc, #368]	; 407fc0 <_free_r+0x188>
  407e50:	f1a5 0408 	sub.w	r4, r5, #8
  407e54:	f021 0301 	bic.w	r3, r1, #1
  407e58:	18e2      	adds	r2, r4, r3
  407e5a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  407e5e:	6857      	ldr	r7, [r2, #4]
  407e60:	4290      	cmp	r0, r2
  407e62:	f027 0703 	bic.w	r7, r7, #3
  407e66:	d068      	beq.n	407f3a <_free_r+0x102>
  407e68:	f011 0101 	ands.w	r1, r1, #1
  407e6c:	6057      	str	r7, [r2, #4]
  407e6e:	d032      	beq.n	407ed6 <_free_r+0x9e>
  407e70:	2100      	movs	r1, #0
  407e72:	19d0      	adds	r0, r2, r7
  407e74:	6840      	ldr	r0, [r0, #4]
  407e76:	07c0      	lsls	r0, r0, #31
  407e78:	d406      	bmi.n	407e88 <_free_r+0x50>
  407e7a:	443b      	add	r3, r7
  407e7c:	6890      	ldr	r0, [r2, #8]
  407e7e:	2900      	cmp	r1, #0
  407e80:	d04d      	beq.n	407f1e <_free_r+0xe6>
  407e82:	68d2      	ldr	r2, [r2, #12]
  407e84:	60c2      	str	r2, [r0, #12]
  407e86:	6090      	str	r0, [r2, #8]
  407e88:	f043 0201 	orr.w	r2, r3, #1
  407e8c:	6062      	str	r2, [r4, #4]
  407e8e:	50e3      	str	r3, [r4, r3]
  407e90:	b9e1      	cbnz	r1, 407ecc <_free_r+0x94>
  407e92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407e96:	d32d      	bcc.n	407ef4 <_free_r+0xbc>
  407e98:	0a5a      	lsrs	r2, r3, #9
  407e9a:	2a04      	cmp	r2, #4
  407e9c:	d869      	bhi.n	407f72 <_free_r+0x13a>
  407e9e:	0998      	lsrs	r0, r3, #6
  407ea0:	3038      	adds	r0, #56	; 0x38
  407ea2:	0041      	lsls	r1, r0, #1
  407ea4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  407ea8:	f8dc 2008 	ldr.w	r2, [ip, #8]
  407eac:	4944      	ldr	r1, [pc, #272]	; (407fc0 <_free_r+0x188>)
  407eae:	4562      	cmp	r2, ip
  407eb0:	d065      	beq.n	407f7e <_free_r+0x146>
  407eb2:	6851      	ldr	r1, [r2, #4]
  407eb4:	f021 0103 	bic.w	r1, r1, #3
  407eb8:	428b      	cmp	r3, r1
  407eba:	d202      	bcs.n	407ec2 <_free_r+0x8a>
  407ebc:	6892      	ldr	r2, [r2, #8]
  407ebe:	4594      	cmp	ip, r2
  407ec0:	d1f7      	bne.n	407eb2 <_free_r+0x7a>
  407ec2:	68d3      	ldr	r3, [r2, #12]
  407ec4:	60e3      	str	r3, [r4, #12]
  407ec6:	60a2      	str	r2, [r4, #8]
  407ec8:	609c      	str	r4, [r3, #8]
  407eca:	60d4      	str	r4, [r2, #12]
  407ecc:	4630      	mov	r0, r6
  407ece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407ed2:	f001 ba27 	b.w	409324 <__malloc_unlock>
  407ed6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  407eda:	f10c 0808 	add.w	r8, ip, #8
  407ede:	1b64      	subs	r4, r4, r5
  407ee0:	68a0      	ldr	r0, [r4, #8]
  407ee2:	442b      	add	r3, r5
  407ee4:	4540      	cmp	r0, r8
  407ee6:	d042      	beq.n	407f6e <_free_r+0x136>
  407ee8:	68e5      	ldr	r5, [r4, #12]
  407eea:	60c5      	str	r5, [r0, #12]
  407eec:	60a8      	str	r0, [r5, #8]
  407eee:	e7c0      	b.n	407e72 <_free_r+0x3a>
  407ef0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407ef4:	08db      	lsrs	r3, r3, #3
  407ef6:	109a      	asrs	r2, r3, #2
  407ef8:	2001      	movs	r0, #1
  407efa:	4090      	lsls	r0, r2
  407efc:	f8dc 1004 	ldr.w	r1, [ip, #4]
  407f00:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  407f04:	689a      	ldr	r2, [r3, #8]
  407f06:	4301      	orrs	r1, r0
  407f08:	60a2      	str	r2, [r4, #8]
  407f0a:	60e3      	str	r3, [r4, #12]
  407f0c:	f8cc 1004 	str.w	r1, [ip, #4]
  407f10:	4630      	mov	r0, r6
  407f12:	609c      	str	r4, [r3, #8]
  407f14:	60d4      	str	r4, [r2, #12]
  407f16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407f1a:	f001 ba03 	b.w	409324 <__malloc_unlock>
  407f1e:	4d29      	ldr	r5, [pc, #164]	; (407fc4 <_free_r+0x18c>)
  407f20:	42a8      	cmp	r0, r5
  407f22:	d1ae      	bne.n	407e82 <_free_r+0x4a>
  407f24:	f043 0201 	orr.w	r2, r3, #1
  407f28:	f8cc 4014 	str.w	r4, [ip, #20]
  407f2c:	f8cc 4010 	str.w	r4, [ip, #16]
  407f30:	60e0      	str	r0, [r4, #12]
  407f32:	60a0      	str	r0, [r4, #8]
  407f34:	6062      	str	r2, [r4, #4]
  407f36:	50e3      	str	r3, [r4, r3]
  407f38:	e7c8      	b.n	407ecc <_free_r+0x94>
  407f3a:	441f      	add	r7, r3
  407f3c:	07cb      	lsls	r3, r1, #31
  407f3e:	d407      	bmi.n	407f50 <_free_r+0x118>
  407f40:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407f44:	1a64      	subs	r4, r4, r1
  407f46:	68e3      	ldr	r3, [r4, #12]
  407f48:	68a2      	ldr	r2, [r4, #8]
  407f4a:	440f      	add	r7, r1
  407f4c:	60d3      	str	r3, [r2, #12]
  407f4e:	609a      	str	r2, [r3, #8]
  407f50:	4b1d      	ldr	r3, [pc, #116]	; (407fc8 <_free_r+0x190>)
  407f52:	f047 0201 	orr.w	r2, r7, #1
  407f56:	681b      	ldr	r3, [r3, #0]
  407f58:	6062      	str	r2, [r4, #4]
  407f5a:	429f      	cmp	r7, r3
  407f5c:	f8cc 4008 	str.w	r4, [ip, #8]
  407f60:	d3b4      	bcc.n	407ecc <_free_r+0x94>
  407f62:	4b1a      	ldr	r3, [pc, #104]	; (407fcc <_free_r+0x194>)
  407f64:	4630      	mov	r0, r6
  407f66:	6819      	ldr	r1, [r3, #0]
  407f68:	f7ff ff18 	bl	407d9c <_malloc_trim_r>
  407f6c:	e7ae      	b.n	407ecc <_free_r+0x94>
  407f6e:	2101      	movs	r1, #1
  407f70:	e77f      	b.n	407e72 <_free_r+0x3a>
  407f72:	2a14      	cmp	r2, #20
  407f74:	d80b      	bhi.n	407f8e <_free_r+0x156>
  407f76:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  407f7a:	0041      	lsls	r1, r0, #1
  407f7c:	e792      	b.n	407ea4 <_free_r+0x6c>
  407f7e:	1080      	asrs	r0, r0, #2
  407f80:	2501      	movs	r5, #1
  407f82:	4085      	lsls	r5, r0
  407f84:	6848      	ldr	r0, [r1, #4]
  407f86:	4613      	mov	r3, r2
  407f88:	4328      	orrs	r0, r5
  407f8a:	6048      	str	r0, [r1, #4]
  407f8c:	e79a      	b.n	407ec4 <_free_r+0x8c>
  407f8e:	2a54      	cmp	r2, #84	; 0x54
  407f90:	d803      	bhi.n	407f9a <_free_r+0x162>
  407f92:	0b18      	lsrs	r0, r3, #12
  407f94:	306e      	adds	r0, #110	; 0x6e
  407f96:	0041      	lsls	r1, r0, #1
  407f98:	e784      	b.n	407ea4 <_free_r+0x6c>
  407f9a:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407f9e:	d803      	bhi.n	407fa8 <_free_r+0x170>
  407fa0:	0bd8      	lsrs	r0, r3, #15
  407fa2:	3077      	adds	r0, #119	; 0x77
  407fa4:	0041      	lsls	r1, r0, #1
  407fa6:	e77d      	b.n	407ea4 <_free_r+0x6c>
  407fa8:	f240 5154 	movw	r1, #1364	; 0x554
  407fac:	428a      	cmp	r2, r1
  407fae:	d803      	bhi.n	407fb8 <_free_r+0x180>
  407fb0:	0c98      	lsrs	r0, r3, #18
  407fb2:	307c      	adds	r0, #124	; 0x7c
  407fb4:	0041      	lsls	r1, r0, #1
  407fb6:	e775      	b.n	407ea4 <_free_r+0x6c>
  407fb8:	21fc      	movs	r1, #252	; 0xfc
  407fba:	207e      	movs	r0, #126	; 0x7e
  407fbc:	e772      	b.n	407ea4 <_free_r+0x6c>
  407fbe:	bf00      	nop
  407fc0:	20000594 	.word	0x20000594
  407fc4:	2000059c 	.word	0x2000059c
  407fc8:	2000099c 	.word	0x2000099c
  407fcc:	20000ab0 	.word	0x20000ab0

00407fd0 <__sfvwrite_r>:
  407fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407fd4:	6893      	ldr	r3, [r2, #8]
  407fd6:	b083      	sub	sp, #12
  407fd8:	4616      	mov	r6, r2
  407fda:	4681      	mov	r9, r0
  407fdc:	460c      	mov	r4, r1
  407fde:	b32b      	cbz	r3, 40802c <__sfvwrite_r+0x5c>
  407fe0:	898b      	ldrh	r3, [r1, #12]
  407fe2:	0719      	lsls	r1, r3, #28
  407fe4:	d526      	bpl.n	408034 <__sfvwrite_r+0x64>
  407fe6:	6922      	ldr	r2, [r4, #16]
  407fe8:	b322      	cbz	r2, 408034 <__sfvwrite_r+0x64>
  407fea:	f003 0202 	and.w	r2, r3, #2
  407fee:	b292      	uxth	r2, r2
  407ff0:	6835      	ldr	r5, [r6, #0]
  407ff2:	2a00      	cmp	r2, #0
  407ff4:	d02c      	beq.n	408050 <__sfvwrite_r+0x80>
  407ff6:	f04f 0a00 	mov.w	sl, #0
  407ffa:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 4082e4 <__sfvwrite_r+0x314>
  407ffe:	46d0      	mov	r8, sl
  408000:	45d8      	cmp	r8, fp
  408002:	bf34      	ite	cc
  408004:	4643      	movcc	r3, r8
  408006:	465b      	movcs	r3, fp
  408008:	4652      	mov	r2, sl
  40800a:	4648      	mov	r0, r9
  40800c:	f1b8 0f00 	cmp.w	r8, #0
  408010:	d04f      	beq.n	4080b2 <__sfvwrite_r+0xe2>
  408012:	69e1      	ldr	r1, [r4, #28]
  408014:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408016:	47b8      	blx	r7
  408018:	2800      	cmp	r0, #0
  40801a:	dd56      	ble.n	4080ca <__sfvwrite_r+0xfa>
  40801c:	68b3      	ldr	r3, [r6, #8]
  40801e:	4482      	add	sl, r0
  408020:	1a1b      	subs	r3, r3, r0
  408022:	ebc0 0808 	rsb	r8, r0, r8
  408026:	60b3      	str	r3, [r6, #8]
  408028:	2b00      	cmp	r3, #0
  40802a:	d1e9      	bne.n	408000 <__sfvwrite_r+0x30>
  40802c:	2000      	movs	r0, #0
  40802e:	b003      	add	sp, #12
  408030:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408034:	4648      	mov	r0, r9
  408036:	4621      	mov	r1, r4
  408038:	f7fe fcd0 	bl	4069dc <__swsetup_r>
  40803c:	2800      	cmp	r0, #0
  40803e:	f040 8148 	bne.w	4082d2 <__sfvwrite_r+0x302>
  408042:	89a3      	ldrh	r3, [r4, #12]
  408044:	6835      	ldr	r5, [r6, #0]
  408046:	f003 0202 	and.w	r2, r3, #2
  40804a:	b292      	uxth	r2, r2
  40804c:	2a00      	cmp	r2, #0
  40804e:	d1d2      	bne.n	407ff6 <__sfvwrite_r+0x26>
  408050:	f013 0a01 	ands.w	sl, r3, #1
  408054:	d142      	bne.n	4080dc <__sfvwrite_r+0x10c>
  408056:	46d0      	mov	r8, sl
  408058:	f1b8 0f00 	cmp.w	r8, #0
  40805c:	d023      	beq.n	4080a6 <__sfvwrite_r+0xd6>
  40805e:	059a      	lsls	r2, r3, #22
  408060:	68a7      	ldr	r7, [r4, #8]
  408062:	d576      	bpl.n	408152 <__sfvwrite_r+0x182>
  408064:	45b8      	cmp	r8, r7
  408066:	f0c0 80a4 	bcc.w	4081b2 <__sfvwrite_r+0x1e2>
  40806a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40806e:	f040 80b2 	bne.w	4081d6 <__sfvwrite_r+0x206>
  408072:	6820      	ldr	r0, [r4, #0]
  408074:	46bb      	mov	fp, r7
  408076:	4651      	mov	r1, sl
  408078:	465a      	mov	r2, fp
  40807a:	f001 f8eb 	bl	409254 <memmove>
  40807e:	68a2      	ldr	r2, [r4, #8]
  408080:	6821      	ldr	r1, [r4, #0]
  408082:	1bd2      	subs	r2, r2, r7
  408084:	eb01 030b 	add.w	r3, r1, fp
  408088:	60a2      	str	r2, [r4, #8]
  40808a:	6023      	str	r3, [r4, #0]
  40808c:	4642      	mov	r2, r8
  40808e:	68b3      	ldr	r3, [r6, #8]
  408090:	4492      	add	sl, r2
  408092:	1a9b      	subs	r3, r3, r2
  408094:	ebc2 0808 	rsb	r8, r2, r8
  408098:	60b3      	str	r3, [r6, #8]
  40809a:	2b00      	cmp	r3, #0
  40809c:	d0c6      	beq.n	40802c <__sfvwrite_r+0x5c>
  40809e:	89a3      	ldrh	r3, [r4, #12]
  4080a0:	f1b8 0f00 	cmp.w	r8, #0
  4080a4:	d1db      	bne.n	40805e <__sfvwrite_r+0x8e>
  4080a6:	f8d5 a000 	ldr.w	sl, [r5]
  4080aa:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4080ae:	3508      	adds	r5, #8
  4080b0:	e7d2      	b.n	408058 <__sfvwrite_r+0x88>
  4080b2:	f8d5 a000 	ldr.w	sl, [r5]
  4080b6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4080ba:	3508      	adds	r5, #8
  4080bc:	e7a0      	b.n	408000 <__sfvwrite_r+0x30>
  4080be:	4648      	mov	r0, r9
  4080c0:	4621      	mov	r1, r4
  4080c2:	f7ff fd59 	bl	407b78 <_fflush_r>
  4080c6:	2800      	cmp	r0, #0
  4080c8:	d059      	beq.n	40817e <__sfvwrite_r+0x1ae>
  4080ca:	89a3      	ldrh	r3, [r4, #12]
  4080cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4080d0:	f04f 30ff 	mov.w	r0, #4294967295
  4080d4:	81a3      	strh	r3, [r4, #12]
  4080d6:	b003      	add	sp, #12
  4080d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4080dc:	4692      	mov	sl, r2
  4080de:	9201      	str	r2, [sp, #4]
  4080e0:	4693      	mov	fp, r2
  4080e2:	4690      	mov	r8, r2
  4080e4:	f1b8 0f00 	cmp.w	r8, #0
  4080e8:	d02b      	beq.n	408142 <__sfvwrite_r+0x172>
  4080ea:	9f01      	ldr	r7, [sp, #4]
  4080ec:	2f00      	cmp	r7, #0
  4080ee:	d064      	beq.n	4081ba <__sfvwrite_r+0x1ea>
  4080f0:	6820      	ldr	r0, [r4, #0]
  4080f2:	6921      	ldr	r1, [r4, #16]
  4080f4:	45c2      	cmp	sl, r8
  4080f6:	bf34      	ite	cc
  4080f8:	4653      	movcc	r3, sl
  4080fa:	4643      	movcs	r3, r8
  4080fc:	4288      	cmp	r0, r1
  4080fe:	461f      	mov	r7, r3
  408100:	f8d4 c008 	ldr.w	ip, [r4, #8]
  408104:	6962      	ldr	r2, [r4, #20]
  408106:	d903      	bls.n	408110 <__sfvwrite_r+0x140>
  408108:	4494      	add	ip, r2
  40810a:	4563      	cmp	r3, ip
  40810c:	f300 80ae 	bgt.w	40826c <__sfvwrite_r+0x29c>
  408110:	4293      	cmp	r3, r2
  408112:	db36      	blt.n	408182 <__sfvwrite_r+0x1b2>
  408114:	4613      	mov	r3, r2
  408116:	6a67      	ldr	r7, [r4, #36]	; 0x24
  408118:	4648      	mov	r0, r9
  40811a:	69e1      	ldr	r1, [r4, #28]
  40811c:	465a      	mov	r2, fp
  40811e:	47b8      	blx	r7
  408120:	1e07      	subs	r7, r0, #0
  408122:	ddd2      	ble.n	4080ca <__sfvwrite_r+0xfa>
  408124:	ebba 0a07 	subs.w	sl, sl, r7
  408128:	d03a      	beq.n	4081a0 <__sfvwrite_r+0x1d0>
  40812a:	68b3      	ldr	r3, [r6, #8]
  40812c:	44bb      	add	fp, r7
  40812e:	1bdb      	subs	r3, r3, r7
  408130:	ebc7 0808 	rsb	r8, r7, r8
  408134:	60b3      	str	r3, [r6, #8]
  408136:	2b00      	cmp	r3, #0
  408138:	f43f af78 	beq.w	40802c <__sfvwrite_r+0x5c>
  40813c:	f1b8 0f00 	cmp.w	r8, #0
  408140:	d1d3      	bne.n	4080ea <__sfvwrite_r+0x11a>
  408142:	2700      	movs	r7, #0
  408144:	f8d5 b000 	ldr.w	fp, [r5]
  408148:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40814c:	9701      	str	r7, [sp, #4]
  40814e:	3508      	adds	r5, #8
  408150:	e7c8      	b.n	4080e4 <__sfvwrite_r+0x114>
  408152:	6820      	ldr	r0, [r4, #0]
  408154:	6923      	ldr	r3, [r4, #16]
  408156:	4298      	cmp	r0, r3
  408158:	d802      	bhi.n	408160 <__sfvwrite_r+0x190>
  40815a:	6963      	ldr	r3, [r4, #20]
  40815c:	4598      	cmp	r8, r3
  40815e:	d272      	bcs.n	408246 <__sfvwrite_r+0x276>
  408160:	45b8      	cmp	r8, r7
  408162:	bf38      	it	cc
  408164:	4647      	movcc	r7, r8
  408166:	463a      	mov	r2, r7
  408168:	4651      	mov	r1, sl
  40816a:	f001 f873 	bl	409254 <memmove>
  40816e:	68a3      	ldr	r3, [r4, #8]
  408170:	6822      	ldr	r2, [r4, #0]
  408172:	1bdb      	subs	r3, r3, r7
  408174:	443a      	add	r2, r7
  408176:	60a3      	str	r3, [r4, #8]
  408178:	6022      	str	r2, [r4, #0]
  40817a:	2b00      	cmp	r3, #0
  40817c:	d09f      	beq.n	4080be <__sfvwrite_r+0xee>
  40817e:	463a      	mov	r2, r7
  408180:	e785      	b.n	40808e <__sfvwrite_r+0xbe>
  408182:	461a      	mov	r2, r3
  408184:	4659      	mov	r1, fp
  408186:	9300      	str	r3, [sp, #0]
  408188:	f001 f864 	bl	409254 <memmove>
  40818c:	9b00      	ldr	r3, [sp, #0]
  40818e:	68a1      	ldr	r1, [r4, #8]
  408190:	6822      	ldr	r2, [r4, #0]
  408192:	1ac9      	subs	r1, r1, r3
  408194:	ebba 0a07 	subs.w	sl, sl, r7
  408198:	4413      	add	r3, r2
  40819a:	60a1      	str	r1, [r4, #8]
  40819c:	6023      	str	r3, [r4, #0]
  40819e:	d1c4      	bne.n	40812a <__sfvwrite_r+0x15a>
  4081a0:	4648      	mov	r0, r9
  4081a2:	4621      	mov	r1, r4
  4081a4:	f7ff fce8 	bl	407b78 <_fflush_r>
  4081a8:	2800      	cmp	r0, #0
  4081aa:	d18e      	bne.n	4080ca <__sfvwrite_r+0xfa>
  4081ac:	f8cd a004 	str.w	sl, [sp, #4]
  4081b0:	e7bb      	b.n	40812a <__sfvwrite_r+0x15a>
  4081b2:	6820      	ldr	r0, [r4, #0]
  4081b4:	4647      	mov	r7, r8
  4081b6:	46c3      	mov	fp, r8
  4081b8:	e75d      	b.n	408076 <__sfvwrite_r+0xa6>
  4081ba:	4658      	mov	r0, fp
  4081bc:	210a      	movs	r1, #10
  4081be:	4642      	mov	r2, r8
  4081c0:	f000 ff88 	bl	4090d4 <memchr>
  4081c4:	2800      	cmp	r0, #0
  4081c6:	d07f      	beq.n	4082c8 <__sfvwrite_r+0x2f8>
  4081c8:	f100 0a01 	add.w	sl, r0, #1
  4081cc:	2701      	movs	r7, #1
  4081ce:	ebcb 0a0a 	rsb	sl, fp, sl
  4081d2:	9701      	str	r7, [sp, #4]
  4081d4:	e78c      	b.n	4080f0 <__sfvwrite_r+0x120>
  4081d6:	6822      	ldr	r2, [r4, #0]
  4081d8:	6921      	ldr	r1, [r4, #16]
  4081da:	6967      	ldr	r7, [r4, #20]
  4081dc:	ebc1 0c02 	rsb	ip, r1, r2
  4081e0:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4081e4:	f10c 0201 	add.w	r2, ip, #1
  4081e8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4081ec:	4442      	add	r2, r8
  4081ee:	107f      	asrs	r7, r7, #1
  4081f0:	4297      	cmp	r7, r2
  4081f2:	bf34      	ite	cc
  4081f4:	4617      	movcc	r7, r2
  4081f6:	463a      	movcs	r2, r7
  4081f8:	055b      	lsls	r3, r3, #21
  4081fa:	d54f      	bpl.n	40829c <__sfvwrite_r+0x2cc>
  4081fc:	4611      	mov	r1, r2
  4081fe:	4648      	mov	r0, r9
  408200:	f8cd c000 	str.w	ip, [sp]
  408204:	f000 fcca 	bl	408b9c <_malloc_r>
  408208:	f8dd c000 	ldr.w	ip, [sp]
  40820c:	4683      	mov	fp, r0
  40820e:	2800      	cmp	r0, #0
  408210:	d062      	beq.n	4082d8 <__sfvwrite_r+0x308>
  408212:	4662      	mov	r2, ip
  408214:	6921      	ldr	r1, [r4, #16]
  408216:	f8cd c000 	str.w	ip, [sp]
  40821a:	f000 ffa5 	bl	409168 <memcpy>
  40821e:	89a2      	ldrh	r2, [r4, #12]
  408220:	f8dd c000 	ldr.w	ip, [sp]
  408224:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408228:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40822c:	81a2      	strh	r2, [r4, #12]
  40822e:	eb0b 000c 	add.w	r0, fp, ip
  408232:	ebcc 0207 	rsb	r2, ip, r7
  408236:	f8c4 b010 	str.w	fp, [r4, #16]
  40823a:	6167      	str	r7, [r4, #20]
  40823c:	6020      	str	r0, [r4, #0]
  40823e:	60a2      	str	r2, [r4, #8]
  408240:	4647      	mov	r7, r8
  408242:	46c3      	mov	fp, r8
  408244:	e717      	b.n	408076 <__sfvwrite_r+0xa6>
  408246:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40824a:	4590      	cmp	r8, r2
  40824c:	bf38      	it	cc
  40824e:	4642      	movcc	r2, r8
  408250:	fb92 f2f3 	sdiv	r2, r2, r3
  408254:	fb02 f303 	mul.w	r3, r2, r3
  408258:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40825a:	4648      	mov	r0, r9
  40825c:	69e1      	ldr	r1, [r4, #28]
  40825e:	4652      	mov	r2, sl
  408260:	47b8      	blx	r7
  408262:	2800      	cmp	r0, #0
  408264:	f77f af31 	ble.w	4080ca <__sfvwrite_r+0xfa>
  408268:	4602      	mov	r2, r0
  40826a:	e710      	b.n	40808e <__sfvwrite_r+0xbe>
  40826c:	4662      	mov	r2, ip
  40826e:	4659      	mov	r1, fp
  408270:	f8cd c000 	str.w	ip, [sp]
  408274:	f000 ffee 	bl	409254 <memmove>
  408278:	f8dd c000 	ldr.w	ip, [sp]
  40827c:	6823      	ldr	r3, [r4, #0]
  40827e:	4648      	mov	r0, r9
  408280:	4463      	add	r3, ip
  408282:	6023      	str	r3, [r4, #0]
  408284:	4621      	mov	r1, r4
  408286:	f8cd c000 	str.w	ip, [sp]
  40828a:	f7ff fc75 	bl	407b78 <_fflush_r>
  40828e:	f8dd c000 	ldr.w	ip, [sp]
  408292:	2800      	cmp	r0, #0
  408294:	f47f af19 	bne.w	4080ca <__sfvwrite_r+0xfa>
  408298:	4667      	mov	r7, ip
  40829a:	e743      	b.n	408124 <__sfvwrite_r+0x154>
  40829c:	4648      	mov	r0, r9
  40829e:	f8cd c000 	str.w	ip, [sp]
  4082a2:	f001 fc8f 	bl	409bc4 <_realloc_r>
  4082a6:	f8dd c000 	ldr.w	ip, [sp]
  4082aa:	4683      	mov	fp, r0
  4082ac:	2800      	cmp	r0, #0
  4082ae:	d1be      	bne.n	40822e <__sfvwrite_r+0x25e>
  4082b0:	4648      	mov	r0, r9
  4082b2:	6921      	ldr	r1, [r4, #16]
  4082b4:	f7ff fdc0 	bl	407e38 <_free_r>
  4082b8:	89a3      	ldrh	r3, [r4, #12]
  4082ba:	220c      	movs	r2, #12
  4082bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4082c0:	b29b      	uxth	r3, r3
  4082c2:	f8c9 2000 	str.w	r2, [r9]
  4082c6:	e701      	b.n	4080cc <__sfvwrite_r+0xfc>
  4082c8:	2701      	movs	r7, #1
  4082ca:	f108 0a01 	add.w	sl, r8, #1
  4082ce:	9701      	str	r7, [sp, #4]
  4082d0:	e70e      	b.n	4080f0 <__sfvwrite_r+0x120>
  4082d2:	f04f 30ff 	mov.w	r0, #4294967295
  4082d6:	e6aa      	b.n	40802e <__sfvwrite_r+0x5e>
  4082d8:	230c      	movs	r3, #12
  4082da:	f8c9 3000 	str.w	r3, [r9]
  4082de:	89a3      	ldrh	r3, [r4, #12]
  4082e0:	e6f4      	b.n	4080cc <__sfvwrite_r+0xfc>
  4082e2:	bf00      	nop
  4082e4:	7ffffc00 	.word	0x7ffffc00

004082e8 <_fwalk>:
  4082e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4082ec:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4082f0:	4688      	mov	r8, r1
  4082f2:	d019      	beq.n	408328 <_fwalk+0x40>
  4082f4:	2600      	movs	r6, #0
  4082f6:	687d      	ldr	r5, [r7, #4]
  4082f8:	68bc      	ldr	r4, [r7, #8]
  4082fa:	3d01      	subs	r5, #1
  4082fc:	d40e      	bmi.n	40831c <_fwalk+0x34>
  4082fe:	89a3      	ldrh	r3, [r4, #12]
  408300:	3d01      	subs	r5, #1
  408302:	2b01      	cmp	r3, #1
  408304:	d906      	bls.n	408314 <_fwalk+0x2c>
  408306:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40830a:	4620      	mov	r0, r4
  40830c:	3301      	adds	r3, #1
  40830e:	d001      	beq.n	408314 <_fwalk+0x2c>
  408310:	47c0      	blx	r8
  408312:	4306      	orrs	r6, r0
  408314:	1c6b      	adds	r3, r5, #1
  408316:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40831a:	d1f0      	bne.n	4082fe <_fwalk+0x16>
  40831c:	683f      	ldr	r7, [r7, #0]
  40831e:	2f00      	cmp	r7, #0
  408320:	d1e9      	bne.n	4082f6 <_fwalk+0xe>
  408322:	4630      	mov	r0, r6
  408324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408328:	463e      	mov	r6, r7
  40832a:	4630      	mov	r0, r6
  40832c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00408330 <rshift>:
  408330:	6902      	ldr	r2, [r0, #16]
  408332:	114b      	asrs	r3, r1, #5
  408334:	4293      	cmp	r3, r2
  408336:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  40833a:	f100 0814 	add.w	r8, r0, #20
  40833e:	da28      	bge.n	408392 <rshift+0x62>
  408340:	f011 0c1f 	ands.w	ip, r1, #31
  408344:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  408348:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  40834c:	d028      	beq.n	4083a0 <rshift+0x70>
  40834e:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  408352:	1d3b      	adds	r3, r7, #4
  408354:	429a      	cmp	r2, r3
  408356:	fa24 f40c 	lsr.w	r4, r4, ip
  40835a:	f1cc 0120 	rsb	r1, ip, #32
  40835e:	d935      	bls.n	4083cc <rshift+0x9c>
  408360:	4645      	mov	r5, r8
  408362:	681e      	ldr	r6, [r3, #0]
  408364:	408e      	lsls	r6, r1
  408366:	4334      	orrs	r4, r6
  408368:	f845 4b04 	str.w	r4, [r5], #4
  40836c:	f853 4b04 	ldr.w	r4, [r3], #4
  408370:	4293      	cmp	r3, r2
  408372:	fa24 f40c 	lsr.w	r4, r4, ip
  408376:	d3f4      	bcc.n	408362 <rshift+0x32>
  408378:	1bd3      	subs	r3, r2, r7
  40837a:	3b05      	subs	r3, #5
  40837c:	f023 0303 	bic.w	r3, r3, #3
  408380:	3304      	adds	r3, #4
  408382:	4443      	add	r3, r8
  408384:	601c      	str	r4, [r3, #0]
  408386:	b104      	cbz	r4, 40838a <rshift+0x5a>
  408388:	3304      	adds	r3, #4
  40838a:	ebc8 0303 	rsb	r3, r8, r3
  40838e:	109b      	asrs	r3, r3, #2
  408390:	e016      	b.n	4083c0 <rshift+0x90>
  408392:	2300      	movs	r3, #0
  408394:	6103      	str	r3, [r0, #16]
  408396:	2300      	movs	r3, #0
  408398:	6143      	str	r3, [r0, #20]
  40839a:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  40839e:	4770      	bx	lr
  4083a0:	42ba      	cmp	r2, r7
  4083a2:	d9f6      	bls.n	408392 <rshift+0x62>
  4083a4:	4641      	mov	r1, r8
  4083a6:	463b      	mov	r3, r7
  4083a8:	f853 4b04 	ldr.w	r4, [r3], #4
  4083ac:	429a      	cmp	r2, r3
  4083ae:	f841 4b04 	str.w	r4, [r1], #4
  4083b2:	d8f9      	bhi.n	4083a8 <rshift+0x78>
  4083b4:	43fb      	mvns	r3, r7
  4083b6:	4413      	add	r3, r2
  4083b8:	f023 0303 	bic.w	r3, r3, #3
  4083bc:	3304      	adds	r3, #4
  4083be:	109b      	asrs	r3, r3, #2
  4083c0:	6103      	str	r3, [r0, #16]
  4083c2:	2b00      	cmp	r3, #0
  4083c4:	d0e7      	beq.n	408396 <rshift+0x66>
  4083c6:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  4083ca:	4770      	bx	lr
  4083cc:	4643      	mov	r3, r8
  4083ce:	e7d9      	b.n	408384 <rshift+0x54>

004083d0 <__gethex>:
  4083d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4083d4:	b08b      	sub	sp, #44	; 0x2c
  4083d6:	4688      	mov	r8, r1
  4083d8:	9206      	str	r2, [sp, #24]
  4083da:	9309      	str	r3, [sp, #36]	; 0x24
  4083dc:	9007      	str	r0, [sp, #28]
  4083de:	f000 fb61 	bl	408aa4 <_localeconv_r>
  4083e2:	6800      	ldr	r0, [r0, #0]
  4083e4:	9002      	str	r0, [sp, #8]
  4083e6:	f001 fe4d 	bl	40a084 <strlen>
  4083ea:	f8d8 3000 	ldr.w	r3, [r8]
  4083ee:	9902      	ldr	r1, [sp, #8]
  4083f0:	789a      	ldrb	r2, [r3, #2]
  4083f2:	4401      	add	r1, r0
  4083f4:	2a30      	cmp	r2, #48	; 0x30
  4083f6:	9003      	str	r0, [sp, #12]
  4083f8:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  4083fc:	f103 0502 	add.w	r5, r3, #2
  408400:	f040 81a4 	bne.w	40874c <__gethex+0x37c>
  408404:	3303      	adds	r3, #3
  408406:	2700      	movs	r7, #0
  408408:	461d      	mov	r5, r3
  40840a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40840e:	3701      	adds	r7, #1
  408410:	2a30      	cmp	r2, #48	; 0x30
  408412:	d0f9      	beq.n	408408 <__gethex+0x38>
  408414:	4eb0      	ldr	r6, [pc, #704]	; (4086d8 <__gethex+0x308>)
  408416:	5cb4      	ldrb	r4, [r6, r2]
  408418:	2c00      	cmp	r4, #0
  40841a:	f000 80f3 	beq.w	408604 <__gethex+0x234>
  40841e:	782b      	ldrb	r3, [r5, #0]
  408420:	f04f 0900 	mov.w	r9, #0
  408424:	5cf3      	ldrb	r3, [r6, r3]
  408426:	46cb      	mov	fp, r9
  408428:	2b00      	cmp	r3, #0
  40842a:	f000 8197 	beq.w	40875c <__gethex+0x38c>
  40842e:	1c6b      	adds	r3, r5, #1
  408430:	781a      	ldrb	r2, [r3, #0]
  408432:	461c      	mov	r4, r3
  408434:	5cb2      	ldrb	r2, [r6, r2]
  408436:	3301      	adds	r3, #1
  408438:	2a00      	cmp	r2, #0
  40843a:	d1f9      	bne.n	408430 <__gethex+0x60>
  40843c:	4620      	mov	r0, r4
  40843e:	9902      	ldr	r1, [sp, #8]
  408440:	9a03      	ldr	r2, [sp, #12]
  408442:	f001 fe4f 	bl	40a0e4 <strncmp>
  408446:	b1e0      	cbz	r0, 408482 <__gethex+0xb2>
  408448:	7823      	ldrb	r3, [r4, #0]
  40844a:	f1bb 0f00 	cmp.w	fp, #0
  40844e:	f000 816b 	beq.w	408728 <__gethex+0x358>
  408452:	ebc4 0b0b 	rsb	fp, r4, fp
  408456:	ea4f 028b 	mov.w	r2, fp, lsl #2
  40845a:	9204      	str	r2, [sp, #16]
  40845c:	2b50      	cmp	r3, #80	; 0x50
  40845e:	f000 809e 	beq.w	40859e <__gethex+0x1ce>
  408462:	2b70      	cmp	r3, #112	; 0x70
  408464:	f000 809b 	beq.w	40859e <__gethex+0x1ce>
  408468:	4623      	mov	r3, r4
  40846a:	f8c8 3000 	str.w	r3, [r8]
  40846e:	f1b9 0f00 	cmp.w	r9, #0
  408472:	d00c      	beq.n	40848e <__gethex+0xbe>
  408474:	2f00      	cmp	r7, #0
  408476:	bf0c      	ite	eq
  408478:	2006      	moveq	r0, #6
  40847a:	2000      	movne	r0, #0
  40847c:	b00b      	add	sp, #44	; 0x2c
  40847e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408482:	f1bb 0f00 	cmp.w	fp, #0
  408486:	f000 818b 	beq.w	4087a0 <__gethex+0x3d0>
  40848a:	7823      	ldrb	r3, [r4, #0]
  40848c:	e7e1      	b.n	408452 <__gethex+0x82>
  40848e:	1b63      	subs	r3, r4, r5
  408490:	3b01      	subs	r3, #1
  408492:	2b07      	cmp	r3, #7
  408494:	4649      	mov	r1, r9
  408496:	dd04      	ble.n	4084a2 <__gethex+0xd2>
  408498:	105b      	asrs	r3, r3, #1
  40849a:	2b07      	cmp	r3, #7
  40849c:	f101 0101 	add.w	r1, r1, #1
  4084a0:	dcfa      	bgt.n	408498 <__gethex+0xc8>
  4084a2:	9807      	ldr	r0, [sp, #28]
  4084a4:	f000 ff40 	bl	409328 <_Balloc>
  4084a8:	42a5      	cmp	r5, r4
  4084aa:	f100 0314 	add.w	r3, r0, #20
  4084ae:	9005      	str	r0, [sp, #20]
  4084b0:	9308      	str	r3, [sp, #32]
  4084b2:	f080 81cc 	bcs.w	40884e <__gethex+0x47e>
  4084b6:	469b      	mov	fp, r3
  4084b8:	9b03      	ldr	r3, [sp, #12]
  4084ba:	f04f 0900 	mov.w	r9, #0
  4084be:	464f      	mov	r7, r9
  4084c0:	f1c3 0c01 	rsb	ip, r3, #1
  4084c4:	e00f      	b.n	4084e6 <__gethex+0x116>
  4084c6:	2f20      	cmp	r7, #32
  4084c8:	d060      	beq.n	40858c <__gethex+0x1bc>
  4084ca:	463a      	mov	r2, r7
  4084cc:	3704      	adds	r7, #4
  4084ce:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4084d2:	4545      	cmp	r5, r8
  4084d4:	5cf3      	ldrb	r3, [r6, r3]
  4084d6:	f003 030f 	and.w	r3, r3, #15
  4084da:	fa03 f302 	lsl.w	r3, r3, r2
  4084de:	ea49 0903 	orr.w	r9, r9, r3
  4084e2:	d21a      	bcs.n	40851a <__gethex+0x14a>
  4084e4:	4644      	mov	r4, r8
  4084e6:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  4084ea:	f104 38ff 	add.w	r8, r4, #4294967295
  4084ee:	4553      	cmp	r3, sl
  4084f0:	d1e9      	bne.n	4084c6 <__gethex+0xf6>
  4084f2:	eb08 030c 	add.w	r3, r8, ip
  4084f6:	429d      	cmp	r5, r3
  4084f8:	d8e5      	bhi.n	4084c6 <__gethex+0xf6>
  4084fa:	4618      	mov	r0, r3
  4084fc:	9902      	ldr	r1, [sp, #8]
  4084fe:	9a03      	ldr	r2, [sp, #12]
  408500:	9301      	str	r3, [sp, #4]
  408502:	f8cd c000 	str.w	ip, [sp]
  408506:	f001 fded 	bl	40a0e4 <strncmp>
  40850a:	9b01      	ldr	r3, [sp, #4]
  40850c:	f8dd c000 	ldr.w	ip, [sp]
  408510:	2800      	cmp	r0, #0
  408512:	d1d8      	bne.n	4084c6 <__gethex+0xf6>
  408514:	4698      	mov	r8, r3
  408516:	4545      	cmp	r5, r8
  408518:	d3e4      	bcc.n	4084e4 <__gethex+0x114>
  40851a:	9b08      	ldr	r3, [sp, #32]
  40851c:	f84b 9b04 	str.w	r9, [fp], #4
  408520:	9805      	ldr	r0, [sp, #20]
  408522:	ebc3 0b0b 	rsb	fp, r3, fp
  408526:	ea4f 03ab 	mov.w	r3, fp, asr #2
  40852a:	6103      	str	r3, [r0, #16]
  40852c:	4648      	mov	r0, r9
  40852e:	015d      	lsls	r5, r3, #5
  408530:	f000 ffc0 	bl	4094b4 <__hi0bits>
  408534:	9906      	ldr	r1, [sp, #24]
  408536:	1a28      	subs	r0, r5, r0
  408538:	680c      	ldr	r4, [r1, #0]
  40853a:	42a0      	cmp	r0, r4
  40853c:	f300 80ce 	bgt.w	4086dc <__gethex+0x30c>
  408540:	f2c0 80f5 	blt.w	40872e <__gethex+0x35e>
  408544:	2600      	movs	r6, #0
  408546:	9806      	ldr	r0, [sp, #24]
  408548:	9904      	ldr	r1, [sp, #16]
  40854a:	6883      	ldr	r3, [r0, #8]
  40854c:	4299      	cmp	r1, r3
  40854e:	f300 8091 	bgt.w	408674 <__gethex+0x2a4>
  408552:	9806      	ldr	r0, [sp, #24]
  408554:	9904      	ldr	r1, [sp, #16]
  408556:	6843      	ldr	r3, [r0, #4]
  408558:	4299      	cmp	r1, r3
  40855a:	f280 80a1 	bge.w	4086a0 <__gethex+0x2d0>
  40855e:	1a5d      	subs	r5, r3, r1
  408560:	42ac      	cmp	r4, r5
  408562:	f300 80fd 	bgt.w	408760 <__gethex+0x390>
  408566:	68c2      	ldr	r2, [r0, #12]
  408568:	2a02      	cmp	r2, #2
  40856a:	f000 8186 	beq.w	40887a <__gethex+0x4aa>
  40856e:	2a03      	cmp	r2, #3
  408570:	f000 8154 	beq.w	40881c <__gethex+0x44c>
  408574:	2a01      	cmp	r2, #1
  408576:	f000 8171 	beq.w	40885c <__gethex+0x48c>
  40857a:	9807      	ldr	r0, [sp, #28]
  40857c:	9905      	ldr	r1, [sp, #20]
  40857e:	f000 fef9 	bl	409374 <_Bfree>
  408582:	9a14      	ldr	r2, [sp, #80]	; 0x50
  408584:	2300      	movs	r3, #0
  408586:	6013      	str	r3, [r2, #0]
  408588:	2050      	movs	r0, #80	; 0x50
  40858a:	e777      	b.n	40847c <__gethex+0xac>
  40858c:	f8cb 9000 	str.w	r9, [fp]
  408590:	f04f 0900 	mov.w	r9, #0
  408594:	f10b 0b04 	add.w	fp, fp, #4
  408598:	464a      	mov	r2, r9
  40859a:	2704      	movs	r7, #4
  40859c:	e797      	b.n	4084ce <__gethex+0xfe>
  40859e:	7863      	ldrb	r3, [r4, #1]
  4085a0:	2b2b      	cmp	r3, #43	; 0x2b
  4085a2:	f000 8096 	beq.w	4086d2 <__gethex+0x302>
  4085a6:	2b2d      	cmp	r3, #45	; 0x2d
  4085a8:	d06f      	beq.n	40868a <__gethex+0x2ba>
  4085aa:	1c60      	adds	r0, r4, #1
  4085ac:	f04f 0b00 	mov.w	fp, #0
  4085b0:	5cf2      	ldrb	r2, [r6, r3]
  4085b2:	4b49      	ldr	r3, [pc, #292]	; (4086d8 <__gethex+0x308>)
  4085b4:	1e51      	subs	r1, r2, #1
  4085b6:	2918      	cmp	r1, #24
  4085b8:	f63f af56 	bhi.w	408468 <__gethex+0x98>
  4085bc:	7841      	ldrb	r1, [r0, #1]
  4085be:	3a10      	subs	r2, #16
  4085c0:	5c59      	ldrb	r1, [r3, r1]
  4085c2:	1c43      	adds	r3, r0, #1
  4085c4:	f101 3cff 	add.w	ip, r1, #4294967295
  4085c8:	f1bc 0f18 	cmp.w	ip, #24
  4085cc:	d812      	bhi.n	4085f4 <__gethex+0x224>
  4085ce:	3002      	adds	r0, #2
  4085d0:	f890 c000 	ldrb.w	ip, [r0]
  4085d4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  4085d8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  4085dc:	f816 100c 	ldrb.w	r1, [r6, ip]
  4085e0:	4603      	mov	r3, r0
  4085e2:	f101 3cff 	add.w	ip, r1, #4294967295
  4085e6:	f1bc 0f18 	cmp.w	ip, #24
  4085ea:	f1a2 0210 	sub.w	r2, r2, #16
  4085ee:	f100 0001 	add.w	r0, r0, #1
  4085f2:	d9ed      	bls.n	4085d0 <__gethex+0x200>
  4085f4:	f1bb 0f00 	cmp.w	fp, #0
  4085f8:	d000      	beq.n	4085fc <__gethex+0x22c>
  4085fa:	4252      	negs	r2, r2
  4085fc:	9804      	ldr	r0, [sp, #16]
  4085fe:	4410      	add	r0, r2
  408600:	9004      	str	r0, [sp, #16]
  408602:	e732      	b.n	40846a <__gethex+0x9a>
  408604:	4628      	mov	r0, r5
  408606:	9902      	ldr	r1, [sp, #8]
  408608:	9a03      	ldr	r2, [sp, #12]
  40860a:	f001 fd6b 	bl	40a0e4 <strncmp>
  40860e:	2800      	cmp	r0, #0
  408610:	d140      	bne.n	408694 <__gethex+0x2c4>
  408612:	9803      	ldr	r0, [sp, #12]
  408614:	5c2b      	ldrb	r3, [r5, r0]
  408616:	4604      	mov	r4, r0
  408618:	5cf2      	ldrb	r2, [r6, r3]
  40861a:	442c      	add	r4, r5
  40861c:	2a00      	cmp	r2, #0
  40861e:	f000 8097 	beq.w	408750 <__gethex+0x380>
  408622:	2b30      	cmp	r3, #48	; 0x30
  408624:	f040 8142 	bne.w	4088ac <__gethex+0x4dc>
  408628:	1c62      	adds	r2, r4, #1
  40862a:	7813      	ldrb	r3, [r2, #0]
  40862c:	4615      	mov	r5, r2
  40862e:	2b30      	cmp	r3, #48	; 0x30
  408630:	f102 0201 	add.w	r2, r2, #1
  408634:	d0f9      	beq.n	40862a <__gethex+0x25a>
  408636:	5cf3      	ldrb	r3, [r6, r3]
  408638:	f1d3 0901 	rsbs	r9, r3, #1
  40863c:	46a3      	mov	fp, r4
  40863e:	bf38      	it	cc
  408640:	f04f 0900 	movcc.w	r9, #0
  408644:	2701      	movs	r7, #1
  408646:	e6ef      	b.n	408428 <__gethex+0x58>
  408648:	4447      	add	r7, r8
  40864a:	f857 0c04 	ldr.w	r0, [r7, #-4]
  40864e:	f000 ff31 	bl	4094b4 <__hi0bits>
  408652:	f1c4 0320 	rsb	r3, r4, #32
  408656:	4298      	cmp	r0, r3
  408658:	f280 80dc 	bge.w	408814 <__gethex+0x444>
  40865c:	9805      	ldr	r0, [sp, #20]
  40865e:	2101      	movs	r1, #1
  408660:	f7ff fe66 	bl	408330 <rshift>
  408664:	9806      	ldr	r0, [sp, #24]
  408666:	9904      	ldr	r1, [sp, #16]
  408668:	6883      	ldr	r3, [r0, #8]
  40866a:	3101      	adds	r1, #1
  40866c:	4299      	cmp	r1, r3
  40866e:	9104      	str	r1, [sp, #16]
  408670:	f340 80d0 	ble.w	408814 <__gethex+0x444>
  408674:	9807      	ldr	r0, [sp, #28]
  408676:	9905      	ldr	r1, [sp, #20]
  408678:	f000 fe7c 	bl	409374 <_Bfree>
  40867c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40867e:	2300      	movs	r3, #0
  408680:	20a3      	movs	r0, #163	; 0xa3
  408682:	6013      	str	r3, [r2, #0]
  408684:	b00b      	add	sp, #44	; 0x2c
  408686:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40868a:	f04f 0b01 	mov.w	fp, #1
  40868e:	78a3      	ldrb	r3, [r4, #2]
  408690:	1ca0      	adds	r0, r4, #2
  408692:	e78d      	b.n	4085b0 <__gethex+0x1e0>
  408694:	9404      	str	r4, [sp, #16]
  408696:	782b      	ldrb	r3, [r5, #0]
  408698:	462c      	mov	r4, r5
  40869a:	f04f 0901 	mov.w	r9, #1
  40869e:	e6dd      	b.n	40845c <__gethex+0x8c>
  4086a0:	2501      	movs	r5, #1
  4086a2:	b166      	cbz	r6, 4086be <__gethex+0x2ee>
  4086a4:	9806      	ldr	r0, [sp, #24]
  4086a6:	68c3      	ldr	r3, [r0, #12]
  4086a8:	2b02      	cmp	r3, #2
  4086aa:	f000 808a 	beq.w	4087c2 <__gethex+0x3f2>
  4086ae:	2b03      	cmp	r3, #3
  4086b0:	f000 808b 	beq.w	4087ca <__gethex+0x3fa>
  4086b4:	2b01      	cmp	r3, #1
  4086b6:	f000 80c1 	beq.w	40883c <__gethex+0x46c>
  4086ba:	f045 0510 	orr.w	r5, r5, #16
  4086be:	9b05      	ldr	r3, [sp, #20]
  4086c0:	9814      	ldr	r0, [sp, #80]	; 0x50
  4086c2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4086c4:	6003      	str	r3, [r0, #0]
  4086c6:	9b04      	ldr	r3, [sp, #16]
  4086c8:	4628      	mov	r0, r5
  4086ca:	600b      	str	r3, [r1, #0]
  4086cc:	b00b      	add	sp, #44	; 0x2c
  4086ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4086d2:	f04f 0b00 	mov.w	fp, #0
  4086d6:	e7da      	b.n	40868e <__gethex+0x2be>
  4086d8:	0040b038 	.word	0x0040b038
  4086dc:	1b05      	subs	r5, r0, r4
  4086de:	4629      	mov	r1, r5
  4086e0:	9805      	ldr	r0, [sp, #20]
  4086e2:	f001 fa3f 	bl	409b64 <__any_on>
  4086e6:	2800      	cmp	r0, #0
  4086e8:	d036      	beq.n	408758 <__gethex+0x388>
  4086ea:	1e6b      	subs	r3, r5, #1
  4086ec:	f003 011f 	and.w	r1, r3, #31
  4086f0:	2601      	movs	r6, #1
  4086f2:	fa06 f101 	lsl.w	r1, r6, r1
  4086f6:	9808      	ldr	r0, [sp, #32]
  4086f8:	115a      	asrs	r2, r3, #5
  4086fa:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  4086fe:	4211      	tst	r1, r2
  408700:	d00a      	beq.n	408718 <__gethex+0x348>
  408702:	42b3      	cmp	r3, r6
  408704:	f340 80a8 	ble.w	408858 <__gethex+0x488>
  408708:	9805      	ldr	r0, [sp, #20]
  40870a:	1ea9      	subs	r1, r5, #2
  40870c:	f001 fa2a 	bl	409b64 <__any_on>
  408710:	2800      	cmp	r0, #0
  408712:	f000 80a1 	beq.w	408858 <__gethex+0x488>
  408716:	2603      	movs	r6, #3
  408718:	9b04      	ldr	r3, [sp, #16]
  40871a:	4629      	mov	r1, r5
  40871c:	442b      	add	r3, r5
  40871e:	9805      	ldr	r0, [sp, #20]
  408720:	9304      	str	r3, [sp, #16]
  408722:	f7ff fe05 	bl	408330 <rshift>
  408726:	e70e      	b.n	408546 <__gethex+0x176>
  408728:	f8cd b010 	str.w	fp, [sp, #16]
  40872c:	e696      	b.n	40845c <__gethex+0x8c>
  40872e:	1a25      	subs	r5, r4, r0
  408730:	9905      	ldr	r1, [sp, #20]
  408732:	462a      	mov	r2, r5
  408734:	9807      	ldr	r0, [sp, #28]
  408736:	f001 f801 	bl	40973c <__lshift>
  40873a:	9b04      	ldr	r3, [sp, #16]
  40873c:	9005      	str	r0, [sp, #20]
  40873e:	1b5b      	subs	r3, r3, r5
  408740:	9304      	str	r3, [sp, #16]
  408742:	f100 0314 	add.w	r3, r0, #20
  408746:	9308      	str	r3, [sp, #32]
  408748:	2600      	movs	r6, #0
  40874a:	e6fc      	b.n	408546 <__gethex+0x176>
  40874c:	2700      	movs	r7, #0
  40874e:	e661      	b.n	408414 <__gethex+0x44>
  408750:	9204      	str	r2, [sp, #16]
  408752:	f04f 0901 	mov.w	r9, #1
  408756:	e681      	b.n	40845c <__gethex+0x8c>
  408758:	4606      	mov	r6, r0
  40875a:	e7dd      	b.n	408718 <__gethex+0x348>
  40875c:	462c      	mov	r4, r5
  40875e:	e66d      	b.n	40843c <__gethex+0x6c>
  408760:	1e6f      	subs	r7, r5, #1
  408762:	2e00      	cmp	r6, #0
  408764:	d158      	bne.n	408818 <__gethex+0x448>
  408766:	2f00      	cmp	r7, #0
  408768:	dd04      	ble.n	408774 <__gethex+0x3a4>
  40876a:	9805      	ldr	r0, [sp, #20]
  40876c:	4639      	mov	r1, r7
  40876e:	f001 f9f9 	bl	409b64 <__any_on>
  408772:	4606      	mov	r6, r0
  408774:	f007 031f 	and.w	r3, r7, #31
  408778:	2201      	movs	r2, #1
  40877a:	409a      	lsls	r2, r3
  40877c:	9808      	ldr	r0, [sp, #32]
  40877e:	117f      	asrs	r7, r7, #5
  408780:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  408784:	4629      	mov	r1, r5
  408786:	421a      	tst	r2, r3
  408788:	9805      	ldr	r0, [sp, #20]
  40878a:	bf18      	it	ne
  40878c:	f046 0602 	orrne.w	r6, r6, #2
  408790:	f7ff fdce 	bl	408330 <rshift>
  408794:	9b06      	ldr	r3, [sp, #24]
  408796:	1b64      	subs	r4, r4, r5
  408798:	685b      	ldr	r3, [r3, #4]
  40879a:	2502      	movs	r5, #2
  40879c:	9304      	str	r3, [sp, #16]
  40879e:	e780      	b.n	4086a2 <__gethex+0x2d2>
  4087a0:	9903      	ldr	r1, [sp, #12]
  4087a2:	5c63      	ldrb	r3, [r4, r1]
  4087a4:	468b      	mov	fp, r1
  4087a6:	5cf2      	ldrb	r2, [r6, r3]
  4087a8:	44a3      	add	fp, r4
  4087aa:	2a00      	cmp	r2, #0
  4087ac:	f000 8081 	beq.w	4088b2 <__gethex+0x4e2>
  4087b0:	f10b 0201 	add.w	r2, fp, #1
  4087b4:	7813      	ldrb	r3, [r2, #0]
  4087b6:	4614      	mov	r4, r2
  4087b8:	5cf1      	ldrb	r1, [r6, r3]
  4087ba:	3201      	adds	r2, #1
  4087bc:	2900      	cmp	r1, #0
  4087be:	d1f9      	bne.n	4087b4 <__gethex+0x3e4>
  4087c0:	e647      	b.n	408452 <__gethex+0x82>
  4087c2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  4087c4:	f1c2 0201 	rsb	r2, r2, #1
  4087c8:	9215      	str	r2, [sp, #84]	; 0x54
  4087ca:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4087cc:	2b00      	cmp	r3, #0
  4087ce:	f43f af74 	beq.w	4086ba <__gethex+0x2ea>
  4087d2:	9b05      	ldr	r3, [sp, #20]
  4087d4:	2000      	movs	r0, #0
  4087d6:	691e      	ldr	r6, [r3, #16]
  4087d8:	9b08      	ldr	r3, [sp, #32]
  4087da:	ea4f 0886 	mov.w	r8, r6, lsl #2
  4087de:	461f      	mov	r7, r3
  4087e0:	4447      	add	r7, r8
  4087e2:	e003      	b.n	4087ec <__gethex+0x41c>
  4087e4:	429f      	cmp	r7, r3
  4087e6:	f843 0c04 	str.w	r0, [r3, #-4]
  4087ea:	d94a      	bls.n	408882 <__gethex+0x4b2>
  4087ec:	4619      	mov	r1, r3
  4087ee:	f853 2b04 	ldr.w	r2, [r3], #4
  4087f2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4087f6:	d0f5      	beq.n	4087e4 <__gethex+0x414>
  4087f8:	3201      	adds	r2, #1
  4087fa:	9f08      	ldr	r7, [sp, #32]
  4087fc:	600a      	str	r2, [r1, #0]
  4087fe:	2d02      	cmp	r5, #2
  408800:	d04d      	beq.n	40889e <__gethex+0x4ce>
  408802:	9a05      	ldr	r2, [sp, #20]
  408804:	6913      	ldr	r3, [r2, #16]
  408806:	429e      	cmp	r6, r3
  408808:	f6ff af28 	blt.w	40865c <__gethex+0x28c>
  40880c:	f014 041f 	ands.w	r4, r4, #31
  408810:	f47f af1a 	bne.w	408648 <__gethex+0x278>
  408814:	2521      	movs	r5, #33	; 0x21
  408816:	e752      	b.n	4086be <__gethex+0x2ee>
  408818:	2601      	movs	r6, #1
  40881a:	e7ab      	b.n	408774 <__gethex+0x3a4>
  40881c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40881e:	2900      	cmp	r1, #0
  408820:	f43f aeab 	beq.w	40857a <__gethex+0x1aa>
  408824:	9809      	ldr	r0, [sp, #36]	; 0x24
  408826:	2201      	movs	r2, #1
  408828:	6003      	str	r3, [r0, #0]
  40882a:	9b05      	ldr	r3, [sp, #20]
  40882c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40882e:	611a      	str	r2, [r3, #16]
  408830:	9b08      	ldr	r3, [sp, #32]
  408832:	2062      	movs	r0, #98	; 0x62
  408834:	601a      	str	r2, [r3, #0]
  408836:	9b05      	ldr	r3, [sp, #20]
  408838:	600b      	str	r3, [r1, #0]
  40883a:	e61f      	b.n	40847c <__gethex+0xac>
  40883c:	07b2      	lsls	r2, r6, #30
  40883e:	f57f af3c 	bpl.w	4086ba <__gethex+0x2ea>
  408842:	9908      	ldr	r1, [sp, #32]
  408844:	680b      	ldr	r3, [r1, #0]
  408846:	4333      	orrs	r3, r6
  408848:	07db      	lsls	r3, r3, #31
  40884a:	d4c2      	bmi.n	4087d2 <__gethex+0x402>
  40884c:	e735      	b.n	4086ba <__gethex+0x2ea>
  40884e:	f8dd b020 	ldr.w	fp, [sp, #32]
  408852:	f04f 0900 	mov.w	r9, #0
  408856:	e660      	b.n	40851a <__gethex+0x14a>
  408858:	2602      	movs	r6, #2
  40885a:	e75d      	b.n	408718 <__gethex+0x348>
  40885c:	42a5      	cmp	r5, r4
  40885e:	f47f ae8c 	bne.w	40857a <__gethex+0x1aa>
  408862:	2c01      	cmp	r4, #1
  408864:	ddde      	ble.n	408824 <__gethex+0x454>
  408866:	1e61      	subs	r1, r4, #1
  408868:	9805      	ldr	r0, [sp, #20]
  40886a:	f001 f97b 	bl	409b64 <__any_on>
  40886e:	2800      	cmp	r0, #0
  408870:	f43f ae83 	beq.w	40857a <__gethex+0x1aa>
  408874:	9a06      	ldr	r2, [sp, #24]
  408876:	6853      	ldr	r3, [r2, #4]
  408878:	e7d4      	b.n	408824 <__gethex+0x454>
  40887a:	9815      	ldr	r0, [sp, #84]	; 0x54
  40887c:	2800      	cmp	r0, #0
  40887e:	d0d1      	beq.n	408824 <__gethex+0x454>
  408880:	e67b      	b.n	40857a <__gethex+0x1aa>
  408882:	9805      	ldr	r0, [sp, #20]
  408884:	6883      	ldr	r3, [r0, #8]
  408886:	429e      	cmp	r6, r3
  408888:	da15      	bge.n	4088b6 <__gethex+0x4e6>
  40888a:	9f08      	ldr	r7, [sp, #32]
  40888c:	4633      	mov	r3, r6
  40888e:	9805      	ldr	r0, [sp, #20]
  408890:	1c5a      	adds	r2, r3, #1
  408892:	2101      	movs	r1, #1
  408894:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  408898:	6102      	str	r2, [r0, #16]
  40889a:	6159      	str	r1, [r3, #20]
  40889c:	e7af      	b.n	4087fe <__gethex+0x42e>
  40889e:	9906      	ldr	r1, [sp, #24]
  4088a0:	680b      	ldr	r3, [r1, #0]
  4088a2:	3b01      	subs	r3, #1
  4088a4:	42a3      	cmp	r3, r4
  4088a6:	d01c      	beq.n	4088e2 <__gethex+0x512>
  4088a8:	2522      	movs	r5, #34	; 0x22
  4088aa:	e708      	b.n	4086be <__gethex+0x2ee>
  4088ac:	4613      	mov	r3, r2
  4088ae:	4625      	mov	r5, r4
  4088b0:	e6c2      	b.n	408638 <__gethex+0x268>
  4088b2:	465c      	mov	r4, fp
  4088b4:	e5cd      	b.n	408452 <__gethex+0x82>
  4088b6:	6841      	ldr	r1, [r0, #4]
  4088b8:	9807      	ldr	r0, [sp, #28]
  4088ba:	3101      	adds	r1, #1
  4088bc:	f000 fd34 	bl	409328 <_Balloc>
  4088c0:	9905      	ldr	r1, [sp, #20]
  4088c2:	4607      	mov	r7, r0
  4088c4:	690b      	ldr	r3, [r1, #16]
  4088c6:	300c      	adds	r0, #12
  4088c8:	1c9a      	adds	r2, r3, #2
  4088ca:	0092      	lsls	r2, r2, #2
  4088cc:	310c      	adds	r1, #12
  4088ce:	f000 fc4b 	bl	409168 <memcpy>
  4088d2:	9807      	ldr	r0, [sp, #28]
  4088d4:	9905      	ldr	r1, [sp, #20]
  4088d6:	f000 fd4d 	bl	409374 <_Bfree>
  4088da:	9705      	str	r7, [sp, #20]
  4088dc:	693b      	ldr	r3, [r7, #16]
  4088de:	3714      	adds	r7, #20
  4088e0:	e7d5      	b.n	40888e <__gethex+0x4be>
  4088e2:	f004 031f 	and.w	r3, r4, #31
  4088e6:	2201      	movs	r2, #1
  4088e8:	409a      	lsls	r2, r3
  4088ea:	1164      	asrs	r4, r4, #5
  4088ec:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  4088f0:	421a      	tst	r2, r3
  4088f2:	bf14      	ite	ne
  4088f4:	2521      	movne	r5, #33	; 0x21
  4088f6:	2522      	moveq	r5, #34	; 0x22
  4088f8:	e6e1      	b.n	4086be <__gethex+0x2ee>
  4088fa:	bf00      	nop

004088fc <__hexnan>:
  4088fc:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408900:	680b      	ldr	r3, [r1, #0]
  408902:	4691      	mov	r9, r2
  408904:	115a      	asrs	r2, r3, #5
  408906:	b084      	sub	sp, #16
  408908:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  40890c:	f013 031f 	ands.w	r3, r3, #31
  408910:	9200      	str	r2, [sp, #0]
  408912:	bf18      	it	ne
  408914:	3204      	addne	r2, #4
  408916:	9001      	str	r0, [sp, #4]
  408918:	bf18      	it	ne
  40891a:	9200      	strne	r2, [sp, #0]
  40891c:	9900      	ldr	r1, [sp, #0]
  40891e:	9a01      	ldr	r2, [sp, #4]
  408920:	9303      	str	r3, [sp, #12]
  408922:	2300      	movs	r3, #0
  408924:	1f0f      	subs	r7, r1, #4
  408926:	f841 3c04 	str.w	r3, [r1, #-4]
  40892a:	6811      	ldr	r1, [r2, #0]
  40892c:	469a      	mov	sl, r3
  40892e:	461d      	mov	r5, r3
  408930:	461e      	mov	r6, r3
  408932:	784b      	ldrb	r3, [r1, #1]
  408934:	46bc      	mov	ip, r7
  408936:	4638      	mov	r0, r7
  408938:	f8df 8150 	ldr.w	r8, [pc, #336]	; 408a8c <__hexnan+0x190>
  40893c:	9702      	str	r7, [sp, #8]
  40893e:	b33b      	cbz	r3, 408990 <__hexnan+0x94>
  408940:	f818 2003 	ldrb.w	r2, [r8, r3]
  408944:	2a00      	cmp	r2, #0
  408946:	d148      	bne.n	4089da <__hexnan+0xde>
  408948:	2b20      	cmp	r3, #32
  40894a:	d866      	bhi.n	408a1a <__hexnan+0x11e>
  40894c:	42ae      	cmp	r6, r5
  40894e:	dd1b      	ble.n	408988 <__hexnan+0x8c>
  408950:	4560      	cmp	r0, ip
  408952:	d215      	bcs.n	408980 <__hexnan+0x84>
  408954:	f1ba 0f07 	cmp.w	sl, #7
  408958:	dc12      	bgt.n	408980 <__hexnan+0x84>
  40895a:	f1ca 0a08 	rsb	sl, sl, #8
  40895e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  408962:	6802      	ldr	r2, [r0, #0]
  408964:	f1ca 0b20 	rsb	fp, sl, #32
  408968:	4603      	mov	r3, r0
  40896a:	685c      	ldr	r4, [r3, #4]
  40896c:	fa04 f70b 	lsl.w	r7, r4, fp
  408970:	4317      	orrs	r7, r2
  408972:	fa24 f20a 	lsr.w	r2, r4, sl
  408976:	601f      	str	r7, [r3, #0]
  408978:	f843 2f04 	str.w	r2, [r3, #4]!
  40897c:	459c      	cmp	ip, r3
  40897e:	d8f4      	bhi.n	40896a <__hexnan+0x6e>
  408980:	4548      	cmp	r0, r9
  408982:	d841      	bhi.n	408a08 <__hexnan+0x10c>
  408984:	f04f 0a08 	mov.w	sl, #8
  408988:	3101      	adds	r1, #1
  40898a:	784b      	ldrb	r3, [r1, #1]
  40898c:	2b00      	cmp	r3, #0
  40898e:	d1d7      	bne.n	408940 <__hexnan+0x44>
  408990:	9f02      	ldr	r7, [sp, #8]
  408992:	2e00      	cmp	r6, #0
  408994:	d044      	beq.n	408a20 <__hexnan+0x124>
  408996:	4560      	cmp	r0, ip
  408998:	d202      	bcs.n	4089a0 <__hexnan+0xa4>
  40899a:	f1ba 0f07 	cmp.w	sl, #7
  40899e:	dd61      	ble.n	408a64 <__hexnan+0x168>
  4089a0:	4581      	cmp	r9, r0
  4089a2:	d242      	bcs.n	408a2a <__hexnan+0x12e>
  4089a4:	464b      	mov	r3, r9
  4089a6:	f850 2b04 	ldr.w	r2, [r0], #4
  4089aa:	4287      	cmp	r7, r0
  4089ac:	f843 2b04 	str.w	r2, [r3], #4
  4089b0:	d2f9      	bcs.n	4089a6 <__hexnan+0xaa>
  4089b2:	2200      	movs	r2, #0
  4089b4:	f843 2b04 	str.w	r2, [r3], #4
  4089b8:	429f      	cmp	r7, r3
  4089ba:	d2fb      	bcs.n	4089b4 <__hexnan+0xb8>
  4089bc:	9900      	ldr	r1, [sp, #0]
  4089be:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4089c2:	b92b      	cbnz	r3, 4089d0 <__hexnan+0xd4>
  4089c4:	45b9      	cmp	r9, r7
  4089c6:	d040      	beq.n	408a4a <__hexnan+0x14e>
  4089c8:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  4089cc:	2b00      	cmp	r3, #0
  4089ce:	d0f9      	beq.n	4089c4 <__hexnan+0xc8>
  4089d0:	2005      	movs	r0, #5
  4089d2:	b004      	add	sp, #16
  4089d4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4089d8:	4770      	bx	lr
  4089da:	f10a 0a01 	add.w	sl, sl, #1
  4089de:	f1ba 0f08 	cmp.w	sl, #8
  4089e2:	f106 0601 	add.w	r6, r6, #1
  4089e6:	dc06      	bgt.n	4089f6 <__hexnan+0xfa>
  4089e8:	6803      	ldr	r3, [r0, #0]
  4089ea:	011b      	lsls	r3, r3, #4
  4089ec:	f002 020f 	and.w	r2, r2, #15
  4089f0:	431a      	orrs	r2, r3
  4089f2:	6002      	str	r2, [r0, #0]
  4089f4:	e7c8      	b.n	408988 <__hexnan+0x8c>
  4089f6:	4548      	cmp	r0, r9
  4089f8:	d9c6      	bls.n	408988 <__hexnan+0x8c>
  4089fa:	2300      	movs	r3, #0
  4089fc:	f840 3c04 	str.w	r3, [r0, #-4]
  408a00:	f04f 0a01 	mov.w	sl, #1
  408a04:	3804      	subs	r0, #4
  408a06:	e7f1      	b.n	4089ec <__hexnan+0xf0>
  408a08:	2300      	movs	r3, #0
  408a0a:	f1a0 0c04 	sub.w	ip, r0, #4
  408a0e:	f840 3c04 	str.w	r3, [r0, #-4]
  408a12:	4635      	mov	r5, r6
  408a14:	4660      	mov	r0, ip
  408a16:	469a      	mov	sl, r3
  408a18:	e7b6      	b.n	408988 <__hexnan+0x8c>
  408a1a:	2b29      	cmp	r3, #41	; 0x29
  408a1c:	9f02      	ldr	r7, [sp, #8]
  408a1e:	d01b      	beq.n	408a58 <__hexnan+0x15c>
  408a20:	2004      	movs	r0, #4
  408a22:	b004      	add	sp, #16
  408a24:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408a28:	4770      	bx	lr
  408a2a:	9a03      	ldr	r2, [sp, #12]
  408a2c:	2a00      	cmp	r2, #0
  408a2e:	d0c5      	beq.n	4089bc <__hexnan+0xc0>
  408a30:	9a03      	ldr	r2, [sp, #12]
  408a32:	9900      	ldr	r1, [sp, #0]
  408a34:	f1c2 0320 	rsb	r3, r2, #32
  408a38:	f04f 32ff 	mov.w	r2, #4294967295
  408a3c:	40da      	lsrs	r2, r3
  408a3e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  408a42:	4013      	ands	r3, r2
  408a44:	f841 3c04 	str.w	r3, [r1, #-4]
  408a48:	e7bb      	b.n	4089c2 <__hexnan+0xc6>
  408a4a:	2301      	movs	r3, #1
  408a4c:	2005      	movs	r0, #5
  408a4e:	603b      	str	r3, [r7, #0]
  408a50:	b004      	add	sp, #16
  408a52:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  408a56:	4770      	bx	lr
  408a58:	9a01      	ldr	r2, [sp, #4]
  408a5a:	3102      	adds	r1, #2
  408a5c:	6011      	str	r1, [r2, #0]
  408a5e:	2e00      	cmp	r6, #0
  408a60:	d199      	bne.n	408996 <__hexnan+0x9a>
  408a62:	e7dd      	b.n	408a20 <__hexnan+0x124>
  408a64:	f1ca 0508 	rsb	r5, sl, #8
  408a68:	00ad      	lsls	r5, r5, #2
  408a6a:	6802      	ldr	r2, [r0, #0]
  408a6c:	f1c5 0620 	rsb	r6, r5, #32
  408a70:	4603      	mov	r3, r0
  408a72:	6859      	ldr	r1, [r3, #4]
  408a74:	fa01 f406 	lsl.w	r4, r1, r6
  408a78:	4314      	orrs	r4, r2
  408a7a:	fa21 f205 	lsr.w	r2, r1, r5
  408a7e:	601c      	str	r4, [r3, #0]
  408a80:	f843 2f04 	str.w	r2, [r3, #4]!
  408a84:	4563      	cmp	r3, ip
  408a86:	d3f4      	bcc.n	408a72 <__hexnan+0x176>
  408a88:	e78a      	b.n	4089a0 <__hexnan+0xa4>
  408a8a:	bf00      	nop
  408a8c:	0040b038 	.word	0x0040b038

00408a90 <__locale_charset>:
  408a90:	4800      	ldr	r0, [pc, #0]	; (408a94 <__locale_charset+0x4>)
  408a92:	4770      	bx	lr
  408a94:	20000570 	.word	0x20000570

00408a98 <__locale_mb_cur_max>:
  408a98:	4b01      	ldr	r3, [pc, #4]	; (408aa0 <__locale_mb_cur_max+0x8>)
  408a9a:	6818      	ldr	r0, [r3, #0]
  408a9c:	4770      	bx	lr
  408a9e:	bf00      	nop
  408aa0:	20000590 	.word	0x20000590

00408aa4 <_localeconv_r>:
  408aa4:	4800      	ldr	r0, [pc, #0]	; (408aa8 <_localeconv_r+0x4>)
  408aa6:	4770      	bx	lr
  408aa8:	20000538 	.word	0x20000538

00408aac <__smakebuf_r>:
  408aac:	b5f0      	push	{r4, r5, r6, r7, lr}
  408aae:	898b      	ldrh	r3, [r1, #12]
  408ab0:	b091      	sub	sp, #68	; 0x44
  408ab2:	b29a      	uxth	r2, r3
  408ab4:	0796      	lsls	r6, r2, #30
  408ab6:	460c      	mov	r4, r1
  408ab8:	4605      	mov	r5, r0
  408aba:	d437      	bmi.n	408b2c <__smakebuf_r+0x80>
  408abc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408ac0:	2900      	cmp	r1, #0
  408ac2:	db17      	blt.n	408af4 <__smakebuf_r+0x48>
  408ac4:	aa01      	add	r2, sp, #4
  408ac6:	f001 fd63 	bl	40a590 <_fstat_r>
  408aca:	2800      	cmp	r0, #0
  408acc:	db10      	blt.n	408af0 <__smakebuf_r+0x44>
  408ace:	9b02      	ldr	r3, [sp, #8]
  408ad0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  408ad4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  408ad8:	424f      	negs	r7, r1
  408ada:	414f      	adcs	r7, r1
  408adc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  408ae0:	d02c      	beq.n	408b3c <__smakebuf_r+0x90>
  408ae2:	89a3      	ldrh	r3, [r4, #12]
  408ae4:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408ae8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408aec:	81a3      	strh	r3, [r4, #12]
  408aee:	e00b      	b.n	408b08 <__smakebuf_r+0x5c>
  408af0:	89a3      	ldrh	r3, [r4, #12]
  408af2:	b29a      	uxth	r2, r3
  408af4:	f012 0f80 	tst.w	r2, #128	; 0x80
  408af8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  408afc:	81a3      	strh	r3, [r4, #12]
  408afe:	bf14      	ite	ne
  408b00:	2640      	movne	r6, #64	; 0x40
  408b02:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  408b06:	2700      	movs	r7, #0
  408b08:	4628      	mov	r0, r5
  408b0a:	4631      	mov	r1, r6
  408b0c:	f000 f846 	bl	408b9c <_malloc_r>
  408b10:	89a3      	ldrh	r3, [r4, #12]
  408b12:	2800      	cmp	r0, #0
  408b14:	d029      	beq.n	408b6a <__smakebuf_r+0xbe>
  408b16:	4a1b      	ldr	r2, [pc, #108]	; (408b84 <__smakebuf_r+0xd8>)
  408b18:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  408b1c:	63ea      	str	r2, [r5, #60]	; 0x3c
  408b1e:	81a3      	strh	r3, [r4, #12]
  408b20:	6020      	str	r0, [r4, #0]
  408b22:	6120      	str	r0, [r4, #16]
  408b24:	6166      	str	r6, [r4, #20]
  408b26:	b9a7      	cbnz	r7, 408b52 <__smakebuf_r+0xa6>
  408b28:	b011      	add	sp, #68	; 0x44
  408b2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408b2c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  408b30:	2201      	movs	r2, #1
  408b32:	600b      	str	r3, [r1, #0]
  408b34:	610b      	str	r3, [r1, #16]
  408b36:	614a      	str	r2, [r1, #20]
  408b38:	b011      	add	sp, #68	; 0x44
  408b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408b3c:	4a12      	ldr	r2, [pc, #72]	; (408b88 <__smakebuf_r+0xdc>)
  408b3e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  408b40:	4293      	cmp	r3, r2
  408b42:	d1ce      	bne.n	408ae2 <__smakebuf_r+0x36>
  408b44:	89a3      	ldrh	r3, [r4, #12]
  408b46:	f44f 6680 	mov.w	r6, #1024	; 0x400
  408b4a:	4333      	orrs	r3, r6
  408b4c:	81a3      	strh	r3, [r4, #12]
  408b4e:	64e6      	str	r6, [r4, #76]	; 0x4c
  408b50:	e7da      	b.n	408b08 <__smakebuf_r+0x5c>
  408b52:	4628      	mov	r0, r5
  408b54:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408b58:	f001 fd2e 	bl	40a5b8 <_isatty_r>
  408b5c:	2800      	cmp	r0, #0
  408b5e:	d0e3      	beq.n	408b28 <__smakebuf_r+0x7c>
  408b60:	89a3      	ldrh	r3, [r4, #12]
  408b62:	f043 0301 	orr.w	r3, r3, #1
  408b66:	81a3      	strh	r3, [r4, #12]
  408b68:	e7de      	b.n	408b28 <__smakebuf_r+0x7c>
  408b6a:	059a      	lsls	r2, r3, #22
  408b6c:	d4dc      	bmi.n	408b28 <__smakebuf_r+0x7c>
  408b6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  408b72:	f043 0302 	orr.w	r3, r3, #2
  408b76:	2101      	movs	r1, #1
  408b78:	81a3      	strh	r3, [r4, #12]
  408b7a:	6022      	str	r2, [r4, #0]
  408b7c:	6122      	str	r2, [r4, #16]
  408b7e:	6161      	str	r1, [r4, #20]
  408b80:	e7d2      	b.n	408b28 <__smakebuf_r+0x7c>
  408b82:	bf00      	nop
  408b84:	00407ba5 	.word	0x00407ba5
  408b88:	0040a05d 	.word	0x0040a05d

00408b8c <malloc>:
  408b8c:	4b02      	ldr	r3, [pc, #8]	; (408b98 <malloc+0xc>)
  408b8e:	4601      	mov	r1, r0
  408b90:	6818      	ldr	r0, [r3, #0]
  408b92:	f000 b803 	b.w	408b9c <_malloc_r>
  408b96:	bf00      	nop
  408b98:	20000530 	.word	0x20000530

00408b9c <_malloc_r>:
  408b9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408ba0:	f101 050b 	add.w	r5, r1, #11
  408ba4:	2d16      	cmp	r5, #22
  408ba6:	b083      	sub	sp, #12
  408ba8:	4606      	mov	r6, r0
  408baa:	d927      	bls.n	408bfc <_malloc_r+0x60>
  408bac:	f035 0507 	bics.w	r5, r5, #7
  408bb0:	d427      	bmi.n	408c02 <_malloc_r+0x66>
  408bb2:	42a9      	cmp	r1, r5
  408bb4:	d825      	bhi.n	408c02 <_malloc_r+0x66>
  408bb6:	4630      	mov	r0, r6
  408bb8:	f000 fbb2 	bl	409320 <__malloc_lock>
  408bbc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  408bc0:	d226      	bcs.n	408c10 <_malloc_r+0x74>
  408bc2:	4fc1      	ldr	r7, [pc, #772]	; (408ec8 <_malloc_r+0x32c>)
  408bc4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  408bc8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  408bcc:	68dc      	ldr	r4, [r3, #12]
  408bce:	429c      	cmp	r4, r3
  408bd0:	f000 81d2 	beq.w	408f78 <_malloc_r+0x3dc>
  408bd4:	6863      	ldr	r3, [r4, #4]
  408bd6:	68e2      	ldr	r2, [r4, #12]
  408bd8:	f023 0303 	bic.w	r3, r3, #3
  408bdc:	4423      	add	r3, r4
  408bde:	6858      	ldr	r0, [r3, #4]
  408be0:	68a1      	ldr	r1, [r4, #8]
  408be2:	f040 0501 	orr.w	r5, r0, #1
  408be6:	60ca      	str	r2, [r1, #12]
  408be8:	4630      	mov	r0, r6
  408bea:	6091      	str	r1, [r2, #8]
  408bec:	605d      	str	r5, [r3, #4]
  408bee:	f000 fb99 	bl	409324 <__malloc_unlock>
  408bf2:	3408      	adds	r4, #8
  408bf4:	4620      	mov	r0, r4
  408bf6:	b003      	add	sp, #12
  408bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408bfc:	2510      	movs	r5, #16
  408bfe:	42a9      	cmp	r1, r5
  408c00:	d9d9      	bls.n	408bb6 <_malloc_r+0x1a>
  408c02:	2400      	movs	r4, #0
  408c04:	230c      	movs	r3, #12
  408c06:	4620      	mov	r0, r4
  408c08:	6033      	str	r3, [r6, #0]
  408c0a:	b003      	add	sp, #12
  408c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c10:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  408c14:	f000 8089 	beq.w	408d2a <_malloc_r+0x18e>
  408c18:	f1bc 0f04 	cmp.w	ip, #4
  408c1c:	f200 8160 	bhi.w	408ee0 <_malloc_r+0x344>
  408c20:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  408c24:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  408c28:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408c2c:	4fa6      	ldr	r7, [pc, #664]	; (408ec8 <_malloc_r+0x32c>)
  408c2e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  408c32:	68cc      	ldr	r4, [r1, #12]
  408c34:	42a1      	cmp	r1, r4
  408c36:	d105      	bne.n	408c44 <_malloc_r+0xa8>
  408c38:	e00c      	b.n	408c54 <_malloc_r+0xb8>
  408c3a:	2b00      	cmp	r3, #0
  408c3c:	da79      	bge.n	408d32 <_malloc_r+0x196>
  408c3e:	68e4      	ldr	r4, [r4, #12]
  408c40:	42a1      	cmp	r1, r4
  408c42:	d007      	beq.n	408c54 <_malloc_r+0xb8>
  408c44:	6862      	ldr	r2, [r4, #4]
  408c46:	f022 0203 	bic.w	r2, r2, #3
  408c4a:	1b53      	subs	r3, r2, r5
  408c4c:	2b0f      	cmp	r3, #15
  408c4e:	ddf4      	ble.n	408c3a <_malloc_r+0x9e>
  408c50:	f10c 3cff 	add.w	ip, ip, #4294967295
  408c54:	f10c 0c01 	add.w	ip, ip, #1
  408c58:	4b9b      	ldr	r3, [pc, #620]	; (408ec8 <_malloc_r+0x32c>)
  408c5a:	693c      	ldr	r4, [r7, #16]
  408c5c:	f103 0e08 	add.w	lr, r3, #8
  408c60:	4574      	cmp	r4, lr
  408c62:	f000 817e 	beq.w	408f62 <_malloc_r+0x3c6>
  408c66:	6861      	ldr	r1, [r4, #4]
  408c68:	f021 0103 	bic.w	r1, r1, #3
  408c6c:	1b4a      	subs	r2, r1, r5
  408c6e:	2a0f      	cmp	r2, #15
  408c70:	f300 8164 	bgt.w	408f3c <_malloc_r+0x3a0>
  408c74:	2a00      	cmp	r2, #0
  408c76:	f8c3 e014 	str.w	lr, [r3, #20]
  408c7a:	f8c3 e010 	str.w	lr, [r3, #16]
  408c7e:	da69      	bge.n	408d54 <_malloc_r+0x1b8>
  408c80:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  408c84:	f080 813a 	bcs.w	408efc <_malloc_r+0x360>
  408c88:	08c9      	lsrs	r1, r1, #3
  408c8a:	108a      	asrs	r2, r1, #2
  408c8c:	f04f 0801 	mov.w	r8, #1
  408c90:	fa08 f802 	lsl.w	r8, r8, r2
  408c94:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  408c98:	685a      	ldr	r2, [r3, #4]
  408c9a:	6888      	ldr	r0, [r1, #8]
  408c9c:	ea48 0202 	orr.w	r2, r8, r2
  408ca0:	60a0      	str	r0, [r4, #8]
  408ca2:	60e1      	str	r1, [r4, #12]
  408ca4:	605a      	str	r2, [r3, #4]
  408ca6:	608c      	str	r4, [r1, #8]
  408ca8:	60c4      	str	r4, [r0, #12]
  408caa:	ea4f 03ac 	mov.w	r3, ip, asr #2
  408cae:	2001      	movs	r0, #1
  408cb0:	4098      	lsls	r0, r3
  408cb2:	4290      	cmp	r0, r2
  408cb4:	d85b      	bhi.n	408d6e <_malloc_r+0x1d2>
  408cb6:	4202      	tst	r2, r0
  408cb8:	d106      	bne.n	408cc8 <_malloc_r+0x12c>
  408cba:	f02c 0c03 	bic.w	ip, ip, #3
  408cbe:	0040      	lsls	r0, r0, #1
  408cc0:	4202      	tst	r2, r0
  408cc2:	f10c 0c04 	add.w	ip, ip, #4
  408cc6:	d0fa      	beq.n	408cbe <_malloc_r+0x122>
  408cc8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  408ccc:	4644      	mov	r4, r8
  408cce:	46e1      	mov	r9, ip
  408cd0:	68e3      	ldr	r3, [r4, #12]
  408cd2:	429c      	cmp	r4, r3
  408cd4:	d107      	bne.n	408ce6 <_malloc_r+0x14a>
  408cd6:	e146      	b.n	408f66 <_malloc_r+0x3ca>
  408cd8:	2a00      	cmp	r2, #0
  408cda:	f280 8157 	bge.w	408f8c <_malloc_r+0x3f0>
  408cde:	68db      	ldr	r3, [r3, #12]
  408ce0:	429c      	cmp	r4, r3
  408ce2:	f000 8140 	beq.w	408f66 <_malloc_r+0x3ca>
  408ce6:	6859      	ldr	r1, [r3, #4]
  408ce8:	f021 0103 	bic.w	r1, r1, #3
  408cec:	1b4a      	subs	r2, r1, r5
  408cee:	2a0f      	cmp	r2, #15
  408cf0:	ddf2      	ble.n	408cd8 <_malloc_r+0x13c>
  408cf2:	461c      	mov	r4, r3
  408cf4:	f854 cf08 	ldr.w	ip, [r4, #8]!
  408cf8:	68d9      	ldr	r1, [r3, #12]
  408cfa:	f045 0901 	orr.w	r9, r5, #1
  408cfe:	f042 0801 	orr.w	r8, r2, #1
  408d02:	441d      	add	r5, r3
  408d04:	f8c3 9004 	str.w	r9, [r3, #4]
  408d08:	4630      	mov	r0, r6
  408d0a:	f8cc 100c 	str.w	r1, [ip, #12]
  408d0e:	f8c1 c008 	str.w	ip, [r1, #8]
  408d12:	617d      	str	r5, [r7, #20]
  408d14:	613d      	str	r5, [r7, #16]
  408d16:	f8c5 e00c 	str.w	lr, [r5, #12]
  408d1a:	f8c5 e008 	str.w	lr, [r5, #8]
  408d1e:	f8c5 8004 	str.w	r8, [r5, #4]
  408d22:	50aa      	str	r2, [r5, r2]
  408d24:	f000 fafe 	bl	409324 <__malloc_unlock>
  408d28:	e764      	b.n	408bf4 <_malloc_r+0x58>
  408d2a:	217e      	movs	r1, #126	; 0x7e
  408d2c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  408d30:	e77c      	b.n	408c2c <_malloc_r+0x90>
  408d32:	4422      	add	r2, r4
  408d34:	6850      	ldr	r0, [r2, #4]
  408d36:	68e3      	ldr	r3, [r4, #12]
  408d38:	68a1      	ldr	r1, [r4, #8]
  408d3a:	f040 0501 	orr.w	r5, r0, #1
  408d3e:	60cb      	str	r3, [r1, #12]
  408d40:	4630      	mov	r0, r6
  408d42:	6099      	str	r1, [r3, #8]
  408d44:	6055      	str	r5, [r2, #4]
  408d46:	f000 faed 	bl	409324 <__malloc_unlock>
  408d4a:	3408      	adds	r4, #8
  408d4c:	4620      	mov	r0, r4
  408d4e:	b003      	add	sp, #12
  408d50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d54:	4421      	add	r1, r4
  408d56:	684b      	ldr	r3, [r1, #4]
  408d58:	4630      	mov	r0, r6
  408d5a:	f043 0301 	orr.w	r3, r3, #1
  408d5e:	604b      	str	r3, [r1, #4]
  408d60:	f000 fae0 	bl	409324 <__malloc_unlock>
  408d64:	3408      	adds	r4, #8
  408d66:	4620      	mov	r0, r4
  408d68:	b003      	add	sp, #12
  408d6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d6e:	68bc      	ldr	r4, [r7, #8]
  408d70:	6863      	ldr	r3, [r4, #4]
  408d72:	f023 0903 	bic.w	r9, r3, #3
  408d76:	45a9      	cmp	r9, r5
  408d78:	d304      	bcc.n	408d84 <_malloc_r+0x1e8>
  408d7a:	ebc5 0309 	rsb	r3, r5, r9
  408d7e:	2b0f      	cmp	r3, #15
  408d80:	f300 8091 	bgt.w	408ea6 <_malloc_r+0x30a>
  408d84:	4b51      	ldr	r3, [pc, #324]	; (408ecc <_malloc_r+0x330>)
  408d86:	4a52      	ldr	r2, [pc, #328]	; (408ed0 <_malloc_r+0x334>)
  408d88:	6819      	ldr	r1, [r3, #0]
  408d8a:	6813      	ldr	r3, [r2, #0]
  408d8c:	eb05 0a01 	add.w	sl, r5, r1
  408d90:	3301      	adds	r3, #1
  408d92:	eb04 0b09 	add.w	fp, r4, r9
  408d96:	f000 8161 	beq.w	40905c <_malloc_r+0x4c0>
  408d9a:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  408d9e:	f10a 0a0f 	add.w	sl, sl, #15
  408da2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  408da6:	f02a 0a0f 	bic.w	sl, sl, #15
  408daa:	4630      	mov	r0, r6
  408dac:	4651      	mov	r1, sl
  408dae:	9201      	str	r2, [sp, #4]
  408db0:	f001 f910 	bl	409fd4 <_sbrk_r>
  408db4:	f1b0 3fff 	cmp.w	r0, #4294967295
  408db8:	4680      	mov	r8, r0
  408dba:	9a01      	ldr	r2, [sp, #4]
  408dbc:	f000 8101 	beq.w	408fc2 <_malloc_r+0x426>
  408dc0:	4583      	cmp	fp, r0
  408dc2:	f200 80fb 	bhi.w	408fbc <_malloc_r+0x420>
  408dc6:	f8df c114 	ldr.w	ip, [pc, #276]	; 408edc <_malloc_r+0x340>
  408dca:	45c3      	cmp	fp, r8
  408dcc:	f8dc 3000 	ldr.w	r3, [ip]
  408dd0:	4453      	add	r3, sl
  408dd2:	f8cc 3000 	str.w	r3, [ip]
  408dd6:	f000 814a 	beq.w	40906e <_malloc_r+0x4d2>
  408dda:	6812      	ldr	r2, [r2, #0]
  408ddc:	493c      	ldr	r1, [pc, #240]	; (408ed0 <_malloc_r+0x334>)
  408dde:	3201      	adds	r2, #1
  408de0:	bf1b      	ittet	ne
  408de2:	ebcb 0b08 	rsbne	fp, fp, r8
  408de6:	445b      	addne	r3, fp
  408de8:	f8c1 8000 	streq.w	r8, [r1]
  408dec:	f8cc 3000 	strne.w	r3, [ip]
  408df0:	f018 0307 	ands.w	r3, r8, #7
  408df4:	f000 8114 	beq.w	409020 <_malloc_r+0x484>
  408df8:	f1c3 0208 	rsb	r2, r3, #8
  408dfc:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  408e00:	4490      	add	r8, r2
  408e02:	3308      	adds	r3, #8
  408e04:	44c2      	add	sl, r8
  408e06:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  408e0a:	ebca 0a03 	rsb	sl, sl, r3
  408e0e:	4651      	mov	r1, sl
  408e10:	4630      	mov	r0, r6
  408e12:	f8cd c004 	str.w	ip, [sp, #4]
  408e16:	f001 f8dd 	bl	409fd4 <_sbrk_r>
  408e1a:	1c43      	adds	r3, r0, #1
  408e1c:	f8dd c004 	ldr.w	ip, [sp, #4]
  408e20:	f000 8135 	beq.w	40908e <_malloc_r+0x4f2>
  408e24:	ebc8 0200 	rsb	r2, r8, r0
  408e28:	4452      	add	r2, sl
  408e2a:	f042 0201 	orr.w	r2, r2, #1
  408e2e:	f8dc 3000 	ldr.w	r3, [ip]
  408e32:	42bc      	cmp	r4, r7
  408e34:	4453      	add	r3, sl
  408e36:	f8c7 8008 	str.w	r8, [r7, #8]
  408e3a:	f8cc 3000 	str.w	r3, [ip]
  408e3e:	f8c8 2004 	str.w	r2, [r8, #4]
  408e42:	f8df a098 	ldr.w	sl, [pc, #152]	; 408edc <_malloc_r+0x340>
  408e46:	d015      	beq.n	408e74 <_malloc_r+0x2d8>
  408e48:	f1b9 0f0f 	cmp.w	r9, #15
  408e4c:	f240 80eb 	bls.w	409026 <_malloc_r+0x48a>
  408e50:	6861      	ldr	r1, [r4, #4]
  408e52:	f1a9 020c 	sub.w	r2, r9, #12
  408e56:	f022 0207 	bic.w	r2, r2, #7
  408e5a:	f001 0101 	and.w	r1, r1, #1
  408e5e:	ea42 0e01 	orr.w	lr, r2, r1
  408e62:	2005      	movs	r0, #5
  408e64:	18a1      	adds	r1, r4, r2
  408e66:	2a0f      	cmp	r2, #15
  408e68:	f8c4 e004 	str.w	lr, [r4, #4]
  408e6c:	6048      	str	r0, [r1, #4]
  408e6e:	6088      	str	r0, [r1, #8]
  408e70:	f200 8111 	bhi.w	409096 <_malloc_r+0x4fa>
  408e74:	4a17      	ldr	r2, [pc, #92]	; (408ed4 <_malloc_r+0x338>)
  408e76:	68bc      	ldr	r4, [r7, #8]
  408e78:	6811      	ldr	r1, [r2, #0]
  408e7a:	428b      	cmp	r3, r1
  408e7c:	bf88      	it	hi
  408e7e:	6013      	strhi	r3, [r2, #0]
  408e80:	4a15      	ldr	r2, [pc, #84]	; (408ed8 <_malloc_r+0x33c>)
  408e82:	6811      	ldr	r1, [r2, #0]
  408e84:	428b      	cmp	r3, r1
  408e86:	bf88      	it	hi
  408e88:	6013      	strhi	r3, [r2, #0]
  408e8a:	6862      	ldr	r2, [r4, #4]
  408e8c:	f022 0203 	bic.w	r2, r2, #3
  408e90:	4295      	cmp	r5, r2
  408e92:	ebc5 0302 	rsb	r3, r5, r2
  408e96:	d801      	bhi.n	408e9c <_malloc_r+0x300>
  408e98:	2b0f      	cmp	r3, #15
  408e9a:	dc04      	bgt.n	408ea6 <_malloc_r+0x30a>
  408e9c:	4630      	mov	r0, r6
  408e9e:	f000 fa41 	bl	409324 <__malloc_unlock>
  408ea2:	2400      	movs	r4, #0
  408ea4:	e6a6      	b.n	408bf4 <_malloc_r+0x58>
  408ea6:	f045 0201 	orr.w	r2, r5, #1
  408eaa:	f043 0301 	orr.w	r3, r3, #1
  408eae:	4425      	add	r5, r4
  408eb0:	6062      	str	r2, [r4, #4]
  408eb2:	4630      	mov	r0, r6
  408eb4:	60bd      	str	r5, [r7, #8]
  408eb6:	606b      	str	r3, [r5, #4]
  408eb8:	f000 fa34 	bl	409324 <__malloc_unlock>
  408ebc:	3408      	adds	r4, #8
  408ebe:	4620      	mov	r0, r4
  408ec0:	b003      	add	sp, #12
  408ec2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408ec6:	bf00      	nop
  408ec8:	20000594 	.word	0x20000594
  408ecc:	20000ab0 	.word	0x20000ab0
  408ed0:	200009a0 	.word	0x200009a0
  408ed4:	20000aac 	.word	0x20000aac
  408ed8:	20000aa8 	.word	0x20000aa8
  408edc:	20000ab4 	.word	0x20000ab4
  408ee0:	f1bc 0f14 	cmp.w	ip, #20
  408ee4:	d961      	bls.n	408faa <_malloc_r+0x40e>
  408ee6:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  408eea:	f200 808f 	bhi.w	40900c <_malloc_r+0x470>
  408eee:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  408ef2:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  408ef6:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408efa:	e697      	b.n	408c2c <_malloc_r+0x90>
  408efc:	0a4b      	lsrs	r3, r1, #9
  408efe:	2b04      	cmp	r3, #4
  408f00:	d958      	bls.n	408fb4 <_malloc_r+0x418>
  408f02:	2b14      	cmp	r3, #20
  408f04:	f200 80ad 	bhi.w	409062 <_malloc_r+0x4c6>
  408f08:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  408f0c:	0050      	lsls	r0, r2, #1
  408f0e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  408f12:	6883      	ldr	r3, [r0, #8]
  408f14:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 4090d0 <_malloc_r+0x534>
  408f18:	4283      	cmp	r3, r0
  408f1a:	f000 808a 	beq.w	409032 <_malloc_r+0x496>
  408f1e:	685a      	ldr	r2, [r3, #4]
  408f20:	f022 0203 	bic.w	r2, r2, #3
  408f24:	4291      	cmp	r1, r2
  408f26:	d202      	bcs.n	408f2e <_malloc_r+0x392>
  408f28:	689b      	ldr	r3, [r3, #8]
  408f2a:	4298      	cmp	r0, r3
  408f2c:	d1f7      	bne.n	408f1e <_malloc_r+0x382>
  408f2e:	68d9      	ldr	r1, [r3, #12]
  408f30:	687a      	ldr	r2, [r7, #4]
  408f32:	60e1      	str	r1, [r4, #12]
  408f34:	60a3      	str	r3, [r4, #8]
  408f36:	608c      	str	r4, [r1, #8]
  408f38:	60dc      	str	r4, [r3, #12]
  408f3a:	e6b6      	b.n	408caa <_malloc_r+0x10e>
  408f3c:	f045 0701 	orr.w	r7, r5, #1
  408f40:	f042 0101 	orr.w	r1, r2, #1
  408f44:	4425      	add	r5, r4
  408f46:	6067      	str	r7, [r4, #4]
  408f48:	4630      	mov	r0, r6
  408f4a:	615d      	str	r5, [r3, #20]
  408f4c:	611d      	str	r5, [r3, #16]
  408f4e:	f8c5 e00c 	str.w	lr, [r5, #12]
  408f52:	f8c5 e008 	str.w	lr, [r5, #8]
  408f56:	6069      	str	r1, [r5, #4]
  408f58:	50aa      	str	r2, [r5, r2]
  408f5a:	3408      	adds	r4, #8
  408f5c:	f000 f9e2 	bl	409324 <__malloc_unlock>
  408f60:	e648      	b.n	408bf4 <_malloc_r+0x58>
  408f62:	685a      	ldr	r2, [r3, #4]
  408f64:	e6a1      	b.n	408caa <_malloc_r+0x10e>
  408f66:	f109 0901 	add.w	r9, r9, #1
  408f6a:	f019 0f03 	tst.w	r9, #3
  408f6e:	f104 0408 	add.w	r4, r4, #8
  408f72:	f47f aead 	bne.w	408cd0 <_malloc_r+0x134>
  408f76:	e02d      	b.n	408fd4 <_malloc_r+0x438>
  408f78:	f104 0308 	add.w	r3, r4, #8
  408f7c:	6964      	ldr	r4, [r4, #20]
  408f7e:	42a3      	cmp	r3, r4
  408f80:	bf08      	it	eq
  408f82:	f10c 0c02 	addeq.w	ip, ip, #2
  408f86:	f43f ae67 	beq.w	408c58 <_malloc_r+0xbc>
  408f8a:	e623      	b.n	408bd4 <_malloc_r+0x38>
  408f8c:	4419      	add	r1, r3
  408f8e:	6848      	ldr	r0, [r1, #4]
  408f90:	461c      	mov	r4, r3
  408f92:	f854 2f08 	ldr.w	r2, [r4, #8]!
  408f96:	68db      	ldr	r3, [r3, #12]
  408f98:	f040 0501 	orr.w	r5, r0, #1
  408f9c:	604d      	str	r5, [r1, #4]
  408f9e:	4630      	mov	r0, r6
  408fa0:	60d3      	str	r3, [r2, #12]
  408fa2:	609a      	str	r2, [r3, #8]
  408fa4:	f000 f9be 	bl	409324 <__malloc_unlock>
  408fa8:	e624      	b.n	408bf4 <_malloc_r+0x58>
  408faa:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  408fae:	ea4f 014c 	mov.w	r1, ip, lsl #1
  408fb2:	e63b      	b.n	408c2c <_malloc_r+0x90>
  408fb4:	098a      	lsrs	r2, r1, #6
  408fb6:	3238      	adds	r2, #56	; 0x38
  408fb8:	0050      	lsls	r0, r2, #1
  408fba:	e7a8      	b.n	408f0e <_malloc_r+0x372>
  408fbc:	42bc      	cmp	r4, r7
  408fbe:	f43f af02 	beq.w	408dc6 <_malloc_r+0x22a>
  408fc2:	68bc      	ldr	r4, [r7, #8]
  408fc4:	6862      	ldr	r2, [r4, #4]
  408fc6:	f022 0203 	bic.w	r2, r2, #3
  408fca:	e761      	b.n	408e90 <_malloc_r+0x2f4>
  408fcc:	f8d8 8000 	ldr.w	r8, [r8]
  408fd0:	4598      	cmp	r8, r3
  408fd2:	d17a      	bne.n	4090ca <_malloc_r+0x52e>
  408fd4:	f01c 0f03 	tst.w	ip, #3
  408fd8:	f1a8 0308 	sub.w	r3, r8, #8
  408fdc:	f10c 3cff 	add.w	ip, ip, #4294967295
  408fe0:	d1f4      	bne.n	408fcc <_malloc_r+0x430>
  408fe2:	687b      	ldr	r3, [r7, #4]
  408fe4:	ea23 0300 	bic.w	r3, r3, r0
  408fe8:	607b      	str	r3, [r7, #4]
  408fea:	0040      	lsls	r0, r0, #1
  408fec:	4298      	cmp	r0, r3
  408fee:	f63f aebe 	bhi.w	408d6e <_malloc_r+0x1d2>
  408ff2:	2800      	cmp	r0, #0
  408ff4:	f43f aebb 	beq.w	408d6e <_malloc_r+0x1d2>
  408ff8:	4203      	tst	r3, r0
  408ffa:	46cc      	mov	ip, r9
  408ffc:	f47f ae64 	bne.w	408cc8 <_malloc_r+0x12c>
  409000:	0040      	lsls	r0, r0, #1
  409002:	4203      	tst	r3, r0
  409004:	f10c 0c04 	add.w	ip, ip, #4
  409008:	d0fa      	beq.n	409000 <_malloc_r+0x464>
  40900a:	e65d      	b.n	408cc8 <_malloc_r+0x12c>
  40900c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  409010:	d819      	bhi.n	409046 <_malloc_r+0x4aa>
  409012:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  409016:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  40901a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40901e:	e605      	b.n	408c2c <_malloc_r+0x90>
  409020:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  409024:	e6ee      	b.n	408e04 <_malloc_r+0x268>
  409026:	2301      	movs	r3, #1
  409028:	f8c8 3004 	str.w	r3, [r8, #4]
  40902c:	4644      	mov	r4, r8
  40902e:	2200      	movs	r2, #0
  409030:	e72e      	b.n	408e90 <_malloc_r+0x2f4>
  409032:	1092      	asrs	r2, r2, #2
  409034:	2001      	movs	r0, #1
  409036:	4090      	lsls	r0, r2
  409038:	f8d8 2004 	ldr.w	r2, [r8, #4]
  40903c:	4619      	mov	r1, r3
  40903e:	4302      	orrs	r2, r0
  409040:	f8c8 2004 	str.w	r2, [r8, #4]
  409044:	e775      	b.n	408f32 <_malloc_r+0x396>
  409046:	f240 5354 	movw	r3, #1364	; 0x554
  40904a:	459c      	cmp	ip, r3
  40904c:	d81b      	bhi.n	409086 <_malloc_r+0x4ea>
  40904e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  409052:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  409056:	ea4f 014c 	mov.w	r1, ip, lsl #1
  40905a:	e5e7      	b.n	408c2c <_malloc_r+0x90>
  40905c:	f10a 0a10 	add.w	sl, sl, #16
  409060:	e6a3      	b.n	408daa <_malloc_r+0x20e>
  409062:	2b54      	cmp	r3, #84	; 0x54
  409064:	d81f      	bhi.n	4090a6 <_malloc_r+0x50a>
  409066:	0b0a      	lsrs	r2, r1, #12
  409068:	326e      	adds	r2, #110	; 0x6e
  40906a:	0050      	lsls	r0, r2, #1
  40906c:	e74f      	b.n	408f0e <_malloc_r+0x372>
  40906e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  409072:	2900      	cmp	r1, #0
  409074:	f47f aeb1 	bne.w	408dda <_malloc_r+0x23e>
  409078:	eb0a 0109 	add.w	r1, sl, r9
  40907c:	68ba      	ldr	r2, [r7, #8]
  40907e:	f041 0101 	orr.w	r1, r1, #1
  409082:	6051      	str	r1, [r2, #4]
  409084:	e6f6      	b.n	408e74 <_malloc_r+0x2d8>
  409086:	21fc      	movs	r1, #252	; 0xfc
  409088:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  40908c:	e5ce      	b.n	408c2c <_malloc_r+0x90>
  40908e:	2201      	movs	r2, #1
  409090:	f04f 0a00 	mov.w	sl, #0
  409094:	e6cb      	b.n	408e2e <_malloc_r+0x292>
  409096:	f104 0108 	add.w	r1, r4, #8
  40909a:	4630      	mov	r0, r6
  40909c:	f7fe fecc 	bl	407e38 <_free_r>
  4090a0:	f8da 3000 	ldr.w	r3, [sl]
  4090a4:	e6e6      	b.n	408e74 <_malloc_r+0x2d8>
  4090a6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4090aa:	d803      	bhi.n	4090b4 <_malloc_r+0x518>
  4090ac:	0bca      	lsrs	r2, r1, #15
  4090ae:	3277      	adds	r2, #119	; 0x77
  4090b0:	0050      	lsls	r0, r2, #1
  4090b2:	e72c      	b.n	408f0e <_malloc_r+0x372>
  4090b4:	f240 5254 	movw	r2, #1364	; 0x554
  4090b8:	4293      	cmp	r3, r2
  4090ba:	d803      	bhi.n	4090c4 <_malloc_r+0x528>
  4090bc:	0c8a      	lsrs	r2, r1, #18
  4090be:	327c      	adds	r2, #124	; 0x7c
  4090c0:	0050      	lsls	r0, r2, #1
  4090c2:	e724      	b.n	408f0e <_malloc_r+0x372>
  4090c4:	20fc      	movs	r0, #252	; 0xfc
  4090c6:	227e      	movs	r2, #126	; 0x7e
  4090c8:	e721      	b.n	408f0e <_malloc_r+0x372>
  4090ca:	687b      	ldr	r3, [r7, #4]
  4090cc:	e78d      	b.n	408fea <_malloc_r+0x44e>
  4090ce:	bf00      	nop
  4090d0:	20000594 	.word	0x20000594

004090d4 <memchr>:
  4090d4:	0783      	lsls	r3, r0, #30
  4090d6:	b470      	push	{r4, r5, r6}
  4090d8:	b2c9      	uxtb	r1, r1
  4090da:	d040      	beq.n	40915e <memchr+0x8a>
  4090dc:	1e54      	subs	r4, r2, #1
  4090de:	b32a      	cbz	r2, 40912c <memchr+0x58>
  4090e0:	7803      	ldrb	r3, [r0, #0]
  4090e2:	428b      	cmp	r3, r1
  4090e4:	d023      	beq.n	40912e <memchr+0x5a>
  4090e6:	1c43      	adds	r3, r0, #1
  4090e8:	e004      	b.n	4090f4 <memchr+0x20>
  4090ea:	b1fc      	cbz	r4, 40912c <memchr+0x58>
  4090ec:	7805      	ldrb	r5, [r0, #0]
  4090ee:	4614      	mov	r4, r2
  4090f0:	428d      	cmp	r5, r1
  4090f2:	d01c      	beq.n	40912e <memchr+0x5a>
  4090f4:	f013 0f03 	tst.w	r3, #3
  4090f8:	4618      	mov	r0, r3
  4090fa:	f104 32ff 	add.w	r2, r4, #4294967295
  4090fe:	f103 0301 	add.w	r3, r3, #1
  409102:	d1f2      	bne.n	4090ea <memchr+0x16>
  409104:	2c03      	cmp	r4, #3
  409106:	d814      	bhi.n	409132 <memchr+0x5e>
  409108:	1e65      	subs	r5, r4, #1
  40910a:	b354      	cbz	r4, 409162 <memchr+0x8e>
  40910c:	7803      	ldrb	r3, [r0, #0]
  40910e:	428b      	cmp	r3, r1
  409110:	d00d      	beq.n	40912e <memchr+0x5a>
  409112:	1c42      	adds	r2, r0, #1
  409114:	2300      	movs	r3, #0
  409116:	e002      	b.n	40911e <memchr+0x4a>
  409118:	7804      	ldrb	r4, [r0, #0]
  40911a:	428c      	cmp	r4, r1
  40911c:	d007      	beq.n	40912e <memchr+0x5a>
  40911e:	42ab      	cmp	r3, r5
  409120:	4610      	mov	r0, r2
  409122:	f103 0301 	add.w	r3, r3, #1
  409126:	f102 0201 	add.w	r2, r2, #1
  40912a:	d1f5      	bne.n	409118 <memchr+0x44>
  40912c:	2000      	movs	r0, #0
  40912e:	bc70      	pop	{r4, r5, r6}
  409130:	4770      	bx	lr
  409132:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  409136:	4603      	mov	r3, r0
  409138:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40913c:	681a      	ldr	r2, [r3, #0]
  40913e:	4618      	mov	r0, r3
  409140:	4072      	eors	r2, r6
  409142:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  409146:	ea25 0202 	bic.w	r2, r5, r2
  40914a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40914e:	f103 0304 	add.w	r3, r3, #4
  409152:	d1d9      	bne.n	409108 <memchr+0x34>
  409154:	3c04      	subs	r4, #4
  409156:	2c03      	cmp	r4, #3
  409158:	4618      	mov	r0, r3
  40915a:	d8ef      	bhi.n	40913c <memchr+0x68>
  40915c:	e7d4      	b.n	409108 <memchr+0x34>
  40915e:	4614      	mov	r4, r2
  409160:	e7d0      	b.n	409104 <memchr+0x30>
  409162:	4620      	mov	r0, r4
  409164:	e7e3      	b.n	40912e <memchr+0x5a>
  409166:	bf00      	nop

00409168 <memcpy>:
  409168:	4684      	mov	ip, r0
  40916a:	ea41 0300 	orr.w	r3, r1, r0
  40916e:	f013 0303 	ands.w	r3, r3, #3
  409172:	d149      	bne.n	409208 <memcpy+0xa0>
  409174:	3a40      	subs	r2, #64	; 0x40
  409176:	d323      	bcc.n	4091c0 <memcpy+0x58>
  409178:	680b      	ldr	r3, [r1, #0]
  40917a:	6003      	str	r3, [r0, #0]
  40917c:	684b      	ldr	r3, [r1, #4]
  40917e:	6043      	str	r3, [r0, #4]
  409180:	688b      	ldr	r3, [r1, #8]
  409182:	6083      	str	r3, [r0, #8]
  409184:	68cb      	ldr	r3, [r1, #12]
  409186:	60c3      	str	r3, [r0, #12]
  409188:	690b      	ldr	r3, [r1, #16]
  40918a:	6103      	str	r3, [r0, #16]
  40918c:	694b      	ldr	r3, [r1, #20]
  40918e:	6143      	str	r3, [r0, #20]
  409190:	698b      	ldr	r3, [r1, #24]
  409192:	6183      	str	r3, [r0, #24]
  409194:	69cb      	ldr	r3, [r1, #28]
  409196:	61c3      	str	r3, [r0, #28]
  409198:	6a0b      	ldr	r3, [r1, #32]
  40919a:	6203      	str	r3, [r0, #32]
  40919c:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40919e:	6243      	str	r3, [r0, #36]	; 0x24
  4091a0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  4091a2:	6283      	str	r3, [r0, #40]	; 0x28
  4091a4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  4091a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  4091a8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  4091aa:	6303      	str	r3, [r0, #48]	; 0x30
  4091ac:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  4091ae:	6343      	str	r3, [r0, #52]	; 0x34
  4091b0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  4091b2:	6383      	str	r3, [r0, #56]	; 0x38
  4091b4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  4091b6:	63c3      	str	r3, [r0, #60]	; 0x3c
  4091b8:	3040      	adds	r0, #64	; 0x40
  4091ba:	3140      	adds	r1, #64	; 0x40
  4091bc:	3a40      	subs	r2, #64	; 0x40
  4091be:	d2db      	bcs.n	409178 <memcpy+0x10>
  4091c0:	3230      	adds	r2, #48	; 0x30
  4091c2:	d30b      	bcc.n	4091dc <memcpy+0x74>
  4091c4:	680b      	ldr	r3, [r1, #0]
  4091c6:	6003      	str	r3, [r0, #0]
  4091c8:	684b      	ldr	r3, [r1, #4]
  4091ca:	6043      	str	r3, [r0, #4]
  4091cc:	688b      	ldr	r3, [r1, #8]
  4091ce:	6083      	str	r3, [r0, #8]
  4091d0:	68cb      	ldr	r3, [r1, #12]
  4091d2:	60c3      	str	r3, [r0, #12]
  4091d4:	3010      	adds	r0, #16
  4091d6:	3110      	adds	r1, #16
  4091d8:	3a10      	subs	r2, #16
  4091da:	d2f3      	bcs.n	4091c4 <memcpy+0x5c>
  4091dc:	320c      	adds	r2, #12
  4091de:	d305      	bcc.n	4091ec <memcpy+0x84>
  4091e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4091e4:	f840 3b04 	str.w	r3, [r0], #4
  4091e8:	3a04      	subs	r2, #4
  4091ea:	d2f9      	bcs.n	4091e0 <memcpy+0x78>
  4091ec:	3204      	adds	r2, #4
  4091ee:	d008      	beq.n	409202 <memcpy+0x9a>
  4091f0:	07d2      	lsls	r2, r2, #31
  4091f2:	bf1c      	itt	ne
  4091f4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4091f8:	f800 3b01 	strbne.w	r3, [r0], #1
  4091fc:	d301      	bcc.n	409202 <memcpy+0x9a>
  4091fe:	880b      	ldrh	r3, [r1, #0]
  409200:	8003      	strh	r3, [r0, #0]
  409202:	4660      	mov	r0, ip
  409204:	4770      	bx	lr
  409206:	bf00      	nop
  409208:	2a08      	cmp	r2, #8
  40920a:	d313      	bcc.n	409234 <memcpy+0xcc>
  40920c:	078b      	lsls	r3, r1, #30
  40920e:	d0b1      	beq.n	409174 <memcpy+0xc>
  409210:	f010 0303 	ands.w	r3, r0, #3
  409214:	d0ae      	beq.n	409174 <memcpy+0xc>
  409216:	f1c3 0304 	rsb	r3, r3, #4
  40921a:	1ad2      	subs	r2, r2, r3
  40921c:	07db      	lsls	r3, r3, #31
  40921e:	bf1c      	itt	ne
  409220:	f811 3b01 	ldrbne.w	r3, [r1], #1
  409224:	f800 3b01 	strbne.w	r3, [r0], #1
  409228:	d3a4      	bcc.n	409174 <memcpy+0xc>
  40922a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40922e:	f820 3b02 	strh.w	r3, [r0], #2
  409232:	e79f      	b.n	409174 <memcpy+0xc>
  409234:	3a04      	subs	r2, #4
  409236:	d3d9      	bcc.n	4091ec <memcpy+0x84>
  409238:	3a01      	subs	r2, #1
  40923a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40923e:	f800 3b01 	strb.w	r3, [r0], #1
  409242:	d2f9      	bcs.n	409238 <memcpy+0xd0>
  409244:	780b      	ldrb	r3, [r1, #0]
  409246:	7003      	strb	r3, [r0, #0]
  409248:	784b      	ldrb	r3, [r1, #1]
  40924a:	7043      	strb	r3, [r0, #1]
  40924c:	788b      	ldrb	r3, [r1, #2]
  40924e:	7083      	strb	r3, [r0, #2]
  409250:	4660      	mov	r0, ip
  409252:	4770      	bx	lr

00409254 <memmove>:
  409254:	4288      	cmp	r0, r1
  409256:	b4f0      	push	{r4, r5, r6, r7}
  409258:	d910      	bls.n	40927c <memmove+0x28>
  40925a:	188c      	adds	r4, r1, r2
  40925c:	42a0      	cmp	r0, r4
  40925e:	d20d      	bcs.n	40927c <memmove+0x28>
  409260:	1885      	adds	r5, r0, r2
  409262:	1e53      	subs	r3, r2, #1
  409264:	b142      	cbz	r2, 409278 <memmove+0x24>
  409266:	4621      	mov	r1, r4
  409268:	462a      	mov	r2, r5
  40926a:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  40926e:	3b01      	subs	r3, #1
  409270:	f802 4d01 	strb.w	r4, [r2, #-1]!
  409274:	1c5c      	adds	r4, r3, #1
  409276:	d1f8      	bne.n	40926a <memmove+0x16>
  409278:	bcf0      	pop	{r4, r5, r6, r7}
  40927a:	4770      	bx	lr
  40927c:	2a0f      	cmp	r2, #15
  40927e:	d944      	bls.n	40930a <memmove+0xb6>
  409280:	ea40 0301 	orr.w	r3, r0, r1
  409284:	079b      	lsls	r3, r3, #30
  409286:	d144      	bne.n	409312 <memmove+0xbe>
  409288:	f1a2 0710 	sub.w	r7, r2, #16
  40928c:	093f      	lsrs	r7, r7, #4
  40928e:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  409292:	3610      	adds	r6, #16
  409294:	460c      	mov	r4, r1
  409296:	4603      	mov	r3, r0
  409298:	6825      	ldr	r5, [r4, #0]
  40929a:	3310      	adds	r3, #16
  40929c:	f843 5c10 	str.w	r5, [r3, #-16]
  4092a0:	6865      	ldr	r5, [r4, #4]
  4092a2:	3410      	adds	r4, #16
  4092a4:	f843 5c0c 	str.w	r5, [r3, #-12]
  4092a8:	f854 5c08 	ldr.w	r5, [r4, #-8]
  4092ac:	f843 5c08 	str.w	r5, [r3, #-8]
  4092b0:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4092b4:	f843 5c04 	str.w	r5, [r3, #-4]
  4092b8:	42b3      	cmp	r3, r6
  4092ba:	d1ed      	bne.n	409298 <memmove+0x44>
  4092bc:	1c7b      	adds	r3, r7, #1
  4092be:	f002 0c0f 	and.w	ip, r2, #15
  4092c2:	011b      	lsls	r3, r3, #4
  4092c4:	f1bc 0f03 	cmp.w	ip, #3
  4092c8:	4419      	add	r1, r3
  4092ca:	4403      	add	r3, r0
  4092cc:	d923      	bls.n	409316 <memmove+0xc2>
  4092ce:	460e      	mov	r6, r1
  4092d0:	461d      	mov	r5, r3
  4092d2:	4664      	mov	r4, ip
  4092d4:	f856 7b04 	ldr.w	r7, [r6], #4
  4092d8:	3c04      	subs	r4, #4
  4092da:	2c03      	cmp	r4, #3
  4092dc:	f845 7b04 	str.w	r7, [r5], #4
  4092e0:	d8f8      	bhi.n	4092d4 <memmove+0x80>
  4092e2:	f1ac 0404 	sub.w	r4, ip, #4
  4092e6:	f024 0403 	bic.w	r4, r4, #3
  4092ea:	3404      	adds	r4, #4
  4092ec:	f002 0203 	and.w	r2, r2, #3
  4092f0:	4423      	add	r3, r4
  4092f2:	4421      	add	r1, r4
  4092f4:	2a00      	cmp	r2, #0
  4092f6:	d0bf      	beq.n	409278 <memmove+0x24>
  4092f8:	441a      	add	r2, r3
  4092fa:	f811 4b01 	ldrb.w	r4, [r1], #1
  4092fe:	f803 4b01 	strb.w	r4, [r3], #1
  409302:	4293      	cmp	r3, r2
  409304:	d1f9      	bne.n	4092fa <memmove+0xa6>
  409306:	bcf0      	pop	{r4, r5, r6, r7}
  409308:	4770      	bx	lr
  40930a:	4603      	mov	r3, r0
  40930c:	2a00      	cmp	r2, #0
  40930e:	d1f3      	bne.n	4092f8 <memmove+0xa4>
  409310:	e7b2      	b.n	409278 <memmove+0x24>
  409312:	4603      	mov	r3, r0
  409314:	e7f0      	b.n	4092f8 <memmove+0xa4>
  409316:	4662      	mov	r2, ip
  409318:	2a00      	cmp	r2, #0
  40931a:	d1ed      	bne.n	4092f8 <memmove+0xa4>
  40931c:	e7ac      	b.n	409278 <memmove+0x24>
  40931e:	bf00      	nop

00409320 <__malloc_lock>:
  409320:	4770      	bx	lr
  409322:	bf00      	nop

00409324 <__malloc_unlock>:
  409324:	4770      	bx	lr
  409326:	bf00      	nop

00409328 <_Balloc>:
  409328:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  40932a:	b570      	push	{r4, r5, r6, lr}
  40932c:	4605      	mov	r5, r0
  40932e:	460c      	mov	r4, r1
  409330:	b14a      	cbz	r2, 409346 <_Balloc+0x1e>
  409332:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  409336:	b180      	cbz	r0, 40935a <_Balloc+0x32>
  409338:	6801      	ldr	r1, [r0, #0]
  40933a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  40933e:	2200      	movs	r2, #0
  409340:	6102      	str	r2, [r0, #16]
  409342:	60c2      	str	r2, [r0, #12]
  409344:	bd70      	pop	{r4, r5, r6, pc}
  409346:	2221      	movs	r2, #33	; 0x21
  409348:	2104      	movs	r1, #4
  40934a:	f001 f897 	bl	40a47c <_calloc_r>
  40934e:	64e8      	str	r0, [r5, #76]	; 0x4c
  409350:	4602      	mov	r2, r0
  409352:	2800      	cmp	r0, #0
  409354:	d1ed      	bne.n	409332 <_Balloc+0xa>
  409356:	2000      	movs	r0, #0
  409358:	bd70      	pop	{r4, r5, r6, pc}
  40935a:	2101      	movs	r1, #1
  40935c:	fa01 f604 	lsl.w	r6, r1, r4
  409360:	1d72      	adds	r2, r6, #5
  409362:	4628      	mov	r0, r5
  409364:	0092      	lsls	r2, r2, #2
  409366:	f001 f889 	bl	40a47c <_calloc_r>
  40936a:	2800      	cmp	r0, #0
  40936c:	d0f3      	beq.n	409356 <_Balloc+0x2e>
  40936e:	6044      	str	r4, [r0, #4]
  409370:	6086      	str	r6, [r0, #8]
  409372:	e7e4      	b.n	40933e <_Balloc+0x16>

00409374 <_Bfree>:
  409374:	b131      	cbz	r1, 409384 <_Bfree+0x10>
  409376:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  409378:	684a      	ldr	r2, [r1, #4]
  40937a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40937e:	6008      	str	r0, [r1, #0]
  409380:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  409384:	4770      	bx	lr
  409386:	bf00      	nop

00409388 <__multadd>:
  409388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40938c:	690f      	ldr	r7, [r1, #16]
  40938e:	b083      	sub	sp, #12
  409390:	4688      	mov	r8, r1
  409392:	4681      	mov	r9, r0
  409394:	f101 0514 	add.w	r5, r1, #20
  409398:	2400      	movs	r4, #0
  40939a:	682e      	ldr	r6, [r5, #0]
  40939c:	3401      	adds	r4, #1
  40939e:	b2b1      	uxth	r1, r6
  4093a0:	0c36      	lsrs	r6, r6, #16
  4093a2:	fb02 3301 	mla	r3, r2, r1, r3
  4093a6:	fb02 f606 	mul.w	r6, r2, r6
  4093aa:	b299      	uxth	r1, r3
  4093ac:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  4093b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4093b4:	42a7      	cmp	r7, r4
  4093b6:	f845 1b04 	str.w	r1, [r5], #4
  4093ba:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4093be:	dcec      	bgt.n	40939a <__multadd+0x12>
  4093c0:	b14b      	cbz	r3, 4093d6 <__multadd+0x4e>
  4093c2:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4093c6:	4297      	cmp	r7, r2
  4093c8:	da09      	bge.n	4093de <__multadd+0x56>
  4093ca:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  4093ce:	3701      	adds	r7, #1
  4093d0:	6153      	str	r3, [r2, #20]
  4093d2:	f8c8 7010 	str.w	r7, [r8, #16]
  4093d6:	4640      	mov	r0, r8
  4093d8:	b003      	add	sp, #12
  4093da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4093de:	f8d8 1004 	ldr.w	r1, [r8, #4]
  4093e2:	4648      	mov	r0, r9
  4093e4:	3101      	adds	r1, #1
  4093e6:	9301      	str	r3, [sp, #4]
  4093e8:	f7ff ff9e 	bl	409328 <_Balloc>
  4093ec:	f8d8 2010 	ldr.w	r2, [r8, #16]
  4093f0:	f108 010c 	add.w	r1, r8, #12
  4093f4:	3202      	adds	r2, #2
  4093f6:	4604      	mov	r4, r0
  4093f8:	0092      	lsls	r2, r2, #2
  4093fa:	300c      	adds	r0, #12
  4093fc:	f7ff feb4 	bl	409168 <memcpy>
  409400:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  409404:	f8d8 1004 	ldr.w	r1, [r8, #4]
  409408:	9b01      	ldr	r3, [sp, #4]
  40940a:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40940e:	f8c8 0000 	str.w	r0, [r8]
  409412:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  409416:	46a0      	mov	r8, r4
  409418:	e7d7      	b.n	4093ca <__multadd+0x42>
  40941a:	bf00      	nop

0040941c <__s2b>:
  40941c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  409420:	4699      	mov	r9, r3
  409422:	4b23      	ldr	r3, [pc, #140]	; (4094b0 <__s2b+0x94>)
  409424:	f109 0408 	add.w	r4, r9, #8
  409428:	fb83 5304 	smull	r5, r3, r3, r4
  40942c:	17e4      	asrs	r4, r4, #31
  40942e:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  409432:	2b01      	cmp	r3, #1
  409434:	4607      	mov	r7, r0
  409436:	460c      	mov	r4, r1
  409438:	4690      	mov	r8, r2
  40943a:	9e08      	ldr	r6, [sp, #32]
  40943c:	dd35      	ble.n	4094aa <__s2b+0x8e>
  40943e:	2501      	movs	r5, #1
  409440:	2100      	movs	r1, #0
  409442:	006d      	lsls	r5, r5, #1
  409444:	42ab      	cmp	r3, r5
  409446:	f101 0101 	add.w	r1, r1, #1
  40944a:	dcfa      	bgt.n	409442 <__s2b+0x26>
  40944c:	4638      	mov	r0, r7
  40944e:	f7ff ff6b 	bl	409328 <_Balloc>
  409452:	2301      	movs	r3, #1
  409454:	f1b8 0f09 	cmp.w	r8, #9
  409458:	6146      	str	r6, [r0, #20]
  40945a:	6103      	str	r3, [r0, #16]
  40945c:	dd21      	ble.n	4094a2 <__s2b+0x86>
  40945e:	f104 0609 	add.w	r6, r4, #9
  409462:	4635      	mov	r5, r6
  409464:	4444      	add	r4, r8
  409466:	f815 3b01 	ldrb.w	r3, [r5], #1
  40946a:	4601      	mov	r1, r0
  40946c:	3b30      	subs	r3, #48	; 0x30
  40946e:	4638      	mov	r0, r7
  409470:	220a      	movs	r2, #10
  409472:	f7ff ff89 	bl	409388 <__multadd>
  409476:	42a5      	cmp	r5, r4
  409478:	d1f5      	bne.n	409466 <__s2b+0x4a>
  40947a:	eb06 0408 	add.w	r4, r6, r8
  40947e:	3c08      	subs	r4, #8
  409480:	45c1      	cmp	r9, r8
  409482:	dd0c      	ble.n	40949e <__s2b+0x82>
  409484:	ebc8 0809 	rsb	r8, r8, r9
  409488:	44a0      	add	r8, r4
  40948a:	f814 3b01 	ldrb.w	r3, [r4], #1
  40948e:	4601      	mov	r1, r0
  409490:	3b30      	subs	r3, #48	; 0x30
  409492:	4638      	mov	r0, r7
  409494:	220a      	movs	r2, #10
  409496:	f7ff ff77 	bl	409388 <__multadd>
  40949a:	4544      	cmp	r4, r8
  40949c:	d1f5      	bne.n	40948a <__s2b+0x6e>
  40949e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4094a2:	340a      	adds	r4, #10
  4094a4:	f04f 0809 	mov.w	r8, #9
  4094a8:	e7ea      	b.n	409480 <__s2b+0x64>
  4094aa:	2100      	movs	r1, #0
  4094ac:	e7ce      	b.n	40944c <__s2b+0x30>
  4094ae:	bf00      	nop
  4094b0:	38e38e39 	.word	0x38e38e39

004094b4 <__hi0bits>:
  4094b4:	0c03      	lsrs	r3, r0, #16
  4094b6:	041b      	lsls	r3, r3, #16
  4094b8:	b9b3      	cbnz	r3, 4094e8 <__hi0bits+0x34>
  4094ba:	0400      	lsls	r0, r0, #16
  4094bc:	2310      	movs	r3, #16
  4094be:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  4094c2:	bf04      	itt	eq
  4094c4:	0200      	lsleq	r0, r0, #8
  4094c6:	3308      	addeq	r3, #8
  4094c8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  4094cc:	bf04      	itt	eq
  4094ce:	0100      	lsleq	r0, r0, #4
  4094d0:	3304      	addeq	r3, #4
  4094d2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  4094d6:	bf04      	itt	eq
  4094d8:	0080      	lsleq	r0, r0, #2
  4094da:	3302      	addeq	r3, #2
  4094dc:	2800      	cmp	r0, #0
  4094de:	db07      	blt.n	4094f0 <__hi0bits+0x3c>
  4094e0:	0042      	lsls	r2, r0, #1
  4094e2:	d403      	bmi.n	4094ec <__hi0bits+0x38>
  4094e4:	2020      	movs	r0, #32
  4094e6:	4770      	bx	lr
  4094e8:	2300      	movs	r3, #0
  4094ea:	e7e8      	b.n	4094be <__hi0bits+0xa>
  4094ec:	1c58      	adds	r0, r3, #1
  4094ee:	4770      	bx	lr
  4094f0:	4618      	mov	r0, r3
  4094f2:	4770      	bx	lr

004094f4 <__lo0bits>:
  4094f4:	6803      	ldr	r3, [r0, #0]
  4094f6:	f013 0207 	ands.w	r2, r3, #7
  4094fa:	d007      	beq.n	40950c <__lo0bits+0x18>
  4094fc:	07d9      	lsls	r1, r3, #31
  4094fe:	d420      	bmi.n	409542 <__lo0bits+0x4e>
  409500:	079a      	lsls	r2, r3, #30
  409502:	d420      	bmi.n	409546 <__lo0bits+0x52>
  409504:	089b      	lsrs	r3, r3, #2
  409506:	6003      	str	r3, [r0, #0]
  409508:	2002      	movs	r0, #2
  40950a:	4770      	bx	lr
  40950c:	b299      	uxth	r1, r3
  40950e:	b909      	cbnz	r1, 409514 <__lo0bits+0x20>
  409510:	0c1b      	lsrs	r3, r3, #16
  409512:	2210      	movs	r2, #16
  409514:	f013 0fff 	tst.w	r3, #255	; 0xff
  409518:	bf04      	itt	eq
  40951a:	0a1b      	lsreq	r3, r3, #8
  40951c:	3208      	addeq	r2, #8
  40951e:	0719      	lsls	r1, r3, #28
  409520:	bf04      	itt	eq
  409522:	091b      	lsreq	r3, r3, #4
  409524:	3204      	addeq	r2, #4
  409526:	0799      	lsls	r1, r3, #30
  409528:	bf04      	itt	eq
  40952a:	089b      	lsreq	r3, r3, #2
  40952c:	3202      	addeq	r2, #2
  40952e:	07d9      	lsls	r1, r3, #31
  409530:	d404      	bmi.n	40953c <__lo0bits+0x48>
  409532:	085b      	lsrs	r3, r3, #1
  409534:	d101      	bne.n	40953a <__lo0bits+0x46>
  409536:	2020      	movs	r0, #32
  409538:	4770      	bx	lr
  40953a:	3201      	adds	r2, #1
  40953c:	6003      	str	r3, [r0, #0]
  40953e:	4610      	mov	r0, r2
  409540:	4770      	bx	lr
  409542:	2000      	movs	r0, #0
  409544:	4770      	bx	lr
  409546:	085b      	lsrs	r3, r3, #1
  409548:	6003      	str	r3, [r0, #0]
  40954a:	2001      	movs	r0, #1
  40954c:	4770      	bx	lr
  40954e:	bf00      	nop

00409550 <__i2b>:
  409550:	b510      	push	{r4, lr}
  409552:	460c      	mov	r4, r1
  409554:	2101      	movs	r1, #1
  409556:	f7ff fee7 	bl	409328 <_Balloc>
  40955a:	2201      	movs	r2, #1
  40955c:	6144      	str	r4, [r0, #20]
  40955e:	6102      	str	r2, [r0, #16]
  409560:	bd10      	pop	{r4, pc}
  409562:	bf00      	nop

00409564 <__multiply>:
  409564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409568:	690d      	ldr	r5, [r1, #16]
  40956a:	f8d2 9010 	ldr.w	r9, [r2, #16]
  40956e:	b085      	sub	sp, #20
  409570:	454d      	cmp	r5, r9
  409572:	460c      	mov	r4, r1
  409574:	4692      	mov	sl, r2
  409576:	da04      	bge.n	409582 <__multiply+0x1e>
  409578:	462a      	mov	r2, r5
  40957a:	4654      	mov	r4, sl
  40957c:	464d      	mov	r5, r9
  40957e:	468a      	mov	sl, r1
  409580:	4691      	mov	r9, r2
  409582:	68a3      	ldr	r3, [r4, #8]
  409584:	eb05 0709 	add.w	r7, r5, r9
  409588:	6861      	ldr	r1, [r4, #4]
  40958a:	429f      	cmp	r7, r3
  40958c:	bfc8      	it	gt
  40958e:	3101      	addgt	r1, #1
  409590:	f7ff feca 	bl	409328 <_Balloc>
  409594:	f100 0614 	add.w	r6, r0, #20
  409598:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  40959c:	4546      	cmp	r6, r8
  40959e:	9001      	str	r0, [sp, #4]
  4095a0:	d205      	bcs.n	4095ae <__multiply+0x4a>
  4095a2:	4633      	mov	r3, r6
  4095a4:	2000      	movs	r0, #0
  4095a6:	f843 0b04 	str.w	r0, [r3], #4
  4095aa:	4598      	cmp	r8, r3
  4095ac:	d8fb      	bhi.n	4095a6 <__multiply+0x42>
  4095ae:	f10a 0c14 	add.w	ip, sl, #20
  4095b2:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  4095b6:	3414      	adds	r4, #20
  4095b8:	45cc      	cmp	ip, r9
  4095ba:	9400      	str	r4, [sp, #0]
  4095bc:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  4095c0:	d25b      	bcs.n	40967a <__multiply+0x116>
  4095c2:	f8cd 8008 	str.w	r8, [sp, #8]
  4095c6:	9703      	str	r7, [sp, #12]
  4095c8:	46c8      	mov	r8, r9
  4095ca:	f85c 3b04 	ldr.w	r3, [ip], #4
  4095ce:	b29c      	uxth	r4, r3
  4095d0:	b324      	cbz	r4, 40961c <__multiply+0xb8>
  4095d2:	9a00      	ldr	r2, [sp, #0]
  4095d4:	4633      	mov	r3, r6
  4095d6:	f04f 0900 	mov.w	r9, #0
  4095da:	e000      	b.n	4095de <__multiply+0x7a>
  4095dc:	460b      	mov	r3, r1
  4095de:	f852 7b04 	ldr.w	r7, [r2], #4
  4095e2:	6819      	ldr	r1, [r3, #0]
  4095e4:	fa1f fb87 	uxth.w	fp, r7
  4095e8:	fa1f fa81 	uxth.w	sl, r1
  4095ec:	0c38      	lsrs	r0, r7, #16
  4095ee:	0c09      	lsrs	r1, r1, #16
  4095f0:	fb04 aa0b 	mla	sl, r4, fp, sl
  4095f4:	fb04 1000 	mla	r0, r4, r0, r1
  4095f8:	44d1      	add	r9, sl
  4095fa:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  4095fe:	fa1f f989 	uxth.w	r9, r9
  409602:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  409606:	4619      	mov	r1, r3
  409608:	4295      	cmp	r5, r2
  40960a:	ea4f 4910 	mov.w	r9, r0, lsr #16
  40960e:	f841 7b04 	str.w	r7, [r1], #4
  409612:	d8e3      	bhi.n	4095dc <__multiply+0x78>
  409614:	f8c3 9004 	str.w	r9, [r3, #4]
  409618:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  40961c:	ea5f 4913 	movs.w	r9, r3, lsr #16
  409620:	d024      	beq.n	40966c <__multiply+0x108>
  409622:	f8d6 a000 	ldr.w	sl, [r6]
  409626:	9b00      	ldr	r3, [sp, #0]
  409628:	4650      	mov	r0, sl
  40962a:	4631      	mov	r1, r6
  40962c:	f04f 0b00 	mov.w	fp, #0
  409630:	e000      	b.n	409634 <__multiply+0xd0>
  409632:	4611      	mov	r1, r2
  409634:	881a      	ldrh	r2, [r3, #0]
  409636:	0c00      	lsrs	r0, r0, #16
  409638:	fb09 0002 	mla	r0, r9, r2, r0
  40963c:	fa1f fa8a 	uxth.w	sl, sl
  409640:	4483      	add	fp, r0
  409642:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  409646:	460a      	mov	r2, r1
  409648:	f842 0b04 	str.w	r0, [r2], #4
  40964c:	f853 7b04 	ldr.w	r7, [r3], #4
  409650:	6848      	ldr	r0, [r1, #4]
  409652:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  409656:	b284      	uxth	r4, r0
  409658:	fb09 4a0a 	mla	sl, r9, sl, r4
  40965c:	429d      	cmp	r5, r3
  40965e:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  409662:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  409666:	d8e4      	bhi.n	409632 <__multiply+0xce>
  409668:	f8c1 a004 	str.w	sl, [r1, #4]
  40966c:	45e0      	cmp	r8, ip
  40966e:	f106 0604 	add.w	r6, r6, #4
  409672:	d8aa      	bhi.n	4095ca <__multiply+0x66>
  409674:	f8dd 8008 	ldr.w	r8, [sp, #8]
  409678:	9f03      	ldr	r7, [sp, #12]
  40967a:	2f00      	cmp	r7, #0
  40967c:	dd0a      	ble.n	409694 <__multiply+0x130>
  40967e:	f858 3c04 	ldr.w	r3, [r8, #-4]
  409682:	f1a8 0804 	sub.w	r8, r8, #4
  409686:	b11b      	cbz	r3, 409690 <__multiply+0x12c>
  409688:	e004      	b.n	409694 <__multiply+0x130>
  40968a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  40968e:	b90b      	cbnz	r3, 409694 <__multiply+0x130>
  409690:	3f01      	subs	r7, #1
  409692:	d1fa      	bne.n	40968a <__multiply+0x126>
  409694:	9b01      	ldr	r3, [sp, #4]
  409696:	4618      	mov	r0, r3
  409698:	611f      	str	r7, [r3, #16]
  40969a:	b005      	add	sp, #20
  40969c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004096a0 <__pow5mult>:
  4096a0:	f012 0303 	ands.w	r3, r2, #3
  4096a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4096a8:	4614      	mov	r4, r2
  4096aa:	4607      	mov	r7, r0
  4096ac:	460e      	mov	r6, r1
  4096ae:	d12c      	bne.n	40970a <__pow5mult+0x6a>
  4096b0:	10a4      	asrs	r4, r4, #2
  4096b2:	d01c      	beq.n	4096ee <__pow5mult+0x4e>
  4096b4:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  4096b6:	2d00      	cmp	r5, #0
  4096b8:	d030      	beq.n	40971c <__pow5mult+0x7c>
  4096ba:	f04f 0800 	mov.w	r8, #0
  4096be:	e004      	b.n	4096ca <__pow5mult+0x2a>
  4096c0:	1064      	asrs	r4, r4, #1
  4096c2:	d014      	beq.n	4096ee <__pow5mult+0x4e>
  4096c4:	6828      	ldr	r0, [r5, #0]
  4096c6:	b1a8      	cbz	r0, 4096f4 <__pow5mult+0x54>
  4096c8:	4605      	mov	r5, r0
  4096ca:	07e3      	lsls	r3, r4, #31
  4096cc:	d5f8      	bpl.n	4096c0 <__pow5mult+0x20>
  4096ce:	4638      	mov	r0, r7
  4096d0:	4631      	mov	r1, r6
  4096d2:	462a      	mov	r2, r5
  4096d4:	f7ff ff46 	bl	409564 <__multiply>
  4096d8:	b1ae      	cbz	r6, 409706 <__pow5mult+0x66>
  4096da:	6872      	ldr	r2, [r6, #4]
  4096dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4096de:	1064      	asrs	r4, r4, #1
  4096e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4096e4:	6031      	str	r1, [r6, #0]
  4096e6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4096ea:	4606      	mov	r6, r0
  4096ec:	d1ea      	bne.n	4096c4 <__pow5mult+0x24>
  4096ee:	4630      	mov	r0, r6
  4096f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4096f4:	4638      	mov	r0, r7
  4096f6:	4629      	mov	r1, r5
  4096f8:	462a      	mov	r2, r5
  4096fa:	f7ff ff33 	bl	409564 <__multiply>
  4096fe:	6028      	str	r0, [r5, #0]
  409700:	f8c0 8000 	str.w	r8, [r0]
  409704:	e7e0      	b.n	4096c8 <__pow5mult+0x28>
  409706:	4606      	mov	r6, r0
  409708:	e7da      	b.n	4096c0 <__pow5mult+0x20>
  40970a:	4a0b      	ldr	r2, [pc, #44]	; (409738 <__pow5mult+0x98>)
  40970c:	3b01      	subs	r3, #1
  40970e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  409712:	2300      	movs	r3, #0
  409714:	f7ff fe38 	bl	409388 <__multadd>
  409718:	4606      	mov	r6, r0
  40971a:	e7c9      	b.n	4096b0 <__pow5mult+0x10>
  40971c:	2101      	movs	r1, #1
  40971e:	4638      	mov	r0, r7
  409720:	f7ff fe02 	bl	409328 <_Balloc>
  409724:	f240 2171 	movw	r1, #625	; 0x271
  409728:	2201      	movs	r2, #1
  40972a:	2300      	movs	r3, #0
  40972c:	6141      	str	r1, [r0, #20]
  40972e:	6102      	str	r2, [r0, #16]
  409730:	4605      	mov	r5, r0
  409732:	64b8      	str	r0, [r7, #72]	; 0x48
  409734:	6003      	str	r3, [r0, #0]
  409736:	e7c0      	b.n	4096ba <__pow5mult+0x1a>
  409738:	0040b238 	.word	0x0040b238

0040973c <__lshift>:
  40973c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409740:	690b      	ldr	r3, [r1, #16]
  409742:	ea4f 1a62 	mov.w	sl, r2, asr #5
  409746:	eb0a 0903 	add.w	r9, sl, r3
  40974a:	688b      	ldr	r3, [r1, #8]
  40974c:	f109 0601 	add.w	r6, r9, #1
  409750:	429e      	cmp	r6, r3
  409752:	460f      	mov	r7, r1
  409754:	4693      	mov	fp, r2
  409756:	4680      	mov	r8, r0
  409758:	6849      	ldr	r1, [r1, #4]
  40975a:	dd04      	ble.n	409766 <__lshift+0x2a>
  40975c:	005b      	lsls	r3, r3, #1
  40975e:	429e      	cmp	r6, r3
  409760:	f101 0101 	add.w	r1, r1, #1
  409764:	dcfa      	bgt.n	40975c <__lshift+0x20>
  409766:	4640      	mov	r0, r8
  409768:	f7ff fdde 	bl	409328 <_Balloc>
  40976c:	f1ba 0f00 	cmp.w	sl, #0
  409770:	f100 0414 	add.w	r4, r0, #20
  409774:	dd09      	ble.n	40978a <__lshift+0x4e>
  409776:	2300      	movs	r3, #0
  409778:	461a      	mov	r2, r3
  40977a:	4625      	mov	r5, r4
  40977c:	3301      	adds	r3, #1
  40977e:	4553      	cmp	r3, sl
  409780:	f845 2b04 	str.w	r2, [r5], #4
  409784:	d1fa      	bne.n	40977c <__lshift+0x40>
  409786:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  40978a:	693a      	ldr	r2, [r7, #16]
  40978c:	f107 0314 	add.w	r3, r7, #20
  409790:	f01b 0b1f 	ands.w	fp, fp, #31
  409794:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  409798:	d021      	beq.n	4097de <__lshift+0xa2>
  40979a:	f1cb 0a20 	rsb	sl, fp, #32
  40979e:	2200      	movs	r2, #0
  4097a0:	e000      	b.n	4097a4 <__lshift+0x68>
  4097a2:	462c      	mov	r4, r5
  4097a4:	6819      	ldr	r1, [r3, #0]
  4097a6:	4625      	mov	r5, r4
  4097a8:	fa01 f10b 	lsl.w	r1, r1, fp
  4097ac:	430a      	orrs	r2, r1
  4097ae:	f845 2b04 	str.w	r2, [r5], #4
  4097b2:	f853 2b04 	ldr.w	r2, [r3], #4
  4097b6:	4563      	cmp	r3, ip
  4097b8:	fa22 f20a 	lsr.w	r2, r2, sl
  4097bc:	d3f1      	bcc.n	4097a2 <__lshift+0x66>
  4097be:	6062      	str	r2, [r4, #4]
  4097c0:	b10a      	cbz	r2, 4097c6 <__lshift+0x8a>
  4097c2:	f109 0602 	add.w	r6, r9, #2
  4097c6:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  4097ca:	687a      	ldr	r2, [r7, #4]
  4097cc:	3e01      	subs	r6, #1
  4097ce:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4097d2:	6106      	str	r6, [r0, #16]
  4097d4:	6039      	str	r1, [r7, #0]
  4097d6:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4097da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4097de:	f853 2b04 	ldr.w	r2, [r3], #4
  4097e2:	459c      	cmp	ip, r3
  4097e4:	f844 2b04 	str.w	r2, [r4], #4
  4097e8:	d9ed      	bls.n	4097c6 <__lshift+0x8a>
  4097ea:	f853 2b04 	ldr.w	r2, [r3], #4
  4097ee:	459c      	cmp	ip, r3
  4097f0:	f844 2b04 	str.w	r2, [r4], #4
  4097f4:	d8f3      	bhi.n	4097de <__lshift+0xa2>
  4097f6:	e7e6      	b.n	4097c6 <__lshift+0x8a>

004097f8 <__mcmp>:
  4097f8:	6902      	ldr	r2, [r0, #16]
  4097fa:	690b      	ldr	r3, [r1, #16]
  4097fc:	b410      	push	{r4}
  4097fe:	1ad2      	subs	r2, r2, r3
  409800:	d115      	bne.n	40982e <__mcmp+0x36>
  409802:	009b      	lsls	r3, r3, #2
  409804:	3014      	adds	r0, #20
  409806:	3114      	adds	r1, #20
  409808:	4419      	add	r1, r3
  40980a:	4403      	add	r3, r0
  40980c:	e001      	b.n	409812 <__mcmp+0x1a>
  40980e:	4298      	cmp	r0, r3
  409810:	d211      	bcs.n	409836 <__mcmp+0x3e>
  409812:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409816:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40981a:	42a2      	cmp	r2, r4
  40981c:	d0f7      	beq.n	40980e <__mcmp+0x16>
  40981e:	4294      	cmp	r4, r2
  409820:	bf94      	ite	ls
  409822:	2001      	movls	r0, #1
  409824:	f04f 30ff 	movhi.w	r0, #4294967295
  409828:	f85d 4b04 	ldr.w	r4, [sp], #4
  40982c:	4770      	bx	lr
  40982e:	4610      	mov	r0, r2
  409830:	f85d 4b04 	ldr.w	r4, [sp], #4
  409834:	4770      	bx	lr
  409836:	2000      	movs	r0, #0
  409838:	f85d 4b04 	ldr.w	r4, [sp], #4
  40983c:	4770      	bx	lr
  40983e:	bf00      	nop

00409840 <__mdiff>:
  409840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409844:	460d      	mov	r5, r1
  409846:	4604      	mov	r4, r0
  409848:	4611      	mov	r1, r2
  40984a:	4628      	mov	r0, r5
  40984c:	4616      	mov	r6, r2
  40984e:	f7ff ffd3 	bl	4097f8 <__mcmp>
  409852:	1e07      	subs	r7, r0, #0
  409854:	d056      	beq.n	409904 <__mdiff+0xc4>
  409856:	db4f      	blt.n	4098f8 <__mdiff+0xb8>
  409858:	f04f 0900 	mov.w	r9, #0
  40985c:	6869      	ldr	r1, [r5, #4]
  40985e:	4620      	mov	r0, r4
  409860:	f7ff fd62 	bl	409328 <_Balloc>
  409864:	692f      	ldr	r7, [r5, #16]
  409866:	6932      	ldr	r2, [r6, #16]
  409868:	3514      	adds	r5, #20
  40986a:	3614      	adds	r6, #20
  40986c:	f8c0 900c 	str.w	r9, [r0, #12]
  409870:	f100 0314 	add.w	r3, r0, #20
  409874:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  409878:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  40987c:	2100      	movs	r1, #0
  40987e:	f855 4b04 	ldr.w	r4, [r5], #4
  409882:	f856 2b04 	ldr.w	r2, [r6], #4
  409886:	fa1f fa84 	uxth.w	sl, r4
  40988a:	448a      	add	sl, r1
  40988c:	fa1f f982 	uxth.w	r9, r2
  409890:	0c11      	lsrs	r1, r2, #16
  409892:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  409896:	ebc9 020a 	rsb	r2, r9, sl
  40989a:	eb01 4122 	add.w	r1, r1, r2, asr #16
  40989e:	b292      	uxth	r2, r2
  4098a0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  4098a4:	45b0      	cmp	r8, r6
  4098a6:	f843 2b04 	str.w	r2, [r3], #4
  4098aa:	ea4f 4121 	mov.w	r1, r1, asr #16
  4098ae:	462c      	mov	r4, r5
  4098b0:	d8e5      	bhi.n	40987e <__mdiff+0x3e>
  4098b2:	45ac      	cmp	ip, r5
  4098b4:	4698      	mov	r8, r3
  4098b6:	d915      	bls.n	4098e4 <__mdiff+0xa4>
  4098b8:	f854 6b04 	ldr.w	r6, [r4], #4
  4098bc:	b2b2      	uxth	r2, r6
  4098be:	4411      	add	r1, r2
  4098c0:	0c36      	lsrs	r6, r6, #16
  4098c2:	eb06 4621 	add.w	r6, r6, r1, asr #16
  4098c6:	b289      	uxth	r1, r1
  4098c8:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  4098cc:	45a4      	cmp	ip, r4
  4098ce:	f843 2b04 	str.w	r2, [r3], #4
  4098d2:	ea4f 4126 	mov.w	r1, r6, asr #16
  4098d6:	d8ef      	bhi.n	4098b8 <__mdiff+0x78>
  4098d8:	43eb      	mvns	r3, r5
  4098da:	4463      	add	r3, ip
  4098dc:	f023 0303 	bic.w	r3, r3, #3
  4098e0:	3304      	adds	r3, #4
  4098e2:	4443      	add	r3, r8
  4098e4:	3b04      	subs	r3, #4
  4098e6:	b922      	cbnz	r2, 4098f2 <__mdiff+0xb2>
  4098e8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4098ec:	3f01      	subs	r7, #1
  4098ee:	2a00      	cmp	r2, #0
  4098f0:	d0fa      	beq.n	4098e8 <__mdiff+0xa8>
  4098f2:	6107      	str	r7, [r0, #16]
  4098f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4098f8:	462b      	mov	r3, r5
  4098fa:	f04f 0901 	mov.w	r9, #1
  4098fe:	4635      	mov	r5, r6
  409900:	461e      	mov	r6, r3
  409902:	e7ab      	b.n	40985c <__mdiff+0x1c>
  409904:	4620      	mov	r0, r4
  409906:	4639      	mov	r1, r7
  409908:	f7ff fd0e 	bl	409328 <_Balloc>
  40990c:	2301      	movs	r3, #1
  40990e:	6147      	str	r7, [r0, #20]
  409910:	6103      	str	r3, [r0, #16]
  409912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409916:	bf00      	nop

00409918 <__ulp>:
  409918:	4b0e      	ldr	r3, [pc, #56]	; (409954 <__ulp+0x3c>)
  40991a:	400b      	ands	r3, r1
  40991c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  409920:	2b00      	cmp	r3, #0
  409922:	dd02      	ble.n	40992a <__ulp+0x12>
  409924:	4619      	mov	r1, r3
  409926:	2000      	movs	r0, #0
  409928:	4770      	bx	lr
  40992a:	425b      	negs	r3, r3
  40992c:	151b      	asrs	r3, r3, #20
  40992e:	2b13      	cmp	r3, #19
  409930:	dd0a      	ble.n	409948 <__ulp+0x30>
  409932:	2b32      	cmp	r3, #50	; 0x32
  409934:	bfdd      	ittte	le
  409936:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  40993a:	2201      	movle	r2, #1
  40993c:	fa02 f303 	lslle.w	r3, r2, r3
  409940:	2301      	movgt	r3, #1
  409942:	2100      	movs	r1, #0
  409944:	4618      	mov	r0, r3
  409946:	4770      	bx	lr
  409948:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40994c:	fa42 f103 	asr.w	r1, r2, r3
  409950:	2000      	movs	r0, #0
  409952:	4770      	bx	lr
  409954:	7ff00000 	.word	0x7ff00000

00409958 <__b2d>:
  409958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40995a:	6904      	ldr	r4, [r0, #16]
  40995c:	f100 0614 	add.w	r6, r0, #20
  409960:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  409964:	f854 5c04 	ldr.w	r5, [r4, #-4]
  409968:	460f      	mov	r7, r1
  40996a:	4628      	mov	r0, r5
  40996c:	f7ff fda2 	bl	4094b4 <__hi0bits>
  409970:	f1c0 0320 	rsb	r3, r0, #32
  409974:	280a      	cmp	r0, #10
  409976:	603b      	str	r3, [r7, #0]
  409978:	f1a4 0104 	sub.w	r1, r4, #4
  40997c:	dc19      	bgt.n	4099b2 <__b2d+0x5a>
  40997e:	428e      	cmp	r6, r1
  409980:	f1c0 070b 	rsb	r7, r0, #11
  409984:	bf38      	it	cc
  409986:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  40998a:	fa25 fc07 	lsr.w	ip, r5, r7
  40998e:	f100 0015 	add.w	r0, r0, #21
  409992:	bf38      	it	cc
  409994:	fa21 f707 	lsrcc.w	r7, r1, r7
  409998:	fa05 f500 	lsl.w	r5, r5, r0
  40999c:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  4099a0:	bf28      	it	cs
  4099a2:	2700      	movcs	r7, #0
  4099a4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  4099a8:	ea47 0205 	orr.w	r2, r7, r5
  4099ac:	4610      	mov	r0, r2
  4099ae:	4619      	mov	r1, r3
  4099b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4099b2:	428e      	cmp	r6, r1
  4099b4:	bf36      	itet	cc
  4099b6:	f1a4 0108 	subcc.w	r1, r4, #8
  4099ba:	2400      	movcs	r4, #0
  4099bc:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  4099c0:	f1b0 070b 	subs.w	r7, r0, #11
  4099c4:	d01b      	beq.n	4099fe <__b2d+0xa6>
  4099c6:	42b1      	cmp	r1, r6
  4099c8:	bf88      	it	hi
  4099ca:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  4099ce:	fa05 f507 	lsl.w	r5, r5, r7
  4099d2:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  4099d6:	fa24 fc00 	lsr.w	ip, r4, r0
  4099da:	bf88      	it	hi
  4099dc:	fa21 f000 	lsrhi.w	r0, r1, r0
  4099e0:	fa04 f407 	lsl.w	r4, r4, r7
  4099e4:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  4099e8:	bf98      	it	ls
  4099ea:	2000      	movls	r0, #0
  4099ec:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  4099f0:	ea45 030c 	orr.w	r3, r5, ip
  4099f4:	ea40 0204 	orr.w	r2, r0, r4
  4099f8:	4610      	mov	r0, r2
  4099fa:	4619      	mov	r1, r3
  4099fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4099fe:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  409a02:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  409a06:	4622      	mov	r2, r4
  409a08:	4610      	mov	r0, r2
  409a0a:	4619      	mov	r1, r3
  409a0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  409a0e:	bf00      	nop

00409a10 <__d2b>:
  409a10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409a14:	2101      	movs	r1, #1
  409a16:	b083      	sub	sp, #12
  409a18:	461d      	mov	r5, r3
  409a1a:	f3c3 560a 	ubfx	r6, r3, #20, #11
  409a1e:	4614      	mov	r4, r2
  409a20:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  409a22:	f7ff fc81 	bl	409328 <_Balloc>
  409a26:	f3c5 0313 	ubfx	r3, r5, #0, #20
  409a2a:	4680      	mov	r8, r0
  409a2c:	b10e      	cbz	r6, 409a32 <__d2b+0x22>
  409a2e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409a32:	9301      	str	r3, [sp, #4]
  409a34:	b324      	cbz	r4, 409a80 <__d2b+0x70>
  409a36:	a802      	add	r0, sp, #8
  409a38:	f840 4d08 	str.w	r4, [r0, #-8]!
  409a3c:	4668      	mov	r0, sp
  409a3e:	f7ff fd59 	bl	4094f4 <__lo0bits>
  409a42:	2800      	cmp	r0, #0
  409a44:	d135      	bne.n	409ab2 <__d2b+0xa2>
  409a46:	e89d 000c 	ldmia.w	sp, {r2, r3}
  409a4a:	f8c8 2014 	str.w	r2, [r8, #20]
  409a4e:	2b00      	cmp	r3, #0
  409a50:	bf0c      	ite	eq
  409a52:	2401      	moveq	r4, #1
  409a54:	2402      	movne	r4, #2
  409a56:	f8c8 3018 	str.w	r3, [r8, #24]
  409a5a:	f8c8 4010 	str.w	r4, [r8, #16]
  409a5e:	b9de      	cbnz	r6, 409a98 <__d2b+0x88>
  409a60:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  409a64:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  409a68:	6038      	str	r0, [r7, #0]
  409a6a:	6918      	ldr	r0, [r3, #16]
  409a6c:	f7ff fd22 	bl	4094b4 <__hi0bits>
  409a70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409a72:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  409a76:	6018      	str	r0, [r3, #0]
  409a78:	4640      	mov	r0, r8
  409a7a:	b003      	add	sp, #12
  409a7c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409a80:	a801      	add	r0, sp, #4
  409a82:	f7ff fd37 	bl	4094f4 <__lo0bits>
  409a86:	9b01      	ldr	r3, [sp, #4]
  409a88:	2401      	movs	r4, #1
  409a8a:	3020      	adds	r0, #32
  409a8c:	f8c8 3014 	str.w	r3, [r8, #20]
  409a90:	f8c8 4010 	str.w	r4, [r8, #16]
  409a94:	2e00      	cmp	r6, #0
  409a96:	d0e3      	beq.n	409a60 <__d2b+0x50>
  409a98:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  409a9c:	eb09 0300 	add.w	r3, r9, r0
  409aa0:	603b      	str	r3, [r7, #0]
  409aa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  409aa4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  409aa8:	6018      	str	r0, [r3, #0]
  409aaa:	4640      	mov	r0, r8
  409aac:	b003      	add	sp, #12
  409aae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409ab2:	9b01      	ldr	r3, [sp, #4]
  409ab4:	f1c0 0120 	rsb	r1, r0, #32
  409ab8:	fa03 f101 	lsl.w	r1, r3, r1
  409abc:	40c3      	lsrs	r3, r0
  409abe:	9a00      	ldr	r2, [sp, #0]
  409ac0:	9301      	str	r3, [sp, #4]
  409ac2:	430a      	orrs	r2, r1
  409ac4:	f8c8 2014 	str.w	r2, [r8, #20]
  409ac8:	e7c1      	b.n	409a4e <__d2b+0x3e>
  409aca:	bf00      	nop

00409acc <__ratio>:
  409acc:	b5f0      	push	{r4, r5, r6, r7, lr}
  409ace:	b083      	sub	sp, #12
  409ad0:	460e      	mov	r6, r1
  409ad2:	4669      	mov	r1, sp
  409ad4:	4607      	mov	r7, r0
  409ad6:	f7ff ff3f 	bl	409958 <__b2d>
  409ada:	4604      	mov	r4, r0
  409adc:	460d      	mov	r5, r1
  409ade:	4630      	mov	r0, r6
  409ae0:	a901      	add	r1, sp, #4
  409ae2:	f7ff ff39 	bl	409958 <__b2d>
  409ae6:	693f      	ldr	r7, [r7, #16]
  409ae8:	6936      	ldr	r6, [r6, #16]
  409aea:	4602      	mov	r2, r0
  409aec:	460b      	mov	r3, r1
  409aee:	ebc6 0e07 	rsb	lr, r6, r7
  409af2:	e89d 0003 	ldmia.w	sp, {r0, r1}
  409af6:	1a41      	subs	r1, r0, r1
  409af8:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  409afc:	f1be 0f00 	cmp.w	lr, #0
  409b00:	dd08      	ble.n	409b14 <__ratio+0x48>
  409b02:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  409b06:	460d      	mov	r5, r1
  409b08:	4620      	mov	r0, r4
  409b0a:	4629      	mov	r1, r5
  409b0c:	f7f8 ff96 	bl	402a3c <__aeabi_ddiv>
  409b10:	b003      	add	sp, #12
  409b12:	bdf0      	pop	{r4, r5, r6, r7, pc}
  409b14:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  409b18:	463b      	mov	r3, r7
  409b1a:	e7f5      	b.n	409b08 <__ratio+0x3c>

00409b1c <__copybits>:
  409b1c:	b470      	push	{r4, r5, r6}
  409b1e:	6915      	ldr	r5, [r2, #16]
  409b20:	f102 0314 	add.w	r3, r2, #20
  409b24:	3901      	subs	r1, #1
  409b26:	114e      	asrs	r6, r1, #5
  409b28:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  409b2c:	3601      	adds	r6, #1
  409b2e:	42ab      	cmp	r3, r5
  409b30:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  409b34:	d20c      	bcs.n	409b50 <__copybits+0x34>
  409b36:	4601      	mov	r1, r0
  409b38:	f853 4b04 	ldr.w	r4, [r3], #4
  409b3c:	429d      	cmp	r5, r3
  409b3e:	f841 4b04 	str.w	r4, [r1], #4
  409b42:	d8f9      	bhi.n	409b38 <__copybits+0x1c>
  409b44:	1aab      	subs	r3, r5, r2
  409b46:	3b15      	subs	r3, #21
  409b48:	f023 0303 	bic.w	r3, r3, #3
  409b4c:	3304      	adds	r3, #4
  409b4e:	4418      	add	r0, r3
  409b50:	4286      	cmp	r6, r0
  409b52:	d904      	bls.n	409b5e <__copybits+0x42>
  409b54:	2300      	movs	r3, #0
  409b56:	f840 3b04 	str.w	r3, [r0], #4
  409b5a:	4286      	cmp	r6, r0
  409b5c:	d8fb      	bhi.n	409b56 <__copybits+0x3a>
  409b5e:	bc70      	pop	{r4, r5, r6}
  409b60:	4770      	bx	lr
  409b62:	bf00      	nop

00409b64 <__any_on>:
  409b64:	6903      	ldr	r3, [r0, #16]
  409b66:	114a      	asrs	r2, r1, #5
  409b68:	4293      	cmp	r3, r2
  409b6a:	b410      	push	{r4}
  409b6c:	f100 0414 	add.w	r4, r0, #20
  409b70:	da10      	bge.n	409b94 <__any_on+0x30>
  409b72:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  409b76:	429c      	cmp	r4, r3
  409b78:	d221      	bcs.n	409bbe <__any_on+0x5a>
  409b7a:	f853 0c04 	ldr.w	r0, [r3, #-4]
  409b7e:	3b04      	subs	r3, #4
  409b80:	b118      	cbz	r0, 409b8a <__any_on+0x26>
  409b82:	e015      	b.n	409bb0 <__any_on+0x4c>
  409b84:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  409b88:	b992      	cbnz	r2, 409bb0 <__any_on+0x4c>
  409b8a:	429c      	cmp	r4, r3
  409b8c:	d3fa      	bcc.n	409b84 <__any_on+0x20>
  409b8e:	f85d 4b04 	ldr.w	r4, [sp], #4
  409b92:	4770      	bx	lr
  409b94:	dd10      	ble.n	409bb8 <__any_on+0x54>
  409b96:	f011 011f 	ands.w	r1, r1, #31
  409b9a:	d00d      	beq.n	409bb8 <__any_on+0x54>
  409b9c:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  409ba0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  409ba4:	fa20 f201 	lsr.w	r2, r0, r1
  409ba8:	fa02 f101 	lsl.w	r1, r2, r1
  409bac:	4281      	cmp	r1, r0
  409bae:	d0e2      	beq.n	409b76 <__any_on+0x12>
  409bb0:	2001      	movs	r0, #1
  409bb2:	f85d 4b04 	ldr.w	r4, [sp], #4
  409bb6:	4770      	bx	lr
  409bb8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  409bbc:	e7db      	b.n	409b76 <__any_on+0x12>
  409bbe:	2000      	movs	r0, #0
  409bc0:	e7e5      	b.n	409b8e <__any_on+0x2a>
  409bc2:	bf00      	nop

00409bc4 <_realloc_r>:
  409bc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409bc8:	460c      	mov	r4, r1
  409bca:	b083      	sub	sp, #12
  409bcc:	4690      	mov	r8, r2
  409bce:	4681      	mov	r9, r0
  409bd0:	2900      	cmp	r1, #0
  409bd2:	f000 80ba 	beq.w	409d4a <_realloc_r+0x186>
  409bd6:	f7ff fba3 	bl	409320 <__malloc_lock>
  409bda:	f108 060b 	add.w	r6, r8, #11
  409bde:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409be2:	2e16      	cmp	r6, #22
  409be4:	f023 0503 	bic.w	r5, r3, #3
  409be8:	f1a4 0708 	sub.w	r7, r4, #8
  409bec:	d84b      	bhi.n	409c86 <_realloc_r+0xc2>
  409bee:	2110      	movs	r1, #16
  409bf0:	460e      	mov	r6, r1
  409bf2:	45b0      	cmp	r8, r6
  409bf4:	d84c      	bhi.n	409c90 <_realloc_r+0xcc>
  409bf6:	428d      	cmp	r5, r1
  409bf8:	da51      	bge.n	409c9e <_realloc_r+0xda>
  409bfa:	f8df b384 	ldr.w	fp, [pc, #900]	; 409f80 <_realloc_r+0x3bc>
  409bfe:	1978      	adds	r0, r7, r5
  409c00:	f8db e008 	ldr.w	lr, [fp, #8]
  409c04:	4586      	cmp	lr, r0
  409c06:	f000 80a6 	beq.w	409d56 <_realloc_r+0x192>
  409c0a:	6842      	ldr	r2, [r0, #4]
  409c0c:	f022 0c01 	bic.w	ip, r2, #1
  409c10:	4484      	add	ip, r0
  409c12:	f8dc c004 	ldr.w	ip, [ip, #4]
  409c16:	f01c 0f01 	tst.w	ip, #1
  409c1a:	d054      	beq.n	409cc6 <_realloc_r+0x102>
  409c1c:	2200      	movs	r2, #0
  409c1e:	4610      	mov	r0, r2
  409c20:	07db      	lsls	r3, r3, #31
  409c22:	d46f      	bmi.n	409d04 <_realloc_r+0x140>
  409c24:	f854 3c08 	ldr.w	r3, [r4, #-8]
  409c28:	ebc3 0a07 	rsb	sl, r3, r7
  409c2c:	f8da 3004 	ldr.w	r3, [sl, #4]
  409c30:	f023 0303 	bic.w	r3, r3, #3
  409c34:	442b      	add	r3, r5
  409c36:	2800      	cmp	r0, #0
  409c38:	d062      	beq.n	409d00 <_realloc_r+0x13c>
  409c3a:	4570      	cmp	r0, lr
  409c3c:	f000 80e9 	beq.w	409e12 <_realloc_r+0x24e>
  409c40:	eb02 0e03 	add.w	lr, r2, r3
  409c44:	458e      	cmp	lr, r1
  409c46:	db5b      	blt.n	409d00 <_realloc_r+0x13c>
  409c48:	68c3      	ldr	r3, [r0, #12]
  409c4a:	6882      	ldr	r2, [r0, #8]
  409c4c:	46d0      	mov	r8, sl
  409c4e:	60d3      	str	r3, [r2, #12]
  409c50:	609a      	str	r2, [r3, #8]
  409c52:	f858 1f08 	ldr.w	r1, [r8, #8]!
  409c56:	f8da 300c 	ldr.w	r3, [sl, #12]
  409c5a:	1f2a      	subs	r2, r5, #4
  409c5c:	2a24      	cmp	r2, #36	; 0x24
  409c5e:	60cb      	str	r3, [r1, #12]
  409c60:	6099      	str	r1, [r3, #8]
  409c62:	f200 8123 	bhi.w	409eac <_realloc_r+0x2e8>
  409c66:	2a13      	cmp	r2, #19
  409c68:	f240 80b0 	bls.w	409dcc <_realloc_r+0x208>
  409c6c:	6823      	ldr	r3, [r4, #0]
  409c6e:	2a1b      	cmp	r2, #27
  409c70:	f8ca 3008 	str.w	r3, [sl, #8]
  409c74:	6863      	ldr	r3, [r4, #4]
  409c76:	f8ca 300c 	str.w	r3, [sl, #12]
  409c7a:	f200 812b 	bhi.w	409ed4 <_realloc_r+0x310>
  409c7e:	3408      	adds	r4, #8
  409c80:	f10a 0310 	add.w	r3, sl, #16
  409c84:	e0a3      	b.n	409dce <_realloc_r+0x20a>
  409c86:	f026 0607 	bic.w	r6, r6, #7
  409c8a:	2e00      	cmp	r6, #0
  409c8c:	4631      	mov	r1, r6
  409c8e:	dab0      	bge.n	409bf2 <_realloc_r+0x2e>
  409c90:	230c      	movs	r3, #12
  409c92:	2000      	movs	r0, #0
  409c94:	f8c9 3000 	str.w	r3, [r9]
  409c98:	b003      	add	sp, #12
  409c9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409c9e:	46a0      	mov	r8, r4
  409ca0:	1baa      	subs	r2, r5, r6
  409ca2:	2a0f      	cmp	r2, #15
  409ca4:	f003 0301 	and.w	r3, r3, #1
  409ca8:	d81a      	bhi.n	409ce0 <_realloc_r+0x11c>
  409caa:	432b      	orrs	r3, r5
  409cac:	607b      	str	r3, [r7, #4]
  409cae:	443d      	add	r5, r7
  409cb0:	686b      	ldr	r3, [r5, #4]
  409cb2:	f043 0301 	orr.w	r3, r3, #1
  409cb6:	606b      	str	r3, [r5, #4]
  409cb8:	4648      	mov	r0, r9
  409cba:	f7ff fb33 	bl	409324 <__malloc_unlock>
  409cbe:	4640      	mov	r0, r8
  409cc0:	b003      	add	sp, #12
  409cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409cc6:	f022 0203 	bic.w	r2, r2, #3
  409cca:	eb02 0c05 	add.w	ip, r2, r5
  409cce:	458c      	cmp	ip, r1
  409cd0:	dba6      	blt.n	409c20 <_realloc_r+0x5c>
  409cd2:	68c2      	ldr	r2, [r0, #12]
  409cd4:	6881      	ldr	r1, [r0, #8]
  409cd6:	46a0      	mov	r8, r4
  409cd8:	60ca      	str	r2, [r1, #12]
  409cda:	4665      	mov	r5, ip
  409cdc:	6091      	str	r1, [r2, #8]
  409cde:	e7df      	b.n	409ca0 <_realloc_r+0xdc>
  409ce0:	19b9      	adds	r1, r7, r6
  409ce2:	4333      	orrs	r3, r6
  409ce4:	f042 0001 	orr.w	r0, r2, #1
  409ce8:	607b      	str	r3, [r7, #4]
  409cea:	440a      	add	r2, r1
  409cec:	6048      	str	r0, [r1, #4]
  409cee:	6853      	ldr	r3, [r2, #4]
  409cf0:	3108      	adds	r1, #8
  409cf2:	f043 0301 	orr.w	r3, r3, #1
  409cf6:	6053      	str	r3, [r2, #4]
  409cf8:	4648      	mov	r0, r9
  409cfa:	f7fe f89d 	bl	407e38 <_free_r>
  409cfe:	e7db      	b.n	409cb8 <_realloc_r+0xf4>
  409d00:	428b      	cmp	r3, r1
  409d02:	da33      	bge.n	409d6c <_realloc_r+0x1a8>
  409d04:	4641      	mov	r1, r8
  409d06:	4648      	mov	r0, r9
  409d08:	f7fe ff48 	bl	408b9c <_malloc_r>
  409d0c:	4680      	mov	r8, r0
  409d0e:	2800      	cmp	r0, #0
  409d10:	d0d2      	beq.n	409cb8 <_realloc_r+0xf4>
  409d12:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409d16:	f1a0 0108 	sub.w	r1, r0, #8
  409d1a:	f023 0201 	bic.w	r2, r3, #1
  409d1e:	443a      	add	r2, r7
  409d20:	4291      	cmp	r1, r2
  409d22:	f000 80bc 	beq.w	409e9e <_realloc_r+0x2da>
  409d26:	1f2a      	subs	r2, r5, #4
  409d28:	2a24      	cmp	r2, #36	; 0x24
  409d2a:	d86e      	bhi.n	409e0a <_realloc_r+0x246>
  409d2c:	2a13      	cmp	r2, #19
  409d2e:	d842      	bhi.n	409db6 <_realloc_r+0x1f2>
  409d30:	4603      	mov	r3, r0
  409d32:	4622      	mov	r2, r4
  409d34:	6811      	ldr	r1, [r2, #0]
  409d36:	6019      	str	r1, [r3, #0]
  409d38:	6851      	ldr	r1, [r2, #4]
  409d3a:	6059      	str	r1, [r3, #4]
  409d3c:	6892      	ldr	r2, [r2, #8]
  409d3e:	609a      	str	r2, [r3, #8]
  409d40:	4621      	mov	r1, r4
  409d42:	4648      	mov	r0, r9
  409d44:	f7fe f878 	bl	407e38 <_free_r>
  409d48:	e7b6      	b.n	409cb8 <_realloc_r+0xf4>
  409d4a:	4611      	mov	r1, r2
  409d4c:	b003      	add	sp, #12
  409d4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409d52:	f7fe bf23 	b.w	408b9c <_malloc_r>
  409d56:	f8de 2004 	ldr.w	r2, [lr, #4]
  409d5a:	f106 0c10 	add.w	ip, r6, #16
  409d5e:	f022 0203 	bic.w	r2, r2, #3
  409d62:	1950      	adds	r0, r2, r5
  409d64:	4560      	cmp	r0, ip
  409d66:	da3d      	bge.n	409de4 <_realloc_r+0x220>
  409d68:	4670      	mov	r0, lr
  409d6a:	e759      	b.n	409c20 <_realloc_r+0x5c>
  409d6c:	46d0      	mov	r8, sl
  409d6e:	f858 0f08 	ldr.w	r0, [r8, #8]!
  409d72:	f8da 100c 	ldr.w	r1, [sl, #12]
  409d76:	1f2a      	subs	r2, r5, #4
  409d78:	2a24      	cmp	r2, #36	; 0x24
  409d7a:	60c1      	str	r1, [r0, #12]
  409d7c:	6088      	str	r0, [r1, #8]
  409d7e:	f200 80a0 	bhi.w	409ec2 <_realloc_r+0x2fe>
  409d82:	2a13      	cmp	r2, #19
  409d84:	f240 809b 	bls.w	409ebe <_realloc_r+0x2fa>
  409d88:	6821      	ldr	r1, [r4, #0]
  409d8a:	2a1b      	cmp	r2, #27
  409d8c:	f8ca 1008 	str.w	r1, [sl, #8]
  409d90:	6861      	ldr	r1, [r4, #4]
  409d92:	f8ca 100c 	str.w	r1, [sl, #12]
  409d96:	f200 80b2 	bhi.w	409efe <_realloc_r+0x33a>
  409d9a:	3408      	adds	r4, #8
  409d9c:	f10a 0210 	add.w	r2, sl, #16
  409da0:	6821      	ldr	r1, [r4, #0]
  409da2:	461d      	mov	r5, r3
  409da4:	6011      	str	r1, [r2, #0]
  409da6:	6861      	ldr	r1, [r4, #4]
  409da8:	4657      	mov	r7, sl
  409daa:	6051      	str	r1, [r2, #4]
  409dac:	68a3      	ldr	r3, [r4, #8]
  409dae:	6093      	str	r3, [r2, #8]
  409db0:	f8da 3004 	ldr.w	r3, [sl, #4]
  409db4:	e774      	b.n	409ca0 <_realloc_r+0xdc>
  409db6:	6823      	ldr	r3, [r4, #0]
  409db8:	2a1b      	cmp	r2, #27
  409dba:	6003      	str	r3, [r0, #0]
  409dbc:	6863      	ldr	r3, [r4, #4]
  409dbe:	6043      	str	r3, [r0, #4]
  409dc0:	d862      	bhi.n	409e88 <_realloc_r+0x2c4>
  409dc2:	f100 0308 	add.w	r3, r0, #8
  409dc6:	f104 0208 	add.w	r2, r4, #8
  409dca:	e7b3      	b.n	409d34 <_realloc_r+0x170>
  409dcc:	4643      	mov	r3, r8
  409dce:	6822      	ldr	r2, [r4, #0]
  409dd0:	4675      	mov	r5, lr
  409dd2:	601a      	str	r2, [r3, #0]
  409dd4:	6862      	ldr	r2, [r4, #4]
  409dd6:	4657      	mov	r7, sl
  409dd8:	605a      	str	r2, [r3, #4]
  409dda:	68a2      	ldr	r2, [r4, #8]
  409ddc:	609a      	str	r2, [r3, #8]
  409dde:	f8da 3004 	ldr.w	r3, [sl, #4]
  409de2:	e75d      	b.n	409ca0 <_realloc_r+0xdc>
  409de4:	1b83      	subs	r3, r0, r6
  409de6:	4437      	add	r7, r6
  409de8:	f043 0301 	orr.w	r3, r3, #1
  409dec:	f8cb 7008 	str.w	r7, [fp, #8]
  409df0:	607b      	str	r3, [r7, #4]
  409df2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  409df6:	4648      	mov	r0, r9
  409df8:	f003 0301 	and.w	r3, r3, #1
  409dfc:	431e      	orrs	r6, r3
  409dfe:	f844 6c04 	str.w	r6, [r4, #-4]
  409e02:	f7ff fa8f 	bl	409324 <__malloc_unlock>
  409e06:	4620      	mov	r0, r4
  409e08:	e75a      	b.n	409cc0 <_realloc_r+0xfc>
  409e0a:	4621      	mov	r1, r4
  409e0c:	f7ff fa22 	bl	409254 <memmove>
  409e10:	e796      	b.n	409d40 <_realloc_r+0x17c>
  409e12:	eb02 0c03 	add.w	ip, r2, r3
  409e16:	f106 0210 	add.w	r2, r6, #16
  409e1a:	4594      	cmp	ip, r2
  409e1c:	f6ff af70 	blt.w	409d00 <_realloc_r+0x13c>
  409e20:	4657      	mov	r7, sl
  409e22:	f857 1f08 	ldr.w	r1, [r7, #8]!
  409e26:	f8da 300c 	ldr.w	r3, [sl, #12]
  409e2a:	1f2a      	subs	r2, r5, #4
  409e2c:	2a24      	cmp	r2, #36	; 0x24
  409e2e:	60cb      	str	r3, [r1, #12]
  409e30:	6099      	str	r1, [r3, #8]
  409e32:	f200 8086 	bhi.w	409f42 <_realloc_r+0x37e>
  409e36:	2a13      	cmp	r2, #19
  409e38:	d977      	bls.n	409f2a <_realloc_r+0x366>
  409e3a:	6823      	ldr	r3, [r4, #0]
  409e3c:	2a1b      	cmp	r2, #27
  409e3e:	f8ca 3008 	str.w	r3, [sl, #8]
  409e42:	6863      	ldr	r3, [r4, #4]
  409e44:	f8ca 300c 	str.w	r3, [sl, #12]
  409e48:	f200 8084 	bhi.w	409f54 <_realloc_r+0x390>
  409e4c:	3408      	adds	r4, #8
  409e4e:	f10a 0310 	add.w	r3, sl, #16
  409e52:	6822      	ldr	r2, [r4, #0]
  409e54:	601a      	str	r2, [r3, #0]
  409e56:	6862      	ldr	r2, [r4, #4]
  409e58:	605a      	str	r2, [r3, #4]
  409e5a:	68a2      	ldr	r2, [r4, #8]
  409e5c:	609a      	str	r2, [r3, #8]
  409e5e:	ebc6 020c 	rsb	r2, r6, ip
  409e62:	eb0a 0306 	add.w	r3, sl, r6
  409e66:	f042 0201 	orr.w	r2, r2, #1
  409e6a:	f8cb 3008 	str.w	r3, [fp, #8]
  409e6e:	605a      	str	r2, [r3, #4]
  409e70:	f8da 3004 	ldr.w	r3, [sl, #4]
  409e74:	4648      	mov	r0, r9
  409e76:	f003 0301 	and.w	r3, r3, #1
  409e7a:	431e      	orrs	r6, r3
  409e7c:	f8ca 6004 	str.w	r6, [sl, #4]
  409e80:	f7ff fa50 	bl	409324 <__malloc_unlock>
  409e84:	4638      	mov	r0, r7
  409e86:	e71b      	b.n	409cc0 <_realloc_r+0xfc>
  409e88:	68a3      	ldr	r3, [r4, #8]
  409e8a:	2a24      	cmp	r2, #36	; 0x24
  409e8c:	6083      	str	r3, [r0, #8]
  409e8e:	68e3      	ldr	r3, [r4, #12]
  409e90:	60c3      	str	r3, [r0, #12]
  409e92:	d02b      	beq.n	409eec <_realloc_r+0x328>
  409e94:	f100 0310 	add.w	r3, r0, #16
  409e98:	f104 0210 	add.w	r2, r4, #16
  409e9c:	e74a      	b.n	409d34 <_realloc_r+0x170>
  409e9e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409ea2:	46a0      	mov	r8, r4
  409ea4:	f022 0203 	bic.w	r2, r2, #3
  409ea8:	4415      	add	r5, r2
  409eaa:	e6f9      	b.n	409ca0 <_realloc_r+0xdc>
  409eac:	4621      	mov	r1, r4
  409eae:	4640      	mov	r0, r8
  409eb0:	4675      	mov	r5, lr
  409eb2:	4657      	mov	r7, sl
  409eb4:	f7ff f9ce 	bl	409254 <memmove>
  409eb8:	f8da 3004 	ldr.w	r3, [sl, #4]
  409ebc:	e6f0      	b.n	409ca0 <_realloc_r+0xdc>
  409ebe:	4642      	mov	r2, r8
  409ec0:	e76e      	b.n	409da0 <_realloc_r+0x1dc>
  409ec2:	4621      	mov	r1, r4
  409ec4:	4640      	mov	r0, r8
  409ec6:	461d      	mov	r5, r3
  409ec8:	4657      	mov	r7, sl
  409eca:	f7ff f9c3 	bl	409254 <memmove>
  409ece:	f8da 3004 	ldr.w	r3, [sl, #4]
  409ed2:	e6e5      	b.n	409ca0 <_realloc_r+0xdc>
  409ed4:	68a3      	ldr	r3, [r4, #8]
  409ed6:	2a24      	cmp	r2, #36	; 0x24
  409ed8:	f8ca 3010 	str.w	r3, [sl, #16]
  409edc:	68e3      	ldr	r3, [r4, #12]
  409ede:	f8ca 3014 	str.w	r3, [sl, #20]
  409ee2:	d018      	beq.n	409f16 <_realloc_r+0x352>
  409ee4:	3410      	adds	r4, #16
  409ee6:	f10a 0318 	add.w	r3, sl, #24
  409eea:	e770      	b.n	409dce <_realloc_r+0x20a>
  409eec:	6922      	ldr	r2, [r4, #16]
  409eee:	f100 0318 	add.w	r3, r0, #24
  409ef2:	6102      	str	r2, [r0, #16]
  409ef4:	6961      	ldr	r1, [r4, #20]
  409ef6:	f104 0218 	add.w	r2, r4, #24
  409efa:	6141      	str	r1, [r0, #20]
  409efc:	e71a      	b.n	409d34 <_realloc_r+0x170>
  409efe:	68a1      	ldr	r1, [r4, #8]
  409f00:	2a24      	cmp	r2, #36	; 0x24
  409f02:	f8ca 1010 	str.w	r1, [sl, #16]
  409f06:	68e1      	ldr	r1, [r4, #12]
  409f08:	f8ca 1014 	str.w	r1, [sl, #20]
  409f0c:	d00f      	beq.n	409f2e <_realloc_r+0x36a>
  409f0e:	3410      	adds	r4, #16
  409f10:	f10a 0218 	add.w	r2, sl, #24
  409f14:	e744      	b.n	409da0 <_realloc_r+0x1dc>
  409f16:	6922      	ldr	r2, [r4, #16]
  409f18:	f10a 0320 	add.w	r3, sl, #32
  409f1c:	f8ca 2018 	str.w	r2, [sl, #24]
  409f20:	6962      	ldr	r2, [r4, #20]
  409f22:	3418      	adds	r4, #24
  409f24:	f8ca 201c 	str.w	r2, [sl, #28]
  409f28:	e751      	b.n	409dce <_realloc_r+0x20a>
  409f2a:	463b      	mov	r3, r7
  409f2c:	e791      	b.n	409e52 <_realloc_r+0x28e>
  409f2e:	6921      	ldr	r1, [r4, #16]
  409f30:	f10a 0220 	add.w	r2, sl, #32
  409f34:	f8ca 1018 	str.w	r1, [sl, #24]
  409f38:	6961      	ldr	r1, [r4, #20]
  409f3a:	3418      	adds	r4, #24
  409f3c:	f8ca 101c 	str.w	r1, [sl, #28]
  409f40:	e72e      	b.n	409da0 <_realloc_r+0x1dc>
  409f42:	4621      	mov	r1, r4
  409f44:	4638      	mov	r0, r7
  409f46:	f8cd c004 	str.w	ip, [sp, #4]
  409f4a:	f7ff f983 	bl	409254 <memmove>
  409f4e:	f8dd c004 	ldr.w	ip, [sp, #4]
  409f52:	e784      	b.n	409e5e <_realloc_r+0x29a>
  409f54:	68a3      	ldr	r3, [r4, #8]
  409f56:	2a24      	cmp	r2, #36	; 0x24
  409f58:	f8ca 3010 	str.w	r3, [sl, #16]
  409f5c:	68e3      	ldr	r3, [r4, #12]
  409f5e:	f8ca 3014 	str.w	r3, [sl, #20]
  409f62:	d003      	beq.n	409f6c <_realloc_r+0x3a8>
  409f64:	3410      	adds	r4, #16
  409f66:	f10a 0318 	add.w	r3, sl, #24
  409f6a:	e772      	b.n	409e52 <_realloc_r+0x28e>
  409f6c:	6922      	ldr	r2, [r4, #16]
  409f6e:	f10a 0320 	add.w	r3, sl, #32
  409f72:	f8ca 2018 	str.w	r2, [sl, #24]
  409f76:	6962      	ldr	r2, [r4, #20]
  409f78:	3418      	adds	r4, #24
  409f7a:	f8ca 201c 	str.w	r2, [sl, #28]
  409f7e:	e768      	b.n	409e52 <_realloc_r+0x28e>
  409f80:	20000594 	.word	0x20000594

00409f84 <__fpclassifyd>:
  409f84:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  409f88:	b410      	push	{r4}
  409f8a:	d008      	beq.n	409f9e <__fpclassifyd+0x1a>
  409f8c:	4a0f      	ldr	r2, [pc, #60]	; (409fcc <__fpclassifyd+0x48>)
  409f8e:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  409f92:	4294      	cmp	r4, r2
  409f94:	d80a      	bhi.n	409fac <__fpclassifyd+0x28>
  409f96:	2004      	movs	r0, #4
  409f98:	f85d 4b04 	ldr.w	r4, [sp], #4
  409f9c:	4770      	bx	lr
  409f9e:	2800      	cmp	r0, #0
  409fa0:	bf0c      	ite	eq
  409fa2:	2002      	moveq	r0, #2
  409fa4:	2003      	movne	r0, #3
  409fa6:	f85d 4b04 	ldr.w	r4, [sp], #4
  409faa:	4770      	bx	lr
  409fac:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  409fb0:	d201      	bcs.n	409fb6 <__fpclassifyd+0x32>
  409fb2:	2003      	movs	r0, #3
  409fb4:	e7f7      	b.n	409fa6 <__fpclassifyd+0x22>
  409fb6:	4a06      	ldr	r2, [pc, #24]	; (409fd0 <__fpclassifyd+0x4c>)
  409fb8:	4293      	cmp	r3, r2
  409fba:	d001      	beq.n	409fc0 <__fpclassifyd+0x3c>
  409fbc:	2000      	movs	r0, #0
  409fbe:	e7f2      	b.n	409fa6 <__fpclassifyd+0x22>
  409fc0:	f1d0 0001 	rsbs	r0, r0, #1
  409fc4:	bf38      	it	cc
  409fc6:	2000      	movcc	r0, #0
  409fc8:	e7ed      	b.n	409fa6 <__fpclassifyd+0x22>
  409fca:	bf00      	nop
  409fcc:	7fdfffff 	.word	0x7fdfffff
  409fd0:	7ff00000 	.word	0x7ff00000

00409fd4 <_sbrk_r>:
  409fd4:	b538      	push	{r3, r4, r5, lr}
  409fd6:	4c07      	ldr	r4, [pc, #28]	; (409ff4 <_sbrk_r+0x20>)
  409fd8:	2300      	movs	r3, #0
  409fda:	4605      	mov	r5, r0
  409fdc:	4608      	mov	r0, r1
  409fde:	6023      	str	r3, [r4, #0]
  409fe0:	f7f7 fc30 	bl	401844 <_sbrk>
  409fe4:	1c43      	adds	r3, r0, #1
  409fe6:	d000      	beq.n	409fea <_sbrk_r+0x16>
  409fe8:	bd38      	pop	{r3, r4, r5, pc}
  409fea:	6823      	ldr	r3, [r4, #0]
  409fec:	2b00      	cmp	r3, #0
  409fee:	d0fb      	beq.n	409fe8 <_sbrk_r+0x14>
  409ff0:	602b      	str	r3, [r5, #0]
  409ff2:	bd38      	pop	{r3, r4, r5, pc}
  409ff4:	20000cc8 	.word	0x20000cc8

00409ff8 <nanf>:
  409ff8:	4800      	ldr	r0, [pc, #0]	; (409ffc <nanf+0x4>)
  409ffa:	4770      	bx	lr
  409ffc:	7fc00000 	.word	0x7fc00000

0040a000 <__sread>:
  40a000:	b510      	push	{r4, lr}
  40a002:	460c      	mov	r4, r1
  40a004:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a008:	f000 fafc 	bl	40a604 <_read_r>
  40a00c:	2800      	cmp	r0, #0
  40a00e:	db03      	blt.n	40a018 <__sread+0x18>
  40a010:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40a012:	4403      	add	r3, r0
  40a014:	6523      	str	r3, [r4, #80]	; 0x50
  40a016:	bd10      	pop	{r4, pc}
  40a018:	89a3      	ldrh	r3, [r4, #12]
  40a01a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40a01e:	81a3      	strh	r3, [r4, #12]
  40a020:	bd10      	pop	{r4, pc}
  40a022:	bf00      	nop

0040a024 <__swrite>:
  40a024:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a028:	460c      	mov	r4, r1
  40a02a:	8989      	ldrh	r1, [r1, #12]
  40a02c:	461d      	mov	r5, r3
  40a02e:	05cb      	lsls	r3, r1, #23
  40a030:	4616      	mov	r6, r2
  40a032:	4607      	mov	r7, r0
  40a034:	d506      	bpl.n	40a044 <__swrite+0x20>
  40a036:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a03a:	2200      	movs	r2, #0
  40a03c:	2302      	movs	r3, #2
  40a03e:	f000 facd 	bl	40a5dc <_lseek_r>
  40a042:	89a1      	ldrh	r1, [r4, #12]
  40a044:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  40a048:	81a1      	strh	r1, [r4, #12]
  40a04a:	4638      	mov	r0, r7
  40a04c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40a050:	4632      	mov	r2, r6
  40a052:	462b      	mov	r3, r5
  40a054:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40a058:	f000 b9a8 	b.w	40a3ac <_write_r>

0040a05c <__sseek>:
  40a05c:	b510      	push	{r4, lr}
  40a05e:	460c      	mov	r4, r1
  40a060:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a064:	f000 faba 	bl	40a5dc <_lseek_r>
  40a068:	89a3      	ldrh	r3, [r4, #12]
  40a06a:	1c42      	adds	r2, r0, #1
  40a06c:	bf0e      	itee	eq
  40a06e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40a072:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40a076:	6520      	strne	r0, [r4, #80]	; 0x50
  40a078:	81a3      	strh	r3, [r4, #12]
  40a07a:	bd10      	pop	{r4, pc}

0040a07c <__sclose>:
  40a07c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40a080:	f000 ba2c 	b.w	40a4dc <_close_r>

0040a084 <strlen>:
  40a084:	f020 0103 	bic.w	r1, r0, #3
  40a088:	f010 0003 	ands.w	r0, r0, #3
  40a08c:	f1c0 0000 	rsb	r0, r0, #0
  40a090:	f851 3b04 	ldr.w	r3, [r1], #4
  40a094:	f100 0c04 	add.w	ip, r0, #4
  40a098:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40a09c:	f06f 0200 	mvn.w	r2, #0
  40a0a0:	bf1c      	itt	ne
  40a0a2:	fa22 f20c 	lsrne.w	r2, r2, ip
  40a0a6:	4313      	orrne	r3, r2
  40a0a8:	f04f 0c01 	mov.w	ip, #1
  40a0ac:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40a0b0:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40a0b4:	eba3 020c 	sub.w	r2, r3, ip
  40a0b8:	ea22 0203 	bic.w	r2, r2, r3
  40a0bc:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40a0c0:	bf04      	itt	eq
  40a0c2:	f851 3b04 	ldreq.w	r3, [r1], #4
  40a0c6:	3004      	addeq	r0, #4
  40a0c8:	d0f4      	beq.n	40a0b4 <strlen+0x30>
  40a0ca:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a0ce:	bf1f      	itttt	ne
  40a0d0:	3001      	addne	r0, #1
  40a0d2:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40a0d6:	3001      	addne	r0, #1
  40a0d8:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40a0dc:	bf18      	it	ne
  40a0de:	3001      	addne	r0, #1
  40a0e0:	4770      	bx	lr
  40a0e2:	bf00      	nop

0040a0e4 <strncmp>:
  40a0e4:	b430      	push	{r4, r5}
  40a0e6:	2a00      	cmp	r2, #0
  40a0e8:	d04a      	beq.n	40a180 <strncmp+0x9c>
  40a0ea:	ea40 0301 	orr.w	r3, r0, r1
  40a0ee:	f013 0303 	ands.w	r3, r3, #3
  40a0f2:	d12d      	bne.n	40a150 <strncmp+0x6c>
  40a0f4:	2a03      	cmp	r2, #3
  40a0f6:	d92b      	bls.n	40a150 <strncmp+0x6c>
  40a0f8:	6804      	ldr	r4, [r0, #0]
  40a0fa:	680d      	ldr	r5, [r1, #0]
  40a0fc:	42ac      	cmp	r4, r5
  40a0fe:	d127      	bne.n	40a150 <strncmp+0x6c>
  40a100:	3a04      	subs	r2, #4
  40a102:	d03d      	beq.n	40a180 <strncmp+0x9c>
  40a104:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40a108:	ea25 0404 	bic.w	r4, r5, r4
  40a10c:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40a110:	d13c      	bne.n	40a18c <strncmp+0xa8>
  40a112:	460c      	mov	r4, r1
  40a114:	4603      	mov	r3, r0
  40a116:	e00e      	b.n	40a136 <strncmp+0x52>
  40a118:	685b      	ldr	r3, [r3, #4]
  40a11a:	6864      	ldr	r4, [r4, #4]
  40a11c:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40a120:	42a3      	cmp	r3, r4
  40a122:	ea25 0503 	bic.w	r5, r5, r3
  40a126:	d113      	bne.n	40a150 <strncmp+0x6c>
  40a128:	3a04      	subs	r2, #4
  40a12a:	d029      	beq.n	40a180 <strncmp+0x9c>
  40a12c:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40a130:	d129      	bne.n	40a186 <strncmp+0xa2>
  40a132:	4603      	mov	r3, r0
  40a134:	460c      	mov	r4, r1
  40a136:	2a03      	cmp	r2, #3
  40a138:	f100 0004 	add.w	r0, r0, #4
  40a13c:	f101 0104 	add.w	r1, r1, #4
  40a140:	d8ea      	bhi.n	40a118 <strncmp+0x34>
  40a142:	1e55      	subs	r5, r2, #1
  40a144:	b92a      	cbnz	r2, 40a152 <strncmp+0x6e>
  40a146:	7918      	ldrb	r0, [r3, #4]
  40a148:	7922      	ldrb	r2, [r4, #4]
  40a14a:	1a80      	subs	r0, r0, r2
  40a14c:	bc30      	pop	{r4, r5}
  40a14e:	4770      	bx	lr
  40a150:	1e55      	subs	r5, r2, #1
  40a152:	7803      	ldrb	r3, [r0, #0]
  40a154:	780a      	ldrb	r2, [r1, #0]
  40a156:	4293      	cmp	r3, r2
  40a158:	d11a      	bne.n	40a190 <strncmp+0xac>
  40a15a:	b1dd      	cbz	r5, 40a194 <strncmp+0xb0>
  40a15c:	b1b3      	cbz	r3, 40a18c <strncmp+0xa8>
  40a15e:	1c6c      	adds	r4, r5, #1
  40a160:	440c      	add	r4, r1
  40a162:	1c8b      	adds	r3, r1, #2
  40a164:	4601      	mov	r1, r0
  40a166:	e004      	b.n	40a172 <strncmp+0x8e>
  40a168:	42a3      	cmp	r3, r4
  40a16a:	d00c      	beq.n	40a186 <strncmp+0xa2>
  40a16c:	3301      	adds	r3, #1
  40a16e:	2800      	cmp	r0, #0
  40a170:	d0ec      	beq.n	40a14c <strncmp+0x68>
  40a172:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40a176:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40a17a:	4290      	cmp	r0, r2
  40a17c:	d0f4      	beq.n	40a168 <strncmp+0x84>
  40a17e:	e7e4      	b.n	40a14a <strncmp+0x66>
  40a180:	4610      	mov	r0, r2
  40a182:	bc30      	pop	{r4, r5}
  40a184:	4770      	bx	lr
  40a186:	2000      	movs	r0, #0
  40a188:	bc30      	pop	{r4, r5}
  40a18a:	4770      	bx	lr
  40a18c:	4618      	mov	r0, r3
  40a18e:	e7dd      	b.n	40a14c <strncmp+0x68>
  40a190:	4618      	mov	r0, r3
  40a192:	e7da      	b.n	40a14a <strncmp+0x66>
  40a194:	4628      	mov	r0, r5
  40a196:	e7d9      	b.n	40a14c <strncmp+0x68>

0040a198 <__ssprint_r>:
  40a198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a19c:	6894      	ldr	r4, [r2, #8]
  40a19e:	b083      	sub	sp, #12
  40a1a0:	4692      	mov	sl, r2
  40a1a2:	4680      	mov	r8, r0
  40a1a4:	460d      	mov	r5, r1
  40a1a6:	6816      	ldr	r6, [r2, #0]
  40a1a8:	2c00      	cmp	r4, #0
  40a1aa:	d06f      	beq.n	40a28c <__ssprint_r+0xf4>
  40a1ac:	f04f 0b00 	mov.w	fp, #0
  40a1b0:	6808      	ldr	r0, [r1, #0]
  40a1b2:	688b      	ldr	r3, [r1, #8]
  40a1b4:	465c      	mov	r4, fp
  40a1b6:	2c00      	cmp	r4, #0
  40a1b8:	d043      	beq.n	40a242 <__ssprint_r+0xaa>
  40a1ba:	429c      	cmp	r4, r3
  40a1bc:	461f      	mov	r7, r3
  40a1be:	d345      	bcc.n	40a24c <__ssprint_r+0xb4>
  40a1c0:	89ab      	ldrh	r3, [r5, #12]
  40a1c2:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40a1c6:	d044      	beq.n	40a252 <__ssprint_r+0xba>
  40a1c8:	696f      	ldr	r7, [r5, #20]
  40a1ca:	6929      	ldr	r1, [r5, #16]
  40a1cc:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40a1d0:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40a1d4:	ebc1 0900 	rsb	r9, r1, r0
  40a1d8:	1c62      	adds	r2, r4, #1
  40a1da:	107f      	asrs	r7, r7, #1
  40a1dc:	444a      	add	r2, r9
  40a1de:	4297      	cmp	r7, r2
  40a1e0:	bf34      	ite	cc
  40a1e2:	4617      	movcc	r7, r2
  40a1e4:	463a      	movcs	r2, r7
  40a1e6:	055b      	lsls	r3, r3, #21
  40a1e8:	d535      	bpl.n	40a256 <__ssprint_r+0xbe>
  40a1ea:	4611      	mov	r1, r2
  40a1ec:	4640      	mov	r0, r8
  40a1ee:	f7fe fcd5 	bl	408b9c <_malloc_r>
  40a1f2:	2800      	cmp	r0, #0
  40a1f4:	d039      	beq.n	40a26a <__ssprint_r+0xd2>
  40a1f6:	6929      	ldr	r1, [r5, #16]
  40a1f8:	464a      	mov	r2, r9
  40a1fa:	9001      	str	r0, [sp, #4]
  40a1fc:	f7fe ffb4 	bl	409168 <memcpy>
  40a200:	89aa      	ldrh	r2, [r5, #12]
  40a202:	9b01      	ldr	r3, [sp, #4]
  40a204:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40a208:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40a20c:	81aa      	strh	r2, [r5, #12]
  40a20e:	ebc9 0207 	rsb	r2, r9, r7
  40a212:	eb03 0009 	add.w	r0, r3, r9
  40a216:	616f      	str	r7, [r5, #20]
  40a218:	612b      	str	r3, [r5, #16]
  40a21a:	6028      	str	r0, [r5, #0]
  40a21c:	60aa      	str	r2, [r5, #8]
  40a21e:	4627      	mov	r7, r4
  40a220:	46a1      	mov	r9, r4
  40a222:	464a      	mov	r2, r9
  40a224:	4659      	mov	r1, fp
  40a226:	f7ff f815 	bl	409254 <memmove>
  40a22a:	f8da 2008 	ldr.w	r2, [sl, #8]
  40a22e:	68ab      	ldr	r3, [r5, #8]
  40a230:	6828      	ldr	r0, [r5, #0]
  40a232:	1bdb      	subs	r3, r3, r7
  40a234:	4448      	add	r0, r9
  40a236:	1b14      	subs	r4, r2, r4
  40a238:	60ab      	str	r3, [r5, #8]
  40a23a:	6028      	str	r0, [r5, #0]
  40a23c:	f8ca 4008 	str.w	r4, [sl, #8]
  40a240:	b324      	cbz	r4, 40a28c <__ssprint_r+0xf4>
  40a242:	f8d6 b000 	ldr.w	fp, [r6]
  40a246:	6874      	ldr	r4, [r6, #4]
  40a248:	3608      	adds	r6, #8
  40a24a:	e7b4      	b.n	40a1b6 <__ssprint_r+0x1e>
  40a24c:	4627      	mov	r7, r4
  40a24e:	46a1      	mov	r9, r4
  40a250:	e7e7      	b.n	40a222 <__ssprint_r+0x8a>
  40a252:	46b9      	mov	r9, r7
  40a254:	e7e5      	b.n	40a222 <__ssprint_r+0x8a>
  40a256:	4640      	mov	r0, r8
  40a258:	f7ff fcb4 	bl	409bc4 <_realloc_r>
  40a25c:	4603      	mov	r3, r0
  40a25e:	2800      	cmp	r0, #0
  40a260:	d1d5      	bne.n	40a20e <__ssprint_r+0x76>
  40a262:	4640      	mov	r0, r8
  40a264:	6929      	ldr	r1, [r5, #16]
  40a266:	f7fd fde7 	bl	407e38 <_free_r>
  40a26a:	89aa      	ldrh	r2, [r5, #12]
  40a26c:	230c      	movs	r3, #12
  40a26e:	f8c8 3000 	str.w	r3, [r8]
  40a272:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40a276:	2300      	movs	r3, #0
  40a278:	f04f 30ff 	mov.w	r0, #4294967295
  40a27c:	81aa      	strh	r2, [r5, #12]
  40a27e:	f8ca 3008 	str.w	r3, [sl, #8]
  40a282:	f8ca 3004 	str.w	r3, [sl, #4]
  40a286:	b003      	add	sp, #12
  40a288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a28c:	4620      	mov	r0, r4
  40a28e:	f8ca 4004 	str.w	r4, [sl, #4]
  40a292:	b003      	add	sp, #12
  40a294:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040a298 <__swbuf_r>:
  40a298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40a29a:	460d      	mov	r5, r1
  40a29c:	4614      	mov	r4, r2
  40a29e:	4607      	mov	r7, r0
  40a2a0:	b110      	cbz	r0, 40a2a8 <__swbuf_r+0x10>
  40a2a2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a2a4:	2b00      	cmp	r3, #0
  40a2a6:	d048      	beq.n	40a33a <__swbuf_r+0xa2>
  40a2a8:	89a2      	ldrh	r2, [r4, #12]
  40a2aa:	69a0      	ldr	r0, [r4, #24]
  40a2ac:	b293      	uxth	r3, r2
  40a2ae:	60a0      	str	r0, [r4, #8]
  40a2b0:	0718      	lsls	r0, r3, #28
  40a2b2:	d538      	bpl.n	40a326 <__swbuf_r+0x8e>
  40a2b4:	6926      	ldr	r6, [r4, #16]
  40a2b6:	2e00      	cmp	r6, #0
  40a2b8:	d035      	beq.n	40a326 <__swbuf_r+0x8e>
  40a2ba:	0499      	lsls	r1, r3, #18
  40a2bc:	b2ed      	uxtb	r5, r5
  40a2be:	d515      	bpl.n	40a2ec <__swbuf_r+0x54>
  40a2c0:	6823      	ldr	r3, [r4, #0]
  40a2c2:	6962      	ldr	r2, [r4, #20]
  40a2c4:	1b9e      	subs	r6, r3, r6
  40a2c6:	4296      	cmp	r6, r2
  40a2c8:	da1c      	bge.n	40a304 <__swbuf_r+0x6c>
  40a2ca:	3601      	adds	r6, #1
  40a2cc:	68a2      	ldr	r2, [r4, #8]
  40a2ce:	1c59      	adds	r1, r3, #1
  40a2d0:	3a01      	subs	r2, #1
  40a2d2:	60a2      	str	r2, [r4, #8]
  40a2d4:	6021      	str	r1, [r4, #0]
  40a2d6:	701d      	strb	r5, [r3, #0]
  40a2d8:	6963      	ldr	r3, [r4, #20]
  40a2da:	42b3      	cmp	r3, r6
  40a2dc:	d01a      	beq.n	40a314 <__swbuf_r+0x7c>
  40a2de:	89a3      	ldrh	r3, [r4, #12]
  40a2e0:	07db      	lsls	r3, r3, #31
  40a2e2:	d501      	bpl.n	40a2e8 <__swbuf_r+0x50>
  40a2e4:	2d0a      	cmp	r5, #10
  40a2e6:	d015      	beq.n	40a314 <__swbuf_r+0x7c>
  40a2e8:	4628      	mov	r0, r5
  40a2ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a2ec:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40a2ee:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40a2f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40a2f6:	6663      	str	r3, [r4, #100]	; 0x64
  40a2f8:	6823      	ldr	r3, [r4, #0]
  40a2fa:	81a2      	strh	r2, [r4, #12]
  40a2fc:	6962      	ldr	r2, [r4, #20]
  40a2fe:	1b9e      	subs	r6, r3, r6
  40a300:	4296      	cmp	r6, r2
  40a302:	dbe2      	blt.n	40a2ca <__swbuf_r+0x32>
  40a304:	4638      	mov	r0, r7
  40a306:	4621      	mov	r1, r4
  40a308:	f7fd fc36 	bl	407b78 <_fflush_r>
  40a30c:	b940      	cbnz	r0, 40a320 <__swbuf_r+0x88>
  40a30e:	6823      	ldr	r3, [r4, #0]
  40a310:	2601      	movs	r6, #1
  40a312:	e7db      	b.n	40a2cc <__swbuf_r+0x34>
  40a314:	4638      	mov	r0, r7
  40a316:	4621      	mov	r1, r4
  40a318:	f7fd fc2e 	bl	407b78 <_fflush_r>
  40a31c:	2800      	cmp	r0, #0
  40a31e:	d0e3      	beq.n	40a2e8 <__swbuf_r+0x50>
  40a320:	f04f 30ff 	mov.w	r0, #4294967295
  40a324:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40a326:	4638      	mov	r0, r7
  40a328:	4621      	mov	r1, r4
  40a32a:	f7fc fb57 	bl	4069dc <__swsetup_r>
  40a32e:	2800      	cmp	r0, #0
  40a330:	d1f6      	bne.n	40a320 <__swbuf_r+0x88>
  40a332:	89a2      	ldrh	r2, [r4, #12]
  40a334:	6926      	ldr	r6, [r4, #16]
  40a336:	b293      	uxth	r3, r2
  40a338:	e7bf      	b.n	40a2ba <__swbuf_r+0x22>
  40a33a:	f7fd fc39 	bl	407bb0 <__sinit>
  40a33e:	e7b3      	b.n	40a2a8 <__swbuf_r+0x10>

0040a340 <_wcrtomb_r>:
  40a340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a344:	461e      	mov	r6, r3
  40a346:	b086      	sub	sp, #24
  40a348:	460c      	mov	r4, r1
  40a34a:	4605      	mov	r5, r0
  40a34c:	4617      	mov	r7, r2
  40a34e:	4b0f      	ldr	r3, [pc, #60]	; (40a38c <_wcrtomb_r+0x4c>)
  40a350:	b191      	cbz	r1, 40a378 <_wcrtomb_r+0x38>
  40a352:	f8d3 8000 	ldr.w	r8, [r3]
  40a356:	f7fe fb9b 	bl	408a90 <__locale_charset>
  40a35a:	9600      	str	r6, [sp, #0]
  40a35c:	4603      	mov	r3, r0
  40a35e:	4621      	mov	r1, r4
  40a360:	463a      	mov	r2, r7
  40a362:	4628      	mov	r0, r5
  40a364:	47c0      	blx	r8
  40a366:	1c43      	adds	r3, r0, #1
  40a368:	d103      	bne.n	40a372 <_wcrtomb_r+0x32>
  40a36a:	2200      	movs	r2, #0
  40a36c:	238a      	movs	r3, #138	; 0x8a
  40a36e:	6032      	str	r2, [r6, #0]
  40a370:	602b      	str	r3, [r5, #0]
  40a372:	b006      	add	sp, #24
  40a374:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a378:	681f      	ldr	r7, [r3, #0]
  40a37a:	f7fe fb89 	bl	408a90 <__locale_charset>
  40a37e:	9600      	str	r6, [sp, #0]
  40a380:	4603      	mov	r3, r0
  40a382:	4622      	mov	r2, r4
  40a384:	4628      	mov	r0, r5
  40a386:	a903      	add	r1, sp, #12
  40a388:	47b8      	blx	r7
  40a38a:	e7ec      	b.n	40a366 <_wcrtomb_r+0x26>
  40a38c:	200009a4 	.word	0x200009a4

0040a390 <__ascii_wctomb>:
  40a390:	b121      	cbz	r1, 40a39c <__ascii_wctomb+0xc>
  40a392:	2aff      	cmp	r2, #255	; 0xff
  40a394:	d804      	bhi.n	40a3a0 <__ascii_wctomb+0x10>
  40a396:	700a      	strb	r2, [r1, #0]
  40a398:	2001      	movs	r0, #1
  40a39a:	4770      	bx	lr
  40a39c:	4608      	mov	r0, r1
  40a39e:	4770      	bx	lr
  40a3a0:	238a      	movs	r3, #138	; 0x8a
  40a3a2:	6003      	str	r3, [r0, #0]
  40a3a4:	f04f 30ff 	mov.w	r0, #4294967295
  40a3a8:	4770      	bx	lr
  40a3aa:	bf00      	nop

0040a3ac <_write_r>:
  40a3ac:	b570      	push	{r4, r5, r6, lr}
  40a3ae:	4c08      	ldr	r4, [pc, #32]	; (40a3d0 <_write_r+0x24>)
  40a3b0:	4606      	mov	r6, r0
  40a3b2:	2500      	movs	r5, #0
  40a3b4:	4608      	mov	r0, r1
  40a3b6:	4611      	mov	r1, r2
  40a3b8:	461a      	mov	r2, r3
  40a3ba:	6025      	str	r5, [r4, #0]
  40a3bc:	f7f6 fd3c 	bl	400e38 <_write>
  40a3c0:	1c43      	adds	r3, r0, #1
  40a3c2:	d000      	beq.n	40a3c6 <_write_r+0x1a>
  40a3c4:	bd70      	pop	{r4, r5, r6, pc}
  40a3c6:	6823      	ldr	r3, [r4, #0]
  40a3c8:	2b00      	cmp	r3, #0
  40a3ca:	d0fb      	beq.n	40a3c4 <_write_r+0x18>
  40a3cc:	6033      	str	r3, [r6, #0]
  40a3ce:	bd70      	pop	{r4, r5, r6, pc}
  40a3d0:	20000cc8 	.word	0x20000cc8

0040a3d4 <__register_exitproc>:
  40a3d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  40a3d6:	4c27      	ldr	r4, [pc, #156]	; (40a474 <__register_exitproc+0xa0>)
  40a3d8:	b085      	sub	sp, #20
  40a3da:	6826      	ldr	r6, [r4, #0]
  40a3dc:	4607      	mov	r7, r0
  40a3de:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  40a3e2:	2c00      	cmp	r4, #0
  40a3e4:	d040      	beq.n	40a468 <__register_exitproc+0x94>
  40a3e6:	6865      	ldr	r5, [r4, #4]
  40a3e8:	2d1f      	cmp	r5, #31
  40a3ea:	dd1e      	ble.n	40a42a <__register_exitproc+0x56>
  40a3ec:	4822      	ldr	r0, [pc, #136]	; (40a478 <__register_exitproc+0xa4>)
  40a3ee:	b918      	cbnz	r0, 40a3f8 <__register_exitproc+0x24>
  40a3f0:	f04f 30ff 	mov.w	r0, #4294967295
  40a3f4:	b005      	add	sp, #20
  40a3f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a3f8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40a3fc:	9103      	str	r1, [sp, #12]
  40a3fe:	9202      	str	r2, [sp, #8]
  40a400:	9301      	str	r3, [sp, #4]
  40a402:	f7fe fbc3 	bl	408b8c <malloc>
  40a406:	9903      	ldr	r1, [sp, #12]
  40a408:	4604      	mov	r4, r0
  40a40a:	9a02      	ldr	r2, [sp, #8]
  40a40c:	9b01      	ldr	r3, [sp, #4]
  40a40e:	2800      	cmp	r0, #0
  40a410:	d0ee      	beq.n	40a3f0 <__register_exitproc+0x1c>
  40a412:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  40a416:	2000      	movs	r0, #0
  40a418:	6025      	str	r5, [r4, #0]
  40a41a:	6060      	str	r0, [r4, #4]
  40a41c:	4605      	mov	r5, r0
  40a41e:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40a422:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  40a426:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  40a42a:	b93f      	cbnz	r7, 40a43c <__register_exitproc+0x68>
  40a42c:	1c6b      	adds	r3, r5, #1
  40a42e:	2000      	movs	r0, #0
  40a430:	3502      	adds	r5, #2
  40a432:	6063      	str	r3, [r4, #4]
  40a434:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  40a438:	b005      	add	sp, #20
  40a43a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40a43c:	2601      	movs	r6, #1
  40a43e:	40ae      	lsls	r6, r5
  40a440:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  40a444:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  40a448:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  40a44c:	2f02      	cmp	r7, #2
  40a44e:	ea42 0206 	orr.w	r2, r2, r6
  40a452:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  40a456:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  40a45a:	d1e7      	bne.n	40a42c <__register_exitproc+0x58>
  40a45c:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  40a460:	431e      	orrs	r6, r3
  40a462:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  40a466:	e7e1      	b.n	40a42c <__register_exitproc+0x58>
  40a468:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  40a46c:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  40a470:	e7b9      	b.n	40a3e6 <__register_exitproc+0x12>
  40a472:	bf00      	nop
  40a474:	0040ae3c 	.word	0x0040ae3c
  40a478:	00408b8d 	.word	0x00408b8d

0040a47c <_calloc_r>:
  40a47c:	b510      	push	{r4, lr}
  40a47e:	fb02 f101 	mul.w	r1, r2, r1
  40a482:	f7fe fb8b 	bl	408b9c <_malloc_r>
  40a486:	4604      	mov	r4, r0
  40a488:	b168      	cbz	r0, 40a4a6 <_calloc_r+0x2a>
  40a48a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40a48e:	f022 0203 	bic.w	r2, r2, #3
  40a492:	3a04      	subs	r2, #4
  40a494:	2a24      	cmp	r2, #36	; 0x24
  40a496:	d818      	bhi.n	40a4ca <_calloc_r+0x4e>
  40a498:	2a13      	cmp	r2, #19
  40a49a:	d806      	bhi.n	40a4aa <_calloc_r+0x2e>
  40a49c:	4603      	mov	r3, r0
  40a49e:	2200      	movs	r2, #0
  40a4a0:	601a      	str	r2, [r3, #0]
  40a4a2:	605a      	str	r2, [r3, #4]
  40a4a4:	609a      	str	r2, [r3, #8]
  40a4a6:	4620      	mov	r0, r4
  40a4a8:	bd10      	pop	{r4, pc}
  40a4aa:	2300      	movs	r3, #0
  40a4ac:	2a1b      	cmp	r2, #27
  40a4ae:	6003      	str	r3, [r0, #0]
  40a4b0:	6043      	str	r3, [r0, #4]
  40a4b2:	d90f      	bls.n	40a4d4 <_calloc_r+0x58>
  40a4b4:	2a24      	cmp	r2, #36	; 0x24
  40a4b6:	6083      	str	r3, [r0, #8]
  40a4b8:	60c3      	str	r3, [r0, #12]
  40a4ba:	bf05      	ittet	eq
  40a4bc:	6103      	streq	r3, [r0, #16]
  40a4be:	6143      	streq	r3, [r0, #20]
  40a4c0:	f100 0310 	addne.w	r3, r0, #16
  40a4c4:	f100 0318 	addeq.w	r3, r0, #24
  40a4c8:	e7e9      	b.n	40a49e <_calloc_r+0x22>
  40a4ca:	2100      	movs	r1, #0
  40a4cc:	f7f8 fffc 	bl	4034c8 <memset>
  40a4d0:	4620      	mov	r0, r4
  40a4d2:	bd10      	pop	{r4, pc}
  40a4d4:	f100 0308 	add.w	r3, r0, #8
  40a4d8:	e7e1      	b.n	40a49e <_calloc_r+0x22>
  40a4da:	bf00      	nop

0040a4dc <_close_r>:
  40a4dc:	b538      	push	{r3, r4, r5, lr}
  40a4de:	4c07      	ldr	r4, [pc, #28]	; (40a4fc <_close_r+0x20>)
  40a4e0:	2300      	movs	r3, #0
  40a4e2:	4605      	mov	r5, r0
  40a4e4:	4608      	mov	r0, r1
  40a4e6:	6023      	str	r3, [r4, #0]
  40a4e8:	f7f7 f9c6 	bl	401878 <_close>
  40a4ec:	1c43      	adds	r3, r0, #1
  40a4ee:	d000      	beq.n	40a4f2 <_close_r+0x16>
  40a4f0:	bd38      	pop	{r3, r4, r5, pc}
  40a4f2:	6823      	ldr	r3, [r4, #0]
  40a4f4:	2b00      	cmp	r3, #0
  40a4f6:	d0fb      	beq.n	40a4f0 <_close_r+0x14>
  40a4f8:	602b      	str	r3, [r5, #0]
  40a4fa:	bd38      	pop	{r3, r4, r5, pc}
  40a4fc:	20000cc8 	.word	0x20000cc8

0040a500 <_fclose_r>:
  40a500:	b570      	push	{r4, r5, r6, lr}
  40a502:	460c      	mov	r4, r1
  40a504:	4605      	mov	r5, r0
  40a506:	b131      	cbz	r1, 40a516 <_fclose_r+0x16>
  40a508:	b110      	cbz	r0, 40a510 <_fclose_r+0x10>
  40a50a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40a50c:	2b00      	cmp	r3, #0
  40a50e:	d02f      	beq.n	40a570 <_fclose_r+0x70>
  40a510:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40a514:	b90b      	cbnz	r3, 40a51a <_fclose_r+0x1a>
  40a516:	2000      	movs	r0, #0
  40a518:	bd70      	pop	{r4, r5, r6, pc}
  40a51a:	4628      	mov	r0, r5
  40a51c:	4621      	mov	r1, r4
  40a51e:	f7fd fb2b 	bl	407b78 <_fflush_r>
  40a522:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40a524:	4606      	mov	r6, r0
  40a526:	b133      	cbz	r3, 40a536 <_fclose_r+0x36>
  40a528:	4628      	mov	r0, r5
  40a52a:	69e1      	ldr	r1, [r4, #28]
  40a52c:	4798      	blx	r3
  40a52e:	2800      	cmp	r0, #0
  40a530:	bfb8      	it	lt
  40a532:	f04f 36ff 	movlt.w	r6, #4294967295
  40a536:	89a3      	ldrh	r3, [r4, #12]
  40a538:	061b      	lsls	r3, r3, #24
  40a53a:	d41c      	bmi.n	40a576 <_fclose_r+0x76>
  40a53c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40a53e:	b141      	cbz	r1, 40a552 <_fclose_r+0x52>
  40a540:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40a544:	4299      	cmp	r1, r3
  40a546:	d002      	beq.n	40a54e <_fclose_r+0x4e>
  40a548:	4628      	mov	r0, r5
  40a54a:	f7fd fc75 	bl	407e38 <_free_r>
  40a54e:	2300      	movs	r3, #0
  40a550:	6323      	str	r3, [r4, #48]	; 0x30
  40a552:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40a554:	b121      	cbz	r1, 40a560 <_fclose_r+0x60>
  40a556:	4628      	mov	r0, r5
  40a558:	f7fd fc6e 	bl	407e38 <_free_r>
  40a55c:	2300      	movs	r3, #0
  40a55e:	6463      	str	r3, [r4, #68]	; 0x44
  40a560:	f7fd fba0 	bl	407ca4 <__sfp_lock_acquire>
  40a564:	2300      	movs	r3, #0
  40a566:	81a3      	strh	r3, [r4, #12]
  40a568:	f7fd fb9e 	bl	407ca8 <__sfp_lock_release>
  40a56c:	4630      	mov	r0, r6
  40a56e:	bd70      	pop	{r4, r5, r6, pc}
  40a570:	f7fd fb1e 	bl	407bb0 <__sinit>
  40a574:	e7cc      	b.n	40a510 <_fclose_r+0x10>
  40a576:	4628      	mov	r0, r5
  40a578:	6921      	ldr	r1, [r4, #16]
  40a57a:	f7fd fc5d 	bl	407e38 <_free_r>
  40a57e:	e7dd      	b.n	40a53c <_fclose_r+0x3c>

0040a580 <fclose>:
  40a580:	4b02      	ldr	r3, [pc, #8]	; (40a58c <fclose+0xc>)
  40a582:	4601      	mov	r1, r0
  40a584:	6818      	ldr	r0, [r3, #0]
  40a586:	f7ff bfbb 	b.w	40a500 <_fclose_r>
  40a58a:	bf00      	nop
  40a58c:	20000530 	.word	0x20000530

0040a590 <_fstat_r>:
  40a590:	b538      	push	{r3, r4, r5, lr}
  40a592:	4c08      	ldr	r4, [pc, #32]	; (40a5b4 <_fstat_r+0x24>)
  40a594:	2300      	movs	r3, #0
  40a596:	4605      	mov	r5, r0
  40a598:	4608      	mov	r0, r1
  40a59a:	4611      	mov	r1, r2
  40a59c:	6023      	str	r3, [r4, #0]
  40a59e:	f7f7 f96f 	bl	401880 <_fstat>
  40a5a2:	1c43      	adds	r3, r0, #1
  40a5a4:	d000      	beq.n	40a5a8 <_fstat_r+0x18>
  40a5a6:	bd38      	pop	{r3, r4, r5, pc}
  40a5a8:	6823      	ldr	r3, [r4, #0]
  40a5aa:	2b00      	cmp	r3, #0
  40a5ac:	d0fb      	beq.n	40a5a6 <_fstat_r+0x16>
  40a5ae:	602b      	str	r3, [r5, #0]
  40a5b0:	bd38      	pop	{r3, r4, r5, pc}
  40a5b2:	bf00      	nop
  40a5b4:	20000cc8 	.word	0x20000cc8

0040a5b8 <_isatty_r>:
  40a5b8:	b538      	push	{r3, r4, r5, lr}
  40a5ba:	4c07      	ldr	r4, [pc, #28]	; (40a5d8 <_isatty_r+0x20>)
  40a5bc:	2300      	movs	r3, #0
  40a5be:	4605      	mov	r5, r0
  40a5c0:	4608      	mov	r0, r1
  40a5c2:	6023      	str	r3, [r4, #0]
  40a5c4:	f7f7 f962 	bl	40188c <_isatty>
  40a5c8:	1c43      	adds	r3, r0, #1
  40a5ca:	d000      	beq.n	40a5ce <_isatty_r+0x16>
  40a5cc:	bd38      	pop	{r3, r4, r5, pc}
  40a5ce:	6823      	ldr	r3, [r4, #0]
  40a5d0:	2b00      	cmp	r3, #0
  40a5d2:	d0fb      	beq.n	40a5cc <_isatty_r+0x14>
  40a5d4:	602b      	str	r3, [r5, #0]
  40a5d6:	bd38      	pop	{r3, r4, r5, pc}
  40a5d8:	20000cc8 	.word	0x20000cc8

0040a5dc <_lseek_r>:
  40a5dc:	b570      	push	{r4, r5, r6, lr}
  40a5de:	4c08      	ldr	r4, [pc, #32]	; (40a600 <_lseek_r+0x24>)
  40a5e0:	4606      	mov	r6, r0
  40a5e2:	2500      	movs	r5, #0
  40a5e4:	4608      	mov	r0, r1
  40a5e6:	4611      	mov	r1, r2
  40a5e8:	461a      	mov	r2, r3
  40a5ea:	6025      	str	r5, [r4, #0]
  40a5ec:	f7f7 f950 	bl	401890 <_lseek>
  40a5f0:	1c43      	adds	r3, r0, #1
  40a5f2:	d000      	beq.n	40a5f6 <_lseek_r+0x1a>
  40a5f4:	bd70      	pop	{r4, r5, r6, pc}
  40a5f6:	6823      	ldr	r3, [r4, #0]
  40a5f8:	2b00      	cmp	r3, #0
  40a5fa:	d0fb      	beq.n	40a5f4 <_lseek_r+0x18>
  40a5fc:	6033      	str	r3, [r6, #0]
  40a5fe:	bd70      	pop	{r4, r5, r6, pc}
  40a600:	20000cc8 	.word	0x20000cc8

0040a604 <_read_r>:
  40a604:	b570      	push	{r4, r5, r6, lr}
  40a606:	4c08      	ldr	r4, [pc, #32]	; (40a628 <_read_r+0x24>)
  40a608:	4606      	mov	r6, r0
  40a60a:	2500      	movs	r5, #0
  40a60c:	4608      	mov	r0, r1
  40a60e:	4611      	mov	r1, r2
  40a610:	461a      	mov	r2, r3
  40a612:	6025      	str	r5, [r4, #0]
  40a614:	f7f5 fd80 	bl	400118 <_read>
  40a618:	1c43      	adds	r3, r0, #1
  40a61a:	d000      	beq.n	40a61e <_read_r+0x1a>
  40a61c:	bd70      	pop	{r4, r5, r6, pc}
  40a61e:	6823      	ldr	r3, [r4, #0]
  40a620:	2b00      	cmp	r3, #0
  40a622:	d0fb      	beq.n	40a61c <_read_r+0x18>
  40a624:	6033      	str	r3, [r6, #0]
  40a626:	bd70      	pop	{r4, r5, r6, pc}
  40a628:	20000cc8 	.word	0x20000cc8

0040a62c <__aeabi_d2uiz>:
  40a62c:	004a      	lsls	r2, r1, #1
  40a62e:	d211      	bcs.n	40a654 <__aeabi_d2uiz+0x28>
  40a630:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a634:	d211      	bcs.n	40a65a <__aeabi_d2uiz+0x2e>
  40a636:	d50d      	bpl.n	40a654 <__aeabi_d2uiz+0x28>
  40a638:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a63c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a640:	d40e      	bmi.n	40a660 <__aeabi_d2uiz+0x34>
  40a642:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a646:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a64a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a64e:	fa23 f002 	lsr.w	r0, r3, r2
  40a652:	4770      	bx	lr
  40a654:	f04f 0000 	mov.w	r0, #0
  40a658:	4770      	bx	lr
  40a65a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a65e:	d102      	bne.n	40a666 <__aeabi_d2uiz+0x3a>
  40a660:	f04f 30ff 	mov.w	r0, #4294967295
  40a664:	4770      	bx	lr
  40a666:	f04f 0000 	mov.w	r0, #0
  40a66a:	4770      	bx	lr

0040a66c <__aeabi_uldivmod>:
  40a66c:	b94b      	cbnz	r3, 40a682 <__aeabi_uldivmod+0x16>
  40a66e:	b942      	cbnz	r2, 40a682 <__aeabi_uldivmod+0x16>
  40a670:	2900      	cmp	r1, #0
  40a672:	bf08      	it	eq
  40a674:	2800      	cmpeq	r0, #0
  40a676:	d002      	beq.n	40a67e <__aeabi_uldivmod+0x12>
  40a678:	f04f 31ff 	mov.w	r1, #4294967295
  40a67c:	4608      	mov	r0, r1
  40a67e:	f000 b83b 	b.w	40a6f8 <__aeabi_idiv0>
  40a682:	b082      	sub	sp, #8
  40a684:	46ec      	mov	ip, sp
  40a686:	e92d 5000 	stmdb	sp!, {ip, lr}
  40a68a:	f000 f81d 	bl	40a6c8 <__gnu_uldivmod_helper>
  40a68e:	f8dd e004 	ldr.w	lr, [sp, #4]
  40a692:	b002      	add	sp, #8
  40a694:	bc0c      	pop	{r2, r3}
  40a696:	4770      	bx	lr

0040a698 <__gnu_ldivmod_helper>:
  40a698:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a69c:	9e08      	ldr	r6, [sp, #32]
  40a69e:	4614      	mov	r4, r2
  40a6a0:	461d      	mov	r5, r3
  40a6a2:	4680      	mov	r8, r0
  40a6a4:	4689      	mov	r9, r1
  40a6a6:	f000 f829 	bl	40a6fc <__divdi3>
  40a6aa:	fb04 f301 	mul.w	r3, r4, r1
  40a6ae:	fba4 ab00 	umull	sl, fp, r4, r0
  40a6b2:	fb00 3205 	mla	r2, r0, r5, r3
  40a6b6:	4493      	add	fp, r2
  40a6b8:	ebb8 080a 	subs.w	r8, r8, sl
  40a6bc:	eb69 090b 	sbc.w	r9, r9, fp
  40a6c0:	e9c6 8900 	strd	r8, r9, [r6]
  40a6c4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a6c8 <__gnu_uldivmod_helper>:
  40a6c8:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  40a6cc:	9e08      	ldr	r6, [sp, #32]
  40a6ce:	4614      	mov	r4, r2
  40a6d0:	461d      	mov	r5, r3
  40a6d2:	4680      	mov	r8, r0
  40a6d4:	4689      	mov	r9, r1
  40a6d6:	f000 f961 	bl	40a99c <__udivdi3>
  40a6da:	fb00 f505 	mul.w	r5, r0, r5
  40a6de:	fba0 ab04 	umull	sl, fp, r0, r4
  40a6e2:	fb04 5401 	mla	r4, r4, r1, r5
  40a6e6:	44a3      	add	fp, r4
  40a6e8:	ebb8 080a 	subs.w	r8, r8, sl
  40a6ec:	eb69 090b 	sbc.w	r9, r9, fp
  40a6f0:	e9c6 8900 	strd	r8, r9, [r6]
  40a6f4:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

0040a6f8 <__aeabi_idiv0>:
  40a6f8:	4770      	bx	lr
  40a6fa:	bf00      	nop

0040a6fc <__divdi3>:
  40a6fc:	2900      	cmp	r1, #0
  40a6fe:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a702:	f2c0 80a1 	blt.w	40a848 <__divdi3+0x14c>
  40a706:	2400      	movs	r4, #0
  40a708:	2b00      	cmp	r3, #0
  40a70a:	f2c0 8098 	blt.w	40a83e <__divdi3+0x142>
  40a70e:	4615      	mov	r5, r2
  40a710:	4606      	mov	r6, r0
  40a712:	460f      	mov	r7, r1
  40a714:	2b00      	cmp	r3, #0
  40a716:	d13f      	bne.n	40a798 <__divdi3+0x9c>
  40a718:	428a      	cmp	r2, r1
  40a71a:	d958      	bls.n	40a7ce <__divdi3+0xd2>
  40a71c:	fab2 f382 	clz	r3, r2
  40a720:	b14b      	cbz	r3, 40a736 <__divdi3+0x3a>
  40a722:	f1c3 0220 	rsb	r2, r3, #32
  40a726:	fa01 f703 	lsl.w	r7, r1, r3
  40a72a:	fa20 f202 	lsr.w	r2, r0, r2
  40a72e:	409d      	lsls	r5, r3
  40a730:	fa00 f603 	lsl.w	r6, r0, r3
  40a734:	4317      	orrs	r7, r2
  40a736:	0c29      	lsrs	r1, r5, #16
  40a738:	fbb7 f2f1 	udiv	r2, r7, r1
  40a73c:	fb01 7712 	mls	r7, r1, r2, r7
  40a740:	b2a8      	uxth	r0, r5
  40a742:	fb00 f302 	mul.w	r3, r0, r2
  40a746:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  40a74a:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  40a74e:	42bb      	cmp	r3, r7
  40a750:	d909      	bls.n	40a766 <__divdi3+0x6a>
  40a752:	197f      	adds	r7, r7, r5
  40a754:	f102 3cff 	add.w	ip, r2, #4294967295
  40a758:	f080 8105 	bcs.w	40a966 <__divdi3+0x26a>
  40a75c:	42bb      	cmp	r3, r7
  40a75e:	f240 8102 	bls.w	40a966 <__divdi3+0x26a>
  40a762:	3a02      	subs	r2, #2
  40a764:	442f      	add	r7, r5
  40a766:	1aff      	subs	r7, r7, r3
  40a768:	fbb7 f3f1 	udiv	r3, r7, r1
  40a76c:	fb01 7113 	mls	r1, r1, r3, r7
  40a770:	fb00 f003 	mul.w	r0, r0, r3
  40a774:	b2b6      	uxth	r6, r6
  40a776:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  40a77a:	4288      	cmp	r0, r1
  40a77c:	d908      	bls.n	40a790 <__divdi3+0x94>
  40a77e:	1949      	adds	r1, r1, r5
  40a780:	f103 37ff 	add.w	r7, r3, #4294967295
  40a784:	f080 80f1 	bcs.w	40a96a <__divdi3+0x26e>
  40a788:	4288      	cmp	r0, r1
  40a78a:	f240 80ee 	bls.w	40a96a <__divdi3+0x26e>
  40a78e:	3b02      	subs	r3, #2
  40a790:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40a794:	2300      	movs	r3, #0
  40a796:	e003      	b.n	40a7a0 <__divdi3+0xa4>
  40a798:	428b      	cmp	r3, r1
  40a79a:	d90a      	bls.n	40a7b2 <__divdi3+0xb6>
  40a79c:	2300      	movs	r3, #0
  40a79e:	461a      	mov	r2, r3
  40a7a0:	4610      	mov	r0, r2
  40a7a2:	4619      	mov	r1, r3
  40a7a4:	b114      	cbz	r4, 40a7ac <__divdi3+0xb0>
  40a7a6:	4240      	negs	r0, r0
  40a7a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a7ac:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a7b0:	4770      	bx	lr
  40a7b2:	fab3 f883 	clz	r8, r3
  40a7b6:	f1b8 0f00 	cmp.w	r8, #0
  40a7ba:	f040 8088 	bne.w	40a8ce <__divdi3+0x1d2>
  40a7be:	428b      	cmp	r3, r1
  40a7c0:	d302      	bcc.n	40a7c8 <__divdi3+0xcc>
  40a7c2:	4282      	cmp	r2, r0
  40a7c4:	f200 80e2 	bhi.w	40a98c <__divdi3+0x290>
  40a7c8:	2300      	movs	r3, #0
  40a7ca:	2201      	movs	r2, #1
  40a7cc:	e7e8      	b.n	40a7a0 <__divdi3+0xa4>
  40a7ce:	b912      	cbnz	r2, 40a7d6 <__divdi3+0xda>
  40a7d0:	2301      	movs	r3, #1
  40a7d2:	fbb3 f5f2 	udiv	r5, r3, r2
  40a7d6:	fab5 f285 	clz	r2, r5
  40a7da:	2a00      	cmp	r2, #0
  40a7dc:	d13a      	bne.n	40a854 <__divdi3+0x158>
  40a7de:	1b7f      	subs	r7, r7, r5
  40a7e0:	0c28      	lsrs	r0, r5, #16
  40a7e2:	fa1f fc85 	uxth.w	ip, r5
  40a7e6:	2301      	movs	r3, #1
  40a7e8:	fbb7 f1f0 	udiv	r1, r7, r0
  40a7ec:	fb00 7711 	mls	r7, r0, r1, r7
  40a7f0:	fb0c f201 	mul.w	r2, ip, r1
  40a7f4:	ea4f 4816 	mov.w	r8, r6, lsr #16
  40a7f8:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  40a7fc:	42ba      	cmp	r2, r7
  40a7fe:	d907      	bls.n	40a810 <__divdi3+0x114>
  40a800:	197f      	adds	r7, r7, r5
  40a802:	f101 38ff 	add.w	r8, r1, #4294967295
  40a806:	d202      	bcs.n	40a80e <__divdi3+0x112>
  40a808:	42ba      	cmp	r2, r7
  40a80a:	f200 80c4 	bhi.w	40a996 <__divdi3+0x29a>
  40a80e:	4641      	mov	r1, r8
  40a810:	1abf      	subs	r7, r7, r2
  40a812:	fbb7 f2f0 	udiv	r2, r7, r0
  40a816:	fb00 7012 	mls	r0, r0, r2, r7
  40a81a:	fb0c fc02 	mul.w	ip, ip, r2
  40a81e:	b2b6      	uxth	r6, r6
  40a820:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  40a824:	4584      	cmp	ip, r0
  40a826:	d907      	bls.n	40a838 <__divdi3+0x13c>
  40a828:	1940      	adds	r0, r0, r5
  40a82a:	f102 37ff 	add.w	r7, r2, #4294967295
  40a82e:	d202      	bcs.n	40a836 <__divdi3+0x13a>
  40a830:	4584      	cmp	ip, r0
  40a832:	f200 80ae 	bhi.w	40a992 <__divdi3+0x296>
  40a836:	463a      	mov	r2, r7
  40a838:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  40a83c:	e7b0      	b.n	40a7a0 <__divdi3+0xa4>
  40a83e:	43e4      	mvns	r4, r4
  40a840:	4252      	negs	r2, r2
  40a842:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40a846:	e762      	b.n	40a70e <__divdi3+0x12>
  40a848:	4240      	negs	r0, r0
  40a84a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a84e:	f04f 34ff 	mov.w	r4, #4294967295
  40a852:	e759      	b.n	40a708 <__divdi3+0xc>
  40a854:	4095      	lsls	r5, r2
  40a856:	f1c2 0920 	rsb	r9, r2, #32
  40a85a:	fa27 f109 	lsr.w	r1, r7, r9
  40a85e:	fa26 f909 	lsr.w	r9, r6, r9
  40a862:	4097      	lsls	r7, r2
  40a864:	0c28      	lsrs	r0, r5, #16
  40a866:	fbb1 f8f0 	udiv	r8, r1, r0
  40a86a:	fb00 1118 	mls	r1, r0, r8, r1
  40a86e:	fa1f fc85 	uxth.w	ip, r5
  40a872:	fb0c f308 	mul.w	r3, ip, r8
  40a876:	ea49 0907 	orr.w	r9, r9, r7
  40a87a:	ea4f 4719 	mov.w	r7, r9, lsr #16
  40a87e:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  40a882:	428b      	cmp	r3, r1
  40a884:	fa06 f602 	lsl.w	r6, r6, r2
  40a888:	d908      	bls.n	40a89c <__divdi3+0x1a0>
  40a88a:	1949      	adds	r1, r1, r5
  40a88c:	f108 32ff 	add.w	r2, r8, #4294967295
  40a890:	d27a      	bcs.n	40a988 <__divdi3+0x28c>
  40a892:	428b      	cmp	r3, r1
  40a894:	d978      	bls.n	40a988 <__divdi3+0x28c>
  40a896:	f1a8 0802 	sub.w	r8, r8, #2
  40a89a:	4429      	add	r1, r5
  40a89c:	1ac9      	subs	r1, r1, r3
  40a89e:	fbb1 f3f0 	udiv	r3, r1, r0
  40a8a2:	fb00 1713 	mls	r7, r0, r3, r1
  40a8a6:	fb0c f203 	mul.w	r2, ip, r3
  40a8aa:	fa1f f989 	uxth.w	r9, r9
  40a8ae:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  40a8b2:	42ba      	cmp	r2, r7
  40a8b4:	d907      	bls.n	40a8c6 <__divdi3+0x1ca>
  40a8b6:	197f      	adds	r7, r7, r5
  40a8b8:	f103 31ff 	add.w	r1, r3, #4294967295
  40a8bc:	d260      	bcs.n	40a980 <__divdi3+0x284>
  40a8be:	42ba      	cmp	r2, r7
  40a8c0:	d95e      	bls.n	40a980 <__divdi3+0x284>
  40a8c2:	3b02      	subs	r3, #2
  40a8c4:	442f      	add	r7, r5
  40a8c6:	1abf      	subs	r7, r7, r2
  40a8c8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40a8cc:	e78c      	b.n	40a7e8 <__divdi3+0xec>
  40a8ce:	f1c8 0220 	rsb	r2, r8, #32
  40a8d2:	fa25 f102 	lsr.w	r1, r5, r2
  40a8d6:	fa03 fc08 	lsl.w	ip, r3, r8
  40a8da:	fa27 f302 	lsr.w	r3, r7, r2
  40a8de:	fa20 f202 	lsr.w	r2, r0, r2
  40a8e2:	fa07 f708 	lsl.w	r7, r7, r8
  40a8e6:	ea41 0c0c 	orr.w	ip, r1, ip
  40a8ea:	ea4f 491c 	mov.w	r9, ip, lsr #16
  40a8ee:	fbb3 f1f9 	udiv	r1, r3, r9
  40a8f2:	fb09 3311 	mls	r3, r9, r1, r3
  40a8f6:	fa1f fa8c 	uxth.w	sl, ip
  40a8fa:	fb0a fb01 	mul.w	fp, sl, r1
  40a8fe:	4317      	orrs	r7, r2
  40a900:	0c3a      	lsrs	r2, r7, #16
  40a902:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  40a906:	459b      	cmp	fp, r3
  40a908:	fa05 f008 	lsl.w	r0, r5, r8
  40a90c:	d908      	bls.n	40a920 <__divdi3+0x224>
  40a90e:	eb13 030c 	adds.w	r3, r3, ip
  40a912:	f101 32ff 	add.w	r2, r1, #4294967295
  40a916:	d235      	bcs.n	40a984 <__divdi3+0x288>
  40a918:	459b      	cmp	fp, r3
  40a91a:	d933      	bls.n	40a984 <__divdi3+0x288>
  40a91c:	3902      	subs	r1, #2
  40a91e:	4463      	add	r3, ip
  40a920:	ebcb 0303 	rsb	r3, fp, r3
  40a924:	fbb3 f2f9 	udiv	r2, r3, r9
  40a928:	fb09 3312 	mls	r3, r9, r2, r3
  40a92c:	fb0a fa02 	mul.w	sl, sl, r2
  40a930:	b2bf      	uxth	r7, r7
  40a932:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  40a936:	45ba      	cmp	sl, r7
  40a938:	d908      	bls.n	40a94c <__divdi3+0x250>
  40a93a:	eb17 070c 	adds.w	r7, r7, ip
  40a93e:	f102 33ff 	add.w	r3, r2, #4294967295
  40a942:	d21b      	bcs.n	40a97c <__divdi3+0x280>
  40a944:	45ba      	cmp	sl, r7
  40a946:	d919      	bls.n	40a97c <__divdi3+0x280>
  40a948:	3a02      	subs	r2, #2
  40a94a:	4467      	add	r7, ip
  40a94c:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  40a950:	fba5 0100 	umull	r0, r1, r5, r0
  40a954:	ebca 0707 	rsb	r7, sl, r7
  40a958:	428f      	cmp	r7, r1
  40a95a:	f04f 0300 	mov.w	r3, #0
  40a95e:	d30a      	bcc.n	40a976 <__divdi3+0x27a>
  40a960:	d005      	beq.n	40a96e <__divdi3+0x272>
  40a962:	462a      	mov	r2, r5
  40a964:	e71c      	b.n	40a7a0 <__divdi3+0xa4>
  40a966:	4662      	mov	r2, ip
  40a968:	e6fd      	b.n	40a766 <__divdi3+0x6a>
  40a96a:	463b      	mov	r3, r7
  40a96c:	e710      	b.n	40a790 <__divdi3+0x94>
  40a96e:	fa06 f608 	lsl.w	r6, r6, r8
  40a972:	4286      	cmp	r6, r0
  40a974:	d2f5      	bcs.n	40a962 <__divdi3+0x266>
  40a976:	1e6a      	subs	r2, r5, #1
  40a978:	2300      	movs	r3, #0
  40a97a:	e711      	b.n	40a7a0 <__divdi3+0xa4>
  40a97c:	461a      	mov	r2, r3
  40a97e:	e7e5      	b.n	40a94c <__divdi3+0x250>
  40a980:	460b      	mov	r3, r1
  40a982:	e7a0      	b.n	40a8c6 <__divdi3+0x1ca>
  40a984:	4611      	mov	r1, r2
  40a986:	e7cb      	b.n	40a920 <__divdi3+0x224>
  40a988:	4690      	mov	r8, r2
  40a98a:	e787      	b.n	40a89c <__divdi3+0x1a0>
  40a98c:	4643      	mov	r3, r8
  40a98e:	4642      	mov	r2, r8
  40a990:	e706      	b.n	40a7a0 <__divdi3+0xa4>
  40a992:	3a02      	subs	r2, #2
  40a994:	e750      	b.n	40a838 <__divdi3+0x13c>
  40a996:	3902      	subs	r1, #2
  40a998:	442f      	add	r7, r5
  40a99a:	e739      	b.n	40a810 <__divdi3+0x114>

0040a99c <__udivdi3>:
  40a99c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40a9a0:	4614      	mov	r4, r2
  40a9a2:	4605      	mov	r5, r0
  40a9a4:	460e      	mov	r6, r1
  40a9a6:	2b00      	cmp	r3, #0
  40a9a8:	d143      	bne.n	40aa32 <__udivdi3+0x96>
  40a9aa:	428a      	cmp	r2, r1
  40a9ac:	d953      	bls.n	40aa56 <__udivdi3+0xba>
  40a9ae:	fab2 f782 	clz	r7, r2
  40a9b2:	b157      	cbz	r7, 40a9ca <__udivdi3+0x2e>
  40a9b4:	f1c7 0620 	rsb	r6, r7, #32
  40a9b8:	fa20 f606 	lsr.w	r6, r0, r6
  40a9bc:	fa01 f307 	lsl.w	r3, r1, r7
  40a9c0:	fa02 f407 	lsl.w	r4, r2, r7
  40a9c4:	fa00 f507 	lsl.w	r5, r0, r7
  40a9c8:	431e      	orrs	r6, r3
  40a9ca:	0c21      	lsrs	r1, r4, #16
  40a9cc:	fbb6 f2f1 	udiv	r2, r6, r1
  40a9d0:	fb01 6612 	mls	r6, r1, r2, r6
  40a9d4:	b2a0      	uxth	r0, r4
  40a9d6:	fb00 f302 	mul.w	r3, r0, r2
  40a9da:	0c2f      	lsrs	r7, r5, #16
  40a9dc:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  40a9e0:	42b3      	cmp	r3, r6
  40a9e2:	d909      	bls.n	40a9f8 <__udivdi3+0x5c>
  40a9e4:	1936      	adds	r6, r6, r4
  40a9e6:	f102 37ff 	add.w	r7, r2, #4294967295
  40a9ea:	f080 80fd 	bcs.w	40abe8 <__udivdi3+0x24c>
  40a9ee:	42b3      	cmp	r3, r6
  40a9f0:	f240 80fa 	bls.w	40abe8 <__udivdi3+0x24c>
  40a9f4:	3a02      	subs	r2, #2
  40a9f6:	4426      	add	r6, r4
  40a9f8:	1af6      	subs	r6, r6, r3
  40a9fa:	fbb6 f3f1 	udiv	r3, r6, r1
  40a9fe:	fb01 6113 	mls	r1, r1, r3, r6
  40aa02:	fb00 f003 	mul.w	r0, r0, r3
  40aa06:	b2ad      	uxth	r5, r5
  40aa08:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  40aa0c:	4288      	cmp	r0, r1
  40aa0e:	d908      	bls.n	40aa22 <__udivdi3+0x86>
  40aa10:	1909      	adds	r1, r1, r4
  40aa12:	f103 36ff 	add.w	r6, r3, #4294967295
  40aa16:	f080 80e9 	bcs.w	40abec <__udivdi3+0x250>
  40aa1a:	4288      	cmp	r0, r1
  40aa1c:	f240 80e6 	bls.w	40abec <__udivdi3+0x250>
  40aa20:	3b02      	subs	r3, #2
  40aa22:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  40aa26:	2300      	movs	r3, #0
  40aa28:	4610      	mov	r0, r2
  40aa2a:	4619      	mov	r1, r3
  40aa2c:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aa30:	4770      	bx	lr
  40aa32:	428b      	cmp	r3, r1
  40aa34:	d84c      	bhi.n	40aad0 <__udivdi3+0x134>
  40aa36:	fab3 f683 	clz	r6, r3
  40aa3a:	2e00      	cmp	r6, #0
  40aa3c:	d14f      	bne.n	40aade <__udivdi3+0x142>
  40aa3e:	428b      	cmp	r3, r1
  40aa40:	d302      	bcc.n	40aa48 <__udivdi3+0xac>
  40aa42:	4282      	cmp	r2, r0
  40aa44:	f200 80dd 	bhi.w	40ac02 <__udivdi3+0x266>
  40aa48:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aa4c:	2300      	movs	r3, #0
  40aa4e:	2201      	movs	r2, #1
  40aa50:	4610      	mov	r0, r2
  40aa52:	4619      	mov	r1, r3
  40aa54:	4770      	bx	lr
  40aa56:	b912      	cbnz	r2, 40aa5e <__udivdi3+0xc2>
  40aa58:	2401      	movs	r4, #1
  40aa5a:	fbb4 f4f2 	udiv	r4, r4, r2
  40aa5e:	fab4 f284 	clz	r2, r4
  40aa62:	2a00      	cmp	r2, #0
  40aa64:	f040 8082 	bne.w	40ab6c <__udivdi3+0x1d0>
  40aa68:	1b09      	subs	r1, r1, r4
  40aa6a:	0c26      	lsrs	r6, r4, #16
  40aa6c:	b2a7      	uxth	r7, r4
  40aa6e:	2301      	movs	r3, #1
  40aa70:	fbb1 f0f6 	udiv	r0, r1, r6
  40aa74:	fb06 1110 	mls	r1, r6, r0, r1
  40aa78:	fb07 f200 	mul.w	r2, r7, r0
  40aa7c:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  40aa80:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  40aa84:	428a      	cmp	r2, r1
  40aa86:	d907      	bls.n	40aa98 <__udivdi3+0xfc>
  40aa88:	1909      	adds	r1, r1, r4
  40aa8a:	f100 3cff 	add.w	ip, r0, #4294967295
  40aa8e:	d202      	bcs.n	40aa96 <__udivdi3+0xfa>
  40aa90:	428a      	cmp	r2, r1
  40aa92:	f200 80c8 	bhi.w	40ac26 <__udivdi3+0x28a>
  40aa96:	4660      	mov	r0, ip
  40aa98:	1a89      	subs	r1, r1, r2
  40aa9a:	fbb1 f2f6 	udiv	r2, r1, r6
  40aa9e:	fb06 1112 	mls	r1, r6, r2, r1
  40aaa2:	fb07 f702 	mul.w	r7, r7, r2
  40aaa6:	b2ad      	uxth	r5, r5
  40aaa8:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  40aaac:	42af      	cmp	r7, r5
  40aaae:	d908      	bls.n	40aac2 <__udivdi3+0x126>
  40aab0:	192c      	adds	r4, r5, r4
  40aab2:	f102 31ff 	add.w	r1, r2, #4294967295
  40aab6:	f080 809b 	bcs.w	40abf0 <__udivdi3+0x254>
  40aaba:	42a7      	cmp	r7, r4
  40aabc:	f240 8098 	bls.w	40abf0 <__udivdi3+0x254>
  40aac0:	3a02      	subs	r2, #2
  40aac2:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  40aac6:	4610      	mov	r0, r2
  40aac8:	4619      	mov	r1, r3
  40aaca:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aace:	4770      	bx	lr
  40aad0:	2300      	movs	r3, #0
  40aad2:	461a      	mov	r2, r3
  40aad4:	4610      	mov	r0, r2
  40aad6:	4619      	mov	r1, r3
  40aad8:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40aadc:	4770      	bx	lr
  40aade:	f1c6 0520 	rsb	r5, r6, #32
  40aae2:	fa22 f705 	lsr.w	r7, r2, r5
  40aae6:	fa03 f406 	lsl.w	r4, r3, r6
  40aaea:	fa21 f305 	lsr.w	r3, r1, r5
  40aaee:	fa01 fb06 	lsl.w	fp, r1, r6
  40aaf2:	fa20 f505 	lsr.w	r5, r0, r5
  40aaf6:	433c      	orrs	r4, r7
  40aaf8:	ea4f 4814 	mov.w	r8, r4, lsr #16
  40aafc:	fbb3 fcf8 	udiv	ip, r3, r8
  40ab00:	fb08 331c 	mls	r3, r8, ip, r3
  40ab04:	fa1f f984 	uxth.w	r9, r4
  40ab08:	fb09 fa0c 	mul.w	sl, r9, ip
  40ab0c:	ea45 0b0b 	orr.w	fp, r5, fp
  40ab10:	ea4f 451b 	mov.w	r5, fp, lsr #16
  40ab14:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  40ab18:	459a      	cmp	sl, r3
  40ab1a:	fa02 f206 	lsl.w	r2, r2, r6
  40ab1e:	d904      	bls.n	40ab2a <__udivdi3+0x18e>
  40ab20:	191b      	adds	r3, r3, r4
  40ab22:	f10c 35ff 	add.w	r5, ip, #4294967295
  40ab26:	d36f      	bcc.n	40ac08 <__udivdi3+0x26c>
  40ab28:	46ac      	mov	ip, r5
  40ab2a:	ebca 0303 	rsb	r3, sl, r3
  40ab2e:	fbb3 f5f8 	udiv	r5, r3, r8
  40ab32:	fb08 3315 	mls	r3, r8, r5, r3
  40ab36:	fb09 f905 	mul.w	r9, r9, r5
  40ab3a:	fa1f fb8b 	uxth.w	fp, fp
  40ab3e:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  40ab42:	45b9      	cmp	r9, r7
  40ab44:	d904      	bls.n	40ab50 <__udivdi3+0x1b4>
  40ab46:	193f      	adds	r7, r7, r4
  40ab48:	f105 33ff 	add.w	r3, r5, #4294967295
  40ab4c:	d362      	bcc.n	40ac14 <__udivdi3+0x278>
  40ab4e:	461d      	mov	r5, r3
  40ab50:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  40ab54:	fbac 2302 	umull	r2, r3, ip, r2
  40ab58:	ebc9 0707 	rsb	r7, r9, r7
  40ab5c:	429f      	cmp	r7, r3
  40ab5e:	f04f 0500 	mov.w	r5, #0
  40ab62:	d34a      	bcc.n	40abfa <__udivdi3+0x25e>
  40ab64:	d046      	beq.n	40abf4 <__udivdi3+0x258>
  40ab66:	4662      	mov	r2, ip
  40ab68:	462b      	mov	r3, r5
  40ab6a:	e75d      	b.n	40aa28 <__udivdi3+0x8c>
  40ab6c:	4094      	lsls	r4, r2
  40ab6e:	f1c2 0920 	rsb	r9, r2, #32
  40ab72:	fa21 fc09 	lsr.w	ip, r1, r9
  40ab76:	4091      	lsls	r1, r2
  40ab78:	fa20 f909 	lsr.w	r9, r0, r9
  40ab7c:	0c26      	lsrs	r6, r4, #16
  40ab7e:	fbbc f8f6 	udiv	r8, ip, r6
  40ab82:	fb06 cc18 	mls	ip, r6, r8, ip
  40ab86:	b2a7      	uxth	r7, r4
  40ab88:	fb07 f308 	mul.w	r3, r7, r8
  40ab8c:	ea49 0901 	orr.w	r9, r9, r1
  40ab90:	ea4f 4119 	mov.w	r1, r9, lsr #16
  40ab94:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  40ab98:	4563      	cmp	r3, ip
  40ab9a:	fa00 f502 	lsl.w	r5, r0, r2
  40ab9e:	d909      	bls.n	40abb4 <__udivdi3+0x218>
  40aba0:	eb1c 0c04 	adds.w	ip, ip, r4
  40aba4:	f108 32ff 	add.w	r2, r8, #4294967295
  40aba8:	d23b      	bcs.n	40ac22 <__udivdi3+0x286>
  40abaa:	4563      	cmp	r3, ip
  40abac:	d939      	bls.n	40ac22 <__udivdi3+0x286>
  40abae:	f1a8 0802 	sub.w	r8, r8, #2
  40abb2:	44a4      	add	ip, r4
  40abb4:	ebc3 0c0c 	rsb	ip, r3, ip
  40abb8:	fbbc f3f6 	udiv	r3, ip, r6
  40abbc:	fb06 c113 	mls	r1, r6, r3, ip
  40abc0:	fb07 f203 	mul.w	r2, r7, r3
  40abc4:	fa1f f989 	uxth.w	r9, r9
  40abc8:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  40abcc:	428a      	cmp	r2, r1
  40abce:	d907      	bls.n	40abe0 <__udivdi3+0x244>
  40abd0:	1909      	adds	r1, r1, r4
  40abd2:	f103 30ff 	add.w	r0, r3, #4294967295
  40abd6:	d222      	bcs.n	40ac1e <__udivdi3+0x282>
  40abd8:	428a      	cmp	r2, r1
  40abda:	d920      	bls.n	40ac1e <__udivdi3+0x282>
  40abdc:	3b02      	subs	r3, #2
  40abde:	4421      	add	r1, r4
  40abe0:	1a89      	subs	r1, r1, r2
  40abe2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40abe6:	e743      	b.n	40aa70 <__udivdi3+0xd4>
  40abe8:	463a      	mov	r2, r7
  40abea:	e705      	b.n	40a9f8 <__udivdi3+0x5c>
  40abec:	4633      	mov	r3, r6
  40abee:	e718      	b.n	40aa22 <__udivdi3+0x86>
  40abf0:	460a      	mov	r2, r1
  40abf2:	e766      	b.n	40aac2 <__udivdi3+0x126>
  40abf4:	40b0      	lsls	r0, r6
  40abf6:	4290      	cmp	r0, r2
  40abf8:	d2b5      	bcs.n	40ab66 <__udivdi3+0x1ca>
  40abfa:	f10c 32ff 	add.w	r2, ip, #4294967295
  40abfe:	2300      	movs	r3, #0
  40ac00:	e712      	b.n	40aa28 <__udivdi3+0x8c>
  40ac02:	4633      	mov	r3, r6
  40ac04:	4632      	mov	r2, r6
  40ac06:	e70f      	b.n	40aa28 <__udivdi3+0x8c>
  40ac08:	459a      	cmp	sl, r3
  40ac0a:	d98d      	bls.n	40ab28 <__udivdi3+0x18c>
  40ac0c:	f1ac 0c02 	sub.w	ip, ip, #2
  40ac10:	4423      	add	r3, r4
  40ac12:	e78a      	b.n	40ab2a <__udivdi3+0x18e>
  40ac14:	45b9      	cmp	r9, r7
  40ac16:	d99a      	bls.n	40ab4e <__udivdi3+0x1b2>
  40ac18:	3d02      	subs	r5, #2
  40ac1a:	4427      	add	r7, r4
  40ac1c:	e798      	b.n	40ab50 <__udivdi3+0x1b4>
  40ac1e:	4603      	mov	r3, r0
  40ac20:	e7de      	b.n	40abe0 <__udivdi3+0x244>
  40ac22:	4690      	mov	r8, r2
  40ac24:	e7c6      	b.n	40abb4 <__udivdi3+0x218>
  40ac26:	3802      	subs	r0, #2
  40ac28:	4421      	add	r1, r4
  40ac2a:	e735      	b.n	40aa98 <__udivdi3+0xfc>
  40ac2c:	45540a0d 	.word	0x45540a0d
  40ac30:	20455453 	.word	0x20455453
  40ac34:	52204544 	.word	0x52204544
  40ac38:	41504d41 	.word	0x41504d41
  40ac3c:	520a0d3a 	.word	0x520a0d3a
  40ac40:	61706d61 	.word	0x61706d61
  40ac44:	2e25203a 	.word	0x2e25203a
  40ac48:	73206633 	.word	0x73206633
  40ac4c:	6e756765 	.word	0x6e756765
  40ac50:	0d736f64 	.word	0x0d736f64
  40ac54:	6e614d0a 	.word	0x6e614d0a
  40ac58:	20726574 	.word	0x20726574
  40ac5c:	736e6f63 	.word	0x736e6f63
  40ac60:	746e6174 	.word	0x746e6174
  40ac64:	25203a65 	.word	0x25203a65
  40ac68:	2066332e 	.word	0x2066332e
  40ac6c:	75676573 	.word	0x75676573
  40ac70:	736f646e 	.word	0x736f646e
  40ac74:	65560a0d 	.word	0x65560a0d
  40ac78:	69636f6c 	.word	0x69636f6c
  40ac7c:	65646164 	.word	0x65646164
  40ac80:	63695020 	.word	0x63695020
  40ac84:	25203a6f 	.word	0x25203a6f
  40ac88:	2066332e 	.word	0x2066332e
  40ac8c:	0d4d5052 	.word	0x0d4d5052
  40ac90:	0000000a 	.word	0x0000000a
  40ac94:	45540a0d 	.word	0x45540a0d
  40ac98:	20455453 	.word	0x20455453
  40ac9c:	53204544 	.word	0x53204544
  40aca0:	20504554 	.word	0x20504554
  40aca4:	49524156 	.word	0x49524156
  40aca8:	4c455641 	.word	0x4c455641
  40acac:	540a0d3a 	.word	0x540a0d3a
  40acb0:	6f706d65 	.word	0x6f706d65
  40acb4:	20656420 	.word	0x20656420
  40acb8:	41444143 	.word	0x41444143
  40acbc:	65745320 	.word	0x65745320
  40acc0:	25203a70 	.word	0x25203a70
  40acc4:	2066332e 	.word	0x2066332e
  40acc8:	75676573 	.word	0x75676573
  40accc:	736f646e 	.word	0x736f646e
  40acd0:	74490a0d 	.word	0x74490a0d
  40acd4:	63617265 	.word	0x63617265
  40acd8:	2073656f 	.word	0x2073656f
  40acdc:	53206f64 	.word	0x53206f64
  40ace0:	3a706574 	.word	0x3a706574
  40ace4:	20752520 	.word	0x20752520
  40ace8:	657a6576 	.word	0x657a6576
  40acec:	560a0d73 	.word	0x560a0d73
  40acf0:	636f6c65 	.word	0x636f6c65
  40acf4:	64616469 	.word	0x64616469
  40acf8:	69502065 	.word	0x69502065
  40acfc:	203a6f63 	.word	0x203a6f63
  40ad00:	66332e25 	.word	0x66332e25
  40ad04:	4d505220 	.word	0x4d505220
  40ad08:	61560a0d 	.word	0x61560a0d
  40ad0c:	20726f6c 	.word	0x20726f6c
  40ad10:	50206f64 	.word	0x50206f64
  40ad14:	6f737361 	.word	0x6f737361
  40ad18:	2e25203a 	.word	0x2e25203a
  40ad1c:	00006633 	.word	0x00006633
  40ad20:	45540a0d 	.word	0x45540a0d
  40ad24:	20455453 	.word	0x20455453
  40ad28:	53204544 	.word	0x53204544
  40ad2c:	20504554 	.word	0x20504554
  40ad30:	534e4f43 	.word	0x534e4f43
  40ad34:	544e4154 	.word	0x544e4154
  40ad38:	0a0d3a45 	.word	0x0a0d3a45
  40ad3c:	706d6554 	.word	0x706d6554
  40ad40:	6564206f 	.word	0x6564206f
  40ad44:	65745320 	.word	0x65745320
  40ad48:	25203a70 	.word	0x25203a70
  40ad4c:	2066332e 	.word	0x2066332e
  40ad50:	75676573 	.word	0x75676573
  40ad54:	736f646e 	.word	0x736f646e
  40ad58:	65560a0d 	.word	0x65560a0d
  40ad5c:	69636f6c 	.word	0x69636f6c
  40ad60:	65646164 	.word	0x65646164
  40ad64:	63695020 	.word	0x63695020
  40ad68:	25203a6f 	.word	0x25203a6f
  40ad6c:	2066332e 	.word	0x2066332e
  40ad70:	0d4d5052 	.word	0x0d4d5052
  40ad74:	0000000a 	.word	0x0000000a
  40ad78:	45540a0d 	.word	0x45540a0d
  40ad7c:	20455453 	.word	0x20455453
  40ad80:	44204544 	.word	0x44204544
  40ad84:	50204341 	.word	0x50204341
  40ad88:	20414c45 	.word	0x20414c45
  40ad8c:	49524553 	.word	0x49524553
  40ad90:	0d3a4c41 	.word	0x0d3a4c41
  40ad94:	7567410a 	.word	0x7567410a
  40ad98:	61647261 	.word	0x61647261
  40ad9c:	206f646e 	.word	0x206f646e
  40ada0:	616d6f63 	.word	0x616d6f63
  40ada4:	206f646e 	.word	0x206f646e
  40ada8:	0a0d6f67 	.word	0x0a0d6f67
  40adac:	00000000 	.word	0x00000000
  40adb0:	504f5453 	.word	0x504f5453
  40adb4:	00000a0d 	.word	0x00000a0d
  40adb8:	25206425 	.word	0x25206425
  40adbc:	2066332e 	.word	0x2066332e
  40adc0:	66332e25 	.word	0x66332e25
  40adc4:	332e2520 	.word	0x332e2520
  40adc8:	000a0d66 	.word	0x000a0d66
  40adcc:	6f746f4d 	.word	0x6f746f4d
  40add0:	6f4d2072 	.word	0x6f4d2072
  40add4:	206c6564 	.word	0x206c6564
  40add8:	6e656449 	.word	0x6e656449
  40addc:	69666974 	.word	0x69666974
  40ade0:	69746163 	.word	0x69746163
  40ade4:	2d206e6f 	.word	0x2d206e6f
  40ade8:	6d6f4320 	.word	0x6d6f4320
  40adec:	69745520 	.word	0x69745520
  40adf0:	617a696c 	.word	0x617a696c
  40adf4:	206f646e 	.word	0x206f646e
  40adf8:	706d6152 	.word	0x706d6152
  40adfc:	000a0d61 	.word	0x000a0d61
  40ae00:	25206425 	.word	0x25206425
  40ae04:	2066332e 	.word	0x2066332e
  40ae08:	66332e25 	.word	0x66332e25
  40ae0c:	00000a0d 	.word	0x00000a0d
  40ae10:	0a0d4f47 	.word	0x0a0d4f47
  40ae14:	00000000 	.word	0x00000000

0040ae18 <atanlo>:
  40ae18:	31ac3769 33222168 33140fb4 33a22168     i7.1h!"3...3h!.3

0040ae28 <atanhi>:
  40ae28:	3eed6338 3f490fda 3f7b985e 3fc90fda     8c.>..I?^.{?...?
  40ae38:	00000043                                C...

0040ae3c <_global_impure_ptr>:
  40ae3c:	20000108                                ... 

0040ae40 <fpi.5238>:
  40ae40:	00000035 fffffbce 000003cb 00000001     5...............
  40ae50:	00000000 0000666e 74696e69 00000079     ....nf..inity...
  40ae60:	00006e61                                an..

0040ae64 <fpinan.5274>:
  40ae64:	00000034 fffffbce 000003cb 00000001     4...............
  40ae74:	00000000                                ....

0040ae78 <tinytens>:
  40ae78:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  40ae88:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  40ae98:	64ac6f43 11680628                       Co.d(.h.

0040aea0 <zeroes.6763>:
  40aea0:	30303030 30303030 30303030 30303030     0000000000000000
  40aeb0:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  40aec0:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  40aed0:	00000000 33323130 37363534 62613938     ....0123456789ab
  40aee0:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  40aef0:	00000030                                0...

0040aef4 <blanks.6762>:
  40aef4:	20202020 20202020 20202020 20202020                     

0040af04 <zeroes.6721>:
  40af04:	30303030 30303030 30303030 30303030     0000000000000000

0040af14 <blanks.6720>:
  40af14:	20202020 20202020 20202020 20202020                     

0040af24 <_ctype_>:
  40af24:	20202000 20202020 28282020 20282828     .         ((((( 
  40af34:	20202020 20202020 20202020 20202020                     
  40af44:	10108820 10101010 10101010 10101010      ...............
  40af54:	04040410 04040404 10040404 10101010     ................
  40af64:	41411010 41414141 01010101 01010101     ..AAAAAA........
  40af74:	01010101 01010101 01010101 10101010     ................
  40af84:	42421010 42424242 02020202 02020202     ..BBBBBB........
  40af94:	02020202 02020202 02020202 10101010     ................
  40afa4:	00000020 00000000 00000000 00000000      ...............
	...
  40b028:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

0040b038 <__hexdig>:
	...
  40b068:	13121110 17161514 00001918 00000000     ................
  40b078:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40b098:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  40b138:	49534f50 00000058 0000002e 00000000     POSIX...........

0040b148 <__mprec_tens>:
  40b148:	00000000 3ff00000 00000000 40240000     .......?......$@
  40b158:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  40b168:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  40b178:	00000000 412e8480 00000000 416312d0     .......A......cA
  40b188:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  40b198:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  40b1a8:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  40b1b8:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  40b1c8:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  40b1d8:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  40b1e8:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  40b1f8:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  40b208:	79d99db4 44ea7843                       ...yCx.D

0040b210 <__mprec_bigtens>:
  40b210:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  40b220:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  40b230:	7f73bf3c 75154fdd                       <.s..O.u

0040b238 <p05.5269>:
  40b238:	00000005 00000019 0000007d              ........}...

0040b244 <_init>:
  40b244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b246:	bf00      	nop
  40b248:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b24a:	bc08      	pop	{r3}
  40b24c:	469e      	mov	lr, r3
  40b24e:	4770      	bx	lr

0040b250 <__init_array_start>:
  40b250:	00406aa1 	.word	0x00406aa1

0040b254 <__frame_dummy_init_array_entry>:
  40b254:	004000e9                                ..@.

0040b258 <_fini>:
  40b258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40b25a:	bf00      	nop
  40b25c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40b25e:	bc08      	pop	{r3}
  40b260:	469e      	mov	lr, r3
  40b262:	4770      	bx	lr

0040b264 <__fini_array_start>:
  40b264:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
__no_inline
RAMFUNC
void SystemInit(void)
{
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000000:	f44f 7240 	mov.w	r2, #768	; 0x300
20000004:	4b1f      	ldr	r3, [pc, #124]	; (20000084 <SystemInit+0x84>)
20000006:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000008:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
2000000c:	6a1b      	ldr	r3, [r3, #32]
2000000e:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
20000012:	d107      	bne.n	20000024 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000014:	4a1c      	ldr	r2, [pc, #112]	; (20000088 <SystemInit+0x88>)
20000016:	4b1d      	ldr	r3, [pc, #116]	; (2000008c <SystemInit+0x8c>)
20000018:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001a:	461a      	mov	r2, r3
2000001c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000001e:	f013 0f01 	tst.w	r3, #1
20000022:	d0fb      	beq.n	2000001c <SystemInit+0x1c>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000024:	4a1a      	ldr	r2, [pc, #104]	; (20000090 <SystemInit+0x90>)
20000026:	4b19      	ldr	r3, [pc, #100]	; (2000008c <SystemInit+0x8c>)
20000028:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
2000002a:	461a      	mov	r2, r3
2000002c:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002e:	f413 3f80 	tst.w	r3, #65536	; 0x10000
20000032:	d0fb      	beq.n	2000002c <SystemInit+0x2c>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000034:	4b15      	ldr	r3, [pc, #84]	; (2000008c <SystemInit+0x8c>)
20000036:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20000038:	f022 0203 	bic.w	r2, r2, #3
2000003c:	f042 0201 	orr.w	r2, r2, #1
20000040:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000042:	461a      	mov	r2, r3
20000044:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000046:	f013 0f08 	tst.w	r3, #8
2000004a:	d0fb      	beq.n	20000044 <SystemInit+0x44>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000004c:	4a11      	ldr	r2, [pc, #68]	; (20000094 <SystemInit+0x94>)
2000004e:	4b0f      	ldr	r3, [pc, #60]	; (2000008c <SystemInit+0x8c>)
20000050:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000052:	461a      	mov	r2, r3
20000054:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000056:	f013 0f02 	tst.w	r3, #2
2000005a:	d0fb      	beq.n	20000054 <SystemInit+0x54>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
2000005c:	2211      	movs	r2, #17
2000005e:	4b0b      	ldr	r3, [pc, #44]	; (2000008c <SystemInit+0x8c>)
20000060:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000062:	461a      	mov	r2, r3
20000064:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000066:	f013 0f08 	tst.w	r3, #8
2000006a:	d0fb      	beq.n	20000064 <SystemInit+0x64>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
2000006c:	2212      	movs	r2, #18
2000006e:	4b07      	ldr	r3, [pc, #28]	; (2000008c <SystemInit+0x8c>)
20000070:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000072:	461a      	mov	r2, r3
20000074:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000076:	f013 0f08 	tst.w	r3, #8
2000007a:	d0fb      	beq.n	20000074 <SystemInit+0x74>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000007c:	4a06      	ldr	r2, [pc, #24]	; (20000098 <SystemInit+0x98>)
2000007e:	4b07      	ldr	r3, [pc, #28]	; (2000009c <SystemInit+0x9c>)
20000080:	601a      	str	r2, [r3, #0]
20000082:	4770      	bx	lr
20000084:	400e0a00 	.word	0x400e0a00
20000088:	00370809 	.word	0x00370809
2000008c:	400e0400 	.word	0x400e0400
20000090:	01370809 	.word	0x01370809
20000094:	20073f01 	.word	0x20073f01
20000098:	02dc6c00 	.word	0x02dc6c00
2000009c:	200000e8 	.word	0x200000e8

200000a0 <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000a0:	4b0c      	ldr	r3, [pc, #48]	; (200000d4 <system_init_flash+0x34>)
200000a2:	4298      	cmp	r0, r3
200000a4:	d803      	bhi.n	200000ae <system_init_flash+0xe>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000a6:	2200      	movs	r2, #0
200000a8:	4b0b      	ldr	r3, [pc, #44]	; (200000d8 <system_init_flash+0x38>)
200000aa:	601a      	str	r2, [r3, #0]
200000ac:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000ae:	4b0b      	ldr	r3, [pc, #44]	; (200000dc <system_init_flash+0x3c>)
200000b0:	4298      	cmp	r0, r3
200000b2:	d804      	bhi.n	200000be <system_init_flash+0x1e>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000b4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000b8:	4b07      	ldr	r3, [pc, #28]	; (200000d8 <system_init_flash+0x38>)
200000ba:	601a      	str	r2, [r3, #0]
200000bc:	4770      	bx	lr
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000be:	4b08      	ldr	r3, [pc, #32]	; (200000e0 <system_init_flash+0x40>)
200000c0:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000c2:	bf94      	ite	ls
200000c4:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c8:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000cc:	4b02      	ldr	r3, [pc, #8]	; (200000d8 <system_init_flash+0x38>)
200000ce:	601a      	str	r2, [r3, #0]
200000d0:	4770      	bx	lr
200000d2:	bf00      	nop
200000d4:	01406f3f 	.word	0x01406f3f
200000d8:	400e0a00 	.word	0x400e0a00
200000dc:	01e847ff 	.word	0x01e847ff
200000e0:	02dc6bff 	.word	0x02dc6bff

200000e4 <flag_revertion>:
200000e4:	00000001                                ....

200000e8 <SystemCoreClock>:
200000e8:	003d0900                                ..=.

200000ec <passo_step>:
200000ec:	43160000                                ...C

200000f0 <constant>:
200000f0:	40400000                                ..@@

200000f4 <ramp>:
200000f4:	3fc00000                                ...?

200000f8 <flag_teste>:
200000f8:	00000002                                ....

200000fc <speed_final>:
200000fc:	453b8000                                ..;E

20000100 <divisions>:
20000100:	00000002 00000000                       ........

20000108 <impure_data>:
20000108:	00000000 200003f4 2000045c 200004c4     ....... \.. ... 
	...
2000013c:	0040ae38 00000000 00000000 00000000     8.@.............
	...
200001b0:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001c0:	0005deec 0000000b 00000000 00000000     ................
	...

20000530 <_impure_ptr>:
20000530:	20000108                                ... 

20000534 <__ctype_ptr__>:
20000534:	0040af24                                $.@.

20000538 <lconv>:
20000538:	0040b140 0040ae14 0040ae14 0040ae14     @.@...@...@...@.
20000548:	0040ae14 0040ae14 0040ae14 0040ae14     ..@...@...@...@.
20000558:	0040ae14 0040ae14 ffffffff ffffffff     ..@...@.........
20000568:	ffffffff 0000ffff                       ........

20000570 <lc_ctype_charset>:
20000570:	49435341 00000049 00000000 00000000     ASCII...........
	...

20000590 <__mb_cur_max>:
20000590:	00000001                                ....

20000594 <__malloc_av_>:
	...
2000059c:	20000594 20000594 2000059c 2000059c     ... ... ... ... 
200005ac:	200005a4 200005a4 200005ac 200005ac     ... ... ... ... 
200005bc:	200005b4 200005b4 200005bc 200005bc     ... ... ... ... 
200005cc:	200005c4 200005c4 200005cc 200005cc     ... ... ... ... 
200005dc:	200005d4 200005d4 200005dc 200005dc     ... ... ... ... 
200005ec:	200005e4 200005e4 200005ec 200005ec     ... ... ... ... 
200005fc:	200005f4 200005f4 200005fc 200005fc     ... ... ... ... 
2000060c:	20000604 20000604 2000060c 2000060c     ... ... ... ... 
2000061c:	20000614 20000614 2000061c 2000061c     ... ... ... ... 
2000062c:	20000624 20000624 2000062c 2000062c     $.. $.. ,.. ,.. 
2000063c:	20000634 20000634 2000063c 2000063c     4.. 4.. <.. <.. 
2000064c:	20000644 20000644 2000064c 2000064c     D.. D.. L.. L.. 
2000065c:	20000654 20000654 2000065c 2000065c     T.. T.. \.. \.. 
2000066c:	20000664 20000664 2000066c 2000066c     d.. d.. l.. l.. 
2000067c:	20000674 20000674 2000067c 2000067c     t.. t.. |.. |.. 
2000068c:	20000684 20000684 2000068c 2000068c     ... ... ... ... 
2000069c:	20000694 20000694 2000069c 2000069c     ... ... ... ... 
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 

2000099c <__malloc_trim_threshold>:
2000099c:	00020000                                ....

200009a0 <__malloc_sbrk_base>:
200009a0:	ffffffff                                ....

200009a4 <__wctomb>:
200009a4:	0040a391                                ..@.
