// Generated by CIRCT 42e53322a
module bsg_scan(	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:2:3
  input  [15:0] i,	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:2:26
  output [15:0] o	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:2:40
);

  wire _00_ = i[9] ^ i[8];	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:4:10, :5:10, :6:10
  wire _01_ = i[11] ^ i[10];	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:7:10, :8:10, :9:10
  wire _02_ = _01_ ^ _00_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:6:10, :9:10, :10:10
  wire _03_ = i[13] ^ ~(i[12]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:11:10, :12:10, :13:10
  wire _04_ = i[14] ^ ~(i[15]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:14:11, :15:11, :16:11
  wire _GEN = _04_ ^ _03_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:13:10, :16:11, :17:11
  wire _GEN_0 = _GEN ^ _02_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:10:10, :17:11, :18:11
  wire _06_ = i[3] ^ ~(i[2]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:21:11, :22:11, :23:11
  wire _08_ = i[5] ^ ~(i[4]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:24:11, :25:11, :26:11
  wire _09_ = i[7] ^ ~(i[6]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:27:11, :28:11, :29:11
  wire _10_ = _09_ ^ ~_08_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:26:11, :29:11, :30:11
  wire _12_ = i[10] ^ i[9];	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:4:10, :8:10, :32:11
  wire _13_ = i[12] ^ i[11];	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:7:10, :12:10, :33:11
  wire _14_ = _13_ ^ _12_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:32:11, :33:11, :34:11
  wire _16_ = i[14] ^ ~(i[13]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:11:10, :14:11, :35:11
  wire _GEN_1 = _16_ ^ ~(i[15]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:15:11, :35:11, :36:11, :37:11
  wire _GEN_2 = _GEN_1 ^ _14_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:34:11, :37:11, :38:11
  wire _18_ = i[4] ^ ~(i[3]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:21:11, :25:11, :39:11
  wire _20_ = i[6] ^ ~(i[5]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:24:11, :28:11, :40:11
  wire _21_ = i[8] ^ ~(i[7]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:5:10, :27:11, :41:11
  wire _22_ = _21_ ^ ~_20_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:40:11, :41:11, :42:11
  wire _24_ = _03_ ^ _01_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:9:10, :13:10, :44:11
  wire _GEN_3 = _24_ ^ _04_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:16:11, :44:11, :45:11
  wire _26_ = _09_ ^ _00_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:6:10, :29:11, :46:11
  wire _28_ = _16_ ^ _13_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:33:11, :35:11, :48:11
  wire _GEN_4 = _28_ ^ ~(i[15]);	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:15:11, :36:11, :48:11, :50:11
  wire _30_ = _21_ ^ _12_;	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:32:11, :41:11, :51:11
  assign o =
    {i[15],
     ~_04_,
     _GEN_1,
     _GEN,
     _GEN_4,
     _GEN_3,
     _GEN_2,
     _GEN_0,
     _30_ ^ _28_ ^ i[15],
     _26_ ^ _24_ ^ ~_04_,
     _22_ ^ _14_ ^ ~_GEN_1,
     _10_ ^ _02_ ^ ~_GEN,
     _30_ ^ _20_ ^ _18_ ^ ~_GEN_4,
     _26_ ^ _08_ ^ _06_ ^ ~_GEN_3,
     _22_ ^ _18_ ^ i[2] ^ i[1] ^ _GEN_2,
     _10_ ^ _06_ ^ i[1] ^ i[0] ^ _GEN_0};	// /tmp/tmp.q1HkAhHVDd/21603_UHDM-integration-tests_tests_bsg_bsg_micro_designs_results_bsg_scan.json_dut.cleaned.mlir:10:10, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :22:11, :23:11, :26:11, :30:11, :31:11, :34:11, :37:11, :38:11, :39:11, :40:11, :42:11, :43:11, :44:11, :45:11, :46:11, :47:11, :48:11, :50:11, :51:11, :52:11, :53:11, :54:11, :55:11, :56:11, :57:11, :58:11, :59:5
endmodule

