Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/.Xilinx/ASMSumaDiferencia/TB_isim_beh.exe -prj C:/.Xilinx/ASMSumaDiferencia/TB_beh.prj work.TB 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/.Xilinx/ASMSumaDiferencia/SumaDiferencia.vhd" into library work
Parsing VHDL file "C:/.Xilinx/ASMSumaDiferencia/TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture arq_sumdif of entity SumaDiferencia [sumadiferencia_default]
Compiling architecture behavior of entity tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable C:/.Xilinx/ASMSumaDiferencia/TB_isim_beh.exe
Fuse Memory Usage: 30076 KB
Fuse CPU Usage: 702 ms
