strict digraph "compose( ,  )" {
	node [label="\N"];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f815ab634d0>",
		fillcolor=turquoise,
		label="19:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f815ab63ed0>]",
		style=filled,
		typ=Block];
	"Leaf_11:AL"	[def_var="['q']",
		label="Leaf_11:AL"];
	"19:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f815ab6a150>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f815ab77390>]",
		style=filled,
		typ=Block];
	"14:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f815ab16810>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"18:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f815ab16750>",
		fillcolor=turquoise,
		label="18:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF" -> "18:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f815ab0e290>",
		fillcolor=turquoise,
		label="22:BL
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f815ab71450>]",
		style=filled,
		typ=Block];
	"22:BL" -> "Leaf_11:AL"	[cond="[]",
		lineno=None];
	"19:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f815ab63890>",
		fillcolor=springgreen,
		label="19:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:IF" -> "19:BL"	[cond="['q']",
		label="(q == 11)",
		lineno=19];
	"19:IF" -> "22:BL"	[cond="['q']",
		label="!((q == 11))",
		lineno=19];
	"18:BL" -> "19:IF"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f815abf5410>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"11:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f815ab63790>",
		clk_sens=True,
		fillcolor=gold,
		label="11:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q']"];
	"11:AL" -> "12:BL"	[cond="[]",
		lineno=None];
	"Leaf_11:AL" -> "11:AL";
}
