ADCX (R32, M32)/[1;≤6]
ADCX (R64, M64)/[1;≤6]
ADOX (R32, M32)/[1;≤6]
ADOX (R64, M64)/[1;≤6]
AESDEC (XMM, M128)/[4;≤12]
AESDECLAST (XMM, M128)/[4;≤12]
AESENC (XMM, M128)/[4;≤12]
AESENCLAST (XMM, M128)/[4;≤12]
AESIMC (XMM, M128)/≤12
AESKEYGENASSIST (XMM, M128, I8)/≤12
VADDPD (XMM, XMM, M128)/[3;≤11]
VADDPD (YMM, YMM, M256)/[3;≤12]
VADDPS (XMM, XMM, M128)/[3;≤11]
VADDPS (YMM, YMM, M256)/[3;≤12]
VADDSD (XMM, XMM, M64)/[3;≤11]
VADDSS (XMM, XMM, M32)/[3;≤11]
VADDSUBPD (XMM, XMM, M128)/[3;≤11]
VADDSUBPD (YMM, YMM, M256)/[3;≤12]
VADDSUBPS (XMM, XMM, M128)/[3;≤11]
VADDSUBPS (YMM, YMM, M256)/[3;≤12]
VANDNPD (XMM, XMM, M128)/[1;≤9]
VANDNPD (XMM, XMM, XMM)/[0;1]
VANDNPD (YMM, YMM, M256)/[1;≤10]
VANDNPD (YMM, YMM, YMM)/[0;1]
VANDNPS (XMM, XMM, M128)/[1;≤9]
VANDNPS (XMM, XMM, XMM)/[0;1]
VANDNPS (YMM, YMM, M256)/[1;≤10]
VANDNPS (YMM, YMM, YMM)/[0;1]
VANDPD (XMM, XMM, M128)/[1;≤9]
VANDPD (YMM, YMM, M256)/[1;≤10]
VANDPS (XMM, XMM, M128)/[1;≤9]
VANDPS (YMM, YMM, M256)/[1;≤10]
VBLENDPD (XMM, XMM, M128, I8)/[1;≤9]
VBLENDPD (YMM, YMM, M256, I8)/[1;≤10]
VBLENDPS (XMM, XMM, M128, I8)/[1;≤9]
VBLENDPS (YMM, YMM, M256, I8)/[3;≤11]
VBLENDVPD (XMM, XMM, M128, XMM)/[1;≤9]
VBLENDVPD (YMM, YMM, M256, YMM)/[1;≤10]
VBLENDVPS (XMM, XMM, M128, XMM)/[1;≤9]
VBLENDVPS (YMM, YMM, M256, YMM)/[1;≤10]
VBROADCASTF128 (YMM, M128)/≤8
VBROADCASTSD (YMM, M64)/≤8
VBROADCASTSS (XMM, M32)/≤8
VBROADCASTSS (YMM, M32)/≤8
VCMPPD (XMM, XMM, M128, I8)/[1;≤9]
VCMPPD (YMM, YMM, M256, I8)/[1;≤10]
VCMPPS (XMM, XMM, M128, I8)/[1;≤9]
VCMPPS (YMM, YMM, M256, I8)/[1;≤10]
VCMPSD (XMM, XMM, M64, I8)/[1;≤9]
VCMPSS (XMM, XMM, M32, I8)/[1;≤9]
VCOMISD (XMM, M64)/[≤7;≤11]
VCOMISD (XMM, XMM)/≤7
VCOMISS (XMM, M32)/[≤7;≤11]
VCOMISS (XMM, XMM)/≤7
VCVTDQ2PD (XMM, M64)/≤11
VCVTDQ2PD (YMM, M128)/≤11
VCVTDQ2PS (XMM, M128)/≤11
VCVTDQ2PS (YMM, M256)/[≤11;≤12]
VCVTPD2DQ (XMM, M128)/≤11
VCVTPD2DQ (XMM, M256)/[≤14;≤15]
VCVTPD2PS (XMM, M128)/≤11
VCVTPD2PS (XMM, M256)/[≤14;≤15]
VCVTPS2DQ (XMM, M128)/≤11
VCVTPS2DQ (YMM, M256)/[≤11;≤12]
VCVTPS2PD (XMM, M64)/≤11
VCVTPS2PD (YMM, M128)/≤11
VCVTSD2SI (R32, M64)/[12;≤25]
VCVTSD2SI (R32, XMM)/≤9
VCVTSD2SI (R64, M64)/[12;≤13]
VCVTSD2SI (R64, XMM)/≤9
VCVTSD2SS (XMM, XMM, M64)/[0;≤11]
VCVTSD2SS (XMM, XMM, XMM)/[0;3]
VCVTSI2SD (XMM, XMM, M32)/[0;≤11]
VCVTSI2SD (XMM, XMM, M64)/[0;≤11]
VCVTSI2SD (XMM, XMM, R32)/[0;≤9]
VCVTSI2SD (XMM, XMM, R64)/[0;≤9]
VCVTSI2SS (XMM, XMM, M32)/[0;≤11]
VCVTSI2SS (XMM, XMM, M64)/[0;≤11]
VCVTSI2SS (XMM, XMM, R32)/[0;≤9]
VCVTSI2SS (XMM, XMM, R64)/[0;≤9]
VCVTSS2SD (XMM, XMM, M32)/[0;≤11]
VCVTSS2SD (XMM, XMM, XMM)/[0;3]
VCVTSS2SI (R32, M32)/[12;≤13]
VCVTSS2SI (R32, XMM)/≤9
VCVTSS2SI (R64, M32)/[12;≤13]
VCVTSS2SI (R64, XMM)/≤9
VCVTTPD2DQ (XMM, M128)/≤11
VCVTTPD2DQ (XMM, M256)/[≤14;≤15]
VCVTTPS2DQ (XMM, M128)/≤11
VCVTTPS2DQ (YMM, M256)/[≤11;≤12]
VCVTTSD2SI (R32, M64)/[12;≤25]
VCVTTSD2SI (R32, XMM)/≤9
VCVTTSD2SI (R64, M64)/[12;≤13]
VCVTTSD2SI (R64, XMM)/≤9
VCVTTSS2SI (R32, M32)/[12;≤13]
VCVTTSS2SI (R32, XMM)/≤9
VCVTTSS2SI (R64, M32)/[12;≤13]
VCVTTSS2SI (R64, XMM)/≤9
VDIVPD (XMM, XMM, M128)/[≤13;≤21]
VDIVPD (XMM, XMM, XMM)/≤13
VDIVPD (YMM, YMM, M256)/[≤13;≤21]
VDIVPD (YMM, YMM, YMM)/≤13
VDIVPS (XMM, XMM, M128)/[≤10;≤19]
VDIVPS (XMM, XMM, XMM)/≤10
VDIVPS (YMM, YMM, M256)/[≤10;≤19]
VDIVPS (YMM, YMM, YMM)/≤10
VDIVSD (XMM, XMM, M64)/[≤13;≤21]
VDIVSD (XMM, XMM, XMM)/≤13
VDIVSS (XMM, XMM, M32)/[≤10;≤19]
VDIVSS (XMM, XMM, XMM)/≤10
VDPPD (XMM, XMM, M128, I8)/[9;≤17]
VDPPS (XMM, XMM, M128, I8)/[15;≤23]
VDPPS (YMM, YMM, M256, I8)/[15;≤24]
VEXTRACTF128 (M128, YMM, I8)/[≤10;≤11]
VEXTRACTPS (M32, XMM, I8)/[≤9;≤10]
VEXTRACTPS (R32, XMM, I8)/≤6
VHADDPD (XMM, XMM, M128)/[6;≤13]
VHADDPD (YMM, YMM, M256)/[7;≤14]
VHADDPS (XMM, XMM, M128)/[6;≤13]
VHADDPS (YMM, YMM, M256)/[7;≤14]
VHSUBPD (XMM, XMM, M128)/[6;≤13]
VHSUBPD (YMM, YMM, M256)/[7;≤14]
VHSUBPS (XMM, XMM, M128)/[6;≤13]
VHSUBPS (YMM, YMM, M256)/[7;≤14]
VINSERTF128 (YMM, YMM, M128, I8)/[1;≤9]
VINSERTPS (XMM, XMM, M32, I8)/[1;≤9]
VLDDQU (XMM, M128)/≤8
VLDDQU (YMM, M256)/[≤8;≤9]
VMASKMOVDQU (XMM, XMM)/≤20
VMASKMOVPD (M128, XMM, XMM)/[≤0;≤10]
VMASKMOVPD (M256, YMM, YMM)/[≤0;≤8]
VMASKMOVPD (XMM, XMM, M128)/[1;≤9]
VMASKMOVPD (YMM, YMM, M256)/[1;≤10]
VMASKMOVPS (M128, XMM, XMM)/[≤0;≤10]
VMASKMOVPS (M256, YMM, YMM)/[≤0;≤7]
VMASKMOVPS (XMM, XMM, M128)/[1;≤9]
VMASKMOVPS (YMM, YMM, M256)/[1;≤10]
VMAXPD (XMM, XMM, M128)/[1;≤9]
VMAXPD (YMM, YMM, M256)/[1;≤10]
VMAXPS (XMM, XMM, M128)/[1;≤9]
VMAXPS (YMM, YMM, M256)/[1;≤10]
VMAXSD (XMM, XMM, M64)/[1;≤9]
VMAXSS (XMM, XMM, M32)/[1;≤9]
VMINPD (XMM, XMM, M128)/[1;≤9]
VMINPD (YMM, YMM, M256)/[1;≤10]
VMINPS (XMM, XMM, M128)/[1;≤9]
VMINPS (YMM, YMM, M256)/[1;≤10]
VMINSD (XMM, XMM, M64)/[1;≤9]
VMINSS (XMM, XMM, M32)/[1;≤9]
VMOVAPD (M128, XMM)/[≤8;≤10]
VMOVAPD (M256, YMM)/[≤9;≤10]
VMOVAPD (XMM, M128)/≤8
VMOVAPD (YMM, M256)/[≤8;≤9]
VMOVAPS (M128, XMM)/[≤8;≤10]
VMOVAPS (M256, YMM)/[≤9;≤10]
VMOVAPS (XMM, M128)/≤8
VMOVAPS (YMM, M256)/[≤8;≤9]
VMOVD (M32, XMM)/[≤8;≤10]
VMOVD (R32, XMM)/≤5
VMOVD (XMM, M32)/≤8
VMOVD (XMM, R32)/≤5
VMOVDDUP (XMM, M64)/≤8
VMOVDDUP (YMM, M256)/[≤8;≤9]
VMOVDQA (M128, XMM)/[≤8;≤10]
VMOVDQA (M256, YMM)/[≤9;≤10]
VMOVDQA (XMM, M128)/≤8
VMOVDQA (YMM, M256)/[≤8;≤9]
VMOVDQU (M128, XMM)/[≤8;≤10]
VMOVDQU (M256, YMM)/[≤9;≤10]
VMOVDQU (XMM, M128)/≤8
VMOVDQU (YMM, M256)/[≤8;≤9]
VMOVHPD (M64, XMM)/[≤9;≤10]
VMOVHPD (XMM, XMM, M64)/[1;≤9]
VMOVHPS (M64, XMM)/[≤9;≤10]
VMOVHPS (XMM, XMM, M64)/[1;≤9]
VMOVLPD (M64, XMM)/[≤8;≤10]
VMOVLPD (XMM, XMM, M64)/[0;≤9]
VMOVLPS (M64, XMM)/[≤8;≤10]
VMOVLPS (XMM, XMM, M64)/[0;≤9]
VMOVMSKPD (R32, XMM)/≤5
VMOVMSKPD (R32, YMM)/≤7
VMOVMSKPS (R32, XMM)/≤5
VMOVMSKPS (R32, YMM)/≤7
VMOVNTDQ (M128, XMM)/[≤766;≤770]
VMOVNTDQ (M256, YMM)/[≤769;≤771]
VMOVNTDQA (XMM, M128)/≤8
VMOVNTPD (M128, XMM)/[≤768;≤771]
VMOVNTPD (M256, YMM)/[≤770;≤771]
VMOVNTPS (M128, XMM)/[≤771;≤772]
VMOVNTPS (M256, YMM)/[≤771;≤774]
VMOVQ (M64, XMM)/[≤8;≤10]
VMOVQ (R64, XMM)/≤5
VMOVQ (XMM, M64)/≤8
VMOVQ (XMM, R64)/≤5
VMOVSD (M64, XMM)/[≤8;≤10]
VMOVSD (XMM, M64)/≤8
VMOVSD_10 (XMM, XMM, XMM)/[0;1]
VMOVSD_11 (XMM, XMM, XMM)/[0;1]
VMOVSHDUP (XMM, M128)/≤8
VMOVSHDUP (YMM, M256)/[≤8;≤9]
VMOVSLDUP (XMM, M128)/≤8
VMOVSLDUP (YMM, M256)/[≤8;≤9]
VMOVSS (M32, XMM)/[≤8;≤10]
VMOVSS (XMM, M32)/≤8
VMOVSS_10 (XMM, XMM, XMM)/[0;1]
VMOVSS_11 (XMM, XMM, XMM)/[0;1]
VMOVUPD (M128, XMM)/[≤8;≤10]
VMOVUPD (M256, YMM)/[≤9;≤10]
VMOVUPD (XMM, M128)/≤8
VMOVUPD (YMM, M256)/[≤8;≤9]
VMOVUPS (M128, XMM)/[≤8;≤10]
VMOVUPS (M256, YMM)/[≤9;≤10]
VMOVUPS (XMM, M128)/≤8
VMOVUPS (YMM, M256)/[≤8;≤9]
VMPSADBW (XMM, XMM, M128, I8)/[4;≤12]
VMULPD (XMM, XMM, M128)/[3;≤11]
VMULPD (YMM, YMM, M256)/[3;≤12]
VMULPS (XMM, XMM, M128)/[3;≤11]
VMULPS (YMM, YMM, M256)/[3;≤12]
VMULSD (XMM, XMM, M64)/[3;≤11]
VMULSS (XMM, XMM, M32)/[3;≤11]
VORPD (XMM, XMM, M128)/[1;≤9]
VORPD (YMM, YMM, M256)/[1;≤10]
VORPS (XMM, XMM, M128)/[1;≤9]
VORPS (YMM, YMM, M256)/[1;≤10]
VPABSB (XMM, M128)/≤9
VPABSD (XMM, M128)/≤9
VPABSW (XMM, M128)/≤9
VPACKSSDW (XMM, XMM, M128)/[1;≤9]
VPACKSSWB (XMM, XMM, M128)/[1;≤9]
VPACKUSDW (XMM, XMM, M128)/[1;≤9]
VPACKUSWB (XMM, XMM, M128)/[1;≤9]
VPADDB (XMM, XMM, M128)/[1;≤9]
VPADDD (XMM, XMM, M128)/[1;≤9]
VPADDQ (XMM, XMM, M128)/[1;≤9]
VPADDSB (XMM, XMM, M128)/[1;≤9]
VPADDSW (XMM, XMM, M128)/[1;≤9]
VPADDUSB (XMM, XMM, M128)/[1;≤9]
VPADDUSW (XMM, XMM, M128)/[1;≤9]
VPADDW (XMM, XMM, M128)/[1;≤9]
VPALIGNR (XMM, XMM, M128, I8)/[1;≤9]
VPAND (XMM, XMM, M128)/[1;≤9]
VPANDN (XMM, XMM, M128)/[1;≤9]
VPANDN (XMM, XMM, XMM)/[0;1]
VPAVGB (XMM, XMM, M128)/[1;≤9]
VPAVGW (XMM, XMM, M128)/[1;≤9]
VPBLENDVB (XMM, XMM, M128, XMM)/[1;≤9]
VPBLENDW (XMM, XMM, M128, I8)/[1;≤9]
VPCLMULQDQ (XMM, XMM, M128, I8)/[4;≤12]
VPCMPEQB (XMM, XMM, M128)/[1;≤9]
VPCMPEQD (XMM, XMM, M128)/[1;≤9]
VPCMPEQQ (XMM, XMM, M128)/[1;≤9]
VPCMPEQW (XMM, XMM, M128)/[1;≤9]
VPCMPESTRI (XMM, M128, I8)/[≤10;≤27]
VPCMPESTRI (XMM, XMM, I8)/[≤10;14]
VPCMPESTRI64 (XMM, M128, I8)/[≤10;≤27]
VPCMPESTRI64 (XMM, XMM, I8)/[≤10;14]
VPCMPESTRM (XMM, M128, I8)/[7;≤15]
VPCMPESTRM (XMM, XMM, I8)/[6;13]
VPCMPESTRM64 (XMM, M128, I8)/[7;≤15]
VPCMPESTRM64 (XMM, XMM, I8)/[6;13]
VPCMPGTB (XMM, XMM, M128)/[1;≤9]
VPCMPGTB (XMM, XMM, XMM)/[0;1]
VPCMPGTD (XMM, XMM, M128)/[1;≤9]
VPCMPGTD (XMM, XMM, XMM)/[0;1]
VPCMPGTQ (XMM, XMM, M128)/[1;≤9]
VPCMPGTQ (XMM, XMM, XMM)/[0;1]
VPCMPGTW (XMM, XMM, M128)/[1;≤9]
VPCMPGTW (XMM, XMM, XMM)/[0;1]
VPCMPISTRI (XMM, M128, I8)/[≤10;≤27]
VPCMPISTRI (XMM, XMM, I8)/≤10
VPCMPISTRM (XMM, M128, I8)/[6;14]
VPCMPISTRM (XMM, XMM, I8)/[6;≤10]
VPERM2F128 (YMM, YMM, M256, I8)/[3;≤12]
VPERMILPD (XMM, M128, I8)/≤9
VPERMILPD (XMM, XMM, M128)/[3;≤11]
VPERMILPD (YMM, M256, I8)/[≤9;≤11]
VPERMILPD (YMM, YMM, M256)/[5;≤13]
VPERMILPS (XMM, M128, I8)/≤9
VPERMILPS (XMM, XMM, M128)/[3;≤11]
VPERMILPS (YMM, M256, I8)/[≤9;≤11]
VPERMILPS (YMM, YMM, M256)/[5;≤13]
VPEXTRB (M8, XMM, I8)/[≤11;≤27]
VPEXTRB (R32, XMM, I8)/≤6
VPEXTRD (M32, XMM, I8)/[≤9;≤10]
VPEXTRD (R32, XMM, I8)/≤6
VPEXTRQ (M64, XMM, I8)/[≤9;≤10]
VPEXTRQ (R64, XMM, I8)/≤6
VPEXTRW (M16, XMM, I8)/[≤11;≤27]
VPEXTRW (R32, XMM, I8)/≤6
VPHADDD (XMM, XMM, M128)/[2;≤11]
VPHADDSW (XMM, XMM, M128)/[2;≤10]
VPHADDW (XMM, XMM, M128)/[2;≤11]
VPHMINPOSUW (XMM, M128)/≤11
VPHSUBD (XMM, XMM, M128)/[2;≤11]
VPHSUBSW (XMM, XMM, M128)/[2;≤10]
VPHSUBW (XMM, XMM, M128)/[2;≤11]
VPINSRB (XMM, XMM, M8, I8)/[1;≤9]
VPINSRB (XMM, XMM, R32, I8)/[2;≤6]
VPINSRD (XMM, XMM, M32, I8)/[1;≤9]
VPINSRD (XMM, XMM, R32, I8)/[2;≤6]
VPINSRQ (XMM, XMM, M64, I8)/[1;≤9]
VPINSRQ (XMM, XMM, R64, I8)/[2;≤6]
VPINSRW (XMM, XMM, M16, I8)/[1;≤9]
VPINSRW (XMM, XMM, R32, I8)/[2;≤6]
VPMADDUBSW (XMM, XMM, M128)/[3;≤11]
VPMADDWD (XMM, XMM, M128)/[3;≤11]
VPMAXSB (XMM, XMM, M128)/[1;≤9]
VPMAXSD (XMM, XMM, M128)/[1;≤9]
VPMAXSW (XMM, XMM, M128)/[1;≤9]
VPMAXUB (XMM, XMM, M128)/[1;≤9]
VPMAXUD (XMM, XMM, M128)/[1;≤9]
VPMAXUW (XMM, XMM, M128)/[1;≤9]
VPMINSB (XMM, XMM, M128)/[1;≤9]
VPMINSD (XMM, XMM, M128)/[1;≤9]
VPMINSW (XMM, XMM, M128)/[1;≤9]
VPMINUB (XMM, XMM, M128)/[1;≤9]
VPMINUD (XMM, XMM, M128)/[1;≤9]
VPMINUW (XMM, XMM, M128)/[1;≤9]
VPMOVMSKB (R32, XMM)/≤5
VPMOVSXBD (XMM, M32)/≤9
VPMOVSXBQ (XMM, M16)/≤9
VPMOVSXBW (XMM, M64)/≤9
VPMOVSXDQ (XMM, M64)/≤9
VPMOVSXWD (XMM, M64)/≤9
VPMOVSXWQ (XMM, M32)/≤9
VPMOVZXBD (XMM, M32)/≤9
VPMOVZXBQ (XMM, M16)/≤9
VPMOVZXBW (XMM, M64)/≤9
VPMOVZXDQ (XMM, M64)/≤9
VPMOVZXWD (XMM, M64)/≤9
VPMOVZXWQ (XMM, M32)/≤9
VPMULDQ (XMM, XMM, M128)/[3;≤11]
VPMULHRSW (XMM, XMM, M128)/[3;≤11]
VPMULHUW (XMM, XMM, M128)/[3;≤11]
VPMULHW (XMM, XMM, M128)/[3;≤11]
VPMULLD (XMM, XMM, M128)/[3;≤11]
VPMULLW (XMM, XMM, M128)/[3;≤11]
VPMULUDQ (XMM, XMM, M128)/[3;≤11]
VPOR (XMM, XMM, M128)/[1;≤9]
VPSADBW (XMM, XMM, M128)/[3;≤11]
VPSHUFB (XMM, XMM, M128)/[1;≤9]
VPSHUFD (XMM, M128, I8)/≤9
VPSHUFHW (XMM, M128, I8)/≤9
VPSHUFLW (XMM, M128, I8)/≤9
VPSIGNB (XMM, XMM, M128)/[1;≤9]
VPSIGND (XMM, XMM, M128)/[1;≤9]
VPSIGNW (XMM, XMM, M128)/[1;≤9]
VPSLLD (XMM, XMM, M128)/[1;≤9]
VPSLLQ (XMM, XMM, M128)/[1;≤9]
VPSLLW (XMM, XMM, M128)/[1;≤9]
VPSRAD (XMM, XMM, M128)/[1;≤9]
VPSRAW (XMM, XMM, M128)/[1;≤9]
VPSRLD (XMM, XMM, M128)/[1;≤9]
VPSRLQ (XMM, XMM, M128)/[1;≤9]
VPSRLW (XMM, XMM, M128)/[1;≤9]
VPSUBB (XMM, XMM, M128)/[1;≤9]
VPSUBB (XMM, XMM, XMM)/[0;1]
VPSUBD (XMM, XMM, M128)/[1;≤9]
VPSUBD (XMM, XMM, XMM)/[0;1]
VPSUBQ (XMM, XMM, M128)/[1;≤9]
VPSUBQ (XMM, XMM, XMM)/[0;1]
VPSUBSB (XMM, XMM, M128)/[1;≤9]
VPSUBSW (XMM, XMM, M128)/[1;≤9]
VPSUBUSB (XMM, XMM, M128)/[1;≤9]
VPSUBUSW (XMM, XMM, M128)/[1;≤9]
VPSUBW (XMM, XMM, M128)/[1;≤9]
VPSUBW (XMM, XMM, XMM)/[0;1]
VPTEST (XMM, M128)/[≤6;10]
VPTEST (XMM, XMM)/≤6
VPTEST (YMM, M256)/[≤8;12]
VPTEST (YMM, YMM)/≤8
VPUNPCKHBW (XMM, XMM, M128)/[1;≤9]
VPUNPCKHDQ (XMM, XMM, M128)/[1;≤9]
VPUNPCKHQDQ (XMM, XMM, M128)/[1;≤9]
VPUNPCKHWD (XMM, XMM, M128)/[1;≤9]
VPUNPCKLBW (XMM, XMM, M128)/[1;≤9]
VPUNPCKLDQ (XMM, XMM, M128)/[1;≤9]
VPUNPCKLQDQ (XMM, XMM, M128)/[1;≤9]
VPUNPCKLWD (XMM, XMM, M128)/[1;≤9]
VPXOR (XMM, XMM, M128)/[1;≤9]
VPXOR (XMM, XMM, XMM)/[0;1]
VRCPPS (XMM, M128)/≤11
VRCPPS (YMM, M256)/[≤11;≤12]
VRCPSS (XMM, XMM, M32)/[0;≤11]
VRCPSS (XMM, XMM, XMM)/[0;3]
VROUNDPD (XMM, M128, I8)/≤11
VROUNDPD (YMM, M256, I8)/[≤11;≤12]
VROUNDPS (XMM, M128, I8)/≤11
VROUNDPS (YMM, M256, I8)/[≤11;≤12]
VROUNDSD (XMM, XMM, M64, I8)/[0;≤11]
VROUNDSD (XMM, XMM, XMM, I8)/[0;3]
VROUNDSS (XMM, XMM, M32, I8)/[0;≤11]
VROUNDSS (XMM, XMM, XMM, I8)/[0;3]
VRSQRTPS (XMM, M128)/≤11
VRSQRTPS (XMM, XMM)/≤3
VRSQRTPS (YMM, M256)/≤11
VRSQRTPS (YMM, YMM)/≤3
VRSQRTSS (XMM, XMM, M32)/[≤3;≤11]
VRSQRTSS (XMM, XMM, XMM)/≤3
VSHUFPD (XMM, XMM, M128, I8)/[1;≤9]
VSHUFPD (YMM, YMM, M256, I8)/[3;≤11]
VSHUFPS (XMM, XMM, M128, I8)/[1;≤9]
VSHUFPS (YMM, YMM, M256, I8)/[3;≤11]
VSQRTPD (XMM, M128)/≤29
VSQRTPD (XMM, XMM)/≤20
VSQRTPD (YMM, M256)/≤29
VSQRTPD (YMM, YMM)/≤20
VSQRTPS (XMM, M128)/≤23
VSQRTPS (XMM, XMM)/≤14
VSQRTPS (YMM, M256)/≤23
VSQRTPS (YMM, YMM)/≤14
VSQRTSD (XMM, XMM, M64)/[≤20;≤29]
VSQRTSD (XMM, XMM, XMM)/≤20
VSQRTSS (XMM, XMM, M32)/[≤14;≤23]
VSQRTSS (XMM, XMM, XMM)/≤14
VSTMXCSR (M32)/≤19
VSUBPD (XMM, XMM, M128)/[3;≤11]
VSUBPD (YMM, YMM, M256)/[3;≤12]
VSUBPS (XMM, XMM, M128)/[3;≤11]
VSUBPS (YMM, YMM, M256)/[3;≤12]
VSUBSD (XMM, XMM, M64)/[3;≤11]
VSUBSS (XMM, XMM, M32)/[3;≤11]
VTESTPD (XMM, M128)/[≤6;10]
VTESTPD (XMM, XMM)/≤6
VTESTPD (YMM, M256)/[≤8;12]
VTESTPD (YMM, YMM)/≤8
VTESTPS (XMM, M128)/[≤6;10]
VTESTPS (XMM, XMM)/≤6
VTESTPS (YMM, M256)/[≤8;12]
VTESTPS (YMM, YMM)/≤8
VUCOMISD (XMM, M64)/[≤7;≤11]
VUCOMISD (XMM, XMM)/≤7
VUCOMISS (XMM, M32)/[≤7;≤11]
VUCOMISS (XMM, XMM)/≤7
VUNPCKHPD (XMM, XMM, M128)/[1;≤9]
VUNPCKHPD (YMM, YMM, M256)/[3;≤11]
VUNPCKHPS (XMM, XMM, M128)/[1;≤9]
VUNPCKHPS (YMM, YMM, M256)/[3;≤11]
VUNPCKLPD (XMM, XMM, M128)/[1;≤9]
VUNPCKLPD (YMM, YMM, M256)/[3;≤11]
VUNPCKLPS (XMM, XMM, M128)/[1;≤9]
VUNPCKLPS (YMM, YMM, M256)/[3;≤11]
VXORPD (XMM, XMM, M128)/[1;≤9]
VXORPD (XMM, XMM, XMM)/[0;1]
VXORPD (YMM, YMM, M256)/[1;≤10]
VXORPD (YMM, YMM, YMM)/[0;1]
VXORPS (XMM, XMM, M128)/[1;≤9]
VXORPS (XMM, XMM, XMM)/[0;1]
VXORPS (YMM, YMM, M256)/[1;≤10]
VXORPS (YMM, YMM, YMM)/[0;1]
VBROADCASTI128 (YMM, M128)/≤8
VEXTRACTI128 (M128, YMM, I8)/[≤10;≤11]
VINSERTI128 (YMM, YMM, M128, I8)/[1;≤9]
VMOVNTDQA (YMM, M256)/[≤8;≤9]
VMPSADBW (YMM, YMM, M256, I8)/[4;≤13]
VPABSB (YMM, M256)/[≤9;≤10]
VPABSD (YMM, M256)/[≤9;≤10]
VPABSW (YMM, M256)/[≤9;≤10]
VPACKSSDW (YMM, YMM, M256)/[1;≤10]
VPACKSSWB (YMM, YMM, M256)/[1;≤10]
VPACKUSDW (YMM, YMM, M256)/[1;≤10]
VPACKUSWB (YMM, YMM, M256)/[1;≤10]
VPADDB (YMM, YMM, M256)/[1;≤10]
VPADDD (YMM, YMM, M256)/[1;≤10]
VPADDQ (YMM, YMM, M256)/[1;≤10]
VPADDSB (YMM, YMM, M256)/[1;≤10]
VPADDSW (YMM, YMM, M256)/[1;≤10]
VPADDUSB (YMM, YMM, M256)/[1;≤10]
VPADDUSW (YMM, YMM, M256)/[1;≤10]
VPADDW (YMM, YMM, M256)/[1;≤10]
VPALIGNR (YMM, YMM, M256, I8)/[1;≤10]
VPAND (YMM, YMM, M256)/[1;≤10]
VPANDN (YMM, YMM, M256)/[1;≤10]
VPANDN (YMM, YMM, YMM)/[0;1]
VPAVGB (YMM, YMM, M256)/[1;≤10]
VPAVGW (YMM, YMM, M256)/[1;≤10]
VPBLENDD (XMM, XMM, M128, I8)/[1;≤9]
VPBLENDD (YMM, YMM, M256, I8)/[1;≤10]
VPBLENDVB (YMM, YMM, M256, YMM)/[1;≤10]
VPBLENDW (YMM, YMM, M256, I8)/[1;≤10]
VPBROADCASTB (XMM, M8)/≤8
VPBROADCASTB (YMM, M8)/≤8
VPBROADCASTD (XMM, M32)/≤8
VPBROADCASTD (YMM, M32)/≤8
VPBROADCASTQ (XMM, M64)/≤8
VPBROADCASTQ (YMM, M64)/≤8
VPBROADCASTW (XMM, M16)/≤8
VPBROADCASTW (YMM, M16)/≤8
VPCMPEQB (YMM, YMM, M256)/[1;≤10]
VPCMPEQD (YMM, YMM, M256)/[1;≤10]
VPCMPEQQ (YMM, YMM, M256)/[1;≤10]
VPCMPEQW (YMM, YMM, M256)/[1;≤10]
VPCMPGTB (YMM, YMM, M256)/[1;≤10]
VPCMPGTB (YMM, YMM, YMM)/[0;1]
VPCMPGTD (YMM, YMM, M256)/[1;≤10]
VPCMPGTD (YMM, YMM, YMM)/[0;1]
VPCMPGTQ (YMM, YMM, M256)/[1;≤10]
VPCMPGTQ (YMM, YMM, YMM)/[0;1]
VPCMPGTW (YMM, YMM, M256)/[1;≤10]
VPCMPGTW (YMM, YMM, YMM)/[0;1]
VPERM2I128 (YMM, YMM, M256, I8)/[3;≤12]
VPERMD (YMM, YMM, M256)/[3;≤16]
VPERMD (YMM, YMM, YMM)/[3;8]
VPERMPD (YMM, M256, I8)/[≤13;≤14]
VPERMPS (YMM, YMM, M256)/[3;≤16]
VPERMPS (YMM, YMM, YMM)/[3;8]
VPERMQ (YMM, M256, I8)/[≤13;≤14]
VPHADDD (YMM, YMM, M256)/[2;≤11]
VPHADDSW (YMM, YMM, M256)/[2;≤11]
VPHADDW (YMM, YMM, M256)/[2;≤11]
VPHSUBD (YMM, YMM, M256)/[2;≤11]
VPHSUBSW (YMM, YMM, M256)/[2;≤11]
VPHSUBW (YMM, YMM, M256)/[2;≤11]
VPMADDUBSW (YMM, YMM, M256)/[3;≤12]
VPMADDWD (YMM, YMM, M256)/[3;≤12]
VPMASKMOVD (M128, XMM, XMM)/[≤0;≤10]
VPMASKMOVD (M256, YMM, YMM)/[≤0;≤7]
VPMASKMOVD (XMM, XMM, M128)/[1;≤9]
VPMASKMOVD (YMM, YMM, M256)/[1;≤10]
VPMASKMOVQ (M128, XMM, XMM)/[≤0;≤10]
VPMASKMOVQ (M256, YMM, YMM)/[≤0;≤8]
VPMASKMOVQ (XMM, XMM, M128)/[1;≤9]
VPMASKMOVQ (YMM, YMM, M256)/[1;≤10]
VPMAXSB (YMM, YMM, M256)/[1;≤10]
VPMAXSD (YMM, YMM, M256)/[1;≤10]
VPMAXSW (YMM, YMM, M256)/[1;≤10]
VPMAXUB (YMM, YMM, M256)/[1;≤10]
VPMAXUD (YMM, YMM, M256)/[1;≤10]
VPMAXUW (YMM, YMM, M256)/[1;≤10]
VPMINSB (YMM, YMM, M256)/[1;≤10]
VPMINSD (YMM, YMM, M256)/[1;≤10]
VPMINSW (YMM, YMM, M256)/[1;≤10]
VPMINUB (YMM, YMM, M256)/[1;≤10]
VPMINUD (YMM, YMM, M256)/[1;≤10]
VPMINUW (YMM, YMM, M256)/[1;≤10]
VPMOVMSKB (R32, YMM)/≤7
VPMOVSXBD (YMM, M64)/≤9
VPMOVSXBQ (YMM, M32)/≤9
VPMOVSXBW (YMM, M128)/≤9
VPMOVSXDQ (YMM, M128)/≤9
VPMOVSXWD (YMM, M128)/≤9
VPMOVSXWQ (YMM, M64)/≤9
VPMOVZXBD (YMM, M64)/≤9
VPMOVZXBQ (YMM, M32)/≤9
VPMOVZXBW (YMM, M128)/≤9
VPMOVZXDQ (YMM, M128)/≤9
VPMOVZXWD (YMM, M128)/≤9
VPMOVZXWQ (YMM, M64)/≤9
VPMULDQ (YMM, YMM, M256)/[3;≤12]
VPMULHRSW (YMM, YMM, M256)/[3;≤12]
VPMULHUW (YMM, YMM, M256)/[3;≤12]
VPMULHW (YMM, YMM, M256)/[3;≤12]
VPMULLD (YMM, YMM, M256)/[3;≤12]
VPMULLW (YMM, YMM, M256)/[3;≤12]
VPMULUDQ (YMM, YMM, M256)/[3;≤12]
VPOR (YMM, YMM, M256)/[1;≤10]
VPSADBW (YMM, YMM, M256)/[3;≤12]
VPSHUFB (YMM, YMM, M256)/[1;≤10]
VPSHUFD (YMM, M256, I8)/[≤9;≤10]
VPSHUFHW (YMM, M256, I8)/[≤9;≤10]
VPSHUFLW (YMM, M256, I8)/[≤9;≤10]
VPSIGNB (YMM, YMM, M256)/[1;≤10]
VPSIGND (YMM, YMM, M256)/[1;≤10]
VPSIGNW (YMM, YMM, M256)/[1;≤10]
VPSLLD (YMM, YMM, M128)/[1;≤9]
VPSLLQ (YMM, YMM, M128)/[1;≤9]
VPSLLVD (XMM, XMM, M128)/[1;≤9]
VPSLLVD (YMM, YMM, M256)/[1;≤10]
VPSLLVQ (XMM, XMM, M128)/[1;≤9]
VPSLLVQ (YMM, YMM, M256)/[1;≤10]
VPSLLW (YMM, YMM, M128)/[1;≤9]
VPSRAD (YMM, YMM, M128)/[1;≤9]
VPSRAVD (XMM, XMM, M128)/[1;≤9]
VPSRAVD (YMM, YMM, M256)/[1;≤10]
VPSRAW (YMM, YMM, M128)/[1;≤9]
VPSRLD (YMM, YMM, M128)/[1;≤9]
VPSRLQ (YMM, YMM, M128)/[1;≤9]
VPSRLVD (XMM, XMM, M128)/[1;≤9]
VPSRLVD (YMM, YMM, M256)/[1;≤10]
VPSRLVQ (XMM, XMM, M128)/[1;≤9]
VPSRLVQ (YMM, YMM, M256)/[1;≤10]
VPSRLW (YMM, YMM, M128)/[1;≤9]
VPSUBB (YMM, YMM, M256)/[1;≤10]
VPSUBB (YMM, YMM, YMM)/[0;1]
VPSUBD (YMM, YMM, M256)/[1;≤10]
VPSUBD (YMM, YMM, YMM)/[0;1]
VPSUBQ (YMM, YMM, M256)/[1;≤10]
VPSUBQ (YMM, YMM, YMM)/[0;1]
VPSUBSB (YMM, YMM, M256)/[1;≤10]
VPSUBSW (YMM, YMM, M256)/[1;≤10]
VPSUBUSB (YMM, YMM, M256)/[1;≤10]
VPSUBUSW (YMM, YMM, M256)/[1;≤10]
VPSUBW (YMM, YMM, M256)/[1;≤10]
VPSUBW (YMM, YMM, YMM)/[0;1]
VPUNPCKHBW (YMM, YMM, M256)/[1;≤10]
VPUNPCKHDQ (YMM, YMM, M256)/[1;≤10]
VPUNPCKHQDQ (YMM, YMM, M256)/[1;≤10]
VPUNPCKHWD (YMM, YMM, M256)/[1;≤10]
VPUNPCKLBW (YMM, YMM, M256)/[1;≤10]
VPUNPCKLDQ (YMM, YMM, M256)/[1;≤10]
VPUNPCKLQDQ (YMM, YMM, M256)/[1;≤10]
VPUNPCKLWD (YMM, YMM, M256)/[1;≤10]
VPXOR (YMM, YMM, M256)/[1;≤10]
VPXOR (YMM, YMM, YMM)/[0;1]
VGATHERDPD (XMM, VSIB_XMM, XMM)/[≤0;≤14]
VGATHERDPD (YMM, VSIB_XMM, YMM)/[0;≤16]
VGATHERDPS (XMM, VSIB_XMM, XMM)/[0;≤16]
VGATHERDPS (YMM, VSIB_YMM, YMM)/[0;≤28]
VGATHERQPD (XMM, VSIB_XMM, XMM)/[≤0;≤14]
VGATHERQPD (YMM, VSIB_YMM, YMM)/[0;≤18]
VGATHERQPS (XMM, VSIB_XMM, XMM)/[≤0;≤20]
VGATHERQPS (XMM, VSIB_YMM, XMM)/[0;≤18]
VPGATHERDD (XMM, VSIB_XMM, XMM)/[0;≤16]
VPGATHERDD (YMM, VSIB_YMM, YMM)/[0;≤28]
VPGATHERDQ (XMM, VSIB_XMM, XMM)/[≤0;≤14]
VPGATHERDQ (YMM, VSIB_XMM, YMM)/[0;≤16]
VPGATHERQD (XMM, VSIB_XMM, XMM)/[≤0;≤20]
VPGATHERQD (XMM, VSIB_YMM, XMM)/[0;≤18]
VPGATHERQQ (XMM, VSIB_XMM, XMM)/[≤0;≤14]
VPGATHERQQ (YMM, VSIB_YMM, YMM)/[0;≤18]
VAESDEC (XMM, XMM, M128)/[4;≤12]
VAESDECLAST (XMM, XMM, M128)/[4;≤12]
VAESENC (XMM, XMM, M128)/[4;≤12]
VAESENCLAST (XMM, XMM, M128)/[4;≤12]
VAESIMC (XMM, M128)/≤12
VAESKEYGENASSIST (XMM, M128, I8)/≤12
ADC (M16, 0)/[1;≤11]
ADC (M16, I16)/[1;≤11]
ADC (M16, I8)/[1;≤11]
ADC (M16, R16)/[1;≤11]
ADC (M32, 0)/[1;≤10]
ADC (M32, I32)/[1;≤10]
ADC (M32, I8)/[1;≤10]
ADC (M32, R32)/[1;≤10]
ADC (M64, 0)/[1;≤10]
ADC (M64, I32)/[1;≤10]
ADC (M64, I8)/[1;≤10]
ADC (M64, R64)/[1;≤10]
ADC (M8, 0)/[1;≤11]
ADC (M8, I8)/[1;≤11]
ADC (M8, R8h)/[1;≤11]
ADC (M8, R8l)/[1;≤11]
ADC (R16, M16)/[1;≤6]
ADC (R32, M32)/[1;≤6]
ADC (R64, M64)/[1;≤6]
ADC (R8h, M8)/[1;≤6]
ADC (R8l, M8)/[1;≤6]
ADC_LOCK (M16, 0)/[1;≤11]
ADC_LOCK (M16, I16)/[1;≤11]
ADC_LOCK (M16, I8)/[1;≤11]
ADC_LOCK (M16, R16)/[1;≤11]
ADC_LOCK (M32, 0)/[1;≤10]
ADC_LOCK (M32, I32)/[1;≤10]
ADC_LOCK (M32, I8)/[1;≤10]
ADC_LOCK (M32, R32)/[1;≤10]
ADC_LOCK (M64, 0)/[1;≤10]
ADC_LOCK (M64, I32)/[1;≤10]
ADC_LOCK (M64, I8)/[1;≤10]
ADC_LOCK (M64, R64)/[1;≤10]
ADC_LOCK (M8, 0)/[1;≤11]
ADC_LOCK (M8, I8)/[1;≤11]
ADC_LOCK (M8, R8h)/[1;≤11]
ADC_LOCK (M8, R8l)/[1;≤11]
ADD (M16, 0)/[5;≤11]
ADD (M16, I16)/[5;≤11]
ADD (M16, I8)/[5;≤11]
ADD (M16, R16)/[1;≤11]
ADD (M32, 0)/[5;≤10]
ADD (M32, I32)/[5;≤10]
ADD (M32, I8)/[5;≤10]
ADD (M32, R32)/[1;≤10]
ADD (M64, 0)/[5;≤10]
ADD (M64, I32)/[5;≤10]
ADD (M64, I8)/[5;≤10]
ADD (M64, R64)/[1;≤10]
ADD (M8, 0)/[5;≤11]
ADD (M8, I8)/[5;≤11]
ADD (M8, R8h)/[1;≤11]
ADD (M8, R8l)/[1;≤11]
ADD (R16, M16)/[1;≤6]
ADD (R32, M32)/[1;≤6]
ADD (R64, M64)/[1;≤6]
ADD (R8h, M8)/[1;≤6]
ADD (R8l, M8)/[1;≤6]
ADD_LOCK (M16, 0)/[5;≤11]
ADD_LOCK (M16, I16)/[5;≤11]
ADD_LOCK (M16, I8)/[5;≤11]
ADD_LOCK (M16, R16)/[1;≤11]
ADD_LOCK (M32, 0)/[5;≤10]
ADD_LOCK (M32, I32)/[5;≤10]
ADD_LOCK (M32, I8)/[5;≤10]
ADD_LOCK (M32, R32)/[1;≤10]
ADD_LOCK (M64, 0)/[5;≤10]
ADD_LOCK (M64, I32)/[5;≤10]
ADD_LOCK (M64, I8)/[5;≤10]
ADD_LOCK (M64, R64)/[1;≤10]
ADD_LOCK (M8, 0)/[5;≤11]
ADD_LOCK (M8, I8)/[5;≤11]
ADD_LOCK (M8, R8h)/[1;≤11]
ADD_LOCK (M8, R8l)/[1;≤11]
AND (M16, 0)/[5;≤11]
AND (M16, I16)/[5;≤11]
AND (M16, I8)/[5;≤11]
AND (M16, R16)/[1;≤11]
AND (M32, 0)/[5;≤10]
AND (M32, I32)/[5;≤10]
AND (M32, I8)/[5;≤10]
AND (M32, R32)/[1;≤10]
AND (M64, 0)/[5;≤10]
AND (M64, I32)/[5;≤10]
AND (M64, I8)/[5;≤10]
AND (M64, R64)/[1;≤10]
AND (M8, 0)/[5;≤11]
AND (M8, I8)/[5;≤11]
AND (M8, R8h)/[1;≤11]
AND (M8, R8l)/[1;≤11]
AND (R16, M16)/[1;≤6]
AND (R32, M32)/[1;≤6]
AND (R64, M64)/[1;≤6]
AND (R8h, M8)/[1;≤6]
AND (R8l, M8)/[1;≤6]
AND_LOCK (M16, 0)/[5;≤11]
AND_LOCK (M16, I16)/[5;≤11]
AND_LOCK (M16, I8)/[5;≤11]
AND_LOCK (M16, R16)/[1;≤11]
AND_LOCK (M32, 0)/[5;≤10]
AND_LOCK (M32, I32)/[5;≤10]
AND_LOCK (M32, I8)/[5;≤10]
AND_LOCK (M32, R32)/[1;≤10]
AND_LOCK (M64, 0)/[5;≤10]
AND_LOCK (M64, I32)/[5;≤10]
AND_LOCK (M64, I8)/[5;≤10]
AND_LOCK (M64, R64)/[1;≤10]
AND_LOCK (M8, 0)/[5;≤11]
AND_LOCK (M8, I8)/[5;≤11]
AND_LOCK (M8, R8h)/[1;≤11]
AND_LOCK (M8, R8l)/[1;≤11]
BSF (R16, M16)/[0;≤8]
BSF (R16, R16)/[0;3]
BSF (R32, M32)/[0;≤8]
BSF (R32, R32)/[0;3]
BSF (R64, M64)/[0;≤8]
BSF (R64, R64)/[0;3]
BSR (R16, M16)/[0;≤13]
BSR (R16, R16)/[0;4]
BSR (R32, M32)/[0;≤13]
BSR (R32, R32)/[0;4]
BSR (R64, M64)/[0;≤13]
BSR (R64, R64)/[0;4]
BT (M16, 0)/[5;≤6]
BT (M16, I8)/[5;≤6]
BT (M16, R16)/[≤6;8]
BT (M32, 0)/[5;≤6]
BT (M32, I8)/[5;≤6]
BT (M32, R32)/[≤6;8]
BT (M64, 0)/[5;≤6]
BT (M64, I8)/[5;≤6]
BT (M64, R64)/[≤6;8]
BTC (M16, 0)/[5;12]
BTC (M16, I8)/[5;12]
BTC (M16, R16)/[≤6;≤46]
BTC (M32, 0)/[5;12]
BTC (M32, I8)/[5;12]
BTC (M32, R32)/[≤6;≤45]
BTC (M64, 0)/[5;12]
BTC (M64, I8)/[5;12]
BTC (M64, R64)/[≤6;≤45]
BTC (R16, 0)/[1;2]
BTC (R16, I8)/[1;2]
BTC (R16, R16)/[1;2]
BTC (R32, 0)/[1;2]
BTC (R32, I8)/[1;2]
BTC (R32, R32)/[1;2]
BTC (R64, 0)/[1;2]
BTC (R64, I8)/[1;2]
BTC (R64, R64)/[1;2]
BTC_LOCK (M16, 0)/[≤7;12]
BTC_LOCK (M16, I8)/[≤7;12]
BTC_LOCK (M16, R16)/[≤6;≤46]
BTC_LOCK (M32, 0)/[5;12]
BTC_LOCK (M32, I8)/[5;12]
BTC_LOCK (M32, R32)/[≤6;≤47]
BTC_LOCK (M64, 0)/[5;12]
BTC_LOCK (M64, I8)/[5;12]
BTC_LOCK (M64, R64)/[≤6;≤47]
BTR (M16, 0)/[5;12]
BTR (M16, I8)/[5;12]
BTR (M16, R16)/[6;≤46]
BTR (M32, 0)/[5;12]
BTR (M32, I8)/[5;12]
BTR (M32, R32)/[6;≤45]
BTR (M64, 0)/[5;12]
BTR (M64, I8)/[5;12]
BTR (M64, R64)/[6;≤45]
BTR (R16, 0)/[1;2]
BTR (R16, I8)/[1;2]
BTR (R16, R16)/[1;2]
BTR (R32, 0)/[1;2]
BTR (R32, I8)/[1;2]
BTR (R32, R32)/[1;2]
BTR (R64, 0)/[1;2]
BTR (R64, I8)/[1;2]
BTR (R64, R64)/[1;2]
BTR_LOCK (M16, 0)/[≤8;12]
BTR_LOCK (M16, I8)/[≤7;12]
BTR_LOCK (M16, R16)/[6;≤46]
BTR_LOCK (M32, 0)/[5;12]
BTR_LOCK (M32, I8)/[5;12]
BTR_LOCK (M32, R32)/[6;≤47]
BTR_LOCK (M64, 0)/[5;12]
BTR_LOCK (M64, I8)/[5;12]
BTR_LOCK (M64, R64)/[6;≤47]
BTS (M16, 0)/[5;12]
BTS (M16, I8)/[5;12]
BTS (M16, R16)/[6;≤46]
BTS (M32, 0)/[5;12]
BTS (M32, I8)/[5;12]
BTS (M32, R32)/[6;≤45]
BTS (M64, 0)/[5;12]
BTS (M64, I8)/[5;12]
BTS (M64, R64)/[6;≤45]
BTS (R16, 0)/[1;2]
BTS (R16, I8)/[1;2]
BTS (R16, R16)/[1;2]
BTS (R32, 0)/[1;2]
BTS (R32, I8)/[1;2]
BTS (R32, R32)/[1;2]
BTS (R64, 0)/[1;2]
BTS (R64, I8)/[1;2]
BTS (R64, R64)/[1;2]
BTS_LOCK (M16, 0)/[≤7;12]
BTS_LOCK (M16, I8)/[≤7;12]
BTS_LOCK (M16, R16)/[6;≤46]
BTS_LOCK (M32, 0)/[5;12]
BTS_LOCK (M32, I8)/[5;12]
BTS_LOCK (M32, R32)/[6;≤47]
BTS_LOCK (M64, 0)/[5;12]
BTS_LOCK (M64, I8)/[5;12]
BTS_LOCK (M64, R64)/[6;≤47]
CMOVB (R16, M16)/[1;≤6]
CMOVB (R32, M32)/[1;≤6]
CMOVB (R64, M64)/[1;≤6]
CMOVBE (R16, M16)/[1;≤6]
CMOVBE (R32, M32)/[1;≤6]
CMOVBE (R64, M64)/[1;≤6]
CMOVL (R16, M16)/[1;≤6]
CMOVL (R32, M32)/[1;≤6]
CMOVL (R64, M64)/[1;≤6]
CMOVLE (R16, M16)/[1;≤6]
CMOVLE (R32, M32)/[1;≤6]
CMOVLE (R64, M64)/[1;≤6]
CMOVNB (R16, M16)/[1;≤6]
CMOVNB (R32, M32)/[1;≤6]
CMOVNB (R64, M64)/[1;≤6]
CMOVNBE (R16, M16)/[1;≤6]
CMOVNBE (R32, M32)/[1;≤6]
CMOVNBE (R64, M64)/[1;≤6]
CMOVNL (R16, M16)/[1;≤6]
CMOVNL (R32, M32)/[1;≤6]
CMOVNL (R64, M64)/[1;≤6]
CMOVNLE (R16, M16)/[1;≤6]
CMOVNLE (R32, M32)/[1;≤6]
CMOVNLE (R64, M64)/[1;≤6]
CMOVNO (R16, M16)/[1;≤6]
CMOVNO (R32, M32)/[1;≤6]
CMOVNO (R64, M64)/[1;≤6]
CMOVNP (R16, M16)/[1;≤6]
CMOVNP (R32, M32)/[1;≤6]
CMOVNP (R64, M64)/[1;≤6]
CMOVNS (R16, M16)/[1;≤6]
CMOVNS (R32, M32)/[1;≤6]
CMOVNS (R64, M64)/[1;≤6]
CMOVNZ (R16, M16)/[1;≤6]
CMOVNZ (R32, M32)/[1;≤6]
CMOVNZ (R64, M64)/[1;≤6]
CMOVO (R16, M16)/[1;≤6]
CMOVO (R32, M32)/[1;≤6]
CMOVO (R64, M64)/[1;≤6]
CMOVP (R16, M16)/[1;≤6]
CMOVP (R32, M32)/[1;≤6]
CMOVP (R64, M64)/[1;≤6]
CMOVS (R16, M16)/[1;≤6]
CMOVS (R32, M32)/[1;≤6]
CMOVS (R64, M64)/[1;≤6]
CMOVZ (R16, M16)/[1;≤6]
CMOVZ (R32, M32)/[1;≤6]
CMOVZ (R64, M64)/[1;≤6]
CMP (M16, 0)/[5;≤6]
CMP (M16, I16)/[5;≤6]
CMP (M16, I8)/[5;≤6]
CMP (M16, R16)/[1;≤6]
CMP (M32, 0)/[5;≤6]
CMP (M32, I32)/[5;≤6]
CMP (M32, I8)/[5;≤6]
CMP (M32, R32)/[1;≤6]
CMP (M64, 0)/[5;≤6]
CMP (M64, I32)/[5;≤6]
CMP (M64, I8)/[5;≤6]
CMP (M64, R64)/[1;≤6]
CMP (M8, 0)/[5;≤6]
CMP (M8, I8)/[5;≤6]
CMP (M8, R8h)/[1;≤6]
CMP (M8, R8l)/[1;≤6]
CMP (R16, M16)/[1;≤6]
CMP (R32, M32)/[1;≤6]
CMP (R64, M64)/[1;≤6]
CMP (R8h, M8)/[1;≤6]
CMP (R8l, M8)/[1;≤6]
CMPSB/[3;≤6]
CMPSD/[3;≤7]
CMPSW/[3;≤6]
CMPXCHG (M16, R16)/[0;12]
CMPXCHG (M32, R32)/[0;12]
CMPXCHG (M64, R64)/[0;12]
CMPXCHG (M8, R8h)/[0;12]
CMPXCHG (M8, R8l)/[0;12]
CMPXCHG (R16, R16)/[0;2]
CMPXCHG (R32, R32)/[0;2]
CMPXCHG (R64, R64)/[0;2]
CMPXCHG (R8h, R8h)/[0;3]
CMPXCHG (R8h, R8l)/[0;3]
CMPXCHG (R8l, R8h)/[0;3]
CMPXCHG (R8l, R8l)/[0;3]
CMPXCHG8B (M64)/[0;≤45]
CMPXCHG8B_LOCK (M64)/[0;≤45]
CMPXCHG_LOCK (M16, R16)/[0;12]
CMPXCHG_LOCK (M32, R32)/[0;12]
CMPXCHG_LOCK (M64, R64)/[0;12]
CMPXCHG_LOCK (M8, R8h)/[0;12]
CMPXCHG_LOCK (M8, R8l)/[0;12]
DEC (M16)/[5;≤11]
DEC (M32)/[5;≤10]
DEC (M64)/[5;≤10]
DEC (M8)/[5;≤11]
DEC_LOCK (M16)/[5;≤11]
DEC_LOCK (M32)/[5;≤10]
DEC_LOCK (M64)/[5;≤10]
DEC_LOCK (M8)/[5;≤11]
DIV (M16)/[10.0;15]
DIV (M32)/[10.0;17]
DIV (M64)/[10.0;22]
DIV (M8)/[10;14]
DIV (R16)/[9.0;12]
DIV (R32)/[9.0;14]
DIV (R64)/[9.0;19]
ENTER (I16, I8)/≤32
ENTER_W (I16, I8)/≤31
IDIV (M16)/[10.0;15]
IDIV (M32)/[10.0;17]
IDIV (M64)/[10.0;22]
IDIV (M8)/[10;14]
IDIV (R16)/[9.0;12]
IDIV (R32)/[9.0;14]
IDIV (R64)/[9.0;19]
IMUL (M16)/[0;≤12]
IMUL (M32)/[3;≤12]
IMUL (M64)/[3;≤12]
IMUL (M8)/[3;≤11]
IMUL (R16)/[0;5]
IMUL (R16, M16)/[3;≤11]
IMUL (R16, M16, 0)/[4;≤11]
IMUL (R16, M16, I16)/[4;≤11]
IMUL (R16, M16, I8)/[4;≤11]
IMUL (R32)/[3;4]
IMUL (R32, M32)/[3;≤11]
IMUL (R32, M32, 0)/[7;≤9]
IMUL (R32, M32, I32)/[7;≤9]
IMUL (R32, M32, I8)/[7;≤9]
IMUL (R64)/[3;4]
IMUL (R64, M64)/[3;≤11]
IMUL (R64, M64, 0)/[7;≤9]
IMUL (R64, M64, I32)/[7;≤9]
IMUL (R64, M64, I8)/[7;≤9]
INC (M16)/[5;≤11]
INC (M32)/[5;≤10]
INC (M64)/[5;≤10]
INC (M8)/[5;≤11]
INC_LOCK (M16)/[5;≤11]
INC_LOCK (M32)/[5;≤10]
INC_LOCK (M64)/[5;≤10]
INC_LOCK (M8)/[5;≤11]
LAR (R16, M16)/[102;115]
LAR (R16, R16)/[102;107]
LAR (R32, M16)/[102;114]
LAR (R32, R32)/[102;106]
LAR (R64, M16)/[102;114]
LAR (R64, R64)/[102;106]
LEA_B_D32 (R16)/[1;2]
LEA_B_D8 (R16)/[1;2]
LEA_B_I (R16)/[1;2]
LEA_B_I_D32 (R16)/[1;3]
LEA_B_I_D32 (R32)/[1;2]
LEA_B_I_D32 (R64)/[1;2]
LEA_B_I_D8 (R16)/[1;3]
LEA_B_I_D8 (R32)/[1;2]
LEA_B_I_D8 (R64)/[1;2]
LEA_B_IS (R16)/[1;2]
LEA_B_IS_D32 (R16)/[1;3]
LEA_B_IS_D32 (R32)/[1;2]
LEA_B_IS_D32 (R64)/[1;2]
LEA_B_IS_D8 (R16)/[1;3]
LEA_B_IS_D8 (R32)/[1;2]
LEA_B_IS_D8 (R64)/[1;2]
LEA_D32 (R16)/[≤0;1]
LEA_D32 (R32)/≤0
LEA_D32 (R64)/≤0
LEA_D8 (R16)/[≤0;1]
LEA_D8 (R32)/≤0
LEA_D8 (R64)/≤0
LEA_I (R16)/[1;2]
LEA_I_D32 (R16)/[1;2]
LEA_I_D8 (R16)/[1;2]
LEA_IS (R16)/[1;2]
LEA_IS_D32 (R16)/[1;2]
LEA_IS_D8 (R16)/[1;2]
LEAVE/[1;4]
LEAVE_W/[3;5]
LODSB/[5;≤6]
LODSD/[5;≤6]
LODSW/[5;≤6]
LSL (R16, M16)/[28;115]
LSL (R16, R16)/[102;107]
LSL (R32, M16)/[102;114]
LSL (R32, R32)/[102;106]
LSL (R64, M16)/[102;114]
LSL (R64, R32)/[102;106]
MOV (AL, M8)/[5;≤6]
MOV (AX, M16)/[1;≤6]
MOV (EAX, M32)/[4;≤5]
MOV (M16, AX)/[≤7;≤11]
MOV (M16, I16)/≤11
MOV (M16, R16)/[≤7;≤11]
MOV (M16, SEG)/[≤11;≤12]
MOV (M32, EAX)/[≤5;≤10]
MOV (M32, I32)/≤10
MOV (M32, R32)/[≤4;≤10]
MOV (M64, I32)/≤10
MOV (M64, R64)/[≤5;≤10]
MOV (M64, RAX)/[≤5;≤10]
MOV (M8, 0)/≤11
MOV (M8, AL)/[≤7;≤11]
MOV (M8, I8)/≤11
MOV (M8, R8h)/[≤6;≤12]
MOV (M8, R8l)/[≤6;≤11]
MOV (R16, M16)/[1;≤6]
MOV (R32, M32)/[4;≤5]
MOV (R64, M64)/[4;≤5]
MOV (R8h, M8)/[1;≤6]
MOV (R8l, M8)/[1;≤6]
MOV (RAX, M64)/≤4
MOV_DR (DR, R64)/≤96
MOV_DR (R64, DR)/≤47
MOVSB/≤5
MOVSD/≤4
MOVSW/≤5
MOVSX (R16, M8)/[1;≤6]
MOVSX (R32, M16)/[5;≤7]
MOVSX (R32, M8)/[5;≤6]
MOVSX (R64, M16)/[5;≤7]
MOVSX (R64, M8)/[5;≤7]
MOVZX (R16, M8)/[1;≤6]
MOVZX (R32, M16)/[4;≤5]
MOVZX (R32, M8)/[4;≤5]
MOVZX (R64, M16)/[4;≤5]
MOVZX (R64, M8)/[4;≤5]
MUL (M16)/[0;≤12]
MUL (M32)/[3;≤12]
MUL (M64)/[3;≤12]
MUL (M8)/[3;≤11]
MUL (R16)/[0;5]
MUL (R32)/[3;4]
MUL (R64)/[3;4]
NEG (M16)/[5;≤11]
NEG (M32)/[5;≤10]
NEG (M64)/[5;≤10]
NEG (M8)/[5;≤11]
NEG_LOCK (M16)/[5;≤11]
NEG_LOCK (M32)/[5;≤10]
NEG_LOCK (M64)/[5;≤10]
NEG_LOCK (M8)/[5;≤11]
NOT (M16)/[7;≤12]
NOT (M32)/[7;≤11]
NOT (M64)/[7;≤11]
NOT (M8)/[7;≤11]
NOT_LOCK (M16)/[7;≤12]
NOT_LOCK (M32)/[7;≤11]
NOT_LOCK (M64)/[7;≤11]
NOT_LOCK (M8)/[7;≤11]
OR (M16, 0)/[5;≤11]
OR (M16, I16)/[5;≤11]
OR (M16, I8)/[5;≤11]
OR (M16, R16)/[1;≤11]
OR (M32, 0)/[5;≤10]
OR (M32, I32)/[5;≤10]
OR (M32, I8)/[5;≤10]
OR (M32, R32)/[1;≤10]
OR (M64, 0)/[5;≤10]
OR (M64, I32)/[5;≤10]
OR (M64, I8)/[5;≤10]
OR (M64, R64)/[1;≤10]
OR (M8, 0)/[5;≤11]
OR (M8, I8)/[5;≤11]
OR (M8, R8h)/[1;≤11]
OR (M8, R8l)/[1;≤11]
OR (R16, M16)/[1;≤6]
OR (R32, M32)/[1;≤6]
OR (R64, M64)/[1;≤6]
OR (R8h, M8)/[1;≤6]
OR (R8l, M8)/[1;≤6]
OR_LOCK (M16, 0)/[5;≤11]
OR_LOCK (M16, I16)/[5;≤11]
OR_LOCK (M16, I8)/[5;≤11]
OR_LOCK (M16, R16)/[1;≤11]
OR_LOCK (M32, 0)/[5;≤10]
OR_LOCK (M32, I32)/[5;≤10]
OR_LOCK (M32, I8)/[5;≤10]
OR_LOCK (M32, R32)/[1;≤10]
OR_LOCK (M64, 0)/[5;≤10]
OR_LOCK (M64, I32)/[5;≤10]
OR_LOCK (M64, I8)/[5;≤10]
OR_LOCK (M64, R64)/[1;≤10]
OR_LOCK (M8, 0)/[5;≤11]
OR_LOCK (M8, I8)/[5;≤11]
OR_LOCK (M8, R8h)/[1;≤11]
OR_LOCK (M8, R8l)/[1;≤11]
POP (M16)/[≤11;≤14]
POP (M64)/[≤10;≤11]
POP (R16)/[1;≤6]
POP (R64)/[≤0;4]
PUSH (0)/≤10
PUSH (FS)/≤11
PUSH (GS)/≤12
PUSH (I32)/≤10
PUSH (I8)/≤10
PUSH (M16)/≤13
PUSH (M64)/≤10
PUSH (R16)/[≤6;≤12]
PUSH (R64)/[≤0;≤10]
PUSH_W (0)/≤12
PUSH_W (FS)/≤13
PUSH_W (GS)/≤13
PUSH_W (I16)/≤12
PUSH_W (I8)/≤12
PUSHF/[≤9;≤12]
RCL (M16, 0)/[9;≤11]
RCL (M16, 1)/[1;≤11]
RCL (M16, CL)/[3;≤11]
RCL (M16, I8)/[3;≤11]
RCL (M32, 0)/[9;≤10]
RCL (M32, 1)/[1;≤10]
RCL (M32, CL)/[3;≤11]
RCL (M32, I8)/[3;≤10]
RCL (M64, 0)/[9;≤10]
RCL (M64, 1)/[1;≤10]
RCL (M64, CL)/[3;≤11]
RCL (M64, I8)/[3;≤10]
RCL (M8, 0)/[9;≤11]
RCL (M8, 1)/[1;≤11]
RCL (M8, CL)/[3;≤11]
RCL (M8, I8)/[3;≤11]
RCL (R16, CL)/[2;3]
RCL (R32, CL)/[2;3]
RCL (R64, CL)/[2;3]
RCL (R8h, CL)/[2;3]
RCL (R8l, CL)/[2;3]
RCR (M16, 0)/[9;≤11]
RCR (M16, 1)/[1;≤11]
RCR (M16, CL)/[2;≤11]
RCR (M16, I8)/[2;≤11]
RCR (M32, 0)/[9;≤10]
RCR (M32, 1)/[1;≤10]
RCR (M32, CL)/[2;≤10]
RCR (M32, I8)/[2;≤10]
RCR (M64, 0)/[9;≤10]
RCR (M64, 1)/[1;≤10]
RCR (M64, CL)/[2;≤10]
RCR (M64, I8)/[2;≤10]
RCR (M8, 0)/[9;≤11]
RCR (M8, 1)/[1;≤11]
RCR (M8, CL)/[2;≤11]
RCR (M8, I8)/[2;≤11]
RCR (R16, CL)/[2;3]
RCR (R32, CL)/[2;3]
RCR (R64, CL)/[2;3]
RCR (R8h, CL)/[2;3]
RCR (R8l, CL)/[2;3]
ROL (M16, 0)/[6;≤11]
ROL (M16, 1)/[5;≤11]
ROL (M16, CL)/[≤0;35]
ROL (M16, I8)/[5;≤11]
ROL (M32, 0)/[6;≤10]
ROL (M32, 1)/[5;≤10]
ROL (M32, CL)/[0;35]
ROL (M32, I8)/[5;≤10]
ROL (M64, 0)/[6;≤10]
ROL (M64, 1)/[5;≤10]
ROL (M64, CL)/[0;35]
ROL (M64, I8)/[5;≤10]
ROL (M8, 0)/[6;≤11]
ROL (M8, 1)/[5;≤11]
ROL (M8, CL)/[≤0;35]
ROL (M8, I8)/[5;≤11]
ROL (R16, CL)/[0;32]
ROL (R32, CL)/[0;32]
ROL (R64, CL)/[0;32]
ROL (R8h, CL)/[0;32]
ROL (R8l, CL)/[0;31]
ROR (M16, 0)/[6;≤11]
ROR (M16, 1)/[5;≤11]
ROR (M16, CL)/[0;35]
ROR (M16, I8)/[5;≤11]
ROR (M32, 0)/[6;≤10]
ROR (M32, 1)/[5;≤10]
ROR (M32, CL)/[≤0;35]
ROR (M32, I8)/[5;≤10]
ROR (M64, 0)/[7;≤10]
ROR (M64, 1)/[5;≤10]
ROR (M64, CL)/[0;35]
ROR (M64, I8)/[5;≤10]
ROR (M8, 0)/[6;≤11]
ROR (M8, 1)/[5;≤11]
ROR (M8, CL)/[≤0;35]
ROR (M8, I8)/[5;≤11]
ROR (R16, CL)/[0;31]
ROR (R32, CL)/[0;32]
ROR (R64, CL)/[0;31]
ROR (R8h, CL)/[0;32]
ROR (R8l, CL)/[0;32]
SAR (M16, 0)/[6;≤11]
SAR (M16, 1)/[5;≤11]
SAR (M16, CL)/[0;35]
SAR (M16, I8)/[5;≤11]
SAR (M32, 0)/[6;≤10]
SAR (M32, 1)/[5;≤10]
SAR (M32, CL)/[≤0;35]
SAR (M32, I8)/[5;≤10]
SAR (M64, 0)/[6;≤10]
SAR (M64, 1)/[5;≤10]
SAR (M64, CL)/[≤0;35]
SAR (M64, I8)/[5;≤10]
SAR (M8, 0)/[6;≤11]
SAR (M8, 1)/[5;≤11]
SAR (M8, CL)/[≤0;35]
SAR (M8, I8)/[5;≤11]
SAR (R16, CL)/[0;16]
SAR (R32, CL)/[0;16]
SAR (R64, CL)/[0;16]
SAR (R8h, CL)/[0;31]
SAR (R8l, CL)/[0;16]
SBB (M16, 0)/[1;≤11]
SBB (M16, I16)/[1;≤11]
SBB (M16, I8)/[1;≤11]
SBB (M16, R16)/[1;≤11]
SBB (M32, 0)/[1;≤10]
SBB (M32, I32)/[1;≤10]
SBB (M32, I8)/[1;≤10]
SBB (M32, R32)/[1;≤10]
SBB (M64, 0)/[1;≤10]
SBB (M64, I32)/[1;≤10]
SBB (M64, I8)/[1;≤10]
SBB (M64, R64)/[1;≤10]
SBB (M8, 0)/[1;≤11]
SBB (M8, I8)/[1;≤11]
SBB (M8, R8h)/[1;≤11]
SBB (M8, R8l)/[1;≤11]
SBB (R16, M16)/[1;≤6]
SBB (R32, M32)/[1;≤6]
SBB (R64, M64)/[1;≤6]
SBB (R8h, M8)/[1;≤6]
SBB (R8l, M8)/[1;≤6]
SBB_LOCK (M16, 0)/[1;≤11]
SBB_LOCK (M16, I16)/[1;≤11]
SBB_LOCK (M16, I8)/[1;≤11]
SBB_LOCK (M16, R16)/[1;≤11]
SBB_LOCK (M32, 0)/[1;≤10]
SBB_LOCK (M32, I32)/[1;≤10]
SBB_LOCK (M32, I8)/[1;≤10]
SBB_LOCK (M32, R32)/[1;≤10]
SBB_LOCK (M64, 0)/[1;≤10]
SBB_LOCK (M64, I32)/[1;≤10]
SBB_LOCK (M64, I8)/[1;≤10]
SBB_LOCK (M64, R64)/[1;≤10]
SBB_LOCK (M8, 0)/[1;≤11]
SBB_LOCK (M8, I8)/[1;≤11]
SBB_LOCK (M8, R8h)/[1;≤11]
SBB_LOCK (M8, R8l)/[1;≤11]
SCASB/[1;≤6]
SCASD/[1;≤6]
SCASW/[1;≤6]
SETB (M8)/[≤6;≤11]
SETBE (M8)/[≤6;≤11]
SETL (M8)/[≤6;≤11]
SETLE (M8)/[≤6;≤11]
SETNB (M8)/[≤6;≤11]
SETNBE (M8)/[≤6;≤11]
SETNL (M8)/[≤7;≤11]
SETNLE (M8)/[≤6;≤11]
SETNO (M8)/[≤6;≤11]
SETNP (M8)/[≤6;≤11]
SETNS (M8)/[≤6;≤11]
SETNZ (M8)/[≤6;≤11]
SETO (M8)/[≤6;≤11]
SETP (M8)/[≤6;≤11]
SETS (M8)/[≤7;≤11]
SETZ (M8)/[≤6;≤11]
SGDT (M80)/[≤26;≤29]
SHL (M16, 0)/[6;≤11]
SHL (M16, 1)/[5;≤11]
SHL (M16, CL)/[≤0;35]
SHL (M16, I8)/[5;≤11]
SHL (M32, 0)/[6;≤10]
SHL (M32, 1)/[5;≤10]
SHL (M32, CL)/[≤0;35]
SHL (M32, I8)/[5;≤10]
SHL (M64, 0)/[6;≤10]
SHL (M64, 1)/[5;≤10]
SHL (M64, CL)/[0;35]
SHL (M64, I8)/[5;≤10]
SHL (M8, 0)/[6;≤11]
SHL (M8, 1)/[5;≤11]
SHL (M8, CL)/[≤0;35]
SHL (M8, I8)/[5;≤11]
SHL (R16, CL)/[0;16]
SHL (R32, CL)/[0;16]
SHL (R64, CL)/[0;16]
SHL (R8h, CL)/[0;31]
SHL (R8l, CL)/[0;16]
SHLD (M16, R16, 0)/[≤8;≤12]
SHLD (M16, R16, CL)/[0;37]
SHLD (M16, R16, I8)/[0;≤12]
SHLD (M32, R32, 0)/[≤7;≤10]
SHLD (M32, R32, CL)/[0;37]
SHLD (M32, R32, I8)/[0;≤10]
SHLD (M64, R64, 0)/[≤7;≤10]
SHLD (M64, R64, CL)/[0;37]
SHLD (M64, R64, I8)/[0;≤10]
SHLD_CL (R16, R16, CL)/[0;18]
SHLD_CL (R32, R32, CL)/[0;18]
SHLD_CL (R64, R64, CL)/[0;18]
SHLD_IMMB (R16, R16, I8)/[0;2]
SHLD_IMMB (R32, R32, I8)/[0;2]
SHLD_IMMB (R64, R64, I8)/[0;2]
SHR (M16, 0)/[6;≤11]
SHR (M16, 1)/[5;≤11]
SHR (M16, CL)/[0;35]
SHR (M16, I8)/[5;≤11]
SHR (M32, 0)/[7;≤10]
SHR (M32, 1)/[5;≤10]
SHR (M32, CL)/[0;35]
SHR (M32, I8)/[5;≤10]
SHR (M64, 0)/[7;≤10]
SHR (M64, 1)/[5;≤10]
SHR (M64, CL)/[≤0;35]
SHR (M64, I8)/[5;≤10]
SHR (M8, 0)/[7;≤11]
SHR (M8, 1)/[5;≤11]
SHR (M8, CL)/[0;35]
SHR (M8, I8)/[5;≤11]
SHR (R16, CL)/[0;16]
SHR (R32, CL)/[0;16]
SHR (R64, CL)/[0;16]
SHR (R8h, CL)/[0;31]
SHR (R8l, CL)/[0;16]
SHRD (M16, R16, 0)/[≤8;≤12]
SHRD (M16, R16, CL)/[0;37]
SHRD (M16, R16, I8)/[0;≤12]
SHRD (M32, R32, 0)/[≤7;≤10]
SHRD (M32, R32, CL)/[0;37]
SHRD (M32, R32, I8)/[0;≤10]
SHRD (M64, R64, 0)/[≤7;≤10]
SHRD (M64, R64, CL)/[0;37]
SHRD (M64, R64, I8)/[0;≤10]
SHRD_CL (R16, R16, CL)/[0;18]
SHRD_CL (R32, R32, CL)/[0;18]
SHRD_CL (R64, R64, CL)/[0;18]
SHRD_IMMB (R16, R16, I8)/[0;2]
SHRD_IMMB (R32, R32, I8)/[0;2]
SHRD_IMMB (R64, R64, I8)/[0;2]
SIDT (M80)/[≤27;≤29]
SLDT (M16)/[≤17;≤19]
SMSW (M16)/[≤17;≤19]
STOSB/[≤1;≤5]
STOSD/[≤0;≤4]
STOSW/[≤1;≤5]
STR (M16)/[≤17;≤19]
SUB (M16, 0)/[5;≤11]
SUB (M16, I16)/[5;≤11]
SUB (M16, I8)/[5;≤11]
SUB (M16, R16)/[1;≤11]
SUB (M32, 0)/[5;≤10]
SUB (M32, I32)/[5;≤10]
SUB (M32, I8)/[5;≤10]
SUB (M32, R32)/[1;≤10]
SUB (M64, 0)/[5;≤10]
SUB (M64, I32)/[5;≤10]
SUB (M64, I8)/[5;≤10]
SUB (M64, R64)/[1;≤10]
SUB (M8, 0)/[5;≤11]
SUB (M8, I8)/[5;≤11]
SUB (M8, R8h)/[1;≤11]
SUB (M8, R8l)/[1;≤11]
SUB (R16, M16)/[1;≤6]
SUB (R32, M32)/[1;≤6]
SUB (R64, M64)/[1;≤6]
SUB (R8h, M8)/[1;≤6]
SUB (R8l, M8)/[1;≤6]
SUB_29 (R32, R32)/[0;1]
SUB_29 (R64, R64)/[0;1]
SUB_2B (R32, R32)/[0;1]
SUB_2B (R64, R64)/[0;1]
SUB_LOCK (M16, 0)/[5;≤11]
SUB_LOCK (M16, I16)/[5;≤11]
SUB_LOCK (M16, I8)/[5;≤11]
SUB_LOCK (M16, R16)/[1;≤11]
SUB_LOCK (M32, 0)/[5;≤10]
SUB_LOCK (M32, I32)/[5;≤10]
SUB_LOCK (M32, I8)/[5;≤10]
SUB_LOCK (M32, R32)/[1;≤10]
SUB_LOCK (M64, 0)/[5;≤10]
SUB_LOCK (M64, I32)/[5;≤10]
SUB_LOCK (M64, I8)/[5;≤10]
SUB_LOCK (M64, R64)/[1;≤10]
SUB_LOCK (M8, 0)/[5;≤11]
SUB_LOCK (M8, I8)/[5;≤11]
SUB_LOCK (M8, R8h)/[1;≤11]
SUB_LOCK (M8, R8l)/[1;≤11]
TEST (M16, I16)/[5;≤6]
TEST (M16, R16)/[1;≤6]
TEST (M32, I32)/[5;≤6]
TEST (M32, R32)/[1;≤6]
TEST (M64, I32)/[5;≤6]
TEST (M64, R64)/[1;≤6]
TEST (M8, 0)/[5;≤6]
TEST (M8, I8)/[5;≤6]
TEST (M8, R8h)/[1;≤6]
TEST (M8, R8l)/[1;≤6]
VERR (M16)/[115;≤137]
VERW (M16)/[115;≤137]
XADD (M16, R16)/[1;≤11]
XADD (M32, R32)/[1;≤10]
XADD (M64, R64)/[1;≤10]
XADD (M8, R8h)/[1;≤11]
XADD (M8, R8l)/[1;≤11]
XADD (R32, R32)/[0;1]
XADD (R64, R64)/[0;1]
XADD_LOCK (M16, R16)/[1;≤11]
XADD_LOCK (M32, R32)/[1;≤10]
XADD_LOCK (M64, R64)/[1;≤10]
XADD_LOCK (M8, R8h)/[1;≤11]
XADD_LOCK (M8, R8l)/[1;≤11]
XCHG (M16, R16)/[0;≤45]
XCHG (M32, R32)/[0;≤10]
XCHG (M64, R64)/[0;≤10]
XCHG (M8, R8h)/[0;≤45]
XCHG (M8, R8l)/[0;≤45]
XLAT/[5;≤6]
XOR (M16, 0)/[5;≤11]
XOR (M16, I16)/[5;≤11]
XOR (M16, I8)/[5;≤11]
XOR (M16, R16)/[1;≤11]
XOR (M32, 0)/[5;≤10]
XOR (M32, I32)/[5;≤10]
XOR (M32, I8)/[5;≤10]
XOR (M32, R32)/[1;≤10]
XOR (M64, 0)/[5;≤10]
XOR (M64, I32)/[5;≤10]
XOR (M64, I8)/[5;≤10]
XOR (M64, R64)/[1;≤10]
XOR (M8, 0)/[5;≤11]
XOR (M8, I8)/[5;≤11]
XOR (M8, R8h)/[1;≤11]
XOR (M8, R8l)/[1;≤11]
XOR (R16, M16)/[1;≤6]
XOR (R32, M32)/[1;≤6]
XOR (R64, M64)/[1;≤6]
XOR (R8h, M8)/[1;≤6]
XOR (R8l, M8)/[1;≤6]
XOR_31 (R32, R32)/[0;1]
XOR_31 (R64, R64)/[0;1]
XOR_33 (R32, R32)/[0;1]
XOR_33 (R64, R64)/[0;1]
XOR_LOCK (M16, 0)/[5;≤11]
XOR_LOCK (M16, I16)/[5;≤11]
XOR_LOCK (M16, I8)/[5;≤11]
XOR_LOCK (M16, R16)/[1;≤11]
XOR_LOCK (M32, 0)/[5;≤10]
XOR_LOCK (M32, I32)/[5;≤10]
XOR_LOCK (M32, I8)/[5;≤10]
XOR_LOCK (M32, R32)/[1;≤10]
XOR_LOCK (M64, 0)/[5;≤10]
XOR_LOCK (M64, I32)/[5;≤10]
XOR_LOCK (M64, I8)/[5;≤10]
XOR_LOCK (M64, R64)/[1;≤10]
XOR_LOCK (M8, 0)/[5;≤11]
XOR_LOCK (M8, I8)/[5;≤11]
XOR_LOCK (M8, R8h)/[1;≤11]
XOR_LOCK (M8, R8l)/[1;≤11]
ANDN (R32, R32, M32)/[1;≤7]
ANDN (R64, R64, M64)/[1;≤6]
BEXTR (R32, M32, R32)/[1;≤7]
BEXTR (R64, M64, R64)/[1;≤7]
BLSI (R32, M32)/[5;≤7]
BLSI (R32, R32)/[1;2]
BLSI (R64, M64)/[5;≤7]
BLSI (R64, R64)/[1;2]
BLSMSK (R32, M32)/[5;≤7]
BLSMSK (R32, R32)/[1;2]
BLSMSK (R64, M64)/[5;≤7]
BLSMSK (R64, R64)/[1;2]
BLSR (R32, M32)/[5;≤7]
BLSR (R32, R32)/[1;2]
BLSR (R64, M64)/[5;≤7]
BLSR (R64, R64)/[1;2]
TZCNT (R16, M16)/[1;≤7]
TZCNT (R16, R16)/[1;2]
TZCNT (R32, M32)/[0;≤7]
TZCNT (R32, R32)/[0;2]
TZCNT (R64, M64)/[0;≤7]
TZCNT (R64, R64)/[0;2]
BZHI (R32, M32, R32)/[1;≤7]
BZHI (R64, M64, R64)/[1;≤7]
MULX (R32, R32, M32)/[3;≤9]
MULX (R32, R32, R32)/[3;4]
MULX (R64, R64, M64)/[3;≤9]
MULX (R64, R64, R64)/[3;4]
PDEP (R32, R32, M32)/[3;≤8]
PDEP (R64, R64, M64)/[3;≤8]
PEXT (R32, R32, M32)/[3;≤8]
PEXT (R64, R64, M64)/[3;≤9]
RORX (R32, M32, I8)/[5;≤7]
RORX (R64, M64, I8)/[5;≤7]
SARX (R32, M32, R32)/[1;≤7]
SARX (R64, M64, R64)/[1;≤7]
SHLX (R32, M32, R32)/[1;≤7]
SHLX (R64, M64, R64)/[1;≤7]
SHRX (R32, M32, R32)/[1;≤7]
SHRX (R64, M64, R64)/[1;≤7]
VCVTPH2PS (XMM, M64)/≤11
VCVTPH2PS (YMM, M128)/≤11
VCVTPS2PH (M128, YMM, I8)/[≤10;≤14]
VCVTPS2PH (M64, XMM, I8)/[≤10;≤11]
VFMADD132PD (XMM, XMM, M128)/[4;≤12]
VFMADD132PD (YMM, YMM, M256)/[4;≤13]
VFMADD132PS (XMM, XMM, M128)/[4;≤12]
VFMADD132PS (YMM, YMM, M256)/[4;≤13]
VFMADD132SD (XMM, XMM, M64)/[4;≤12]
VFMADD132SS (XMM, XMM, M32)/[4;≤12]
VFMADD213PD (XMM, XMM, M128)/[4;≤12]
VFMADD213PD (YMM, YMM, M256)/[4;≤13]
VFMADD213PS (XMM, XMM, M128)/[4;≤12]
VFMADD213PS (YMM, YMM, M256)/[4;≤13]
VFMADD213SD (XMM, XMM, M64)/[4;≤12]
VFMADD213SS (XMM, XMM, M32)/[4;≤12]
VFMADD231PD (XMM, XMM, M128)/[4;≤12]
VFMADD231PD (YMM, YMM, M256)/[4;≤13]
VFMADD231PS (XMM, XMM, M128)/[4;≤12]
VFMADD231PS (YMM, YMM, M256)/[4;≤13]
VFMADD231SD (XMM, XMM, M64)/[4;≤12]
VFMADD231SS (XMM, XMM, M32)/[4;≤12]
VFMADDSUB132PD (XMM, XMM, M128)/[4;≤12]
VFMADDSUB132PD (YMM, YMM, M256)/[4;≤13]
VFMADDSUB132PS (XMM, XMM, M128)/[4;≤12]
VFMADDSUB132PS (YMM, YMM, M256)/[4;≤13]
VFMADDSUB213PD (XMM, XMM, M128)/[4;≤12]
VFMADDSUB213PD (YMM, YMM, M256)/[4;≤13]
VFMADDSUB213PS (XMM, XMM, M128)/[4;≤12]
VFMADDSUB213PS (YMM, YMM, M256)/[4;≤13]
VFMADDSUB231PD (XMM, XMM, M128)/[4;≤12]
VFMADDSUB231PD (YMM, YMM, M256)/[4;≤13]
VFMADDSUB231PS (XMM, XMM, M128)/[4;≤12]
VFMADDSUB231PS (YMM, YMM, M256)/[4;≤13]
VFMSUB132PD (XMM, XMM, M128)/[4;≤12]
VFMSUB132PD (YMM, YMM, M256)/[4;≤13]
VFMSUB132PS (XMM, XMM, M128)/[4;≤12]
VFMSUB132PS (YMM, YMM, M256)/[4;≤13]
VFMSUB132SD (XMM, XMM, M64)/[4;≤12]
VFMSUB132SS (XMM, XMM, M32)/[4;≤12]
VFMSUB213PD (XMM, XMM, M128)/[4;≤12]
VFMSUB213PD (YMM, YMM, M256)/[4;≤13]
VFMSUB213PS (XMM, XMM, M128)/[4;≤12]
VFMSUB213PS (YMM, YMM, M256)/[4;≤13]
VFMSUB213SD (XMM, XMM, M64)/[4;≤12]
VFMSUB213SS (XMM, XMM, M32)/[4;≤12]
VFMSUB231PD (XMM, XMM, M128)/[4;≤12]
VFMSUB231PD (YMM, YMM, M256)/[4;≤13]
VFMSUB231PS (XMM, XMM, M128)/[4;≤12]
VFMSUB231PS (YMM, YMM, M256)/[4;≤13]
VFMSUB231SD (XMM, XMM, M64)/[4;≤12]
VFMSUB231SS (XMM, XMM, M32)/[4;≤12]
VFMSUBADD132PD (XMM, XMM, M128)/[4;≤12]
VFMSUBADD132PD (YMM, YMM, M256)/[4;≤13]
VFMSUBADD132PS (XMM, XMM, M128)/[4;≤12]
VFMSUBADD132PS (YMM, YMM, M256)/[4;≤13]
VFMSUBADD213PD (XMM, XMM, M128)/[4;≤12]
VFMSUBADD213PD (YMM, YMM, M256)/[4;≤13]
VFMSUBADD213PS (XMM, XMM, M128)/[4;≤12]
VFMSUBADD213PS (YMM, YMM, M256)/[4;≤13]
VFMSUBADD231PD (XMM, XMM, M128)/[4;≤12]
VFMSUBADD231PD (YMM, YMM, M256)/[4;≤13]
VFMSUBADD231PS (XMM, XMM, M128)/[4;≤12]
VFMSUBADD231PS (YMM, YMM, M256)/[4;≤13]
VFNMADD132PD (XMM, XMM, M128)/[4;≤12]
VFNMADD132PD (YMM, YMM, M256)/[4;≤13]
VFNMADD132PS (XMM, XMM, M128)/[4;≤12]
VFNMADD132PS (YMM, YMM, M256)/[4;≤13]
VFNMADD132SD (XMM, XMM, M64)/[4;≤12]
VFNMADD132SS (XMM, XMM, M32)/[4;≤12]
VFNMADD213PD (XMM, XMM, M128)/[4;≤12]
VFNMADD213PD (YMM, YMM, M256)/[4;≤13]
VFNMADD213PS (XMM, XMM, M128)/[4;≤12]
VFNMADD213PS (YMM, YMM, M256)/[4;≤13]
VFNMADD213SD (XMM, XMM, M64)/[4;≤12]
VFNMADD213SS (XMM, XMM, M32)/[4;≤12]
VFNMADD231PD (XMM, XMM, M128)/[4;≤12]
VFNMADD231PD (YMM, YMM, M256)/[4;≤13]
VFNMADD231PS (XMM, XMM, M128)/[4;≤12]
VFNMADD231PS (YMM, YMM, M256)/[4;≤13]
VFNMADD231SD (XMM, XMM, M64)/[4;≤12]
VFNMADD231SS (XMM, XMM, M32)/[4;≤12]
VFNMSUB132PD (XMM, XMM, M128)/[4;≤12]
VFNMSUB132PD (YMM, YMM, M256)/[4;≤13]
VFNMSUB132PS (XMM, XMM, M128)/[4;≤12]
VFNMSUB132PS (YMM, YMM, M256)/[4;≤13]
VFNMSUB132SD (XMM, XMM, M64)/[4;≤12]
VFNMSUB132SS (XMM, XMM, M32)/[4;≤12]
VFNMSUB213PD (XMM, XMM, M128)/[4;≤12]
VFNMSUB213PD (YMM, YMM, M256)/[4;≤13]
VFNMSUB213PS (XMM, XMM, M128)/[4;≤12]
VFNMSUB213PS (YMM, YMM, M256)/[4;≤13]
VFNMSUB213SD (XMM, XMM, M64)/[4;≤12]
VFNMSUB213SS (XMM, XMM, M32)/[4;≤12]
VFNMSUB231PD (XMM, XMM, M128)/[4;≤12]
VFNMSUB231PD (YMM, YMM, M256)/[4;≤13]
VFNMSUB231PS (XMM, XMM, M128)/[4;≤12]
VFNMSUB231PS (YMM, YMM, M256)/[4;≤13]
VFNMSUB231SD (XMM, XMM, M64)/[4;≤12]
VFNMSUB231SS (XMM, XMM, M32)/[4;≤12]
CMPSQ/[3;≤6]
CMPXCHG16B (M128)/[2;≤50]
CMPXCHG16B_LOCK (M128)/[2;≤50]
LODSQ/[5;≤6]
MOVSQ/≤4
MOVSXD (R64, M32)/[5;≤7]
PUSHFQ/[≤8;≤12]
SCASQ/[1;≤6]
STOSQ/[≤0;≤4]
LZCNT (R16, M16)/[1;≤6]
LZCNT (R32, M32)/[0;≤6]
LZCNT (R32, R32)/[0;1]
LZCNT (R64, M64)/[0;≤7]
LZCNT (R64, R64)/[0;1]
MASKMOVQ (MM, MM)/≤18
MOVD (M32, MM)/[≤10;≤19]
MOVD (MM, M32)/≤8
MOVD (MM, R32)/≤6
MOVD (R32, MM)/≤6
MOVNTQ (M64, MM)/[≤767;≤769]
MOVQ (M64, MM)/[≤8;≤10]
MOVQ (MM, M64)/≤8
MOVQ (MM, R64)/≤6
MOVQ (R64, MM)/≤6
PACKSSDW (MM, M64)/[1;≤9]
PACKSSWB (MM, M64)/[1;≤9]
PACKUSWB (MM, M64)/[1;≤9]
PADDB (MM, M64)/[1;≤9]
PADDD (MM, M64)/[1;≤9]
PADDSB (MM, M64)/[1;≤9]
PADDSW (MM, M64)/[1;≤9]
PADDUSB (MM, M64)/[1;≤9]
PADDUSW (MM, M64)/[1;≤9]
PADDW (MM, M64)/[1;≤9]
PAND (MM, M64)/[1;≤9]
PANDN (MM, M64)/[1;≤9]
PANDN (MM, MM)/[0;1]
PAVGB (MM, M64)/[1;≤9]
PAVGW (MM, M64)/[1;≤9]
PCMPEQB (MM, M64)/[1;≤9]
PCMPEQB (MM, MM)/[0;1]
PCMPEQD (MM, M64)/[1;≤9]
PCMPEQD (MM, MM)/[0;1]
PCMPEQW (MM, M64)/[1;≤9]
PCMPEQW (MM, MM)/[0;1]
PCMPGTB (MM, M64)/[1;≤9]
PCMPGTB (MM, MM)/[0;1]
PCMPGTD (MM, M64)/[1;≤9]
PCMPGTD (MM, MM)/[0;1]
PCMPGTW (MM, M64)/[1;≤9]
PCMPGTW (MM, MM)/[0;1]
PEXTRW (R32, MM, I8)/≤7
PINSRW (MM, M16, I8)/[1;≤9]
PINSRW (MM, R32, I8)/[1;≤6]
PMADDWD (MM, M64)/[3;≤11]
PMAXSW (MM, M64)/[1;≤9]
PMAXUB (MM, M64)/[1;≤9]
PMINSW (MM, M64)/[1;≤9]
PMINUB (MM, M64)/[1;≤9]
PMOVMSKB (R32, MM)/≤6
PMULHUW (MM, M64)/[3;≤11]
PMULHW (MM, M64)/[3;≤11]
PMULLW (MM, M64)/[3;≤11]
POR (MM, M64)/[1;≤9]
PSADBW (MM, M64)/[3;≤11]
PSHUFW (MM, M64, I8)/≤9
PSLLD (MM, M64)/[1;≤9]
PSLLQ (MM, M64)/[1;≤9]
PSLLW (MM, M64)/[1;≤9]
PSRAD (MM, M64)/[1;≤9]
PSRAW (MM, M64)/[1;≤9]
PSRLD (MM, M64)/[1;≤9]
PSRLQ (MM, M64)/[1;≤9]
PSRLW (MM, M64)/[1;≤9]
PSUBB (MM, M64)/[1;≤9]
PSUBB (MM, MM)/[0;1]
PSUBD (MM, M64)/[1;≤9]
PSUBD (MM, MM)/[0;1]
PSUBSB (MM, M64)/[1;≤9]
PSUBSB (MM, MM)/[0;1]
PSUBSW (MM, M64)/[1;≤9]
PSUBSW (MM, MM)/[0;1]
PSUBUSB (MM, M64)/[1;≤9]
PSUBUSB (MM, MM)/[0;1]
PSUBUSW (MM, M64)/[1;≤9]
PSUBUSW (MM, MM)/[0;1]
PSUBW (MM, M64)/[1;≤9]
PSUBW (MM, MM)/[0;1]
PUNPCKHBW (MM, M64)/[1;≤9]
PUNPCKHDQ (MM, M64)/[1;≤9]
PUNPCKHWD (MM, M64)/[1;≤9]
PUNPCKLBW (MM, M32)/[1;≤9]
PUNPCKLDQ (MM, M32)/[1;≤9]
PUNPCKLWD (MM, M32)/[1;≤9]
PXOR (MM, M64)/[1;≤9]
PXOR (MM, MM)/[0;1]
MOVBE (M16, R16)/[≤7;≤11]
MOVBE (M32, R32)/[≤6;≤10]
MOVBE (M64, R64)/[≤5;≤10]
MOVBE (R16, M16)/[1;≤6]
MOVBE (R32, M32)/[5;≤6]
MOVBE (R64, M64)/[5;≤6]
PCLMULQDQ (XMM, M128, I8)/[4;≤12]
RDRAND (R16)/[2838;2855]
RDSEED (R16)/[2838;2855]
SHA1MSG1 (XMM, M128)/[2;≤10]
SHA1MSG2 (XMM, M128)/[1;≤9]
SHA1NEXTE (XMM, M128)/[1;≤9]
SHA1RNDS4 (XMM, M128, I8)/[6;≤14]
SHA256MSG1 (XMM, M128)/[2;≤10]
SHA256MSG2 (XMM, M128)/[3;≤11]
SHA256RNDS2 (XMM, M128)/[4;≤12]
ADDPS (XMM, M128)/[3;≤11]
ADDSS (XMM, M32)/[3;≤11]
ANDNPS (XMM, M128)/[1;≤9]
ANDNPS (XMM, XMM)/[0;1]
ANDPS (XMM, M128)/[1;≤9]
CMPPS (XMM, M128, I8)/[1;≤9]
CMPSS (XMM, M32, I8)/[1;≤9]
COMISS (XMM, M32)/[≤7;≤11]
COMISS (XMM, XMM)/≤7
CVTPI2PS (XMM, M64)/[3;≤11]
CVTPI2PS (XMM, MM)/[3;≤6]
CVTPS2PI (MM, M64)/≤11
CVTPS2PI (MM, XMM)/≤6
CVTSI2SS (XMM, M32)/[3;≤11]
CVTSI2SS (XMM, M64)/[3;≤11]
CVTSI2SS (XMM, R32)/[3;≤9]
CVTSI2SS (XMM, R64)/[3;≤9]
CVTSS2SI (R32, M32)/[12;≤13]
CVTSS2SI (R32, XMM)/≤9
CVTSS2SI (R64, M32)/[12;≤13]
CVTSS2SI (R64, XMM)/≤9
CVTTPS2PI (MM, M64)/≤11
CVTTPS2PI (MM, XMM)/≤6
CVTTSS2SI (R32, M32)/[12;≤13]
CVTTSS2SI (R32, XMM)/≤9
CVTTSS2SI (R64, M32)/[12;≤13]
CVTTSS2SI (R64, XMM)/≤9
DIVPS (XMM, M128)/[≤10;≤19]
DIVPS (XMM, XMM)/≤10
DIVSS (XMM, M32)/[≤10;≤19]
DIVSS (XMM, XMM)/≤10
MAXPS (XMM, M128)/[1;≤9]
MAXSS (XMM, M32)/[1;≤9]
MINPS (XMM, M128)/[1;≤9]
MINSS (XMM, M32)/[1;≤9]
MOVAPS (M128, XMM)/[≤8;≤10]
MOVAPS (XMM, M128)/≤8
MOVHPS (M64, XMM)/[≤9;≤10]
MOVHPS (XMM, M64)/≤9
MOVLPS (M64, XMM)/[≤8;≤10]
MOVLPS (XMM, M64)/≤9
MOVMSKPS (R32, XMM)/≤5
MOVNTPS (M128, XMM)/[≤769;≤771]
MOVSS (M32, XMM)/[≤8;≤10]
MOVSS (XMM, M32)/≤8
MOVUPS (M128, XMM)/[≤8;≤10]
MOVUPS (XMM, M128)/≤8
MULPS (XMM, M128)/[3;≤11]
MULSS (XMM, M32)/[3;≤11]
ORPS (XMM, M128)/[1;≤9]
RCPPS (XMM, M128)/≤11
RCPSS (XMM, M32)/≤11
RSQRTPS (XMM, M128)/≤11
RSQRTPS (XMM, XMM)/≤3
RSQRTSS (XMM, M32)/≤11
RSQRTSS (XMM, XMM)/≤3
SHUFPS (XMM, M128, I8)/[1;≤9]
SQRTPS (XMM, M128)/≤23
SQRTPS (XMM, XMM)/≤14
SQRTSS (XMM, M32)/≤23
SQRTSS (XMM, XMM)/≤14
STMXCSR (M32)/≤19
SUBPS (XMM, M128)/[3;≤11]
SUBSS (XMM, M32)/[3;≤11]
UCOMISS (XMM, M32)/[≤7;≤11]
UCOMISS (XMM, XMM)/≤7
UNPCKHPS (XMM, M128)/[1;≤9]
UNPCKLPS (XMM, M128)/[1;≤9]
XORPS (XMM, M128)/[1;≤9]
XORPS (XMM, XMM)/[0;1]
ADDPD (XMM, M128)/[3;≤11]
ADDSD (XMM, M64)/[3;≤11]
ANDNPD (XMM, M128)/[1;≤9]
ANDNPD (XMM, XMM)/[0;1]
ANDPD (XMM, M128)/[1;≤9]
CMPPD (XMM, M128, I8)/[1;≤9]
CMPSD_XMM (XMM, M64, I8)/[1;≤9]
COMISD (XMM, M64)/[≤7;≤11]
COMISD (XMM, XMM)/≤7
CVTDQ2PD (XMM, M64)/≤11
CVTDQ2PS (XMM, M128)/≤11
CVTPD2DQ (XMM, M128)/≤11
CVTPD2PI (MM, M128)/[≤13;≤24]
CVTPD2PI (MM, XMM)/≤7
CVTPD2PS (XMM, M128)/≤11
CVTPI2PD (XMM, M64)/≤13
CVTPI2PD (XMM, MM)/≤6
CVTPS2DQ (XMM, M128)/≤11
CVTPS2PD (XMM, M64)/≤11
CVTSD2SI (R32, M64)/[12;≤25]
CVTSD2SI (R32, XMM)/≤9
CVTSD2SI (R64, M64)/[12;≤13]
CVTSD2SI (R64, XMM)/≤9
CVTSD2SS (XMM, M64)/[3;≤11]
CVTSI2SD (XMM, M32)/[3;≤11]
CVTSI2SD (XMM, M64)/[3;≤11]
CVTSI2SD (XMM, R32)/[3;≤9]
CVTSI2SD (XMM, R64)/[3;≤9]
CVTSS2SD (XMM, M32)/[3;≤11]
CVTTPD2DQ (XMM, M128)/≤11
CVTTPD2PI (MM, M128)/[≤13;≤24]
CVTTPD2PI (MM, XMM)/≤7
CVTTPS2DQ (XMM, M128)/≤11
CVTTSD2SI (R32, M64)/[12;≤25]
CVTTSD2SI (R32, XMM)/≤9
CVTTSD2SI (R64, M64)/[12;≤13]
CVTTSD2SI (R64, XMM)/≤9
DIVPD (XMM, M128)/[≤13;≤21]
DIVPD (XMM, XMM)/≤13
DIVSD (XMM, M64)/[≤13;≤21]
DIVSD (XMM, XMM)/≤13
MASKMOVDQU (XMM, XMM)/≤20
MAXPD (XMM, M128)/[1;≤9]
MAXSD (XMM, M64)/[1;≤9]
MINPD (XMM, M128)/[1;≤9]
MINSD (XMM, M64)/[1;≤9]
MOVAPD (M128, XMM)/[≤8;≤10]
MOVAPD (XMM, M128)/≤8
MOVD (M32, XMM)/[≤8;≤10]
MOVD (R32, XMM)/≤5
MOVD (XMM, M32)/≤8
MOVD (XMM, R32)/≤5
MOVDQ2Q (MM, XMM)/≤2
MOVDQA (M128, XMM)/[≤8;≤10]
MOVDQA (XMM, M128)/≤8
MOVDQU (M128, XMM)/[≤8;≤10]
MOVDQU (XMM, M128)/≤8
MOVHPD (M64, XMM)/[≤9;≤10]
MOVHPD (XMM, M64)/≤9
MOVLPD (M64, XMM)/[≤8;≤10]
MOVLPD (XMM, M64)/≤9
MOVMSKPD (R32, XMM)/≤5
MOVNTDQ (M128, XMM)/≤778
MOVNTI (M32, R32)/[≤775;≤777]
MOVNTI (M64, R64)/[≤776;≤777]
MOVNTPD (M128, XMM)/[≤776;≤782]
MOVQ (M64, XMM)/[≤8;≤10]
MOVQ (R64, XMM)/≤5
MOVQ (XMM, M64)/≤8
MOVQ (XMM, R64)/≤5
MOVQ2DQ (XMM, MM)/≤2
MOVSD_XMM (M64, XMM)/[≤8;≤10]
MOVSD_XMM (XMM, M64)/≤8
MOVUPD (M128, XMM)/[≤8;≤10]
MOVUPD (XMM, M128)/≤8
MULPD (XMM, M128)/[3;≤11]
MULSD (XMM, M64)/[3;≤11]
ORPD (XMM, M128)/[1;≤9]
PACKSSDW (XMM, M128)/[1;≤9]
PACKSSWB (XMM, M128)/[1;≤9]
PACKUSWB (XMM, M128)/[1;≤9]
PADDB (XMM, M128)/[1;≤9]
PADDD (XMM, M128)/[1;≤9]
PADDQ (MM, M64)/[1;≤9]
PADDQ (XMM, M128)/[1;≤9]
PADDSB (XMM, M128)/[1;≤9]
PADDSW (XMM, M128)/[1;≤9]
PADDUSB (XMM, M128)/[1;≤9]
PADDUSW (XMM, M128)/[1;≤9]
PADDW (XMM, M128)/[1;≤9]
PAND (XMM, M128)/[1;≤9]
PANDN (XMM, M128)/[1;≤9]
PANDN (XMM, XMM)/[0;1]
PAVGB (XMM, M128)/[1;≤9]
PAVGW (XMM, M128)/[1;≤9]
PCMPEQB (XMM, M128)/[1;≤9]
PCMPEQB (XMM, XMM)/[0;1]
PCMPEQD (XMM, M128)/[1;≤9]
PCMPEQD (XMM, XMM)/[0;1]
PCMPEQW (XMM, M128)/[1;≤9]
PCMPEQW (XMM, XMM)/[0;1]
PCMPGTB (XMM, M128)/[1;≤9]
PCMPGTB (XMM, XMM)/[0;1]
PCMPGTD (XMM, M128)/[1;≤9]
PCMPGTD (XMM, XMM)/[0;1]
PCMPGTW (XMM, M128)/[1;≤9]
PCMPGTW (XMM, XMM)/[0;1]
PEXTRW (R32, XMM, I8)/≤6
PINSRW (XMM, M16, I8)/[1;≤9]
PINSRW (XMM, R32, I8)/[1;≤6]
PMADDWD (XMM, M128)/[3;≤11]
PMAXSW (XMM, M128)/[1;≤9]
PMAXUB (XMM, M128)/[1;≤9]
PMINSW (XMM, M128)/[1;≤9]
PMINUB (XMM, M128)/[1;≤9]
PMOVMSKB (R32, XMM)/≤5
PMULHUW (XMM, M128)/[3;≤11]
PMULHW (XMM, M128)/[3;≤11]
PMULLW (XMM, M128)/[3;≤11]
PMULUDQ (MM, M64)/[3;≤11]
PMULUDQ (XMM, M128)/[3;≤11]
POR (XMM, M128)/[1;≤9]
PSADBW (XMM, M128)/[3;≤11]
PSHUFD (XMM, M128, I8)/≤9
PSHUFHW (XMM, M128, I8)/≤9
PSHUFLW (XMM, M128, I8)/≤9
PSLLD (XMM, M128)/[1;≤9]
PSLLQ (XMM, M128)/[1;≤9]
PSLLW (XMM, M128)/[1;≤9]
PSRAD (XMM, M128)/[1;≤9]
PSRAW (XMM, M128)/[1;≤9]
PSRLD (XMM, M128)/[1;≤9]
PSRLQ (XMM, M128)/[1;≤9]
PSRLW (XMM, M128)/[1;≤9]
PSUBB (XMM, M128)/[1;≤9]
PSUBB (XMM, XMM)/[0;1]
PSUBD (XMM, M128)/[1;≤9]
PSUBD (XMM, XMM)/[0;1]
PSUBQ (MM, M64)/[1;≤9]
PSUBQ (MM, MM)/[0;1]
PSUBQ (XMM, M128)/[1;≤9]
PSUBQ (XMM, XMM)/[0;1]
PSUBSB (XMM, M128)/[1;≤9]
PSUBSB (XMM, XMM)/[0;1]
PSUBSW (XMM, M128)/[1;≤9]
PSUBSW (XMM, XMM)/[0;1]
PSUBUSB (XMM, M128)/[1;≤9]
PSUBUSB (XMM, XMM)/[0;1]
PSUBUSW (XMM, M128)/[1;≤9]
PSUBUSW (XMM, XMM)/[0;1]
PSUBW (XMM, M128)/[1;≤9]
PSUBW (XMM, XMM)/[0;1]
PUNPCKHBW (XMM, M128)/[1;≤9]
PUNPCKHDQ (XMM, M128)/[1;≤9]
PUNPCKHQDQ (XMM, M128)/[1;≤9]
PUNPCKHWD (XMM, M128)/[1;≤9]
PUNPCKLBW (XMM, M128)/[1;≤9]
PUNPCKLDQ (XMM, M128)/[1;≤9]
PUNPCKLQDQ (XMM, M128)/[1;≤9]
PUNPCKLWD (XMM, M128)/[1;≤9]
PXOR (XMM, M128)/[1;≤9]
PXOR (XMM, XMM)/[0;1]
SHUFPD (XMM, M128, I8)/[1;≤9]
SQRTPD (XMM, M128)/≤29
SQRTPD (XMM, XMM)/≤20
SQRTSD (XMM, M64)/≤29
SQRTSD (XMM, XMM)/≤20
SUBPD (XMM, M128)/[3;≤11]
SUBSD (XMM, M64)/[3;≤11]
UCOMISD (XMM, M64)/[≤7;≤11]
UCOMISD (XMM, XMM)/≤7
UNPCKHPD (XMM, M128)/[1;≤9]
UNPCKLPD (XMM, M128)/[1;≤9]
XORPD (XMM, M128)/[1;≤9]
XORPD (XMM, XMM)/[0;1]
ADDSUBPD (XMM, M128)/[3;≤11]
ADDSUBPS (XMM, M128)/[3;≤11]
HADDPD (XMM, M128)/[6;≤13]
HADDPS (XMM, M128)/[6;≤13]
HSUBPD (XMM, M128)/[6;≤13]
HSUBPS (XMM, M128)/[6;≤13]
LDDQU (XMM, M128)/≤8
MOVDDUP (XMM, M64)/≤8
MOVSHDUP (XMM, M128)/≤8
MOVSLDUP (XMM, M128)/≤8
BLENDPD (XMM, M128, I8)/[1;≤9]
BLENDPS (XMM, M128, I8)/[1;≤9]
BLENDVPD (XMM, M128)/[1;≤9]
BLENDVPS (XMM, M128)/[1;≤9]
CRC32 (R32, M16)/[3;≤11]
CRC32 (R32, M32)/[3;≤11]
CRC32 (R32, M8)/[3;≤11]
CRC32 (R64, M64)/[3;≤11]
CRC32 (R64, M8)/[3;≤11]
DPPD (XMM, M128, I8)/[10;≤17]
DPPS (XMM, M128, I8)/[16;≤23]
EXTRACTPS (M32, XMM, I8)/[≤9;≤10]
EXTRACTPS (R32, XMM, I8)/≤6
INSERTPS (XMM, M32, I8)/[1;≤9]
MOVNTDQA (XMM, M128)/≤8
MPSADBW (XMM, M128, I8)/[4;≤12]
PACKUSDW (XMM, M128)/[1;≤9]
PBLENDVB (XMM, M128)/[1;≤9]
PBLENDW (XMM, M128, I8)/[1;≤9]
PCMPEQQ (XMM, M128)/[1;≤9]
PCMPEQQ (XMM, XMM)/[0;1]
PCMPESTRI (XMM, M128, I8)/[≤10;≤27]
PCMPESTRI (XMM, XMM, I8)/[≤10;14]
PCMPESTRI64 (XMM, M128, I8)/[≤10;≤27]
PCMPESTRI64 (XMM, XMM, I8)/[≤10;14]
PCMPESTRM (XMM, M128, I8)/[7;14]
PCMPESTRM (XMM, XMM, I8)/[6;13]
PCMPESTRM64 (XMM, M128, I8)/[7;14]
PCMPESTRM64 (XMM, XMM, I8)/[6;13]
PCMPGTQ (XMM, M128)/[1;≤9]
PCMPGTQ (XMM, XMM)/[0;1]
PCMPISTRI (XMM, M128, I8)/[≤10;≤27]
PCMPISTRI (XMM, XMM, I8)/≤10
PCMPISTRM (XMM, M128, I8)/[6;14]
PCMPISTRM (XMM, XMM, I8)/[6;≤10]
PEXTRB (M8, XMM, I8)/[≤11;≤27]
PEXTRB (R32, XMM, I8)/≤6
PEXTRD (M32, XMM, I8)/[≤9;≤10]
PEXTRD (R32, XMM, I8)/≤6
PEXTRQ (M64, XMM, I8)/[≤9;≤10]
PEXTRQ (R64, XMM, I8)/≤6
PEXTRW_SSE4 (M16, XMM, I8)/[≤11;≤27]
PHMINPOSUW (XMM, M128)/≤11
PINSRB (XMM, M8, I8)/[1;≤9]
PINSRB (XMM, R32, I8)/[1;≤6]
PINSRD (XMM, M32, I8)/[1;≤9]
PINSRD (XMM, R32, I8)/[1;≤6]
PINSRQ (XMM, M64, I8)/[1;≤9]
PINSRQ (XMM, R64, I8)/[1;≤6]
PMAXSB (XMM, M128)/[1;≤9]
PMAXSD (XMM, M128)/[1;≤9]
PMAXUD (XMM, M128)/[1;≤9]
PMAXUW (XMM, M128)/[1;≤9]
PMINSB (XMM, M128)/[1;≤9]
PMINSD (XMM, M128)/[1;≤9]
PMINUD (XMM, M128)/[1;≤9]
PMINUW (XMM, M128)/[1;≤9]
PMOVSXBD (XMM, M32)/≤9
PMOVSXBQ (XMM, M16)/≤9
PMOVSXBW (XMM, M64)/≤9
PMOVSXDQ (XMM, M64)/≤9
PMOVSXWD (XMM, M64)/≤9
PMOVSXWQ (XMM, M32)/≤9
PMOVZXBD (XMM, M32)/≤9
PMOVZXBQ (XMM, M16)/≤9
PMOVZXBW (XMM, M64)/≤9
PMOVZXDQ (XMM, M64)/≤9
PMOVZXWD (XMM, M64)/≤9
PMOVZXWQ (XMM, M32)/≤9
PMULDQ (XMM, M128)/[3;≤11]
PMULLD (XMM, M128)/[3;≤11]
POPCNT (R16, M16)/[1;≤6]
POPCNT (R32, M32)/[0;≤7]
POPCNT (R32, R32)/[0;1]
POPCNT (R64, M64)/[0;≤6]
POPCNT (R64, R64)/[0;1]
PTEST (XMM, M128)/[≤6;10]
PTEST (XMM, XMM)/≤6
ROUNDPD (XMM, M128, I8)/≤11
ROUNDPS (XMM, M128, I8)/≤11
ROUNDSD (XMM, M64, I8)/≤11
ROUNDSS (XMM, M32, I8)/≤11
MOVNTSD (M64, XMM)/[≤770;≤771]
MOVNTSS (M32, XMM)/[≤768;≤769]
PABSB (MM, M64)/≤9
PABSB (XMM, M128)/≤9
PABSD (MM, M64)/≤9
PABSD (XMM, M128)/≤9
PABSW (MM, M64)/≤9
PABSW (XMM, M128)/≤9
PALIGNR (MM, M64, I8)/[1;≤9]
PALIGNR (XMM, M128, I8)/[1;≤9]
PHADDD (MM, M64)/[2;≤11]
PHADDD (MM, MM)/[2;3]
PHADDD (XMM, M128)/[2;≤11]
PHADDSW (MM, M64)/[2;≤10]
PHADDSW (MM, MM)/[2;3]
PHADDSW (XMM, M128)/[2;≤10]
PHADDW (MM, M64)/[2;≤11]
PHADDW (XMM, M128)/[2;≤11]
PHSUBD (MM, M64)/[2;≤11]
PHSUBD (XMM, M128)/[2;≤11]
PHSUBSW (MM, M64)/[2;≤10]
PHSUBSW (MM, MM)/[2;3]
PHSUBSW (XMM, M128)/[2;≤10]
PHSUBW (MM, M64)/[2;≤11]
PHSUBW (XMM, M128)/[2;≤11]
PMADDUBSW (MM, M64)/[3;≤11]
PMADDUBSW (XMM, M128)/[3;≤11]
PMULHRSW (MM, M64)/[3;≤11]
PMULHRSW (XMM, M128)/[3;≤11]
PSHUFB (MM, M64)/[1;≤9]
PSHUFB (XMM, M128)/[1;≤9]
PSIGNB (MM, M64)/[1;≤9]
PSIGNB (XMM, M128)/[1;≤9]
PSIGND (MM, M64)/[1;≤9]
PSIGND (XMM, M128)/[1;≤9]
PSIGNW (MM, M64)/[1;≤9]
PSIGNW (XMM, M128)/[1;≤9]
VAESDEC (YMM, YMM, M256)/[4;≤13]
VAESDECLAST (YMM, YMM, M256)/[4;≤13]
VAESENC (YMM, YMM, M256)/[4;≤13]
VAESENCLAST (YMM, YMM, M256)/[4;≤13]
VPCLMULQDQ (YMM, YMM, M256, I8)/[4;≤13]
XGETBV/[49;50]
