
IO_Tile_8_33

 (4 0)  (412 528)  (412 528)  routing T_8_33.span4_vert_40 <X> T_8_33.lc_trk_g0_0
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (4 1)  (412 529)  (412 529)  routing T_8_33.span4_vert_40 <X> T_8_33.lc_trk_g0_0
 (5 1)  (413 529)  (413 529)  routing T_8_33.span4_vert_40 <X> T_8_33.lc_trk_g0_0
 (6 1)  (414 529)  (414 529)  routing T_8_33.span4_vert_40 <X> T_8_33.lc_trk_g0_0
 (7 1)  (415 529)  (415 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (401 537)  (401 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g0_5
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_45 lc_trk_g0_5
 (8 4)  (1056 532)  (1056 532)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g0_5
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (8 5)  (1056 533)  (1056 533)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g0_5
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 7)  (1071 534)  (1071 534)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_r_2
 (14 7)  (1072 534)  (1072 534)  routing T_20_33.span4_vert_13 <X> T_20_33.span4_horz_r_2
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_24_33

 (14 7)  (1288 534)  (1288 534)  routing T_24_33.span4_horz_l_14 <X> T_24_33.span4_horz_r_2


IO_Tile_25_33

 (13 1)  (1341 529)  (1341 529)  routing T_25_33.span4_vert_25 <X> T_25_33.span4_horz_r_0


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (4 10)  (1364 539)  (1364 539)  routing T_26_33.span4_horz_r_10 <X> T_26_33.lc_trk_g1_2
 (12 10)  (1382 539)  (1382 539)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (5 11)  (1365 538)  (1365 538)  routing T_26_33.span4_horz_r_10 <X> T_26_33.lc_trk_g1_2
 (7 11)  (1367 538)  (1367 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g1_2 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_horz_r_15 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1422 543)  (1422 543)  routing T_27_33.span4_horz_r_15 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (4 5)  (1472 533)  (1472 533)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g0_4
 (5 5)  (1473 533)  (1473 533)  routing T_28_33.span4_horz_r_4 <X> T_28_33.lc_trk_g0_4
 (7 5)  (1475 533)  (1475 533)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (10 10)  (1488 539)  (1488 539)  routing T_28_33.lc_trk_g0_4 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_4 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1472 540)  (1472 540)  routing T_28_33.span4_horz_r_12 <X> T_28_33.lc_trk_g1_4
 (11 12)  (1489 540)  (1489 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (12 12)  (1490 540)  (1490 540)  routing T_28_33.span4_vert_19 <X> T_28_33.span4_horz_l_15
 (5 13)  (1473 541)  (1473 541)  routing T_28_33.span4_horz_r_12 <X> T_28_33.lc_trk_g1_4
 (7 13)  (1475 541)  (1475 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_31_33

 (11 0)  (1651 528)  (1651 528)  routing T_31_33.span4_vert_1 <X> T_31_33.span4_horz_l_12
 (12 0)  (1652 528)  (1652 528)  routing T_31_33.span4_vert_1 <X> T_31_33.span4_horz_l_12


RAM_Tile_8_32

 (13 6)  (409 518)  (409 518)  routing T_8_32.sp4_v_b_5 <X> T_8_32.sp4_v_t_40


LogicTile_15_32

 (3 4)  (765 516)  (765 516)  routing T_15_32.sp12_v_b_0 <X> T_15_32.sp12_h_r_0
 (3 5)  (765 517)  (765 517)  routing T_15_32.sp12_v_b_0 <X> T_15_32.sp12_h_r_0


LogicTile_17_32

 (19 15)  (893 527)  (893 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_32

 (11 10)  (1047 522)  (1047 522)  routing T_20_32.sp4_h_l_38 <X> T_20_32.sp4_v_t_45


LogicTile_31_32

 (19 1)  (1637 513)  (1637 513)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0


LogicTile_17_31

 (19 15)  (893 511)  (893 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_31

 (11 10)  (1047 506)  (1047 506)  routing T_20_31.sp4_h_l_38 <X> T_20_31.sp4_v_t_45


RAM_Tile_25_31

 (9 3)  (1315 499)  (1315 499)  routing T_25_31.sp4_v_b_1 <X> T_25_31.sp4_v_t_36


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_0_30

 (17 1)  (0 481)  (0 481)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (19 15)  (91 495)  (91 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_30

 (4 4)  (238 484)  (238 484)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_3
 (5 5)  (239 485)  (239 485)  routing T_5_30.sp4_h_l_38 <X> T_5_30.sp4_v_b_3


LogicTile_20_30

 (4 2)  (1040 482)  (1040 482)  routing T_20_30.sp4_v_b_0 <X> T_20_30.sp4_v_t_37


RAM_Tile_25_30

 (19 1)  (1325 481)  (1325 481)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


LogicTile_28_30

 (6 10)  (1462 490)  (1462 490)  routing T_28_30.sp4_v_b_3 <X> T_28_30.sp4_v_t_43
 (5 11)  (1461 491)  (1461 491)  routing T_28_30.sp4_v_b_3 <X> T_28_30.sp4_v_t_43


LogicTile_20_29

 (19 0)  (1055 464)  (1055 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_28_29

 (19 3)  (1475 467)  (1475 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


IO_Tile_0_28

 (0 3)  (17 451)  (17 451)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_1_28

 (8 0)  (26 448)  (26 448)  routing T_1_28.sp4_h_l_40 <X> T_1_28.sp4_h_r_1
 (10 0)  (28 448)  (28 448)  routing T_1_28.sp4_h_l_40 <X> T_1_28.sp4_h_r_1


LogicTile_5_28

 (8 9)  (242 457)  (242 457)  routing T_5_28.sp4_h_l_36 <X> T_5_28.sp4_v_b_7
 (9 9)  (243 457)  (243 457)  routing T_5_28.sp4_h_l_36 <X> T_5_28.sp4_v_b_7
 (10 9)  (244 457)  (244 457)  routing T_5_28.sp4_h_l_36 <X> T_5_28.sp4_v_b_7


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


RAM_Tile_8_28

 (13 6)  (409 454)  (409 454)  routing T_8_28.sp4_v_b_5 <X> T_8_28.sp4_v_t_40


IO_Tile_0_27

 (1 0)  (16 432)  (16 432)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (8 5)  (80 437)  (80 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (9 5)  (81 437)  (81 437)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_4
 (4 8)  (76 440)  (76 440)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_6
 (6 8)  (78 440)  (78 440)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_6
 (5 9)  (77 441)  (77 441)  routing T_2_27.sp4_h_l_37 <X> T_2_27.sp4_v_b_6


RAM_Tile_8_27

 (3 0)  (399 432)  (399 432)  routing T_8_27.sp12_v_t_23 <X> T_8_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_5_26

 (4 4)  (238 420)  (238 420)  routing T_5_26.sp4_v_t_38 <X> T_5_26.sp4_v_b_3


IO_Tile_0_25

 (17 2)  (0 402)  (0 402)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 409)  (0 409)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25

 (2 4)  (74 404)  (74 404)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (74 408)  (74 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (8 9)  (242 409)  (242 409)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_7
 (9 9)  (243 409)  (243 409)  routing T_5_25.sp4_h_l_42 <X> T_5_25.sp4_v_b_7
 (4 12)  (238 412)  (238 412)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_9
 (5 13)  (239 413)  (239 413)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_9


LogicTile_6_25

 (19 2)  (307 402)  (307 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25



LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (4 4)  (238 388)  (238 388)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_3
 (6 4)  (240 388)  (240 388)  routing T_5_24.sp4_v_t_42 <X> T_5_24.sp4_v_b_3


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24

 (11 6)  (407 390)  (407 390)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_v_t_40
 (13 6)  (409 390)  (409 390)  routing T_8_24.sp4_v_b_9 <X> T_8_24.sp4_v_t_40


LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_2_23

 (9 4)  (81 372)  (81 372)  routing T_2_23.sp4_v_t_41 <X> T_2_23.sp4_h_r_4
 (5 8)  (77 376)  (77 376)  routing T_2_23.sp4_v_t_43 <X> T_2_23.sp4_h_r_6


LogicTile_5_23

 (27 0)  (261 368)  (261 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 368)  (264 368)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 368)  (265 368)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 368)  (269 368)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.input_2_0
 (40 0)  (274 368)  (274 368)  LC_0 Logic Functioning bit
 (26 1)  (260 369)  (260 369)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 369)  (261 369)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (28 1)  (262 369)  (262 369)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 369)  (263 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 369)  (266 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (269 369)  (269 369)  routing T_5_23.lc_trk_g0_6 <X> T_5_23.input_2_0
 (14 2)  (248 370)  (248 370)  routing T_5_23.wire_logic_cluster/lc_4/out <X> T_5_23.lc_trk_g0_4
 (25 2)  (259 370)  (259 370)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g0_6
 (28 2)  (262 370)  (262 370)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 370)  (263 370)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 370)  (264 370)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 370)  (265 370)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 370)  (268 370)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 370)  (271 370)  LC_1 Logic Functioning bit
 (46 2)  (280 370)  (280 370)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (47 2)  (281 370)  (281 370)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (48 2)  (282 370)  (282 370)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (50 2)  (284 370)  (284 370)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (251 371)  (251 371)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (256 371)  (256 371)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (257 371)  (257 371)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g0_6
 (25 3)  (259 371)  (259 371)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g0_6
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 371)  (264 371)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g1_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (53 3)  (287 371)  (287 371)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (26 4)  (260 372)  (260 372)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 4)  (261 372)  (261 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 372)  (262 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g3_4 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 372)  (265 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (268 372)  (268 372)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (40 4)  (274 372)  (274 372)  LC_2 Logic Functioning bit
 (26 5)  (260 373)  (260 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 373)  (261 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 373)  (265 373)  routing T_5_23.lc_trk_g1_6 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 5)  (266 373)  (266 373)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_3 input_2_2
 (33 5)  (267 373)  (267 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.input_2_2
 (34 5)  (268 373)  (268 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.input_2_2
 (35 5)  (269 373)  (269 373)  routing T_5_23.lc_trk_g3_3 <X> T_5_23.input_2_2
 (21 6)  (255 374)  (255 374)  routing T_5_23.wire_logic_cluster/lc_7/out <X> T_5_23.lc_trk_g1_7
 (22 6)  (256 374)  (256 374)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (259 374)  (259 374)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g1_6
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 6)  (262 374)  (262 374)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 374)  (263 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 374)  (264 374)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (37 6)  (271 374)  (271 374)  LC_3 Logic Functioning bit
 (50 6)  (284 374)  (284 374)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (256 375)  (256 375)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (257 375)  (257 375)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g1_6
 (25 7)  (259 375)  (259 375)  routing T_5_23.sp4_v_t_3 <X> T_5_23.lc_trk_g1_6
 (26 7)  (260 375)  (260 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 375)  (262 375)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 375)  (264 375)  routing T_5_23.lc_trk_g2_6 <X> T_5_23.wire_logic_cluster/lc_3/in_1
 (46 7)  (280 375)  (280 375)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (15 8)  (249 376)  (249 376)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g2_1
 (16 8)  (250 376)  (250 376)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g2_1
 (17 8)  (251 376)  (251 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 376)  (252 376)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g2_1
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 376)  (267 376)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 376)  (274 376)  LC_4 Logic Functioning bit
 (42 8)  (276 376)  (276 376)  LC_4 Logic Functioning bit
 (18 9)  (252 377)  (252 377)  routing T_5_23.sp4_h_r_41 <X> T_5_23.lc_trk_g2_1
 (27 9)  (261 377)  (261 377)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 377)  (262 377)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 377)  (263 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (41 9)  (275 377)  (275 377)  LC_4 Logic Functioning bit
 (43 9)  (277 377)  (277 377)  LC_4 Logic Functioning bit
 (16 10)  (250 378)  (250 378)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g2_5
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g2_5
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (259 378)  (259 378)  routing T_5_23.sp4_v_b_38 <X> T_5_23.lc_trk_g2_6
 (18 11)  (252 379)  (252 379)  routing T_5_23.sp4_v_b_37 <X> T_5_23.lc_trk_g2_5
 (21 11)  (255 379)  (255 379)  routing T_5_23.sp4_r_v_b_39 <X> T_5_23.lc_trk_g2_7
 (22 11)  (256 379)  (256 379)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 379)  (257 379)  routing T_5_23.sp4_v_b_38 <X> T_5_23.lc_trk_g2_6
 (25 11)  (259 379)  (259 379)  routing T_5_23.sp4_v_b_38 <X> T_5_23.lc_trk_g2_6
 (16 12)  (250 380)  (250 380)  routing T_5_23.sp4_v_b_33 <X> T_5_23.lc_trk_g3_1
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (252 380)  (252 380)  routing T_5_23.sp4_v_b_33 <X> T_5_23.lc_trk_g3_1
 (21 12)  (255 380)  (255 380)  routing T_5_23.sp4_h_r_43 <X> T_5_23.lc_trk_g3_3
 (22 12)  (256 380)  (256 380)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (257 380)  (257 380)  routing T_5_23.sp4_h_r_43 <X> T_5_23.lc_trk_g3_3
 (24 12)  (258 380)  (258 380)  routing T_5_23.sp4_h_r_43 <X> T_5_23.lc_trk_g3_3
 (18 13)  (252 381)  (252 381)  routing T_5_23.sp4_v_b_33 <X> T_5_23.lc_trk_g3_1
 (21 13)  (255 381)  (255 381)  routing T_5_23.sp4_h_r_43 <X> T_5_23.lc_trk_g3_3
 (21 14)  (255 382)  (255 382)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g3_7
 (27 14)  (261 382)  (261 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 382)  (262 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 382)  (263 382)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 382)  (264 382)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 382)  (266 382)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 382)  (267 382)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 382)  (268 382)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_7/in_3
 (40 14)  (274 382)  (274 382)  LC_7 Logic Functioning bit
 (42 14)  (276 382)  (276 382)  LC_7 Logic Functioning bit
 (15 15)  (249 383)  (249 383)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g3_4
 (16 15)  (250 383)  (250 383)  routing T_5_23.sp4_v_t_33 <X> T_5_23.lc_trk_g3_4
 (17 15)  (251 383)  (251 383)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (30 15)  (264 383)  (264 383)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_7/in_1
 (40 15)  (274 383)  (274 383)  LC_7 Logic Functioning bit
 (42 15)  (276 383)  (276 383)  LC_7 Logic Functioning bit


RAM_Tile_8_23

 (8 9)  (404 377)  (404 377)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_v_b_7
 (9 9)  (405 377)  (405 377)  routing T_8_23.sp4_h_l_42 <X> T_8_23.sp4_v_b_7


LogicTile_9_23

 (5 12)  (443 380)  (443 380)  routing T_9_23.sp4_h_l_43 <X> T_9_23.sp4_h_r_9
 (4 13)  (442 381)  (442 381)  routing T_9_23.sp4_h_l_43 <X> T_9_23.sp4_h_r_9


LogicTile_12_23

 (3 9)  (603 377)  (603 377)  routing T_12_23.sp12_h_l_22 <X> T_12_23.sp12_v_b_1


LogicTile_13_23

 (4 4)  (658 372)  (658 372)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (6 4)  (660 372)  (660 372)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3
 (5 5)  (659 373)  (659 373)  routing T_13_23.sp4_h_l_44 <X> T_13_23.sp4_v_b_3


IO_Tile_0_22

 (17 2)  (0 354)  (0 354)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 361)  (0 361)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (2 4)  (74 356)  (74 356)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (74 360)  (74 360)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_22

 (8 1)  (242 353)  (242 353)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_1
 (9 1)  (243 353)  (243 353)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_1
 (10 1)  (244 353)  (244 353)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_b_1
 (6 2)  (240 354)  (240 354)  routing T_5_22.sp4_h_l_42 <X> T_5_22.sp4_v_t_37
 (5 15)  (239 367)  (239 367)  routing T_5_22.sp4_h_l_44 <X> T_5_22.sp4_v_t_44


LogicTile_6_21

 (13 12)  (301 348)  (301 348)  routing T_6_21.sp4_v_t_46 <X> T_6_21.sp4_v_b_11


LogicTile_19_21

 (22 6)  (1004 342)  (1004 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (1005 342)  (1005 342)  routing T_19_21.sp4_v_b_23 <X> T_19_21.lc_trk_g1_7
 (24 6)  (1006 342)  (1006 342)  routing T_19_21.sp4_v_b_23 <X> T_19_21.lc_trk_g1_7
 (31 6)  (1013 342)  (1013 342)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (32 6)  (1014 342)  (1014 342)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (1016 342)  (1016 342)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (40 6)  (1022 342)  (1022 342)  LC_3 Logic Functioning bit
 (41 6)  (1023 342)  (1023 342)  LC_3 Logic Functioning bit
 (42 6)  (1024 342)  (1024 342)  LC_3 Logic Functioning bit
 (43 6)  (1025 342)  (1025 342)  LC_3 Logic Functioning bit
 (52 6)  (1034 342)  (1034 342)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (31 7)  (1013 343)  (1013 343)  routing T_19_21.lc_trk_g1_7 <X> T_19_21.wire_logic_cluster/lc_3/in_3
 (40 7)  (1022 343)  (1022 343)  LC_3 Logic Functioning bit
 (41 7)  (1023 343)  (1023 343)  LC_3 Logic Functioning bit
 (42 7)  (1024 343)  (1024 343)  LC_3 Logic Functioning bit
 (43 7)  (1025 343)  (1025 343)  LC_3 Logic Functioning bit


IO_Tile_0_20

 (1 0)  (16 320)  (16 320)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (17 2)  (0 322)  (0 322)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (0 3)  (17 323)  (17 323)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (8 0)  (26 320)  (26 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1
 (10 0)  (28 320)  (28 320)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_1


LogicTile_2_20

 (2 0)  (74 320)  (74 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (5 4)  (77 324)  (77 324)  routing T_2_20.sp4_h_l_37 <X> T_2_20.sp4_h_r_3
 (4 5)  (76 325)  (76 325)  routing T_2_20.sp4_h_l_37 <X> T_2_20.sp4_h_r_3


LogicTile_4_20

 (2 8)  (182 328)  (182 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_5_20

 (13 4)  (247 324)  (247 324)  routing T_5_20.sp4_h_l_40 <X> T_5_20.sp4_v_b_5
 (12 5)  (246 325)  (246 325)  routing T_5_20.sp4_h_l_40 <X> T_5_20.sp4_v_b_5
 (8 9)  (242 329)  (242 329)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_7
 (9 9)  (243 329)  (243 329)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_7
 (10 9)  (244 329)  (244 329)  routing T_5_20.sp4_h_l_36 <X> T_5_20.sp4_v_b_7


LogicTile_6_20

 (3 1)  (291 321)  (291 321)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_v_b_0
 (4 12)  (292 332)  (292 332)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_b_9
 (6 12)  (294 332)  (294 332)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_b_9
 (5 13)  (293 333)  (293 333)  routing T_6_20.sp4_h_l_38 <X> T_6_20.sp4_v_b_9


LogicTile_7_20

 (4 12)  (346 332)  (346 332)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_9
 (5 13)  (347 333)  (347 333)  routing T_7_20.sp4_h_l_44 <X> T_7_20.sp4_v_b_9


RAM_Tile_8_20

 (4 14)  (400 334)  (400 334)  routing T_8_20.sp4_v_b_9 <X> T_8_20.sp4_v_t_44


LogicTile_15_20

 (3 6)  (765 326)  (765 326)  routing T_15_20.sp12_v_b_0 <X> T_15_20.sp12_v_t_23


LogicTile_19_20

 (3 12)  (985 332)  (985 332)  routing T_19_20.sp12_v_t_22 <X> T_19_20.sp12_h_r_1


LogicTile_31_20

 (3 15)  (1621 335)  (1621 335)  routing T_31_20.sp12_h_l_22 <X> T_31_20.sp12_v_t_22


LogicTile_5_19

 (10 8)  (244 312)  (244 312)  routing T_5_19.sp4_v_t_39 <X> T_5_19.sp4_h_r_7


LogicTile_7_19

 (15 3)  (357 307)  (357 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (16 3)  (358 307)  (358 307)  routing T_7_19.sp4_v_t_9 <X> T_7_19.lc_trk_g0_4
 (17 3)  (359 307)  (359 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (14 12)  (356 316)  (356 316)  routing T_7_19.bnl_op_0 <X> T_7_19.lc_trk_g3_0
 (14 13)  (356 317)  (356 317)  routing T_7_19.bnl_op_0 <X> T_7_19.lc_trk_g3_0
 (17 13)  (359 317)  (359 317)  Enable bit of Mux _local_links/g3_mux_0 => bnl_op_0 lc_trk_g3_0
 (22 14)  (364 318)  (364 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (365 318)  (365 318)  routing T_7_19.sp4_h_r_31 <X> T_7_19.lc_trk_g3_7
 (24 14)  (366 318)  (366 318)  routing T_7_19.sp4_h_r_31 <X> T_7_19.lc_trk_g3_7
 (29 14)  (371 318)  (371 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 318)  (372 318)  routing T_7_19.lc_trk_g0_4 <X> T_7_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (373 318)  (373 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 318)  (374 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 318)  (375 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 318)  (376 318)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (37 14)  (379 318)  (379 318)  LC_7 Logic Functioning bit
 (39 14)  (381 318)  (381 318)  LC_7 Logic Functioning bit
 (40 14)  (382 318)  (382 318)  LC_7 Logic Functioning bit
 (41 14)  (383 318)  (383 318)  LC_7 Logic Functioning bit
 (42 14)  (384 318)  (384 318)  LC_7 Logic Functioning bit
 (43 14)  (385 318)  (385 318)  LC_7 Logic Functioning bit
 (47 14)  (389 318)  (389 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (363 319)  (363 319)  routing T_7_19.sp4_h_r_31 <X> T_7_19.lc_trk_g3_7
 (27 15)  (369 319)  (369 319)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (370 319)  (370 319)  routing T_7_19.lc_trk_g3_0 <X> T_7_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 319)  (371 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 319)  (373 319)  routing T_7_19.lc_trk_g3_7 <X> T_7_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (378 319)  (378 319)  LC_7 Logic Functioning bit
 (37 15)  (379 319)  (379 319)  LC_7 Logic Functioning bit
 (38 15)  (380 319)  (380 319)  LC_7 Logic Functioning bit
 (39 15)  (381 319)  (381 319)  LC_7 Logic Functioning bit
 (40 15)  (382 319)  (382 319)  LC_7 Logic Functioning bit
 (41 15)  (383 319)  (383 319)  LC_7 Logic Functioning bit
 (42 15)  (384 319)  (384 319)  LC_7 Logic Functioning bit
 (43 15)  (385 319)  (385 319)  LC_7 Logic Functioning bit


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0
 (8 13)  (404 317)  (404 317)  routing T_8_19.sp4_v_t_42 <X> T_8_19.sp4_v_b_10
 (10 13)  (406 317)  (406 317)  routing T_8_19.sp4_v_t_42 <X> T_8_19.sp4_v_b_10


LogicTile_9_19

 (8 8)  (446 312)  (446 312)  routing T_9_19.sp4_h_l_42 <X> T_9_19.sp4_h_r_7


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 8)  (602 312)  (602 312)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_19

 (22 0)  (676 304)  (676 304)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (677 304)  (677 304)  routing T_13_19.sp12_h_r_11 <X> T_13_19.lc_trk_g0_3
 (27 0)  (681 304)  (681 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 304)  (682 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 304)  (683 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 304)  (684 304)  routing T_13_19.lc_trk_g3_4 <X> T_13_19.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 304)  (686 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (689 304)  (689 304)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (26 1)  (680 305)  (680 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 305)  (681 305)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 305)  (683 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (31 1)  (685 305)  (685 305)  routing T_13_19.lc_trk_g0_3 <X> T_13_19.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 305)  (686 305)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (687 305)  (687 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (35 1)  (689 305)  (689 305)  routing T_13_19.lc_trk_g2_6 <X> T_13_19.input_2_0
 (42 1)  (696 305)  (696 305)  LC_0 Logic Functioning bit
 (4 4)  (658 308)  (658 308)  routing T_13_19.sp4_v_t_38 <X> T_13_19.sp4_v_b_3
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g1_3
 (24 4)  (678 308)  (678 308)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g1_3
 (4 5)  (658 309)  (658 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (6 5)  (660 309)  (660 309)  routing T_13_19.sp4_h_l_42 <X> T_13_19.sp4_h_r_3
 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_h_r_11 <X> T_13_19.sp4_v_b_4
 (21 5)  (675 309)  (675 309)  routing T_13_19.sp4_h_r_3 <X> T_13_19.lc_trk_g1_3
 (25 10)  (679 314)  (679 314)  routing T_13_19.sp4_v_b_30 <X> T_13_19.lc_trk_g2_6
 (22 11)  (676 315)  (676 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (677 315)  (677 315)  routing T_13_19.sp4_v_b_30 <X> T_13_19.lc_trk_g2_6
 (14 15)  (668 319)  (668 319)  routing T_13_19.sp4_r_v_b_44 <X> T_13_19.lc_trk_g3_4
 (17 15)  (671 319)  (671 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_19

 (2 12)  (710 316)  (710 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_19

 (13 4)  (775 308)  (775 308)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (12 5)  (774 309)  (774 309)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_5
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (3 7)  (765 311)  (765 311)  routing T_15_19.sp12_h_r_0 <X> T_15_19.sp12_v_t_23
 (15 8)  (777 312)  (777 312)  routing T_15_19.sp4_v_t_28 <X> T_15_19.lc_trk_g2_1
 (16 8)  (778 312)  (778 312)  routing T_15_19.sp4_v_t_28 <X> T_15_19.lc_trk_g2_1
 (17 8)  (779 312)  (779 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (28 8)  (790 312)  (790 312)  routing T_15_19.lc_trk_g2_1 <X> T_15_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 312)  (791 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 312)  (793 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 312)  (794 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 312)  (795 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 312)  (796 312)  routing T_15_19.lc_trk_g3_4 <X> T_15_19.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 312)  (798 312)  LC_4 Logic Functioning bit
 (37 8)  (799 312)  (799 312)  LC_4 Logic Functioning bit
 (38 8)  (800 312)  (800 312)  LC_4 Logic Functioning bit
 (39 8)  (801 312)  (801 312)  LC_4 Logic Functioning bit
 (40 8)  (802 312)  (802 312)  LC_4 Logic Functioning bit
 (41 8)  (803 312)  (803 312)  LC_4 Logic Functioning bit
 (42 8)  (804 312)  (804 312)  LC_4 Logic Functioning bit
 (43 8)  (805 312)  (805 312)  LC_4 Logic Functioning bit
 (47 8)  (809 312)  (809 312)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (788 313)  (788 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 313)  (789 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 313)  (790 313)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 313)  (791 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 313)  (798 313)  LC_4 Logic Functioning bit
 (38 9)  (800 313)  (800 313)  LC_4 Logic Functioning bit
 (40 9)  (802 313)  (802 313)  LC_4 Logic Functioning bit
 (41 9)  (803 313)  (803 313)  LC_4 Logic Functioning bit
 (42 9)  (804 313)  (804 313)  LC_4 Logic Functioning bit
 (43 9)  (805 313)  (805 313)  LC_4 Logic Functioning bit
 (4 12)  (766 316)  (766 316)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (5 13)  (767 317)  (767 317)  routing T_15_19.sp4_h_l_44 <X> T_15_19.sp4_v_b_9
 (21 13)  (783 317)  (783 317)  routing T_15_19.sp4_h_r_27 <X> T_15_19.lc_trk_g3_3
 (14 14)  (776 318)  (776 318)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (16 15)  (778 319)  (778 319)  routing T_15_19.sp4_v_t_17 <X> T_15_19.lc_trk_g3_4
 (17 15)  (779 319)  (779 319)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_17 lc_trk_g3_4


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_l_23
 (3 13)  (819 317)  (819 317)  routing T_16_19.sp12_h_l_22 <X> T_16_19.sp12_h_r_1


LogicTile_17_19

 (11 8)  (885 312)  (885 312)  routing T_17_19.sp4_h_r_3 <X> T_17_19.sp4_v_b_8


LogicTile_18_19

 (19 15)  (947 319)  (947 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23
 (3 15)  (1459 319)  (1459 319)  routing T_28_19.sp12_h_l_22 <X> T_28_19.sp12_v_t_22


IO_Tile_0_18

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (2 0)  (74 288)  (74 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_18

 (9 1)  (243 289)  (243 289)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_v_b_1
 (26 6)  (260 294)  (260 294)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 294)  (261 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 294)  (264 294)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 294)  (268 294)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 294)  (270 294)  LC_3 Logic Functioning bit
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g3_4 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 295)  (264 295)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (48 7)  (282 295)  (282 295)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (11 12)  (245 300)  (245 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (13 12)  (247 300)  (247 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (12 13)  (246 301)  (246 301)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (16 14)  (250 302)  (250 302)  routing T_5_18.sp4_v_t_16 <X> T_5_18.lc_trk_g3_5
 (17 14)  (251 302)  (251 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (252 302)  (252 302)  routing T_5_18.sp4_v_t_16 <X> T_5_18.lc_trk_g3_5
 (21 14)  (255 302)  (255 302)  routing T_5_18.sp4_v_t_18 <X> T_5_18.lc_trk_g3_7
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 302)  (257 302)  routing T_5_18.sp4_v_t_18 <X> T_5_18.lc_trk_g3_7
 (15 15)  (249 303)  (249 303)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g3_4
 (16 15)  (250 303)  (250 303)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g3_4
 (17 15)  (251 303)  (251 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4


LogicTile_6_18

 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 288)  (316 288)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (318 288)  (318 288)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (322 288)  (322 288)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (28 1)  (316 289)  (316 289)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (32 1)  (320 289)  (320 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (322 289)  (322 289)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.input_2_0
 (36 1)  (324 289)  (324 289)  LC_0 Logic Functioning bit
 (14 2)  (302 290)  (302 290)  routing T_6_18.wire_logic_cluster/lc_4/out <X> T_6_18.lc_trk_g0_4
 (31 2)  (319 290)  (319 290)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (320 290)  (320 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (321 290)  (321 290)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_1/in_3
 (35 2)  (323 290)  (323 290)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_1
 (40 2)  (328 290)  (328 290)  LC_1 Logic Functioning bit
 (47 2)  (335 290)  (335 290)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (17 3)  (305 291)  (305 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (28 3)  (316 291)  (316 291)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (317 291)  (317 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (32 3)  (320 291)  (320 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (321 291)  (321 291)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_1
 (34 3)  (322 291)  (322 291)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_1
 (41 3)  (329 291)  (329 291)  LC_1 Logic Functioning bit
 (16 4)  (304 292)  (304 292)  routing T_6_18.sp4_v_b_9 <X> T_6_18.lc_trk_g1_1
 (17 4)  (305 292)  (305 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (306 292)  (306 292)  routing T_6_18.sp4_v_b_9 <X> T_6_18.lc_trk_g1_1
 (14 5)  (302 293)  (302 293)  routing T_6_18.sp12_h_r_16 <X> T_6_18.lc_trk_g1_0
 (16 5)  (304 293)  (304 293)  routing T_6_18.sp12_h_r_16 <X> T_6_18.lc_trk_g1_0
 (17 5)  (305 293)  (305 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (18 5)  (306 293)  (306 293)  routing T_6_18.sp4_v_b_9 <X> T_6_18.lc_trk_g1_1
 (16 8)  (304 296)  (304 296)  routing T_6_18.sp4_v_b_33 <X> T_6_18.lc_trk_g2_1
 (17 8)  (305 296)  (305 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (306 296)  (306 296)  routing T_6_18.sp4_v_b_33 <X> T_6_18.lc_trk_g2_1
 (26 8)  (314 296)  (314 296)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (32 8)  (320 296)  (320 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (322 296)  (322 296)  routing T_6_18.lc_trk_g1_0 <X> T_6_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (324 296)  (324 296)  LC_4 Logic Functioning bit
 (38 8)  (326 296)  (326 296)  LC_4 Logic Functioning bit
 (18 9)  (306 297)  (306 297)  routing T_6_18.sp4_v_b_33 <X> T_6_18.lc_trk_g2_1
 (28 9)  (316 297)  (316 297)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (317 297)  (317 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (37 9)  (325 297)  (325 297)  LC_4 Logic Functioning bit
 (39 9)  (327 297)  (327 297)  LC_4 Logic Functioning bit
 (14 10)  (302 298)  (302 298)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g2_4
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (27 10)  (315 298)  (315 298)  routing T_6_18.lc_trk_g1_1 <X> T_6_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (317 298)  (317 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (319 298)  (319 298)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (50 10)  (338 298)  (338 298)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (302 299)  (302 299)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g2_4
 (15 11)  (303 299)  (303 299)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (22 11)  (310 299)  (310 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (311 299)  (311 299)  routing T_6_18.sp4_v_b_46 <X> T_6_18.lc_trk_g2_6
 (24 11)  (312 299)  (312 299)  routing T_6_18.sp4_v_b_46 <X> T_6_18.lc_trk_g2_6
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 299)  (316 299)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g2_6 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (36 11)  (324 299)  (324 299)  LC_5 Logic Functioning bit
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (309 301)  (309 301)  routing T_6_18.sp4_r_v_b_43 <X> T_6_18.lc_trk_g3_3
 (27 14)  (315 302)  (315 302)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 302)  (316 302)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 302)  (317 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (319 302)  (319 302)  routing T_6_18.lc_trk_g0_4 <X> T_6_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (320 302)  (320 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (323 302)  (323 302)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_7
 (36 14)  (324 302)  (324 302)  LC_7 Logic Functioning bit
 (47 14)  (335 302)  (335 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (302 303)  (302 303)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g3_4
 (16 15)  (304 303)  (304 303)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (28 15)  (316 303)  (316 303)  routing T_6_18.lc_trk_g2_1 <X> T_6_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 303)  (317 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 303)  (318 303)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 303)  (320 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (321 303)  (321 303)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_7
 (34 15)  (322 303)  (322 303)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.input_2_7


LogicTile_7_18

 (28 0)  (370 288)  (370 288)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (371 288)  (371 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (372 288)  (372 288)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (373 288)  (373 288)  routing T_7_18.lc_trk_g0_5 <X> T_7_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (374 288)  (374 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (377 288)  (377 288)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.input_2_0
 (36 0)  (378 288)  (378 288)  LC_0 Logic Functioning bit
 (38 0)  (380 288)  (380 288)  LC_0 Logic Functioning bit
 (41 0)  (383 288)  (383 288)  LC_0 Logic Functioning bit
 (43 0)  (385 288)  (385 288)  LC_0 Logic Functioning bit
 (27 1)  (369 289)  (369 289)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (370 289)  (370 289)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (371 289)  (371 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (372 289)  (372 289)  routing T_7_18.lc_trk_g2_7 <X> T_7_18.wire_logic_cluster/lc_0/in_1
 (32 1)  (374 289)  (374 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (375 289)  (375 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.input_2_0
 (35 1)  (377 289)  (377 289)  routing T_7_18.lc_trk_g2_6 <X> T_7_18.input_2_0
 (36 1)  (378 289)  (378 289)  LC_0 Logic Functioning bit
 (37 1)  (379 289)  (379 289)  LC_0 Logic Functioning bit
 (38 1)  (380 289)  (380 289)  LC_0 Logic Functioning bit
 (41 1)  (383 289)  (383 289)  LC_0 Logic Functioning bit
 (43 1)  (385 289)  (385 289)  LC_0 Logic Functioning bit
 (53 1)  (395 289)  (395 289)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (15 2)  (357 290)  (357 290)  routing T_7_18.lft_op_5 <X> T_7_18.lc_trk_g0_5
 (17 2)  (359 290)  (359 290)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (360 290)  (360 290)  routing T_7_18.lft_op_5 <X> T_7_18.lc_trk_g0_5
 (14 4)  (356 292)  (356 292)  routing T_7_18.lft_op_0 <X> T_7_18.lc_trk_g1_0
 (15 5)  (357 293)  (357 293)  routing T_7_18.lft_op_0 <X> T_7_18.lc_trk_g1_0
 (17 5)  (359 293)  (359 293)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (21 10)  (363 298)  (363 298)  routing T_7_18.wire_logic_cluster/lc_7/out <X> T_7_18.lc_trk_g2_7
 (22 10)  (364 298)  (364 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (367 298)  (367 298)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (22 11)  (364 299)  (364 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (365 299)  (365 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (25 11)  (367 299)  (367 299)  routing T_7_18.sp4_v_b_38 <X> T_7_18.lc_trk_g2_6
 (16 12)  (358 300)  (358 300)  routing T_7_18.sp4_v_b_33 <X> T_7_18.lc_trk_g3_1
 (17 12)  (359 300)  (359 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (360 300)  (360 300)  routing T_7_18.sp4_v_b_33 <X> T_7_18.lc_trk_g3_1
 (18 13)  (360 301)  (360 301)  routing T_7_18.sp4_v_b_33 <X> T_7_18.lc_trk_g3_1
 (22 14)  (364 302)  (364 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (27 14)  (369 302)  (369 302)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (370 302)  (370 302)  routing T_7_18.lc_trk_g3_1 <X> T_7_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 302)  (371 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (373 302)  (373 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (374 302)  (374 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 302)  (375 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 302)  (376 302)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 302)  (378 302)  LC_7 Logic Functioning bit
 (38 14)  (380 302)  (380 302)  LC_7 Logic Functioning bit
 (47 14)  (389 302)  (389 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (369 303)  (369 303)  routing T_7_18.lc_trk_g1_0 <X> T_7_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (371 303)  (371 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (373 303)  (373 303)  routing T_7_18.lc_trk_g3_7 <X> T_7_18.wire_logic_cluster/lc_7/in_3


LogicTile_11_18

 (16 0)  (562 288)  (562 288)  routing T_11_18.sp12_h_l_14 <X> T_11_18.lc_trk_g0_1
 (17 0)  (563 288)  (563 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (564 289)  (564 289)  routing T_11_18.sp12_h_l_14 <X> T_11_18.lc_trk_g0_1
 (16 2)  (562 290)  (562 290)  routing T_11_18.sp12_h_l_18 <X> T_11_18.lc_trk_g0_5
 (17 2)  (563 290)  (563 290)  Enable bit of Mux _local_links/g0_mux_5 => sp12_h_l_18 lc_trk_g0_5
 (18 3)  (564 291)  (564 291)  routing T_11_18.sp12_h_l_18 <X> T_11_18.lc_trk_g0_5
 (26 4)  (572 292)  (572 292)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (577 292)  (577 292)  routing T_11_18.lc_trk_g0_5 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (37 4)  (583 292)  (583 292)  LC_2 Logic Functioning bit
 (39 4)  (585 292)  (585 292)  LC_2 Logic Functioning bit
 (40 4)  (586 292)  (586 292)  LC_2 Logic Functioning bit
 (42 4)  (588 292)  (588 292)  LC_2 Logic Functioning bit
 (46 4)  (592 292)  (592 292)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (572 293)  (572 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_7 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (40 5)  (586 293)  (586 293)  LC_2 Logic Functioning bit
 (42 5)  (588 293)  (588 293)  LC_2 Logic Functioning bit
 (46 5)  (592 293)  (592 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (22 14)  (568 302)  (568 302)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_12_18

 (16 0)  (616 288)  (616 288)  routing T_12_18.sp12_h_l_14 <X> T_12_18.lc_trk_g0_1
 (17 0)  (617 288)  (617 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (29 0)  (629 288)  (629 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 288)  (631 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 288)  (632 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 288)  (633 288)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 288)  (635 288)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_0
 (37 0)  (637 288)  (637 288)  LC_0 Logic Functioning bit
 (39 0)  (639 288)  (639 288)  LC_0 Logic Functioning bit
 (40 0)  (640 288)  (640 288)  LC_0 Logic Functioning bit
 (42 0)  (642 288)  (642 288)  LC_0 Logic Functioning bit
 (47 0)  (647 288)  (647 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (18 1)  (618 289)  (618 289)  routing T_12_18.sp12_h_l_14 <X> T_12_18.lc_trk_g0_1
 (26 1)  (626 289)  (626 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 289)  (628 289)  routing T_12_18.lc_trk_g2_2 <X> T_12_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 289)  (629 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 289)  (631 289)  routing T_12_18.lc_trk_g2_7 <X> T_12_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (632 289)  (632 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (635 289)  (635 289)  routing T_12_18.lc_trk_g0_6 <X> T_12_18.input_2_0
 (37 1)  (637 289)  (637 289)  LC_0 Logic Functioning bit
 (39 1)  (639 289)  (639 289)  LC_0 Logic Functioning bit
 (40 1)  (640 289)  (640 289)  LC_0 Logic Functioning bit
 (22 3)  (622 291)  (622 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_l_21 lc_trk_g0_6
 (23 3)  (623 291)  (623 291)  routing T_12_18.sp12_h_l_21 <X> T_12_18.lc_trk_g0_6
 (25 3)  (625 291)  (625 291)  routing T_12_18.sp12_h_l_21 <X> T_12_18.lc_trk_g0_6
 (22 9)  (622 297)  (622 297)  Enable bit of Mux _local_links/g2_mux_2 => sp12_v_t_9 lc_trk_g2_2
 (23 9)  (623 297)  (623 297)  routing T_12_18.sp12_v_t_9 <X> T_12_18.lc_trk_g2_2
 (22 10)  (622 298)  (622 298)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_23 lc_trk_g2_7
 (23 10)  (623 298)  (623 298)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (21 11)  (621 299)  (621 299)  routing T_12_18.sp12_v_b_23 <X> T_12_18.lc_trk_g2_7
 (2 14)  (602 302)  (602 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_13_18

 (0 0)  (654 288)  (654 288)  Negative Clock bit

 (28 0)  (682 288)  (682 288)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 288)  (683 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 288)  (685 288)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 288)  (686 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 288)  (687 288)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (36 0)  (690 288)  (690 288)  LC_0 Logic Functioning bit
 (38 0)  (692 288)  (692 288)  LC_0 Logic Functioning bit
 (40 0)  (694 288)  (694 288)  LC_0 Logic Functioning bit
 (42 0)  (696 288)  (696 288)  LC_0 Logic Functioning bit
 (14 1)  (668 289)  (668 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (15 1)  (669 289)  (669 289)  routing T_13_18.top_op_0 <X> T_13_18.lc_trk_g0_0
 (17 1)  (671 289)  (671 289)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (29 1)  (683 289)  (683 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 289)  (684 289)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 289)  (685 289)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (686 289)  (686 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_1 input_2_0
 (34 1)  (688 289)  (688 289)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.input_2_0
 (36 1)  (690 289)  (690 289)  LC_0 Logic Functioning bit
 (38 1)  (692 289)  (692 289)  LC_0 Logic Functioning bit
 (40 1)  (694 289)  (694 289)  LC_0 Logic Functioning bit
 (0 2)  (654 290)  (654 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (1 2)  (655 290)  (655 290)  routing T_13_18.glb_netwk_6 <X> T_13_18.wire_logic_cluster/lc_7/clk
 (2 2)  (656 290)  (656 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 290)  (682 290)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 290)  (687 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g3_1 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (45 2)  (699 290)  (699 290)  LC_1 Logic Functioning bit
 (50 2)  (704 290)  (704 290)  Cascade bit: LH_LC01_inmux02_5

 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (15 4)  (669 292)  (669 292)  routing T_13_18.sp4_v_b_17 <X> T_13_18.lc_trk_g1_1
 (16 4)  (670 292)  (670 292)  routing T_13_18.sp4_v_b_17 <X> T_13_18.lc_trk_g1_1
 (17 4)  (671 292)  (671 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_17 lc_trk_g1_1
 (21 4)  (675 292)  (675 292)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g1_3
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 292)  (682 292)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 292)  (683 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 293)  (684 293)  routing T_13_18.lc_trk_g2_3 <X> T_13_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (685 293)  (685 293)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 293)  (686 293)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (688 293)  (688 293)  routing T_13_18.lc_trk_g1_1 <X> T_13_18.input_2_2
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (26 6)  (680 294)  (680 294)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (681 294)  (681 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (682 294)  (682 294)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 294)  (683 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 294)  (686 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (688 294)  (688 294)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (41 6)  (695 294)  (695 294)  LC_3 Logic Functioning bit
 (43 6)  (697 294)  (697 294)  LC_3 Logic Functioning bit
 (45 6)  (699 294)  (699 294)  LC_3 Logic Functioning bit
 (50 6)  (704 294)  (704 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 295)  (680 295)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 295)  (682 295)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 295)  (683 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (684 295)  (684 295)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (685 295)  (685 295)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 295)  (690 295)  LC_3 Logic Functioning bit
 (43 7)  (697 295)  (697 295)  LC_3 Logic Functioning bit
 (21 8)  (675 296)  (675 296)  routing T_13_18.wire_logic_cluster/lc_3/out <X> T_13_18.lc_trk_g2_3
 (22 8)  (676 296)  (676 296)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (21 10)  (675 298)  (675 298)  routing T_13_18.wire_logic_cluster/lc_7/out <X> T_13_18.lc_trk_g2_7
 (22 10)  (676 298)  (676 298)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (17 12)  (671 300)  (671 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 300)  (672 300)  routing T_13_18.wire_logic_cluster/lc_1/out <X> T_13_18.lc_trk_g3_1
 (22 12)  (676 300)  (676 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (677 300)  (677 300)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g3_3
 (24 12)  (678 300)  (678 300)  routing T_13_18.sp4_v_t_30 <X> T_13_18.lc_trk_g3_3
 (26 14)  (680 302)  (680 302)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (27 14)  (681 302)  (681 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (28 14)  (682 302)  (682 302)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 302)  (683 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 302)  (686 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 302)  (688 302)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 302)  (695 302)  LC_7 Logic Functioning bit
 (43 14)  (697 302)  (697 302)  LC_7 Logic Functioning bit
 (45 14)  (699 302)  (699 302)  LC_7 Logic Functioning bit
 (26 15)  (680 303)  (680 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 303)  (682 303)  routing T_13_18.lc_trk_g2_7 <X> T_13_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 303)  (683 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 303)  (684 303)  routing T_13_18.lc_trk_g3_3 <X> T_13_18.wire_logic_cluster/lc_7/in_1
 (31 15)  (685 303)  (685 303)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 303)  (690 303)  LC_7 Logic Functioning bit
 (38 15)  (692 303)  (692 303)  LC_7 Logic Functioning bit


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (15 0)  (723 288)  (723 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (17 0)  (725 288)  (725 288)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 288)  (726 288)  routing T_14_18.lft_op_1 <X> T_14_18.lc_trk_g0_1
 (29 0)  (737 288)  (737 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 288)  (740 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 288)  (742 288)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 288)  (743 288)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (40 0)  (748 288)  (748 288)  LC_0 Logic Functioning bit
 (27 1)  (735 289)  (735 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 289)  (736 289)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 289)  (737 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 289)  (739 289)  routing T_14_18.lc_trk_g1_2 <X> T_14_18.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 289)  (740 289)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 289)  (741 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (35 1)  (743 289)  (743 289)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.input_2_0
 (38 1)  (746 289)  (746 289)  LC_0 Logic Functioning bit
 (41 1)  (749 289)  (749 289)  LC_0 Logic Functioning bit
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (31 2)  (739 290)  (739 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 290)  (740 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 290)  (741 290)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 290)  (744 290)  LC_1 Logic Functioning bit
 (37 2)  (745 290)  (745 290)  LC_1 Logic Functioning bit
 (45 2)  (753 290)  (753 290)  LC_1 Logic Functioning bit
 (50 2)  (758 290)  (758 290)  Cascade bit: LH_LC01_inmux02_5

 (36 3)  (744 291)  (744 291)  LC_1 Logic Functioning bit
 (37 3)  (745 291)  (745 291)  LC_1 Logic Functioning bit
 (22 5)  (730 293)  (730 293)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 293)  (732 293)  routing T_14_18.bot_op_2 <X> T_14_18.lc_trk_g1_2
 (14 8)  (722 296)  (722 296)  routing T_14_18.wire_logic_cluster/lc_0/out <X> T_14_18.lc_trk_g2_0
 (17 9)  (725 297)  (725 297)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (17 10)  (725 298)  (725 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 298)  (726 298)  routing T_14_18.wire_logic_cluster/lc_5/out <X> T_14_18.lc_trk_g2_5
 (25 10)  (733 298)  (733 298)  routing T_14_18.wire_logic_cluster/lc_6/out <X> T_14_18.lc_trk_g2_6
 (26 10)  (734 298)  (734 298)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 10)  (736 298)  (736 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_0 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 298)  (743 298)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (43 10)  (751 298)  (751 298)  LC_5 Logic Functioning bit
 (45 10)  (753 298)  (753 298)  LC_5 Logic Functioning bit
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (722 299)  (722 299)  routing T_14_18.sp4_r_v_b_36 <X> T_14_18.lc_trk_g2_4
 (17 11)  (725 299)  (725 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g2_5 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 299)  (738 299)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (34 11)  (742 299)  (742 299)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.input_2_5
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (42 11)  (750 299)  (750 299)  LC_5 Logic Functioning bit
 (43 11)  (751 299)  (751 299)  LC_5 Logic Functioning bit
 (17 12)  (725 300)  (725 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 300)  (726 300)  routing T_14_18.wire_logic_cluster/lc_1/out <X> T_14_18.lc_trk_g3_1
 (35 12)  (743 300)  (743 300)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (36 12)  (744 300)  (744 300)  LC_6 Logic Functioning bit
 (43 12)  (751 300)  (751 300)  LC_6 Logic Functioning bit
 (45 12)  (753 300)  (753 300)  LC_6 Logic Functioning bit
 (27 13)  (735 301)  (735 301)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 301)  (736 301)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 301)  (737 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 301)  (740 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (741 301)  (741 301)  routing T_14_18.lc_trk_g2_4 <X> T_14_18.input_2_6
 (37 13)  (745 301)  (745 301)  LC_6 Logic Functioning bit
 (42 13)  (750 301)  (750 301)  LC_6 Logic Functioning bit
 (26 14)  (734 302)  (734 302)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 302)  (736 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 302)  (737 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 302)  (738 302)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 302)  (740 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 302)  (741 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (742 302)  (742 302)  routing T_14_18.lc_trk_g3_1 <X> T_14_18.wire_logic_cluster/lc_7/in_3
 (37 14)  (745 302)  (745 302)  LC_7 Logic Functioning bit
 (39 14)  (747 302)  (747 302)  LC_7 Logic Functioning bit
 (40 14)  (748 302)  (748 302)  LC_7 Logic Functioning bit
 (42 14)  (750 302)  (750 302)  LC_7 Logic Functioning bit
 (5 15)  (713 303)  (713 303)  routing T_14_18.sp4_h_l_44 <X> T_14_18.sp4_v_t_44
 (14 15)  (722 303)  (722 303)  routing T_14_18.sp4_r_v_b_44 <X> T_14_18.lc_trk_g3_4
 (17 15)  (725 303)  (725 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 303)  (736 303)  routing T_14_18.lc_trk_g3_4 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 303)  (738 303)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_7/in_1
 (36 15)  (744 303)  (744 303)  LC_7 Logic Functioning bit
 (38 15)  (746 303)  (746 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (41 15)  (749 303)  (749 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (43 15)  (751 303)  (751 303)  LC_7 Logic Functioning bit
 (46 15)  (754 303)  (754 303)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (14 0)  (776 288)  (776 288)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g0_0
 (15 1)  (777 289)  (777 289)  routing T_15_18.lft_op_0 <X> T_15_18.lc_trk_g0_0
 (17 1)  (779 289)  (779 289)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 292)  (762 292)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 4)  (763 292)  (763 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 293)  (762 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (1 5)  (763 293)  (763 293)  routing T_15_18.lc_trk_g3_3 <X> T_15_18.wire_logic_cluster/lc_7/cen
 (8 7)  (770 295)  (770 295)  routing T_15_18.sp4_h_l_41 <X> T_15_18.sp4_v_t_41
 (15 8)  (777 296)  (777 296)  routing T_15_18.sp4_v_t_28 <X> T_15_18.lc_trk_g2_1
 (16 8)  (778 296)  (778 296)  routing T_15_18.sp4_v_t_28 <X> T_15_18.lc_trk_g2_1
 (17 8)  (779 296)  (779 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (29 10)  (791 298)  (791 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (37 10)  (799 298)  (799 298)  LC_5 Logic Functioning bit
 (39 10)  (801 298)  (801 298)  LC_5 Logic Functioning bit
 (40 10)  (802 298)  (802 298)  LC_5 Logic Functioning bit
 (42 10)  (804 298)  (804 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_1 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 299)  (798 299)  LC_5 Logic Functioning bit
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (38 11)  (800 299)  (800 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (40 11)  (802 299)  (802 299)  LC_5 Logic Functioning bit
 (41 11)  (803 299)  (803 299)  LC_5 Logic Functioning bit
 (42 11)  (804 299)  (804 299)  LC_5 Logic Functioning bit
 (43 11)  (805 299)  (805 299)  LC_5 Logic Functioning bit
 (46 11)  (808 299)  (808 299)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (22 12)  (784 300)  (784 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (785 300)  (785 300)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g3_3
 (24 12)  (786 300)  (786 300)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g3_3
 (8 13)  (770 301)  (770 301)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_10
 (9 13)  (771 301)  (771 301)  routing T_15_18.sp4_h_l_47 <X> T_15_18.sp4_v_b_10
 (21 13)  (783 301)  (783 301)  routing T_15_18.sp4_h_r_27 <X> T_15_18.lc_trk_g3_3


LogicTile_19_18

 (8 15)  (990 303)  (990 303)  routing T_19_18.sp4_h_l_47 <X> T_19_18.sp4_v_t_47


LogicTile_20_18

 (3 7)  (1039 295)  (1039 295)  routing T_20_18.sp12_h_l_23 <X> T_20_18.sp12_v_t_23


RAM_Tile_25_18

 (3 15)  (1309 303)  (1309 303)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_t_22


LogicTile_4_17

 (3 4)  (183 276)  (183 276)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (3 5)  (183 277)  (183 277)  routing T_4_17.sp12_v_b_0 <X> T_4_17.sp12_h_r_0
 (19 13)  (199 285)  (199 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_17

 (4 14)  (238 286)  (238 286)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (6 14)  (240 286)  (240 286)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (5 15)  (239 287)  (239 287)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44


LogicTile_6_17

 (10 4)  (298 276)  (298 276)  routing T_6_17.sp4_v_t_46 <X> T_6_17.sp4_h_r_4


LogicTile_7_17

 (4 6)  (346 278)  (346 278)  routing T_7_17.sp4_h_r_9 <X> T_7_17.sp4_v_t_38
 (6 6)  (348 278)  (348 278)  routing T_7_17.sp4_h_r_9 <X> T_7_17.sp4_v_t_38
 (5 7)  (347 279)  (347 279)  routing T_7_17.sp4_h_r_9 <X> T_7_17.sp4_v_t_38
 (6 10)  (348 282)  (348 282)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_v_t_43


LogicTile_9_17

 (6 7)  (444 279)  (444 279)  routing T_9_17.sp4_h_r_3 <X> T_9_17.sp4_h_l_38


LogicTile_10_17

 (8 4)  (500 276)  (500 276)  routing T_10_17.sp4_h_l_41 <X> T_10_17.sp4_h_r_4


LogicTile_11_17

 (5 14)  (551 286)  (551 286)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_h_l_44
 (4 15)  (550 287)  (550 287)  routing T_11_17.sp4_h_r_6 <X> T_11_17.sp4_h_l_44


LogicTile_12_17

 (3 6)  (603 278)  (603 278)  routing T_12_17.sp12_v_b_0 <X> T_12_17.sp12_v_t_23


LogicTile_13_17

 (5 6)  (659 278)  (659 278)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_h_l_38
 (6 10)  (660 282)  (660 282)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_v_t_43
 (5 11)  (659 283)  (659 283)  routing T_13_17.sp4_v_b_3 <X> T_13_17.sp4_v_t_43


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.bnr_op_1 <X> T_14_17.lc_trk_g0_1
 (18 1)  (726 273)  (726 273)  routing T_14_17.bnr_op_1 <X> T_14_17.lc_trk_g0_1
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (730 274)  (730 274)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (732 274)  (732 274)  routing T_14_17.bot_op_7 <X> T_14_17.lc_trk_g0_7
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 4)  (730 276)  (730 276)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (732 276)  (732 276)  routing T_14_17.bot_op_3 <X> T_14_17.lc_trk_g1_3
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 276)  (739 276)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 276)  (740 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 276)  (742 276)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (22 5)  (730 277)  (730 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (732 277)  (732 277)  routing T_14_17.bot_op_2 <X> T_14_17.lc_trk_g1_2
 (31 5)  (739 277)  (739 277)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 277)  (748 277)  LC_2 Logic Functioning bit
 (42 5)  (750 277)  (750 277)  LC_2 Logic Functioning bit
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (28 6)  (736 278)  (736 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 278)  (738 278)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 278)  (742 278)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 278)  (743 278)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_3
 (36 6)  (744 278)  (744 278)  LC_3 Logic Functioning bit
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 279)  (732 279)  routing T_14_17.bot_op_6 <X> T_14_17.lc_trk_g1_6
 (28 7)  (736 279)  (736 279)  routing T_14_17.lc_trk_g2_5 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g1_3 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 279)  (740 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_4 input_2_3
 (33 7)  (741 279)  (741 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_3
 (34 7)  (742 279)  (742 279)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.input_2_3
 (36 7)  (744 279)  (744 279)  LC_3 Logic Functioning bit
 (37 7)  (745 279)  (745 279)  LC_3 Logic Functioning bit
 (38 7)  (746 279)  (746 279)  LC_3 Logic Functioning bit
 (39 7)  (747 279)  (747 279)  LC_3 Logic Functioning bit
 (40 7)  (748 279)  (748 279)  LC_3 Logic Functioning bit
 (41 7)  (749 279)  (749 279)  LC_3 Logic Functioning bit
 (9 8)  (717 280)  (717 280)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_h_r_7
 (10 8)  (718 280)  (718 280)  routing T_14_17.sp4_h_l_41 <X> T_14_17.sp4_h_r_7
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (735 281)  (735 281)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g1_2 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g0_7 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (745 281)  (745 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (40 9)  (748 281)  (748 281)  LC_4 Logic Functioning bit
 (51 9)  (759 281)  (759 281)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (14 10)  (722 282)  (722 282)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 10)  (725 282)  (725 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 282)  (726 282)  routing T_14_17.wire_logic_cluster/lc_5/out <X> T_14_17.lc_trk_g2_5
 (27 10)  (735 282)  (735 282)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 282)  (739 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 282)  (741 282)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 282)  (744 282)  LC_5 Logic Functioning bit
 (38 10)  (746 282)  (746 282)  LC_5 Logic Functioning bit
 (45 10)  (753 282)  (753 282)  LC_5 Logic Functioning bit
 (14 11)  (722 283)  (722 283)  routing T_14_17.bnl_op_4 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (36 11)  (744 283)  (744 283)  LC_5 Logic Functioning bit
 (38 11)  (746 283)  (746 283)  LC_5 Logic Functioning bit
 (51 11)  (759 283)  (759 283)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (14 14)  (722 286)  (722 286)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


LogicTile_15_17

 (3 0)  (765 272)  (765 272)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (3 1)  (765 273)  (765 273)  routing T_15_17.sp12_h_r_0 <X> T_15_17.sp12_v_b_0
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g0_7
 (24 2)  (786 274)  (786 274)  routing T_15_17.sp4_v_b_23 <X> T_15_17.lc_trk_g0_7
 (9 3)  (771 275)  (771 275)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_36
 (25 4)  (787 276)  (787 276)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 277)  (785 277)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (25 5)  (787 277)  (787 277)  routing T_15_17.sp4_h_l_7 <X> T_15_17.lc_trk_g1_2
 (21 6)  (783 278)  (783 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (8 7)  (770 279)  (770 279)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_41
 (10 7)  (772 279)  (772 279)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_41
 (21 7)  (783 279)  (783 279)  routing T_15_17.sp12_h_l_4 <X> T_15_17.lc_trk_g1_7
 (26 8)  (788 280)  (788 280)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 280)  (792 280)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 280)  (798 280)  LC_4 Logic Functioning bit
 (37 8)  (799 280)  (799 280)  LC_4 Logic Functioning bit
 (38 8)  (800 280)  (800 280)  LC_4 Logic Functioning bit
 (39 8)  (801 280)  (801 280)  LC_4 Logic Functioning bit
 (40 8)  (802 280)  (802 280)  LC_4 Logic Functioning bit
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (42 8)  (804 280)  (804 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (47 8)  (809 280)  (809 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (788 281)  (788 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 281)  (789 281)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 281)  (791 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 281)  (792 281)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 281)  (793 281)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 281)  (799 281)  LC_4 Logic Functioning bit
 (39 9)  (801 281)  (801 281)  LC_4 Logic Functioning bit
 (40 9)  (802 281)  (802 281)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (42 9)  (804 281)  (804 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (4 11)  (766 283)  (766 283)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_h_l_43
 (4 14)  (766 286)  (766 286)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_44
 (6 14)  (768 286)  (768 286)  routing T_15_17.sp4_v_b_1 <X> T_15_17.sp4_v_t_44


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_4_16

 (12 0)  (192 256)  (192 256)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_r_2
 (11 1)  (191 257)  (191 257)  routing T_4_16.sp4_v_b_2 <X> T_4_16.sp4_h_r_2
 (3 4)  (183 260)  (183 260)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0
 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_v_b_0 <X> T_4_16.sp12_h_r_0


LogicTile_5_16

 (21 0)  (255 256)  (255 256)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g0_3
 (22 0)  (256 256)  (256 256)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (258 256)  (258 256)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g0_3
 (26 0)  (260 256)  (260 256)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (29 0)  (263 256)  (263 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 256)  (265 256)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 256)  (266 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (270 256)  (270 256)  LC_0 Logic Functioning bit
 (21 1)  (255 257)  (255 257)  routing T_5_16.sp12_h_r_3 <X> T_5_16.lc_trk_g0_3
 (22 1)  (256 257)  (256 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (257 257)  (257 257)  routing T_5_16.sp4_v_b_18 <X> T_5_16.lc_trk_g0_2
 (24 1)  (258 257)  (258 257)  routing T_5_16.sp4_v_b_18 <X> T_5_16.lc_trk_g0_2
 (26 1)  (260 257)  (260 257)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (261 257)  (261 257)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 257)  (263 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 257)  (264 257)  routing T_5_16.lc_trk_g0_3 <X> T_5_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 257)  (265 257)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 257)  (266 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (269 257)  (269 257)  routing T_5_16.lc_trk_g0_2 <X> T_5_16.input_2_0
 (53 1)  (287 257)  (287 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (22 2)  (256 258)  (256 258)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_r_23 lc_trk_g0_7
 (23 2)  (257 258)  (257 258)  routing T_5_16.sp12_h_r_23 <X> T_5_16.lc_trk_g0_7
 (21 3)  (255 259)  (255 259)  routing T_5_16.sp12_h_r_23 <X> T_5_16.lc_trk_g0_7
 (21 6)  (255 262)  (255 262)  routing T_5_16.sp4_h_l_2 <X> T_5_16.lc_trk_g1_7
 (22 6)  (256 262)  (256 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (257 262)  (257 262)  routing T_5_16.sp4_h_l_2 <X> T_5_16.lc_trk_g1_7
 (24 6)  (258 262)  (258 262)  routing T_5_16.sp4_h_l_2 <X> T_5_16.lc_trk_g1_7
 (27 6)  (261 262)  (261 262)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 262)  (263 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 262)  (264 262)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 262)  (266 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (28 7)  (262 263)  (262 263)  routing T_5_16.lc_trk_g2_1 <X> T_5_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 263)  (263 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 263)  (264 263)  routing T_5_16.lc_trk_g1_7 <X> T_5_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 263)  (265 263)  routing T_5_16.lc_trk_g0_2 <X> T_5_16.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 263)  (266 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (269 263)  (269 263)  routing T_5_16.lc_trk_g0_3 <X> T_5_16.input_2_3
 (36 7)  (270 263)  (270 263)  LC_3 Logic Functioning bit
 (16 8)  (250 264)  (250 264)  routing T_5_16.sp4_v_t_12 <X> T_5_16.lc_trk_g2_1
 (17 8)  (251 264)  (251 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (252 264)  (252 264)  routing T_5_16.sp4_v_t_12 <X> T_5_16.lc_trk_g2_1
 (29 8)  (263 264)  (263 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 264)  (264 264)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 264)  (265 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 264)  (266 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 264)  (267 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (268 264)  (268 264)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 264)  (270 264)  LC_4 Logic Functioning bit
 (47 8)  (281 264)  (281 264)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (284 264)  (284 264)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (260 265)  (260 265)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 265)  (261 265)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 265)  (262 265)  routing T_5_16.lc_trk_g3_3 <X> T_5_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 265)  (263 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 265)  (264 265)  routing T_5_16.lc_trk_g0_7 <X> T_5_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 265)  (265 265)  routing T_5_16.lc_trk_g3_6 <X> T_5_16.wire_logic_cluster/lc_4/in_3
 (21 12)  (255 268)  (255 268)  routing T_5_16.sp4_v_t_22 <X> T_5_16.lc_trk_g3_3
 (22 12)  (256 268)  (256 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 268)  (257 268)  routing T_5_16.sp4_v_t_22 <X> T_5_16.lc_trk_g3_3
 (21 13)  (255 269)  (255 269)  routing T_5_16.sp4_v_t_22 <X> T_5_16.lc_trk_g3_3
 (22 15)  (256 271)  (256 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 271)  (257 271)  routing T_5_16.sp4_v_b_46 <X> T_5_16.lc_trk_g3_6
 (24 15)  (258 271)  (258 271)  routing T_5_16.sp4_v_b_46 <X> T_5_16.lc_trk_g3_6


LogicTile_6_16

 (3 3)  (291 259)  (291 259)  routing T_6_16.sp12_v_b_0 <X> T_6_16.sp12_h_l_23


LogicTile_11_16

 (2 4)  (548 260)  (548 260)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_13_16

 (0 0)  (654 256)  (654 256)  Negative Clock bit

 (0 2)  (654 258)  (654 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (1 2)  (655 258)  (655 258)  routing T_13_16.glb_netwk_6 <X> T_13_16.wire_logic_cluster/lc_7/clk
 (2 2)  (656 258)  (656 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 5)  (668 261)  (668 261)  routing T_13_16.sp12_h_r_16 <X> T_13_16.lc_trk_g1_0
 (16 5)  (670 261)  (670 261)  routing T_13_16.sp12_h_r_16 <X> T_13_16.lc_trk_g1_0
 (17 5)  (671 261)  (671 261)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (15 6)  (669 262)  (669 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (16 6)  (670 262)  (670 262)  routing T_13_16.sp4_v_b_21 <X> T_13_16.lc_trk_g1_5
 (17 6)  (671 262)  (671 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (676 262)  (676 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (675 263)  (675 263)  routing T_13_16.sp4_r_v_b_31 <X> T_13_16.lc_trk_g1_7
 (26 8)  (680 264)  (680 264)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g1_0 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (685 264)  (685 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 264)  (687 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 264)  (688 264)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 264)  (689 264)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (36 8)  (690 264)  (690 264)  LC_4 Logic Functioning bit
 (38 8)  (692 264)  (692 264)  LC_4 Logic Functioning bit
 (45 8)  (699 264)  (699 264)  LC_4 Logic Functioning bit
 (26 9)  (680 265)  (680 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (682 265)  (682 265)  routing T_13_16.lc_trk_g3_7 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g3_6 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (35 9)  (689 265)  (689 265)  routing T_13_16.lc_trk_g1_7 <X> T_13_16.input_2_4
 (36 9)  (690 265)  (690 265)  LC_4 Logic Functioning bit
 (1 14)  (655 270)  (655 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (21 14)  (675 270)  (675 270)  routing T_13_16.sp4_v_t_18 <X> T_13_16.lc_trk_g3_7
 (22 14)  (676 270)  (676 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (677 270)  (677 270)  routing T_13_16.sp4_v_t_18 <X> T_13_16.lc_trk_g3_7
 (25 14)  (679 270)  (679 270)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (0 15)  (654 271)  (654 271)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (655 271)  (655 271)  routing T_13_16.lc_trk_g1_5 <X> T_13_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (676 271)  (676 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 271)  (677 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6
 (25 15)  (679 271)  (679 271)  routing T_13_16.sp4_v_b_38 <X> T_13_16.lc_trk_g3_6


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (14 0)  (722 256)  (722 256)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g0_0
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (35 0)  (743 256)  (743 256)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_0
 (36 0)  (744 256)  (744 256)  LC_0 Logic Functioning bit
 (43 0)  (751 256)  (751 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (27 1)  (735 257)  (735 257)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.input_2_0
 (37 1)  (745 257)  (745 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 258)  (722 258)  routing T_14_16.wire_logic_cluster/lc_4/out <X> T_14_16.lc_trk_g0_4
 (15 2)  (723 258)  (723 258)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (734 258)  (734 258)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 258)  (742 258)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 258)  (743 258)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_1
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (726 259)  (726 259)  routing T_14_16.top_op_5 <X> T_14_16.lc_trk_g0_5
 (26 3)  (734 259)  (734 259)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 259)  (736 259)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (32 3)  (740 259)  (740 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_4 input_2_1
 (33 3)  (741 259)  (741 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_1
 (34 3)  (742 259)  (742 259)  routing T_14_16.lc_trk_g3_4 <X> T_14_16.input_2_1
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (26 4)  (734 260)  (734 260)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 260)  (738 260)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (742 260)  (742 260)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (747 260)  (747 260)  LC_2 Logic Functioning bit
 (40 4)  (748 260)  (748 260)  LC_2 Logic Functioning bit
 (50 4)  (758 260)  (758 260)  Cascade bit: LH_LC02_inmux02_5

 (27 5)  (735 261)  (735 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g3_5 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (38 5)  (746 261)  (746 261)  LC_2 Logic Functioning bit
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (14 6)  (722 262)  (722 262)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g1_4
 (15 6)  (723 262)  (723 262)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g1_5
 (17 6)  (725 262)  (725 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 262)  (739 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 262)  (742 262)  routing T_14_16.lc_trk_g1_5 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 262)  (744 262)  LC_3 Logic Functioning bit
 (38 6)  (746 262)  (746 262)  LC_3 Logic Functioning bit
 (15 7)  (723 263)  (723 263)  routing T_14_16.lft_op_4 <X> T_14_16.lc_trk_g1_4
 (17 7)  (725 263)  (725 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (26 8)  (734 264)  (734 264)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 264)  (738 264)  routing T_14_16.lc_trk_g1_4 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 264)  (741 264)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 264)  (745 264)  LC_4 Logic Functioning bit
 (39 8)  (747 264)  (747 264)  LC_4 Logic Functioning bit
 (40 8)  (748 264)  (748 264)  LC_4 Logic Functioning bit
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (50 8)  (758 264)  (758 264)  Cascade bit: LH_LC04_inmux02_5

 (8 9)  (716 265)  (716 265)  routing T_14_16.sp4_h_l_42 <X> T_14_16.sp4_v_b_7
 (9 9)  (717 265)  (717 265)  routing T_14_16.sp4_h_l_42 <X> T_14_16.sp4_v_b_7
 (26 9)  (734 265)  (734 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_7 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 265)  (739 265)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (41 9)  (749 265)  (749 265)  LC_4 Logic Functioning bit
 (16 10)  (724 266)  (724 266)  routing T_14_16.sp4_v_b_37 <X> T_14_16.lc_trk_g2_5
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.sp4_v_b_37 <X> T_14_16.lc_trk_g2_5
 (21 10)  (729 266)  (729 266)  routing T_14_16.wire_logic_cluster/lc_7/out <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.wire_logic_cluster/lc_6/out <X> T_14_16.lc_trk_g2_6
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 266)  (735 266)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 266)  (741 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_5
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (18 11)  (726 267)  (726 267)  routing T_14_16.sp4_v_b_37 <X> T_14_16.lc_trk_g2_5
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (734 267)  (734 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (741 267)  (741 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_5
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 268)  (726 268)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g3_1
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (45 12)  (753 268)  (753 268)  LC_6 Logic Functioning bit
 (50 12)  (758 268)  (758 268)  Cascade bit: LH_LC06_inmux02_5

 (28 13)  (736 269)  (736 269)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 269)  (745 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (16 14)  (724 270)  (724 270)  routing T_14_16.sp4_v_b_37 <X> T_14_16.lc_trk_g3_5
 (17 14)  (725 270)  (725 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (726 270)  (726 270)  routing T_14_16.sp4_v_b_37 <X> T_14_16.lc_trk_g3_5
 (21 14)  (729 270)  (729 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (22 14)  (730 270)  (730 270)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (731 270)  (731 270)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (26 14)  (734 270)  (734 270)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 270)  (736 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 270)  (737 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 270)  (738 270)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_7/in_1
 (31 14)  (739 270)  (739 270)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 270)  (740 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 270)  (743 270)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_7
 (38 14)  (746 270)  (746 270)  LC_7 Logic Functioning bit
 (41 14)  (749 270)  (749 270)  LC_7 Logic Functioning bit
 (43 14)  (751 270)  (751 270)  LC_7 Logic Functioning bit
 (45 14)  (753 270)  (753 270)  LC_7 Logic Functioning bit
 (14 15)  (722 271)  (722 271)  routing T_14_16.sp4_r_v_b_44 <X> T_14_16.lc_trk_g3_4
 (17 15)  (725 271)  (725 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (18 15)  (726 271)  (726 271)  routing T_14_16.sp4_v_b_37 <X> T_14_16.lc_trk_g3_5
 (21 15)  (729 271)  (729 271)  routing T_14_16.sp4_v_t_26 <X> T_14_16.lc_trk_g3_7
 (26 15)  (734 271)  (734 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 271)  (736 271)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 271)  (737 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 271)  (740 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (741 271)  (741 271)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.input_2_7
 (43 15)  (751 271)  (751 271)  LC_7 Logic Functioning bit


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (17 0)  (779 256)  (779 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 256)  (780 256)  routing T_15_16.wire_logic_cluster/lc_1/out <X> T_15_16.lc_trk_g0_1
 (25 0)  (787 256)  (787 256)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g0_2
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_0 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 256)  (797 256)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_0
 (40 0)  (802 256)  (802 256)  LC_0 Logic Functioning bit
 (42 0)  (804 256)  (804 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 257)  (787 257)  routing T_15_16.bnr_op_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (795 257)  (795 257)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.input_2_0
 (41 1)  (803 257)  (803 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (43 1)  (805 257)  (805 257)  LC_0 Logic Functioning bit
 (45 1)  (807 257)  (807 257)  LC_0 Logic Functioning bit
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 258)  (776 258)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g0_4
 (25 2)  (787 258)  (787 258)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g0_6
 (29 2)  (791 258)  (791 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 258)  (792 258)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 258)  (793 258)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 258)  (794 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (799 258)  (799 258)  LC_1 Logic Functioning bit
 (39 2)  (801 258)  (801 258)  LC_1 Logic Functioning bit
 (45 2)  (807 258)  (807 258)  LC_1 Logic Functioning bit
 (14 3)  (776 259)  (776 259)  routing T_15_16.bnr_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (784 259)  (784 259)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 259)  (787 259)  routing T_15_16.bnr_op_6 <X> T_15_16.lc_trk_g0_6
 (29 3)  (791 259)  (791 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 259)  (792 259)  routing T_15_16.lc_trk_g0_6 <X> T_15_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 259)  (799 259)  LC_1 Logic Functioning bit
 (39 3)  (801 259)  (801 259)  LC_1 Logic Functioning bit
 (40 3)  (802 259)  (802 259)  LC_1 Logic Functioning bit
 (42 3)  (804 259)  (804 259)  LC_1 Logic Functioning bit
 (45 3)  (807 259)  (807 259)  LC_1 Logic Functioning bit
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (15 6)  (777 262)  (777 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (16 6)  (778 262)  (778 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.sp4_h_r_13 <X> T_15_16.lc_trk_g1_5
 (21 6)  (783 262)  (783 262)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g1_7
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (15 11)  (777 267)  (777 267)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g2_4
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_v_t_33 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (15 13)  (777 269)  (777 269)  routing T_15_16.sp4_v_t_29 <X> T_15_16.lc_trk_g3_0
 (16 13)  (778 269)  (778 269)  routing T_15_16.sp4_v_t_29 <X> T_15_16.lc_trk_g3_0
 (17 13)  (779 269)  (779 269)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (27 15)  (789 271)  (789 271)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (38 15)  (800 271)  (800 271)  LC_7 Logic Functioning bit
 (39 15)  (801 271)  (801 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (45 15)  (807 271)  (807 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (14 0)  (830 256)  (830 256)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (40 0)  (856 256)  (856 256)  LC_0 Logic Functioning bit
 (42 0)  (858 256)  (858 256)  LC_0 Logic Functioning bit
 (15 1)  (831 257)  (831 257)  routing T_16_16.lft_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (30 1)  (846 257)  (846 257)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (40 1)  (856 257)  (856 257)  LC_0 Logic Functioning bit
 (42 1)  (858 257)  (858 257)  LC_0 Logic Functioning bit
 (51 1)  (867 257)  (867 257)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (21 2)  (837 258)  (837 258)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g0_7
 (22 2)  (838 258)  (838 258)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 258)  (840 258)  routing T_16_16.lft_op_7 <X> T_16_16.lc_trk_g0_7
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (35 2)  (851 258)  (851 258)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.input_2_1
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (43 2)  (859 258)  (859 258)  LC_1 Logic Functioning bit
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 259)  (843 259)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (32 3)  (848 259)  (848 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (851 259)  (851 259)  routing T_16_16.lc_trk_g0_7 <X> T_16_16.input_2_1
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (840 261)  (840 261)  routing T_16_16.bot_op_2 <X> T_16_16.lc_trk_g1_2


LogicTile_17_16

 (26 6)  (900 262)  (900 262)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 262)  (905 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 262)  (906 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 262)  (907 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 262)  (908 262)  routing T_17_16.lc_trk_g3_5 <X> T_17_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (911 262)  (911 262)  LC_3 Logic Functioning bit
 (39 6)  (913 262)  (913 262)  LC_3 Logic Functioning bit
 (40 6)  (914 262)  (914 262)  LC_3 Logic Functioning bit
 (41 6)  (915 262)  (915 262)  LC_3 Logic Functioning bit
 (42 6)  (916 262)  (916 262)  LC_3 Logic Functioning bit
 (43 6)  (917 262)  (917 262)  LC_3 Logic Functioning bit
 (52 6)  (926 262)  (926 262)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (889 263)  (889 263)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g1_4
 (16 7)  (890 263)  (890 263)  routing T_17_16.sp4_v_t_9 <X> T_17_16.lc_trk_g1_4
 (17 7)  (891 263)  (891 263)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (27 7)  (901 263)  (901 263)  routing T_17_16.lc_trk_g1_4 <X> T_17_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 263)  (903 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (910 263)  (910 263)  LC_3 Logic Functioning bit
 (38 7)  (912 263)  (912 263)  LC_3 Logic Functioning bit
 (40 7)  (914 263)  (914 263)  LC_3 Logic Functioning bit
 (41 7)  (915 263)  (915 263)  LC_3 Logic Functioning bit
 (42 7)  (916 263)  (916 263)  LC_3 Logic Functioning bit
 (43 7)  (917 263)  (917 263)  LC_3 Logic Functioning bit
 (51 7)  (925 263)  (925 263)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (52 7)  (926 263)  (926 263)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (15 14)  (889 270)  (889 270)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g3_5
 (16 14)  (890 270)  (890 270)  routing T_17_16.sp4_v_t_32 <X> T_17_16.lc_trk_g3_5
 (17 14)  (891 270)  (891 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5


LogicTile_18_16

 (4 3)  (932 259)  (932 259)  routing T_18_16.sp4_v_b_7 <X> T_18_16.sp4_h_l_37


RAM_Tile_8_15

 (3 4)  (399 244)  (399 244)  routing T_8_15.sp12_v_t_23 <X> T_8_15.sp12_h_r_0


LogicTile_12_15

 (17 0)  (617 240)  (617 240)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 240)  (618 240)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g0_1
 (21 0)  (621 240)  (621 240)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g0_3
 (22 0)  (622 240)  (622 240)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (29 0)  (629 240)  (629 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 240)  (632 240)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (636 240)  (636 240)  LC_0 Logic Functioning bit
 (37 0)  (637 240)  (637 240)  LC_0 Logic Functioning bit
 (38 0)  (638 240)  (638 240)  LC_0 Logic Functioning bit
 (39 0)  (639 240)  (639 240)  LC_0 Logic Functioning bit
 (44 0)  (644 240)  (644 240)  LC_0 Logic Functioning bit
 (18 1)  (618 241)  (618 241)  routing T_12_15.bnr_op_1 <X> T_12_15.lc_trk_g0_1
 (21 1)  (621 241)  (621 241)  routing T_12_15.bnr_op_3 <X> T_12_15.lc_trk_g0_3
 (40 1)  (640 241)  (640 241)  LC_0 Logic Functioning bit
 (41 1)  (641 241)  (641 241)  LC_0 Logic Functioning bit
 (42 1)  (642 241)  (642 241)  LC_0 Logic Functioning bit
 (43 1)  (643 241)  (643 241)  LC_0 Logic Functioning bit
 (49 1)  (649 241)  (649 241)  Carry_In_Mux bit 

 (0 2)  (600 242)  (600 242)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (2 2)  (602 242)  (602 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (627 242)  (627 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 242)  (628 242)  routing T_12_15.lc_trk_g3_1 <X> T_12_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 242)  (629 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 242)  (632 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 242)  (636 242)  LC_1 Logic Functioning bit
 (37 2)  (637 242)  (637 242)  LC_1 Logic Functioning bit
 (38 2)  (638 242)  (638 242)  LC_1 Logic Functioning bit
 (39 2)  (639 242)  (639 242)  LC_1 Logic Functioning bit
 (44 2)  (644 242)  (644 242)  LC_1 Logic Functioning bit
 (45 2)  (645 242)  (645 242)  LC_1 Logic Functioning bit
 (0 3)  (600 243)  (600 243)  routing T_12_15.glb_netwk_3 <X> T_12_15.wire_logic_cluster/lc_7/clk
 (40 3)  (640 243)  (640 243)  LC_1 Logic Functioning bit
 (41 3)  (641 243)  (641 243)  LC_1 Logic Functioning bit
 (42 3)  (642 243)  (642 243)  LC_1 Logic Functioning bit
 (43 3)  (643 243)  (643 243)  LC_1 Logic Functioning bit
 (21 4)  (621 244)  (621 244)  routing T_12_15.wire_logic_cluster/lc_3/out <X> T_12_15.lc_trk_g1_3
 (22 4)  (622 244)  (622 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (625 244)  (625 244)  routing T_12_15.wire_logic_cluster/lc_2/out <X> T_12_15.lc_trk_g1_2
 (27 4)  (627 244)  (627 244)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 244)  (629 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 244)  (632 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 244)  (636 244)  LC_2 Logic Functioning bit
 (37 4)  (637 244)  (637 244)  LC_2 Logic Functioning bit
 (38 4)  (638 244)  (638 244)  LC_2 Logic Functioning bit
 (39 4)  (639 244)  (639 244)  LC_2 Logic Functioning bit
 (44 4)  (644 244)  (644 244)  LC_2 Logic Functioning bit
 (45 4)  (645 244)  (645 244)  LC_2 Logic Functioning bit
 (22 5)  (622 245)  (622 245)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 245)  (630 245)  routing T_12_15.lc_trk_g1_2 <X> T_12_15.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 245)  (640 245)  LC_2 Logic Functioning bit
 (41 5)  (641 245)  (641 245)  LC_2 Logic Functioning bit
 (42 5)  (642 245)  (642 245)  LC_2 Logic Functioning bit
 (43 5)  (643 245)  (643 245)  LC_2 Logic Functioning bit
 (48 5)  (648 245)  (648 245)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (21 6)  (621 246)  (621 246)  routing T_12_15.bnr_op_7 <X> T_12_15.lc_trk_g1_7
 (22 6)  (622 246)  (622 246)  Enable bit of Mux _local_links/g1_mux_7 => bnr_op_7 lc_trk_g1_7
 (27 6)  (627 246)  (627 246)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 246)  (629 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 246)  (632 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 246)  (636 246)  LC_3 Logic Functioning bit
 (37 6)  (637 246)  (637 246)  LC_3 Logic Functioning bit
 (38 6)  (638 246)  (638 246)  LC_3 Logic Functioning bit
 (39 6)  (639 246)  (639 246)  LC_3 Logic Functioning bit
 (44 6)  (644 246)  (644 246)  LC_3 Logic Functioning bit
 (45 6)  (645 246)  (645 246)  LC_3 Logic Functioning bit
 (21 7)  (621 247)  (621 247)  routing T_12_15.bnr_op_7 <X> T_12_15.lc_trk_g1_7
 (30 7)  (630 247)  (630 247)  routing T_12_15.lc_trk_g1_3 <X> T_12_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 247)  (640 247)  LC_3 Logic Functioning bit
 (41 7)  (641 247)  (641 247)  LC_3 Logic Functioning bit
 (42 7)  (642 247)  (642 247)  LC_3 Logic Functioning bit
 (43 7)  (643 247)  (643 247)  LC_3 Logic Functioning bit
 (48 7)  (648 247)  (648 247)  Enable bit of Mux _out_links/OutMux1_3 => wire_logic_cluster/lc_3/out sp4_v_b_22
 (27 8)  (627 248)  (627 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 248)  (628 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 248)  (629 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 248)  (630 248)  routing T_12_15.lc_trk_g3_4 <X> T_12_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 248)  (632 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 248)  (636 248)  LC_4 Logic Functioning bit
 (37 8)  (637 248)  (637 248)  LC_4 Logic Functioning bit
 (38 8)  (638 248)  (638 248)  LC_4 Logic Functioning bit
 (39 8)  (639 248)  (639 248)  LC_4 Logic Functioning bit
 (44 8)  (644 248)  (644 248)  LC_4 Logic Functioning bit
 (45 8)  (645 248)  (645 248)  LC_4 Logic Functioning bit
 (40 9)  (640 249)  (640 249)  LC_4 Logic Functioning bit
 (41 9)  (641 249)  (641 249)  LC_4 Logic Functioning bit
 (42 9)  (642 249)  (642 249)  LC_4 Logic Functioning bit
 (43 9)  (643 249)  (643 249)  LC_4 Logic Functioning bit
 (27 10)  (627 250)  (627 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 250)  (629 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 250)  (630 250)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 250)  (632 250)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 250)  (636 250)  LC_5 Logic Functioning bit
 (37 10)  (637 250)  (637 250)  LC_5 Logic Functioning bit
 (38 10)  (638 250)  (638 250)  LC_5 Logic Functioning bit
 (39 10)  (639 250)  (639 250)  LC_5 Logic Functioning bit
 (44 10)  (644 250)  (644 250)  LC_5 Logic Functioning bit
 (30 11)  (630 251)  (630 251)  routing T_12_15.lc_trk_g1_7 <X> T_12_15.wire_logic_cluster/lc_5/in_1
 (40 11)  (640 251)  (640 251)  LC_5 Logic Functioning bit
 (41 11)  (641 251)  (641 251)  LC_5 Logic Functioning bit
 (42 11)  (642 251)  (642 251)  LC_5 Logic Functioning bit
 (43 11)  (643 251)  (643 251)  LC_5 Logic Functioning bit
 (17 12)  (617 252)  (617 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 252)  (618 252)  routing T_12_15.wire_logic_cluster/lc_1/out <X> T_12_15.lc_trk_g3_1
 (29 12)  (629 252)  (629 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (632 252)  (632 252)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 252)  (636 252)  LC_6 Logic Functioning bit
 (37 12)  (637 252)  (637 252)  LC_6 Logic Functioning bit
 (38 12)  (638 252)  (638 252)  LC_6 Logic Functioning bit
 (39 12)  (639 252)  (639 252)  LC_6 Logic Functioning bit
 (44 12)  (644 252)  (644 252)  LC_6 Logic Functioning bit
 (30 13)  (630 253)  (630 253)  routing T_12_15.lc_trk_g0_3 <X> T_12_15.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 253)  (640 253)  LC_6 Logic Functioning bit
 (41 13)  (641 253)  (641 253)  LC_6 Logic Functioning bit
 (42 13)  (642 253)  (642 253)  LC_6 Logic Functioning bit
 (43 13)  (643 253)  (643 253)  LC_6 Logic Functioning bit
 (14 14)  (614 254)  (614 254)  routing T_12_15.wire_logic_cluster/lc_4/out <X> T_12_15.lc_trk_g3_4
 (21 14)  (621 254)  (621 254)  routing T_12_15.wire_logic_cluster/lc_7/out <X> T_12_15.lc_trk_g3_7
 (22 14)  (622 254)  (622 254)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (627 254)  (627 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 254)  (628 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 254)  (629 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 254)  (630 254)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 254)  (632 254)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (637 254)  (637 254)  LC_7 Logic Functioning bit
 (39 14)  (639 254)  (639 254)  LC_7 Logic Functioning bit
 (41 14)  (641 254)  (641 254)  LC_7 Logic Functioning bit
 (43 14)  (643 254)  (643 254)  LC_7 Logic Functioning bit
 (45 14)  (645 254)  (645 254)  LC_7 Logic Functioning bit
 (9 15)  (609 255)  (609 255)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_v_t_47
 (10 15)  (610 255)  (610 255)  routing T_12_15.sp4_v_b_2 <X> T_12_15.sp4_v_t_47
 (17 15)  (617 255)  (617 255)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (630 255)  (630 255)  routing T_12_15.lc_trk_g3_7 <X> T_12_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (637 255)  (637 255)  LC_7 Logic Functioning bit
 (39 15)  (639 255)  (639 255)  LC_7 Logic Functioning bit
 (41 15)  (641 255)  (641 255)  LC_7 Logic Functioning bit
 (43 15)  (643 255)  (643 255)  LC_7 Logic Functioning bit
 (51 15)  (651 255)  (651 255)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_13_15

 (37 0)  (691 240)  (691 240)  LC_0 Logic Functioning bit
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (26 1)  (680 241)  (680 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (28 1)  (682 241)  (682 241)  routing T_13_15.lc_trk_g3_3 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (36 1)  (690 241)  (690 241)  LC_0 Logic Functioning bit
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (41 1)  (695 241)  (695 241)  LC_0 Logic Functioning bit
 (43 1)  (697 241)  (697 241)  LC_0 Logic Functioning bit
 (51 1)  (705 241)  (705 241)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (681 242)  (681 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 242)  (684 242)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 242)  (690 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (51 2)  (705 242)  (705 242)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (654 243)  (654 243)  routing T_13_15.glb_netwk_5 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (26 3)  (680 243)  (680 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 243)  (681 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 243)  (684 243)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (686 243)  (686 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_0 input_2_1
 (34 3)  (688 243)  (688 243)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.input_2_1
 (37 3)  (691 243)  (691 243)  LC_1 Logic Functioning bit
 (14 4)  (668 244)  (668 244)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g1_0
 (15 5)  (669 245)  (669 245)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g1_0
 (16 5)  (670 245)  (670 245)  routing T_13_15.sp4_h_r_8 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (13 9)  (667 249)  (667 249)  routing T_13_15.sp4_v_t_38 <X> T_13_15.sp4_h_r_8
 (27 10)  (681 250)  (681 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 250)  (684 250)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 250)  (690 250)  LC_5 Logic Functioning bit
 (43 10)  (697 250)  (697 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (51 10)  (705 250)  (705 250)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (26 11)  (680 251)  (680 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 251)  (681 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 251)  (684 251)  routing T_13_15.lc_trk_g3_7 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 251)  (686 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (688 251)  (688 251)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.input_2_5
 (37 11)  (691 251)  (691 251)  LC_5 Logic Functioning bit
 (21 12)  (675 252)  (675 252)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g3_3
 (22 12)  (676 252)  (676 252)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (677 252)  (677 252)  routing T_13_15.sp4_v_t_14 <X> T_13_15.lc_trk_g3_3
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (22 14)  (676 254)  (676 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (677 254)  (677 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (24 14)  (678 254)  (678 254)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7
 (21 15)  (675 255)  (675 255)  routing T_13_15.sp4_h_r_31 <X> T_13_15.lc_trk_g3_7


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (17 0)  (725 240)  (725 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 242)  (733 242)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g0_6
 (22 3)  (730 243)  (730 243)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 243)  (733 243)  routing T_14_15.bnr_op_6 <X> T_14_15.lc_trk_g0_6
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (45 10)  (753 250)  (753 250)  LC_5 Logic Functioning bit
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g0_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (745 251)  (745 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (14 0)  (776 240)  (776 240)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g0_0
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 240)  (780 240)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g0_1
 (26 0)  (788 240)  (788 240)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 240)  (789 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 240)  (790 240)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 240)  (791 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 240)  (797 240)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_0
 (39 0)  (801 240)  (801 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (13 1)  (775 241)  (775 241)  routing T_15_15.sp4_v_t_44 <X> T_15_15.sp4_h_r_2
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (785 241)  (785 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.sp4_h_r_2 <X> T_15_15.lc_trk_g0_2
 (26 1)  (788 241)  (788 241)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 241)  (789 241)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 241)  (791 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 241)  (794 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 241)  (795 241)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_0
 (35 1)  (797 241)  (797 241)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_0
 (38 1)  (800 241)  (800 241)  LC_0 Logic Functioning bit
 (39 1)  (801 241)  (801 241)  LC_0 Logic Functioning bit
 (45 1)  (807 241)  (807 241)  LC_0 Logic Functioning bit
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (22 2)  (784 242)  (784 242)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 242)  (785 242)  routing T_15_15.sp12_h_l_12 <X> T_15_15.lc_trk_g0_7
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 242)  (798 242)  LC_1 Logic Functioning bit
 (38 2)  (800 242)  (800 242)  LC_1 Logic Functioning bit
 (27 3)  (789 243)  (789 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_0 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (14 4)  (776 244)  (776 244)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g1_0
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 244)  (792 244)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (50 4)  (812 244)  (812 244)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (45 5)  (807 245)  (807 245)  LC_2 Logic Functioning bit
 (16 6)  (778 246)  (778 246)  routing T_15_15.sp12_h_l_18 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => sp12_h_l_18 lc_trk_g1_5
 (21 6)  (783 246)  (783 246)  routing T_15_15.wire_logic_cluster/lc_7/out <X> T_15_15.lc_trk_g1_7
 (22 6)  (784 246)  (784 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (787 246)  (787 246)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g1_6
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (41 6)  (803 246)  (803 246)  LC_3 Logic Functioning bit
 (45 6)  (807 246)  (807 246)  LC_3 Logic Functioning bit
 (18 7)  (780 247)  (780 247)  routing T_15_15.sp12_h_l_18 <X> T_15_15.lc_trk_g1_5
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (41 7)  (803 247)  (803 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (43 7)  (805 247)  (805 247)  LC_3 Logic Functioning bit
 (45 7)  (807 247)  (807 247)  LC_3 Logic Functioning bit
 (15 8)  (777 248)  (777 248)  routing T_15_15.tnr_op_1 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => tnr_op_1 lc_trk_g2_1
 (9 10)  (771 250)  (771 250)  routing T_15_15.sp4_v_b_7 <X> T_15_15.sp4_h_l_42
 (14 10)  (776 250)  (776 250)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g2_4
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 250)  (795 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (15 11)  (777 251)  (777 251)  routing T_15_15.rgt_op_4 <X> T_15_15.lc_trk_g2_4
 (17 11)  (779 251)  (779 251)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (28 11)  (790 251)  (790 251)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 251)  (791 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (45 11)  (807 251)  (807 251)  LC_5 Logic Functioning bit
 (14 12)  (776 252)  (776 252)  routing T_15_15.rgt_op_0 <X> T_15_15.lc_trk_g3_0
 (25 12)  (787 252)  (787 252)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g3_2
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 252)  (792 252)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 252)  (797 252)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (15 13)  (777 253)  (777 253)  routing T_15_15.rgt_op_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g0_7 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_6 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 253)  (794 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (795 253)  (795 253)  routing T_15_15.lc_trk_g2_4 <X> T_15_15.input_2_6
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (39 13)  (801 253)  (801 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (1 14)  (763 254)  (763 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.wire_logic_cluster/lc_5/out <X> T_15_15.lc_trk_g3_5
 (25 14)  (787 254)  (787 254)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g3_6
 (31 14)  (793 254)  (793 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 254)  (796 254)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (39 14)  (801 254)  (801 254)  LC_7 Logic Functioning bit
 (41 14)  (803 254)  (803 254)  LC_7 Logic Functioning bit
 (45 14)  (807 254)  (807 254)  LC_7 Logic Functioning bit
 (50 14)  (812 254)  (812 254)  Cascade bit: LH_LC07_inmux02_5

 (0 15)  (762 255)  (762 255)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 255)  (763 255)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 255)  (784 255)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (786 255)  (786 255)  routing T_15_15.rgt_op_6 <X> T_15_15.lc_trk_g3_6
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g1_7 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (800 255)  (800 255)  LC_7 Logic Functioning bit
 (40 15)  (802 255)  (802 255)  LC_7 Logic Functioning bit
 (45 15)  (807 255)  (807 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (0 0)  (816 240)  (816 240)  Negative Clock bit

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (28 0)  (844 240)  (844 240)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 240)  (846 240)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 240)  (848 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 240)  (849 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 240)  (850 240)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (851 240)  (851 240)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_0
 (36 0)  (852 240)  (852 240)  LC_0 Logic Functioning bit
 (28 1)  (844 241)  (844 241)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 241)  (845 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (31 1)  (847 241)  (847 241)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_0/in_3
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 241)  (850 241)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.input_2_0
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_6 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (831 242)  (831 242)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g0_5
 (17 2)  (833 242)  (833 242)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (834 242)  (834 242)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g0_5
 (21 2)  (837 242)  (837 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (22 2)  (838 242)  (838 242)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (840 242)  (840 242)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g0_7
 (14 4)  (830 244)  (830 244)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (21 4)  (837 244)  (837 244)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (840 244)  (840 244)  routing T_16_15.lft_op_3 <X> T_16_15.lc_trk_g1_3
 (25 4)  (841 244)  (841 244)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g1_2
 (27 4)  (843 244)  (843 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (847 244)  (847 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 244)  (850 244)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (45 4)  (861 244)  (861 244)  LC_2 Logic Functioning bit
 (15 5)  (831 245)  (831 245)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g1_0
 (17 5)  (833 245)  (833 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g1_2
 (28 5)  (844 245)  (844 245)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 245)  (845 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g3_2 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (31 5)  (847 245)  (847 245)  routing T_16_15.lc_trk_g1_6 <X> T_16_15.wire_logic_cluster/lc_2/in_3
 (40 5)  (856 245)  (856 245)  LC_2 Logic Functioning bit
 (41 5)  (857 245)  (857 245)  LC_2 Logic Functioning bit
 (42 5)  (858 245)  (858 245)  LC_2 Logic Functioning bit
 (43 5)  (859 245)  (859 245)  LC_2 Logic Functioning bit
 (45 5)  (861 245)  (861 245)  LC_2 Logic Functioning bit
 (15 6)  (831 246)  (831 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (17 6)  (833 246)  (833 246)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 246)  (834 246)  routing T_16_15.lft_op_5 <X> T_16_15.lc_trk_g1_5
 (21 6)  (837 246)  (837 246)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g1_7
 (22 6)  (838 246)  (838 246)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 246)  (840 246)  routing T_16_15.lft_op_7 <X> T_16_15.lc_trk_g1_7
 (25 6)  (841 246)  (841 246)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (26 6)  (842 246)  (842 246)  routing T_16_15.lc_trk_g0_5 <X> T_16_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 246)  (844 246)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 246)  (850 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (40 6)  (856 246)  (856 246)  LC_3 Logic Functioning bit
 (41 6)  (857 246)  (857 246)  LC_3 Logic Functioning bit
 (42 6)  (858 246)  (858 246)  LC_3 Logic Functioning bit
 (43 6)  (859 246)  (859 246)  LC_3 Logic Functioning bit
 (22 7)  (838 247)  (838 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (840 247)  (840 247)  routing T_16_15.lft_op_6 <X> T_16_15.lc_trk_g1_6
 (29 7)  (845 247)  (845 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 247)  (847 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 247)  (848 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (850 247)  (850 247)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.input_2_3
 (35 7)  (851 247)  (851 247)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.input_2_3
 (36 7)  (852 247)  (852 247)  LC_3 Logic Functioning bit
 (37 7)  (853 247)  (853 247)  LC_3 Logic Functioning bit
 (38 7)  (854 247)  (854 247)  LC_3 Logic Functioning bit
 (39 7)  (855 247)  (855 247)  LC_3 Logic Functioning bit
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (26 8)  (842 248)  (842 248)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (843 248)  (843 248)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 248)  (847 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 248)  (849 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_3
 (38 8)  (854 248)  (854 248)  LC_4 Logic Functioning bit
 (50 8)  (866 248)  (866 248)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (830 249)  (830 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (15 9)  (831 249)  (831 249)  routing T_16_15.tnl_op_0 <X> T_16_15.lc_trk_g2_0
 (17 9)  (833 249)  (833 249)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (26 9)  (842 249)  (842 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (843 249)  (843 249)  routing T_16_15.lc_trk_g1_7 <X> T_16_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 249)  (845 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (14 10)  (830 250)  (830 250)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g2_4
 (15 10)  (831 250)  (831 250)  routing T_16_15.sp4_v_t_32 <X> T_16_15.lc_trk_g2_5
 (16 10)  (832 250)  (832 250)  routing T_16_15.sp4_v_t_32 <X> T_16_15.lc_trk_g2_5
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (840 250)  (840 250)  routing T_16_15.tnl_op_7 <X> T_16_15.lc_trk_g2_7
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 250)  (843 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 250)  (846 250)  routing T_16_15.lc_trk_g1_5 <X> T_16_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (850 250)  (850 250)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (40 10)  (856 250)  (856 250)  LC_5 Logic Functioning bit
 (14 11)  (830 251)  (830 251)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g2_4
 (15 11)  (831 251)  (831 251)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g2_4
 (16 11)  (832 251)  (832 251)  routing T_16_15.sp4_h_r_44 <X> T_16_15.lc_trk_g2_4
 (17 11)  (833 251)  (833 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (21 11)  (837 251)  (837 251)  routing T_16_15.tnl_op_7 <X> T_16_15.lc_trk_g2_7
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g0_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (848 251)  (848 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (850 251)  (850 251)  routing T_16_15.lc_trk_g1_0 <X> T_16_15.input_2_5
 (25 12)  (841 252)  (841 252)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g3_2
 (27 12)  (843 252)  (843 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 252)  (847 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 252)  (849 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (37 12)  (853 252)  (853 252)  LC_6 Logic Functioning bit
 (50 12)  (866 252)  (866 252)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (838 253)  (838 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g2_0 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 253)  (846 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (0 14)  (816 254)  (816 254)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g2_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r


LogicTile_17_15

 (3 10)  (877 250)  (877 250)  routing T_17_15.sp12_v_t_22 <X> T_17_15.sp12_h_l_22
 (5 14)  (879 254)  (879 254)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_44
 (4 15)  (878 255)  (878 255)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_44
 (6 15)  (880 255)  (880 255)  routing T_17_15.sp4_v_t_38 <X> T_17_15.sp4_h_l_44


LogicTile_12_14

 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (624 224)  (624 224)  routing T_12_14.bot_op_3 <X> T_12_14.lc_trk_g0_3
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.input_2_0
 (44 0)  (644 224)  (644 224)  LC_0 Logic Functioning bit
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (624 225)  (624 225)  routing T_12_14.bot_op_2 <X> T_12_14.lc_trk_g0_2
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.input_2_0
 (35 1)  (635 225)  (635 225)  routing T_12_14.lc_trk_g1_7 <X> T_12_14.input_2_0
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (19 2)  (619 226)  (619 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (27 2)  (627 226)  (627 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (628 226)  (628 226)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (629 226)  (629 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 226)  (632 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (636 226)  (636 226)  LC_1 Logic Functioning bit
 (37 2)  (637 226)  (637 226)  LC_1 Logic Functioning bit
 (38 2)  (638 226)  (638 226)  LC_1 Logic Functioning bit
 (39 2)  (639 226)  (639 226)  LC_1 Logic Functioning bit
 (44 2)  (644 226)  (644 226)  LC_1 Logic Functioning bit
 (45 2)  (645 226)  (645 226)  LC_1 Logic Functioning bit
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (15 3)  (615 227)  (615 227)  routing T_12_14.bot_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (40 3)  (640 227)  (640 227)  LC_1 Logic Functioning bit
 (41 3)  (641 227)  (641 227)  LC_1 Logic Functioning bit
 (42 3)  (642 227)  (642 227)  LC_1 Logic Functioning bit
 (43 3)  (643 227)  (643 227)  LC_1 Logic Functioning bit
 (25 4)  (625 228)  (625 228)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g1_2
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (636 228)  (636 228)  LC_2 Logic Functioning bit
 (37 4)  (637 228)  (637 228)  LC_2 Logic Functioning bit
 (38 4)  (638 228)  (638 228)  LC_2 Logic Functioning bit
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (44 4)  (644 228)  (644 228)  LC_2 Logic Functioning bit
 (45 4)  (645 228)  (645 228)  LC_2 Logic Functioning bit
 (22 5)  (622 229)  (622 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (630 229)  (630 229)  routing T_12_14.lc_trk_g1_2 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (640 229)  (640 229)  LC_2 Logic Functioning bit
 (41 5)  (641 229)  (641 229)  LC_2 Logic Functioning bit
 (42 5)  (642 229)  (642 229)  LC_2 Logic Functioning bit
 (43 5)  (643 229)  (643 229)  LC_2 Logic Functioning bit
 (22 6)  (622 230)  (622 230)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (624 230)  (624 230)  routing T_12_14.bot_op_7 <X> T_12_14.lc_trk_g1_7
 (25 6)  (625 230)  (625 230)  routing T_12_14.wire_logic_cluster/lc_6/out <X> T_12_14.lc_trk_g1_6
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (636 230)  (636 230)  LC_3 Logic Functioning bit
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (44 6)  (644 230)  (644 230)  LC_3 Logic Functioning bit
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (630 231)  (630 231)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (640 231)  (640 231)  LC_3 Logic Functioning bit
 (41 7)  (641 231)  (641 231)  LC_3 Logic Functioning bit
 (42 7)  (642 231)  (642 231)  LC_3 Logic Functioning bit
 (43 7)  (643 231)  (643 231)  LC_3 Logic Functioning bit
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (628 232)  (628 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (636 232)  (636 232)  LC_4 Logic Functioning bit
 (37 8)  (637 232)  (637 232)  LC_4 Logic Functioning bit
 (38 8)  (638 232)  (638 232)  LC_4 Logic Functioning bit
 (39 8)  (639 232)  (639 232)  LC_4 Logic Functioning bit
 (44 8)  (644 232)  (644 232)  LC_4 Logic Functioning bit
 (45 8)  (645 232)  (645 232)  LC_4 Logic Functioning bit
 (40 9)  (640 233)  (640 233)  LC_4 Logic Functioning bit
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (42 9)  (642 233)  (642 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 234)  (630 234)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (636 234)  (636 234)  LC_5 Logic Functioning bit
 (37 10)  (637 234)  (637 234)  LC_5 Logic Functioning bit
 (38 10)  (638 234)  (638 234)  LC_5 Logic Functioning bit
 (39 10)  (639 234)  (639 234)  LC_5 Logic Functioning bit
 (44 10)  (644 234)  (644 234)  LC_5 Logic Functioning bit
 (40 11)  (640 235)  (640 235)  LC_5 Logic Functioning bit
 (41 11)  (641 235)  (641 235)  LC_5 Logic Functioning bit
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (43 11)  (643 235)  (643 235)  LC_5 Logic Functioning bit
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.wire_logic_cluster/lc_1/out <X> T_12_14.lc_trk_g3_1
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 236)  (630 236)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (636 236)  (636 236)  LC_6 Logic Functioning bit
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (44 12)  (644 236)  (644 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (640 237)  (640 237)  LC_6 Logic Functioning bit
 (41 13)  (641 237)  (641 237)  LC_6 Logic Functioning bit
 (42 13)  (642 237)  (642 237)  LC_6 Logic Functioning bit
 (43 13)  (643 237)  (643 237)  LC_6 Logic Functioning bit
 (14 14)  (614 238)  (614 238)  routing T_12_14.wire_logic_cluster/lc_4/out <X> T_12_14.lc_trk_g3_4
 (15 14)  (615 238)  (615 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g3_5
 (27 14)  (627 238)  (627 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 238)  (628 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 238)  (630 238)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (636 238)  (636 238)  LC_7 Logic Functioning bit
 (37 14)  (637 238)  (637 238)  LC_7 Logic Functioning bit
 (38 14)  (638 238)  (638 238)  LC_7 Logic Functioning bit
 (39 14)  (639 238)  (639 238)  LC_7 Logic Functioning bit
 (44 14)  (644 238)  (644 238)  LC_7 Logic Functioning bit
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (40 15)  (640 239)  (640 239)  LC_7 Logic Functioning bit
 (41 15)  (641 239)  (641 239)  LC_7 Logic Functioning bit
 (42 15)  (642 239)  (642 239)  LC_7 Logic Functioning bit
 (43 15)  (643 239)  (643 239)  LC_7 Logic Functioning bit


LogicTile_13_14

 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 226)  (668 226)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (21 2)  (675 226)  (675 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (22 2)  (676 226)  (676 226)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (678 226)  (678 226)  routing T_13_14.lft_op_7 <X> T_13_14.lc_trk_g0_7
 (25 2)  (679 226)  (679 226)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (26 2)  (680 226)  (680 226)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 226)  (684 226)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 226)  (687 226)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (42 2)  (696 226)  (696 226)  LC_1 Logic Functioning bit
 (43 2)  (697 226)  (697 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (15 3)  (669 227)  (669 227)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (16 3)  (670 227)  (670 227)  routing T_13_14.sp4_h_l_1 <X> T_13_14.lc_trk_g0_4
 (17 3)  (671 227)  (671 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (26 3)  (680 227)  (680 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 227)  (681 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 227)  (682 227)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 227)  (683 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 227)  (685 227)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_1/in_3
 (32 3)  (686 227)  (686 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g3_0 input_2_1
 (33 3)  (687 227)  (687 227)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_1
 (34 3)  (688 227)  (688 227)  routing T_13_14.lc_trk_g3_0 <X> T_13_14.input_2_1
 (36 3)  (690 227)  (690 227)  LC_1 Logic Functioning bit
 (37 3)  (691 227)  (691 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 228)  (682 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 228)  (684 228)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (685 228)  (685 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (689 228)  (689 228)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_2
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 229)  (685 229)  routing T_13_14.lc_trk_g2_7 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (686 229)  (686 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (688 229)  (688 229)  routing T_13_14.lc_trk_g1_5 <X> T_13_14.input_2_2
 (17 6)  (671 230)  (671 230)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 230)  (672 230)  routing T_13_14.wire_logic_cluster/lc_5/out <X> T_13_14.lc_trk_g1_5
 (26 6)  (680 230)  (680 230)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 230)  (684 230)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (685 230)  (685 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 230)  (687 230)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (50 6)  (704 230)  (704 230)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (680 231)  (680 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (27 7)  (681 231)  (681 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (682 231)  (682 231)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 231)  (683 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 231)  (685 231)  routing T_13_14.lc_trk_g2_6 <X> T_13_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 231)  (690 231)  LC_3 Logic Functioning bit
 (37 7)  (691 231)  (691 231)  LC_3 Logic Functioning bit
 (38 7)  (692 231)  (692 231)  LC_3 Logic Functioning bit
 (39 7)  (693 231)  (693 231)  LC_3 Logic Functioning bit
 (15 8)  (669 232)  (669 232)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (675 232)  (675 232)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g2_3
 (22 8)  (676 232)  (676 232)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (679 232)  (679 232)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g2_2
 (18 9)  (672 233)  (672 233)  routing T_13_14.tnl_op_1 <X> T_13_14.lc_trk_g2_1
 (22 9)  (676 233)  (676 233)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (21 10)  (675 234)  (675 234)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g2_7
 (22 10)  (676 234)  (676 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (680 234)  (680 234)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g0_4 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 234)  (687 234)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 234)  (689 234)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.input_2_5
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (42 10)  (696 234)  (696 234)  LC_5 Logic Functioning bit
 (43 10)  (697 234)  (697 234)  LC_5 Logic Functioning bit
 (45 10)  (699 234)  (699 234)  LC_5 Logic Functioning bit
 (14 11)  (668 235)  (668 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (15 11)  (669 235)  (669 235)  routing T_13_14.tnl_op_4 <X> T_13_14.lc_trk_g2_4
 (17 11)  (671 235)  (671 235)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (676 235)  (676 235)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (678 235)  (678 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (25 11)  (679 235)  (679 235)  routing T_13_14.tnl_op_6 <X> T_13_14.lc_trk_g2_6
 (26 11)  (680 235)  (680 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 235)  (681 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 235)  (682 235)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 235)  (683 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 235)  (685 235)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (686 235)  (686 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (689 235)  (689 235)  routing T_13_14.lc_trk_g0_7 <X> T_13_14.input_2_5
 (36 11)  (690 235)  (690 235)  LC_5 Logic Functioning bit
 (37 11)  (691 235)  (691 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (26 12)  (680 236)  (680 236)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (28 12)  (682 236)  (682 236)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 236)  (687 236)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (35 12)  (689 236)  (689 236)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.input_2_6
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (14 13)  (668 237)  (668 237)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g3_0
 (15 13)  (669 237)  (669 237)  routing T_13_14.tnl_op_0 <X> T_13_14.lc_trk_g3_0
 (17 13)  (671 237)  (671 237)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (28 13)  (682 237)  (682 237)  routing T_13_14.lc_trk_g2_4 <X> T_13_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 237)  (683 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (685 237)  (685 237)  routing T_13_14.lc_trk_g2_3 <X> T_13_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (686 237)  (686 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (689 237)  (689 237)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.input_2_6
 (46 13)  (700 237)  (700 237)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (14 14)  (668 238)  (668 238)  routing T_13_14.bnl_op_4 <X> T_13_14.lc_trk_g3_4
 (15 14)  (669 238)  (669 238)  routing T_13_14.tnl_op_5 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (25 14)  (679 238)  (679 238)  routing T_13_14.bnl_op_6 <X> T_13_14.lc_trk_g3_6
 (26 14)  (680 238)  (680 238)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 14)  (682 238)  (682 238)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 238)  (685 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 238)  (687 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 238)  (688 238)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_7/in_3
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (38 14)  (692 238)  (692 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (50 14)  (704 238)  (704 238)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (668 239)  (668 239)  routing T_13_14.bnl_op_4 <X> T_13_14.lc_trk_g3_4
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (18 15)  (672 239)  (672 239)  routing T_13_14.tnl_op_5 <X> T_13_14.lc_trk_g3_5
 (22 15)  (676 239)  (676 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (679 239)  (679 239)  routing T_13_14.bnl_op_6 <X> T_13_14.lc_trk_g3_6
 (26 15)  (680 239)  (680 239)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 239)  (681 239)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 239)  (682 239)  routing T_13_14.lc_trk_g3_6 <X> T_13_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 239)  (683 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g2_2 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (36 15)  (690 239)  (690 239)  LC_7 Logic Functioning bit
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (38 15)  (692 239)  (692 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (8 11)  (716 235)  (716 235)  routing T_14_14.sp4_h_r_7 <X> T_14_14.sp4_v_t_42
 (9 11)  (717 235)  (717 235)  routing T_14_14.sp4_h_r_7 <X> T_14_14.sp4_v_t_42


LogicTile_15_14

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (22 0)  (784 224)  (784 224)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 224)  (786 224)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g0_3
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 224)  (790 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 224)  (792 224)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 224)  (795 224)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (15 2)  (777 226)  (777 226)  routing T_15_14.bot_op_5 <X> T_15_14.lc_trk_g0_5
 (17 2)  (779 226)  (779 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 226)  (793 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (46 2)  (808 226)  (808 226)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (22 3)  (784 227)  (784 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (786 227)  (786 227)  routing T_15_14.bot_op_6 <X> T_15_14.lc_trk_g0_6
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 227)  (793 227)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (48 3)  (810 227)  (810 227)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (15 4)  (777 228)  (777 228)  routing T_15_14.bot_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (784 228)  (784 228)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 228)  (786 228)  routing T_15_14.bot_op_3 <X> T_15_14.lc_trk_g1_3
 (28 4)  (790 228)  (790 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 228)  (791 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 228)  (792 228)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 228)  (794 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 228)  (795 228)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 228)  (796 228)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 228)  (798 228)  LC_2 Logic Functioning bit
 (39 4)  (801 228)  (801 228)  LC_2 Logic Functioning bit
 (41 4)  (803 228)  (803 228)  LC_2 Logic Functioning bit
 (42 4)  (804 228)  (804 228)  LC_2 Logic Functioning bit
 (45 4)  (807 228)  (807 228)  LC_2 Logic Functioning bit
 (31 5)  (793 229)  (793 229)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 229)  (798 229)  LC_2 Logic Functioning bit
 (39 5)  (801 229)  (801 229)  LC_2 Logic Functioning bit
 (41 5)  (803 229)  (803 229)  LC_2 Logic Functioning bit
 (42 5)  (804 229)  (804 229)  LC_2 Logic Functioning bit
 (21 6)  (783 230)  (783 230)  routing T_15_14.wire_logic_cluster/lc_7/out <X> T_15_14.lc_trk_g1_7
 (22 6)  (784 230)  (784 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (791 230)  (791 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 230)  (792 230)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 230)  (794 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 230)  (796 230)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 230)  (797 230)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.input_2_3
 (40 6)  (802 230)  (802 230)  LC_3 Logic Functioning bit
 (26 7)  (788 231)  (788 231)  routing T_15_14.lc_trk_g0_3 <X> T_15_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 231)  (791 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 231)  (792 231)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 231)  (794 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (28 8)  (790 232)  (790 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 232)  (792 232)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 232)  (795 232)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (26 9)  (788 233)  (788 233)  routing T_15_14.lc_trk_g0_6 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 233)  (793 233)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 233)  (802 233)  LC_4 Logic Functioning bit
 (42 9)  (804 233)  (804 233)  LC_4 Logic Functioning bit
 (17 10)  (779 234)  (779 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 234)  (780 234)  routing T_15_14.bnl_op_5 <X> T_15_14.lc_trk_g2_5
 (25 10)  (787 234)  (787 234)  routing T_15_14.wire_logic_cluster/lc_6/out <X> T_15_14.lc_trk_g2_6
 (28 10)  (790 234)  (790 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 234)  (791 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 234)  (792 234)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 234)  (793 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 234)  (794 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 234)  (796 234)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 234)  (798 234)  LC_5 Logic Functioning bit
 (37 10)  (799 234)  (799 234)  LC_5 Logic Functioning bit
 (38 10)  (800 234)  (800 234)  LC_5 Logic Functioning bit
 (41 10)  (803 234)  (803 234)  LC_5 Logic Functioning bit
 (43 10)  (805 234)  (805 234)  LC_5 Logic Functioning bit
 (50 10)  (812 234)  (812 234)  Cascade bit: LH_LC05_inmux02_5

 (18 11)  (780 235)  (780 235)  routing T_15_14.bnl_op_5 <X> T_15_14.lc_trk_g2_5
 (22 11)  (784 235)  (784 235)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (792 235)  (792 235)  routing T_15_14.lc_trk_g2_6 <X> T_15_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 235)  (793 235)  routing T_15_14.lc_trk_g1_7 <X> T_15_14.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 235)  (798 235)  LC_5 Logic Functioning bit
 (37 11)  (799 235)  (799 235)  LC_5 Logic Functioning bit
 (38 11)  (800 235)  (800 235)  LC_5 Logic Functioning bit
 (41 11)  (803 235)  (803 235)  LC_5 Logic Functioning bit
 (43 11)  (805 235)  (805 235)  LC_5 Logic Functioning bit
 (21 12)  (783 236)  (783 236)  routing T_15_14.wire_logic_cluster/lc_3/out <X> T_15_14.lc_trk_g3_3
 (22 12)  (784 236)  (784 236)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 236)  (787 236)  routing T_15_14.wire_logic_cluster/lc_2/out <X> T_15_14.lc_trk_g3_2
 (28 12)  (790 236)  (790 236)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 236)  (791 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 236)  (792 236)  routing T_15_14.lc_trk_g2_5 <X> T_15_14.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 236)  (794 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 236)  (795 236)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 236)  (796 236)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 236)  (798 236)  LC_6 Logic Functioning bit
 (37 12)  (799 236)  (799 236)  LC_6 Logic Functioning bit
 (42 12)  (804 236)  (804 236)  LC_6 Logic Functioning bit
 (43 12)  (805 236)  (805 236)  LC_6 Logic Functioning bit
 (45 12)  (807 236)  (807 236)  LC_6 Logic Functioning bit
 (50 12)  (812 236)  (812 236)  Cascade bit: LH_LC06_inmux02_5

 (52 12)  (814 236)  (814 236)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (784 237)  (784 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 237)  (788 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 237)  (789 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 237)  (790 237)  routing T_15_14.lc_trk_g3_3 <X> T_15_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 237)  (791 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 237)  (793 237)  routing T_15_14.lc_trk_g3_2 <X> T_15_14.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 237)  (798 237)  LC_6 Logic Functioning bit
 (37 13)  (799 237)  (799 237)  LC_6 Logic Functioning bit
 (43 13)  (805 237)  (805 237)  LC_6 Logic Functioning bit
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g0_5 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 238)  (789 238)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 239)  (792 239)  routing T_15_14.lc_trk_g1_3 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (41 15)  (803 239)  (803 239)  LC_7 Logic Functioning bit
 (43 15)  (805 239)  (805 239)  LC_7 Logic Functioning bit


LogicTile_1_13

 (8 8)  (26 216)  (26 216)  routing T_1_13.sp4_v_b_1 <X> T_1_13.sp4_h_r_7
 (9 8)  (27 216)  (27 216)  routing T_1_13.sp4_v_b_1 <X> T_1_13.sp4_h_r_7
 (10 8)  (28 216)  (28 216)  routing T_1_13.sp4_v_b_1 <X> T_1_13.sp4_h_r_7


LogicTile_5_13

 (8 11)  (242 219)  (242 219)  routing T_5_13.sp4_h_l_42 <X> T_5_13.sp4_v_t_42


LogicTile_12_13

 (14 0)  (614 208)  (614 208)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g0_0
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (624 208)  (624 208)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g0_3
 (26 0)  (626 208)  (626 208)  routing T_12_13.lc_trk_g0_4 <X> T_12_13.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 208)  (628 208)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 208)  (631 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (17 1)  (617 209)  (617 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (621 209)  (621 209)  routing T_12_13.top_op_3 <X> T_12_13.lc_trk_g0_3
 (29 1)  (629 209)  (629 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 209)  (630 209)  routing T_12_13.lc_trk_g3_2 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 209)  (631 209)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (43 1)  (643 209)  (643 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_3 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 210)  (615 210)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (0 3)  (600 211)  (600 211)  routing T_12_13.glb_netwk_3 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (14 3)  (614 211)  (614 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (15 3)  (615 211)  (615 211)  routing T_12_13.top_op_4 <X> T_12_13.lc_trk_g0_4
 (17 3)  (617 211)  (617 211)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (618 211)  (618 211)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g0_5
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (623 211)  (623 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.sp4_h_r_6 <X> T_12_13.lc_trk_g0_6
 (15 4)  (615 212)  (615 212)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g1_1
 (17 4)  (617 212)  (617 212)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (26 4)  (626 212)  (626 212)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 212)  (627 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (18 5)  (618 213)  (618 213)  routing T_12_13.top_op_1 <X> T_12_13.lc_trk_g1_1
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g1_2
 (25 5)  (625 213)  (625 213)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 213)  (628 213)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (630 213)  (630 213)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (633 213)  (633 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_2
 (35 5)  (635 213)  (635 213)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (25 6)  (625 214)  (625 214)  routing T_12_13.wire_logic_cluster/lc_6/out <X> T_12_13.lc_trk_g1_6
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (36 6)  (636 214)  (636 214)  LC_3 Logic Functioning bit
 (39 6)  (639 214)  (639 214)  LC_3 Logic Functioning bit
 (41 6)  (641 214)  (641 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (22 7)  (622 215)  (622 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (626 215)  (626 215)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 215)  (628 215)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (633 215)  (633 215)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_3
 (35 7)  (635 215)  (635 215)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_3
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (38 7)  (638 215)  (638 215)  LC_3 Logic Functioning bit
 (40 7)  (640 215)  (640 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (5 8)  (605 216)  (605 216)  routing T_12_13.sp4_v_t_43 <X> T_12_13.sp4_h_r_6
 (21 8)  (621 216)  (621 216)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 216)  (627 216)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (37 8)  (637 216)  (637 216)  LC_4 Logic Functioning bit
 (38 8)  (638 216)  (638 216)  LC_4 Logic Functioning bit
 (39 8)  (639 216)  (639 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (624 217)  (624 217)  routing T_12_13.tnr_op_2 <X> T_12_13.lc_trk_g2_2
 (26 9)  (626 217)  (626 217)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 217)  (628 217)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 217)  (630 217)  routing T_12_13.lc_trk_g1_6 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (633 217)  (633 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_4
 (35 9)  (635 217)  (635 217)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.input_2_4
 (36 9)  (636 217)  (636 217)  LC_4 Logic Functioning bit
 (37 9)  (637 217)  (637 217)  LC_4 Logic Functioning bit
 (38 9)  (638 217)  (638 217)  LC_4 Logic Functioning bit
 (39 9)  (639 217)  (639 217)  LC_4 Logic Functioning bit
 (21 10)  (621 218)  (621 218)  routing T_12_13.wire_logic_cluster/lc_7/out <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 218)  (626 218)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 218)  (627 218)  routing T_12_13.lc_trk_g1_1 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (40 10)  (640 218)  (640 218)  LC_5 Logic Functioning bit
 (22 11)  (622 219)  (622 219)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (624 219)  (624 219)  routing T_12_13.tnr_op_6 <X> T_12_13.lc_trk_g2_6
 (26 11)  (626 219)  (626 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 219)  (628 219)  routing T_12_13.lc_trk_g3_6 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_3 input_2_5
 (33 11)  (633 219)  (633 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.input_2_5
 (25 12)  (625 220)  (625 220)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g3_2
 (27 12)  (627 220)  (627 220)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 220)  (628 220)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g3_4 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 220)  (634 220)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (622 221)  (622 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (42 13)  (642 221)  (642 221)  LC_6 Logic Functioning bit
 (26 14)  (626 222)  (626 222)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 14)  (628 222)  (628 222)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 222)  (629 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 222)  (630 222)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 222)  (632 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 222)  (633 222)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (637 222)  (637 222)  LC_7 Logic Functioning bit
 (39 14)  (639 222)  (639 222)  LC_7 Logic Functioning bit
 (40 14)  (640 222)  (640 222)  LC_7 Logic Functioning bit
 (42 14)  (642 222)  (642 222)  LC_7 Logic Functioning bit
 (45 14)  (645 222)  (645 222)  LC_7 Logic Functioning bit
 (50 14)  (650 222)  (650 222)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (615 223)  (615 223)  routing T_12_13.sp4_v_t_33 <X> T_12_13.lc_trk_g3_4
 (16 15)  (616 223)  (616 223)  routing T_12_13.sp4_v_t_33 <X> T_12_13.lc_trk_g3_4
 (17 15)  (617 223)  (617 223)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (622 223)  (622 223)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 223)  (623 223)  routing T_12_13.sp4_v_b_46 <X> T_12_13.lc_trk_g3_6
 (24 15)  (624 223)  (624 223)  routing T_12_13.sp4_v_b_46 <X> T_12_13.lc_trk_g3_6
 (26 15)  (626 223)  (626 223)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 223)  (628 223)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 223)  (629 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (630 223)  (630 223)  routing T_12_13.lc_trk_g2_6 <X> T_12_13.wire_logic_cluster/lc_7/in_1
 (31 15)  (631 223)  (631 223)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_7/in_3
 (38 15)  (638 223)  (638 223)  LC_7 Logic Functioning bit
 (41 15)  (641 223)  (641 223)  LC_7 Logic Functioning bit
 (43 15)  (643 223)  (643 223)  LC_7 Logic Functioning bit


LogicTile_13_13

 (3 0)  (657 208)  (657 208)  routing T_13_13.sp12_h_r_0 <X> T_13_13.sp12_v_b_0
 (3 1)  (657 209)  (657 209)  routing T_13_13.sp12_h_r_0 <X> T_13_13.sp12_v_b_0
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (25 1)  (679 209)  (679 209)  routing T_13_13.top_op_2 <X> T_13_13.lc_trk_g0_2
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (25 3)  (679 211)  (679 211)  routing T_13_13.top_op_6 <X> T_13_13.lc_trk_g0_6
 (4 6)  (658 214)  (658 214)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_38
 (14 6)  (668 214)  (668 214)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g1_4
 (25 6)  (679 214)  (679 214)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g1_6
 (5 7)  (659 215)  (659 215)  routing T_13_13.sp4_h_r_3 <X> T_13_13.sp4_v_t_38
 (17 7)  (671 215)  (671 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (678 215)  (678 215)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g1_6
 (26 8)  (680 216)  (680 216)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g1_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 216)  (685 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 216)  (688 216)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (41 8)  (695 216)  (695 216)  LC_4 Logic Functioning bit
 (43 8)  (697 216)  (697 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (47 8)  (701 216)  (701 216)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (680 217)  (680 217)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 217)  (683 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (685 217)  (685 217)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 217)  (686 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 217)  (689 217)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.input_2_4
 (36 9)  (690 217)  (690 217)  LC_4 Logic Functioning bit
 (37 9)  (691 217)  (691 217)  LC_4 Logic Functioning bit
 (38 9)  (692 217)  (692 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit


LogicTile_14_13

 (1 2)  (709 210)  (709 210)  routing T_14_13.glb_netwk_5 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_5 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (17 6)  (725 214)  (725 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 214)  (726 214)  routing T_14_13.wire_logic_cluster/lc_5/out <X> T_14_13.lc_trk_g1_5
 (31 10)  (739 218)  (739 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 218)  (742 218)  routing T_14_13.lc_trk_g1_5 <X> T_14_13.wire_logic_cluster/lc_5/in_3
 (40 10)  (748 218)  (748 218)  LC_5 Logic Functioning bit
 (41 10)  (749 218)  (749 218)  LC_5 Logic Functioning bit
 (42 10)  (750 218)  (750 218)  LC_5 Logic Functioning bit
 (43 10)  (751 218)  (751 218)  LC_5 Logic Functioning bit
 (45 10)  (753 218)  (753 218)  LC_5 Logic Functioning bit
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit


LogicTile_15_13

 (27 0)  (789 208)  (789 208)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_0
 (44 0)  (806 208)  (806 208)  LC_0 Logic Functioning bit
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (796 209)  (796 209)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.input_2_0
 (1 2)  (763 210)  (763 210)  routing T_15_13.glb_netwk_5 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (789 210)  (789 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 210)  (790 210)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (798 210)  (798 210)  LC_1 Logic Functioning bit
 (37 2)  (799 210)  (799 210)  LC_1 Logic Functioning bit
 (38 2)  (800 210)  (800 210)  LC_1 Logic Functioning bit
 (39 2)  (801 210)  (801 210)  LC_1 Logic Functioning bit
 (44 2)  (806 210)  (806 210)  LC_1 Logic Functioning bit
 (45 2)  (807 210)  (807 210)  LC_1 Logic Functioning bit
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_5 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (8 3)  (770 211)  (770 211)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_36
 (9 3)  (771 211)  (771 211)  routing T_15_13.sp4_h_r_1 <X> T_15_13.sp4_v_t_36
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (41 3)  (803 211)  (803 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (43 3)  (805 211)  (805 211)  LC_1 Logic Functioning bit
 (21 4)  (783 212)  (783 212)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 212)  (789 212)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 212)  (792 212)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (798 212)  (798 212)  LC_2 Logic Functioning bit
 (37 4)  (799 212)  (799 212)  LC_2 Logic Functioning bit
 (38 4)  (800 212)  (800 212)  LC_2 Logic Functioning bit
 (39 4)  (801 212)  (801 212)  LC_2 Logic Functioning bit
 (44 4)  (806 212)  (806 212)  LC_2 Logic Functioning bit
 (22 5)  (784 213)  (784 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 213)  (786 213)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g1_2
 (25 5)  (787 213)  (787 213)  routing T_15_13.top_op_2 <X> T_15_13.lc_trk_g1_2
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (36 5)  (798 213)  (798 213)  LC_2 Logic Functioning bit
 (37 5)  (799 213)  (799 213)  LC_2 Logic Functioning bit
 (38 5)  (800 213)  (800 213)  LC_2 Logic Functioning bit
 (39 5)  (801 213)  (801 213)  LC_2 Logic Functioning bit
 (15 6)  (777 214)  (777 214)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 214)  (780 214)  routing T_15_13.lft_op_5 <X> T_15_13.lc_trk_g1_5
 (25 6)  (787 214)  (787 214)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g1_6
 (27 6)  (789 214)  (789 214)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (44 6)  (806 214)  (806 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (41 7)  (803 215)  (803 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (43 7)  (805 215)  (805 215)  LC_3 Logic Functioning bit
 (28 8)  (790 216)  (790 216)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 216)  (791 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 216)  (792 216)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (794 216)  (794 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (799 216)  (799 216)  LC_4 Logic Functioning bit
 (39 8)  (801 216)  (801 216)  LC_4 Logic Functioning bit
 (41 8)  (803 216)  (803 216)  LC_4 Logic Functioning bit
 (43 8)  (805 216)  (805 216)  LC_4 Logic Functioning bit
 (37 9)  (799 217)  (799 217)  LC_4 Logic Functioning bit
 (39 9)  (801 217)  (801 217)  LC_4 Logic Functioning bit
 (41 9)  (803 217)  (803 217)  LC_4 Logic Functioning bit
 (43 9)  (805 217)  (805 217)  LC_4 Logic Functioning bit
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g2_5
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 218)  (790 218)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 218)  (792 218)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 218)  (793 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 218)  (796 218)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 218)  (798 218)  LC_5 Logic Functioning bit
 (37 10)  (799 218)  (799 218)  LC_5 Logic Functioning bit
 (42 10)  (804 218)  (804 218)  LC_5 Logic Functioning bit
 (43 10)  (805 218)  (805 218)  LC_5 Logic Functioning bit
 (45 10)  (807 218)  (807 218)  LC_5 Logic Functioning bit
 (50 10)  (812 218)  (812 218)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 219)  (789 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 219)  (799 219)  LC_5 Logic Functioning bit
 (42 11)  (804 219)  (804 219)  LC_5 Logic Functioning bit
 (43 11)  (805 219)  (805 219)  LC_5 Logic Functioning bit
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.wire_logic_cluster/lc_1/out <X> T_15_13.lc_trk_g3_1
 (25 12)  (787 220)  (787 220)  routing T_15_13.wire_logic_cluster/lc_2/out <X> T_15_13.lc_trk_g3_2
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (27 12)  (789 220)  (789 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 220)  (793 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 220)  (796 220)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 220)  (797 220)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_6
 (37 12)  (799 220)  (799 220)  LC_6 Logic Functioning bit
 (39 12)  (801 220)  (801 220)  LC_6 Logic Functioning bit
 (41 12)  (803 220)  (803 220)  LC_6 Logic Functioning bit
 (45 12)  (807 220)  (807 220)  LC_6 Logic Functioning bit
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (789 221)  (789 221)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (795 221)  (795 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_6
 (34 13)  (796 221)  (796 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_6
 (35 13)  (797 221)  (797 221)  routing T_15_13.lc_trk_g3_7 <X> T_15_13.input_2_6
 (37 13)  (799 221)  (799 221)  LC_6 Logic Functioning bit
 (39 13)  (801 221)  (801 221)  LC_6 Logic Functioning bit
 (41 13)  (803 221)  (803 221)  LC_6 Logic Functioning bit
 (43 13)  (805 221)  (805 221)  LC_6 Logic Functioning bit
 (21 14)  (783 222)  (783 222)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g3_7
 (22 14)  (784 222)  (784 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 222)  (797 222)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.input_2_7
 (26 15)  (788 223)  (788 223)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 15)  (789 223)  (789 223)  routing T_15_13.lc_trk_g1_2 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 223)  (792 223)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 223)  (794 223)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (795 223)  (795 223)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.input_2_7
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (19 13)  (835 221)  (835 221)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_13

 (6 7)  (880 215)  (880 215)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_h_l_38
 (4 14)  (878 222)  (878 222)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_44
 (6 14)  (880 222)  (880 222)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_44
 (5 15)  (879 223)  (879 223)  routing T_17_13.sp4_h_r_3 <X> T_17_13.sp4_v_t_44


LogicTile_18_13

 (19 15)  (947 223)  (947 223)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_13

 (3 3)  (1459 211)  (1459 211)  routing T_28_13.sp12_v_b_0 <X> T_28_13.sp12_h_l_23


LogicTile_4_12

 (11 2)  (191 194)  (191 194)  routing T_4_12.sp4_v_b_11 <X> T_4_12.sp4_v_t_39
 (12 3)  (192 195)  (192 195)  routing T_4_12.sp4_v_b_11 <X> T_4_12.sp4_v_t_39


LogicTile_13_12

 (27 0)  (681 192)  (681 192)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 192)  (683 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 192)  (686 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 192)  (690 192)  LC_0 Logic Functioning bit
 (37 0)  (691 192)  (691 192)  LC_0 Logic Functioning bit
 (38 0)  (692 192)  (692 192)  LC_0 Logic Functioning bit
 (39 0)  (693 192)  (693 192)  LC_0 Logic Functioning bit
 (44 0)  (698 192)  (698 192)  LC_0 Logic Functioning bit
 (46 0)  (700 192)  (700 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (684 193)  (684 193)  routing T_13_12.lc_trk_g1_2 <X> T_13_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (694 193)  (694 193)  LC_0 Logic Functioning bit
 (41 1)  (695 193)  (695 193)  LC_0 Logic Functioning bit
 (42 1)  (696 193)  (696 193)  LC_0 Logic Functioning bit
 (43 1)  (697 193)  (697 193)  LC_0 Logic Functioning bit
 (49 1)  (703 193)  (703 193)  Carry_In_Mux bit 

 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 194)  (682 194)  routing T_13_12.lc_trk_g3_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (44 2)  (698 194)  (698 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (21 4)  (675 196)  (675 196)  routing T_13_12.wire_logic_cluster/lc_3/out <X> T_13_12.lc_trk_g1_3
 (22 4)  (676 196)  (676 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (28 4)  (682 196)  (682 196)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 196)  (683 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (684 196)  (684 196)  routing T_13_12.lc_trk_g2_5 <X> T_13_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (686 196)  (686 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 196)  (690 196)  LC_2 Logic Functioning bit
 (37 4)  (691 196)  (691 196)  LC_2 Logic Functioning bit
 (38 4)  (692 196)  (692 196)  LC_2 Logic Functioning bit
 (39 4)  (693 196)  (693 196)  LC_2 Logic Functioning bit
 (44 4)  (698 196)  (698 196)  LC_2 Logic Functioning bit
 (22 5)  (676 197)  (676 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (677 197)  (677 197)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g1_2
 (24 5)  (678 197)  (678 197)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g1_2
 (25 5)  (679 197)  (679 197)  routing T_13_12.sp4_h_r_2 <X> T_13_12.lc_trk_g1_2
 (40 5)  (694 197)  (694 197)  LC_2 Logic Functioning bit
 (41 5)  (695 197)  (695 197)  LC_2 Logic Functioning bit
 (42 5)  (696 197)  (696 197)  LC_2 Logic Functioning bit
 (43 5)  (697 197)  (697 197)  LC_2 Logic Functioning bit
 (21 6)  (675 198)  (675 198)  routing T_13_12.wire_logic_cluster/lc_7/out <X> T_13_12.lc_trk_g1_7
 (22 6)  (676 198)  (676 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 198)  (681 198)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 198)  (683 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 198)  (686 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 198)  (690 198)  LC_3 Logic Functioning bit
 (37 6)  (691 198)  (691 198)  LC_3 Logic Functioning bit
 (38 6)  (692 198)  (692 198)  LC_3 Logic Functioning bit
 (39 6)  (693 198)  (693 198)  LC_3 Logic Functioning bit
 (44 6)  (698 198)  (698 198)  LC_3 Logic Functioning bit
 (45 6)  (699 198)  (699 198)  LC_3 Logic Functioning bit
 (30 7)  (684 199)  (684 199)  routing T_13_12.lc_trk_g1_3 <X> T_13_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 199)  (694 199)  LC_3 Logic Functioning bit
 (41 7)  (695 199)  (695 199)  LC_3 Logic Functioning bit
 (42 7)  (696 199)  (696 199)  LC_3 Logic Functioning bit
 (43 7)  (697 199)  (697 199)  LC_3 Logic Functioning bit
 (27 8)  (681 200)  (681 200)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 200)  (682 200)  routing T_13_12.lc_trk_g3_0 <X> T_13_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 200)  (683 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 200)  (686 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 200)  (690 200)  LC_4 Logic Functioning bit
 (37 8)  (691 200)  (691 200)  LC_4 Logic Functioning bit
 (38 8)  (692 200)  (692 200)  LC_4 Logic Functioning bit
 (39 8)  (693 200)  (693 200)  LC_4 Logic Functioning bit
 (44 8)  (698 200)  (698 200)  LC_4 Logic Functioning bit
 (40 9)  (694 201)  (694 201)  LC_4 Logic Functioning bit
 (41 9)  (695 201)  (695 201)  LC_4 Logic Functioning bit
 (42 9)  (696 201)  (696 201)  LC_4 Logic Functioning bit
 (43 9)  (697 201)  (697 201)  LC_4 Logic Functioning bit
 (15 10)  (669 202)  (669 202)  routing T_13_12.rgt_op_5 <X> T_13_12.lc_trk_g2_5
 (17 10)  (671 202)  (671 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 202)  (672 202)  routing T_13_12.rgt_op_5 <X> T_13_12.lc_trk_g2_5
 (21 10)  (675 202)  (675 202)  routing T_13_12.rgt_op_7 <X> T_13_12.lc_trk_g2_7
 (22 10)  (676 202)  (676 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (678 202)  (678 202)  routing T_13_12.rgt_op_7 <X> T_13_12.lc_trk_g2_7
 (25 10)  (679 202)  (679 202)  routing T_13_12.rgt_op_6 <X> T_13_12.lc_trk_g2_6
 (28 10)  (682 202)  (682 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 202)  (683 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 202)  (684 202)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 202)  (686 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 202)  (690 202)  LC_5 Logic Functioning bit
 (37 10)  (691 202)  (691 202)  LC_5 Logic Functioning bit
 (38 10)  (692 202)  (692 202)  LC_5 Logic Functioning bit
 (39 10)  (693 202)  (693 202)  LC_5 Logic Functioning bit
 (44 10)  (698 202)  (698 202)  LC_5 Logic Functioning bit
 (22 11)  (676 203)  (676 203)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (678 203)  (678 203)  routing T_13_12.rgt_op_6 <X> T_13_12.lc_trk_g2_6
 (30 11)  (684 203)  (684 203)  routing T_13_12.lc_trk_g2_6 <X> T_13_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 203)  (694 203)  LC_5 Logic Functioning bit
 (41 11)  (695 203)  (695 203)  LC_5 Logic Functioning bit
 (42 11)  (696 203)  (696 203)  LC_5 Logic Functioning bit
 (43 11)  (697 203)  (697 203)  LC_5 Logic Functioning bit
 (14 12)  (668 204)  (668 204)  routing T_13_12.rgt_op_0 <X> T_13_12.lc_trk_g3_0
 (17 12)  (671 204)  (671 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 204)  (672 204)  routing T_13_12.wire_logic_cluster/lc_1/out <X> T_13_12.lc_trk_g3_1
 (28 12)  (682 204)  (682 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 204)  (683 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 204)  (684 204)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 204)  (686 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 204)  (690 204)  LC_6 Logic Functioning bit
 (37 12)  (691 204)  (691 204)  LC_6 Logic Functioning bit
 (38 12)  (692 204)  (692 204)  LC_6 Logic Functioning bit
 (39 12)  (693 204)  (693 204)  LC_6 Logic Functioning bit
 (44 12)  (698 204)  (698 204)  LC_6 Logic Functioning bit
 (15 13)  (669 205)  (669 205)  routing T_13_12.rgt_op_0 <X> T_13_12.lc_trk_g3_0
 (17 13)  (671 205)  (671 205)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (30 13)  (684 205)  (684 205)  routing T_13_12.lc_trk_g2_7 <X> T_13_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 205)  (694 205)  LC_6 Logic Functioning bit
 (41 13)  (695 205)  (695 205)  LC_6 Logic Functioning bit
 (42 13)  (696 205)  (696 205)  LC_6 Logic Functioning bit
 (43 13)  (697 205)  (697 205)  LC_6 Logic Functioning bit
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 206)  (684 206)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (41 14)  (695 206)  (695 206)  LC_7 Logic Functioning bit
 (43 14)  (697 206)  (697 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (30 15)  (684 207)  (684 207)  routing T_13_12.lc_trk_g1_7 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit
 (41 15)  (695 207)  (695 207)  LC_7 Logic Functioning bit
 (43 15)  (697 207)  (697 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 192)  (739 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 192)  (742 192)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.input_2_0
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (45 0)  (753 192)  (753 192)  LC_0 Logic Functioning bit
 (27 1)  (735 193)  (735 193)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 193)  (737 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (744 193)  (744 193)  LC_0 Logic Functioning bit
 (37 1)  (745 193)  (745 193)  LC_0 Logic Functioning bit
 (38 1)  (746 193)  (746 193)  LC_0 Logic Functioning bit
 (39 1)  (747 193)  (747 193)  LC_0 Logic Functioning bit
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 194)  (723 194)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g0_5
 (17 2)  (725 194)  (725 194)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 194)  (726 194)  routing T_14_12.lft_op_5 <X> T_14_12.lc_trk_g0_5
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (15 3)  (723 195)  (723 195)  routing T_14_12.bot_op_4 <X> T_14_12.lc_trk_g0_4
 (17 3)  (725 195)  (725 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 4)  (722 196)  (722 196)  routing T_14_12.wire_logic_cluster/lc_0/out <X> T_14_12.lc_trk_g1_0
 (15 4)  (723 196)  (723 196)  routing T_14_12.bot_op_1 <X> T_14_12.lc_trk_g1_1
 (17 4)  (725 196)  (725 196)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (733 196)  (733 196)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (17 5)  (725 197)  (725 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 197)  (732 197)  routing T_14_12.lft_op_2 <X> T_14_12.lc_trk_g1_2
 (14 6)  (722 198)  (722 198)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (732 198)  (732 198)  routing T_14_12.bot_op_7 <X> T_14_12.lc_trk_g1_7
 (25 6)  (733 198)  (733 198)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g1_6
 (15 7)  (723 199)  (723 199)  routing T_14_12.lft_op_4 <X> T_14_12.lc_trk_g1_4
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.lft_op_6 <X> T_14_12.lc_trk_g1_6
 (26 8)  (734 200)  (734 200)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 200)  (742 200)  routing T_14_12.lc_trk_g1_0 <X> T_14_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 200)  (743 200)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_4
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (27 9)  (735 201)  (735 201)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 201)  (736 201)  routing T_14_12.lc_trk_g3_5 <X> T_14_12.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 201)  (737 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (740 201)  (740 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_7 input_2_4
 (34 9)  (742 201)  (742 201)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_4
 (35 9)  (743 201)  (743 201)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.input_2_4
 (15 10)  (723 202)  (723 202)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g2_5
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 202)  (739 202)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (43 10)  (751 202)  (751 202)  LC_5 Logic Functioning bit
 (45 10)  (753 202)  (753 202)  LC_5 Logic Functioning bit
 (50 10)  (758 202)  (758 202)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (734 203)  (734 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 203)  (735 203)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 203)  (737 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (39 11)  (747 203)  (747 203)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 204)  (739 204)  routing T_14_12.lc_trk_g0_5 <X> T_14_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 204)  (743 204)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.input_2_6
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (27 13)  (735 205)  (735 205)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 205)  (737 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 205)  (740 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (36 13)  (744 205)  (744 205)  LC_6 Logic Functioning bit
 (37 13)  (745 205)  (745 205)  LC_6 Logic Functioning bit
 (38 13)  (746 205)  (746 205)  LC_6 Logic Functioning bit
 (39 13)  (747 205)  (747 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g3_4
 (17 14)  (725 206)  (725 206)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 206)  (726 206)  routing T_14_12.wire_logic_cluster/lc_5/out <X> T_14_12.lc_trk_g3_5
 (26 14)  (734 206)  (734 206)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_1 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 206)  (739 206)  routing T_14_12.lc_trk_g0_4 <X> T_14_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (743 206)  (743 206)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_7
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (42 14)  (750 206)  (750 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (27 15)  (735 207)  (735 207)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 207)  (736 207)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 207)  (737 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 207)  (740 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (742 207)  (742 207)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_7
 (35 15)  (743 207)  (743 207)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_7
 (36 15)  (744 207)  (744 207)  LC_7 Logic Functioning bit
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (14 6)  (776 198)  (776 198)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g1_4
 (15 7)  (777 199)  (777 199)  routing T_15_12.lft_op_4 <X> T_15_12.lc_trk_g1_4
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (14 8)  (776 200)  (776 200)  routing T_15_12.sp4_h_r_40 <X> T_15_12.lc_trk_g2_0
 (14 9)  (776 201)  (776 201)  routing T_15_12.sp4_h_r_40 <X> T_15_12.lc_trk_g2_0
 (15 9)  (777 201)  (777 201)  routing T_15_12.sp4_h_r_40 <X> T_15_12.lc_trk_g2_0
 (16 9)  (778 201)  (778 201)  routing T_15_12.sp4_h_r_40 <X> T_15_12.lc_trk_g2_0
 (17 9)  (779 201)  (779 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 202)  (789 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 202)  (790 202)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 202)  (795 202)  routing T_15_12.lc_trk_g2_0 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 202)  (797 202)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.input_2_5
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (46 10)  (808 202)  (808 202)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (27 11)  (789 203)  (789 203)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 203)  (790 203)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.bnl_op_1 <X> T_15_12.lc_trk_g3_1
 (18 13)  (780 205)  (780 205)  routing T_15_12.bnl_op_1 <X> T_15_12.lc_trk_g3_1
 (14 14)  (776 206)  (776 206)  routing T_15_12.bnl_op_4 <X> T_15_12.lc_trk_g3_4
 (14 15)  (776 207)  (776 207)  routing T_15_12.bnl_op_4 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4


IO_Tile_0_11

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_11

 (28 0)  (682 176)  (682 176)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 176)  (683 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (44 0)  (698 176)  (698 176)  LC_0 Logic Functioning bit
 (30 1)  (684 177)  (684 177)  routing T_13_11.lc_trk_g2_3 <X> T_13_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 177)  (686 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (687 177)  (687 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_0
 (35 1)  (689 177)  (689 177)  routing T_13_11.lc_trk_g2_2 <X> T_13_11.input_2_0
 (0 2)  (654 178)  (654 178)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (2 2)  (656 178)  (656 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 178)  (681 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 178)  (682 178)  routing T_13_11.lc_trk_g3_1 <X> T_13_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 178)  (683 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 178)  (686 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 178)  (690 178)  LC_1 Logic Functioning bit
 (37 2)  (691 178)  (691 178)  LC_1 Logic Functioning bit
 (38 2)  (692 178)  (692 178)  LC_1 Logic Functioning bit
 (39 2)  (693 178)  (693 178)  LC_1 Logic Functioning bit
 (44 2)  (698 178)  (698 178)  LC_1 Logic Functioning bit
 (45 2)  (699 178)  (699 178)  LC_1 Logic Functioning bit
 (0 3)  (654 179)  (654 179)  routing T_13_11.glb_netwk_3 <X> T_13_11.wire_logic_cluster/lc_7/clk
 (40 3)  (694 179)  (694 179)  LC_1 Logic Functioning bit
 (41 3)  (695 179)  (695 179)  LC_1 Logic Functioning bit
 (42 3)  (696 179)  (696 179)  LC_1 Logic Functioning bit
 (43 3)  (697 179)  (697 179)  LC_1 Logic Functioning bit
 (21 4)  (675 180)  (675 180)  routing T_13_11.wire_logic_cluster/lc_3/out <X> T_13_11.lc_trk_g1_3
 (22 4)  (676 180)  (676 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 180)  (679 180)  routing T_13_11.wire_logic_cluster/lc_2/out <X> T_13_11.lc_trk_g1_2
 (27 4)  (681 180)  (681 180)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 180)  (683 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 180)  (686 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 180)  (690 180)  LC_2 Logic Functioning bit
 (37 4)  (691 180)  (691 180)  LC_2 Logic Functioning bit
 (38 4)  (692 180)  (692 180)  LC_2 Logic Functioning bit
 (39 4)  (693 180)  (693 180)  LC_2 Logic Functioning bit
 (44 4)  (698 180)  (698 180)  LC_2 Logic Functioning bit
 (45 4)  (699 180)  (699 180)  LC_2 Logic Functioning bit
 (22 5)  (676 181)  (676 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 181)  (684 181)  routing T_13_11.lc_trk_g1_2 <X> T_13_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 181)  (694 181)  LC_2 Logic Functioning bit
 (41 5)  (695 181)  (695 181)  LC_2 Logic Functioning bit
 (42 5)  (696 181)  (696 181)  LC_2 Logic Functioning bit
 (43 5)  (697 181)  (697 181)  LC_2 Logic Functioning bit
 (21 6)  (675 182)  (675 182)  routing T_13_11.wire_logic_cluster/lc_7/out <X> T_13_11.lc_trk_g1_7
 (22 6)  (676 182)  (676 182)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (679 182)  (679 182)  routing T_13_11.wire_logic_cluster/lc_6/out <X> T_13_11.lc_trk_g1_6
 (27 6)  (681 182)  (681 182)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 182)  (683 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 182)  (686 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 182)  (690 182)  LC_3 Logic Functioning bit
 (37 6)  (691 182)  (691 182)  LC_3 Logic Functioning bit
 (38 6)  (692 182)  (692 182)  LC_3 Logic Functioning bit
 (39 6)  (693 182)  (693 182)  LC_3 Logic Functioning bit
 (44 6)  (698 182)  (698 182)  LC_3 Logic Functioning bit
 (45 6)  (699 182)  (699 182)  LC_3 Logic Functioning bit
 (22 7)  (676 183)  (676 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 183)  (684 183)  routing T_13_11.lc_trk_g1_3 <X> T_13_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 183)  (694 183)  LC_3 Logic Functioning bit
 (41 7)  (695 183)  (695 183)  LC_3 Logic Functioning bit
 (42 7)  (696 183)  (696 183)  LC_3 Logic Functioning bit
 (43 7)  (697 183)  (697 183)  LC_3 Logic Functioning bit
 (21 8)  (675 184)  (675 184)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g2_3
 (22 8)  (676 184)  (676 184)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (678 184)  (678 184)  routing T_13_11.rgt_op_3 <X> T_13_11.lc_trk_g2_3
 (25 8)  (679 184)  (679 184)  routing T_13_11.rgt_op_2 <X> T_13_11.lc_trk_g2_2
 (28 8)  (682 184)  (682 184)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 184)  (683 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 184)  (684 184)  routing T_13_11.lc_trk_g2_5 <X> T_13_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 184)  (686 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 184)  (690 184)  LC_4 Logic Functioning bit
 (37 8)  (691 184)  (691 184)  LC_4 Logic Functioning bit
 (38 8)  (692 184)  (692 184)  LC_4 Logic Functioning bit
 (39 8)  (693 184)  (693 184)  LC_4 Logic Functioning bit
 (44 8)  (698 184)  (698 184)  LC_4 Logic Functioning bit
 (22 9)  (676 185)  (676 185)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (678 185)  (678 185)  routing T_13_11.rgt_op_2 <X> T_13_11.lc_trk_g2_2
 (40 9)  (694 185)  (694 185)  LC_4 Logic Functioning bit
 (41 9)  (695 185)  (695 185)  LC_4 Logic Functioning bit
 (42 9)  (696 185)  (696 185)  LC_4 Logic Functioning bit
 (43 9)  (697 185)  (697 185)  LC_4 Logic Functioning bit
 (15 10)  (669 186)  (669 186)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g2_5
 (17 10)  (671 186)  (671 186)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (672 186)  (672 186)  routing T_13_11.rgt_op_5 <X> T_13_11.lc_trk_g2_5
 (27 10)  (681 186)  (681 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 186)  (682 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 186)  (683 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 186)  (684 186)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 186)  (686 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 186)  (690 186)  LC_5 Logic Functioning bit
 (37 10)  (691 186)  (691 186)  LC_5 Logic Functioning bit
 (38 10)  (692 186)  (692 186)  LC_5 Logic Functioning bit
 (39 10)  (693 186)  (693 186)  LC_5 Logic Functioning bit
 (44 10)  (698 186)  (698 186)  LC_5 Logic Functioning bit
 (30 11)  (684 187)  (684 187)  routing T_13_11.lc_trk_g3_7 <X> T_13_11.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 187)  (694 187)  LC_5 Logic Functioning bit
 (41 11)  (695 187)  (695 187)  LC_5 Logic Functioning bit
 (42 11)  (696 187)  (696 187)  LC_5 Logic Functioning bit
 (43 11)  (697 187)  (697 187)  LC_5 Logic Functioning bit
 (13 12)  (667 188)  (667 188)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_b_11
 (17 12)  (671 188)  (671 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 188)  (672 188)  routing T_13_11.wire_logic_cluster/lc_1/out <X> T_13_11.lc_trk_g3_1
 (27 12)  (681 188)  (681 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 188)  (683 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 188)  (684 188)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 188)  (686 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 188)  (690 188)  LC_6 Logic Functioning bit
 (37 12)  (691 188)  (691 188)  LC_6 Logic Functioning bit
 (38 12)  (692 188)  (692 188)  LC_6 Logic Functioning bit
 (39 12)  (693 188)  (693 188)  LC_6 Logic Functioning bit
 (44 12)  (698 188)  (698 188)  LC_6 Logic Functioning bit
 (45 12)  (699 188)  (699 188)  LC_6 Logic Functioning bit
 (12 13)  (666 189)  (666 189)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_b_11
 (30 13)  (684 189)  (684 189)  routing T_13_11.lc_trk_g1_6 <X> T_13_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 189)  (694 189)  LC_6 Logic Functioning bit
 (41 13)  (695 189)  (695 189)  LC_6 Logic Functioning bit
 (42 13)  (696 189)  (696 189)  LC_6 Logic Functioning bit
 (43 13)  (697 189)  (697 189)  LC_6 Logic Functioning bit
 (21 14)  (675 190)  (675 190)  routing T_13_11.rgt_op_7 <X> T_13_11.lc_trk_g3_7
 (22 14)  (676 190)  (676 190)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (678 190)  (678 190)  routing T_13_11.rgt_op_7 <X> T_13_11.lc_trk_g3_7
 (27 14)  (681 190)  (681 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 190)  (683 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 190)  (684 190)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 190)  (686 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 190)  (690 190)  LC_7 Logic Functioning bit
 (37 14)  (691 190)  (691 190)  LC_7 Logic Functioning bit
 (38 14)  (692 190)  (692 190)  LC_7 Logic Functioning bit
 (39 14)  (693 190)  (693 190)  LC_7 Logic Functioning bit
 (44 14)  (698 190)  (698 190)  LC_7 Logic Functioning bit
 (45 14)  (699 190)  (699 190)  LC_7 Logic Functioning bit
 (30 15)  (684 191)  (684 191)  routing T_13_11.lc_trk_g1_7 <X> T_13_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 191)  (694 191)  LC_7 Logic Functioning bit
 (41 15)  (695 191)  (695 191)  LC_7 Logic Functioning bit
 (42 15)  (696 191)  (696 191)  LC_7 Logic Functioning bit
 (43 15)  (697 191)  (697 191)  LC_7 Logic Functioning bit


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 176)  (726 176)  routing T_14_11.lft_op_1 <X> T_14_11.lc_trk_g0_1
 (26 0)  (734 176)  (734 176)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 177)  (736 177)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (40 1)  (748 177)  (748 177)  LC_0 Logic Functioning bit
 (42 1)  (750 177)  (750 177)  LC_0 Logic Functioning bit
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (722 178)  (722 178)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g0_4
 (15 2)  (723 178)  (723 178)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g0_5
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (726 178)  (726 178)  routing T_14_11.lft_op_5 <X> T_14_11.lc_trk_g0_5
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (25 2)  (733 178)  (733 178)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g0_6
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 178)  (736 178)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 178)  (741 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 178)  (742 178)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (50 2)  (758 178)  (758 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (15 3)  (723 179)  (723 179)  routing T_14_11.lft_op_4 <X> T_14_11.lc_trk_g0_4
 (17 3)  (725 179)  (725 179)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (21 3)  (729 179)  (729 179)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (22 3)  (730 179)  (730 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 179)  (732 179)  routing T_14_11.lft_op_6 <X> T_14_11.lc_trk_g0_6
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 3)  (735 179)  (735 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 179)  (738 179)  routing T_14_11.lc_trk_g3_3 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 180)  (726 180)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g1_1
 (21 4)  (729 180)  (729 180)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (732 180)  (732 180)  routing T_14_11.lft_op_3 <X> T_14_11.lc_trk_g1_3
 (25 4)  (733 180)  (733 180)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g1_2
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (738 180)  (738 180)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 180)  (741 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (34 4)  (742 180)  (742 180)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (40 4)  (748 180)  (748 180)  LC_2 Logic Functioning bit
 (41 4)  (749 180)  (749 180)  LC_2 Logic Functioning bit
 (42 4)  (750 180)  (750 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.lft_op_2 <X> T_14_11.lc_trk_g1_2
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (21 6)  (729 182)  (729 182)  routing T_14_11.lft_op_7 <X> T_14_11.lc_trk_g1_7
 (22 6)  (730 182)  (730 182)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (732 182)  (732 182)  routing T_14_11.lft_op_7 <X> T_14_11.lc_trk_g1_7
 (31 6)  (739 182)  (739 182)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (41 6)  (749 182)  (749 182)  LC_3 Logic Functioning bit
 (42 6)  (750 182)  (750 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (14 7)  (722 183)  (722 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (15 7)  (723 183)  (723 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (732 183)  (732 183)  routing T_14_11.top_op_6 <X> T_14_11.lc_trk_g1_6
 (25 7)  (733 183)  (733 183)  routing T_14_11.top_op_6 <X> T_14_11.lc_trk_g1_6
 (26 7)  (734 183)  (734 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 183)  (735 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 183)  (739 183)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (37 7)  (745 183)  (745 183)  LC_3 Logic Functioning bit
 (38 7)  (746 183)  (746 183)  LC_3 Logic Functioning bit
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (51 7)  (759 183)  (759 183)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (35 8)  (743 184)  (743 184)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_4
 (26 9)  (734 185)  (734 185)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (27 9)  (735 185)  (735 185)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 185)  (739 185)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 185)  (740 185)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (743 185)  (743 185)  routing T_14_11.lc_trk_g0_6 <X> T_14_11.input_2_4
 (38 9)  (746 185)  (746 185)  LC_4 Logic Functioning bit
 (14 10)  (722 186)  (722 186)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g2_4
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => tnl_op_7 lc_trk_g2_7
 (24 10)  (732 186)  (732 186)  routing T_14_11.tnl_op_7 <X> T_14_11.lc_trk_g2_7
 (25 10)  (733 186)  (733 186)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g2_6
 (26 10)  (734 186)  (734 186)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g0_4 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (50 10)  (758 186)  (758 186)  Cascade bit: LH_LC05_inmux02_5

 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g2_4
 (21 11)  (729 187)  (729 187)  routing T_14_11.tnl_op_7 <X> T_14_11.lc_trk_g2_7
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 187)  (731 187)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g2_6
 (25 11)  (733 187)  (733 187)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g2_6
 (27 11)  (735 187)  (735 187)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (38 11)  (746 187)  (746 187)  LC_5 Logic Functioning bit
 (39 11)  (747 187)  (747 187)  LC_5 Logic Functioning bit
 (15 12)  (723 188)  (723 188)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (730 188)  (730 188)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (732 188)  (732 188)  routing T_14_11.tnl_op_3 <X> T_14_11.lc_trk_g3_3
 (25 12)  (733 188)  (733 188)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g3_2
 (26 12)  (734 188)  (734 188)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 188)  (741 188)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (743 188)  (743 188)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (40 12)  (748 188)  (748 188)  LC_6 Logic Functioning bit
 (18 13)  (726 189)  (726 189)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g3_1
 (21 13)  (729 189)  (729 189)  routing T_14_11.tnl_op_3 <X> T_14_11.lc_trk_g3_3
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (734 189)  (734 189)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (739 189)  (739 189)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 189)  (741 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g3_5
 (25 14)  (733 190)  (733 190)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g3_6
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (27 14)  (735 190)  (735 190)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (739 190)  (739 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (741 190)  (741 190)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (743 190)  (743 190)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.input_2_7
 (37 14)  (745 190)  (745 190)  LC_7 Logic Functioning bit
 (42 14)  (750 190)  (750 190)  LC_7 Logic Functioning bit
 (43 14)  (751 190)  (751 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (27 15)  (735 191)  (735 191)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (740 191)  (740 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_5 input_2_7
 (36 15)  (744 191)  (744 191)  LC_7 Logic Functioning bit
 (37 15)  (745 191)  (745 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit
 (43 15)  (751 191)  (751 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (15 4)  (777 180)  (777 180)  routing T_15_11.lft_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 180)  (780 180)  routing T_15_11.lft_op_1 <X> T_15_11.lc_trk_g1_1
 (14 6)  (776 182)  (776 182)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (15 7)  (777 183)  (777 183)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 186)  (790 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 186)  (792 186)  routing T_15_11.lc_trk_g3_5 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 186)  (796 186)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 186)  (797 186)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_5
 (38 10)  (800 186)  (800 186)  LC_5 Logic Functioning bit
 (41 10)  (803 186)  (803 186)  LC_5 Logic Functioning bit
 (43 10)  (805 186)  (805 186)  LC_5 Logic Functioning bit
 (45 10)  (807 186)  (807 186)  LC_5 Logic Functioning bit
 (47 10)  (809 186)  (809 186)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (27 11)  (789 187)  (789 187)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_4 wire_logic_cluster/lc_5/in_0
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_5
 (34 11)  (796 187)  (796 187)  routing T_15_11.lc_trk_g3_4 <X> T_15_11.input_2_5
 (36 11)  (798 187)  (798 187)  LC_5 Logic Functioning bit
 (37 11)  (799 187)  (799 187)  LC_5 Logic Functioning bit
 (38 11)  (800 187)  (800 187)  LC_5 Logic Functioning bit
 (41 11)  (803 187)  (803 187)  LC_5 Logic Functioning bit
 (43 11)  (805 187)  (805 187)  LC_5 Logic Functioning bit
 (17 14)  (779 190)  (779 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (780 190)  (780 190)  routing T_15_11.wire_logic_cluster/lc_5/out <X> T_15_11.lc_trk_g3_5
 (14 15)  (776 191)  (776 191)  routing T_15_11.tnl_op_4 <X> T_15_11.lc_trk_g3_4
 (15 15)  (777 191)  (777 191)  routing T_15_11.tnl_op_4 <X> T_15_11.lc_trk_g3_4
 (17 15)  (779 191)  (779 191)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_21_11

 (2 6)  (1092 182)  (1092 182)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_24_11

 (4 8)  (1256 184)  (1256 184)  routing T_24_11.sp4_h_l_43 <X> T_24_11.sp4_v_b_6
 (5 9)  (1257 185)  (1257 185)  routing T_24_11.sp4_h_l_43 <X> T_24_11.sp4_v_b_6


LogicTile_13_10

 (16 0)  (670 160)  (670 160)  routing T_13_10.sp4_v_b_9 <X> T_13_10.lc_trk_g0_1
 (17 0)  (671 160)  (671 160)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (672 160)  (672 160)  routing T_13_10.sp4_v_b_9 <X> T_13_10.lc_trk_g0_1
 (18 1)  (672 161)  (672 161)  routing T_13_10.sp4_v_b_9 <X> T_13_10.lc_trk_g0_1
 (22 3)  (676 163)  (676 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (677 163)  (677 163)  routing T_13_10.sp4_v_b_22 <X> T_13_10.lc_trk_g0_6
 (24 3)  (678 163)  (678 163)  routing T_13_10.sp4_v_b_22 <X> T_13_10.lc_trk_g0_6
 (29 4)  (683 164)  (683 164)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 164)  (685 164)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 164)  (686 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 164)  (687 164)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 164)  (690 164)  LC_2 Logic Functioning bit
 (38 4)  (692 164)  (692 164)  LC_2 Logic Functioning bit
 (40 4)  (694 164)  (694 164)  LC_2 Logic Functioning bit
 (41 4)  (695 164)  (695 164)  LC_2 Logic Functioning bit
 (42 4)  (696 164)  (696 164)  LC_2 Logic Functioning bit
 (43 4)  (697 164)  (697 164)  LC_2 Logic Functioning bit
 (47 4)  (701 164)  (701 164)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (36 5)  (690 165)  (690 165)  LC_2 Logic Functioning bit
 (38 5)  (692 165)  (692 165)  LC_2 Logic Functioning bit
 (40 5)  (694 165)  (694 165)  LC_2 Logic Functioning bit
 (41 5)  (695 165)  (695 165)  LC_2 Logic Functioning bit
 (42 5)  (696 165)  (696 165)  LC_2 Logic Functioning bit
 (43 5)  (697 165)  (697 165)  LC_2 Logic Functioning bit
 (26 6)  (680 166)  (680 166)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (31 6)  (685 166)  (685 166)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (38 6)  (692 166)  (692 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (40 6)  (694 166)  (694 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (47 6)  (701 166)  (701 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (682 167)  (682 167)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 167)  (685 167)  routing T_13_10.lc_trk_g0_6 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (37 7)  (691 167)  (691 167)  LC_3 Logic Functioning bit
 (38 7)  (692 167)  (692 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (41 7)  (695 167)  (695 167)  LC_3 Logic Functioning bit
 (43 7)  (697 167)  (697 167)  LC_3 Logic Functioning bit
 (16 10)  (670 170)  (670 170)  routing T_13_10.sp12_v_t_10 <X> T_13_10.lc_trk_g2_5
 (17 10)  (671 170)  (671 170)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_t_10 lc_trk_g2_5


LogicTile_18_10

 (3 13)  (931 173)  (931 173)  routing T_18_10.sp12_h_l_22 <X> T_18_10.sp12_h_r_1


LogicTile_19_10

 (3 5)  (985 165)  (985 165)  routing T_19_10.sp12_h_l_23 <X> T_19_10.sp12_h_r_0


LogicTile_30_10

 (3 9)  (1567 169)  (1567 169)  routing T_30_10.sp12_h_l_22 <X> T_30_10.sp12_v_b_1


LogicTile_31_10

 (3 1)  (1621 161)  (1621 161)  routing T_31_10.sp12_h_l_23 <X> T_31_10.sp12_v_b_0


IO_Tile_0_9



LogicTile_1_9

 (9 3)  (27 147)  (27 147)  routing T_1_9.sp4_v_b_5 <X> T_1_9.sp4_v_t_36
 (10 3)  (28 147)  (28 147)  routing T_1_9.sp4_v_b_5 <X> T_1_9.sp4_v_t_36


LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (661 156)  (661 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (715 156)  (715 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 15)  (823 159)  (823 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (11 14)  (191 142)  (191 142)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_v_t_46
 (12 15)  (192 143)  (192 143)  routing T_4_8.sp4_v_b_8 <X> T_4_8.sp4_v_t_46


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_16_7

 (36 10)  (852 122)  (852 122)  LC_5 Logic Functioning bit
 (37 10)  (853 122)  (853 122)  LC_5 Logic Functioning bit
 (38 10)  (854 122)  (854 122)  LC_5 Logic Functioning bit
 (39 10)  (855 122)  (855 122)  LC_5 Logic Functioning bit
 (40 10)  (856 122)  (856 122)  LC_5 Logic Functioning bit
 (41 10)  (857 122)  (857 122)  LC_5 Logic Functioning bit
 (42 10)  (858 122)  (858 122)  LC_5 Logic Functioning bit
 (43 10)  (859 122)  (859 122)  LC_5 Logic Functioning bit
 (36 11)  (852 123)  (852 123)  LC_5 Logic Functioning bit
 (37 11)  (853 123)  (853 123)  LC_5 Logic Functioning bit
 (38 11)  (854 123)  (854 123)  LC_5 Logic Functioning bit
 (39 11)  (855 123)  (855 123)  LC_5 Logic Functioning bit
 (40 11)  (856 123)  (856 123)  LC_5 Logic Functioning bit
 (41 11)  (857 123)  (857 123)  LC_5 Logic Functioning bit
 (42 11)  (858 123)  (858 123)  LC_5 Logic Functioning bit
 (43 11)  (859 123)  (859 123)  LC_5 Logic Functioning bit
 (46 11)  (862 123)  (862 123)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10


LogicTile_20_7

 (8 5)  (1044 117)  (1044 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (9 5)  (1045 117)  (1045 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4
 (10 5)  (1046 117)  (1046 117)  routing T_20_7.sp4_h_l_47 <X> T_20_7.sp4_v_b_4


LogicTile_24_7

 (4 8)  (1256 120)  (1256 120)  routing T_24_7.sp4_v_t_43 <X> T_24_7.sp4_v_b_6


LogicTile_31_7

 (19 2)  (1637 114)  (1637 114)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_6

 (5 15)  (659 111)  (659 111)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_44


LogicTile_15_6

 (19 10)  (781 106)  (781 106)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_30_6

 (19 5)  (1583 101)  (1583 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_0_5

 (0 3)  (17 83)  (17 83)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_1_5

 (12 7)  (30 87)  (30 87)  routing T_1_5.sp4_h_l_40 <X> T_1_5.sp4_v_t_40


LogicTile_4_5

 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_v_b_0 <X> T_4_5.sp12_v_t_23


LogicTile_12_5

 (3 6)  (603 86)  (603 86)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_r_0 <X> T_12_5.sp12_v_t_23


LogicTile_24_5

 (3 2)  (1255 82)  (1255 82)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 3)  (1255 83)  (1255 83)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_h_l_23
 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


IO_Tile_33_5

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (17 5)  (0 69)  (0 69)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_4_4

 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_l_23 <X> T_4_4.sp12_v_t_23
 (11 10)  (191 74)  (191 74)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_v_t_45
 (12 11)  (192 75)  (192 75)  routing T_4_4.sp4_v_b_5 <X> T_4_4.sp4_v_t_45


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_16_4

 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_31_4

 (10 8)  (1628 72)  (1628 72)  routing T_31_4.sp4_v_t_39 <X> T_31_4.sp4_h_r_7


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 3)  (1731 67)  (1731 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (6 3)  (1732 67)  (1732 67)  routing T_33_4.span4_horz_18 <X> T_33_4.lc_trk_g0_2
 (7 3)  (1733 67)  (1733 67)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_18 lc_trk_g0_2
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g0_2 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



LogicTile_15_3

 (8 1)  (770 49)  (770 49)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_v_b_1
 (10 1)  (772 49)  (772 49)  routing T_15_3.sp4_v_t_47 <X> T_15_3.sp4_v_b_1


LogicTile_20_3

 (4 0)  (1040 48)  (1040 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0
 (6 0)  (1042 48)  (1042 48)  routing T_20_3.sp4_v_t_41 <X> T_20_3.sp4_v_b_0


LogicTile_24_3

 (11 0)  (1263 48)  (1263 48)  routing T_24_3.sp4_v_t_43 <X> T_24_3.sp4_v_b_2
 (13 0)  (1265 48)  (1265 48)  routing T_24_3.sp4_v_t_43 <X> T_24_3.sp4_v_b_2


LogicTile_30_3

 (12 4)  (1576 52)  (1576 52)  routing T_30_3.sp4_v_t_40 <X> T_30_3.sp4_h_r_5


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_horz_29 <X> T_33_3.lc_trk_g0_5
 (6 4)  (1732 52)  (1732 52)  routing T_33_3.span4_horz_29 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_horz_29 <X> T_33_3.lc_trk_g0_5
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_13_1

 (3 4)  (657 20)  (657 20)  routing T_13_1.sp12_v_t_23 <X> T_13_1.sp12_h_r_0


LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


LogicTile_19_1

 (2 4)  (984 20)  (984 20)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_22_1

 (8 9)  (1152 25)  (1152 25)  routing T_22_1.sp4_h_l_42 <X> T_22_1.sp4_v_b_7
 (9 9)  (1153 25)  (1153 25)  routing T_22_1.sp4_h_l_42 <X> T_22_1.sp4_v_b_7


LogicTile_28_1

 (3 6)  (1459 22)  (1459 22)  routing T_28_1.sp12_v_b_0 <X> T_28_1.sp12_v_t_23


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (17 2)  (185 12)  (185 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (0 3)  (203 13)  (203 13)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_40
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (13 1)  (797 14)  (797 14)  routing T_15_0.span4_vert_25 <X> T_15_0.span4_horz_r_0
 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span4_horz_r_4 <X> T_16_0.lc_trk_g0_4
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_horz_r_4 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_r_4 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_0 fabout
 (14 5)  (1072 10)  (1072 10)  routing T_20_0.lc_trk_g1_0 <X> T_20_0.fabout
 (4 9)  (1052 6)  (1052 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (5 9)  (1053 6)  (1053 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (6 9)  (1054 6)  (1054 6)  routing T_20_0.span4_vert_24 <X> T_20_0.lc_trk_g1_0
 (7 9)  (1055 6)  (1055 6)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_24 lc_trk_g1_0


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (6 6)  (1162 8)  (1162 8)  routing T_22_0.span4_vert_7 <X> T_22_0.lc_trk_g0_7
 (7 6)  (1163 8)  (1163 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_7 lc_trk_g0_7
 (8 6)  (1164 8)  (1164 8)  routing T_22_0.span4_vert_7 <X> T_22_0.lc_trk_g0_7
 (13 10)  (1179 4)  (1179 4)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_7 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (4 3)  (1268 13)  (1268 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (5 3)  (1269 13)  (1269 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (6 3)  (1270 13)  (1270 13)  routing T_24_0.span4_vert_26 <X> T_24_0.lc_trk_g0_2
 (7 3)  (1271 13)  (1271 13)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_26 lc_trk_g0_2
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (12 5)  (1286 10)  (1286 10)  routing T_24_0.lc_trk_g0_2 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (17 1)  (1461 14)  (1461 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0


