The following files were generated for 'blk_mem_gen_v7_3' in directory
C:\Users\Night\CO\job5\ipcore_dir\

Customization Generator:
   Please see the core data sheet.

   * summary.log

Model Parameter Resolution:
   Resolves generated model parameter values on the component instance.

   * summary.log

Generate XCO file:
   CORE Generator input file containing the parameters used to generate a core.

   * blk_mem_gen_v7_3.xco

Associated Files Generator:
   Please see the core data sheet.

   * blk_mem_gen_v7_3/blk_mem_gen_v7_3_readme.txt
   * blk_mem_gen_v7_3/doc/blk_mem_gen_v7_3_vinfo.html
   * blk_mem_gen_v7_3/doc/pg058-blk-mem-gen.pdf

Generate EJava outputs:
   Please see the core data sheet.

   * blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_exdes.ucf
   * blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_exdes.vhd
   * blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_exdes.xdc
   * blk_mem_gen_v7_3/example_design/blk_mem_gen_v7_3_prod.vhd
   * blk_mem_gen_v7_3/implement/implement.bat
   * blk_mem_gen_v7_3/implement/implement.sh
   * blk_mem_gen_v7_3/implement/planAhead_ise.bat
   * blk_mem_gen_v7_3/implement/planAhead_ise.sh
   * blk_mem_gen_v7_3/implement/planAhead_ise.tcl
   * blk_mem_gen_v7_3/implement/xst.prj
   * blk_mem_gen_v7_3/implement/xst.scr
   * blk_mem_gen_v7_3/simulation/addr_gen.vhd
   * blk_mem_gen_v7_3/simulation/blk_mem_gen_v7_3_synth.vhd
   * blk_mem_gen_v7_3/simulation/blk_mem_gen_v7_3_tb.vhd
   * blk_mem_gen_v7_3/simulation/bmg_stim_gen.vhd
   * blk_mem_gen_v7_3/simulation/bmg_tb_pkg.vhd
   * blk_mem_gen_v7_3/simulation/checker.vhd
   * blk_mem_gen_v7_3/simulation/data_gen.vhd
   * blk_mem_gen_v7_3/simulation/functional/simcmds.tcl
   * blk_mem_gen_v7_3/simulation/functional/simulate_isim.bat
   * blk_mem_gen_v7_3/simulation/functional/simulate_mti.bat
   * blk_mem_gen_v7_3/simulation/functional/simulate_mti.do
   * blk_mem_gen_v7_3/simulation/functional/simulate_mti.sh
   * blk_mem_gen_v7_3/simulation/functional/simulate_ncsim.sh
   * blk_mem_gen_v7_3/simulation/functional/simulate_vcs.sh
   * blk_mem_gen_v7_3/simulation/functional/ucli_commands.key
   * blk_mem_gen_v7_3/simulation/functional/vcs_session.tcl
   * blk_mem_gen_v7_3/simulation/functional/wave_mti.do
   * blk_mem_gen_v7_3/simulation/functional/wave_ncsim.sv
   * blk_mem_gen_v7_3/simulation/random.vhd
   * blk_mem_gen_v7_3/simulation/timing/simcmds.tcl
   * blk_mem_gen_v7_3/simulation/timing/simulate_isim.bat
   * blk_mem_gen_v7_3/simulation/timing/simulate_mti.bat
   * blk_mem_gen_v7_3/simulation/timing/simulate_mti.do
   * blk_mem_gen_v7_3/simulation/timing/simulate_mti.sh
   * blk_mem_gen_v7_3/simulation/timing/simulate_ncsim.sh
   * blk_mem_gen_v7_3/simulation/timing/simulate_vcs.sh
   * blk_mem_gen_v7_3/simulation/timing/ucli_commands.key
   * blk_mem_gen_v7_3/simulation/timing/vcs_session.tcl
   * blk_mem_gen_v7_3/simulation/timing/wave_mti.do
   * blk_mem_gen_v7_3/simulation/timing/wave_ncsim.sv

Generate Implementation Netlist:
   Binary Xilinx implementation netlist files containing the information
   required to implement the module in a Xilinx (R) FPGA.

   * blk_mem_gen_v7_3.ngc

Generate Instantiation Templates:
   Template files containing code that can be used as a model for instantiating
   a CORE Generator module in an HDL design.

   * blk_mem_gen_v7_3.veo

Structural Simulation Model:
   Unisim VHDL or Verilog files containing the information required to simulate
   the module.

   * blk_mem_gen_v7_3.v

All Documents Generator:
   Please see the core data sheet.

   * blk_mem_gen_v7_3/doc/blk_mem_gen_v7_3_vinfo.html

Deliver IP Symbol:
   Graphical symbol information file. Used by the ISE tools and some third party
   tools to create a symbol representing the core.

   * blk_mem_gen_v7_3.asy
   * summary.log

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * blk_mem_gen_v7_3.sym

Generate XMDF file:
   ISE Project Navigator interface file. ISE uses this file to determine how the
   files output by CORE Generator for the core can be integrated into your ISE
   project.

   * blk_mem_gen_v7_3_xmdf.tcl

Deliver Readme:
   Readme file for the IP.

   * blk_mem_gen_v7_3_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * blk_mem_gen_v7_3_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

