Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2700185 Thu Oct 24 18:46:05 MDT 2019
| Date         : Tue Dec 10 15:47:03 2019
| Host         : C940-van-Willem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.763     -690.556                    116                 3279        0.057        0.000                      0                 3279        3.000        0.000                       0                   655  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                           Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                           ------------       ----------      --------------
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard                       {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard                       {0.000 20.000}     40.000          25.000          
sys_clk_pin                                     {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard                            32.935        0.000                      0                 1197        0.139        0.000                      0                 1197       19.363        0.000                       0                   147  
  clkfbout_ClockingWizard                                                                                                                                                                        37.845        0.000                       0                     3  
sys_clk_pin                                           1.435        0.000                      0                 2071        0.057        0.000                      0                 2071        4.500        0.000                       0                   504  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin              PixelClk_ClockingWizard       -6.763     -687.250                    115                  115        0.619        0.000                      0                  115  
PixelClk_ClockingWizard  sys_clk_pin                   -3.306       -3.306                      1                    1        1.043        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
  To Clock:  VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       32.935ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.935ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 0.518ns (8.557%)  route 5.536ns (91.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.706     1.708    VGA_RGB_map/PixelClk
    SLICE_X74Y82         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  VGA_RGB_map/s_addrb0_reg[8]/Q
                         net (fo=31, routed)          5.536     7.762    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.692    41.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.698    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.698    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                 32.935    

Slack (MET) :             32.941ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        6.048ns  (logic 0.518ns (8.564%)  route 5.530ns (91.436%))
  Logic Levels:           0  
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.706     1.708    VGA_RGB_map/PixelClk
    SLICE_X74Y82         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  VGA_RGB_map/s_addrb0_reg[11]/Q
                         net (fo=31, routed)          5.530     7.757    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.692    41.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.698    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.698    
                         arrival time                          -7.757    
  -------------------------------------------------------------------
                         slack                                 32.941    

Slack (MET) :             33.151ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 0.642ns (10.763%)  route 5.323ns (89.237%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 41.426 - 39.725 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.708     1.710    VGA_RGB_map/PixelClk
    SLICE_X74Y84         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.518     2.228 f  VGA_RGB_map/s_addrb0_reg[18]/Q
                         net (fo=22, routed)          3.218     5.446    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[18]
    SLICE_X72Y55         LUT3 (Prop_lut3_I1_O)        0.124     5.570 r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=4, routed)           2.105     7.675    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ENB
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.698    41.426    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    41.433    
                         clock uncertainty           -0.164    41.270    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.827    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.827    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                 33.151    

Slack (MET) :             33.199ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.713ns  (logic 0.456ns (7.981%)  route 5.257ns (92.019%))
  Logic Levels:           0  
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.624ns = ( 41.349 - 39.725 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.704     1.706    VGA_RGB_map/PixelClk
    SLICE_X72Y82         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y82         FDRE (Prop_fdre_C_Q)         0.456     2.162 r  VGA_RGB_map/s_addrb1_reg[2]/Q
                         net (fo=31, routed)          5.257     7.420    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y27         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.621    41.349    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y27         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism             -0.001    41.348    
                         clock uncertainty           -0.164    41.184    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    40.618    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.618    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 33.199    

Slack (MET) :             33.214ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.518ns (8.970%)  route 5.257ns (91.030%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.707     1.709    VGA_RGB_map/PixelClk
    SLICE_X74Y83         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  VGA_RGB_map/s_addrb0_reg[14]/Q
                         net (fo=32, routed)          5.257     7.484    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[14]
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.692    41.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    40.698    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.698    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                 33.214    

Slack (MET) :             33.262ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.849ns  (logic 0.642ns (10.977%)  route 5.207ns (89.023%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.710ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.708     1.710    VGA_RGB_map/PixelClk
    SLICE_X74Y84         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y84         FDRE (Prop_fdre_C_Q)         0.518     2.228 f  VGA_RGB_map/s_addrb0_reg[18]/Q
                         net (fo=22, routed)          3.518     5.746    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt_7
    SLICE_X67Y55         LUT5 (Prop_lut5_I1_O)        0.124     5.870 r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_96_LOPT_REMAP/O
                         net (fo=1, routed)           1.689     7.559    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_66
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.692    41.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    40.821    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.821    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                 33.262    

Slack (MET) :             33.278ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.518ns (9.072%)  route 5.192ns (90.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.709ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.707     1.709    VGA_RGB_map/PixelClk
    SLICE_X74Y83         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_fdre_C_Q)         0.518     2.227 r  VGA_RGB_map/s_addrb0_reg[12]/Q
                         net (fo=31, routed)          5.192     7.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.692    41.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    40.698    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.698    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                 33.278    

Slack (MET) :             33.279ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.716ns  (logic 0.518ns (9.063%)  route 5.198ns (90.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 41.426 - 39.725 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.706     1.708    VGA_RGB_map/PixelClk
    SLICE_X74Y82         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  VGA_RGB_map/s_addrb0_reg[8]/Q
                         net (fo=31, routed)          5.198     7.424    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.698    41.426    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    41.433    
                         clock uncertainty           -0.164    41.270    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    40.704    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                 33.279    

Slack (MET) :             33.285ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.710ns  (logic 0.518ns (9.071%)  route 5.192ns (90.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 41.426 - 39.725 ) 
    Source Clock Delay      (SCD):    1.708ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.706     1.708    VGA_RGB_map/PixelClk
    SLICE_X74Y82         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.518     2.226 r  VGA_RGB_map/s_addrb0_reg[11]/Q
                         net (fo=31, routed)          5.192     7.419    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[11]
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.698    41.426    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.007    41.433    
                         clock uncertainty           -0.164    41.270    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    40.704    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         40.704    
                         arrival time                          -7.419    
  -------------------------------------------------------------------
                         slack                                 33.285    

Slack (MET) :             33.303ns  (required time - arrival time)
  Source:                 VGA_RGB_map/s_addrb0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.689ns  (logic 0.518ns (9.106%)  route 5.171ns (90.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 41.420 - 39.725 ) 
    Source Clock Delay      (SCD):    1.706ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809     1.809    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.704     1.706    VGA_RGB_map/PixelClk
    SLICE_X74Y81         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.518     2.224 r  VGA_RGB_map/s_addrb0_reg[6]/Q
                         net (fo=31, routed)          5.171     7.395    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    39.725 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683    41.408    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    37.714 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    39.637    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    39.728 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.692    41.420    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.007    41.427    
                         clock uncertainty           -0.164    41.264    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    40.698    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         40.698    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                 33.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.161%)  route 0.234ns (58.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.588     0.590    VGA_RGB_map/PixelClk
    SLICE_X74Y81         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y81         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  VGA_RGB_map/s_addrb0_reg[7]/Q
                         net (fo=31, routed)          0.234     0.988    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[7]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.313%)  route 0.243ns (59.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.590     0.592    VGA_RGB_map/PixelClk
    SLICE_X74Y83         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  VGA_RGB_map/s_addrb0_reg[12]/Q
                         net (fo=31, routed)          0.243     0.998    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[12]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           0.998    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.309%)  route 0.253ns (60.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.587     0.589    VGA_RGB_map/PixelClk
    SLICE_X74Y80         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VGA_RGB_map/s_addrb0_reg[0]/Q
                         net (fo=31, routed)          0.253     1.006    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[0]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.020%)  route 0.256ns (60.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.587     0.589    VGA_RGB_map/PixelClk
    SLICE_X74Y80         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VGA_RGB_map/s_addrb0_reg[3]/Q
                         net (fo=31, routed)          0.256     1.009    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[3]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.889%)  route 0.258ns (61.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.587     0.589    VGA_RGB_map/PixelClk
    SLICE_X74Y80         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  VGA_RGB_map/s_addrb0_reg[1]/Q
                         net (fo=31, routed)          0.258     1.010    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[1]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.033%)  route 0.261ns (64.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.904ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.591    VGA_RGB_map/PixelClk
    SLICE_X72Y85         FDRE                                         r  VGA_RGB_map/s_addrb1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y85         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  VGA_RGB_map/s_addrb1_reg[13]/Q
                         net (fo=31, routed)          0.261     0.993    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addrb[13]
    RAMB36_X2Y17         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.902     0.904    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X2Y17         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism             -0.256     0.648    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.831    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.831    
                         arrival time                           0.993    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.164ns (38.748%)  route 0.259ns (61.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.589     0.591    VGA_RGB_map/PixelClk
    SLICE_X74Y82         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y82         FDRE (Prop_fdre_C_Q)         0.164     0.755 r  VGA_RGB_map/s_addrb0_reg[10]/Q
                         net (fo=31, routed)          0.259     1.014    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[10]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.014    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 VGA_RGB_map/s_addrb0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.424%)  route 0.263ns (61.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.900ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.590     0.592    VGA_RGB_map/PixelClk
    SLICE_X74Y83         FDRE                                         r  VGA_RGB_map/s_addrb0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y83         FDRE (Prop_fdre_C_Q)         0.164     0.756 r  VGA_RGB_map/s_addrb0_reg[13]/Q
                         net (fo=31, routed)          0.263     1.018    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addrb[13]
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.898     0.900    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clkb
    RAMB18_X2Y32         RAMB18E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.666    
    RAMB18_X2Y32         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.849    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.849    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 VGA_RGB_map/VGATiming_map/Vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.841%)  route 0.120ns (39.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.590     0.592    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X75Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y83         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  VGA_RGB_map/VGATiming_map/Vcount_reg[7]/Q
                         net (fo=5, routed)           0.120     0.852    VGA_RGB_map/VGATiming_map/Vcount_reg[7]
    SLICE_X76Y84         LUT6 (Prop_lut6_I4_O)        0.045     0.897 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.897    VGA_RGB_map/VGATiming_map/p_0_in__0[9]
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.862     0.864    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[9]/C
                         clock pessimism             -0.257     0.607    
    SLICE_X76Y84         FDRE (Hold_fdre_C_D)         0.121     0.728    VGA_RGB_map/VGATiming_map/Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.718%)  route 0.117ns (45.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.624     0.624    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.559     0.561    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y68         FDRE                                         r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y68         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.117     0.818    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X71Y68         FDRE                                         r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.829     0.831    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X71Y68         FDRE                                         r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.256     0.575    
    SLICE_X71Y68         FDRE (Hold_fdre_C_D)         0.066     0.641    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.641    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y8      VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y9      VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y12     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y15     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y21     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y23     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y26     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y22     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y12     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y13     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y85     VGA_RGB_map/VGATiming_map/Hcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y84     VGA_RGB_map/VGATiming_map/Hcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y84     VGA_RGB_map/VGATiming_map/Hcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y84     VGA_RGB_map/VGATiming_map/Hcount_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X73Y86     VGA_RGB_map/VGATiming_map/Hcount_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y84     VGA_RGB_map/VGATiming_map/Vcount_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y84     VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y84     VGA_RGB_map/VGATiming_map/Vcount_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y84     VGA_RGB_map/VGATiming_map/Vcount_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y84     VGA_RGB_map/VGATiming_map/Vcount_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y108    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_130_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X78Y72     VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_102_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X71Y112    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_137_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X71Y112    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_144_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y100    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y100    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y99     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y99     VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y100    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y100    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    VGA_RGB_map/VGATiming_map/clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.435ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.435ns  (required time - arrival time)
  Source:                 Triangles_map/wea0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.518ns (6.411%)  route 7.562ns (93.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.124ns = ( 15.124 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.626     5.229    Triangles_map/CLK100MHz
    SLICE_X66Y84         FDRE                                         r  Triangles_map/wea0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  Triangles_map/wea0_reg[0]/Q
                         net (fo=46, routed)          7.562    13.309    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.701    15.124    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.187    15.311    
                         clock uncertainty           -0.035    15.275    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.743    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                         -13.309    
  -------------------------------------------------------------------
                         slack                                  1.435    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 Triangles_map/wea0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 0.518ns (7.004%)  route 6.878ns (92.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.129ns = ( 15.129 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.626     5.229    Triangles_map/CLK100MHz
    SLICE_X66Y84         FDRE                                         r  Triangles_map/wea0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  Triangles_map/wea0_reg[0]/Q
                         net (fo=46, routed)          6.878    12.624    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706    15.129    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.187    15.316    
                         clock uncertainty           -0.035    15.280    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.748    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                         -12.624    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.144ns  (required time - arrival time)
  Source:                 Triangles_map/wea0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.379ns  (logic 0.518ns (7.020%)  route 6.861ns (92.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.133ns = ( 15.133 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.626     5.229    Triangles_map/CLK100MHz
    SLICE_X66Y84         FDRE                                         r  Triangles_map/wea0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  Triangles_map/wea0_reg[0]/Q
                         net (fo=46, routed)          6.861    12.608    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y7          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.710    15.133    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.187    15.320    
                         clock uncertainty           -0.035    15.284    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.752    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.752    
                         arrival time                         -12.608    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.497ns  (required time - arrival time)
  Source:                 Triangles_map/wea0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.028ns  (logic 0.518ns (7.370%)  route 6.510ns (92.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 15.135 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.626     5.229    Triangles_map/CLK100MHz
    SLICE_X66Y84         FDRE                                         r  Triangles_map/wea0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y84         FDRE (Prop_fdre_C_Q)         0.518     5.747 r  Triangles_map/wea0_reg[0]/Q
                         net (fo=46, routed)          6.510    12.257    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y8          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712    15.135    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.187    15.322    
                         clock uncertainty           -0.035    15.286    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    14.754    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                  2.497    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[27]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.854ns (26.671%)  route 5.097ns (73.329%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712     5.315    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Triangles_map/Bresenham/dy_reg[1]/Q
                         net (fo=9, routed)           0.881     6.652    Triangles_map/Bresenham/dy[1]
    SLICE_X76Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.597     7.372    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  Triangles_map/Bresenham/currX2_carry__0_i_11/O
                         net (fo=12, routed)          1.186     8.682    Triangles_map/Bresenham/currX2_carry__0_i_11_n_0
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.806 r  Triangles_map/Bresenham/currX2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.806    Triangles_map/Bresenham/currX2_carry__0_i_7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.356    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          0.962    10.546    Triangles_map/Bresenham/currX20_in
    SLICE_X73Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.670 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.639    11.309    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X72Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.833    12.266    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[27]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.597    15.020    Triangles_map/Bresenham/CLK100MHz
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[27]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X75Y94         FDSE (Setup_fdse_C_S)       -0.429    14.830    Triangles_map/Bresenham/err_reg[27]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[28]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.854ns (26.671%)  route 5.097ns (73.329%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712     5.315    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Triangles_map/Bresenham/dy_reg[1]/Q
                         net (fo=9, routed)           0.881     6.652    Triangles_map/Bresenham/dy[1]
    SLICE_X76Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.597     7.372    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  Triangles_map/Bresenham/currX2_carry__0_i_11/O
                         net (fo=12, routed)          1.186     8.682    Triangles_map/Bresenham/currX2_carry__0_i_11_n_0
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.806 r  Triangles_map/Bresenham/currX2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.806    Triangles_map/Bresenham/currX2_carry__0_i_7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.356    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          0.962    10.546    Triangles_map/Bresenham/currX20_in
    SLICE_X73Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.670 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.639    11.309    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X72Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.833    12.266    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[28]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.597    15.020    Triangles_map/Bresenham/CLK100MHz
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[28]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X75Y94         FDSE (Setup_fdse_C_S)       -0.429    14.830    Triangles_map/Bresenham/err_reg[28]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[29]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.854ns (26.671%)  route 5.097ns (73.329%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712     5.315    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Triangles_map/Bresenham/dy_reg[1]/Q
                         net (fo=9, routed)           0.881     6.652    Triangles_map/Bresenham/dy[1]
    SLICE_X76Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.597     7.372    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  Triangles_map/Bresenham/currX2_carry__0_i_11/O
                         net (fo=12, routed)          1.186     8.682    Triangles_map/Bresenham/currX2_carry__0_i_11_n_0
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.806 r  Triangles_map/Bresenham/currX2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.806    Triangles_map/Bresenham/currX2_carry__0_i_7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.356    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          0.962    10.546    Triangles_map/Bresenham/currX20_in
    SLICE_X73Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.670 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.639    11.309    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X72Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.833    12.266    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[29]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.597    15.020    Triangles_map/Bresenham/CLK100MHz
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[29]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X75Y94         FDSE (Setup_fdse_C_S)       -0.429    14.830    Triangles_map/Bresenham/err_reg[29]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[30]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.951ns  (logic 1.854ns (26.671%)  route 5.097ns (73.329%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712     5.315    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Triangles_map/Bresenham/dy_reg[1]/Q
                         net (fo=9, routed)           0.881     6.652    Triangles_map/Bresenham/dy[1]
    SLICE_X76Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.597     7.372    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  Triangles_map/Bresenham/currX2_carry__0_i_11/O
                         net (fo=12, routed)          1.186     8.682    Triangles_map/Bresenham/currX2_carry__0_i_11_n_0
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.806 r  Triangles_map/Bresenham/currX2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.806    Triangles_map/Bresenham/currX2_carry__0_i_7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.356    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          0.962    10.546    Triangles_map/Bresenham/currX20_in
    SLICE_X73Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.670 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.639    11.309    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X72Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.833    12.266    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[30]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.597    15.020    Triangles_map/Bresenham/CLK100MHz
    SLICE_X75Y94         FDSE                                         r  Triangles_map/Bresenham/err_reg[30]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X75Y94         FDSE (Setup_fdse_C_S)       -0.429    14.830    Triangles_map/Bresenham/err_reg[30]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.266    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.579ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[24]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.854ns (26.798%)  route 5.064ns (73.202%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712     5.315    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Triangles_map/Bresenham/dy_reg[1]/Q
                         net (fo=9, routed)           0.881     6.652    Triangles_map/Bresenham/dy[1]
    SLICE_X76Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.597     7.372    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  Triangles_map/Bresenham/currX2_carry__0_i_11/O
                         net (fo=12, routed)          1.186     8.682    Triangles_map/Bresenham/currX2_carry__0_i_11_n_0
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.806 r  Triangles_map/Bresenham/currX2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.806    Triangles_map/Bresenham/currX2_carry__0_i_7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.356    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          0.962    10.546    Triangles_map/Bresenham/currX20_in
    SLICE_X73Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.670 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.639    11.309    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X72Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.800    12.233    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X72Y93         FDSE                                         r  Triangles_map/Bresenham/err_reg[24]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.595    15.018    Triangles_map/Bresenham/CLK100MHz
    SLICE_X72Y93         FDSE                                         r  Triangles_map/Bresenham/err_reg[24]/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X72Y93         FDSE (Setup_fdse_C_S)       -0.429    14.812    Triangles_map/Bresenham/err_reg[24]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                         -12.233    
  -------------------------------------------------------------------
                         slack                                  2.579    

Slack (MET) :             2.639ns  (required time - arrival time)
  Source:                 Triangles_map/Bresenham/dy_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Bresenham/err_reg[17]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.877ns  (logic 1.854ns (26.960%)  route 5.023ns (73.040%))
  Logic Levels:           8  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.712     5.315    Triangles_map/Bresenham/CLK100MHz
    SLICE_X77Y86         FDRE                                         r  Triangles_map/Bresenham/dy_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y86         FDRE (Prop_fdre_C_Q)         0.456     5.771 r  Triangles_map/Bresenham/dy_reg[1]/Q
                         net (fo=9, routed)           0.881     6.652    Triangles_map/Bresenham/dy[1]
    SLICE_X76Y86         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  Triangles_map/Bresenham/currX2_carry_i_9/O
                         net (fo=4, routed)           0.597     7.372    Triangles_map/Bresenham/currX2_carry_i_9_n_0
    SLICE_X74Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.496 r  Triangles_map/Bresenham/currX2_carry__0_i_11/O
                         net (fo=12, routed)          1.186     8.682    Triangles_map/Bresenham/currX2_carry__0_i_11_n_0
    SLICE_X75Y90         LUT4 (Prop_lut4_I0_O)        0.124     8.806 r  Triangles_map/Bresenham/currX2_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.806    Triangles_map/Bresenham/currX2_carry__0_i_7_n_0
    SLICE_X75Y90         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.356 r  Triangles_map/Bresenham/currX2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.356    Triangles_map/Bresenham/currX2_carry__0_n_0
    SLICE_X75Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.470 r  Triangles_map/Bresenham/currX2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.470    Triangles_map/Bresenham/currX2_carry__1_n_0
    SLICE_X75Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.584 r  Triangles_map/Bresenham/currX2_carry__2/CO[3]
                         net (fo=33, routed)          0.962    10.546    Triangles_map/Bresenham/currX20_in
    SLICE_X73Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.670 r  Triangles_map/Bresenham/err[10]_i_1/O
                         net (fo=32, routed)          0.639    11.309    Triangles_map/Bresenham/err[10]_i_1_n_0
    SLICE_X72Y88         LUT3 (Prop_lut3_I2_O)        0.124    11.433 r  Triangles_map/Bresenham/err[30]_i_1/O
                         net (fo=20, routed)          0.758    12.191    Triangles_map/Bresenham/err[30]_i_1_n_0
    SLICE_X75Y93         FDSE                                         r  Triangles_map/Bresenham/err_reg[17]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.597    15.020    Triangles_map/Bresenham/CLK100MHz
    SLICE_X75Y93         FDSE                                         r  Triangles_map/Bresenham/err_reg[17]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X75Y93         FDSE (Setup_fdse_C_S)       -0.429    14.830    Triangles_map/Bresenham/err_reg[17]
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  2.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    Triangles_map/CLK100MHz
    SLICE_X80Y91         FDRE                                         r  Triangles_map/din_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Triangles_map/din_reg[17]/Q
                         net (fo=1, routed)           0.106     1.790    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[17]
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.915     2.080    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.579    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.155     1.734    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.504%)  route 0.107ns (39.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    Triangles_map/CLK100MHz
    SLICE_X80Y91         FDRE                                         r  Triangles_map/din_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Triangles_map/din_reg[19]/Q
                         net (fo=1, routed)           0.107     1.791    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[19]
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.915     2.080    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.579    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[20])
                                                      0.155     1.734    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.164ns (60.114%)  route 0.109ns (39.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    Triangles_map/CLK100MHz
    SLICE_X80Y91         FDRE                                         r  Triangles_map/din_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Triangles_map/din_reg[10]/Q
                         net (fo=1, routed)           0.109     1.793    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.915     2.080    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.579    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[10])
                                                      0.155     1.734    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.602     1.521    Triangles_map/CLK100MHz
    SLICE_X80Y93         FDRE                                         r  Triangles_map/din_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_fdre_C_Q)         0.164     1.685 r  Triangles_map/din_reg[16]/Q
                         net (fo=1, routed)           0.108     1.793    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[16]
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.915     2.080    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.579    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[17])
                                                      0.155     1.734    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Triangles_map/AantalTeller_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/AantalTeller_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.607     1.526    Triangles_map/CLK100MHz
    SLICE_X84Y99         FDRE                                         r  Triangles_map/AantalTeller_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  Triangles_map/AantalTeller_reg[26]/Q
                         net (fo=3, routed)           0.127     1.817    Triangles_map/AantalTeller_reg[26]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  Triangles_map/AantalTeller_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    Triangles_map/AantalTeller_reg[24]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.027 r  Triangles_map/AantalTeller_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.027    Triangles_map/AantalTeller_reg[28]_i_1_n_7
    SLICE_X84Y100        FDRE                                         r  Triangles_map/AantalTeller_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.873     2.038    Triangles_map/CLK100MHz
    SLICE_X84Y100        FDRE                                         r  Triangles_map/AantalTeller_reg[28]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    Triangles_map/AantalTeller_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Triangles_map/AantalTeller_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/last_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.300ns (58.993%)  route 0.209ns (41.007%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    Triangles_map/CLK100MHz
    SLICE_X84Y100        FDRE                                         r  Triangles_map/AantalTeller_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y100        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Triangles_map/AantalTeller_reg[30]/Q
                         net (fo=3, routed)           0.209     1.893    Triangles_map/AantalTeller_reg[30]
    SLICE_X85Y98         LUT2 (Prop_lut2_I0_O)        0.044     1.937 r  Triangles_map/AantalTeller0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     1.937    Triangles_map/AantalTeller0_carry__2_i_1_n_0
    SLICE_X85Y98         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     2.029 r  Triangles_map/AantalTeller0_carry__2/CO[3]
                         net (fo=2, routed)           0.000     2.029    Triangles_map/AantalTeller0_carry__2_n_0
    SLICE_X85Y98         FDRE                                         r  Triangles_map/last_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    Triangles_map/CLK100MHz
    SLICE_X85Y98         FDRE                                         r  Triangles_map/last_reg/C
                         clock pessimism             -0.245     1.798    
    SLICE_X85Y98         FDRE (Hold_fdre_C_D)         0.130     1.928    Triangles_map/last_reg
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Triangles_map/addra1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.688%)  route 0.233ns (62.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.564     1.483    Triangles_map/CLK100MHz
    SLICE_X65Y85         FDRE                                         r  Triangles_map/addra1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y85         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  Triangles_map/addra1_reg[13]/Q
                         net (fo=29, routed)          0.233     1.857    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[13]
    RAMB36_X1Y17         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.879     2.044    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.479     1.565    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.748    VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.201%)  route 0.163ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    Triangles_map/CLK100MHz
    SLICE_X80Y90         FDRE                                         r  Triangles_map/din_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y90         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Triangles_map/din_reg[15]/Q
                         net (fo=1, routed)           0.163     1.847    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.915     2.080    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.579    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.155     1.734    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Triangles_map/din_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.201%)  route 0.163ns (49.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.601     1.520    Triangles_map/CLK100MHz
    SLICE_X80Y91         FDRE                                         r  Triangles_map/din_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y91         FDRE (Prop_fdre_C_Q)         0.164     1.684 r  Triangles_map/din_reg[38]/Q
                         net (fo=1, routed)           0.163     1.847    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[38]
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.915     2.080    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y18         RAMB36E1                                     r  Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.579    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.155     1.734    Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Triangles_map/AantalTeller_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Triangles_map/AantalTeller_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.607     1.526    Triangles_map/CLK100MHz
    SLICE_X84Y99         FDRE                                         r  Triangles_map/AantalTeller_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.164     1.690 r  Triangles_map/AantalTeller_reg[26]/Q
                         net (fo=3, routed)           0.127     1.817    Triangles_map/AantalTeller_reg[26]
    SLICE_X84Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.973 r  Triangles_map/AantalTeller_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.974    Triangles_map/AantalTeller_reg[24]_i_1_n_0
    SLICE_X84Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.040 r  Triangles_map/AantalTeller_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.040    Triangles_map/AantalTeller_reg[28]_i_1_n_5
    SLICE_X84Y100        FDRE                                         r  Triangles_map/AantalTeller_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.873     2.038    Triangles_map/CLK100MHz
    SLICE_X84Y100        FDRE                                         r  Triangles_map/AantalTeller_reg[30]/C
                         clock pessimism             -0.245     1.792    
    SLICE_X84Y100        FDRE (Hold_fdre_C_D)         0.134     1.926    Triangles_map/AantalTeller_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18   Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y18   Triangles_map/Fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y9    VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12   VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y15   VideoMemory0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y21   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y23   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y26   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22   VideoMemory1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   Triangles_map/addra0_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y85   Triangles_map/addra0_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y86   Triangles_map/addra1_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y84   Triangles_map/addra1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y86   Triangles_map/addra1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y86   Triangles_map/addra1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y86   Triangles_map/addra1_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86   Triangles_map/addra_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y85   Triangles_map/addra_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y86   Triangles_map/addra_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y87   Triangles_map/addra1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y87   Triangles_map/addra1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X62Y87   Triangles_map/addra1_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y100  Triangles_map/AantalTeller_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y100  Triangles_map/AantalTeller_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y100  Triangles_map/AantalTeller_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y100  Triangles_map/AantalTeller_reg[31]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87   Triangles_map/addra_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87   Triangles_map/addra_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y87   Triangles_map/addra_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  PixelClk_ClockingWizard

Setup :          115  Failing Endpoints,  Worst Slack       -6.763ns,  Total Violation     -687.250ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[0]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[0]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[1]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[1]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[2]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[2]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[3]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[3]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[4]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[4]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[5]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[5]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[6]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[6]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.763ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        2.146ns  (logic 0.704ns (32.810%)  route 1.442ns (67.190%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.717ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.591ns = ( 4331.626 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.532  4337.455    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.588  4331.626    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[9]/C
                         clock pessimism              0.000  4331.626    
                         clock uncertainty           -0.410  4331.215    
    SLICE_X76Y84         FDRE (Setup_fdre_C_R)       -0.524  4330.691    VGA_RGB_map/VGATiming_map/Vcount_reg[9]
  -------------------------------------------------------------------
                         required time                       4330.692    
                         arrival time                       -4337.455    
  -------------------------------------------------------------------
                         slack                                 -6.763    

Slack (VIOLATED) :        -6.497ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        1.974ns  (logic 0.704ns (35.671%)  route 1.270ns (64.329%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 4331.625 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.360  4337.283    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X75Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.587  4331.625    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X75Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[7]/C
                         clock pessimism              0.000  4331.625    
                         clock uncertainty           -0.410  4331.214    
    SLICE_X75Y83         FDRE (Setup_fdre_C_R)       -0.429  4330.785    VGA_RGB_map/VGATiming_map/Vcount_reg[7]
  -------------------------------------------------------------------
                         required time                       4330.786    
                         arrival time                       -4337.282    
  -------------------------------------------------------------------
                         slack                                 -6.497    

Slack (VIOLATED) :        -6.497ns  (required time - arrival time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Vcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.035ns  (PixelClk_ClockingWizard rise@4330.035ns - sys_clk_pin rise@4330.000ns)
  Data Path Delay:        1.974ns  (logic 0.704ns (35.671%)  route 1.270ns (64.329%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -3.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.590ns = ( 4331.625 - 4330.035 ) 
    Source Clock Delay      (SCD):    5.309ns = ( 4335.309 - 4330.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   4330.000  4330.000 r  
    E3                                                0.000  4330.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  4330.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482  4331.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025  4333.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096  4333.603 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.706  4335.309    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.456  4335.765 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.493  4336.258    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I2_O)        0.124  4336.382 f  VGA_RGB_map/VGATiming_map/Vcount[9]_i_4/O
                         net (fo=1, routed)           0.416  4336.798    VGA_RGB_map/VGATiming_map/Vcount[9]_i_4_n_0
    SLICE_X75Y84         LUT3 (Prop_lut3_I1_O)        0.124  4336.922 r  VGA_RGB_map/VGATiming_map/Vcount[9]_i_1/O
                         net (fo=10, routed)          0.360  4337.283    VGA_RGB_map/VGATiming_map/Vcount0
    SLICE_X75Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                   4330.035  4330.035 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  4330.035 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683  4331.718    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694  4328.023 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923  4329.947    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  4330.038 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.587  4331.625    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X75Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Vcount_reg[8]/C
                         clock pessimism              0.000  4331.625    
                         clock uncertainty           -0.410  4331.214    
    SLICE_X75Y83         FDRE (Setup_fdre_C_R)       -0.429  4330.785    VGA_RGB_map/VGATiming_map/Vcount_reg[8]
  -------------------------------------------------------------------
                         required time                       4330.786    
                         arrival time                       -4337.282    
  -------------------------------------------------------------------
                         slack                                 -6.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.619ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.312%)  route 0.227ns (61.688%))
  Logic Levels:           0  
  Clock Path Skew:        -0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.227     1.876    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X76Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.861     0.863    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X76Y83         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[9]/C
                         clock pessimism              0.000     0.863    
                         clock uncertainty            0.410     1.273    
    SLICE_X76Y83         FDRE (Hold_fdre_C_CE)       -0.016     1.257    VGA_RGB_map/VGATiming_map/Hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.257    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.619    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.106%)  route 0.261ns (64.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.261     1.910    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y85         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.860     0.862    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X73Y85         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[0]/C
                         clock pessimism              0.000     0.862    
                         clock uncertainty            0.410     1.272    
    SLICE_X73Y85         FDRE (Hold_fdre_C_CE)       -0.039     1.233    VGA_RGB_map/VGATiming_map/Hcount_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.699ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/klaar_reg/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.186ns (33.673%)  route 0.366ns (66.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.366     2.016    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X73Y83         LUT6 (Prop_lut6_I4_O)        0.045     2.061 r  VGA_RGB_map/VGATiming_map/klaar_i_1/O
                         net (fo=1, routed)           0.000     2.061    VGA_RGB_map/VGATiming_map_n_1
    SLICE_X73Y83         FDRE                                         r  VGA_RGB_map/klaar_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.858     0.860    VGA_RGB_map/PixelClk
    SLICE_X73Y83         FDRE                                         r  VGA_RGB_map/klaar_reg/C
                         clock pessimism              0.000     0.860    
                         clock uncertainty            0.410     1.270    
    SLICE_X73Y83         FDRE (Hold_fdre_C_D)         0.092     1.362    VGA_RGB_map/klaar_reg
  -------------------------------------------------------------------
                         required time                         -1.362    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.699    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.316     1.966    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.864     0.866    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[3]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.410     1.276    
    SLICE_X79Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.237    VGA_RGB_map/VGATiming_map/Hcount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.316     1.966    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.864     0.866    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[4]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.410     1.276    
    SLICE_X79Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.237    VGA_RGB_map/VGATiming_map/Hcount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.316     1.966    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.864     0.866    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[6]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.410     1.276    
    SLICE_X79Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.237    VGA_RGB_map/VGATiming_map/Hcount_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.728ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.837%)  route 0.316ns (69.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.316     1.966    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.864     0.866    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X79Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[8]/C
                         clock pessimism              0.000     0.866    
                         clock uncertainty            0.410     1.276    
    SLICE_X79Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.237    VGA_RGB_map/VGATiming_map/Hcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.728    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.342%)  route 0.324ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.324     1.973    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X77Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.862     0.864    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X77Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[1]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.274    
    SLICE_X77Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.235    VGA_RGB_map/VGATiming_map/Hcount_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.342%)  route 0.324ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.324     1.973    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X77Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.862     0.864    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X77Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[2]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.274    
    SLICE_X77Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.235    VGA_RGB_map/VGATiming_map/Hcount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 Triangles_map/s_FirstFrameReady_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VGA_RGB_map/VGATiming_map/Hcount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.342%)  route 0.324ns (69.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.645ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.589     1.508    Triangles_map/CLK100MHz
    SLICE_X73Y82         FDRE                                         r  Triangles_map/s_FirstFrameReady_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y82         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  Triangles_map/s_FirstFrameReady_reg/Q
                         net (fo=18, routed)          0.324     1.973    VGA_RGB_map/VGATiming_map/FirstFrameReady
    SLICE_X77Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         0.898     0.898    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         0.862     0.864    VGA_RGB_map/VGATiming_map/PixelClk
    SLICE_X77Y84         FDRE                                         r  VGA_RGB_map/VGATiming_map/Hcount_reg[5]/C
                         clock pessimism              0.000     0.864    
                         clock uncertainty            0.410     1.274    
    SLICE_X77Y84         FDRE (Hold_fdre_C_CE)       -0.039     1.235    VGA_RGB_map/VGATiming_map/Hcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.738    





---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -3.306ns,  Total Violation       -3.306ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 VGA_RGB_map/klaar_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/CDCtemp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (sys_clk_pin rise@7230.000ns - PixelClk_ClockingWizard rise@7229.966ns)
  Data Path Delay:        6.152ns  (logic 0.456ns (7.412%)  route 5.696ns (92.588%))
  Logic Levels:           0  
  Clock Path Skew:        3.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 7235.012 - 7230.000 ) 
    Source Clock Delay      (SCD):    1.707ns = ( 7231.673 - 7229.966 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                   7229.966  7229.966 r  
    BUFGCTRL_X0Y16       BUFG                         0.000  7229.966 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.809  7231.775    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922  7227.854 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018  7229.872    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096  7229.968 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.705  7231.674    VGA_RGB_map/PixelClk
    SLICE_X73Y83         FDRE                                         r  VGA_RGB_map/klaar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.456  7232.130 r  VGA_RGB_map/klaar_reg/Q
                         net (fo=9, routed)           5.696  7237.826    Triangles_map/klaar
    SLICE_X73Y84         FDRE                                         r  Triangles_map/CDCtemp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                   7230.000  7230.000 r  
    E3                                                0.000  7230.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000  7230.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411  7231.411 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           1.920  7233.331    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  7233.422 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.589  7235.011    Triangles_map/CLK100MHz
    SLICE_X73Y84         FDRE                                         r  Triangles_map/CDCtemp_reg/C
                         clock pessimism              0.000  7235.011    
                         clock uncertainty           -0.410  7234.601    
    SLICE_X73Y84         FDRE (Setup_fdre_C_D)       -0.081  7234.520    Triangles_map/CDCtemp_reg
  -------------------------------------------------------------------
                         required time                       7234.520    
                         arrival time                       -7237.826    
  -------------------------------------------------------------------
                         slack                                 -3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 VGA_RGB_map/klaar_reg/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            Triangles_map/CDCtemp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 0.367ns (6.853%)  route 4.988ns (93.147%))
  Logic Levels:           0  
  Clock Path Skew:        3.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.311ns
    Source Clock Delay      (SCD):    1.588ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.247ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.683     1.683    VGA_RGB_map/VGATiming_map/clock/inst/Clk100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  VGA_RGB_map/VGATiming_map/clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    VGA_RGB_map/VGATiming_map/clock/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  VGA_RGB_map/VGATiming_map/clock/inst/clkout1_buf/O
                         net (fo=145, routed)         1.585     1.588    VGA_RGB_map/PixelClk
    SLICE_X73Y83         FDRE                                         r  VGA_RGB_map/klaar_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y83         FDRE (Prop_fdre_C_Q)         0.367     1.955 r  VGA_RGB_map/klaar_reg/Q
                         net (fo=9, routed)           4.988     6.944    Triangles_map/klaar
    SLICE_X73Y84         FDRE                                         r  Triangles_map/CDCtemp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHz (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHz_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHz_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHz_IBUF_BUFG_inst/O
                         net (fo=505, routed)         1.708     5.311    Triangles_map/CLK100MHz
    SLICE_X73Y84         FDRE                                         r  Triangles_map/CDCtemp_reg/C
                         clock pessimism              0.000     5.311    
                         clock uncertainty            0.410     5.721    
    SLICE_X73Y84         FDRE (Hold_fdre_C_D)         0.180     5.901    Triangles_map/CDCtemp_reg
  -------------------------------------------------------------------
                         required time                         -5.901    
                         arrival time                           6.944    
  -------------------------------------------------------------------
                         slack                                  1.043    





