<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FPGA35S6045.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="FPGA35S6045_TOP.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="FPGA35S6045_TOP.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="FPGA35S6045_TOP.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA35S6045_TOP.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="FPGA35S6045_TOP.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="FPGA35S6045_TOP.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="FPGA35S6045_TOP.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="FPGA35S6045_TOP.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="FPGA35S6045_TOP.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="FPGA35S6045_TOP.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FPGA35S6045_TOP.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="FPGA35S6045_TOP.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="FPGA35S6045_TOP.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="FPGA35S6045_TOP.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="FPGA35S6045_TOP.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="FPGA35S6045_TOP.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="FPGA35S6045_TOP.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="FPGA35S6045_TOP.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="FPGA35S6045_TOP.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="FPGA35S6045_TOP.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA35S6045_TOP_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA35S6045_TOP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA35S6045_TOP_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="FPGA35S6045_TOP_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="FPGA35S6045_TOP_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="FPGA35S6045_TOP_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA35S6045_TOP_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA35S6045_TOP_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="FPGA35S6045_TOP_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="FPGA35S6045_TOP_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA35S6045_TOP_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="FPGA35S6045_TOP_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="FPGA35S6045_TOP_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="FPGA35S6045_TOP_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="FPGA35S6045_TOP_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IMPACT_MISC" xil_pn:name="fpga35S6045_top.mcs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="fpga35s6045_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="fpga35s6045_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/fifo_512x4byte.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1393775496" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393775496" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="923105658554150768" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393775496" xil_pn:in_ck="-4543426011668184305" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5316039039703177326" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/blockram_32kx4byte.ngc"/>
      <outfile xil_pn:name="ipcore_dir/blockram_32kx4byte.vhd"/>
      <outfile xil_pn:name="ipcore_dir/fifo_512x4byte.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_512x4byte.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/iodrp_controller.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/iodrp_mcb_controller.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_raw_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_soft_calibration.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mcb_soft_calibration_top.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/memc3_infrastructure.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/memc3_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/mig_39/user_design/rtl/mig_39.vhd"/>
      <outfile xil_pn:name="ipcore_dir/pll1.vhd"/>
      <outfile xil_pn:name="ipcore_dir/pll1/example_design/pll1_exdes.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_pcie_v1_4/source/gtpa1_dual_wrapper.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_pcie_v1_4/source/gtpa1_dual_wrapper_tile.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_pcie_v1_4/source/pcie_bram_s6.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_pcie_v1_4/source/pcie_bram_top_s6.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_pcie_v1_4/source/pcie_brams_s6.vhd"/>
      <outfile xil_pn:name="ipcore_dir/s6_pcie_v1_4/source/s6_pcie_v1_4.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1393775496" xil_pn:in_ck="-5620609082164704951" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393775496" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="3846947771187801330" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393775496" xil_pn:in_ck="-5620609082164704951" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311098429560" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393775496" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1628301723296456868" xil_pn:start_ts="1393775496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393795339" xil_pn:in_ck="2331306595287714704" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4713570954242212843" xil_pn:start_ts="1393795297">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.lso"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.ngc"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.ngr"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.prj"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.stx"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.syr"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.xst"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1393794660" xil_pn:in_ck="-3743469257502484475" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4136738063291133721" xil_pn:start_ts="1393794660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1393795349" xil_pn:in_ck="-3267715420387317941" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="9120849613434564199" xil_pn:start_ts="1393795339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.bld"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.ngd"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393795401" xil_pn:in_ck="-5800928492710552597" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="4718453486768341897" xil_pn:start_ts="1393795349">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.pcf"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_map.map"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_map.mrp"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_map.ncd"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_map.ngm"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_map.xrpt"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_summary.xml"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393795440" xil_pn:in_ck="1006916421953225636" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1759769518774642592" xil_pn:start_ts="1393795401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.ncd"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.pad"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.par"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.ptwx"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.unroutes"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.xpi"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_pad.csv"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_pad.txt"/>
      <outfile xil_pn:name="FPGA35S6045_TOP_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393794853" xil_pn:in_ck="-7195146496401303811" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="-1275986535708984711" xil_pn:start_ts="1393794824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="fpga35s6045_top.bgn"/>
      <outfile xil_pn:name="fpga35s6045_top.bit"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1353518130" xil_pn:in_ck="-1905030898796111417" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="7067018512240450941" xil_pn:start_ts="1353518130">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1393623530" xil_pn:in_ck="-5513853286808701209" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1393623530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1393795449" xil_pn:in_ck="-5513853286808701209" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1393795440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.twr"/>
      <outfile xil_pn:name="FPGA35S6045_TOP.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1393794530" xil_pn:in_ck="-5800928492710552597" xil_pn:name="TRAN_createTimingConstraints" xil_pn:start_ts="1393794530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
  </transforms>

</generated_project>
