// Seed: 1168261837
module module_0 ();
  assign id_1 = id_1;
  always
    if (id_1) begin
      $display(id_1);
    end else begin
      #1
      #1 begin
        id_1 = 1'b0;
      end
    end
  always_latch id_1 = -id_1;
  wire id_2;
  assign id_2 = id_2;
  real id_3 = id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  always begin
    id_3 <= 1'b0;
  end
  module_0();
endmodule
