{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1500346421692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1500346421692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 18 10:53:41 2017 " "Processing started: Tue Jul 18 10:53:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1500346421692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1500346421692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calc -c top_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off calc -c top_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1500346421692 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1500346422004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 1 1 " "Found 1 design units, including 1 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "add.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_calc.v 1 1 " "Found 1 design units, including 1 entities, in source file top_calc.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_calc " "Found entity 1: top_calc" {  } { { "top_calc.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/top_calc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compare_n.v 1 1 " "Found 1 design units, including 1 entities, in source file compare_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_n " "Found entity 1: compare_n" {  } { { "compare_n.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/compare_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "fsm.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jic.v 1 1 " "Found 1 design units, including 1 entities, in source file jic.v" { { "Info" "ISGN_ENTITY_NAME" "1 jic " "Found entity 1: jic" {  } { { "jic.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/jic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_8 " "Found entity 1: Mux_8" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1500346433142 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(18) " "Verilog HDL Procedural Assignment error at Mux_8.v(18): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(19) " "Verilog HDL Procedural Assignment error at Mux_8.v(19): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(20) " "Verilog HDL Procedural Assignment error at Mux_8.v(20): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 20 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(21) " "Verilog HDL Procedural Assignment error at Mux_8.v(21): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 21 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(22) " "Verilog HDL Procedural Assignment error at Mux_8.v(22): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(23) " "Verilog HDL Procedural Assignment error at Mux_8.v(23): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(24) " "Verilog HDL Procedural Assignment error at Mux_8.v(24): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(25) " "Verilog HDL Procedural Assignment error at Mux_8.v(25): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "Mout Mux_8.v(28) " "Verilog HDL Procedural Assignment error at Mux_8.v(28): object \"Mout\" on left-hand side of assignment must have a variable data type" {  } { { "Mux_8.v" "" { Text "D:/workspace1/NewDocument/Quartus/module/calc/Mux_8.v" 28 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1500346433158 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 9 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1500346433189 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 18 10:53:53 2017 " "Processing ended: Tue Jul 18 10:53:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1500346433189 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1500346433189 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1500346433189 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500346433189 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 0 s " "Quartus II Full Compilation was unsuccessful. 11 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1500346433782 ""}
