// Seed: 2955840518
`define pp_7 0
`define pp_8 0
`define pp_9 0
`timescale 1ps / 1ps
module module_0 (
    input id_0
    , id_7,
    output reg id_1,
    input id_2,
    output id_3,
    input reg id_4,
    input logic id_5,
    input id_6
);
  assign id_3 = 1;
  reg id_8 = 1'b0;
  always @(negedge id_7) begin
    #1 begin
      id_8 = id_4;
      id_8 <= #id_2 1;
      id_7 = id_0;
    end
    id_1 <= 1;
  end
  always @(posedge id_0 or posedge 1'b0) id_8 = 1;
  logic id_9;
  task id_10;
    begin
      #1;
      id_8 <= id_8;
    end
  endtask : id_11
  logic id_12;
  assign id_11 = 1;
  assign id_10 = "" ? 1'd0 : id_10;
  logic id_13;
  assign id_10 = 1 == 1;
  logic id_14;
endmodule
