Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 22 15:44:19 2024
| Host         : DESKTOP-QT3SDF3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    62          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (62)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (109)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (62)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: rfid_sig_clk_div/clk_out_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart_clk_div/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (109)
--------------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.507        0.000                      0                  163        0.239        0.000                      0                  163       41.160        0.000                       0                   100  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.507        0.000                      0                  163        0.239        0.000                      0                  163       41.160        0.000                       0                   100  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.507ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.429ns (38.891%)  route 3.817ns (61.109%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.239    11.326    rfid_sig_clk_div/clear
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    88.119    rfid_sig_clk_div/clk_in
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[28]/C
                         clock pessimism              0.273    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524    87.833    rfid_sig_clk_div/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 76.507    

Slack (MET) :             76.507ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.429ns (38.891%)  route 3.817ns (61.109%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.239    11.326    rfid_sig_clk_div/clear
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    88.119    rfid_sig_clk_div/clk_in
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[29]/C
                         clock pessimism              0.273    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524    87.833    rfid_sig_clk_div/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 76.507    

Slack (MET) :             76.507ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.429ns (38.891%)  route 3.817ns (61.109%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.239    11.326    rfid_sig_clk_div/clear
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    88.119    rfid_sig_clk_div/clk_in
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[30]/C
                         clock pessimism              0.273    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524    87.833    rfid_sig_clk_div/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 76.507    

Slack (MET) :             76.507ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 2.429ns (38.891%)  route 3.817ns (61.109%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 88.119 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.239    11.326    rfid_sig_clk_div/clear
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.441    88.119    rfid_sig_clk_div/clk_in
    SLICE_X10Y39         FDRE                                         r  rfid_sig_clk_div/cnt_reg[31]/C
                         clock pessimism              0.273    88.392    
                         clock uncertainty           -0.035    88.357    
    SLICE_X10Y39         FDRE (Setup_fdre_C_R)       -0.524    87.833    rfid_sig_clk_div/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         87.833    
                         arrival time                         -11.326    
  -------------------------------------------------------------------
                         slack                                 76.507    

Slack (MET) :             76.644ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.429ns (39.773%)  route 3.678ns (60.227%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.100    11.187    rfid_sig_clk_div/clear
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    88.118    rfid_sig_clk_div/clk_in
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[24]/C
                         clock pessimism              0.273    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X10Y38         FDRE (Setup_fdre_C_R)       -0.524    87.832    rfid_sig_clk_div/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 76.644    

Slack (MET) :             76.644ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.429ns (39.773%)  route 3.678ns (60.227%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.100    11.187    rfid_sig_clk_div/clear
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    88.118    rfid_sig_clk_div/clk_in
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[25]/C
                         clock pessimism              0.273    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X10Y38         FDRE (Setup_fdre_C_R)       -0.524    87.832    rfid_sig_clk_div/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 76.644    

Slack (MET) :             76.644ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.429ns (39.773%)  route 3.678ns (60.227%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.100    11.187    rfid_sig_clk_div/clear
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    88.118    rfid_sig_clk_div/clk_in
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[26]/C
                         clock pessimism              0.273    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X10Y38         FDRE (Setup_fdre_C_R)       -0.524    87.832    rfid_sig_clk_div/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 76.644    

Slack (MET) :             76.644ns  (required time - arrival time)
  Source:                 rfid_sig_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rfid_sig_clk_div/cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.429ns (39.773%)  route 3.678ns (60.227%))
  Logic Levels:           9  (CARRY4=7 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.553     5.080    rfid_sig_clk_div/clk_in
    SLICE_X10Y32         FDRE                                         r  rfid_sig_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y32         FDRE (Prop_fdre_C_Q)         0.518     5.598 r  rfid_sig_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.643     6.241    rfid_sig_clk_div/cnt_reg[0]
    SLICE_X11Y32         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.821 r  rfid_sig_clk_div/cnt_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.821    rfid_sig_clk_div/cnt_reg[0]_i_17_n_0
    SLICE_X11Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.935 r  rfid_sig_clk_div/cnt_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.935    rfid_sig_clk_div/cnt_reg[0]_i_13_n_0
    SLICE_X11Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.049 r  rfid_sig_clk_div/cnt_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.049    rfid_sig_clk_div/cnt_reg[0]_i_14_n_0
    SLICE_X11Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.163 r  rfid_sig_clk_div/cnt_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.163    rfid_sig_clk_div/cnt_reg[0]_i_16_n_0
    SLICE_X11Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.277 r  rfid_sig_clk_div/cnt_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.277    rfid_sig_clk_div/cnt_reg[0]_i_15_n_0
    SLICE_X11Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.391 r  rfid_sig_clk_div/cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.391    rfid_sig_clk_div/cnt_reg[0]_i_10_n_0
    SLICE_X11Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.725 f  rfid_sig_clk_div/cnt_reg[0]_i_11/O[1]
                         net (fo=1, routed)           0.812     8.537    rfid_sig_clk_div/p_0_in[26]
    SLICE_X11Y40         LUT6 (Prop_lut6_I2_O)        0.303     8.840 f  rfid_sig_clk_div/cnt[0]_i_3/O
                         net (fo=1, routed)           1.123     9.963    rfid_sig_clk_div/cnt[0]_i_3_n_0
    SLICE_X9Y35          LUT6 (Prop_lut6_I0_O)        0.124    10.087 r  rfid_sig_clk_div/cnt[0]_i_1/O
                         net (fo=33, routed)          1.100    11.187    rfid_sig_clk_div/clear
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    88.118    rfid_sig_clk_div/clk_in
    SLICE_X10Y38         FDRE                                         r  rfid_sig_clk_div/cnt_reg[27]/C
                         clock pessimism              0.273    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X10Y38         FDRE (Setup_fdre_C_R)       -0.524    87.832    rfid_sig_clk_div/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -11.187    
  -------------------------------------------------------------------
                         slack                                 76.644    

Slack (MET) :             76.781ns  (required time - arrival time)
  Source:                 uart_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk_div/cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.447ns (41.025%)  route 3.518ns (58.975%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.086    uart_clk_div/clk_in
    SLICE_X12Y39         FDRE                                         r  uart_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  uart_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.274    uart_clk_div/cnt_reg[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.854 r  uart_clk_div/cnt_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    uart_clk_div/cnt_reg[0]_i_17__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  uart_clk_div/cnt_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    uart_clk_div/cnt_reg[0]_i_13__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  uart_clk_div/cnt_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.082    uart_clk_div/cnt_reg[0]_i_14__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  uart_clk_div/cnt_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.196    uart_clk_div/cnt_reg[0]_i_16__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  uart_clk_div/cnt_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.310    uart_clk_div/cnt_reg[0]_i_15__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  uart_clk_div/cnt_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.424    uart_clk_div/cnt_reg[0]_i_10__0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  uart_clk_div/cnt_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    uart_clk_div/cnt_reg[0]_i_11__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.777 f  uart_clk_div/cnt_reg[0]_i_12__0/O[2]
                         net (fo=1, routed)           0.590     8.367    uart_clk_div/cnt_reg[0]_i_12__0_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.302     8.669 f  uart_clk_div/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.947     9.616    uart_clk_div/cnt[0]_i_7__0_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  uart_clk_div/cnt[0]_i_1__0/O
                         net (fo=33, routed)          1.311    11.051    uart_clk_div/cnt[0]_i_1__0_n_0
    SLICE_X12Y40         FDRE                                         r  uart_clk_div/cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    88.118    uart_clk_div/clk_in
    SLICE_X12Y40         FDRE                                         r  uart_clk_div/cnt_reg[4]/C
                         clock pessimism              0.273    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X12Y40         FDRE (Setup_fdre_C_R)       -0.524    87.832    uart_clk_div/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 76.781    

Slack (MET) :             76.781ns  (required time - arrival time)
  Source:                 uart_clk_div/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk_div/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.965ns  (logic 2.447ns (41.025%)  route 3.518ns (58.975%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 88.118 - 83.330 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.559     5.086    uart_clk_div/clk_in
    SLICE_X12Y39         FDRE                                         r  uart_clk_div/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  uart_clk_div/cnt_reg[0]/Q
                         net (fo=3, routed)           0.670     6.274    uart_clk_div/cnt_reg[0]
    SLICE_X13Y39         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.854 r  uart_clk_div/cnt_reg[0]_i_17__0/CO[3]
                         net (fo=1, routed)           0.000     6.854    uart_clk_div/cnt_reg[0]_i_17__0_n_0
    SLICE_X13Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.968 r  uart_clk_div/cnt_reg[0]_i_13__0/CO[3]
                         net (fo=1, routed)           0.000     6.968    uart_clk_div/cnt_reg[0]_i_13__0_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.082 r  uart_clk_div/cnt_reg[0]_i_14__0/CO[3]
                         net (fo=1, routed)           0.000     7.082    uart_clk_div/cnt_reg[0]_i_14__0_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.196 r  uart_clk_div/cnt_reg[0]_i_16__0/CO[3]
                         net (fo=1, routed)           0.000     7.196    uart_clk_div/cnt_reg[0]_i_16__0_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.310 r  uart_clk_div/cnt_reg[0]_i_15__0/CO[3]
                         net (fo=1, routed)           0.000     7.310    uart_clk_div/cnt_reg[0]_i_15__0_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.424 r  uart_clk_div/cnt_reg[0]_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.424    uart_clk_div/cnt_reg[0]_i_10__0_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.538 r  uart_clk_div/cnt_reg[0]_i_11__0/CO[3]
                         net (fo=1, routed)           0.000     7.538    uart_clk_div/cnt_reg[0]_i_11__0_n_0
    SLICE_X13Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.777 f  uart_clk_div/cnt_reg[0]_i_12__0/O[2]
                         net (fo=1, routed)           0.590     8.367    uart_clk_div/cnt_reg[0]_i_12__0_n_5
    SLICE_X14Y46         LUT2 (Prop_lut2_I1_O)        0.302     8.669 f  uart_clk_div/cnt[0]_i_7__0/O
                         net (fo=1, routed)           0.947     9.616    uart_clk_div/cnt[0]_i_7__0_n_0
    SLICE_X14Y43         LUT6 (Prop_lut6_I4_O)        0.124     9.740 r  uart_clk_div/cnt[0]_i_1__0/O
                         net (fo=33, routed)          1.311    11.051    uart_clk_div/cnt[0]_i_1__0_n_0
    SLICE_X12Y40         FDRE                                         r  uart_clk_div/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000    83.330    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.440    88.118    uart_clk_div/clk_in
    SLICE_X12Y40         FDRE                                         r  uart_clk_div/cnt_reg[5]/C
                         clock pessimism              0.273    88.391    
                         clock uncertainty           -0.035    88.356    
    SLICE_X12Y40         FDRE (Setup_fdre_C_R)       -0.524    87.832    uart_clk_div/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         87.832    
                         arrival time                         -11.051    
  -------------------------------------------------------------------
                         slack                                 76.781    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.550     1.440    DAC/clk_in
    SLICE_X19Y27         FDRE                                         r  DAC/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DAC/cnt_reg[4]/Q
                         net (fo=4, routed)           0.079     1.660    DAC/cnt[4]
    SLICE_X19Y27         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.784 r  DAC/cnt0__0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.784    DAC/cnt0__0_carry__0_n_6
    SLICE_X19Y27         FDRE                                         r  DAC/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.818     1.952    DAC/clk_in
    SLICE_X19Y27         FDRE                                         r  DAC/cnt_reg[5]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.105     1.545    DAC/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.548     1.438    DAC/clk_in
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  DAC/cnt_reg[2]/Q
                         net (fo=4, routed)           0.079     1.658    DAC/cnt[2]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.785 r  DAC/cnt0__0_carry/O[3]
                         net (fo=1, routed)           0.000     1.785    DAC/cnt0__0_carry_n_4
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.816     1.950    DAC/clk_in
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[3]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.105     1.543    DAC/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.548     1.438    DAC/clk_in
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  DAC/cnt_reg[1]/Q
                         net (fo=4, routed)           0.068     1.647    DAC/cnt[1]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.793 r  DAC/cnt0__0_carry/O[2]
                         net (fo=1, routed)           0.000     1.793    DAC/cnt0__0_carry_n_5
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.816     1.950    DAC/clk_in
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[2]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.105     1.543    DAC/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.265ns (74.597%)  route 0.090ns (25.403%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.550     1.440    DAC/clk_in
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DAC/cnt_reg[8]/Q
                         net (fo=4, routed)           0.090     1.671    DAC/cnt[8]
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.795 r  DAC/cnt0__0_carry__1/O[1]
                         net (fo=1, routed)           0.000     1.795    DAC/cnt0__0_carry__1_n_6
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.819     1.953    DAC/clk_in
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[9]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.105     1.545    DAC/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.551     1.441    DAC/clk_in
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  DAC/cnt_reg[12]/Q
                         net (fo=4, routed)           0.091     1.673    DAC/cnt[12]
    SLICE_X19Y29         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.797 r  DAC/cnt0__0_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.797    DAC/cnt0__0_carry__2_n_6
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.820     1.954    DAC/clk_in
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[13]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.105     1.546    DAC/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.368%)  route 0.091ns (25.632%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.548     1.438    DAC/clk_in
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y26         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  DAC/cnt_reg[0]/Q
                         net (fo=4, routed)           0.091     1.670    DAC/cnt[0]
    SLICE_X19Y26         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.794 r  DAC/cnt0__0_carry/O[1]
                         net (fo=1, routed)           0.000     1.794    DAC/cnt0__0_carry_n_6
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.816     1.950    DAC/clk_in
    SLICE_X19Y26         FDRE                                         r  DAC/cnt_reg[1]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X19Y26         FDRE (Hold_fdre_C_D)         0.105     1.543    DAC/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.268ns (74.810%)  route 0.090ns (25.190%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.550     1.440    DAC/clk_in
    SLICE_X19Y27         FDRE                                         r  DAC/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y27         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DAC/cnt_reg[6]/Q
                         net (fo=4, routed)           0.090     1.671    DAC/cnt[6]
    SLICE_X19Y27         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.798 r  DAC/cnt0__0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.798    DAC/cnt0__0_carry__0_n_4
    SLICE_X19Y27         FDRE                                         r  DAC/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.818     1.952    DAC/clk_in
    SLICE_X19Y27         FDRE                                         r  DAC/cnt_reg[7]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X19Y27         FDRE (Hold_fdre_C_D)         0.105     1.545    DAC/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.268ns (74.797%)  route 0.090ns (25.203%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.550     1.440    DAC/clk_in
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y28         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  DAC/cnt_reg[10]/Q
                         net (fo=4, routed)           0.090     1.671    DAC/cnt[10]
    SLICE_X19Y28         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.798 r  DAC/cnt0__0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.798    DAC/cnt0__0_carry__1_n_4
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.819     1.953    DAC/clk_in
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[11]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X19Y28         FDRE (Hold_fdre_C_D)         0.105     1.545    DAC/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 DAC/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            DAC/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.268ns (74.582%)  route 0.091ns (25.418%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.551     1.441    DAC/clk_in
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y29         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  DAC/cnt_reg[14]/Q
                         net (fo=4, routed)           0.091     1.673    DAC/cnt[14]
    SLICE_X19Y29         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.800 r  DAC/cnt0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.800    DAC/cnt0__0_carry__2_n_4
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.820     1.954    DAC/clk_in
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[15]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X19Y29         FDRE (Hold_fdre_C_D)         0.105     1.546    DAC/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 uart_clk_div/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_clk_div/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.453ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.563     1.453    uart_clk_div/clk_in
    SLICE_X15Y46         FDRE                                         r  uart_clk_div/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDRE (Prop_fdre_C_Q)         0.141     1.594 r  uart_clk_div/clk_out_reg/Q
                         net (fo=2, routed)           0.168     1.762    uart_clk_div/clk_uart
    SLICE_X15Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.807 r  uart_clk_div/clk_out_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    uart_clk_div/clk_out_i_1__0_n_0
    SLICE_X15Y46         FDRE                                         r  uart_clk_div/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.832     1.966    uart_clk_div/clk_in
    SLICE_X15Y46         FDRE                                         r  uart_clk_div/clk_out_reg/C
                         clock pessimism             -0.513     1.453    
    SLICE_X15Y46         FDRE (Hold_fdre_C_D)         0.091     1.544    uart_clk_div/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk_12Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_12Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y26   DAC/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y28   DAC/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y28   DAC/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y29   DAC/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y29   DAC/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y29   DAC/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y29   DAC/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y30   DAC/cnt_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X19Y30   DAC/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y26   DAC/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y26   DAC/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y28   DAC/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y28   DAC/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y28   DAC/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y28   DAC/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y29   DAC/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y29   DAC/cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y29   DAC/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X19Y29   DAC/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y26   DAC/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y26   DAC/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y28   DAC/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y28   DAC/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y28   DAC/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y28   DAC/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y29   DAC/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y29   DAC/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y29   DAC/cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X19Y29   DAC/cnt_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.432ns  (logic 5.221ns (31.773%)  route 11.211ns (68.227%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.612    15.369    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.306    15.675 r  sig_phase_ind[5]_i_1/O
                         net (fo=2, routed)           0.758    16.432    sig_phase_ind[5]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  sig_phase_ind_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.423ns  (logic 5.221ns (31.790%)  route 11.202ns (68.210%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.831    15.588    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y30         LUT6 (Prop_lut6_I5_O)        0.306    15.894 r  sig_phase_ind[3]_i_1/O
                         net (fo=2, routed)           0.529    16.423    sig_phase_ind[3]_i_1_n_0
    SLICE_X17Y30         FDRE                                         r  sig_phase_ind_reg_rep[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.374ns  (logic 5.221ns (31.886%)  route 11.153ns (68.114%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.831    15.588    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y30         LUT6 (Prop_lut6_I5_O)        0.306    15.894 r  sig_phase_ind[3]_i_1/O
                         net (fo=2, routed)           0.480    16.374    sig_phase_ind[3]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  sig_phase_ind_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.353ns  (logic 5.221ns (31.927%)  route 11.132ns (68.073%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.614    15.371    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y31         LUT6 (Prop_lut6_I5_O)        0.306    15.677 r  sig_phase_ind[2]_i_1/O
                         net (fo=2, routed)           0.676    16.353    sig_phase_ind[2]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  sig_phase_ind_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.275ns  (logic 5.221ns (32.079%)  route 11.054ns (67.921%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.606    15.363    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y30         LUT6 (Prop_lut6_I5_O)        0.306    15.669 r  sig_phase_ind[4]_i_1/O
                         net (fo=2, routed)           0.606    16.275    sig_phase_ind[4]_i_1_n_0
    SLICE_X17Y30         FDRE                                         r  sig_phase_ind_reg_rep[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.233ns  (logic 5.221ns (32.163%)  route 11.012ns (67.837%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.606    15.363    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y30         LUT6 (Prop_lut6_I5_O)        0.306    15.669 r  sig_phase_ind[4]_i_1/O
                         net (fo=2, routed)           0.564    16.233    sig_phase_ind[4]_i_1_n_0
    SLICE_X16Y30         FDRE                                         r  sig_phase_ind_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.054ns  (logic 5.221ns (32.522%)  route 10.833ns (67.478%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    13.180 r  sig_phase_ind_reg[6]_i_11/O[2]
                         net (fo=1, routed)           1.028    14.208    sig_phase_ind_reg[6]_i_11_n_5
    SLICE_X16Y32         LUT2 (Prop_lut2_I0_O)        0.301    14.509 r  sig_phase_ind[6]_i_6/O
                         net (fo=1, routed)           0.000    14.509    sig_phase_ind[6]_i_6_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    14.757 r  sig_phase_ind_reg[6]_i_2/O[3]
                         net (fo=5, routed)           0.612    15.369    sig_phase_ind_reg[6]_i_2_n_4
    SLICE_X17Y31         LUT6 (Prop_lut6_I0_O)        0.306    15.675 r  sig_phase_ind[5]_i_1/O
                         net (fo=2, routed)           0.379    16.054    sig_phase_ind[5]_i_1_n_0
    SLICE_X17Y31         FDRE                                         r  sig_phase_ind_reg_rep[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.905ns  (logic 4.874ns (30.645%)  route 11.031ns (69.355%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.832 r  sig_phase_ind_reg[6]_i_11/O[1]
                         net (fo=1, routed)           0.862    13.694    sig_phase_ind_reg[6]_i_11_n_6
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.306    14.000 r  sig_phase_ind[6]_i_7/O
                         net (fo=1, routed)           0.000    14.000    sig_phase_ind[6]_i_7_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.248 r  sig_phase_ind_reg[6]_i_2/O[2]
                         net (fo=5, routed)           0.975    15.224    sig_phase_ind_reg[6]_i_2_n_5
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.302    15.526 r  sig_phase_ind[6]_i_1/O
                         net (fo=2, routed)           0.379    15.905    sig_phase_ind[6]_i_1_n_0
    SLICE_X17Y32         FDRE                                         r  sig_phase_ind_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/bit_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.733ns  (logic 5.951ns (37.825%)  route 9.782ns (62.175%))
  Logic Levels:           22  (CARRY4=13 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE                         0.000     0.000 r  uart/bit_cnt_reg[1]/C
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  uart/bit_cnt_reg[1]/Q
                         net (fo=96, routed)          2.881     3.337    uart/bit_cnt[1]
    SLICE_X4Y36          LUT2 (Prop_lut2_I0_O)        0.124     3.461 r  uart/bit_cnt[0]_i_181/O
                         net (fo=1, routed)           0.000     3.461    uart/bit_cnt[0]_i_181_n_0
    SLICE_X4Y36          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.011 r  uart/bit_cnt_reg[0]_i_142/CO[3]
                         net (fo=1, routed)           0.000     4.011    uart/bit_cnt_reg[0]_i_142_n_0
    SLICE_X4Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.125 r  uart/bit_cnt_reg[0]_i_183/CO[3]
                         net (fo=1, routed)           0.000     4.125    uart/bit_cnt_reg[0]_i_183_n_0
    SLICE_X4Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.239 r  uart/bit_cnt_reg[0]_i_162/CO[3]
                         net (fo=1, routed)           0.000     4.239    uart/bit_cnt_reg[0]_i_162_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.353 r  uart/bit_cnt_reg[0]_i_140/CO[3]
                         net (fo=1, routed)           0.000     4.353    uart/bit_cnt_reg[0]_i_140_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.467 r  uart/bit_cnt_reg[0]_i_111/CO[3]
                         net (fo=1, routed)           0.000     4.467    uart/bit_cnt_reg[0]_i_111_n_0
    SLICE_X4Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.581 r  uart/bit_cnt_reg[0]_i_65/CO[3]
                         net (fo=1, routed)           0.000     4.581    uart/bit_cnt_reg[0]_i_65_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.820 r  uart/bit_cnt_reg[0]_i_127/O[2]
                         net (fo=4, routed)           1.338     6.158    uart/bit_cnt_reg[0]_i_127_n_5
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.302     6.460 r  uart/bit_cnt[0]_i_78/O
                         net (fo=1, routed)           0.814     7.274    uart/bit_cnt[0]_i_78_n_0
    SLICE_X5Y44          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.659 r  uart/bit_cnt_reg[0]_i_40/CO[3]
                         net (fo=1, routed)           0.000     7.659    uart/bit_cnt_reg[0]_i_40_n_0
    SLICE_X5Y45          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.993 r  uart/bit_cnt_reg[0]_i_46/O[1]
                         net (fo=3, routed)           1.085     9.078    uart/bit_cnt_reg[0]_i_46_n_6
    SLICE_X7Y43          LUT3 (Prop_lut3_I1_O)        0.303     9.381 r  uart/bit_cnt[0]_i_45/O
                         net (fo=2, routed)           0.593     9.974    uart/bit_cnt[0]_i_45_n_0
    SLICE_X7Y42          LUT5 (Prop_lut5_I1_O)        0.149    10.123 r  uart/bit_cnt[0]_i_23/O
                         net (fo=2, routed)           0.421    10.544    uart/bit_cnt[0]_i_23_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I0_O)        0.332    10.876 r  uart/bit_cnt[0]_i_26/O
                         net (fo=1, routed)           0.000    10.876    uart/bit_cnt[0]_i_26_n_0
    SLICE_X5Y43          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    11.300 r  uart/bit_cnt_reg[0]_i_10/O[1]
                         net (fo=2, routed)           0.964    12.264    uart/bit_cnt_reg[0]_i_10_n_6
    SLICE_X4Y46          LUT2 (Prop_lut2_I0_O)        0.303    12.567 r  uart/bit_cnt[0]_i_12/O
                         net (fo=1, routed)           0.000    12.567    uart/bit_cnt[0]_i_12_n_0
    SLICE_X4Y46          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    12.794 r  uart/bit_cnt_reg[0]_i_8/O[1]
                         net (fo=1, routed)           0.807    13.601    uart/bit_cnt_reg[0]_i_8_n_6
    SLICE_X5Y47          LUT5 (Prop_lut5_I4_O)        0.303    13.904 r  uart/bit_cnt[0]_i_5/O
                         net (fo=1, routed)           0.000    13.904    uart/bit_cnt[0]_i_5_n_0
    SLICE_X5Y47          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.305 r  uart/bit_cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.305    uart/bit_cnt_reg[0]_i_1_n_0
    SLICE_X5Y48          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.527 r  uart/bit_cnt_reg[3]_i_8/O[0]
                         net (fo=3, routed)           0.878    15.406    uart/bit_cnt_reg[3]_i_8_n_7
    SLICE_X4Y48          LUT4 (Prop_lut4_I3_O)        0.327    15.733 r  uart/bit_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000    15.733    uart/bit_cnt[3]_i_2_n_0
    SLICE_X4Y48          FDRE                                         r  uart/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_phase_ind_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sig_phase_ind_reg_rep[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.716ns  (logic 4.874ns (31.014%)  route 10.842ns (68.986%))
  Logic Levels:           19  (CARRY4=8 FDRE=1 LUT2=2 LUT3=2 LUT4=2 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg[2]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sig_phase_ind_reg[2]/Q
                         net (fo=58, routed)          2.165     2.621    sig_phase_ind[2]
    SLICE_X19Y36         LUT6 (Prop_lut6_I3_O)        0.124     2.745 r  sig_phase_ind[6]_i_14/O
                         net (fo=5, routed)           0.618     3.364    sig_phase_ind[6]_i_14_n_0
    SLICE_X18Y34         LUT2 (Prop_lut2_I1_O)        0.124     3.488 f  sig_phase_ind[6]_i_10/O
                         net (fo=20, routed)          1.470     4.958    sig_phase_ind[1]_i_120_n_0
    SLICE_X19Y35         LUT6 (Prop_lut6_I0_O)        0.124     5.082 r  sig_phase_ind[1]_i_134/O
                         net (fo=2, routed)           0.738     5.820    sig_phase_ind[1]_i_134_n_0
    SLICE_X17Y35         LUT3 (Prop_lut3_I2_O)        0.124     5.944 r  sig_phase_ind[1]_i_138/O
                         net (fo=1, routed)           0.000     5.944    sig_phase_ind[1]_i_138_n_0
    SLICE_X17Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.494 r  sig_phase_ind_reg[1]_i_85/CO[3]
                         net (fo=1, routed)           0.000     6.494    sig_phase_ind_reg[1]_i_85_n_0
    SLICE_X17Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.608 r  sig_phase_ind_reg[1]_i_57/CO[3]
                         net (fo=1, routed)           0.000     6.608    sig_phase_ind_reg[1]_i_57_n_0
    SLICE_X17Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.722 r  sig_phase_ind_reg[1]_i_38/CO[3]
                         net (fo=1, routed)           0.000     6.722    sig_phase_ind_reg[1]_i_38_n_0
    SLICE_X17Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.944 r  sig_phase_ind_reg[1]_i_29/O[0]
                         net (fo=3, routed)           0.779     7.722    sig_phase_ind_reg[1]_i_29_n_7
    SLICE_X17Y40         LUT3 (Prop_lut3_I1_O)        0.299     8.021 r  sig_phase_ind[1]_i_37/O
                         net (fo=2, routed)           1.369     9.390    sig_phase_ind[1]_i_37_n_0
    SLICE_X15Y37         LUT4 (Prop_lut4_I0_O)        0.152     9.542 r  sig_phase_ind[1]_i_14/O
                         net (fo=2, routed)           0.719    10.261    sig_phase_ind[1]_i_14_n_0
    SLICE_X16Y38         LUT5 (Prop_lut5_I0_O)        0.332    10.593 r  sig_phase_ind[1]_i_18/O
                         net (fo=1, routed)           0.000    10.593    sig_phase_ind[1]_i_18_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.125 r  sig_phase_ind_reg[1]_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.125    sig_phase_ind_reg[1]_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.347 r  sig_phase_ind_reg[6]_i_19/O[0]
                         net (fo=2, routed)           0.956    12.303    sig_phase_ind_reg[6]_i_19_n_7
    SLICE_X18Y37         LUT4 (Prop_lut4_I2_O)        0.299    12.602 r  sig_phase_ind[6]_i_17/O
                         net (fo=1, routed)           0.000    12.602    sig_phase_ind[6]_i_17_n_0
    SLICE_X18Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    12.832 r  sig_phase_ind_reg[6]_i_11/O[1]
                         net (fo=1, routed)           0.862    13.694    sig_phase_ind_reg[6]_i_11_n_6
    SLICE_X16Y32         LUT2 (Prop_lut2_I1_O)        0.306    14.000 r  sig_phase_ind[6]_i_7/O
                         net (fo=1, routed)           0.000    14.000    sig_phase_ind[6]_i_7_n_0
    SLICE_X16Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    14.248 r  sig_phase_ind_reg[6]_i_2/O[2]
                         net (fo=5, routed)           0.975    15.224    sig_phase_ind_reg[6]_i_2_n_5
    SLICE_X17Y31         LUT6 (Prop_lut6_I4_O)        0.302    15.526 r  sig_phase_ind[6]_i_1/O
                         net (fo=2, routed)           0.190    15.716    sig_phase_ind[6]_i_1_n_0
    SLICE_X16Y31         FDRE                                         r  sig_phase_ind_reg_rep[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/val_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/val_reg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.364%)  route 0.169ns (47.636%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE                         0.000     0.000 r  uart/val_reg_reg[5]/C
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/val_reg_reg[5]/Q
                         net (fo=2, routed)           0.169     0.310    uart/val_reg_reg_n_0_[5]
    SLICE_X9Y39          LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  uart/val_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.355    uart/val_reg[5]_i_1_n_0
    SLICE_X9Y39          FDRE                                         r  uart/val_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  uart/start_cnt_reg[2]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  uart/start_cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    uart/start_cnt_reg[0]_i_1_n_5
    SLICE_X0Y49          FDRE                                         r  uart/start_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  uart/start_cnt_reg[6]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[6]
    SLICE_X0Y50          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.373 r  uart/start_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.373    uart/start_cnt_reg[4]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  uart/start_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE                         0.000     0.000 r  uart/start_cnt_reg[14]/C
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[14]/Q
                         net (fo=2, routed)           0.133     0.274    uart/start_cnt_reg[14]
    SLICE_X0Y52          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  uart/start_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    uart/start_cnt_reg[12]_i_1_n_5
    SLICE_X0Y52          FDRE                                         r  uart/start_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE                         0.000     0.000 r  uart/start_cnt_reg[10]/C
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[10]/Q
                         net (fo=3, routed)           0.134     0.275    uart/start_cnt_reg[10]
    SLICE_X0Y51          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[8]_i_1_n_5
    SLICE_X0Y51          FDRE                                         r  uart/start_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y54          FDRE                         0.000     0.000 r  uart/start_cnt_reg[22]/C
    SLICE_X0Y54          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[22]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[22]
    SLICE_X0Y54          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[20]_i_1_n_5
    SLICE_X0Y54          FDRE                                         r  uart/start_cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDRE                         0.000     0.000 r  uart/start_cnt_reg[26]/C
    SLICE_X0Y55          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[26]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[26]
    SLICE_X0Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[24]_i_1_n_5
    SLICE_X0Y55          FDRE                                         r  uart/start_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDRE                         0.000     0.000 r  uart/start_cnt_reg[30]/C
    SLICE_X0Y56          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[30]/Q
                         net (fo=2, routed)           0.134     0.275    uart/start_cnt_reg[30]
    SLICE_X0Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  uart/start_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    uart/start_cnt_reg[28]_i_1_n_5
    SLICE_X0Y56          FDRE                                         r  uart/start_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE                         0.000     0.000 r  uart/start_cnt_reg[2]/C
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[2]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[2]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  uart/start_cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    uart/start_cnt_reg[0]_i_1_n_4
    SLICE_X0Y49          FDRE                                         r  uart/start_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/start_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/start_cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE                         0.000     0.000 r  uart/start_cnt_reg[6]/C
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/start_cnt_reg[6]/Q
                         net (fo=1, routed)           0.121     0.262    uart/start_cnt_reg_n_0_[6]
    SLICE_X0Y50          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.406 r  uart/start_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.406    uart/start_cnt_reg[4]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  uart/start_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC/pinout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio27
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.708ns  (logic 4.042ns (60.254%)  route 2.666ns (39.746%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.550     5.077    DAC/clk_in
    SLICE_X18Y30         FDRE                                         r  DAC/pinout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.518     5.595 r  DAC/pinout_reg/Q
                         net (fo=1, routed)           2.666     8.261    pio27_OBUF
    K14                  OBUF (Prop_obuf_I_O)         3.524    11.785 r  pio27_OBUF_inst/O
                         net (fo=0)                   0.000    11.785    pio27
    K14                                                               r  pio27 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DAC/pinout_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            pio27
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.252ns  (logic 1.389ns (61.670%)  route 0.863ns (38.330%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.552     1.442    DAC/clk_in
    SLICE_X18Y30         FDRE                                         r  DAC/pinout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y30         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  DAC/pinout_reg/Q
                         net (fo=1, routed)           0.863     2.469    pio27_OBUF
    K14                  OBUF (Prop_obuf_I_O)         1.225     3.693 r  pio27_OBUF_inst/O
                         net (fo=0)                   0.000     3.693    pio27
    K14                                                               r  pio27 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.981ns  (logic 2.815ns (40.324%)  route 4.166ns (59.676%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.647    DAC/cnt0__0_carry__5_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.981 r  DAC/cnt0__0_carry__6/O[1]
                         net (fo=1, routed)           0.000     6.981    DAC/cnt0__0_carry__6_n_6
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436     4.784    DAC/clk_in
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[29]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.960ns  (logic 2.794ns (40.144%)  route 4.166ns (59.856%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.647    DAC/cnt0__0_carry__5_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.960 r  DAC/cnt0__0_carry__6/O[3]
                         net (fo=1, routed)           0.000     6.960    DAC/cnt0__0_carry__6_n_4
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436     4.784    DAC/clk_in
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[31]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.886ns  (logic 2.720ns (39.501%)  route 4.166ns (60.499%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.647    DAC/cnt0__0_carry__5_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.886 r  DAC/cnt0__0_carry__6/O[2]
                         net (fo=1, routed)           0.000     6.886    DAC/cnt0__0_carry__6_n_5
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436     4.784    DAC/clk_in
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[30]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.870ns  (logic 2.704ns (39.360%)  route 4.166ns (60.640%))
  Logic Levels:           12  (CARRY4=8 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.647 r  DAC/cnt0__0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.647    DAC/cnt0__0_carry__5_n_0
    SLICE_X19Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.870 r  DAC/cnt0__0_carry__6/O[0]
                         net (fo=1, routed)           0.000     6.870    DAC/cnt0__0_carry__6_n_7
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.436     4.784    DAC/clk_in
    SLICE_X19Y33         FDRE                                         r  DAC/cnt_reg[28]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.867ns  (logic 2.701ns (39.333%)  route 4.166ns (60.667%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.867 r  DAC/cnt0__0_carry__5/O[1]
                         net (fo=1, routed)           0.000     6.867    DAC/cnt0__0_carry__5_n_6
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435     4.783    DAC/clk_in
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[25]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.846ns  (logic 2.680ns (39.147%)  route 4.166ns (60.853%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.846 r  DAC/cnt0__0_carry__5/O[3]
                         net (fo=1, routed)           0.000     6.846    DAC/cnt0__0_carry__5_n_4
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435     4.783    DAC/clk_in
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[27]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.772ns  (logic 2.606ns (38.482%)  route 4.166ns (61.518%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.772 r  DAC/cnt0__0_carry__5/O[2]
                         net (fo=1, routed)           0.000     6.772    DAC/cnt0__0_carry__5_n_5
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435     4.783    DAC/clk_in
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[26]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.756ns  (logic 2.590ns (38.337%)  route 4.166ns (61.663%))
  Logic Levels:           11  (CARRY4=7 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.533 r  DAC/cnt0__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     6.533    DAC/cnt0__0_carry__4_n_0
    SLICE_X19Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.756 r  DAC/cnt0__0_carry__5/O[0]
                         net (fo=1, routed)           0.000     6.756    DAC/cnt0__0_carry__5_n_7
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.435     4.783    DAC/clk_in
    SLICE_X19Y32         FDRE                                         r  DAC/cnt_reg[24]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.753ns  (logic 2.587ns (38.309%)  route 4.166ns (61.691%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.753 r  DAC/cnt0__0_carry__4/O[1]
                         net (fo=1, routed)           0.000     6.753    DAC/cnt0__0_carry__4_n_6
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.433     4.781    DAC/clk_in
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[21]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.732ns  (logic 2.566ns (38.117%)  route 4.166ns (61.883%))
  Logic Levels:           10  (CARRY4=6 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[5]/C
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  sig_phase_ind_reg_rep[5]/Q
                         net (fo=33, routed)          2.048     2.467    DAC/Q[5]
    SLICE_X17Y27         LUT6 (Prop_lut6_I5_O)        0.299     2.766 r  DAC/g1_b4/O
                         net (fo=3, routed)           0.660     3.426    DAC/g1_b4_n_0
    SLICE_X16Y27         LUT6 (Prop_lut6_I2_O)        0.124     3.550 r  DAC/cnt1_carry_i_2/O
                         net (fo=1, routed)           0.693     4.243    DAC/cnt1_carry_i_2_n_0
    SLICE_X18Y27         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     4.647 r  DAC/cnt1_carry/CO[3]
                         net (fo=1, routed)           0.000     4.647    DAC/cnt1_carry_n_0
    SLICE_X18Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.764 r  DAC/cnt1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.764    DAC/cnt1_carry__0_n_0
    SLICE_X18Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.881 r  DAC/cnt1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.881    DAC/cnt1_carry__1_n_0
    SLICE_X18Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.998 r  DAC/cnt1_carry__2/CO[3]
                         net (fo=3, routed)           0.765     5.763    DAC/p_0_in
    SLICE_X19Y30         LUT4 (Prop_lut4_I3_O)        0.124     5.887 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     5.887    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.419 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.419    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.732 r  DAC/cnt0__0_carry__4/O[3]
                         net (fo=1, routed)           0.000     6.732    DAC/cnt0__0_carry__4_n_4
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          1.433     4.781    DAC/clk_in
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.384ns  (logic 0.256ns (66.744%)  route 0.128ns (33.256%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.384 r  DAC/cnt0__0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.384    DAC/cnt0__0_carry__3_n_7
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.821     1.955    DAC/clk_in
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[16]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.292ns (69.597%)  route 0.128ns (30.403%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.420 r  DAC/cnt0__0_carry__3/O[1]
                         net (fo=1, routed)           0.000     0.420    DAC/cnt0__0_carry__3_n_6
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.821     1.955    DAC/clk_in
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[17]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.332ns (72.244%)  route 0.128ns (27.756%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.460 r  DAC/cnt0__0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.460    DAC/cnt0__0_carry__3_n_5
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.821     1.955    DAC/clk_in
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[18]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.480ns  (logic 0.352ns (73.401%)  route 0.128ns (26.599%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.480 r  DAC/cnt0__0_carry__3/O[3]
                         net (fo=1, routed)           0.000     0.480    DAC/cnt0__0_carry__3_n_4
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.821     1.955    DAC/clk_in
    SLICE_X19Y30         FDRE                                         r  DAC/cnt_reg[19]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.251ns (51.906%)  route 0.233ns (48.094%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.233     0.374    DAC/Q[6]
    SLICE_X19Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.419 r  DAC/cnt0__0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     0.419    DAC/cnt0__0_carry__1_i_3_n_0
    SLICE_X19Y28         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.484 r  DAC/cnt0__0_carry__1/O[1]
                         net (fo=1, routed)           0.000     0.484    DAC/cnt0__0_carry__1_n_6
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.819     1.953    DAC/clk_in
    SLICE_X19Y28         FDRE                                         r  DAC/cnt_reg[9]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.520ns  (logic 0.392ns (75.449%)  route 0.128ns (24.551%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.466 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.466    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.520 r  DAC/cnt0__0_carry__4/O[0]
                         net (fo=1, routed)           0.000     0.520    DAC/cnt0__0_carry__4_n_7
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     1.956    DAC/clk_in
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[20]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.531ns  (logic 0.403ns (75.958%)  route 0.128ns (24.042%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.466 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.466    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.531 r  DAC/cnt0__0_carry__4/O[2]
                         net (fo=1, routed)           0.000     0.531    DAC/cnt0__0_carry__4_n_5
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     1.956    DAC/clk_in
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[22]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.533ns  (logic 0.294ns (55.111%)  route 0.239ns (44.889%))
  Logic Levels:           4  (CARRY4=1 FDRE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y30         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[3]/C
    SLICE_X17Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  sig_phase_ind_reg_rep[3]/Q
                         net (fo=33, routed)          0.142     0.283    DAC/Q[3]
    SLICE_X17Y29         LUT5 (Prop_lut5_I2_O)        0.045     0.328 r  DAC/g1_b15/O
                         net (fo=2, routed)           0.097     0.425    DAC/g1_b15_n_0
    SLICE_X19Y29         LUT4 (Prop_lut4_I2_O)        0.045     0.470 r  DAC/cnt0__0_carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.470    DAC/cnt0__0_carry__2_i_1_n_0
    SLICE_X19Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.533 r  DAC/cnt0__0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.533    DAC/cnt0__0_carry__2_n_4
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.820     1.954    DAC/clk_in
    SLICE_X19Y29         FDRE                                         r  DAC/cnt_reg[15]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.428ns (77.040%)  route 0.128ns (22.960%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.466 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.466    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.556 r  DAC/cnt0__0_carry__4/O[1]
                         net (fo=1, routed)           0.000     0.556    DAC/cnt0__0_carry__4_n_6
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     1.956    DAC/clk_in
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[21]/C

Slack:                    inf
  Source:                 sig_phase_ind_reg_rep[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DAC/cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.556ns  (logic 0.428ns (77.040%)  route 0.128ns (22.960%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y31         FDRE                         0.000     0.000 r  sig_phase_ind_reg_rep[6]/C
    SLICE_X16Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sig_phase_ind_reg_rep[6]/Q
                         net (fo=45, routed)          0.128     0.269    DAC/Q[6]
    SLICE_X19Y30         LUT4 (Prop_lut4_I2_O)        0.045     0.314 r  DAC/cnt0__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000     0.314    DAC/cnt0__0_carry__3_i_5_n_0
    SLICE_X19Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     0.466 r  DAC/cnt0__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.466    DAC/cnt0__0_carry__3_n_0
    SLICE_X19Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     0.556 r  DAC/cnt0__0_carry__4/O[3]
                         net (fo=1, routed)           0.000     0.556    DAC/cnt0__0_carry__4_n_4
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk_12Mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_12Mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_12Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_12Mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_12Mhz_IBUF_BUFG_inst/O
                         net (fo=99, routed)          0.822     1.956    DAC/clk_in
    SLICE_X19Y31         FDRE                                         r  DAC/cnt_reg[23]/C





