Simulator report for main
Wed May 08 15:53:16 2019
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 257 nodes    ;
; Simulation Coverage         ;      87.55 % ;
; Total Number of Transitions ; 1893         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Stratix II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; ALU.vwf    ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; On         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      87.55 % ;
; Total nodes checked                                 ; 257          ;
; Total output ports checked                          ; 257          ;
; Total output ports with complete 1/0-value coverage ; 225          ;
; Total output ports with no 1/0-value coverage       ; 11           ;
; Total output ports with no 1-value coverage         ; 14           ;
; Total output ports with no 0-value coverage         ; 29           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |ALU|SRABOTALO                                                                               ; |ALU|SRABOTALO                                                                               ; pin_out          ;
; |ALU|inst24                                                                                  ; |ALU|inst24                                                                                  ; out0             ;
; |ALU|ADDC                                                                                    ; |ALU|ADDC                                                                                    ; out              ;
; |ALU|SLA                                                                                     ; |ALU|SLA                                                                                     ; out              ;
; |ALU|clk_in                                                                                  ; |ALU|clk_in                                                                                  ; out              ;
; |ALU|NOR                                                                                     ; |ALU|NOR                                                                                     ; out              ;
; |ALU|Result[9]                                                                               ; |ALU|Result[9]                                                                               ; pin_out          ;
; |ALU|Result[8]                                                                               ; |ALU|Result[8]                                                                               ; pin_out          ;
; |ALU|Result[7]                                                                               ; |ALU|Result[7]                                                                               ; pin_out          ;
; |ALU|Result[6]                                                                               ; |ALU|Result[6]                                                                               ; pin_out          ;
; |ALU|Result[5]                                                                               ; |ALU|Result[5]                                                                               ; pin_out          ;
; |ALU|Result[4]                                                                               ; |ALU|Result[4]                                                                               ; pin_out          ;
; |ALU|Result[3]                                                                               ; |ALU|Result[3]                                                                               ; pin_out          ;
; |ALU|Result[2]                                                                               ; |ALU|Result[2]                                                                               ; pin_out          ;
; |ALU|Result[1]                                                                               ; |ALU|Result[1]                                                                               ; pin_out          ;
; |ALU|Result[0]                                                                               ; |ALU|Result[0]                                                                               ; pin_out          ;
; |ALU|inst18                                                                                  ; |ALU|inst18                                                                                  ; out0             ;
; |ALU|first_operand[9]                                                                        ; |ALU|first_operand[9]                                                                        ; out              ;
; |ALU|first_operand[8]                                                                        ; |ALU|first_operand[8]                                                                        ; out              ;
; |ALU|first_operand[7]                                                                        ; |ALU|first_operand[7]                                                                        ; out              ;
; |ALU|first_operand[6]                                                                        ; |ALU|first_operand[6]                                                                        ; out              ;
; |ALU|first_operand[5]                                                                        ; |ALU|first_operand[5]                                                                        ; out              ;
; |ALU|first_operand[4]                                                                        ; |ALU|first_operand[4]                                                                        ; out              ;
; |ALU|first_operand[3]                                                                        ; |ALU|first_operand[3]                                                                        ; out              ;
; |ALU|first_operand[2]                                                                        ; |ALU|first_operand[2]                                                                        ; out              ;
; |ALU|first_operand[1]                                                                        ; |ALU|first_operand[1]                                                                        ; out              ;
; |ALU|first_operand[0]                                                                        ; |ALU|first_operand[0]                                                                        ; out              ;
; |ALU|second_operand[9]                                                                       ; |ALU|second_operand[9]                                                                       ; out              ;
; |ALU|second_operand[8]                                                                       ; |ALU|second_operand[8]                                                                       ; out              ;
; |ALU|second_operand[7]                                                                       ; |ALU|second_operand[7]                                                                       ; out              ;
; |ALU|second_operand[6]                                                                       ; |ALU|second_operand[6]                                                                       ; out              ;
; |ALU|second_operand[5]                                                                       ; |ALU|second_operand[5]                                                                       ; out              ;
; |ALU|second_operand[4]                                                                       ; |ALU|second_operand[4]                                                                       ; out              ;
; |ALU|second_operand[3]                                                                       ; |ALU|second_operand[3]                                                                       ; out              ;
; |ALU|second_operand[2]                                                                       ; |ALU|second_operand[2]                                                                       ; out              ;
; |ALU|second_operand[1]                                                                       ; |ALU|second_operand[1]                                                                       ; out              ;
; |ALU|second_operand[0]                                                                       ; |ALU|second_operand[0]                                                                       ; out              ;
; |ALU|inst29                                                                                  ; |ALU|inst29                                                                                  ; out0             ;
; |ALU|inst22                                                                                  ; |ALU|inst22                                                                                  ; out0             ;
; |ALU|inst21                                                                                  ; |ALU|inst21                                                                                  ; out0             ;
; |ALU|inst23                                                                                  ; |ALU|inst23                                                                                  ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~9                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~9                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~13                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~13                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~14                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~14                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~15                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~15                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~16                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~16                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~17                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~17                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~18                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~18                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~19                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~19                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~20                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~20                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~23                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~23                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~24                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~24                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~25                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~25                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~26                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~26                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~27                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~27                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~28                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~28                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~29                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~29                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~30                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~30                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1]                         ; regout           ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[9][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[9][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[8][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[8][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[7][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[7][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[6][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[6][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[5][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[5][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[4][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[4][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[3][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[3][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[2][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[2][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[1][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[1][1]                                    ; out0             ;
; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[0][1]                                    ; |ALU|lpm_or0:inst26|lpm_or:lpm_or_component|or_node[0][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[9][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[9][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[8][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[8][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[7][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[7][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[6][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[6][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[5][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[5][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[4][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[4][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[3][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[3][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[2][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[2][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[1][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[1][1]                                    ; out0             ;
; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[0][1]                                    ; |ALU|lpm_or0:inst27|lpm_or:lpm_or_component|or_node[0][1]                                    ; out0             ;
; |ALU|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                                         ; |ALU|lpm_dff3:inst11|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |ALU|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; |ALU|lpm_dff3:inst|lpm_ff:lpm_ff_component|dffs[0]                                           ; regout           ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w2_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w3_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w4_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w5_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w6_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w7_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w8_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n1_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n1_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n1_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w9_n1_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w0_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w0_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w0_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w0_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w1_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w1_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w1_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w1_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w2_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w3_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w3_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w3_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w3_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w3_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w3_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w4_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w4_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w4_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w4_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w4_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w4_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w5_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w5_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w5_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w5_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w5_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w5_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w6_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w7_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w7_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w7_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w7_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w7_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w7_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w8_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w8_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w8_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w8_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w8_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w8_n0_mux_dataout   ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w9_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w9_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w9_n0_mux_dataout~1 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w9_n0_mux_dataout~1 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w9_n0_mux_dataout   ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w9_n0_mux_dataout   ; out0             ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[9]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[9]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[8]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[8]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[7]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[7]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[6]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[6]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[5]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[5]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[4]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[4]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[3]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[2]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[1]                              ; out              ;
; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                              ; |ALU|lpm_bustri0:inst25|lpm_bustri:lpm_bustri_component|dout[0]                              ; out              ;
; |ALU|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                                         ; |ALU|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]                                         ; regout           ;
; |ALU|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; |ALU|lpm_dff3:inst3|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |ALU|lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                                          ; |ALU|lpm_dff3:inst4|lpm_ff:lpm_ff_component|dffs[0]                                          ; regout           ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~0  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~0  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~1  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~1  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~2  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~3  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~3  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~5  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~5  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~6  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~7  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~7  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~8  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~8  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~9  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~9  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~10 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~11 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~11 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~12 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~12 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~13 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~13 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~14 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~15 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~15 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~16 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~16 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~17 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~17 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~18 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~19 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~19 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~20 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~20 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~21 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~21 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~22 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~23 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~23 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~24 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~24 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~25 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~25 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~26 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~27 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~27 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~28 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~28 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~29 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~29 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~30 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~31 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~31 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~32 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~32 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~34 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~35 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~35 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~36 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~36 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~37 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~37 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~39 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~39 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~40 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~40 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~41 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~41 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~42 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~44 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~44 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~45 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~46 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~46 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~47 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~47 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~49 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~49 ; out0             ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |ALU|OR                                                                                      ; |ALU|OR                                                                                      ; out              ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~10                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~10                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~12                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~12                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~21                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~21                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; regout           ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w0_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w0_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w1_n0_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l2_w1_n0_mux_dataout~0 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~4  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~4  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~33 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~33 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~43 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~43 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~48 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~48 ; out0             ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                    ; Output Port Name                                                                             ; Output Port Type ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~2                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~3                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~4                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~5                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~5                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~6                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~7                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~7                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~8                             ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~8                             ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~10                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~10                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~11                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~11                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~12                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~12                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~21                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~21                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~22                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~22                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~31                            ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|_~31                            ; out0             ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[9]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[8]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2]                         ; regout           ;
; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; |ALU|lpm_shiftreg0:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0]                         ; regout           ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w0_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout~0 ; |ALU|lpm_mux1:inst14|lpm_mux:lpm_mux_component|mux_l5e:auto_generated|l1_w1_n1_mux_dataout~0 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~4  ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~4  ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~33 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~33 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~38 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~43 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~43 ; out0             ;
; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~48 ; |ALU|lpm_add_sub1:inst9|lpm_add_sub:lpm_add_sub_component|add_sub_5ui:auto_generated|op_1~48 ; out0             ;
+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 08 15:53:16 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off main -c main
Info: Using vector source file "C:/Users/Vavashka23/Documents/GitHub/SIFO_course_project/kursach/ALU.vwf"
Info: Overwriting simulation input file with simulation results
    Info: A backup of ALU.vwf called main.sim_ori.vwf has been created in the db folder
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Warning: Found clock-sensitive change during active clock edge at time 80.0 ns on register "|ALU|lpm_dff3:inst15|lpm_ff:lpm_ff_component|dffs[0]"
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      87.55 %
Info: Number of transitions in simulation is 1893
Info: Vector file ALU.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II Simulator was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 163 megabytes
    Info: Processing ended: Wed May 08 15:53:16 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


