# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AND_test.srcs/sources_1/new/AND_GATE.vhd" \
"../../../../AND_test.srcs/sim_1/new/AND__tb.vhd" \

# Do not sort compile order
nosort
