gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Sep 15 2013 15:35:20
gem5 started Sep 15 2013 22:32:31
gem5 executing on nanocad-testbed
command line: /home/mark/gem5/build/ALPHA/gem5.fast --outdir=/home/mark/gem5/m5out/gromacs/static1_v1 /home/mark/gem5/configs/example/spec06_config.py --cpu-type=detailed --num-cpus=1 --sys-clock=2GHz --sys-voltage=1V --cpu-clock=2GHz --mem-type=ddr3_1600_x64 --mem-channels=1 --mem-size=2048MB --caches --l2cache --num-l2caches=1 --num-l3caches=0 --l1d_size=64kB --l1i_size=64kB --l2_size=2MB --l1d_assoc=4 --l1i_assoc=4 --l2_assoc=8 --cacheline_size=64 --fast-forward=1000000000 --maxinsts=2000000000 --at-instruction --benchmark=gromacs --benchmark_stdout=/home/mark/gem5/m5out/gromacs/static1_v1/gromacs.out --benchmark_stderr=/home/mark/gem5/m5out/gromacs/static1_v1/gromacs.err --l1_cache_mode=static --l2_cache_mode=static --l1_hit_latency=2 --l2_hit_latency=10 --l2_miss_penalty=200 --vdd3=1000 --bit_faultrate3=1000000000000000000 --vdd2=600 --bit_faultrate2=5000000 --vdd1=500 --bit_faultrate1=12500 --l1_static_power_vdd3=53.224 --l1_static_power_vdd2=12.584 --l1_static_power_vdd1=9.457 --l1_access_energy_vdd3=0.0252 --l1_access_energy_vdd2=0.0210 --l1_access_energy_vdd1=0.0199 --l2_static_power_vdd3=1689.748 --l2_static_power_vdd2=389.277 --l2_static_power_vdd1=289.208 --l2_access_energy_vdd3=0.1679 --l2_access_energy_vdd2=0.1518 --l2_access_energy_vdd1=0.1478 --vdd_switch_overhead=20 --dpcs_l1_sample_interval=100000 --dpcs_l2_sample_interval=10000 --dpcs_super_sample_interval=20 --dpcs_l1_miss_threshold_low=0.05 --dpcs_l1_miss_threshold_high=0.10 --dpcs_l2_miss_threshold_low=0.05 --dpcs_l2_miss_threshold_high=0.10
Selected SPEC_CPU2006 benchmark
--> gromacs
Process stdout file: /home/mark/gem5/m5out/gromacs/static1_v1/gromacs.out
Process stderr file: /home/mark/gem5/m5out/gromacs/static1_v1/gromacs.err
['gromacs_base.alpha', '-silent', '-deffnm', 'gromacs', '-nice', '0']
Global frequency set at 1000000000000 ticks per second
info: Constructing DPCSLRU cache tags and blocks...
...mode == 1
...VDD1 == 500 mV
...VDD2 == 600 mV
...VDD3 == 1000 mV
...bitFaultRates1 == 12500
...bitFaultRates2 == 5000000
...bitFaultRates3 == 1000000000000000000
...initial VDD2 (600 mV)
info: Generating fault maps for this cache, try #1
info: NumFaultyBlocks_VDD1 = 1335
NumFaultyBlocks_VDD2 = 0
NumFaultyBlocks_VDD3 = 0
info: Using DPCSLRU tags for cache system.l2
info: DPCSTransitionLatency on this cache is 8212 cycles (numSets = 4096), missThresholdHigh = 0.100, missThresholdLow = 0.050, missPenalty is 200 cycles
info: Using LRU tags for cache system.cpu.icache
info: Constructing DPCSLRU cache tags and blocks...
...mode == 1
...VDD1 == 500 mV
...VDD2 == 600 mV
...VDD3 == 1000 mV
...bitFaultRates1 == 12500
...bitFaultRates2 == 5000000
...bitFaultRates3 == 1000000000000000000
...initial VDD2 (600 mV)
info: Generating fault maps for this cache, try #1
info: NumFaultyBlocks_VDD1 = 30
NumFaultyBlocks_VDD2 = 0
NumFaultyBlocks_VDD3 = 0
info: Using DPCSLRU tags for cache system.cpu.dcache
info: DPCSTransitionLatency on this cache is 532 cycles (numSets = 256), missThresholdHigh = 0.100, missThresholdLow = 0.050, missPenalty is 10 cycles
Switch at instruction count:1000000000
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
info: Increasing stack size by one page.
Switched CPUS @ tick 500038199500
switching cpus
**** REAL SIMULATION ****
info: [system.l2] recomputing block fault stats!
info: [system.cpu.icache] recomputing block fault stats!
info: [system.cpu.dcache] recomputing block fault stats!
info: Entering event queue @ 500038199500.  Starting simulation...
Exiting @ tick 1099898332000 because a thread reached the max instruction count
