LIBRARY ieee;
USE ieee.std_logic_1164.all;

-- entity declaration only; no definition here
ENTITY mem_tb IS



	END;
	
	-- Architecture of the testbench with the signal names
ARCHITECTURE behaviour OF mem_tb IS 

component memory
port(
		address: in unsigned(31 downto 0);
		write_date: in std_logic_vector(31 downto 0);
		MemWrite, MemRead: in std_logic; 
		read_data: out std_logic_vector(31 downto 0)); 
);

BEGIN

mem : memory
port map(
	address => address_tb,
	write_date => write_date_tb,
	MemWrite => MemWrite_tb,
	MemRead => MemRead_tb,
	read_data => read_data_tb
);

END ARCHITECTURE;

