// Generated by stratus_hls 19.10-p100  (91500.011111)
// Sun Jan 17 14:37:37 2021
// from fp_cmp.cpp

`timescale 1ps / 1ps

      
module fp_cmp(clk, rstn, enable, src_valid, a_man, a_exp, a_sign, b_man, b_exp, b_sign, r_man, r_exp, r_sign, dst_valid);

      input clk;
      input rstn;
      input enable;
      input src_valid;
      input [22:0] a_man;
      input [7:0] a_exp;
      input a_sign;
      input [22:0] b_man;
      input [7:0] b_exp;
      input b_sign;
      output [22:0] r_man;
      reg [22:0] r_man;
      output [7:0] r_exp;
      reg [7:0] r_exp;
      output r_sign;
      reg r_sign;
      output dst_valid;
      reg dst_valid;
      wire fp_cmp_cynw_cm_float_ltle_4_1_amtmp032;
      wire fp_cmp_cynw_cm_float_ltle_4_1_amtmp010;
      wire[30:0] fp_cmp_cynw_cm_float_ltle_4_1_amtmp007;
      wire[30:0] fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp012;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp038;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp033;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp026;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp014;
      reg fp_cmp_Muxi0u1u1_4_10_out1;
      reg[7:0] fp_cmp_Muxi0u8u1_4_9_out1;
      reg[22:0] fp_cmp_Muxi0u23u1_4_8_out1;
      reg fp_cmp_N_Mux_1_2_2_4_7_out1;
      reg[7:0] fp_cmp_N_Mux_8_2_4_4_6_out1;
      reg[22:0] fp_cmp_N_Mux_23_2_6_4_5_out1;
      wire fp_cmp_OrReduction_2S_1U_4_4_out1;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocbSign_i0_u0;
      reg u_572;
      wire fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp013;
      /*signed*/wire[1:0] fp_cmp_cynw_cm_float_ltle_alt0_1_3_out1;
      wire fp_cmp_OrReduction_2S_1U_4_2_out1;
      wire fp_cmp_cynw_cm_float_ltle_4_1_ocaSign_u0;
      reg u_573;
      wire fp_cmp_cynw_cm_float_ltle_4_1_amtmp009;
      /*signed*/wire[1:0] fp_cmp_cynw_cm_float_ltle_4_1_out1;
      reg[22:0] fp_cmp_N_Mux_23_2_6_4_11_out1;
      reg[7:0] fp_cmp_N_Mux_8_2_4_4_12_out1;
      reg fp_cmp_N_Mux_1_2_2_4_13_out1;

         // rtl_process:fp_cmp/drive_dst_valid
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_dst_valid
         // at: fp_cmp.h:48:7
         // at: fp_cmp.h:52:7
         always @(posedge clk or negedge rstn)
          begin :drive_dst_valid
            if (rstn == 1'b0) begin
               // op:_dst_valid/OP0
               dst_valid <= 1'd0;
            end
            else begin
               // op:_dst_valid/OP2
               dst_valid <= src_valid;
            end
         end

         // rtl_process:fp_cmp/drive_r_sign
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_sign
         // at: cynw_cm_float_int.h:409:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_sign
            if (rstn == 1'b0) begin
               // op:_float_cmp/OP3
               r_sign <= 1'b0;
            end
            else begin
               // op:_float_cmp/OP28
               r_sign <= fp_cmp_N_Mux_1_2_2_4_13_out1;
            end
         end

         // rtl_process:fp_cmp/drive_r_exp
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_exp
         // at: cynw_cm_float_int.h:408:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_exp
            if (rstn == 1'b0) begin
               // op:_float_cmp/OP4
               r_exp <= 8'd000;
            end
            else begin
               // op:_float_cmp/OP24
               r_exp <= fp_cmp_N_Mux_8_2_4_4_12_out1;
            end
         end

         // rtl_process:fp_cmp/drive_r_man
         // Sharing or Control mux
         // Sharing/Controlling 2 operation(s) on drive_r_man
         // at: cynw_cm_float_int.h:407:14
         always @(posedge clk or negedge rstn)
          begin :drive_r_man
            if (rstn == 1'b0) begin
               // op:_float_cmp/OP5
               r_man <= 23'd0000000;
            end
            else begin
               // op:_float_cmp/OP20
               r_man <= fp_cmp_N_Mux_23_2_6_4_11_out1;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // Resource=fp_cmp_cynw_cm_float_ltle_4, Function=mux mux mux mux not not not not not and and and and and and or or or or lt lt lt lt : Inputs=1,8,23 Outputs=2S
         // Implements 1 operation(s)
         // at: cynw_cm_float_int.h:1850:3
         assign fp_cmp_cynw_cm_float_ltle_4_1_out1 = {1'b0, (fp_cmp_cynw_cm_float_ltle_4_1_ocaSign_u0 | u_573) & !fp_cmp_cynw_cm_float_ltle_4_1_amtmp009};

         // rtl_instance:fp_cmp/fp_cmp_OrReduction_2S_1U_4_2
         // Resource=fp_cmp_OrReduction_2S_1U_4, Function=or : Inputs=2S Outputs=1
         // Implements 1 operation(s)
         // at: cynw_cm_float_int.h:1850:3
         assign fp_cmp_OrReduction_2S_1U_4_2_out1 = (|fp_cmp_cynw_cm_float_ltle_4_1_out1);

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // Resource=fp_cmp_cynw_cm_float_ltle_alt0_1, Function=mux mux mux mux not not not not not and and and and and and and and and or or or or or or or lt lt lt lt : Inputs=1,8,23,8,23,1 Outputs=2S
         // Implements 1 operation(s)
         // at: cynw_cm_float_int.h:1850:3
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_out1 = {1'b0, (fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0 & ~fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocbSign_i0_u0 | (fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0 | ~fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocbSign_i0_u0) & u_572) & ~fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp013};

         // rtl_instance:fp_cmp/fp_cmp_OrReduction_2S_1U_4_4
         // Resource=fp_cmp_OrReduction_2S_1U_4, Function=or : Inputs=2S Outputs=1
         // Implements 1 operation(s)
         // at: cynw_cm_float_int.h:1850:3
         assign fp_cmp_OrReduction_2S_1U_4_4_out1 = (|fp_cmp_cynw_cm_float_ltle_alt0_1_3_out1);

         // rtl_instance:fp_cmp/fp_cmp_N_Mux_23_2_6_4
         always @(b_man or a_man or fp_cmp_OrReduction_2S_1U_4_4_out1)
          begin :fp_cmp_N_Mux_23_2_6_4_5
            if (fp_cmp_OrReduction_2S_1U_4_4_out1) begin
               fp_cmp_N_Mux_23_2_6_4_5_out1 = b_man;
            end
            else begin
               fp_cmp_N_Mux_23_2_6_4_5_out1 = a_man;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_N_Mux_8_2_4_4
         always @(b_exp or a_exp or fp_cmp_OrReduction_2S_1U_4_4_out1)
          begin :fp_cmp_N_Mux_8_2_4_4_6
            if (fp_cmp_OrReduction_2S_1U_4_4_out1) begin
               fp_cmp_N_Mux_8_2_4_4_6_out1 = b_exp;
            end
            else begin
               fp_cmp_N_Mux_8_2_4_4_6_out1 = a_exp;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_N_Mux_1_2_2_4
         always @(b_sign or a_sign or fp_cmp_OrReduction_2S_1U_4_4_out1)
          begin :fp_cmp_N_Mux_1_2_2_4_7
            if (fp_cmp_OrReduction_2S_1U_4_4_out1) begin
               fp_cmp_N_Mux_1_2_2_4_7_out1 = b_sign;
            end
            else begin
               fp_cmp_N_Mux_1_2_2_4_7_out1 = a_sign;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_Muxi0u23u1_4
         always @(fp_cmp_OrReduction_2S_1U_4_2_out1 or fp_cmp_N_Mux_23_2_6_4_5_out1)
          begin :fp_cmp_Muxi0u23u1_4_8
            if (fp_cmp_OrReduction_2S_1U_4_2_out1) begin
               fp_cmp_Muxi0u23u1_4_8_out1 = 23'd0000000;
            end
            else begin
               fp_cmp_Muxi0u23u1_4_8_out1 = fp_cmp_N_Mux_23_2_6_4_5_out1;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_Muxi0u8u1_4
         always @(fp_cmp_OrReduction_2S_1U_4_2_out1 or fp_cmp_N_Mux_8_2_4_4_6_out1)
          begin :fp_cmp_Muxi0u8u1_4_9
            if (fp_cmp_OrReduction_2S_1U_4_2_out1) begin
               fp_cmp_Muxi0u8u1_4_9_out1 = 8'd000;
            end
            else begin
               fp_cmp_Muxi0u8u1_4_9_out1 = fp_cmp_N_Mux_8_2_4_4_6_out1;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_Muxi0u1u1_4
         always @(fp_cmp_OrReduction_2S_1U_4_2_out1 or fp_cmp_N_Mux_1_2_2_4_7_out1)
          begin :fp_cmp_Muxi0u1u1_4_10
            if (fp_cmp_OrReduction_2S_1U_4_2_out1) begin
               fp_cmp_Muxi0u1u1_4_10_out1 = 1'b0;
            end
            else begin
               fp_cmp_Muxi0u1u1_4_10_out1 = fp_cmp_N_Mux_1_2_2_4_7_out1;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_N_Mux_23_2_6_4
         always @(a_man or enable or fp_cmp_Muxi0u23u1_4_8_out1)
          begin :fp_cmp_N_Mux_23_2_6_4_11
            if (enable) begin
               fp_cmp_N_Mux_23_2_6_4_11_out1 = fp_cmp_Muxi0u23u1_4_8_out1;
            end
            else begin
               fp_cmp_N_Mux_23_2_6_4_11_out1 = a_man;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_N_Mux_8_2_4_4
         always @(a_exp or enable or fp_cmp_Muxi0u8u1_4_9_out1)
          begin :fp_cmp_N_Mux_8_2_4_4_12
            if (enable) begin
               fp_cmp_N_Mux_8_2_4_4_12_out1 = fp_cmp_Muxi0u8u1_4_9_out1;
            end
            else begin
               fp_cmp_N_Mux_8_2_4_4_12_out1 = a_exp;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_N_Mux_1_2_2_4
         always @(a_sign or enable or fp_cmp_Muxi0u1u1_4_10_out1)
          begin :fp_cmp_N_Mux_1_2_2_4_13
            if (enable) begin
               fp_cmp_N_Mux_1_2_2_4_13_out1 = fp_cmp_Muxi0u1u1_4_10_out1;
            end
            else begin
               fp_cmp_N_Mux_1_2_2_4_13_out1 = a_sign;
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp013 = (&b_exp) & (|b_man) | (&a_exp) & (|a_man);

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0 = (|{b_exp, b_man}) & b_sign;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp014 = a_man < b_man;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp026 = b_man < a_man;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp033 = a_exp < b_exp;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp038 = b_exp < a_exp;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocbSign_i0_u0 = (|fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp012) & a_sign;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         assign fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp012 = {a_exp, a_man};

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_alt0_1_3
         // This resource is split across multiple concurrent processes.
         // See line:114
         always @(fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0 or fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp014 or fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp026 or fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp033 or fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp038)
          begin :mux_572
            if (fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp038) begin
               u_572 = ~fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0;
            end
            else begin
               if (fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp033) begin
                  u_572 = fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0;
               end
               else begin
                  if (fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp026) begin
                     u_572 = ~fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0;
                  end
                  else begin
                     if (fp_cmp_cynw_cm_float_ltle_alt0_1_3_amtmp014) begin
                        u_572 = fp_cmp_cynw_cm_float_ltle_alt0_1_3_ocaSign_i0_u0;
                     end
                     else begin
                        u_572 = 1'b0;
                     end
                  end
               end
            end
         end

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // This resource is split across multiple concurrent processes.
         // See line:108
         assign fp_cmp_cynw_cm_float_ltle_4_1_amtmp009 = (&a_exp) & (|a_man);

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // This resource is split across multiple concurrent processes.
         // See line:108
         assign fp_cmp_cynw_cm_float_ltle_4_1_ocaSign_u0 = (|fp_cmp_cynw_cm_float_ltle_4_1_amtmp007) & a_sign;

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // This resource is split across multiple concurrent processes.
         // See line:108
         assign fp_cmp_cynw_cm_float_ltle_4_1_amtmp010 = (|a_man);

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // This resource is split across multiple concurrent processes.
         // See line:108
         assign fp_cmp_cynw_cm_float_ltle_4_1_amtmp032 = (|a_exp);

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // This resource is split across multiple concurrent processes.
         // See line:108
         assign fp_cmp_cynw_cm_float_ltle_4_1_amtmp007 = {a_exp, a_man};

         // rtl_instance:fp_cmp/fp_cmp_cynw_cm_float_ltle_4_1
         // This resource is split across multiple concurrent processes.
         // See line:108
         always @(fp_cmp_cynw_cm_float_ltle_4_1_ocaSign_u0 or fp_cmp_cynw_cm_float_ltle_4_1_amtmp010 or fp_cmp_cynw_cm_float_ltle_4_1_amtmp032)
          begin :mux_573
            if (fp_cmp_cynw_cm_float_ltle_4_1_amtmp032) begin
               u_573 = fp_cmp_cynw_cm_float_ltle_4_1_ocaSign_u0;
            end
            else begin
               if (fp_cmp_cynw_cm_float_ltle_4_1_amtmp010) begin
                  u_573 = fp_cmp_cynw_cm_float_ltle_4_1_ocaSign_u0;
               end
               else begin
                  u_573 = 1'b0;
               end
            end
         end


endmodule


