`include "defines.v"
module mem_wb(
	input	wire	clk,
	input	wire	rst,
	
	//访存阶段的结果
	input	wire[`RegAddrBus]	mem_wd,
	input	wire				mem_wreg,
	input	wire[`RegBus]		mem_wdata,
	
	//来自控制模块的信息
	input	wire[5:0]			stall,	
	
	//送到回写阶段的信息
	output	reg[`RegAddrBus]	wb_wd,
	output	reg					wb_wreg,
	output	reg[`RegBus]		wb_wdata
);


	always@ (posedge clk) begin
		if(rst == `RstEnable) begin
			wb_wd	<= `NOPRegAddr;
			wb_wreg	<= `WriteDisable;
			wb_wdata <= `ZeroWord;
		end	else if(stall[4] == `Stop && stall[5] == `NoStop) begin 
			wb_wd	<= `NOPRegAddr;
			wb_wreg	<= `WriteDisable;
			wb_wdata <= `ZeroWord;
		end else if(stall[4] == `NoStop) begin 
			wb_wd <= mem_wd;
			wb_wreg <= mem_wreg;
			wb_wdata <= mem_wdata;
		end
	end


endmodule