<profile>

<section name = "Vivado HLS Report for 'kernel'" level="0">
<item name = "Date">Thu Jul 30 14:01:07 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">benchmark.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.00, 1.769, 0.88</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">9, 9, 9, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">8, 8, 1, -, -, 9, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 24, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 36, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 24, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="kernel_control_s_axi_U">kernel_control_s_axi, 0, 0, 36, 40, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_fu_49_p2">+, 0, 0, 13, 4, 1</column>
<column name="icmp_ln10_fu_43_p2">icmp, 0, 0, 11, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="i_0_reg_32">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="i_0_reg_32">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, kernel, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, kernel, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, kernel, return value</column>
<column name="A_V_Addr_A">out, 32, bram, A_V, array</column>
<column name="A_V_EN_A">out, 1, bram, A_V, array</column>
<column name="A_V_WEN_A">out, 4, bram, A_V, array</column>
<column name="A_V_Din_A">out, 32, bram, A_V, array</column>
<column name="A_V_Dout_A">in, 32, bram, A_V, array</column>
<column name="A_V_Clk_A">out, 1, bram, A_V, array</column>
<column name="A_V_Rst_A">out, 1, bram, A_V, array</column>
<column name="A_V_Addr_B">out, 32, bram, A_V, array</column>
<column name="A_V_EN_B">out, 1, bram, A_V, array</column>
<column name="A_V_WEN_B">out, 4, bram, A_V, array</column>
<column name="A_V_Din_B">out, 32, bram, A_V, array</column>
<column name="A_V_Dout_B">in, 32, bram, A_V, array</column>
<column name="A_V_Clk_B">out, 1, bram, A_V, array</column>
<column name="A_V_Rst_B">out, 1, bram, A_V, array</column>
<column name="B_V_Addr_A">out, 32, bram, B_V, array</column>
<column name="B_V_EN_A">out, 1, bram, B_V, array</column>
<column name="B_V_WEN_A">out, 4, bram, B_V, array</column>
<column name="B_V_Din_A">out, 32, bram, B_V, array</column>
<column name="B_V_Dout_A">in, 32, bram, B_V, array</column>
<column name="B_V_Clk_A">out, 1, bram, B_V, array</column>
<column name="B_V_Rst_A">out, 1, bram, B_V, array</column>
<column name="B_V_Addr_B">out, 32, bram, B_V, array</column>
<column name="B_V_EN_B">out, 1, bram, B_V, array</column>
<column name="B_V_WEN_B">out, 4, bram, B_V, array</column>
<column name="B_V_Din_B">out, 32, bram, B_V, array</column>
<column name="B_V_Dout_B">in, 32, bram, B_V, array</column>
<column name="B_V_Clk_B">out, 1, bram, B_V, array</column>
<column name="B_V_Rst_B">out, 1, bram, B_V, array</column>
</table>
</item>
</section>
</profile>
