Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri May 20 18:47:14 2016

drc -z top_ml605_extphy.ncd top_ml605_extphy.pcf

WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma3/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma2/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram2_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram11_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram6_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram15_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma4/u1_cpu/u4_reg_bank/Mram_tri_port_ram13_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram4_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma5/u1_cpu/u4_reg_bank/Mram_tri_port_ram14_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram12_RAMD_D1_O> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram3_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <Inst_plasma1/u1_cpu/u4_reg_bank/Mram_tri_port_ram5_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
DRC detected 0 errors and 50 warnings.  Please see the previously displayed
individual error or warning messages for more details.
