# Reading pref.tcl
# do Sumador4bits_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/Sumador4bits.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:37 on Aug 07,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/Sumador4bits.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sumador4bits
# -- Compiling architecture arch_sumador4bits of sumador4bits
# End time: 12:06:37 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/sumador1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:37 on Aug 07,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/sumador1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sumador1bit
# -- Compiling architecture arch of sumador1bit
# End time: 12:06:38 on Aug 07,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/bin_to_bcd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:38 on Aug 07,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/bin_to_bcd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bin_to_bcd
# -- Compiling architecture Behavioral of bin_to_bcd
# End time: 12:06:38 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/bcd_to_7seg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:38 on Aug 07,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/bcd_to_7seg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity bcd_to_7seg
# -- Compiling architecture Behavioral of bcd_to_7seg
# End time: 12:06:38 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:38 on Aug 07,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity top_level
# -- Compiling architecture Behavioral of top_level
# -- Loading entity sumador4bits
# -- Loading entity bin_to_bcd
# -- Loading entity bcd_to_7seg
# End time: 12:06:38 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/Sumador4bits_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:06:38 on Aug 07,2024
# vcom -reportprogress 300 -93 -work work C:/Users/tenor/OneDrive/Documentos/Lab1_TDD/jtenorio_aflores_klobo_digital_design_lab_2024/TDD_P2_Sumador/Sumador4bits_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sumador4bits_tb
# -- Compiling architecture arch of sumador4bits_tb
# End time: 12:06:38 on Aug 07,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sumador4bits_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sumador4bits_tb 
# Start time: 12:06:38 on Aug 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sumador4bits_tb(arch)
# Loading work.sumador4bits(arch_sumador4bits)
# Loading work.sumador1bit(arch)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /sumador4bits_tb/unit_under_test
# ** Note: Resultado para 0001 + 0001: 2
#    Time: 10 ns  Iteration: 0  Instance: /sumador4bits_tb
# ** Note: Resultado para 0100 + 0101: 9
#    Time: 20 ns  Iteration: 0  Instance: /sumador4bits_tb
# ** Note: Resultado para 0111 + 0111: 14
#    Time: 30 ns  Iteration: 0  Instance: /sumador4bits_tb
# ** Note: Resultado para 0001 + 0110 con acarreo 1: 8
#    Time: 40 ns  Iteration: 0  Instance: /sumador4bits_tb
# End time: 12:07:11 on Aug 07,2024, Elapsed time: 0:00:33
# Errors: 0, Warnings: 1
