//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-25399638
// Cuda compilation tools, release 10.1, V10.1.55
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	waitCycles

.visible .entry waitCycles(
	.param .u64 waitCycles_param_0,
	.param .u32 waitCycles_param_1
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [waitCycles_param_0];
	// inline asm
	mov.u64 	%rd5, %clock64;
	// inline asm
	ld.param.u32 	%rd2, [waitCycles_param_1];
	setp.eq.s64	%p1, %rd4, 0;
	@%p1 bra 	BB0_2;

	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.u32 	%rd7, %r4, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u64 	[%rd8], %rd2;

BB0_2:
	mov.u32 	%r5, %tid.x;
	add.s64 	%rd3, %rd5, %rd2;
	setp.ne.s32	%p2, %r5, 0;
	@%p2 bra 	BB0_4;

BB0_3:
	// inline asm
	mov.u64 	%rd9, %clock64;
	// inline asm
	setp.lt.u64	%p3, %rd9, %rd3;
	@%p3 bra 	BB0_3;

BB0_4:
	bar.sync 	0;
	ret;
}

	// .globl	waitNs
.visible .entry waitNs(
	.param .u64 waitNs_param_0,
	.param .u32 waitNs_param_1
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<6>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd4, [waitNs_param_0];
	// inline asm
	mov.u64 %rd5, %globaltimer;
	// inline asm
	ld.param.u32 	%rd2, [waitNs_param_1];
	setp.eq.s64	%p1, %rd4, 0;
	@%p1 bra 	BB1_2;

	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %ctaid.x;
	mov.u32 	%r3, %ntid.x;
	mad.lo.s32 	%r4, %r2, %r3, %r1;
	cvta.to.global.u64 	%rd6, %rd4;
	mul.wide.u32 	%rd7, %r4, 8;
	add.s64 	%rd8, %rd6, %rd7;
	st.global.u64 	[%rd8], %rd2;

BB1_2:
	mov.u32 	%r5, %tid.x;
	add.s64 	%rd3, %rd5, %rd2;
	setp.ne.s32	%p2, %r5, 0;
	@%p2 bra 	BB1_4;

BB1_3:
	// inline asm
	mov.u64 %rd9, %globaltimer;
	// inline asm
	setp.lt.u64	%p3, %rd9, %rd3;
	@%p3 bra 	BB1_3;

BB1_4:
	bar.sync 	0;
	ret;
}


