
####################################################################################
# Generated by Vivado 2021.2 built on 'Tue Oct 19 02:48:09 MDT 2021' by 'xbuild'
# Command Used: write_xdc -force C:/Users/luisr/Desktop/FPGA/Hardware/KCU105/GPIO/GPIO_const.xdc
####################################################################################


####################################################################################
# Constraints from file : 'GPIO_axi_uartlite_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

set_property BOARD_PART_PIN USB_UART_TX [get_ports rs232_uart_txd]
set_property IOSTANDARD LVCMOS18 [get_ports rs232_uart_txd]
set_property PACKAGE_PIN K26 [get_ports rs232_uart_txd]
set_property BOARD_PART_PIN USB_UART_RX [get_ports rs232_uart_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports rs232_uart_rxd]
set_property PACKAGE_PIN G25 [get_ports rs232_uart_rxd]


####################################################################################
# Constraints from file : 'GPIO_axi_uartlite_0_0.xdc'
####################################################################################


# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.


current_instance GPIO_i/axi_uartlite_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'GPIO_axi_gpio_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN GPIO_LED_0_LS [get_ports {led_8bits_tri_o[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[0]}]
set_property PACKAGE_PIN AP8 [get_ports {led_8bits_tri_o[0]}]

set_property BOARD_PART_PIN GPIO_LED_1_LS [get_ports {led_8bits_tri_o[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[1]}]
set_property PACKAGE_PIN H23 [get_ports {led_8bits_tri_o[1]}]

set_property BOARD_PART_PIN GPIO_LED_2_LS [get_ports {led_8bits_tri_o[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[2]}]
set_property PACKAGE_PIN P20 [get_ports {led_8bits_tri_o[2]}]

set_property BOARD_PART_PIN GPIO_LED_3_LS [get_ports {led_8bits_tri_o[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[3]}]
set_property PACKAGE_PIN P21 [get_ports {led_8bits_tri_o[3]}]

set_property BOARD_PART_PIN GPIO_LED_4_LS [get_ports {led_8bits_tri_o[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[4]}]
set_property PACKAGE_PIN N22 [get_ports {led_8bits_tri_o[4]}]

set_property BOARD_PART_PIN GPIO_LED_5_LS [get_ports {led_8bits_tri_o[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[5]}]
set_property PACKAGE_PIN M22 [get_ports {led_8bits_tri_o[5]}]

set_property BOARD_PART_PIN GPIO_LED_6_LS [get_ports {led_8bits_tri_o[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[6]}]
set_property PACKAGE_PIN R23 [get_ports {led_8bits_tri_o[6]}]

set_property BOARD_PART_PIN GPIO_LED_7_LS [get_ports {led_8bits_tri_o[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {led_8bits_tri_o[7]}]
set_property PACKAGE_PIN P23 [get_ports {led_8bits_tri_o[7]}]

set_property BOARD_PART_PIN GPIO_SW_C [get_ports {push_buttons_5bits_tri_i[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[0]}]
set_property PACKAGE_PIN AE10 [get_ports {push_buttons_5bits_tri_i[0]}]

set_property BOARD_PART_PIN GPIO_SW_W [get_ports {push_buttons_5bits_tri_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[1]}]
set_property PACKAGE_PIN AF9 [get_ports {push_buttons_5bits_tri_i[1]}]

set_property BOARD_PART_PIN GPIO_SW_S [get_ports {push_buttons_5bits_tri_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[2]}]
set_property PACKAGE_PIN AF8 [get_ports {push_buttons_5bits_tri_i[2]}]

set_property BOARD_PART_PIN GPIO_SW_E [get_ports {push_buttons_5bits_tri_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[3]}]
set_property PACKAGE_PIN AE8 [get_ports {push_buttons_5bits_tri_i[3]}]

set_property BOARD_PART_PIN GPIO_SW_N [get_ports {push_buttons_5bits_tri_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {push_buttons_5bits_tri_i[4]}]
set_property PACKAGE_PIN AD10 [get_ports {push_buttons_5bits_tri_i[4]}]



####################################################################################
# Constraints from file : 'GPIO_axi_gpio_0_0.xdc'
####################################################################################

# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance GPIO_i/axi_gpio_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]



####################################################################################
# Constraints from file : 'bd_60fd_microblaze_I_0.xdc'
####################################################################################

current_instance -quiet
current_instance GPIO_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waivers for FPU and hardware multiplier
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~A[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"
create_waiver -type DRC -id {DPIP-2} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~B[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~P* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"
create_waiver -type DRC -id {DPOP-3} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter {REF_PIN_NAME=~P[*]} -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~PATTERN* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"
create_waiver -type DRC -id {DPOP-4} -user "microblaze" -desc "Non-pipelined by design" -tags "12436" -scope -internal -objects [get_cells -hierarchical *DSP48E1_I1] -objects [get_pins -quiet -filter REF_PIN_NAME=~*OUT* -of [get_cells -hierarchical *DSP48E1_I1]] -timestamp "Fri Apr 28 19:42:48 GMT 2023"


####################################################################################
# Constraints from file : 'bd_60fd_rst_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_60fd_rst_0_0.xdc'
####################################################################################


# file: bd_60fd_rst_0_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance GPIO_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/rst_0/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_60fd_ilmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance GPIO_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/ilmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_60fd_dlmb_0.xdc'
####################################################################################

current_instance -quiet
current_instance GPIO_i/ddr4_0/inst/u_ddr4_mem_intfc/u_ddr_cal_riu/mcs0/inst/dlmb/U0
set_false_path -through [get_ports -scoped_to_current_instance SYS_Rst]


####################################################################################
# Constraints from file : 'bd_60fd_iomodule_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'GPIO_ddr4_0_0_microblaze_mcs_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'GPIO_ddr4_0_0.xdc'
####################################################################################

## please copy over all contents of the XDC when it is merged with othe XDC files ##

## Clock constraint for input system clock which drives MMCM for the design

## The frequency of the input clock is as per GUI selected input clock period

current_instance -quiet
create_clock -period 3.332 [get_ports default_sysclk_300_clk_p]


## Below pin LOC constraints are for system clock and system reset and

## memory related pins

set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[47]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[46]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[44]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[42]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_odt]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_act_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[41]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[40]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[45]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[43]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[39]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[38]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[35]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[34]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[36]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[32]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[37]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[52]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[53]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[33]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[28]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_ck_t]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[54]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[26]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[31]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[30]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[29]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_ck_c]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[8]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[50]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[51]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[55]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[27]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[24]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[4]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[5]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[60]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[62]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[21]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[20]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[18]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[25]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[3]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[9]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[11]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[13]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_cke]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[48]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[49]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[61]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[63]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[19]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[10]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[12]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_bg]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[14]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[58]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[59]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[23]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[22]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[17]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[15]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_adr[16]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports ddr4_sdram_DR_cs_n]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_ba[0]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_ba[1]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[56]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dq[57]}]
set_property OUTPUT_IMPEDANCE RDRV_40_40 [get_ports {ddr4_sdram_DR_dqs_c[7]}]




set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[47]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[46]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[44]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[42]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_DR_odt]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[5]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_DR_act_n]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[41]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[40]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[45]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[43]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[9]}]

set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[39]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[38]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[35]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[34]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[36]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[1]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[10]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[11]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[32]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[37]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[15]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[52]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[53]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[33]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[28]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_DR_ck_t]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[12]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[13]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[54]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[26]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[31]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[30]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[29]}]
set_property IOSTANDARD DIFF_SSTL12_DCI [get_ports ddr4_sdram_DR_ck_c]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[1]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[8]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[50]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[51]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[55]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[27]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[24]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[2]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[4]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[5]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[6]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[7]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[60]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[62]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[21]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[20]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[18]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[25]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[3]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[9]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[11]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[13]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_DR_cke]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[48]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[49]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[61]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[63]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[19]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[10]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[12]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_DR_bg]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[14]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[58]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[59]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[23]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[22]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[17]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[15]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_adr[16]}]
set_property IOSTANDARD SSTL12_DCI [get_ports ddr4_sdram_DR_cs_n]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_ba[0]}]
set_property IOSTANDARD SSTL12_DCI [get_ports {ddr4_sdram_DR_ba[1]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[56]}]
set_property IOSTANDARD POD12_DCI [get_ports {ddr4_sdram_DR_dq[57]}]
set_property IOSTANDARD DIFF_POD12_DCI [get_ports {ddr4_sdram_DR_dqs_c[7]}]


## These signals once asserted, stays asserted for multiple clock cycles.

## False path constraint is added to improve the HOLD timing.

current_instance GPIO_i/ddr4_0/inst
set_false_path -hold -to [get_pins */*/*/*/*/*.u_xiphy_control/xiphy_control/RIU_ADDR*]
set_false_path -hold -to [get_pins */*/*/*/*/*.u_xiphy_control/xiphy_control/RIU_WR_DATA*]


current_instance -quiet
set_property SLEW FAST [get_ports [list ddr4_sdram_DR_act_n ddr4_sdram_DR_bg ddr4_sdram_DR_ck_c ddr4_sdram_DR_ck_t ddr4_sdram_DR_cke ddr4_sdram_DR_odt {ddr4_sdram_DR_adr[0]} {ddr4_sdram_DR_adr[10]} {ddr4_sdram_DR_adr[11]} {ddr4_sdram_DR_adr[12]} {ddr4_sdram_DR_adr[13]} {ddr4_sdram_DR_adr[14]} {ddr4_sdram_DR_adr[15]} {ddr4_sdram_DR_adr[16]} {ddr4_sdram_DR_adr[1]} {ddr4_sdram_DR_adr[2]} {ddr4_sdram_DR_adr[3]} {ddr4_sdram_DR_adr[4]} {ddr4_sdram_DR_adr[5]} {ddr4_sdram_DR_adr[6]} {ddr4_sdram_DR_adr[7]} {ddr4_sdram_DR_adr[8]} {ddr4_sdram_DR_adr[9]} {ddr4_sdram_DR_ba[0]} {ddr4_sdram_DR_ba[1]} {ddr4_sdram_DR_dq[0]} {ddr4_sdram_DR_dq[10]} {ddr4_sdram_DR_dq[11]} {ddr4_sdram_DR_dq[12]} {ddr4_sdram_DR_dq[13]} {ddr4_sdram_DR_dq[14]} {ddr4_sdram_DR_dq[15]} {ddr4_sdram_DR_dq[16]} {ddr4_sdram_DR_dq[17]} {ddr4_sdram_DR_dq[18]} {ddr4_sdram_DR_dq[19]} {ddr4_sdram_DR_dq[1]} {ddr4_sdram_DR_dq[20]} {ddr4_sdram_DR_dq[21]} {ddr4_sdram_DR_dq[22]} {ddr4_sdram_DR_dq[23]} {ddr4_sdram_DR_dq[24]} {ddr4_sdram_DR_dq[25]} {ddr4_sdram_DR_dq[26]} {ddr4_sdram_DR_dq[27]} {ddr4_sdram_DR_dq[28]} {ddr4_sdram_DR_dq[29]} {ddr4_sdram_DR_dq[2]} {ddr4_sdram_DR_dq[30]} {ddr4_sdram_DR_dq[31]} {ddr4_sdram_DR_dq[32]} {ddr4_sdram_DR_dq[33]} {ddr4_sdram_DR_dq[34]} {ddr4_sdram_DR_dq[35]} {ddr4_sdram_DR_dq[36]} {ddr4_sdram_DR_dq[37]} {ddr4_sdram_DR_dq[38]} {ddr4_sdram_DR_dq[39]} {ddr4_sdram_DR_dq[3]} {ddr4_sdram_DR_dq[40]} {ddr4_sdram_DR_dq[41]} {ddr4_sdram_DR_dq[42]} {ddr4_sdram_DR_dq[43]} {ddr4_sdram_DR_dq[44]} {ddr4_sdram_DR_dq[45]} {ddr4_sdram_DR_dq[46]} {ddr4_sdram_DR_dq[47]} {ddr4_sdram_DR_dq[48]} {ddr4_sdram_DR_dq[49]} {ddr4_sdram_DR_dq[4]} {ddr4_sdram_DR_dq[50]} {ddr4_sdram_DR_dq[51]} {ddr4_sdram_DR_dq[52]} {ddr4_sdram_DR_dq[53]} {ddr4_sdram_DR_dq[54]} {ddr4_sdram_DR_dq[55]} {ddr4_sdram_DR_dq[56]} {ddr4_sdram_DR_dq[57]} {ddr4_sdram_DR_dq[58]} {ddr4_sdram_DR_dq[59]} {ddr4_sdram_DR_dq[5]} {ddr4_sdram_DR_dq[60]} {ddr4_sdram_DR_dq[61]} {ddr4_sdram_DR_dq[62]} {ddr4_sdram_DR_dq[63]} {ddr4_sdram_DR_dq[6]} {ddr4_sdram_DR_dq[7]} {ddr4_sdram_DR_dq[8]} {ddr4_sdram_DR_dq[9]} {ddr4_sdram_DR_dqs_c[0]} {ddr4_sdram_DR_dqs_c[1]} {ddr4_sdram_DR_dqs_c[2]} {ddr4_sdram_DR_dqs_c[3]} {ddr4_sdram_DR_dqs_c[4]} {ddr4_sdram_DR_dqs_c[5]} {ddr4_sdram_DR_dqs_c[6]} {ddr4_sdram_DR_dqs_c[7]} {ddr4_sdram_DR_dqs_t[0]} {ddr4_sdram_DR_dqs_t[1]} {ddr4_sdram_DR_dqs_t[2]} {ddr4_sdram_DR_dqs_t[3]} {ddr4_sdram_DR_dqs_t[4]} {ddr4_sdram_DR_dqs_t[5]} {ddr4_sdram_DR_dqs_t[6]} {ddr4_sdram_DR_dqs_t[7]}]]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[63]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[62]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[61]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[60]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[59]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[58]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[57]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[56]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[55]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[54]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[53]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[52]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[51]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[50]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[49]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[48]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[47]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[46]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[45]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[44]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[43]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[42]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[41]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[40]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[39]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[38]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[37]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[36]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[35]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[34]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[33]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[32]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[31]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[30]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[29]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[28]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[27]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[26]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[25]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[24]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[23]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[22]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[21]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[20]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[19]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[18]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[17]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[16]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[15]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[14]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[13]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[12]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[11]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[10]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[9]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[8]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dq[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[63]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[62]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[61]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[60]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[59]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[58]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[57]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[56]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[55]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[54]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[53]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[52]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[51]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[50]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[49]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[48]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[47]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[46]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[45]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[44]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[43]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[42]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[41]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[40]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[39]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[38]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[37]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[36]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[35]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[34]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[33]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[32]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[31]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[30]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[29]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[28]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[27]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[26]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[25]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[24]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[23]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[22]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[21]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[20]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[19]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[18]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[17]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[16]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[15]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[14]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[13]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[12]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[11]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[10]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[9]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[8]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dq[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[63]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[62]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[61]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[60]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[59]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[58]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[57]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[56]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[55]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[54]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[53]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[52]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[51]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[50]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[49]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[48]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[47]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[46]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[45]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[44]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[43]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[42]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[41]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[40]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[39]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[38]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[37]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[36]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[35]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[34]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[33]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[32]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[31]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[30]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[29]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[28]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[27]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[26]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[25]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[24]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[23]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[22]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[21]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[20]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[19]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[18]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[17]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[16]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[15]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[14]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[13]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[12]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[11]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[10]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[9]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[8]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dq[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[63]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[62]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[61]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[60]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[59]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[58]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[57]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[56]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[55]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[54]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[53]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[52]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[51]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[50]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[49]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[48]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[47]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[46]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[45]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[44]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[43]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[42]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[41]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[40]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[39]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[38]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[37]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[36]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[35]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[34]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[33]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[32]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[31]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[30]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[29]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[28]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[27]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[26]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[25]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[24]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[23]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[22]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[21]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[20]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[19]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[18]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[17]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[16]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[15]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[14]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[13]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[12]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[11]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[10]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[9]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[8]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dq[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property SLEW FAST [get_ports ddr4_sdram_DR_cs_n]
set_property DATA_RATE SDR [get_ports ddr4_sdram_DR_cs_n]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property SLEW FAST [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property IBUF_LOW_PWR FALSE [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property ODT RTT_40 [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property EQUALIZATION EQ_LEVEL2 [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property PRE_EMPHASIS RDRV_240 [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[16]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[15]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[14]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[13]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[12]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[11]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[10]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[9]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[8]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[7]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[6]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[5]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[4]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[3]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[2]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_adr[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_DR_act_n]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_ba[1]}]
set_property DATA_RATE SDR [get_ports {ddr4_sdram_DR_ba[0]}]
set_property DATA_RATE SDR [get_ports ddr4_sdram_DR_bg]
set_property DATA_RATE SDR [get_ports ddr4_sdram_DR_cke]
set_property DATA_RATE SDR [get_ports ddr4_sdram_DR_odt]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[63]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[62]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[61]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[60]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[59]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[58]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[57]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[56]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[55]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[54]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[53]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[52]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[51]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[50]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[49]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[48]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[47]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[46]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[45]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[44]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[43]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[42]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[41]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[40]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[39]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[38]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[37]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[36]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[35]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[34]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[33]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[32]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[31]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[30]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[29]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[28]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[27]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[26]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[25]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[24]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[23]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[22]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[21]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[20]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[19]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[18]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[17]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[16]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[15]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[14]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[13]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[12]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[11]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[10]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[9]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[8]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dq[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[7]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[6]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[5]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[4]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[3]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[2]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[1]}]
set_property DATA_RATE DDR [get_ports {ddr4_sdram_DR_dqs_c[0]}]
set_property DATA_RATE DDR [get_ports ddr4_sdram_DR_ck_t]
set_property DATA_RATE DDR [get_ports ddr4_sdram_DR_ck_c]
## Multi-cycle path constraints for Fabric - RIU clock domain crossing signals
current_instance GPIO_i/ddr4_0/inst
set_max_delay -datapath_only -from [get_pins */*/*/u_ddr_cal_addr_decode/io_ready_lvl_reg/C] -to [get_pins {*/u_io_ready_lvl_sync/SYNC[*].sync_reg_reg[0]/D}] 5.000
set_max_delay -datapath_only -from [get_pins {*/*/*/u_ddr_cal_addr_decode/io_read_data_reg[*]/C}] -to [get_pins {*/u_io_read_data_sync/SYNC[*].sync_reg_reg[0]/D}] 5.000
set_max_delay -datapath_only -from [get_pins */*/*/phy_ready_riuclk_reg/C] -to [get_pins {*/u_phy2clb_phy_ready_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/bisc_complete_riuclk_reg/C] -to [get_pins {*/u_phy2clb_bisc_complete_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/io_addr_strobe_lvl_riuclk_reg/C] -to [get_pins {*/u_io_addr_strobe_lvl_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/io_write_strobe_riuclk_reg/C] -to [get_pins {*/u_io_write_strobe_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/io_address_riuclk_reg[*]/C}] -to [get_pins {*/u_io_addr_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/io_write_data_riuclk_reg[*]/C}] -to [get_pins {*/u_io_write_data_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */en_vtc_in_reg/C] -to [get_pins {*/u_en_vtc_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/riu2clb_valid_r1_riuclk_reg[*]/C}] -to [get_pins {*/u_riu2clb_valid_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_fixdly_rdy_low_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_fixdly_rdy_low/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_fixdly_rdy_upp_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_fixdly_rdy_upp/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_phy_rdy_low_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_phy_rdy_low/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins {*/*/*/phy2clb_phy_rdy_upp_riuclk_int_reg[*]/C}] -to [get_pins {*/u_phy2clb_phy_rdy_upp/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins */rst_r1_reg/C] -to [get_pins {*/u_fab_rst_sync/SYNC[*].sync_reg_reg[0]/D}] 10.000
set_max_delay -datapath_only -from [get_pins */*/*/clb2phy_t_b_addr_riuclk_reg/C] -to [get_pins {*/*/*/clb2phy_t_b_addr_i_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_en_lvl_reg/C] -to [get_pins {*/*/*/*/u_slave_en_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_we_r_reg/C] -to [get_pins {*/*/*/*/u_slave_we_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_addr_r_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_addr_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_di_r_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_di_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_rdy_cptd_sclk_reg/C] -to [get_pins {*/*/*/*/u_slave_rdy_cptd_sync/SYNC[*].sync_reg_reg[0]/D}] 3.000
set_max_delay -datapath_only -from [get_pins */*/*/*/slave_rdy_lvl_fclk_reg/C] -to [get_pins {*/*/*/*/u_slave_rdy_sync/SYNC[*].sync_reg_reg[0]/D}] 12.000
set_max_delay -datapath_only -from [get_pins {*/*/*/*/slave_do_fclk_reg[*]/C}] -to [get_pins {*/*/*/*/u_slave_do_sync/SYNC[*].sync_reg_reg[0]/D}] 12.000
set_false_path -through [get_pins u_ddr4_infrastructure/sys_rst]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
set_false_path -from [get_pins */input_rst_design_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_div_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_mb_reg/C] -to [get_pins {*/rst_mb_sync_r_reg[0]/D}]
set_false_path -from [get_pins */rst_async_riu_div_reg/C] -to [get_pins {*/rst_riu_sync_r_reg[0]/D}]
create_waiver -type METHODOLOGY -id {CLKC-55} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type METHODOLOGY -id {CLKC-56} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type METHODOLOGY -id {CLKC-57} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical {*plle_loop[*].gen_plle*.PLLE*_BASE_INST_OTHER*} -filter {NAME =~ *inst/u_ddr4_phy_pll*}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type METHODOLOGY -id {CLKC-58} -user "DDR4" -desc "Clocking Primitives will be Auto-Placed" -tags "1010162" -scope -internal -objects [get_cells -hierarchical {*plle_loop[*].gen_plle*.PLLE*_BASE_INST_OTHER*} -filter {NAME =~ *inst/u_ddr4_phy_pll*}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type METHODOLOGY -id {CLKC-40} -user "DDR4" -desc "MMCM is driven through a BUFGCE" -tags "1010162" -scope -internal -objects [get_cells -hierarchical *gen_mmcme*.u_mmcme_adv_inst* -filter {NAME =~ *inst/u_ddr4_infrastructure*}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
## These below commands are used to create Interface ports for controller.

current_instance -quiet
create_interface interface_GPIO_ddr4_0_0
set_property INTERFACE interface_GPIO_ddr4_0_0 [get_ports { ddr4_sdram_DR_dq[63] ddr4_sdram_DR_dq[62] ddr4_sdram_DR_dq[61] ddr4_sdram_DR_dq[60] ddr4_sdram_DR_dq[59] ddr4_sdram_DR_dq[58] ddr4_sdram_DR_dq[57] ddr4_sdram_DR_dq[56] ddr4_sdram_DR_dq[55] ddr4_sdram_DR_dq[54] ddr4_sdram_DR_dq[53] ddr4_sdram_DR_dq[52] ddr4_sdram_DR_dq[51] ddr4_sdram_DR_dq[50] ddr4_sdram_DR_dq[49] ddr4_sdram_DR_dq[48] ddr4_sdram_DR_dq[47] ddr4_sdram_DR_dq[46] ddr4_sdram_DR_dq[45] ddr4_sdram_DR_dq[44] ddr4_sdram_DR_dq[43] ddr4_sdram_DR_dq[42] ddr4_sdram_DR_dq[41] ddr4_sdram_DR_dq[40] ddr4_sdram_DR_dq[39] ddr4_sdram_DR_dq[38] ddr4_sdram_DR_dq[37] ddr4_sdram_DR_dq[36] ddr4_sdram_DR_dq[35] ddr4_sdram_DR_dq[34] ddr4_sdram_DR_dq[33] ddr4_sdram_DR_dq[32] ddr4_sdram_DR_dq[31] ddr4_sdram_DR_dq[30] ddr4_sdram_DR_dq[29] ddr4_sdram_DR_dq[28] ddr4_sdram_DR_dq[27] ddr4_sdram_DR_dq[26] ddr4_sdram_DR_dq[25] ddr4_sdram_DR_dq[24] ddr4_sdram_DR_dq[23] ddr4_sdram_DR_dq[22] ddr4_sdram_DR_dq[21] ddr4_sdram_DR_dq[20] ddr4_sdram_DR_dq[19] ddr4_sdram_DR_dq[18] ddr4_sdram_DR_dq[17] ddr4_sdram_DR_dq[16] ddr4_sdram_DR_dq[15] ddr4_sdram_DR_dq[14] ddr4_sdram_DR_dq[13] ddr4_sdram_DR_dq[12] ddr4_sdram_DR_dq[11] ddr4_sdram_DR_dq[10] ddr4_sdram_DR_dq[9] ddr4_sdram_DR_dq[8] ddr4_sdram_DR_dq[7] ddr4_sdram_DR_dq[6] ddr4_sdram_DR_dq[5] ddr4_sdram_DR_dq[4] ddr4_sdram_DR_dq[3] ddr4_sdram_DR_dq[2] ddr4_sdram_DR_dq[1] ddr4_sdram_DR_dq[0] ddr4_sdram_DR_dm_n[7] ddr4_sdram_DR_dm_n[6] ddr4_sdram_DR_dm_n[5] ddr4_sdram_DR_dm_n[4] ddr4_sdram_DR_dm_n[3] ddr4_sdram_DR_dm_n[2] ddr4_sdram_DR_dm_n[1] ddr4_sdram_DR_dm_n[0] ddr4_sdram_DR_dqs_c[7] ddr4_sdram_DR_dqs_c[6] ddr4_sdram_DR_dqs_c[5] ddr4_sdram_DR_dqs_c[4] ddr4_sdram_DR_dqs_c[3] ddr4_sdram_DR_dqs_c[2] ddr4_sdram_DR_dqs_c[1] ddr4_sdram_DR_dqs_c[0] ddr4_sdram_DR_dqs_t[7] ddr4_sdram_DR_dqs_t[6] ddr4_sdram_DR_dqs_t[5] ddr4_sdram_DR_dqs_t[4] ddr4_sdram_DR_dqs_t[3] ddr4_sdram_DR_dqs_t[2] ddr4_sdram_DR_dqs_t[1] ddr4_sdram_DR_dqs_t[0] ddr4_sdram_DR_adr[16] ddr4_sdram_DR_adr[15] ddr4_sdram_DR_adr[14] ddr4_sdram_DR_adr[13] ddr4_sdram_DR_adr[12] ddr4_sdram_DR_adr[11] ddr4_sdram_DR_adr[10] ddr4_sdram_DR_adr[9] ddr4_sdram_DR_adr[8] ddr4_sdram_DR_adr[7] ddr4_sdram_DR_adr[6] ddr4_sdram_DR_adr[5] ddr4_sdram_DR_adr[4] ddr4_sdram_DR_adr[3] ddr4_sdram_DR_adr[2] ddr4_sdram_DR_adr[1] ddr4_sdram_DR_adr[0] ddr4_sdram_DR_ba[1] ddr4_sdram_DR_ba[0] ddr4_sdram_DR_odt ddr4_sdram_DR_act_n ddr4_sdram_DR_reset_n ddr4_sdram_DR_ck_t ddr4_sdram_DR_ck_c default_sysclk_300_clk_p default_sysclk_300_clk_n ddr4_sdram_DR_cke ddr4_sdram_DR_bg ddr4_sdram_DR_cs_n }]


####################################################################################
# Constraints from file : 'GPIO_microblaze_0_0.xdc'
####################################################################################

current_instance GPIO_i/microblaze_0/U0
set_false_path -through [get_ports -scoped_to_current_instance Reset]

# Waiver for asynchronous reset
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Asynchronous reset" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"

# Waivers for debug interface
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_count_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Dbg_Instr*_TCK_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.unchanged_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CE] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CE] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CE] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.instr_read_reg_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.status_reg_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_brki_hit_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_hit_reg[*]/C}] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_dbg_hit/*/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.shift_datain_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-4} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/data_rd_reg_reg[*]/C}] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.data_read_reg_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.capture_1_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/running_clock_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.control_reg_reg[*]/C}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/command_reg_clear_reg/C] -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.command_reg_reg[*]/CLR}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.force_stop_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/start_single_step_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.single_Step_TClk_reg/CLR] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[*]/C}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-10} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/D}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Using_*_Breakpoints.All_*[*].*/*Compare[*].*/*/CLK}] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/Performance.Core/Decode_I/ex_sleep_i_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "microblaze" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/*Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C] -to [get_pins -quiet MicroBlaze_Core_I/*.Core/*Debug_Logic.Master_Core.Debug*/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/D] -timestamp "Fri Apr 28 19:42:49 GMT 2023"


####################################################################################
# Constraints from file : 'GPIO_mdm_1_0.xdc'
####################################################################################

# file: GPIO_mdm_1_0.xdc
# (c) Copyright 2013-2019 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance GPIO_i/mdm_1/U0
create_clock -period 33.333 [get_pins Use*.BSCAN*/*/DRCK]
create_clock -period 33.333 [get_pins Use*.BSCAN*/*/UPDATE]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/DRCK]]
set_clock_groups -asynchronous -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/UPDATE]]
set_false_path -through [get_pins Use*.BSCAN*/*/CAPTURE]
set_false_path -through [get_pins Use*.BSCAN*/*/SEL]
set_false_path -through [get_pins Use*.BSCAN*/*/SHIFT]
set_false_path -through [get_pins Use*.BSCAN*/*/TDI]
set_clock_groups -logically_exclusive -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/DRCK]] -group [get_clocks -of_objects [get_pins Use*.BSCAN*/*/UPDATE]]

create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C] -timestamp "Fri Apr 28 19:42:57 GMT 2023"

# Waivers for serial debug interface
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.*sample*_reg*/*] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.*count_reg*/*] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion*reg*/*] -timestamp "Fri Apr 28 19:42:57 GMT 2023"

# Waivers for BSCAN
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/*] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[*]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/*}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/CE] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/CE] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[*]/C}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-1} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/CE}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-2} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-4} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[*]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.Config_Reg_reg[*]/*}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[*]/*}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-7} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-8} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-10} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/CLR] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/*] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-11} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDO] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/Use_BSCAN.Config_Reg_reg*/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-13} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/C}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[*]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -from [get_pins -quiet MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/Use_BSCAN.PORT_Selector*_reg[*]/*}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"
create_waiver -type CDC -id {CDC-15} -user "mdm" -desc "Debug protocol ensures stable signals" -tags "12436" -scope -internal -to [get_pins -quiet {MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[*]/D}] -timestamp "Fri Apr 28 19:42:57 GMT 2023"


####################################################################################
# Constraints from file : 'GPIO_rst_ddr4_0_300M_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'GPIO_rst_ddr4_0_300M_0.xdc'
####################################################################################


# file: GPIO_rst_ddr4_0_300M_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance GPIO_i/rst_ddr4_0_300M/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'bd_b44a_psr_aclk_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------



####################################################################################
# Constraints from file : 'bd_b44a_psr_aclk_0.xdc'
####################################################################################


# file: bd_b44a_psr_aclk_0.xdc
# (c) Copyright 2009 - 2013 Xilinx, Inc. All rights reserved.
#
# This file contains confidential and proprietary information
# of Xilinx, Inc. and is protected under U.S. and
# international copyright and other intellectual property
# laws.
#
# DISCLAIMER
# This disclaimer is not a license and does not grant any
# rights to the materials distributed herewith. Except as
# otherwise provided in a valid license issued to you by
# Xilinx, and to the maximum extent permitted by applicable
# law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
# WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
# AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
# BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
# INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
# (2) Xilinx shall not be liable (whether in contract or tort,
# including negligence, or under any other theory of
# liability) for any loss or damage of any kind or nature
# related to, arising under or in connection with these
# materials, including for any direct, or any indirect,
# special, incidental, or consequential loss or damage
# (including loss of data, profits, goodwill, or any type of
# loss or damage suffered as a result of any action brought
# by a third party) even if such damage or loss was
# reasonably foreseeable or Xilinx had been advised of the
# possibility of the same.
#
# CRITICAL APPLICATIONS
# Xilinx products are not designed or intended to be fail-
# safe, or for use in any application requiring fail-safe
# performance, such as life-support or safety devices or
# systems, Class III medical devices, nuclear facilities,
# applications related to the deployment of airbags, or any
# other applications that could lead to death, personal
# injury, or severe property or environmental damage
# (individually and collectively, "Critical
# Applications"). Customer assumes the sole risk and
# liability of any use of Xilinx products in Critical
# Applications, subject only to applicable laws and
# regulations governing limitations on product liability.
#
# THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
# PART OF THIS FILE AT ALL TIMES.

current_instance -quiet
current_instance GPIO_i/axi_smc/inst/clk_map/psr_aclk/U0
set_false_path -to [get_pins -hier *cdc_to*/D]


####################################################################################
# Constraints from file : 'GPIO_ddr4_0_0_board.xdc'
####################################################################################

#--------------------Physical Constraints-----------------

current_instance -quiet
set_property BOARD_PART_PIN c0_ddr4_act_n [get_ports ddr4_sdram_DR_act_n]
set_property PACKAGE_PIN AH14 [get_ports ddr4_sdram_DR_act_n]
set_property BOARD_PART_PIN c0_ddr4_adr0 [get_ports {ddr4_sdram_DR_adr[0]}]
set_property PACKAGE_PIN AE17 [get_ports {ddr4_sdram_DR_adr[0]}]

set_property BOARD_PART_PIN c0_ddr4_adr1 [get_ports {ddr4_sdram_DR_adr[1]}]
set_property PACKAGE_PIN AH17 [get_ports {ddr4_sdram_DR_adr[1]}]

set_property BOARD_PART_PIN c0_ddr4_adr2 [get_ports {ddr4_sdram_DR_adr[2]}]
set_property PACKAGE_PIN AE18 [get_ports {ddr4_sdram_DR_adr[2]}]

set_property BOARD_PART_PIN c0_ddr4_adr3 [get_ports {ddr4_sdram_DR_adr[3]}]
set_property PACKAGE_PIN AJ15 [get_ports {ddr4_sdram_DR_adr[3]}]

set_property BOARD_PART_PIN c0_ddr4_adr4 [get_ports {ddr4_sdram_DR_adr[4]}]
set_property PACKAGE_PIN AG16 [get_ports {ddr4_sdram_DR_adr[4]}]

set_property BOARD_PART_PIN c0_ddr4_adr5 [get_ports {ddr4_sdram_DR_adr[5]}]
set_property PACKAGE_PIN AL17 [get_ports {ddr4_sdram_DR_adr[5]}]

set_property BOARD_PART_PIN c0_ddr4_adr6 [get_ports {ddr4_sdram_DR_adr[6]}]
set_property PACKAGE_PIN AK18 [get_ports {ddr4_sdram_DR_adr[6]}]

set_property BOARD_PART_PIN c0_ddr4_adr7 [get_ports {ddr4_sdram_DR_adr[7]}]
set_property PACKAGE_PIN AG17 [get_ports {ddr4_sdram_DR_adr[7]}]

set_property BOARD_PART_PIN c0_ddr4_adr8 [get_ports {ddr4_sdram_DR_adr[8]}]
set_property PACKAGE_PIN AF18 [get_ports {ddr4_sdram_DR_adr[8]}]

set_property BOARD_PART_PIN c0_ddr4_adr9 [get_ports {ddr4_sdram_DR_adr[9]}]
set_property PACKAGE_PIN AH19 [get_ports {ddr4_sdram_DR_adr[9]}]

set_property BOARD_PART_PIN c0_ddr4_adr10 [get_ports {ddr4_sdram_DR_adr[10]}]
set_property PACKAGE_PIN AF15 [get_ports {ddr4_sdram_DR_adr[10]}]

set_property BOARD_PART_PIN c0_ddr4_adr11 [get_ports {ddr4_sdram_DR_adr[11]}]
set_property PACKAGE_PIN AD19 [get_ports {ddr4_sdram_DR_adr[11]}]

set_property BOARD_PART_PIN c0_ddr4_adr12 [get_ports {ddr4_sdram_DR_adr[12]}]
set_property PACKAGE_PIN AJ14 [get_ports {ddr4_sdram_DR_adr[12]}]

set_property BOARD_PART_PIN c0_ddr4_adr13 [get_ports {ddr4_sdram_DR_adr[13]}]
set_property PACKAGE_PIN AG19 [get_ports {ddr4_sdram_DR_adr[13]}]

set_property BOARD_PART_PIN c0_ddr4_adr14 [get_ports {ddr4_sdram_DR_adr[14]}]
set_property PACKAGE_PIN AD16 [get_ports {ddr4_sdram_DR_adr[14]}]

set_property BOARD_PART_PIN c0_ddr4_adr15 [get_ports {ddr4_sdram_DR_adr[15]}]
set_property PACKAGE_PIN AG14 [get_ports {ddr4_sdram_DR_adr[15]}]

set_property BOARD_PART_PIN c0_ddr4_adr16 [get_ports {ddr4_sdram_DR_adr[16]}]
set_property PACKAGE_PIN AF14 [get_ports {ddr4_sdram_DR_adr[16]}]

set_property BOARD_PART_PIN c0_ddr4_ba0 [get_ports {ddr4_sdram_DR_ba[0]}]
set_property PACKAGE_PIN AF17 [get_ports {ddr4_sdram_DR_ba[0]}]

set_property BOARD_PART_PIN c0_ddr4_ba1 [get_ports {ddr4_sdram_DR_ba[1]}]
set_property PACKAGE_PIN AL15 [get_ports {ddr4_sdram_DR_ba[1]}]

set_property BOARD_PART_PIN c0_ddr4_bg [get_ports ddr4_sdram_DR_bg]
set_property PACKAGE_PIN AG15 [get_ports ddr4_sdram_DR_bg]
set_property BOARD_PART_PIN c0_ddr4_ck_c [get_ports ddr4_sdram_DR_ck_c]
set_property BOARD_PART_PIN c0_ddr4_ck_t [get_ports ddr4_sdram_DR_ck_t]
set_property PACKAGE_PIN AE16 [get_ports ddr4_sdram_DR_ck_t]
set_property PACKAGE_PIN AE15 [get_ports ddr4_sdram_DR_ck_c]
set_property BOARD_PART_PIN c0_ddr4_cke [get_ports ddr4_sdram_DR_cke]
set_property PACKAGE_PIN AD15 [get_ports ddr4_sdram_DR_cke]
set_property BOARD_PART_PIN c0_ddr4_cs_n [get_ports ddr4_sdram_DR_cs_n]
set_property PACKAGE_PIN AL19 [get_ports ddr4_sdram_DR_cs_n]
set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n0 [get_ports {ddr4_sdram_DR_dm_n[0]}]
set_property PACKAGE_PIN AD21 [get_ports {ddr4_sdram_DR_dm_n[0]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n1 [get_ports {ddr4_sdram_DR_dm_n[1]}]
set_property PACKAGE_PIN AE25 [get_ports {ddr4_sdram_DR_dm_n[1]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n2 [get_ports {ddr4_sdram_DR_dm_n[2]}]
set_property PACKAGE_PIN AJ21 [get_ports {ddr4_sdram_DR_dm_n[2]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n3 [get_ports {ddr4_sdram_DR_dm_n[3]}]
set_property PACKAGE_PIN AM21 [get_ports {ddr4_sdram_DR_dm_n[3]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n4 [get_ports {ddr4_sdram_DR_dm_n[4]}]
set_property PACKAGE_PIN AH26 [get_ports {ddr4_sdram_DR_dm_n[4]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n5 [get_ports {ddr4_sdram_DR_dm_n[5]}]
set_property PACKAGE_PIN AN26 [get_ports {ddr4_sdram_DR_dm_n[5]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n6 [get_ports {ddr4_sdram_DR_dm_n[6]}]
set_property PACKAGE_PIN AJ29 [get_ports {ddr4_sdram_DR_dm_n[6]}]

set_property BOARD_PART_PIN c0_ddr4_dm_dbi_n7 [get_ports {ddr4_sdram_DR_dm_n[7]}]
set_property PACKAGE_PIN AL32 [get_ports {ddr4_sdram_DR_dm_n[7]}]

set_property BOARD_PART_PIN c0_ddr4_dq0 [get_ports {ddr4_sdram_DR_dq[0]}]
set_property PACKAGE_PIN AE23 [get_ports {ddr4_sdram_DR_dq[0]}]

set_property BOARD_PART_PIN c0_ddr4_dq1 [get_ports {ddr4_sdram_DR_dq[1]}]
set_property PACKAGE_PIN AG20 [get_ports {ddr4_sdram_DR_dq[1]}]

set_property BOARD_PART_PIN c0_ddr4_dq2 [get_ports {ddr4_sdram_DR_dq[2]}]
set_property PACKAGE_PIN AF22 [get_ports {ddr4_sdram_DR_dq[2]}]

set_property BOARD_PART_PIN c0_ddr4_dq3 [get_ports {ddr4_sdram_DR_dq[3]}]
set_property PACKAGE_PIN AF20 [get_ports {ddr4_sdram_DR_dq[3]}]

set_property BOARD_PART_PIN c0_ddr4_dq4 [get_ports {ddr4_sdram_DR_dq[4]}]
set_property PACKAGE_PIN AE22 [get_ports {ddr4_sdram_DR_dq[4]}]

set_property BOARD_PART_PIN c0_ddr4_dq5 [get_ports {ddr4_sdram_DR_dq[5]}]
set_property PACKAGE_PIN AD20 [get_ports {ddr4_sdram_DR_dq[5]}]

set_property BOARD_PART_PIN c0_ddr4_dq6 [get_ports {ddr4_sdram_DR_dq[6]}]
set_property PACKAGE_PIN AG22 [get_ports {ddr4_sdram_DR_dq[6]}]

set_property BOARD_PART_PIN c0_ddr4_dq7 [get_ports {ddr4_sdram_DR_dq[7]}]
set_property PACKAGE_PIN AE20 [get_ports {ddr4_sdram_DR_dq[7]}]

set_property BOARD_PART_PIN c0_ddr4_dq8 [get_ports {ddr4_sdram_DR_dq[8]}]
set_property PACKAGE_PIN AJ24 [get_ports {ddr4_sdram_DR_dq[8]}]

set_property BOARD_PART_PIN c0_ddr4_dq9 [get_ports {ddr4_sdram_DR_dq[9]}]
set_property PACKAGE_PIN AG24 [get_ports {ddr4_sdram_DR_dq[9]}]

set_property BOARD_PART_PIN c0_ddr4_dq10 [get_ports {ddr4_sdram_DR_dq[10]}]
set_property PACKAGE_PIN AJ23 [get_ports {ddr4_sdram_DR_dq[10]}]

set_property BOARD_PART_PIN c0_ddr4_dq11 [get_ports {ddr4_sdram_DR_dq[11]}]
set_property PACKAGE_PIN AF23 [get_ports {ddr4_sdram_DR_dq[11]}]

set_property BOARD_PART_PIN c0_ddr4_dq12 [get_ports {ddr4_sdram_DR_dq[12]}]
set_property PACKAGE_PIN AH23 [get_ports {ddr4_sdram_DR_dq[12]}]

set_property BOARD_PART_PIN c0_ddr4_dq13 [get_ports {ddr4_sdram_DR_dq[13]}]
set_property PACKAGE_PIN AF24 [get_ports {ddr4_sdram_DR_dq[13]}]

set_property BOARD_PART_PIN c0_ddr4_dq14 [get_ports {ddr4_sdram_DR_dq[14]}]
set_property PACKAGE_PIN AH22 [get_ports {ddr4_sdram_DR_dq[14]}]

set_property BOARD_PART_PIN c0_ddr4_dq15 [get_ports {ddr4_sdram_DR_dq[15]}]
set_property PACKAGE_PIN AG25 [get_ports {ddr4_sdram_DR_dq[15]}]

set_property BOARD_PART_PIN c0_ddr4_dq16 [get_ports {ddr4_sdram_DR_dq[16]}]
set_property PACKAGE_PIN AL22 [get_ports {ddr4_sdram_DR_dq[16]}]

set_property BOARD_PART_PIN c0_ddr4_dq17 [get_ports {ddr4_sdram_DR_dq[17]}]
set_property PACKAGE_PIN AL25 [get_ports {ddr4_sdram_DR_dq[17]}]

set_property BOARD_PART_PIN c0_ddr4_dq18 [get_ports {ddr4_sdram_DR_dq[18]}]
set_property PACKAGE_PIN AM20 [get_ports {ddr4_sdram_DR_dq[18]}]

set_property BOARD_PART_PIN c0_ddr4_dq19 [get_ports {ddr4_sdram_DR_dq[19]}]
set_property PACKAGE_PIN AK23 [get_ports {ddr4_sdram_DR_dq[19]}]

set_property BOARD_PART_PIN c0_ddr4_dq20 [get_ports {ddr4_sdram_DR_dq[20]}]
set_property PACKAGE_PIN AK22 [get_ports {ddr4_sdram_DR_dq[20]}]

set_property BOARD_PART_PIN c0_ddr4_dq21 [get_ports {ddr4_sdram_DR_dq[21]}]
set_property PACKAGE_PIN AL24 [get_ports {ddr4_sdram_DR_dq[21]}]

set_property BOARD_PART_PIN c0_ddr4_dq22 [get_ports {ddr4_sdram_DR_dq[22]}]
set_property PACKAGE_PIN AL20 [get_ports {ddr4_sdram_DR_dq[22]}]

set_property BOARD_PART_PIN c0_ddr4_dq23 [get_ports {ddr4_sdram_DR_dq[23]}]
set_property PACKAGE_PIN AL23 [get_ports {ddr4_sdram_DR_dq[23]}]

set_property BOARD_PART_PIN c0_ddr4_dq24 [get_ports {ddr4_sdram_DR_dq[24]}]
set_property PACKAGE_PIN AM24 [get_ports {ddr4_sdram_DR_dq[24]}]

set_property BOARD_PART_PIN c0_ddr4_dq25 [get_ports {ddr4_sdram_DR_dq[25]}]
set_property PACKAGE_PIN AN23 [get_ports {ddr4_sdram_DR_dq[25]}]

set_property BOARD_PART_PIN c0_ddr4_dq26 [get_ports {ddr4_sdram_DR_dq[26]}]
set_property PACKAGE_PIN AN24 [get_ports {ddr4_sdram_DR_dq[26]}]

set_property BOARD_PART_PIN c0_ddr4_dq27 [get_ports {ddr4_sdram_DR_dq[27]}]
set_property PACKAGE_PIN AP23 [get_ports {ddr4_sdram_DR_dq[27]}]

set_property BOARD_PART_PIN c0_ddr4_dq28 [get_ports {ddr4_sdram_DR_dq[28]}]
set_property PACKAGE_PIN AP25 [get_ports {ddr4_sdram_DR_dq[28]}]

set_property BOARD_PART_PIN c0_ddr4_dq29 [get_ports {ddr4_sdram_DR_dq[29]}]
set_property PACKAGE_PIN AN22 [get_ports {ddr4_sdram_DR_dq[29]}]

set_property BOARD_PART_PIN c0_ddr4_dq30 [get_ports {ddr4_sdram_DR_dq[30]}]
set_property PACKAGE_PIN AP24 [get_ports {ddr4_sdram_DR_dq[30]}]

set_property BOARD_PART_PIN c0_ddr4_dq31 [get_ports {ddr4_sdram_DR_dq[31]}]
set_property PACKAGE_PIN AM22 [get_ports {ddr4_sdram_DR_dq[31]}]

set_property BOARD_PART_PIN c0_ddr4_dq32 [get_ports {ddr4_sdram_DR_dq[32]}]
set_property PACKAGE_PIN AH28 [get_ports {ddr4_sdram_DR_dq[32]}]

set_property BOARD_PART_PIN c0_ddr4_dq33 [get_ports {ddr4_sdram_DR_dq[33]}]
set_property PACKAGE_PIN AK26 [get_ports {ddr4_sdram_DR_dq[33]}]

set_property BOARD_PART_PIN c0_ddr4_dq34 [get_ports {ddr4_sdram_DR_dq[34]}]
set_property PACKAGE_PIN AK28 [get_ports {ddr4_sdram_DR_dq[34]}]

set_property BOARD_PART_PIN c0_ddr4_dq35 [get_ports {ddr4_sdram_DR_dq[35]}]
set_property PACKAGE_PIN AM27 [get_ports {ddr4_sdram_DR_dq[35]}]

set_property BOARD_PART_PIN c0_ddr4_dq36 [get_ports {ddr4_sdram_DR_dq[36]}]
set_property PACKAGE_PIN AJ28 [get_ports {ddr4_sdram_DR_dq[36]}]

set_property BOARD_PART_PIN c0_ddr4_dq37 [get_ports {ddr4_sdram_DR_dq[37]}]
set_property PACKAGE_PIN AH27 [get_ports {ddr4_sdram_DR_dq[37]}]

set_property BOARD_PART_PIN c0_ddr4_dq38 [get_ports {ddr4_sdram_DR_dq[38]}]
set_property PACKAGE_PIN AK27 [get_ports {ddr4_sdram_DR_dq[38]}]

set_property BOARD_PART_PIN c0_ddr4_dq39 [get_ports {ddr4_sdram_DR_dq[39]}]
set_property PACKAGE_PIN AM26 [get_ports {ddr4_sdram_DR_dq[39]}]

set_property BOARD_PART_PIN c0_ddr4_dq40 [get_ports {ddr4_sdram_DR_dq[40]}]
set_property PACKAGE_PIN AL30 [get_ports {ddr4_sdram_DR_dq[40]}]

set_property BOARD_PART_PIN c0_ddr4_dq41 [get_ports {ddr4_sdram_DR_dq[41]}]
set_property PACKAGE_PIN AP29 [get_ports {ddr4_sdram_DR_dq[41]}]

set_property BOARD_PART_PIN c0_ddr4_dq42 [get_ports {ddr4_sdram_DR_dq[42]}]
set_property PACKAGE_PIN AM30 [get_ports {ddr4_sdram_DR_dq[42]}]

set_property BOARD_PART_PIN c0_ddr4_dq43 [get_ports {ddr4_sdram_DR_dq[43]}]
set_property PACKAGE_PIN AN28 [get_ports {ddr4_sdram_DR_dq[43]}]

set_property BOARD_PART_PIN c0_ddr4_dq44 [get_ports {ddr4_sdram_DR_dq[44]}]
set_property PACKAGE_PIN AL29 [get_ports {ddr4_sdram_DR_dq[44]}]

set_property BOARD_PART_PIN c0_ddr4_dq45 [get_ports {ddr4_sdram_DR_dq[45]}]
set_property PACKAGE_PIN AP28 [get_ports {ddr4_sdram_DR_dq[45]}]

set_property BOARD_PART_PIN c0_ddr4_dq46 [get_ports {ddr4_sdram_DR_dq[46]}]
set_property PACKAGE_PIN AM29 [get_ports {ddr4_sdram_DR_dq[46]}]

set_property BOARD_PART_PIN c0_ddr4_dq47 [get_ports {ddr4_sdram_DR_dq[47]}]
set_property PACKAGE_PIN AN27 [get_ports {ddr4_sdram_DR_dq[47]}]

set_property BOARD_PART_PIN c0_ddr4_dq48 [get_ports {ddr4_sdram_DR_dq[48]}]
set_property PACKAGE_PIN AH31 [get_ports {ddr4_sdram_DR_dq[48]}]

set_property BOARD_PART_PIN c0_ddr4_dq49 [get_ports {ddr4_sdram_DR_dq[49]}]
set_property PACKAGE_PIN AH32 [get_ports {ddr4_sdram_DR_dq[49]}]

set_property BOARD_PART_PIN c0_ddr4_dq50 [get_ports {ddr4_sdram_DR_dq[50]}]
set_property PACKAGE_PIN AJ34 [get_ports {ddr4_sdram_DR_dq[50]}]

set_property BOARD_PART_PIN c0_ddr4_dq51 [get_ports {ddr4_sdram_DR_dq[51]}]
set_property PACKAGE_PIN AK31 [get_ports {ddr4_sdram_DR_dq[51]}]

set_property BOARD_PART_PIN c0_ddr4_dq52 [get_ports {ddr4_sdram_DR_dq[52]}]
set_property PACKAGE_PIN AJ31 [get_ports {ddr4_sdram_DR_dq[52]}]

set_property BOARD_PART_PIN c0_ddr4_dq53 [get_ports {ddr4_sdram_DR_dq[53]}]
set_property PACKAGE_PIN AJ30 [get_ports {ddr4_sdram_DR_dq[53]}]

set_property BOARD_PART_PIN c0_ddr4_dq54 [get_ports {ddr4_sdram_DR_dq[54]}]
set_property PACKAGE_PIN AH34 [get_ports {ddr4_sdram_DR_dq[54]}]

set_property BOARD_PART_PIN c0_ddr4_dq55 [get_ports {ddr4_sdram_DR_dq[55]}]
set_property PACKAGE_PIN AK32 [get_ports {ddr4_sdram_DR_dq[55]}]

set_property BOARD_PART_PIN c0_ddr4_dq56 [get_ports {ddr4_sdram_DR_dq[56]}]
set_property PACKAGE_PIN AN33 [get_ports {ddr4_sdram_DR_dq[56]}]

set_property BOARD_PART_PIN c0_ddr4_dq57 [get_ports {ddr4_sdram_DR_dq[57]}]
set_property PACKAGE_PIN AP33 [get_ports {ddr4_sdram_DR_dq[57]}]

set_property BOARD_PART_PIN c0_ddr4_dq58 [get_ports {ddr4_sdram_DR_dq[58]}]
set_property PACKAGE_PIN AM34 [get_ports {ddr4_sdram_DR_dq[58]}]

set_property BOARD_PART_PIN c0_ddr4_dq59 [get_ports {ddr4_sdram_DR_dq[59]}]
set_property PACKAGE_PIN AP31 [get_ports {ddr4_sdram_DR_dq[59]}]

set_property BOARD_PART_PIN c0_ddr4_dq60 [get_ports {ddr4_sdram_DR_dq[60]}]
set_property PACKAGE_PIN AM32 [get_ports {ddr4_sdram_DR_dq[60]}]

set_property BOARD_PART_PIN c0_ddr4_dq61 [get_ports {ddr4_sdram_DR_dq[61]}]
set_property PACKAGE_PIN AN31 [get_ports {ddr4_sdram_DR_dq[61]}]

set_property BOARD_PART_PIN c0_ddr4_dq62 [get_ports {ddr4_sdram_DR_dq[62]}]
set_property PACKAGE_PIN AL34 [get_ports {ddr4_sdram_DR_dq[62]}]

set_property BOARD_PART_PIN c0_ddr4_dq63 [get_ports {ddr4_sdram_DR_dq[63]}]
set_property PACKAGE_PIN AN32 [get_ports {ddr4_sdram_DR_dq[63]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c0 [get_ports {ddr4_sdram_DR_dqs_c[0]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c1 [get_ports {ddr4_sdram_DR_dqs_c[1]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c2 [get_ports {ddr4_sdram_DR_dqs_c[2]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c3 [get_ports {ddr4_sdram_DR_dqs_c[3]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c4 [get_ports {ddr4_sdram_DR_dqs_c[4]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c5 [get_ports {ddr4_sdram_DR_dqs_c[5]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c6 [get_ports {ddr4_sdram_DR_dqs_c[6]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_c7 [get_ports {ddr4_sdram_DR_dqs_c[7]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t0 [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property PACKAGE_PIN AG21 [get_ports {ddr4_sdram_DR_dqs_t[0]}]
set_property PACKAGE_PIN AH21 [get_ports {ddr4_sdram_DR_dqs_c[0]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t1 [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property PACKAGE_PIN AH24 [get_ports {ddr4_sdram_DR_dqs_t[1]}]
set_property PACKAGE_PIN AJ25 [get_ports {ddr4_sdram_DR_dqs_c[1]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t2 [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property PACKAGE_PIN AJ20 [get_ports {ddr4_sdram_DR_dqs_t[2]}]
set_property PACKAGE_PIN AK20 [get_ports {ddr4_sdram_DR_dqs_c[2]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t3 [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property PACKAGE_PIN AP20 [get_ports {ddr4_sdram_DR_dqs_t[3]}]
set_property PACKAGE_PIN AP21 [get_ports {ddr4_sdram_DR_dqs_c[3]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t4 [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property PACKAGE_PIN AL27 [get_ports {ddr4_sdram_DR_dqs_t[4]}]
set_property PACKAGE_PIN AL28 [get_ports {ddr4_sdram_DR_dqs_c[4]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t5 [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property PACKAGE_PIN AN29 [get_ports {ddr4_sdram_DR_dqs_t[5]}]
set_property PACKAGE_PIN AP30 [get_ports {ddr4_sdram_DR_dqs_c[5]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t6 [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property PACKAGE_PIN AH33 [get_ports {ddr4_sdram_DR_dqs_t[6]}]
set_property PACKAGE_PIN AJ33 [get_ports {ddr4_sdram_DR_dqs_c[6]}]

set_property BOARD_PART_PIN c0_ddr4_dqs_t7 [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property PACKAGE_PIN AN34 [get_ports {ddr4_sdram_DR_dqs_t[7]}]
set_property PACKAGE_PIN AP34 [get_ports {ddr4_sdram_DR_dqs_c[7]}]

set_property BOARD_PART_PIN c0_ddr4_odt [get_ports ddr4_sdram_DR_odt]
set_property PACKAGE_PIN AJ18 [get_ports ddr4_sdram_DR_odt]
set_property BOARD_PART_PIN c0_ddr4_reset_n [get_ports ddr4_sdram_DR_reset_n]
set_property IOSTANDARD LVCMOS12 [get_ports ddr4_sdram_DR_reset_n]
set_property PACKAGE_PIN AL18 [get_ports ddr4_sdram_DR_reset_n]
set_property BOARD_PART_PIN sysclk_300_n [get_ports default_sysclk_300_clk_n]
set_property IOSTANDARD LVDS [get_ports default_sysclk_300_clk_n]
set_property BOARD_PART_PIN sysclk_300_p [get_ports default_sysclk_300_clk_p]
set_property IOSTANDARD LVDS [get_ports default_sysclk_300_clk_p]
set_property PACKAGE_PIN AK17 [get_ports default_sysclk_300_clk_p]
set_property PACKAGE_PIN AK16 [get_ports default_sysclk_300_clk_n]
set_property BOARD_PART_PIN CPU_RESET [get_ports reset]
set_property IOSTANDARD LVCMOS18 [get_ports reset]
set_property PACKAGE_PIN AN8 [get_ports reset]


####################################################################################
# Constraints from file : 'xpm_cdc_async_rst.tcl'
####################################################################################

# Scoped constraints for xpm_cdc_async_rst
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_nodes/s01_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_r_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_b_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_w_node/inst/m_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]

# Scoped constraints for xpm_cdc_async_rst
current_instance -quiet
current_instance GPIO_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst
set_false_path -through [get_ports -scoped_to_current_instance -no_traverse src_arst]


####################################################################################
# Constraints from file : 'xpm_memory_xdc.tcl'
####################################################################################

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory

# Scoped constraints for xpm_memory


# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
