# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do CPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/digsystems-labs {C:/altera/13.0sp1/digsystems-labs/Divider32bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Divider32bit
# 
# Top level modules:
# 	Divider32bit
# 
# vlog -vlog01compat -work work +incdir+C:/altera/13.0sp1/digsystems-labs {C:/altera/13.0sp1/digsystems-labs/Divider32bit_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Divider32bit_tb
# 
# Top level modules:
# 	Divider32bit_tb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  Divider32bit_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps Divider32bit_tb 
# Loading work.Divider32bit_tb
# Loading work.Divider32bit
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: nickdf4  Hostname: NICKDF1-PC  ProcessID: 16180
# 
#           Attempting to use alternate WLF file "./wlft22xwn3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft22xwn3
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50 ns
# ** Note: $finish    : C:/altera/13.0sp1/digsystems-labs/Divider32bit_tb.v(20)
#    Time: 500 ps  Iteration: 0  Instance: /Divider32bit_tb
# 1
# Break in Module Divider32bit_tb at C:/altera/13.0sp1/digsystems-labs/Divider32bit_tb.v line 20
# Simulation Breakpoint: 1
# Break in Module Divider32bit_tb at C:/altera/13.0sp1/digsystems-labs/Divider32bit_tb.v line 20
# MACRO ./CPU_run_msim_rtl_verilog.do PAUSED at line 17
