<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z010clg400-1" LaunchTime="1770152975" LaunchIncrCheckpoint="$PSRCDIR/utils_1/imports/synth_1/lab1_hw_wrapper.dcp">
  <File Type="PA-TCL" Name="lab1_hw_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="lab1_hw_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="lab1_hw_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="lab1_hw_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="lab1_hw_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="lab1_hw_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="lab1_hw_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="lab1_hw_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="lab1_hw_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/bd/lab1_hw/lab1_hw.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PGENDIR/sources_1/bd/lab1_hw/hdl/lab1_hw_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/ece315_lab1/archive_project_summary.txt">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../Desktop/ece315_lab1.xpr/ece315_lab1/archive_project_summary.txt"/>
        <Attr Name="ImportTime" Val="1750094476"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="lab1_hw_wrapper"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/zybo_pmod_constraints.xdc">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/constrs_1/imports/Downloads/Zybo-Z7-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../Downloads/Zybo-Z7-Master.xdc"/>
        <Attr Name="ImportTime" Val="1749241227"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/lab1_hw_wrapper.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2024"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="lab1_hw_processing_system7_0_0"/>
</GenRun>
