// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out



// code body1_main
// creates a in1_2s compuse and a in2_2s component
and_2s and_2s( 
who, 
 wib );// c.f. section 2.2 page 70
// creates internally empty and/or sections 
// that simulate a two-state mux

// code body: 2.1.1
and_2s and_2s_1_1( 
out, 
 i1, 
 i2 );

// code body: 2.1.2
 // c.f. Fig 2.3 page 78
// assignments

// code body: 2.2.1
 bugin_2b ins1_2a_ass( 
 i1, 
 i2, 
 i3, 
 wrong );// i1: enable; i2: n; i3endmodule
