#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Tue Jan  7 16:42:16 2020
# Process ID: 5472
# Current directory: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder
# Command line: vivado
# Log file: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/vivado.log
# Journal file: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/build/top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/diegoaranda/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 6622.477 ; gain = 112.359 ; free physical = 750 ; free virtual = 3959
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
set_property part xc7a15tcpg236-1 [current_project]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs impl_1 -to_step write_bitstream
[Tue Jan  7 16:44:40 2020] Launched synth_1...
Run output will be captured here: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/build/top.runs/synth_1/runme.log
[Tue Jan  7 16:44:40 2020] Launched impl_1...
Run output will be captured here: /home/diegoaranda/Documents/Tesis/Prueba_FPGA/UART/tx_encoder/build/top.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Oct 24 2019 at 19:23:45
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
[?1034h

****** Xilinx cs_server v2019.2.0
  **** Build date : Oct 24 2019-22:51:27
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 6887.945 ; gain = 6.043 ; free physical = 1069 ; free virtual = 3823
create_hw_target -svf true svftarget_0
localhost:3121/xilinx_tcf/Xilinx/svftarget_0
open_hw_target [get_hw_targets */svftarget_0]
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/svftarget_0
INFO: [Labtools 27-3283] Add new devices to SVF target using the create_hw_device command
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jan  7 19:14:03 2020...
