// Seed: 2753828503
module module_0 (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    output supply0 id_3,
    output wand id_4,
    output supply0 id_5,
    output uwire id_6,
    input tri1 id_7
);
  assign id_3 = 1;
  wire [1  &  -1 : !  -1 'd0] id_9;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_5 = 32'd98,
    parameter id_6 = 32'd90
) (
    input  tri   id_0,
    input  wand  id_1,
    output wor   id_2,
    input  tri0  id_3,
    output tri0  id_4,
    input  tri   _id_5,
    input  uwire _id_6
);
  logic [1 : id_5  .  sum] id_8 = -1;
  wire [!  1 'b0 : id_5  *  id_6] id_9, id_10, id_11;
  assign id_4 = (id_8);
  module_0 modCall_1 (
      id_0,
      id_4,
      id_1,
      id_2,
      id_2,
      id_2,
      id_4,
      id_1
  );
endmodule
