<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml loopback_preroute.twx loopback_map.ncd -o
loopback_preroute.twr loopback.pcf -ucf loopback.ucf

</twCmdLine><twDesign>loopback_map.ncd</twDesign><twDesignPath>loopback_map.ncd</twDesignPath><twPCF>loopback.pcf</twPCF><twPcfPath>loopback.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-12-04</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3284 - This timing report was generated using estimated delay information.  For accurate numbers, please refer to the post Place and Route timing report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.000</twMinPer></twConstHead><twPinLimitRpt anchorID="9"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_my_dcm/DCM_SP_INST/CLKIN" logResource="Inst_my_dcm/DCM_SP_INST/CLKIN" locationPin="DCM.CLKIN" clockNet="Inst_my_dcm/CLKIN_IBUFG"/><twPinLimit anchorID="11" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="14.000" period="20.000" constraintValue="10.000" deviceLimit="3.000" physResource="Inst_my_dcm/DCM_SP_INST/CLKIN" logResource="Inst_my_dcm/DCM_SP_INST/CLKIN" locationPin="DCM.CLKIN" clockNet="Inst_my_dcm/CLKIN_IBUFG"/><twPinLimit anchorID="12" type="MINPERIOD" name="Tdcmpfx" slack="15.115" period="18.182" constraintValue="18.182" deviceLimit="3.067" freqLimit="326.052" physResource="Inst_my_dcm/DCM_SP_INST/CLKFX" logResource="Inst_my_dcm/DCM_SP_INST/CLKFX" locationPin="DCM.CLKFX" clockNet="Inst_my_dcm/CLKFX_BUF"/></twPinLimitRpt></twConst><twConst anchorID="13" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD &quot;clk&quot; 20 ns HIGH 50%;" ScopeName="">TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1         HIGH 50%;</twConstName><twItemCnt>7135</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1104</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>8.054</twMinPer></twConstHead><twPathRptBanner iPaths="64" iCriticalPaths="0" sType="EndPoint">Paths for end point transmit/buf/count_width_loop[3].register_bit (SLICEL.CIN), 64 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.127</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">transmit/buf/count_width_loop[3].register_bit</twDest><twTotPathDel>8.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>transmit/buf/count_width_loop[3].register_bit</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEM.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp><twBEL>my_kcpsm3/reg_loop[2].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>my_kcpsm3/reg_loop[2].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>transmit/buf/valid_lut</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/valid_write</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>transmit/buf/pointer&lt;0&gt;</twComp><twBEL>transmit/buf/count_width_loop[0].lsb_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[1].mid_count.count_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/count_carry&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>transmit/buf/pointer&lt;2&gt;</twComp><twBEL>transmit/buf/count_width_loop[2].mid_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[3].upper_count.count_xor</twBEL><twBEL>transmit/buf/count_width_loop[3].register_bit</twBEL></twPathDel><twLogDel>7.454</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>8.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.127</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">transmit/buf/count_width_loop[3].register_bit</twDest><twTotPathDel>8.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>transmit/buf/count_width_loop[3].register_bit</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEM.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp><twBEL>my_kcpsm3/reg_loop[2].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>my_kcpsm3/reg_loop[2].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>transmit/buf/valid_lut</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/valid_write</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>transmit/buf/pointer&lt;0&gt;</twComp><twBEL>transmit/buf/count_width_loop[0].lsb_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[1].mid_count.count_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/count_carry&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>transmit/buf/pointer&lt;2&gt;</twComp><twBEL>transmit/buf/count_width_loop[2].mid_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[3].upper_count.count_xor</twBEL><twBEL>transmit/buf/count_width_loop[3].register_bit</twBEL></twPathDel><twLogDel>7.454</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>8.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.127</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">transmit/buf/count_width_loop[3].register_bit</twDest><twTotPathDel>8.054</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>transmit/buf/count_width_loop[3].register_bit</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA5</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEM.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp><twBEL>my_kcpsm3/reg_loop[2].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>my_kcpsm3/reg_loop[2].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>transmit/buf/valid_lut</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/valid_write</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>transmit/buf/pointer&lt;0&gt;</twComp><twBEL>transmit/buf/count_width_loop[0].lsb_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[1].mid_count.count_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/count_carry&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>transmit/buf/pointer&lt;2&gt;</twComp><twBEL>transmit/buf/count_width_loop[2].mid_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[3].upper_count.count_xor</twBEL><twBEL>transmit/buf/count_width_loop[3].register_bit</twBEL></twPathDel><twLogDel>7.454</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>8.054</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>92.6</twPctLog><twPctRoute>7.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point transmit/buf/count_width_loop[1].register_bit (SLICEL.BX), 20 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.273</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">transmit/buf/count_width_loop[1].register_bit</twDest><twTotPathDel>7.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>transmit/buf/count_width_loop[1].register_bit</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA4</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEM.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp><twBEL>my_kcpsm3/reg_loop[2].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>my_kcpsm3/reg_loop[2].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>transmit/buf/valid_lut</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/valid_write</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>transmit/buf/pointer&lt;0&gt;</twComp><twBEL>transmit/buf/count_width_loop[0].lsb_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[1].mid_count.count_xor</twBEL><twBEL>transmit/buf/count_width_loop[1].register_bit</twBEL></twPathDel><twLogDel>7.408</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>7.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.273</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">transmit/buf/count_width_loop[1].register_bit</twDest><twTotPathDel>7.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>transmit/buf/count_width_loop[1].register_bit</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA7</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEM.F4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp><twBEL>my_kcpsm3/reg_loop[2].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>my_kcpsm3/reg_loop[2].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>transmit/buf/valid_lut</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/valid_write</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>transmit/buf/pointer&lt;0&gt;</twComp><twBEL>transmit/buf/count_width_loop[0].lsb_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[1].mid_count.count_xor</twBEL><twBEL>transmit/buf/count_width_loop[1].register_bit</twBEL></twPathDel><twLogDel>7.408</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>7.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.273</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">transmit/buf/count_width_loop[1].register_bit</twDest><twTotPathDel>7.908</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>transmit/buf/count_width_loop[1].register_bit</twDest><twLogLvls>5</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA5</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEM.F2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEM.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp><twBEL>my_kcpsm3/reg_loop[2].register_bit.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/sy&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>read_from_uart</twComp><twBEL>my_kcpsm3/reg_loop[2].operand_select_mux</twBEL></twPathDel><twPathDel><twSite>SLICEL.G3</twSite><twDelType>net</twDelType><twFanCnt>43</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>port_id&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>write_to_uart1</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>write_to_uart</twComp></twPathDel><twPathDel><twSite>SLICEL.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>transmit/buf/valid_write</twComp><twBEL>transmit/buf/valid_lut</twBEL></twPathDel><twPathDel><twSite>SLICEL.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>transmit/buf/valid_write</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">1.725</twDelInfo><twComp>transmit/buf/pointer&lt;0&gt;</twComp><twBEL>transmit/buf/count_width_loop[0].lsb_count.count_muxcy</twBEL><twBEL>transmit/buf/count_width_loop[1].mid_count.count_xor</twBEL><twBEL>transmit/buf/count_width_loop[1].register_bit</twBEL></twPathDel><twLogDel>7.408</twLogDel><twRouteDel>0.500</twRouteDel><twTotDel>7.908</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>93.7</twPctLog><twPctRoute>6.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="205" iCriticalPaths="0" sType="EndPoint">Paths for end point my_kcpsm3/pc_loop[9].register_bit (SLICEL.CIN), 205 paths
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.499</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">my_kcpsm3/pc_loop[9].register_bit</twDest><twTotPathDel>7.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="12"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>my_kcpsm3/pc_loop[9].register_bit</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA15</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEL.F1</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;0&gt;</twComp><twBEL>my_kcpsm3/pc_loop[0].vector_select_mux</twBEL><twBEL>my_kcpsm3/pc_loop[0].pc_lsb_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[1].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;2&gt;</twComp><twBEL>my_kcpsm3/pc_loop[2].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[3].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;4&gt;</twComp><twBEL>my_kcpsm3/pc_loop[4].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[5].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;6&gt;</twComp><twBEL>my_kcpsm3/pc_loop[6].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[7].pc_mid_carry.pc_vector_xor</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>address&lt;6&gt;</twComp><twBEL>my_kcpsm3/pc_loop[7].value_select_mux</twBEL><twBEL>my_kcpsm3/pc_loop[7].pc_mid_carry.pc_value_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_value_carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>address&lt;8&gt;</twComp><twBEL>my_kcpsm3/pc_loop[8].pc_mid_carry.pc_value_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[9].pc_msb_carry.pc_value_xor</twBEL><twBEL>my_kcpsm3/pc_loop[9].register_bit</twBEL></twPathDel><twLogDel>7.082</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>7.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.499</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">my_kcpsm3/pc_loop[9].register_bit</twDest><twTotPathDel>7.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>my_kcpsm3/pc_loop[9].register_bit</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;0&gt;</twComp><twBEL>my_kcpsm3/pc_loop[0].vector_select_mux</twBEL><twBEL>my_kcpsm3/pc_loop[0].pc_lsb_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[1].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;2&gt;</twComp><twBEL>my_kcpsm3/pc_loop[2].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[3].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;4&gt;</twComp><twBEL>my_kcpsm3/pc_loop[4].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[5].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;6&gt;</twComp><twBEL>my_kcpsm3/pc_loop[6].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[7].pc_mid_carry.pc_vector_xor</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>address&lt;6&gt;</twComp><twBEL>my_kcpsm3/pc_loop[7].value_select_mux</twBEL><twBEL>my_kcpsm3/pc_loop[7].pc_mid_carry.pc_value_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_value_carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>address&lt;8&gt;</twComp><twBEL>my_kcpsm3/pc_loop[8].pc_mid_carry.pc_value_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[9].pc_msb_carry.pc_value_xor</twBEL><twBEL>my_kcpsm3/pc_loop[9].register_bit</twBEL></twPathDel><twLogDel>7.082</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>7.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.499</twSlack><twSrc BELType="RAM">my_program/ram_1024_x_18.A</twSrc><twDest BELType="FF">my_kcpsm3/pc_loop[9].register_bit</twDest><twTotPathDel>7.682</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>18.181</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="11"><twSrc BELType='RAM'>my_program/ram_1024_x_18.A</twSrc><twDest BELType='FF'>my_kcpsm3/pc_loop[9].register_bit</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB16.CLKA</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>RAMB16.DOA0</twSite><twDelType>Tbcko</twDelType><twDelInfo twEdge="twRising">2.812</twDelInfo><twComp>my_program/ram_1024_x_18</twComp><twBEL>my_program/ram_1024_x_18.A</twBEL></twPathDel><twPathDel><twSite>SLICEL.F2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>instruction&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;0&gt;</twComp><twBEL>my_kcpsm3/pc_loop[0].vector_select_mux</twBEL><twBEL>my_kcpsm3/pc_loop[0].pc_lsb_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[1].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;2&gt;</twComp><twBEL>my_kcpsm3/pc_loop[2].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[3].pc_mid_carry.pc_vector_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_vector_carry&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;4&gt;</twComp><twBEL>my_kcpsm3/pc_loop[4].pc_mid_carry.pc_vector_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[5].pc_mid_carry.pc_vector_xor</twBEL></twPathDel><twPathDel><twSite>SLICEL.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/inc_pc_vector&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>address&lt;4&gt;</twComp><twBEL>my_kcpsm3/pc_loop[5].value_select_mux</twBEL><twBEL>my_kcpsm3/pc_loop[5].pc_mid_carry.pc_value_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_value_carry&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>address&lt;6&gt;</twComp><twBEL>my_kcpsm3/pc_loop[6].pc_mid_carry.pc_value_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[7].pc_mid_carry.pc_value_muxcy</twBEL></twPathDel><twPathDel><twSite>SLICEL.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>my_kcpsm3/pc_value_carry&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>address&lt;8&gt;</twComp><twBEL>my_kcpsm3/pc_loop[8].pc_mid_carry.pc_value_muxcy</twBEL><twBEL>my_kcpsm3/pc_loop[9].pc_msb_carry.pc_value_xor</twBEL><twBEL>my_kcpsm3/pc_loop[9].register_bit</twBEL></twPathDel><twLogDel>7.082</twLogDel><twRouteDel>0.600</twRouteDel><twTotDel>7.682</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="18.181">clk55MHz</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point receive/kcuart/data_loop[7].msb.delay15_srl (SLICEM.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.421</twSlack><twSrc BELType="FF">receive/kcuart/stop_reg</twSrc><twDest BELType="FF">receive/kcuart/data_loop[7].msb.delay15_srl</twDest><twTotPathDel>0.421</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>receive/kcuart/stop_reg</twSrc><twDest BELType='FF'>receive/kcuart/data_loop[7].msb.delay15_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>receive/kcuart/stop_bit</twComp><twBEL>receive/kcuart/stop_reg</twBEL></twPathDel><twPathDel><twSite>SLICEM.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>receive/kcuart/stop_bit</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>receive/uart_data_out&lt;7&gt;</twComp><twBEL>receive/kcuart/data_loop[7].msb.delay15_srl</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.421</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>76.2</twPctLog><twPctRoute>23.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point receive/buf/data_width_loop[1].data_srl (SLICEM.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">receive/kcuart/data_loop[1].data_reg</twSrc><twDest BELType="FF">receive/buf/data_width_loop[1].data_srl</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>receive/kcuart/data_loop[1].data_reg</twSrc><twDest BELType='FF'>receive/buf/data_width_loop[1].data_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEM.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEM.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>receive/uart_data_out&lt;1&gt;</twComp><twBEL>receive/kcuart/data_loop[1].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICEM.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>receive/uart_data_out&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>rx_data&lt;1&gt;</twComp><twBEL>receive/buf/data_width_loop[1].data_srl</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point receive/buf/data_width_loop[3].data_srl (SLICEM.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">receive/kcuart/data_loop[3].data_reg</twSrc><twDest BELType="FF">receive/buf/data_width_loop[3].data_srl</twDest><twTotPathDel>0.425</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="10"><twSrc BELType='FF'>receive/kcuart/data_loop[3].data_reg</twSrc><twDest BELType='FF'>receive/buf/data_width_loop[3].data_srl</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEM.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEM.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>receive/uart_data_out&lt;3&gt;</twComp><twBEL>receive/kcuart/data_loop[3].data_reg</twBEL></twPathDel><twPathDel><twSite>SLICEM.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>receive/uart_data_out&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEM.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.149</twDelInfo><twComp>rx_data&lt;3&gt;</twComp><twBEL>receive/buf/data_width_loop[3].data_srl</twBEL></twPathDel><twLogDel>0.325</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>0.425</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="38"><twPinLimitBanner>Component Switching Limit Checks: TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="39" type="MINLOWPULSE" name="Trpw" slack="14.989" period="18.181" constraintValue="9.090" deviceLimit="1.596" physResource="en_16_x_baud/SR" logResource="en_16_x_baud/SR" locationPin="SLICEL.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Trpw" slack="14.989" period="18.181" constraintValue="9.090" deviceLimit="1.596" physResource="en_16_x_baud/SR" logResource="en_16_x_baud/SR" locationPin="SLICEL.SR" clockNet="rst_IBUF"/><twPinLimit anchorID="41" type="MINLOWPULSE" name="Trpw" slack="14.989" period="18.181" constraintValue="9.090" deviceLimit="1.596" physResource="baud_count&lt;1&gt;/SR" logResource="baud_count_1/SR" locationPin="SLICEL.SR" clockNet="rst_IBUF"/></twPinLimitRpt></twConst><twConst anchorID="42" twConstType="OFFSETINDELAY" ><twConstHead uID="3"><twConstName UCFConstName="OFFSET = IN 7 ns VALID 20 ns BEFORE &quot;clk&quot; RISING;" ScopeName="">OFFSET = IN 7 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twItemCnt>37</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>37</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>3.803</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_1 (SLICEL.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstOffIn anchorID="44" twDataPathType="twDataPathMaxDelay"><twSlack>3.197</twSlack><twSrc BELType="PAD">switches&lt;1&gt;</twSrc><twDest BELType="FF">in_port_1</twDest><twClkDel>-0.762</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;1&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>switches&lt;1&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>switches&lt;1&gt;</twSrc><twDest BELType='FF'>in_port_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>switches&lt;1&gt;</twComp><twBEL>switches&lt;1&gt;</twBEL><twBEL>switches_1_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>switches_1_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>in_port&lt;1&gt;</twComp><twBEL>in_port_mux0002&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>in_port_mux0002&lt;1&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.837</twDelInfo><twComp>in_port&lt;1&gt;</twComp><twBEL>in_port_mux0002&lt;1&gt;1</twBEL><twBEL>in_port_1</twBEL></twPathDel><twLogDel>2.841</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_2 (SLICEL.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstOffIn anchorID="46" twDataPathType="twDataPathMaxDelay"><twSlack>3.197</twSlack><twSrc BELType="PAD">switches&lt;2&gt;</twSrc><twDest BELType="FF">in_port_2</twDest><twClkDel>-0.762</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;2&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>switches&lt;2&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>switches&lt;2&gt;</twSrc><twDest BELType='FF'>in_port_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>switches&lt;2&gt;</twComp><twBEL>switches&lt;2&gt;</twBEL><twBEL>switches_2_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>switches_2_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>in_port&lt;2&gt;</twComp><twBEL>in_port_mux0002&lt;2&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>in_port_mux0002&lt;2&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.837</twDelInfo><twComp>in_port&lt;2&gt;</twComp><twBEL>in_port_mux0002&lt;2&gt;1</twBEL><twBEL>in_port_2</twBEL></twPathDel><twLogDel>2.841</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point in_port_3 (SLICEL.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstOffIn anchorID="48" twDataPathType="twDataPathMaxDelay"><twSlack>3.197</twSlack><twSrc BELType="PAD">switches&lt;3&gt;</twSrc><twDest BELType="FF">in_port_3</twDest><twClkDel>-0.762</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>in_port&lt;3&gt;</twClkDest><twOff>7.000</twOff><twOffSrc>switches&lt;3&gt;</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>switches&lt;3&gt;</twSrc><twDest BELType='FF'>in_port_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>switches&lt;3&gt;</twComp><twBEL>switches&lt;3&gt;</twBEL><twBEL>switches_3_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>switches_3_IBUF</twComp></twPathDel><twPathDel><twSite>SLICEL.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.704</twDelInfo><twComp>in_port&lt;3&gt;</twComp><twBEL>in_port_mux0002&lt;3&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICEL.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>in_port_mux0002&lt;3&gt;1_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twFalling">0.837</twDelInfo><twComp>in_port&lt;3&gt;</twComp><twBEL>in_port_mux0002&lt;3&gt;1</twBEL><twBEL>in_port_3</twBEL></twPathDel><twLogDel>2.841</twLogDel><twRouteDel>0.200</twRouteDel><twTotDel>3.041</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>93.4</twPctLog><twPctRoute>6.6</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>in_port_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: OFFSET = IN 7 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point receive/kcuart/sync_reg (SLICEL.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstOffIn anchorID="50" twDataPathType="twDataPathMinDelay"><twSlack>14.143</twSlack><twSrc BELType="PAD">rs232_rx</twSrc><twDest BELType="FF">receive/kcuart/sync_reg</twDest><twClkDel>0.132</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>receive/kcuart/sync_serial</twClkDest><twOff>13.000</twOff><twOffSrc>rs232_rx</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>rs232_rx</twSrc><twDest BELType='FF'>receive/kcuart/sync_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>rs232_rx</twComp><twBEL>rs232_rx</twBEL><twBEL>rs232_rx_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>rs232_rx_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>receive/kcuart/sync_serial</twComp><twBEL>receive/kcuart/sync_reg</twBEL></twPathDel><twLogDel>1.175</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.275</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>92.2</twPctLog><twPctRoute>7.8</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>receive/kcuart/sync_reg</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point my_kcpsm3/reset_flop1 (SLICEL.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstOffIn anchorID="52" twDataPathType="twDataPathMinDelay"><twSlack>14.499</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">my_kcpsm3/reset_flop1</twDest><twClkDel>0.132</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>my_kcpsm3/reset_delay</twClkDest><twOff>13.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop1</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.491</twDelInfo><twComp>my_kcpsm3/reset_delay</twComp><twBEL>my_kcpsm3/reset_flop1</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop1</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath></twConstOffIn></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point my_kcpsm3/reset_flop2 (SLICEL.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstOffIn anchorID="54" twDataPathType="twDataPathMinDelay"><twSlack>14.499</twSlack><twSrc BELType="PAD">rst</twSrc><twDest BELType="FF">my_kcpsm3/reset_flop2</twDest><twClkDel>0.132</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>my_kcpsm3/internal_reset</twClkDest><twOff>13.000</twOff><twOffSrc>rst</twOffSrc><twOffDest>clk</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.000</twClkUncert><twDataPath maxSiteLen="10"><twSrc BELType='PAD'>rst</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop2</twDest><twLogLvls>1</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twFalling">1.040</twDelInfo><twComp>rst</twComp><twBEL>rst</twBEL><twBEL>rst_IBUF</twBEL></twPathDel><twPathDel><twSite>SLICEL.SR</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twFalling" twAcc="twEst">0.100</twDelInfo><twComp>rst_IBUF</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICEL.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">0.491</twDelInfo><twComp>my_kcpsm3/internal_reset</twComp><twBEL>my_kcpsm3/reset_flop2</twBEL></twPathDel><twLogDel>1.531</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twDestClk><twPctLog>93.9</twPctLog><twPctRoute>6.1</twPctRoute></twDataPath><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>my_kcpsm3/reset_flop2</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath></twConstOffIn></twPathRpt></twConst><twConst anchorID="55" twConstType="OFFSETOUTDELAY" ><twConstHead uID="4"><twConstName UCFConstName="OFFSET = OUT 7.5 ns AFTER &quot;clk&quot;;" ScopeName="">OFFSET = OUT 7.5 ns AFTER COMP &quot;clk&quot;;</twConstName><twItemCnt>9</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinOff>4.071</twMinOff></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;1&gt; (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="56"><twConstOffOut anchorID="57" twDataPathType="twDataPathMaxDelay"><twSlack>3.429</twSlack><twSrc BELType="FF">leds_1</twSrc><twDest BELType="PAD">leds&lt;1&gt;</twDest><twClkDel>0.132</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_1</twClkDest><twDataDel>3.939</twDataDel><twDataSrc>leds_1</twDataSrc><twDataDest>leds&lt;1&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;1&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>leds_1</twSrc><twDest BELType='PAD'>leds&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>leds_1</twComp><twBEL>leds_1</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>leds_1</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>leds&lt;1&gt;</twComp><twBEL>leds_1_OBUF</twBEL><twBEL>leds&lt;1&gt;</twBEL></twPathDel><twLogDel>3.839</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.939</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;3&gt; (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="58"><twConstOffOut anchorID="59" twDataPathType="twDataPathMaxDelay"><twSlack>3.429</twSlack><twSrc BELType="FF">leds_3</twSrc><twDest BELType="PAD">leds&lt;3&gt;</twDest><twClkDel>0.132</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_3</twClkDest><twDataDel>3.939</twDataDel><twDataSrc>leds_3</twDataSrc><twDataDest>leds&lt;3&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;3&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_3</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>leds_3</twSrc><twDest BELType='PAD'>leds&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>leds_3</twComp><twBEL>leds_3</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>leds_3</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>leds&lt;3&gt;</twComp><twBEL>leds_3_OBUF</twBEL><twBEL>leds&lt;3&gt;</twBEL></twPathDel><twLogDel>3.839</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.939</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;5&gt; (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstOffOut anchorID="61" twDataPathType="twDataPathMaxDelay"><twSlack>3.429</twSlack><twSrc BELType="FF">leds_5</twSrc><twDest BELType="PAD">leds&lt;5&gt;</twDest><twClkDel>0.132</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_5</twClkDest><twDataDel>3.939</twDataDel><twDataSrc>leds_5</twDataSrc><twDataDest>leds&lt;5&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;5&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-2.925</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.457</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-0.168</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.132</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>leds_5</twSrc><twDest BELType='PAD'>leds&lt;5&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.591</twDelInfo><twComp>leds_5</twComp><twBEL>leds_5</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>leds_5</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">3.248</twDelInfo><twComp>leds&lt;5&gt;</twComp><twBEL>leds_5_OBUF</twBEL><twBEL>leds&lt;5&gt;</twBEL></twPathDel><twLogDel>3.839</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.939</twTotDel><twPctLog>97.5</twPctLog><twPctRoute>2.5</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: OFFSET = OUT 7.5 ns AFTER COMP &quot;clk&quot;;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;0&gt; (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstOffOut anchorID="63" twDataPathType="twDataPathMinDelay"><twSlack>2.542</twSlack><twSrc BELType="FF">leds_0</twSrc><twDest BELType="PAD">leds&lt;0&gt;</twDest><twClkDel>-0.762</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_1</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>leds_1</twDataSrc><twDataDest>leds&lt;0&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;0&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>leds_0</twSrc><twDest BELType='PAD'>leds&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>leds_1</twComp><twBEL>leds_0</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>leds_0</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>leds&lt;0&gt;</twComp><twBEL>leds_0_OBUF</twBEL><twBEL>leds&lt;0&gt;</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;2&gt; (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstOffOut anchorID="65" twDataPathType="twDataPathMinDelay"><twSlack>2.542</twSlack><twSrc BELType="FF">leds_2</twSrc><twDest BELType="PAD">leds&lt;2&gt;</twDest><twClkDel>-0.762</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_3</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>leds_3</twDataSrc><twDataDest>leds&lt;2&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;2&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>leds_2</twSrc><twDest BELType='PAD'>leds&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>leds_3</twComp><twBEL>leds_2</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>leds_2</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>leds&lt;2&gt;</twComp><twBEL>leds_2_OBUF</twBEL><twBEL>leds&lt;2&gt;</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point leds&lt;4&gt; (IOB.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="66"><twConstOffOut anchorID="67" twDataPathType="twDataPathMinDelay"><twSlack>2.542</twSlack><twSrc BELType="FF">leds_4</twSrc><twDest BELType="PAD">leds&lt;4&gt;</twDest><twClkDel>-0.762</twClkDel><twClkSrc>clk</twClkSrc><twClkDest>leds_5</twClkDest><twDataDel>3.304</twDataDel><twDataSrc>leds_5</twDataSrc><twDataDest>leds&lt;4&gt;</twDataDest><twOff>7.500</twOff><twOffSrc>clk</twOffSrc><twOffDest>leds&lt;4&gt;</twOffDest><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twClkPath maxSiteLen="10"><twSrc BELType='PAD'>clk</twSrc><twDest BELType='FF'>leds_4</twDest><twLogLvls>3</twLogLvls><twSrcSite>IBUF.PAD</twSrcSite><twPathDel><twSite>IBUF.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">1.040</twDelInfo><twComp>clk</twComp><twBEL>clk</twBEL><twBEL>Inst_my_dcm/CLKIN_IBUFG_INST</twBEL></twPathDel><twPathDel><twSite>DCM.CLKIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKIN_IBUFG</twComp></twPathDel><twPathDel><twSite>DCM.CLKFX</twSite><twDelType>Tdcmino</twDelType><twDelInfo twEdge="twRising">-3.268</twDelInfo><twComp>Inst_my_dcm/DCM_SP_INST</twComp><twBEL>Inst_my_dcm/DCM_SP_INST</twBEL></twPathDel><twPathDel><twSite>BUFGMUX.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUF</twComp></twPathDel><twPathDel><twSite>BUFGMUX.O</twSite><twDelType>Tgi0o</twDelType><twDelInfo twEdge="twRising">1.166</twDelInfo><twComp>Inst_my_dcm/CLKFX_BUFG_INST</twComp><twBEL>Inst_my_dcm/CLKFX_BUFG_INST.GCLKMUX</twBEL><twBEL>Inst_my_dcm/CLKFX_BUFG_INST</twBEL></twPathDel><twPathDel><twSite>SLICEL.CLK</twSite><twDelType>net</twDelType><twFanCnt>125</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>clk55MHz</twComp></twPathDel><twLogDel>-1.062</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>-0.762</twTotDel></twClkPath><twDataPath maxSiteLen="9"><twSrc BELType='FF'>leds_4</twSrc><twDest BELType='PAD'>leds&lt;4&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICEL.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk55MHz</twSrcClk><twPathDel><twSite>SLICEL.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.470</twDelInfo><twComp>leds_5</twComp><twBEL>leds_4</twBEL></twPathDel><twPathDel><twSite>IOB.O1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising" twAcc="twEst">0.100</twDelInfo><twComp>leds_4</twComp></twPathDel><twPathDel><twSite>IOB.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">2.734</twDelInfo><twComp>leds&lt;4&gt;</twComp><twBEL>leds_4_OBUF</twBEL><twBEL>leds&lt;4&gt;</twBEL></twPathDel><twLogDel>3.204</twLogDel><twRouteDel>0.100</twRouteDel><twTotDel>3.304</twTotDel><twPctLog>97.0</twPctLog><twPctRoute>3.0</twPctRoute></twDataPath></twConstOffOut></twPathRpt></twConst><twConstRollupTable uID="1" anchorID="68"><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; 20 ns HIGH 50%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="6.000" actualRollup="8.859" errors="0" errorRollup="0" items="0" itemsRollup="7135"/><twConstRollup name="TS_Inst_my_dcm_CLKFX_BUF" fullName="TS_Inst_my_dcm_CLKFX_BUF = PERIOD TIMEGRP &quot;Inst_my_dcm_CLKFX_BUF&quot; TS_clk / 1.1         HIGH 50%;" type="child" depth="1" requirement="18.182" prefType="period" actual="8.054" actualRollup="N/A" errors="0" errorRollup="0" items="7135" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="69">0</twUnmetConstCnt><twDataSheet anchorID="70" twNameLen="15"><twSUH2ClkList anchorID="71" twDestWidth="11" twPhaseWidth="8"><twDest>clk</twDest><twSUH2Clk ><twSrc>rs232_rx</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.143</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>rst</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.499</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;0&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;1&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;2&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;3&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;4&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;5&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;6&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>switches&lt;7&gt;</twSrc><twSUHTime twInternalClk ="clk55MHz" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="72" twDestWidth="8" twPhaseWidth="8"><twSrc>clk</twSrc><twClk2Out  twOutPad = "leds&lt;0&gt;" twMinTime = "2.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;1&gt;" twMinTime = "2.545" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;2&gt;" twMinTime = "2.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;3&gt;" twMinTime = "2.545" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;4&gt;" twMinTime = "2.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;5&gt;" twMinTime = "2.545" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;6&gt;" twMinTime = "2.542" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.067" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "leds&lt;7&gt;" twMinTime = "2.545" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "rs232_tx" twMinTime = "2.545" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "4.071" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="clk55MHz" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="73" twDestWidth="3"><twDest>clk</twDest><twClk2SU><twSrc>clk</twSrc><twRiseRise>8.054</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables><twOffsetInTable anchorID="74" twDestWidth="11" twWorstWindow="2.660" twWorstSetup="3.803" twWorstHold="-1.143" twWorstSetupSlack="3.197" twWorstHoldSlack="14.143" ><twConstName>OFFSET = IN 7 ns VALID 20 ns BEFORE COMP &quot;clk&quot; &quot;RISING&quot;;</twConstName><twOffInTblRow ><twSrc>rs232_rx</twSrc><twSUHSlackTime twSetupSlack = "4.477" twHoldSlack = "14.143" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">2.523</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.143</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>rst</twSrc><twSUHSlackTime twSetupSlack = "3.928" twHoldSlack = "14.499" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.072</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-1.499</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;0&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;1&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;2&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;3&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;4&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;5&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;6&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow><twOffInTblRow ><twSrc>switches&lt;7&gt;</twSrc><twSUHSlackTime twSetupSlack = "3.197" twHoldSlack = "15.187" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">3.803</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">-2.187</twH2ClkTime></twSUHSlackTime></twOffInTblRow></twOffsetInTable><twOffsetOutTable anchorID="75" twDestWidth="8" twMinSlack="3.429" twMaxSlack="3.433" twRelSkew="0.004" ><twConstName>OFFSET = OUT 7.5 ns AFTER COMP &quot;clk&quot;;</twConstName><twOffOutTblRow twOutPad = "leds&lt;0&gt;" twSlack = "4.067" twMaxDelayCrnr="f" twMinDelay = "2.542" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;1&gt;" twSlack = "4.071" twMaxDelayCrnr="f" twMinDelay = "2.545" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;2&gt;" twSlack = "4.067" twMaxDelayCrnr="f" twMinDelay = "2.542" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;3&gt;" twSlack = "4.071" twMaxDelayCrnr="f" twMinDelay = "2.545" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;4&gt;" twSlack = "4.067" twMaxDelayCrnr="f" twMinDelay = "2.542" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;5&gt;" twSlack = "4.071" twMaxDelayCrnr="f" twMinDelay = "2.545" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;6&gt;" twSlack = "4.067" twMaxDelayCrnr="f" twMinDelay = "2.542" twMinDelayCrnr="f" twRelSkew = "0.000" ></twOffOutTblRow><twOffOutTblRow twOutPad = "leds&lt;7&gt;" twSlack = "4.071" twMaxDelayCrnr="f" twMinDelay = "2.545" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow><twOffOutTblRow twOutPad = "rs232_tx" twSlack = "4.071" twMaxDelayCrnr="f" twMinDelay = "2.545" twMinDelayCrnr="f" twRelSkew = "0.004" ></twOffOutTblRow></twOffsetOutTable></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="76"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>7181</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>1380</twConnCnt></twConstCov><twStats anchorID="77"><twMinPer>8.054</twMinPer><twFootnote number="1" /><twMaxFreq>124.162</twMaxFreq><twMinInBeforeClk>3.803</twMinInBeforeClk><twMinOutAfterClk>4.071</twMinOutAfterClk></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Sep 22 21:08:52 2015 </twTimestamp></twFoot><twClientInfo anchorID="78"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 123 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
