module seven_seg_decoder (A, B, C, D, E, F, G, x3, x2, x1, x0);
	input x3, x2, x1, x0;
	output A, B, C, D, E, F, G;
	reg A, B, C, D, E, F, G;
	
	always @(x3 or x2 or x1 or x0)
	begin
		case({x3,x2,x1,x0})
			4'b0000: A='b0,B='b0,C='b0,D='b0,E='b0,F='b0,G='b1;
		endcase
	end
endmodule
	