# Created from LPC54S018.svd

name: CTIMER
description: LPC5411x Standard counter/timers (CTIMER0 to 4)
groupName: CTIMER
headerStructName: CTIMER
registers:
  - name: IR
    description: Interrupt Register. The IR can be written to clear interrupts. 
      The IR can be read to identify which of eight possible interrupt sources 
      are pending.
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: MR0INT
        description: Interrupt flag for match channel 0.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MR1INT
        description: Interrupt flag for match channel 1.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: MR2INT
        description: Interrupt flag for match channel 2.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MR3INT
        description: Interrupt flag for match channel 3.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CR0INT
        description: Interrupt flag for capture channel 0 event.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CR1INT
        description: Interrupt flag for capture channel 1 event.
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: CR2INT
        description: Interrupt flag for capture channel 2 event.
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: CR3INT
        description: Interrupt flag for capture channel 3 event.
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: TCR
    description: Timer Control Register. The TCR is used to control the Timer 
      Counter functions. The Timer Counter can be disabled or reset through the 
      TCR.
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: CEN
        description: Counter enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled.The counters are disabled.
            value: 0
          - name: ENABLED
            description: Enabled. The Timer Counter and Prescale Counter are 
              enabled.
            value: 1
      - name: CRST
        description: Counter reset.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: DISABLED
            description: Disabled. Do nothing.
            value: 0
          - name: ENABLED
            description: Enabled. The Timer Counter and the Prescale Counter are
              synchronously reset on the next positive edge of the APB bus 
              clock. The counters remain reset until TCR[1] is returned to zero.
            value: 1
  - name: TC
    description: Timer Counter
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TCVAL
        description: Timer counter value.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: PR
    description: Prescale Register
    addressOffset: 12
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PRVAL
        description: Prescale counter value.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: PC
    description: Prescale Counter
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PCVAL
        description: Prescale counter value.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MCR
    description: Match Control Register
    addressOffset: 20
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 251662335
    fields:
      - name: MR0I
        description: 'Interrupt on MR0: an interrupt is generated when MR0 matches
          the value in the TC.'
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MR0R
        description: 'Reset on MR0: the TC will be reset if MR0 matches it.'
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: MR0S
        description: 'Stop on MR0: the TC and PC will be stopped and TCR[0] will be
          set to 0 if MR0 matches the TC.'
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MR1I
        description: 'Interrupt on MR1: an interrupt is generated when MR1 matches
          the value in the TC.'
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: MR1R
        description: 'Reset on MR1: the TC will be reset if MR1 matches it.'
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: MR1S
        description: 'Stop on MR1: the TC and PC will be stopped and TCR[0] will be
          set to 0 if MR1 matches the TC.'
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: MR2I
        description: 'Interrupt on MR2: an interrupt is generated when MR2 matches
          the value in the TC.'
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: MR2R
        description: 'Reset on MR2: the TC will be reset if MR2 matches it.'
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: MR2S
        description: 'Stop on MR2: the TC and PC will be stopped and TCR[0] will be
          set to 0 if MR2 matches the TC.'
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: MR3I
        description: 'Interrupt on MR3: an interrupt is generated when MR3 matches
          the value in the TC.'
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: MR3R
        description: 'Reset on MR3: the TC will be reset if MR3 matches it.'
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: MR3S
        description: 'Stop on MR3: the TC and PC will be stopped and TCR[0] will be
          set to 0 if MR3 matches the TC.'
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: MR0RL
        description: Reload MR0 with the contents of the Match 0 Shadow Register
          when the TC is reset to zero (either via a match event or a write to 
          bit 1 of the TCR).
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: MR1RL
        description: Reload MR1 with the contents of the Match 1 Shadow Register
          when the TC is reset to zero (either via a match event or a write to 
          bit 1 of the TCR).
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: MR2RL
        description: Reload MR2 with the contents of the Match 2 Shadow Register
          when the TC is reset to zero (either via a match event or a write to 
          bit 1 of the TCR).
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: MR3RL
        description: Reload MR3 with the contents of the Match 3 Shadow Register
          when the TC is reset to zero (either via a match event or a write to 
          bit 1 of the TCR).
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - dim: 4
    dimIncrement: 4
    name: MR[%s]
    description: Match Register . MR can be enabled through the MCR to reset the
      TC, stop both the TC and PC, and/or generate an interrupt every time MR 
      matches the TC.
    addressOffset: 24
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MATCH
        description: Timer counter match value.
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: CCR
    description: Capture Control Register. The CCR controls which edges of the 
      capture inputs are used to load the Capture Registers and whether or not 
      an interrupt is generated when a capture takes place.
    addressOffset: 40
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4095
    fields:
      - name: CAP0RE
        description: 'Rising edge of capture channel 0: a sequence of 0 then 1 causes
          CR0 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CAP0FE
        description: 'Falling edge of capture channel 0: a sequence of 1 then 0 causes
          CR0 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: CAP0I
        description: 'Generate interrupt on channel 0 capture event: a CR0 load generates
          an interrupt.'
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: CAP1RE
        description: 'Rising edge of capture channel 1: a sequence of 0 then 1 causes
          CR1 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CAP1FE
        description: 'Falling edge of capture channel 1: a sequence of 1 then 0 causes
          CR1 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CAP1I
        description: 'Generate interrupt on channel 1 capture event: a CR1 load generates
          an interrupt.'
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: CAP2RE
        description: 'Rising edge of capture channel 2: a sequence of 0 then 1 causes
          CR2 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: CAP2FE
        description: 'Falling edge of capture channel 2: a sequence of 1 then 0 causes
          CR2 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: CAP2I
        description: 'Generate interrupt on channel 2 capture event: a CR2 load generates
          an interrupt.'
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: CAP3RE
        description: 'Rising edge of capture channel 3: a sequence of 0 then 1 causes
          CR3 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: CAP3FE
        description: 'Falling edge of capture channel 3: a sequence of 1 then 0 causes
          CR3 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.'
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: CAP3I
        description: 'Generate interrupt on channel 3 capture event: a CR3 load generates
          an interrupt.'
        bitOffset: 11
        bitWidth: 1
        access: read-write
  - dim: 4
    dimIncrement: 4
    name: CR[%s]
    description: Capture Register . CR is loaded with the value of TC when there
      is an event on the CAPn. input.
    addressOffset: 44
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CAP
        description: Timer counter capture value.
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: EMR
    description: External Match Register. The EMR controls the match function 
      and the external match pins.
    addressOffset: 60
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4095
    fields:
      - name: EM0
        description: External Match 0. This bit reflects the state of output 
          MAT0, whether or not this output is connected to a pin. When a match 
          occurs between the TC and MR0, this bit can either toggle, go LOW, go 
          HIGH, or do nothing, as selected by EMR[5:4]. This bit is driven to 
          the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 =
          HIGH.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: EM1
        description: External Match 1. This bit reflects the state of output 
          MAT1, whether or not this output is connected to a pin. When a match 
          occurs between the TC and MR1, this bit can either toggle, go LOW, go 
          HIGH, or do nothing, as selected by EMR[7:6]. This bit is driven to 
          the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 =
          HIGH.
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: EM2
        description: External Match 2. This bit reflects the state of output 
          MAT2, whether or not this output is connected to a pin. When a match 
          occurs between the TC and MR2, this bit can either toggle, go LOW, go 
          HIGH, or do nothing, as selected by EMR[9:8]. This bit is driven to 
          the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 =
          HIGH.
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: EM3
        description: External Match 3. This bit reflects the state of output 
          MAT3, whether or not this output is connected to a pin. When a match 
          occurs between the TC and MR3, this bit can either toggle, go LOW, go 
          HIGH, or do nothing, as selected by MR[11:10]. This bit is driven to 
          the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 =
          HIGH.
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: EMC0
        description: External Match Control 0. Determines the functionality of 
          External Match 0.
        bitOffset: 4
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: DO_NOTHING
            description: Do Nothing.
            value: 0
          - name: CLEAR
            description: Clear. Clear the corresponding External Match 
              bit/output to 0 (MAT0 pin is LOW if pinned out).
            value: 1
          - name: SET
            description: Set. Set the corresponding External Match bit/output to
              1 (MAT0 pin is HIGH if pinned out).
            value: 2
          - name: TOGGLE
            description: Toggle. Toggle the corresponding External Match 
              bit/output.
            value: 3
      - name: EMC1
        description: External Match Control 1. Determines the functionality of 
          External Match 1.
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: DO_NOTHING
            description: Do Nothing.
            value: 0
          - name: CLEAR
            description: Clear. Clear the corresponding External Match 
              bit/output to 0 (MAT1 pin is LOW if pinned out).
            value: 1
          - name: SET
            description: Set. Set the corresponding External Match bit/output to
              1 (MAT1 pin is HIGH if pinned out).
            value: 2
          - name: TOGGLE
            description: Toggle. Toggle the corresponding External Match 
              bit/output.
            value: 3
      - name: EMC2
        description: External Match Control 2. Determines the functionality of 
          External Match 2.
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: DO_NOTHING
            description: Do Nothing.
            value: 0
          - name: CLEAR
            description: Clear. Clear the corresponding External Match 
              bit/output to 0 (MAT2 pin is LOW if pinned out).
            value: 1
          - name: SET
            description: Set. Set the corresponding External Match bit/output to
              1 (MAT2 pin is HIGH if pinned out).
            value: 2
          - name: TOGGLE
            description: Toggle. Toggle the corresponding External Match 
              bit/output.
            value: 3
      - name: EMC3
        description: External Match Control 3. Determines the functionality of 
          External Match 3.
        bitOffset: 10
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: DO_NOTHING
            description: Do Nothing.
            value: 0
          - name: CLEAR
            description: Clear. Clear the corresponding External Match 
              bit/output to 0 (MAT3 pin is LOW if pinned out).
            value: 1
          - name: SET
            description: Set. Set the corresponding External Match bit/output to
              1 (MAT3 pin is HIGH if pinned out).
            value: 2
          - name: TOGGLE
            description: Toggle. Toggle the corresponding External Match 
              bit/output.
            value: 3
  - name: CTCR
    description: Count Control Register. The CTCR selects between Timer and 
      Counter mode, and in Counter mode selects the signal and edge(s) for 
      counting.
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 255
    fields:
      - name: CTMODE
        description: "Counter/Timer Mode This field selects which rising APB bus clock
          edges can increment Timer's Prescale Counter (PC), or clear PC and increment
          Timer Counter (TC). Timer Mode: the TC is incremented when the Prescale
          Counter matches the Prescale Register."
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: TIMER
            description: Timer Mode. Incremented every rising APB bus clock 
              edge.
            value: 0
          - name: COUNTER_RISING_EDGE
            description: Counter Mode rising edge. TC is incremented on rising 
              edges on the CAP input selected by bits 3:2.
            value: 1
          - name: COUNTER_FALLING_EDGE
            description: Counter Mode falling edge. TC is incremented on falling
              edges on the CAP input selected by bits 3:2.
            value: 2
          - name: COUNTER_DUAL_EDGE
            description: Counter Mode dual edge. TC is incremented on both edges
              on the CAP input selected by bits 3:2.
            value: 3
      - name: CINSEL
        description: 'Count Input Select When bits 1:0 in this register are not 00,
          these bits select which CAP pin is sampled for clocking. Note: If Counter
          mode is selected for a particular CAPn input in the CTCR, the 3 bits for
          that input in the Capture Control Register (CCR) must be programmed as 000.
          However, capture and/or interrupt can be selected for the other 3 CAPn inputs
          in the same timer.'
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: CHANNEL_0
            description: Channel 0. CAPn.0 for CTIMERn
            value: 0
          - name: CHANNEL_1
            description: Channel 1. CAPn.1 for CTIMERn
            value: 1
          - name: CHANNEL_2
            description: Channel 2. CAPn.2 for CTIMERn
            value: 2
          - name: CHANNEL_3
            description: Channel 3. CAPn.3 for CTIMERn
            value: 3
      - name: ENCC
        description: Setting this bit to 1 enables clearing of the timer and the
          prescaler when the capture-edge event specified in bits 7:5 occurs.
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: SELCC
        description: Edge select. When bit 4 is 1, these bits select which 
          capture input edge will cause the timer and prescaler to be cleared. 
          These bits have no effect when bit 4 is low. Values 0x2 to 0x3 and 0x6
          to 0x7 are reserved.
        bitOffset: 5
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: CHANNEL_0_RISING
            description: Channel 0 Rising Edge. Rising edge of the signal on 
              capture channel 0 clears the timer (if bit 4 is set).
            value: 0
          - name: CHANNEL_0_FALLING
            description: Channel 0 Falling Edge. Falling edge of the signal on 
              capture channel 0 clears the timer (if bit 4 is set).
            value: 1
          - name: CHANNEL_1_RISING
            description: Channel 1 Rising Edge. Rising edge of the signal on 
              capture channel 1 clears the timer (if bit 4 is set).
            value: 2
          - name: CHANNEL_1_FALLING
            description: Channel 1 Falling Edge. Falling edge of the signal on 
              capture channel 1 clears the timer (if bit 4 is set).
            value: 3
          - name: CHANNEL_2_RISING
            description: Channel 2 Rising Edge. Rising edge of the signal on 
              capture channel 2 clears the timer (if bit 4 is set).
            value: 4
          - name: CHANNEL_2_FALLING
            description: Channel 2 Falling Edge. Falling edge of the signal on 
              capture channel 2 clears the timer (if bit 4 is set).
            value: 5
  - name: PWMC
    description: PWM Control Register. The PWMCON enables PWM mode for the 
      external match pins.
    addressOffset: 116
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 15
    fields:
      - name: PWMEN0
        description: PWM mode enable for channel0.
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MATCH
            description: Match. CTIMERn_MAT0 is controlled by EM0.
            value: 0
          - name: PWM
            description: PWM. PWM mode is enabled for CTIMERn_MAT0.
            value: 1
      - name: PWMEN1
        description: PWM mode enable for channel1.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MATCH
            description: Match. CTIMERn_MAT01 is controlled by EM1.
            value: 0
          - name: PWM
            description: PWM. PWM mode is enabled for CTIMERn_MAT1.
            value: 1
      - name: PWMEN2
        description: PWM mode enable for channel2.
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MATCH
            description: Match. CTIMERn_MAT2 is controlled by EM2.
            value: 0
          - name: PWM
            description: PWM. PWM mode is enabled for CTIMERn_MAT2.
            value: 1
      - name: PWMEN3
        description: 'PWM mode enable for channel3. Note: It is recommended to use
          match channel 3 to set the PWM cycle.'
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: MATCH
            description: Match. CTIMERn_MAT3 is controlled by EM3.
            value: 0
          - name: PWM
            description: PWM. PWM mode is enabled for CT132Bn_MAT3.
            value: 1
  - dim: 4
    dimIncrement: 4
    name: MSR[%s]
    description: Match Shadow Register
    addressOffset: 120
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SHADOWW
        description: Timer counter match shadow value.
        bitOffset: 0
        bitWidth: 32
        access: read-write
interrupts:
  - name: CTIMER0
addressBlocks:
  - offset: 0
    size: 136
    usage: registers
