{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1402154901359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1402154901359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 07 23:28:21 2014 " "Processing started: Sat Jun 07 23:28:21 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1402154901359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1402154901359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultCIC -c MultCIC " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultCIC -c MultCIC" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1402154901359 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1402154901734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/integrated.v 1 1 " "Found 1 design units, including 1 entities, in source file source/integrated.v" { { "Info" "ISGN_ENTITY_NAME" "1 Integrated " "Found entity 1: Integrated" {  } { { "source/Integrated.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/Integrated.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402154901812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402154901812 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Decimate.v(15) " "Verilog HDL information at Decimate.v(15): always construct contains both blocking and non-blocking assignments" {  } { { "source/Decimate.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/Decimate.v" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1402154901812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/decimate.v 1 1 " "Found 1 design units, including 1 entities, in source file source/decimate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decimate " "Found entity 1: Decimate" {  } { { "source/Decimate.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/Decimate.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402154901812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402154901812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/comb.v 1 1 " "Found 1 design units, including 1 entities, in source file source/comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comb " "Found entity 1: Comb" {  } { { "source/Comb.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/Comb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402154901812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402154901812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/multcic.v 1 1 " "Found 1 design units, including 1 entities, in source file source/multcic.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultCIC " "Found entity 1: MultCIC" {  } { { "source/MultCIC.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/MultCIC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1402154901812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1402154901812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultCIC " "Elaborating entity \"MultCIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1402154901859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Integrated Integrated:U1 " "Elaborating entity \"Integrated\" for hierarchy \"Integrated:U1\"" {  } { { "source/MultCIC.v" "U1" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/MultCIC.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402154901859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decimate Decimate:U2 " "Elaborating entity \"Decimate\" for hierarchy \"Decimate:U2\"" {  } { { "source/MultCIC.v" "U2" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/MultCIC.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402154901859 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Decimate.v(34) " "Verilog HDL assignment warning at Decimate.v(34): truncated value with size 32 to match size of target (3)" {  } { { "source/Decimate.v" "" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/Decimate.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1402154901875 "|MultCIC|Decimate:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comb Comb:U3 " "Elaborating entity \"Comb\" for hierarchy \"Comb:U3\"" {  } { { "source/MultCIC.v" "U3" { Text "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/source/MultCIC.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1402154901875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1402154903109 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "160 " "160 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1402154903359 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FilterVerilog/Chapter_6/E6_8/MultCIC/output_files/MultCIC.map.smsg " "Generated suppressed messages file D:/FilterVerilog/Chapter_6/E6_8/MultCIC/output_files/MultCIC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1402154903390 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1402154903562 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1402154903562 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "375 " "Implemented 375 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1402154903625 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1402154903625 ""} { "Info" "ICUT_CUT_TM_LCELLS" "345 " "Implemented 345 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1402154903625 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1402154903625 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1402154903656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 07 23:28:23 2014 " "Processing ended: Sat Jun 07 23:28:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1402154903656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1402154903656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1402154903656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1402154903656 ""}
