<stg><name>delete_patch</name>


<trans_list>

<trans id="1160" from="1" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1161" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1162" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1169" from="2" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1164" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1165" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1166" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1167" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1168" from="7" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1176" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1177" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1172" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1179" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1180" from="10" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %index_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %index

]]></Node>
<StgValue><ssdm name="index_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1 %n_patches_read_5 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_patches_read

]]></Node>
<StgValue><ssdm name="n_patches_read_5"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_0, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_1, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_2, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_3, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_4, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_5, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_6, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_7, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_8, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_9, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_10, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_11, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_12, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_13, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_14, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %patches_superpoints_15, void @empty_17, i32 0, i32 0, void @empty_16, i32 4294967295, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:18 %icmp_ln444 = icmp_ugt  i8 %n_patches_read_5, i8 %index_read

]]></Node>
<StgValue><ssdm name="icmp_ln444"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19 %br_ln444 = br i1 %icmp_ln444, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph:0 %sub = add i8 %n_patches_read_5, i8 255

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:1 %br_ln453 = br void %arrayidx128.case.0

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
arrayidx128.case.0:0 %i = phi i8 %index_read, void %.lr.ph, i8 %i_14, void %arrayidx128.case.0.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0:1 %icmp_ln453 = icmp_ult  i8 %i, i8 %sub

]]></Node>
<StgValue><ssdm name="icmp_ln453"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx128.case.0:2 %br_ln453 = br i1 %icmp_ln453, void %._crit_edge.loopexit, void %arrayidx128.case.0.split

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="5" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:1 %trunc_ln453 = trunc i8 %i

]]></Node>
<StgValue><ssdm name="trunc_ln453"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:2 %add = add i5 %trunc_ln453, i5 1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:3 %idxprom1 = zext i5 %add

]]></Node>
<StgValue><ssdm name="idxprom1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:4 %zext_ln470 = zext i5 %add

]]></Node>
<StgValue><ssdm name="zext_ln470"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
arrayidx128.case.0.split:5 %tmp = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %add, i2 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="7">
<![CDATA[
arrayidx128.case.0.split:6 %zext_ln470_12 = zext i7 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln470_12"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:7 %add_ln470 = add i8 %zext_ln470_12, i8 %zext_ln470

]]></Node>
<StgValue><ssdm name="add_ln470"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:349 %patches_parameters_addr = getelementptr i32 %patches_parameters, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:350 %patches_parameters_load = load i5 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:353 %patches_parameters1_addr = getelementptr i32 %patches_parameters1, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:354 %patches_parameters1_load = load i5 %patches_parameters1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:357 %patches_parameters2_addr = getelementptr i32 %patches_parameters2, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:358 %patches_parameters2_load = load i5 %patches_parameters2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2_load"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:361 %patches_parameters3_addr = getelementptr i32 %patches_parameters3, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters3_addr"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:362 %patches_parameters3_load = load i5 %patches_parameters3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters3_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:365 %patches_parameters4_addr = getelementptr i32 %patches_parameters4, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters4_addr"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:366 %patches_parameters4_load = load i5 %patches_parameters4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters4_load"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:369 %patches_parameters5_addr = getelementptr i32 %patches_parameters5, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters5_addr"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:370 %patches_parameters5_load = load i5 %patches_parameters5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters5_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:373 %patches_parameters16_addr = getelementptr i32 %patches_parameters16, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters16_addr"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:374 %patches_parameters16_load = load i5 %patches_parameters16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters16_load"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:377 %patches_parameters17_addr = getelementptr i32 %patches_parameters17, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters17_addr"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:378 %patches_parameters17_load = load i5 %patches_parameters17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters17_load"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:381 %patches_parameters18_addr = getelementptr i32 %patches_parameters18, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters18_addr"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:382 %patches_parameters18_load = load i5 %patches_parameters18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters18_load"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:385 %patches_parameters19_addr = getelementptr i32 %patches_parameters19, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters19_addr"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:386 %patches_parameters19_load = load i5 %patches_parameters19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters19_load"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:389 %patches_parameters110_addr = getelementptr i32 %patches_parameters110, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters110_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:390 %patches_parameters110_load = load i5 %patches_parameters110_addr

]]></Node>
<StgValue><ssdm name="patches_parameters110_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:393 %patches_parameters111_addr = getelementptr i32 %patches_parameters111, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters111_addr"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:394 %patches_parameters111_load = load i5 %patches_parameters111_addr

]]></Node>
<StgValue><ssdm name="patches_parameters111_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:397 %patches_parameters212_addr = getelementptr i32 %patches_parameters212, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters212_addr"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:398 %patches_parameters212_load = load i5 %patches_parameters212_addr

]]></Node>
<StgValue><ssdm name="patches_parameters212_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:401 %patches_parameters213_addr = getelementptr i32 %patches_parameters213, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters213_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:402 %patches_parameters213_load = load i5 %patches_parameters213_addr

]]></Node>
<StgValue><ssdm name="patches_parameters213_load"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:405 %patches_parameters214_addr = getelementptr i32 %patches_parameters214, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters214_addr"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:406 %patches_parameters214_load = load i5 %patches_parameters214_addr

]]></Node>
<StgValue><ssdm name="patches_parameters214_load"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:409 %patches_parameters215_addr = getelementptr i32 %patches_parameters215, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters215_addr"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:410 %patches_parameters215_load = load i5 %patches_parameters215_addr

]]></Node>
<StgValue><ssdm name="patches_parameters215_load"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:413 %patches_parameters216_addr = getelementptr i32 %patches_parameters216, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters216_addr"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:414 %patches_parameters216_load = load i5 %patches_parameters216_addr

]]></Node>
<StgValue><ssdm name="patches_parameters216_load"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:417 %patches_parameters217_addr = getelementptr i32 %patches_parameters217, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters217_addr"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:418 %patches_parameters217_load = load i5 %patches_parameters217_addr

]]></Node>
<StgValue><ssdm name="patches_parameters217_load"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:421 %patches_parameters318_addr = getelementptr i32 %patches_parameters318, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters318_addr"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:422 %patches_parameters318_load = load i5 %patches_parameters318_addr

]]></Node>
<StgValue><ssdm name="patches_parameters318_load"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:425 %patches_parameters319_addr = getelementptr i32 %patches_parameters319, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters319_addr"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:426 %patches_parameters319_load = load i5 %patches_parameters319_addr

]]></Node>
<StgValue><ssdm name="patches_parameters319_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:429 %patches_parameters320_addr = getelementptr i32 %patches_parameters320, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters320_addr"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:430 %patches_parameters320_load = load i5 %patches_parameters320_addr

]]></Node>
<StgValue><ssdm name="patches_parameters320_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:433 %patches_parameters321_addr = getelementptr i32 %patches_parameters321, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters321_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:434 %patches_parameters321_load = load i5 %patches_parameters321_addr

]]></Node>
<StgValue><ssdm name="patches_parameters321_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:437 %patches_parameters322_addr = getelementptr i32 %patches_parameters322, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters322_addr"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:438 %patches_parameters322_load = load i5 %patches_parameters322_addr

]]></Node>
<StgValue><ssdm name="patches_parameters322_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:441 %patches_parameters323_addr = getelementptr i32 %patches_parameters323, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters323_addr"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:442 %patches_parameters323_load = load i5 %patches_parameters323_addr

]]></Node>
<StgValue><ssdm name="patches_parameters323_load"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:445 %patches_parameters14_addr = getelementptr i32 %patches_parameters14, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters14_addr"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:446 %patches_parameters14_load = load i5 %patches_parameters14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters14_load"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:449 %patches_parameters1424_addr = getelementptr i1 %patches_parameters1424, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1424_addr"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:450 %patches_parameters1424_load = load i5 %patches_parameters1424_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1424_load"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:453 %patches_parameters1425_addr = getelementptr i1 %patches_parameters1425, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1425_addr"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:454 %patches_parameters1425_load = load i5 %patches_parameters1425_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1425_load"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:457 %patches_parameters1426_addr = getelementptr i1 %patches_parameters1426, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1426_addr"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:458 %patches_parameters1426_load = load i5 %patches_parameters1426_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1426_load"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:461 %patches_parameters1427_addr = getelementptr i1 %patches_parameters1427, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1427_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:462 %patches_parameters1427_load = load i5 %patches_parameters1427_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1427_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:465 %patches_parameters1428_addr = getelementptr i1 %patches_parameters1428, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1428_addr"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:466 %patches_parameters1428_load = load i5 %patches_parameters1428_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1428_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:469 %patches_parameters15_addr = getelementptr i32 %patches_parameters15, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters15_addr"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:470 %patches_parameters15_load = load i5 %patches_parameters15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters15_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:473 %patches_parameters1529_addr = getelementptr i1 %patches_parameters1529, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1529_addr"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:474 %patches_parameters1529_load = load i5 %patches_parameters1529_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1529_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:477 %patches_parameters1530_addr = getelementptr i1 %patches_parameters1530, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1530_addr"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:478 %patches_parameters1530_load = load i5 %patches_parameters1530_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1530_load"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:481 %patches_parameters1531_addr = getelementptr i1 %patches_parameters1531, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1531_addr"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:482 %patches_parameters1531_load = load i5 %patches_parameters1531_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1531_load"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:485 %patches_parameters1532_addr = getelementptr i1 %patches_parameters1532, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1532_addr"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:486 %patches_parameters1532_load = load i5 %patches_parameters1532_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1532_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:489 %patches_parameters1533_addr = getelementptr i1 %patches_parameters1533, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1533_addr"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:490 %patches_parameters1533_load = load i5 %patches_parameters1533_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1533_load"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:493 %patches_parameters1634_addr = getelementptr i32 %patches_parameters1634, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1634_addr"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:494 %patches_parameters1634_load = load i5 %patches_parameters1634_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1634_load"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:497 %patches_parameters1635_addr = getelementptr i1 %patches_parameters1635, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1635_addr"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:498 %patches_parameters1635_load = load i5 %patches_parameters1635_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1635_load"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:501 %patches_parameters1636_addr = getelementptr i1 %patches_parameters1636, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1636_addr"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:502 %patches_parameters1636_load = load i5 %patches_parameters1636_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1636_load"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:505 %patches_parameters1637_addr = getelementptr i1 %patches_parameters1637, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1637_addr"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:506 %patches_parameters1637_load = load i5 %patches_parameters1637_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1637_load"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:509 %patches_parameters1638_addr = getelementptr i1 %patches_parameters1638, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1638_addr"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:510 %patches_parameters1638_load = load i5 %patches_parameters1638_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1638_load"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:513 %patches_parameters1639_addr = getelementptr i1 %patches_parameters1639, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1639_addr"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:514 %patches_parameters1639_load = load i5 %patches_parameters1639_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1639_load"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:517 %patches_parameters1740_addr = getelementptr i32 %patches_parameters1740, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1740_addr"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:518 %patches_parameters1740_load = load i5 %patches_parameters1740_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1740_load"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:521 %patches_parameters1741_addr = getelementptr i1 %patches_parameters1741, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1741_addr"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:522 %patches_parameters1741_load = load i5 %patches_parameters1741_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1741_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:525 %patches_parameters1742_addr = getelementptr i1 %patches_parameters1742, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1742_addr"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:526 %patches_parameters1742_load = load i5 %patches_parameters1742_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1742_load"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:529 %patches_parameters1743_addr = getelementptr i1 %patches_parameters1743, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1743_addr"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:530 %patches_parameters1743_load = load i5 %patches_parameters1743_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1743_load"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:533 %patches_parameters1744_addr = getelementptr i1 %patches_parameters1744, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1744_addr"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:534 %patches_parameters1744_load = load i5 %patches_parameters1744_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1744_load"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:537 %patches_parameters1745_addr = getelementptr i1 %patches_parameters1745, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters1745_addr"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:538 %patches_parameters1745_load = load i5 %patches_parameters1745_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1745_load"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:541 %patches_parameters28_addr = getelementptr i32 %patches_parameters28, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters28_addr"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:542 %patches_parameters28_load = load i5 %patches_parameters28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters28_load"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:545 %patches_parameters2846_addr = getelementptr i32 %patches_parameters2846, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2846_addr"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:546 %patches_parameters2846_load = load i5 %patches_parameters2846_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2846_load"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:549 %patches_parameters2847_addr = getelementptr i1 %patches_parameters2847, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2847_addr"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:550 %patches_parameters2847_load = load i5 %patches_parameters2847_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2847_load"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:553 %patches_parameters2848_addr = getelementptr i1 %patches_parameters2848, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2848_addr"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:554 %patches_parameters2848_load = load i5 %patches_parameters2848_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2848_load"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:557 %patches_parameters2849_addr = getelementptr i1 %patches_parameters2849, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2849_addr"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:558 %patches_parameters2849_load = load i5 %patches_parameters2849_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2849_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:561 %patches_parameters2850_addr = getelementptr i1 %patches_parameters2850, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2850_addr"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:562 %patches_parameters2850_load = load i5 %patches_parameters2850_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2850_load"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:565 %patches_parameters29_addr = getelementptr i32 %patches_parameters29, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters29_addr"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:566 %patches_parameters29_load = load i5 %patches_parameters29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters29_load"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:569 %patches_parameters2951_addr = getelementptr i32 %patches_parameters2951, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2951_addr"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:570 %patches_parameters2951_load = load i5 %patches_parameters2951_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2951_load"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:573 %patches_parameters2952_addr = getelementptr i1 %patches_parameters2952, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2952_addr"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:574 %patches_parameters2952_load = load i5 %patches_parameters2952_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2952_load"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:577 %patches_parameters2953_addr = getelementptr i1 %patches_parameters2953, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2953_addr"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:578 %patches_parameters2953_load = load i5 %patches_parameters2953_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2953_load"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:581 %patches_parameters2954_addr = getelementptr i1 %patches_parameters2954, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2954_addr"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:582 %patches_parameters2954_load = load i5 %patches_parameters2954_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2954_load"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:585 %patches_parameters2955_addr = getelementptr i1 %patches_parameters2955, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters2955_addr"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:586 %patches_parameters2955_load = load i5 %patches_parameters2955_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2955_load"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:589 %patches_parameters210_addr = getelementptr i32 %patches_parameters210, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters210_addr"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:590 %patches_parameters210_load = load i5 %patches_parameters210_addr

]]></Node>
<StgValue><ssdm name="patches_parameters210_load"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:593 %patches_parameters21056_addr = getelementptr i32 %patches_parameters21056, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21056_addr"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:594 %patches_parameters21056_load = load i5 %patches_parameters21056_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21056_load"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:597 %patches_parameters21057_addr = getelementptr i1 %patches_parameters21057, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21057_addr"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:598 %patches_parameters21057_load = load i5 %patches_parameters21057_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21057_load"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:601 %patches_parameters21058_addr = getelementptr i1 %patches_parameters21058, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21058_addr"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:602 %patches_parameters21058_load = load i5 %patches_parameters21058_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21058_load"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:605 %patches_parameters21059_addr = getelementptr i1 %patches_parameters21059, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21059_addr"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:606 %patches_parameters21059_load = load i5 %patches_parameters21059_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21059_load"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:609 %patches_parameters21060_addr = getelementptr i1 %patches_parameters21060, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21060_addr"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:610 %patches_parameters21060_load = load i5 %patches_parameters21060_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21060_load"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:613 %patches_parameters211_addr = getelementptr i32 %patches_parameters211, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters211_addr"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:614 %patches_parameters211_load = load i5 %patches_parameters211_addr

]]></Node>
<StgValue><ssdm name="patches_parameters211_load"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:617 %patches_parameters21161_addr = getelementptr i32 %patches_parameters21161, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21161_addr"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:618 %patches_parameters21161_load = load i5 %patches_parameters21161_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21161_load"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:621 %patches_parameters21162_addr = getelementptr i1 %patches_parameters21162, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21162_addr"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:622 %patches_parameters21162_load = load i5 %patches_parameters21162_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21162_load"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:625 %patches_parameters21163_addr = getelementptr i1 %patches_parameters21163, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21163_addr"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:626 %patches_parameters21163_load = load i5 %patches_parameters21163_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21163_load"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:629 %patches_parameters21164_addr = getelementptr i1 %patches_parameters21164, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21164_addr"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:630 %patches_parameters21164_load = load i5 %patches_parameters21164_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21164_load"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:633 %patches_parameters21165_addr = getelementptr i1 %patches_parameters21165, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters21165_addr"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:634 %patches_parameters21165_load = load i5 %patches_parameters21165_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21165_load"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:637 %patches_parameters312_addr = getelementptr i32 %patches_parameters312, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters312_addr"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:638 %patches_parameters312_load = load i5 %patches_parameters312_addr

]]></Node>
<StgValue><ssdm name="patches_parameters312_load"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:641 %patches_parameters31266_addr = getelementptr i1 %patches_parameters31266, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31266_addr"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:642 %patches_parameters31266_load = load i5 %patches_parameters31266_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31266_load"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:645 %patches_parameters31267_addr = getelementptr i1 %patches_parameters31267, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31267_addr"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:646 %patches_parameters31267_load = load i5 %patches_parameters31267_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31267_load"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:649 %patches_parameters31268_addr = getelementptr i1 %patches_parameters31268, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31268_addr"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:650 %patches_parameters31268_load = load i5 %patches_parameters31268_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31268_load"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:653 %patches_parameters31269_addr = getelementptr i1 %patches_parameters31269, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31269_addr"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:654 %patches_parameters31269_load = load i5 %patches_parameters31269_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31269_load"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:657 %patches_parameters31270_addr = getelementptr i1 %patches_parameters31270, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31270_addr"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:658 %patches_parameters31270_load = load i5 %patches_parameters31270_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31270_load"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:661 %patches_parameters313_addr = getelementptr i32 %patches_parameters313, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters313_addr"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:662 %patches_parameters313_load = load i5 %patches_parameters313_addr

]]></Node>
<StgValue><ssdm name="patches_parameters313_load"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:665 %patches_parameters31371_addr = getelementptr i1 %patches_parameters31371, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31371_addr"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:666 %patches_parameters31371_load = load i5 %patches_parameters31371_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31371_load"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:669 %patches_parameters31372_addr = getelementptr i1 %patches_parameters31372, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31372_addr"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:670 %patches_parameters31372_load = load i5 %patches_parameters31372_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31372_load"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:673 %patches_parameters31373_addr = getelementptr i1 %patches_parameters31373, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31373_addr"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:674 %patches_parameters31373_load = load i5 %patches_parameters31373_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31373_load"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:677 %patches_parameters31374_addr = getelementptr i1 %patches_parameters31374, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31374_addr"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:678 %patches_parameters31374_load = load i5 %patches_parameters31374_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31374_load"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:681 %patches_parameters31375_addr = getelementptr i1 %patches_parameters31375, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31375_addr"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:682 %patches_parameters31375_load = load i5 %patches_parameters31375_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31375_load"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:685 %patches_parameters314_addr = getelementptr i32 %patches_parameters314, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters314_addr"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:686 %patches_parameters314_load = load i5 %patches_parameters314_addr

]]></Node>
<StgValue><ssdm name="patches_parameters314_load"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:689 %patches_parameters31476_addr = getelementptr i1 %patches_parameters31476, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31476_addr"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:690 %patches_parameters31476_load = load i5 %patches_parameters31476_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31476_load"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:693 %patches_parameters31477_addr = getelementptr i1 %patches_parameters31477, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31477_addr"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:694 %patches_parameters31477_load = load i5 %patches_parameters31477_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31477_load"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:697 %patches_parameters31478_addr = getelementptr i1 %patches_parameters31478, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31478_addr"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:698 %patches_parameters31478_load = load i5 %patches_parameters31478_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31478_load"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:701 %patches_parameters31479_addr = getelementptr i1 %patches_parameters31479, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31479_addr"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:702 %patches_parameters31479_load = load i5 %patches_parameters31479_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31479_load"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:705 %patches_parameters31480_addr = getelementptr i1 %patches_parameters31480, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31480_addr"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:706 %patches_parameters31480_load = load i5 %patches_parameters31480_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31480_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:709 %patches_parameters315_addr = getelementptr i32 %patches_parameters315, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters315_addr"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:710 %patches_parameters315_load = load i5 %patches_parameters315_addr

]]></Node>
<StgValue><ssdm name="patches_parameters315_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:713 %patches_parameters31581_addr = getelementptr i1 %patches_parameters31581, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31581_addr"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:714 %patches_parameters31581_load = load i5 %patches_parameters31581_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31581_load"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:717 %patches_parameters31582_addr = getelementptr i1 %patches_parameters31582, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31582_addr"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:718 %patches_parameters31582_load = load i5 %patches_parameters31582_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31582_load"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:721 %patches_parameters31583_addr = getelementptr i1 %patches_parameters31583, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31583_addr"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:722 %patches_parameters31583_load = load i5 %patches_parameters31583_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31583_load"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:725 %patches_parameters31584_addr = getelementptr i1 %patches_parameters31584, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31584_addr"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:726 %patches_parameters31584_load = load i5 %patches_parameters31584_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31584_load"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:729 %patches_parameters31585_addr = getelementptr i1 %patches_parameters31585, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters31585_addr"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:730 %patches_parameters31585_load = load i5 %patches_parameters31585_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31585_load"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:733 %patches_parameters486_addr = getelementptr i32 %patches_parameters486, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters486_addr"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:734 %patches_parameters486_load = load i5 %patches_parameters486_addr

]]></Node>
<StgValue><ssdm name="patches_parameters486_load"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:737 %patches_parameters487_addr = getelementptr i1 %patches_parameters487, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters487_addr"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:738 %patches_parameters487_load = load i5 %patches_parameters487_addr

]]></Node>
<StgValue><ssdm name="patches_parameters487_load"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:741 %patches_parameters488_addr = getelementptr i1 %patches_parameters488, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters488_addr"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:742 %patches_parameters488_load = load i5 %patches_parameters488_addr

]]></Node>
<StgValue><ssdm name="patches_parameters488_load"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:745 %patches_parameters489_addr = getelementptr i1 %patches_parameters489, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters489_addr"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:746 %patches_parameters489_load = load i5 %patches_parameters489_addr

]]></Node>
<StgValue><ssdm name="patches_parameters489_load"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:749 %patches_parameters490_addr = getelementptr i1 %patches_parameters490, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters490_addr"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:750 %patches_parameters490_load = load i5 %patches_parameters490_addr

]]></Node>
<StgValue><ssdm name="patches_parameters490_load"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:753 %patches_parameters491_addr = getelementptr i1 %patches_parameters491, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters491_addr"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:754 %patches_parameters491_load = load i5 %patches_parameters491_addr

]]></Node>
<StgValue><ssdm name="patches_parameters491_load"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:757 %patches_parameters416_addr = getelementptr i3 %patches_parameters416, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters416_addr"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="3" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:758 %patches_parameters416_load = load i5 %patches_parameters416_addr

]]></Node>
<StgValue><ssdm name="patches_parameters416_load"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:761 %patches_parameters41692_addr = getelementptr i1 %patches_parameters41692, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41692_addr"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:762 %patches_parameters41692_load = load i5 %patches_parameters41692_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41692_load"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:765 %patches_parameters41693_addr = getelementptr i1 %patches_parameters41693, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41693_addr"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:766 %patches_parameters41693_load = load i5 %patches_parameters41693_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41693_load"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:769 %patches_parameters41694_addr = getelementptr i1 %patches_parameters41694, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41694_addr"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:770 %patches_parameters41694_load = load i5 %patches_parameters41694_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41694_load"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:773 %patches_parameters41695_addr = getelementptr i1 %patches_parameters41695, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41695_addr"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:774 %patches_parameters41695_load = load i5 %patches_parameters41695_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41695_load"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:777 %patches_parameters41696_addr = getelementptr i1 %patches_parameters41696, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41696_addr"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:778 %patches_parameters41696_load = load i5 %patches_parameters41696_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41696_load"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:781 %patches_parameters417_addr = getelementptr i32 %patches_parameters417, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters417_addr"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:782 %patches_parameters417_load = load i5 %patches_parameters417_addr

]]></Node>
<StgValue><ssdm name="patches_parameters417_load"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:785 %patches_parameters41797_addr = getelementptr i1 %patches_parameters41797, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41797_addr"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:786 %patches_parameters41797_load = load i5 %patches_parameters41797_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41797_load"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:789 %patches_parameters41798_addr = getelementptr i1 %patches_parameters41798, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41798_addr"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:790 %patches_parameters41798_load = load i5 %patches_parameters41798_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41798_load"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:793 %patches_parameters41799_addr = getelementptr i1 %patches_parameters41799, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters41799_addr"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:794 %patches_parameters41799_load = load i5 %patches_parameters41799_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41799_load"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:797 %patches_parameters417100_addr = getelementptr i1 %patches_parameters417100, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters417100_addr"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:798 %patches_parameters417100_load = load i5 %patches_parameters417100_addr

]]></Node>
<StgValue><ssdm name="patches_parameters417100_load"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:801 %patches_parameters417101_addr = getelementptr i1 %patches_parameters417101, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters417101_addr"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:802 %patches_parameters417101_load = load i5 %patches_parameters417101_addr

]]></Node>
<StgValue><ssdm name="patches_parameters417101_load"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:805 %patches_parameters418_addr = getelementptr i1 %patches_parameters418, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters418_addr"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:806 %patches_parameters418_load = load i5 %patches_parameters418_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418_load"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:809 %patches_parameters418102_addr = getelementptr i1 %patches_parameters418102, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters418102_addr"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:810 %patches_parameters418102_load = load i5 %patches_parameters418102_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418102_load"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:813 %patches_parameters418103_addr = getelementptr i1 %patches_parameters418103, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters418103_addr"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:814 %patches_parameters418103_load = load i5 %patches_parameters418103_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418103_load"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:817 %patches_parameters418104_addr = getelementptr i1 %patches_parameters418104, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters418104_addr"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:818 %patches_parameters418104_load = load i5 %patches_parameters418104_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418104_load"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:821 %patches_parameters418105_addr = getelementptr i1 %patches_parameters418105, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters418105_addr"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:822 %patches_parameters418105_load = load i5 %patches_parameters418105_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418105_load"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:825 %patches_parameters418106_addr = getelementptr i1 %patches_parameters418106, i64 0, i64 %idxprom1

]]></Node>
<StgValue><ssdm name="patches_parameters418106_addr"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:826 %patches_parameters418106_load = load i5 %patches_parameters418106_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418106_load"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:829 %i_14 = add i8 %i, i8 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:0 %zext_ln503 = zext i8 %sub

]]></Node>
<StgValue><ssdm name="zext_ln503"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:1 %empty = shl i8 %sub, i8 2

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge.loopexit:2 %empty_114 = add i8 %empty, i8 %sub

]]></Node>
<StgValue><ssdm name="empty_114"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:3 %p_cast = zext i8 %empty_114

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:4 %patches_superpoints_0_addr_25 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_25"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:5 %patches_superpoints_1_addr_24 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_24"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:6 %patches_superpoints_2_addr_24 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_24"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:7 %patches_superpoints_3_addr_24 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_24"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:8 %patches_superpoints_4_addr_24 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_24"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:9 %patches_superpoints_5_addr_24 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_24"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:10 %patches_superpoints_6_addr_24 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_24"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:11 %patches_superpoints_7_addr_24 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_24"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:12 %patches_superpoints_8_addr_24 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_24"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:13 %patches_superpoints_9_addr_24 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_24"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:14 %patches_superpoints_10_addr_24 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_24"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:15 %patches_superpoints_11_addr_24 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_24"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:16 %patches_superpoints_12_addr_24 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_24"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:17 %patches_superpoints_13_addr_24 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_24"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:18 %patches_superpoints_14_addr_24 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_24"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:19 %patches_superpoints_15_addr_24 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_24"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:20 %br_ln503 = br void %memset.loop66

]]></Node>
<StgValue><ssdm name="br_ln503"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:8 %zext_ln470_13 = zext i8 %add_ln470

]]></Node>
<StgValue><ssdm name="zext_ln470_13"/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:9 %patches_superpoints_0_addr = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:10 %add_ln470_10 = add i8 %add_ln470, i8 1

]]></Node>
<StgValue><ssdm name="add_ln470_10"/></StgValue>
</operation>

<operation id="309" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:11 %zext_ln470_14 = zext i8 %add_ln470_10

]]></Node>
<StgValue><ssdm name="zext_ln470_14"/></StgValue>
</operation>

<operation id="310" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:12 %patches_superpoints_0_addr_17 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_17"/></StgValue>
</operation>

<operation id="311" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:22 %patches_superpoints_1_addr = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr"/></StgValue>
</operation>

<operation id="312" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:23 %patches_superpoints_1_addr_16 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_16"/></StgValue>
</operation>

<operation id="313" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:27 %patches_superpoints_2_addr = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr"/></StgValue>
</operation>

<operation id="314" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:28 %patches_superpoints_2_addr_16 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_16"/></StgValue>
</operation>

<operation id="315" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:32 %patches_superpoints_3_addr = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr"/></StgValue>
</operation>

<operation id="316" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:33 %patches_superpoints_3_addr_16 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_16"/></StgValue>
</operation>

<operation id="317" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:37 %patches_superpoints_4_addr = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr"/></StgValue>
</operation>

<operation id="318" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:38 %patches_superpoints_4_addr_16 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_16"/></StgValue>
</operation>

<operation id="319" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:42 %patches_superpoints_5_addr = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr"/></StgValue>
</operation>

<operation id="320" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:43 %patches_superpoints_5_addr_16 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_16"/></StgValue>
</operation>

<operation id="321" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:47 %patches_superpoints_6_addr = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr"/></StgValue>
</operation>

<operation id="322" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:48 %patches_superpoints_6_addr_16 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_16"/></StgValue>
</operation>

<operation id="323" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:52 %patches_superpoints_7_addr = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr"/></StgValue>
</operation>

<operation id="324" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:53 %patches_superpoints_7_addr_16 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_16"/></StgValue>
</operation>

<operation id="325" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:57 %patches_superpoints_8_addr = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr"/></StgValue>
</operation>

<operation id="326" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:58 %patches_superpoints_8_addr_16 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_16"/></StgValue>
</operation>

<operation id="327" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:62 %patches_superpoints_9_addr = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr"/></StgValue>
</operation>

<operation id="328" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:63 %patches_superpoints_9_addr_16 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_16"/></StgValue>
</operation>

<operation id="329" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:67 %patches_superpoints_10_addr = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr"/></StgValue>
</operation>

<operation id="330" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:68 %patches_superpoints_10_addr_16 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_16"/></StgValue>
</operation>

<operation id="331" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:72 %patches_superpoints_11_addr = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr"/></StgValue>
</operation>

<operation id="332" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:73 %patches_superpoints_11_addr_16 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_16"/></StgValue>
</operation>

<operation id="333" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:77 %patches_superpoints_12_addr = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr"/></StgValue>
</operation>

<operation id="334" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:78 %patches_superpoints_12_addr_16 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_16"/></StgValue>
</operation>

<operation id="335" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:82 %patches_superpoints_13_addr = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr"/></StgValue>
</operation>

<operation id="336" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:83 %patches_superpoints_13_addr_16 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_16"/></StgValue>
</operation>

<operation id="337" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:87 %patches_superpoints_14_addr = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr"/></StgValue>
</operation>

<operation id="338" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:88 %patches_superpoints_14_addr_16 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_16"/></StgValue>
</operation>

<operation id="339" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:92 %patches_superpoints_15_addr = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_13

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr"/></StgValue>
</operation>

<operation id="340" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:93 %patches_superpoints_15_addr_16 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_14

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_16"/></StgValue>
</operation>

<operation id="341" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:97 %idxprom13 = zext i8 %i

]]></Node>
<StgValue><ssdm name="idxprom13"/></StgValue>
</operation>

<operation id="342" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:189 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="343" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:191 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="344" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:193 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="345" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:195 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="346" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:197 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="347" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:199 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="348" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:201 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="349" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:203 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="350" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:205 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="351" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:207 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="352" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:209 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="353" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:211 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="354" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:213 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="355" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:215 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="356" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:217 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="357" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:219 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="358" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:221 %patches_superpoints_0_load_5 = load i8 %patches_superpoints_0_addr_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_5"/></StgValue>
</operation>

<operation id="359" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:223 %patches_superpoints_1_load_5 = load i8 %patches_superpoints_1_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_5"/></StgValue>
</operation>

<operation id="360" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:225 %patches_superpoints_2_load_5 = load i8 %patches_superpoints_2_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_5"/></StgValue>
</operation>

<operation id="361" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:227 %patches_superpoints_3_load_5 = load i8 %patches_superpoints_3_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_5"/></StgValue>
</operation>

<operation id="362" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:229 %patches_superpoints_4_load_5 = load i8 %patches_superpoints_4_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_5"/></StgValue>
</operation>

<operation id="363" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:231 %patches_superpoints_5_load_5 = load i8 %patches_superpoints_5_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_5"/></StgValue>
</operation>

<operation id="364" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:233 %patches_superpoints_6_load_5 = load i8 %patches_superpoints_6_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_5"/></StgValue>
</operation>

<operation id="365" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:235 %patches_superpoints_7_load_5 = load i8 %patches_superpoints_7_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_5"/></StgValue>
</operation>

<operation id="366" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:237 %patches_superpoints_8_load_5 = load i8 %patches_superpoints_8_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_5"/></StgValue>
</operation>

<operation id="367" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:239 %patches_superpoints_9_load_5 = load i8 %patches_superpoints_9_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_5"/></StgValue>
</operation>

<operation id="368" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:241 %patches_superpoints_10_load_5 = load i8 %patches_superpoints_10_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_5"/></StgValue>
</operation>

<operation id="369" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:243 %patches_superpoints_11_load_5 = load i8 %patches_superpoints_11_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_5"/></StgValue>
</operation>

<operation id="370" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:245 %patches_superpoints_12_load_5 = load i8 %patches_superpoints_12_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_5"/></StgValue>
</operation>

<operation id="371" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:247 %patches_superpoints_13_load_5 = load i8 %patches_superpoints_13_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_5"/></StgValue>
</operation>

<operation id="372" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:249 %patches_superpoints_14_load_5 = load i8 %patches_superpoints_14_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_5"/></StgValue>
</operation>

<operation id="373" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:251 %patches_superpoints_15_load_5 = load i8 %patches_superpoints_15_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_5"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:350 %patches_parameters_load = load i5 %patches_parameters_addr

]]></Node>
<StgValue><ssdm name="patches_parameters_load"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:351 %patches_parameters_addr_3 = getelementptr i32 %patches_parameters, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_3"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:352 %store_ln492 = store i32 %patches_parameters_load, i5 %patches_parameters_addr_3

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:354 %patches_parameters1_load = load i5 %patches_parameters1_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1_load"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:355 %patches_parameters1_addr_3 = getelementptr i32 %patches_parameters1, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1_addr_3"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:356 %store_ln492 = store i32 %patches_parameters1_load, i5 %patches_parameters1_addr_3

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:358 %patches_parameters2_load = load i5 %patches_parameters2_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2_load"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:359 %patches_parameters2_addr_3 = getelementptr i32 %patches_parameters2, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2_addr_3"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:360 %store_ln492 = store i32 %patches_parameters2_load, i5 %patches_parameters2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:362 %patches_parameters3_load = load i5 %patches_parameters3_addr

]]></Node>
<StgValue><ssdm name="patches_parameters3_load"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:363 %patches_parameters3_addr_3 = getelementptr i32 %patches_parameters3, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters3_addr_3"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:364 %store_ln492 = store i32 %patches_parameters3_load, i5 %patches_parameters3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:366 %patches_parameters4_load = load i5 %patches_parameters4_addr

]]></Node>
<StgValue><ssdm name="patches_parameters4_load"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:367 %patches_parameters4_addr_3 = getelementptr i32 %patches_parameters4, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters4_addr_3"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:368 %store_ln492 = store i32 %patches_parameters4_load, i5 %patches_parameters4_addr_3

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:370 %patches_parameters5_load = load i5 %patches_parameters5_addr

]]></Node>
<StgValue><ssdm name="patches_parameters5_load"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:371 %patches_parameters5_addr_5 = getelementptr i32 %patches_parameters5, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters5_addr_5"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:372 %store_ln492 = store i32 %patches_parameters5_load, i5 %patches_parameters5_addr_5

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:374 %patches_parameters16_load = load i5 %patches_parameters16_addr

]]></Node>
<StgValue><ssdm name="patches_parameters16_load"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:375 %patches_parameters16_addr_2 = getelementptr i32 %patches_parameters16, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters16_addr_2"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:376 %store_ln492 = store i32 %patches_parameters16_load, i5 %patches_parameters16_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:378 %patches_parameters17_load = load i5 %patches_parameters17_addr

]]></Node>
<StgValue><ssdm name="patches_parameters17_load"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:379 %patches_parameters17_addr_2 = getelementptr i32 %patches_parameters17, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters17_addr_2"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:380 %store_ln492 = store i32 %patches_parameters17_load, i5 %patches_parameters17_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:382 %patches_parameters18_load = load i5 %patches_parameters18_addr

]]></Node>
<StgValue><ssdm name="patches_parameters18_load"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:383 %patches_parameters18_addr_2 = getelementptr i32 %patches_parameters18, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters18_addr_2"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:384 %store_ln492 = store i32 %patches_parameters18_load, i5 %patches_parameters18_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:386 %patches_parameters19_load = load i5 %patches_parameters19_addr

]]></Node>
<StgValue><ssdm name="patches_parameters19_load"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:387 %patches_parameters19_addr_2 = getelementptr i32 %patches_parameters19, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters19_addr_2"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:388 %store_ln492 = store i32 %patches_parameters19_load, i5 %patches_parameters19_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:390 %patches_parameters110_load = load i5 %patches_parameters110_addr

]]></Node>
<StgValue><ssdm name="patches_parameters110_load"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:391 %patches_parameters110_addr_2 = getelementptr i32 %patches_parameters110, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters110_addr_2"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:392 %store_ln492 = store i32 %patches_parameters110_load, i5 %patches_parameters110_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:394 %patches_parameters111_load = load i5 %patches_parameters111_addr

]]></Node>
<StgValue><ssdm name="patches_parameters111_load"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:395 %patches_parameters111_addr_2 = getelementptr i32 %patches_parameters111, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters111_addr_2"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:396 %store_ln492 = store i32 %patches_parameters111_load, i5 %patches_parameters111_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:398 %patches_parameters212_load = load i5 %patches_parameters212_addr

]]></Node>
<StgValue><ssdm name="patches_parameters212_load"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:399 %patches_parameters212_addr_2 = getelementptr i32 %patches_parameters212, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters212_addr_2"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:400 %store_ln492 = store i32 %patches_parameters212_load, i5 %patches_parameters212_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:402 %patches_parameters213_load = load i5 %patches_parameters213_addr

]]></Node>
<StgValue><ssdm name="patches_parameters213_load"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:403 %patches_parameters213_addr_2 = getelementptr i32 %patches_parameters213, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters213_addr_2"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:404 %store_ln492 = store i32 %patches_parameters213_load, i5 %patches_parameters213_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:406 %patches_parameters214_load = load i5 %patches_parameters214_addr

]]></Node>
<StgValue><ssdm name="patches_parameters214_load"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:407 %patches_parameters214_addr_2 = getelementptr i32 %patches_parameters214, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters214_addr_2"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:408 %store_ln492 = store i32 %patches_parameters214_load, i5 %patches_parameters214_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:410 %patches_parameters215_load = load i5 %patches_parameters215_addr

]]></Node>
<StgValue><ssdm name="patches_parameters215_load"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:411 %patches_parameters215_addr_2 = getelementptr i32 %patches_parameters215, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters215_addr_2"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:412 %store_ln492 = store i32 %patches_parameters215_load, i5 %patches_parameters215_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:414 %patches_parameters216_load = load i5 %patches_parameters216_addr

]]></Node>
<StgValue><ssdm name="patches_parameters216_load"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:415 %patches_parameters216_addr_2 = getelementptr i32 %patches_parameters216, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters216_addr_2"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:416 %store_ln492 = store i32 %patches_parameters216_load, i5 %patches_parameters216_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:418 %patches_parameters217_load = load i5 %patches_parameters217_addr

]]></Node>
<StgValue><ssdm name="patches_parameters217_load"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:419 %patches_parameters217_addr_2 = getelementptr i32 %patches_parameters217, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters217_addr_2"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:420 %store_ln492 = store i32 %patches_parameters217_load, i5 %patches_parameters217_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:422 %patches_parameters318_load = load i5 %patches_parameters318_addr

]]></Node>
<StgValue><ssdm name="patches_parameters318_load"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:423 %patches_parameters318_addr_2 = getelementptr i32 %patches_parameters318, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters318_addr_2"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:424 %store_ln492 = store i32 %patches_parameters318_load, i5 %patches_parameters318_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:426 %patches_parameters319_load = load i5 %patches_parameters319_addr

]]></Node>
<StgValue><ssdm name="patches_parameters319_load"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:427 %patches_parameters319_addr_2 = getelementptr i32 %patches_parameters319, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters319_addr_2"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:428 %store_ln492 = store i32 %patches_parameters319_load, i5 %patches_parameters319_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:430 %patches_parameters320_load = load i5 %patches_parameters320_addr

]]></Node>
<StgValue><ssdm name="patches_parameters320_load"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:431 %patches_parameters320_addr_2 = getelementptr i32 %patches_parameters320, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters320_addr_2"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:432 %store_ln492 = store i32 %patches_parameters320_load, i5 %patches_parameters320_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:434 %patches_parameters321_load = load i5 %patches_parameters321_addr

]]></Node>
<StgValue><ssdm name="patches_parameters321_load"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:435 %patches_parameters321_addr_2 = getelementptr i32 %patches_parameters321, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters321_addr_2"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:436 %store_ln492 = store i32 %patches_parameters321_load, i5 %patches_parameters321_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:438 %patches_parameters322_load = load i5 %patches_parameters322_addr

]]></Node>
<StgValue><ssdm name="patches_parameters322_load"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:439 %patches_parameters322_addr_2 = getelementptr i32 %patches_parameters322, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters322_addr_2"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:440 %store_ln492 = store i32 %patches_parameters322_load, i5 %patches_parameters322_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:442 %patches_parameters323_load = load i5 %patches_parameters323_addr

]]></Node>
<StgValue><ssdm name="patches_parameters323_load"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:443 %patches_parameters323_addr_2 = getelementptr i32 %patches_parameters323, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters323_addr_2"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:444 %store_ln492 = store i32 %patches_parameters323_load, i5 %patches_parameters323_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:446 %patches_parameters14_load = load i5 %patches_parameters14_addr

]]></Node>
<StgValue><ssdm name="patches_parameters14_load"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:447 %patches_parameters14_addr_2 = getelementptr i32 %patches_parameters14, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters14_addr_2"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:448 %store_ln492 = store i32 %patches_parameters14_load, i5 %patches_parameters14_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:450 %patches_parameters1424_load = load i5 %patches_parameters1424_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1424_load"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:451 %patches_parameters1424_addr_2 = getelementptr i1 %patches_parameters1424, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1424_addr_2"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:452 %store_ln492 = store i1 %patches_parameters1424_load, i5 %patches_parameters1424_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:454 %patches_parameters1425_load = load i5 %patches_parameters1425_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1425_load"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:455 %patches_parameters1425_addr_2 = getelementptr i1 %patches_parameters1425, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1425_addr_2"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:456 %store_ln492 = store i1 %patches_parameters1425_load, i5 %patches_parameters1425_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:458 %patches_parameters1426_load = load i5 %patches_parameters1426_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1426_load"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:459 %patches_parameters1426_addr_2 = getelementptr i1 %patches_parameters1426, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1426_addr_2"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:460 %store_ln492 = store i1 %patches_parameters1426_load, i5 %patches_parameters1426_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:462 %patches_parameters1427_load = load i5 %patches_parameters1427_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1427_load"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:463 %patches_parameters1427_addr_2 = getelementptr i1 %patches_parameters1427, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1427_addr_2"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:464 %store_ln492 = store i1 %patches_parameters1427_load, i5 %patches_parameters1427_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:466 %patches_parameters1428_load = load i5 %patches_parameters1428_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1428_load"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:467 %patches_parameters1428_addr_2 = getelementptr i1 %patches_parameters1428, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1428_addr_2"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:468 %store_ln492 = store i1 %patches_parameters1428_load, i5 %patches_parameters1428_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:470 %patches_parameters15_load = load i5 %patches_parameters15_addr

]]></Node>
<StgValue><ssdm name="patches_parameters15_load"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:471 %patches_parameters15_addr_2 = getelementptr i32 %patches_parameters15, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters15_addr_2"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:472 %store_ln492 = store i32 %patches_parameters15_load, i5 %patches_parameters15_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:474 %patches_parameters1529_load = load i5 %patches_parameters1529_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1529_load"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:475 %patches_parameters1529_addr_2 = getelementptr i1 %patches_parameters1529, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1529_addr_2"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:476 %store_ln492 = store i1 %patches_parameters1529_load, i5 %patches_parameters1529_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:478 %patches_parameters1530_load = load i5 %patches_parameters1530_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1530_load"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:479 %patches_parameters1530_addr_2 = getelementptr i1 %patches_parameters1530, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1530_addr_2"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:480 %store_ln492 = store i1 %patches_parameters1530_load, i5 %patches_parameters1530_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:482 %patches_parameters1531_load = load i5 %patches_parameters1531_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1531_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:483 %patches_parameters1531_addr_2 = getelementptr i1 %patches_parameters1531, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1531_addr_2"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:484 %store_ln492 = store i1 %patches_parameters1531_load, i5 %patches_parameters1531_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:486 %patches_parameters1532_load = load i5 %patches_parameters1532_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1532_load"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:487 %patches_parameters1532_addr_2 = getelementptr i1 %patches_parameters1532, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1532_addr_2"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:488 %store_ln492 = store i1 %patches_parameters1532_load, i5 %patches_parameters1532_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:490 %patches_parameters1533_load = load i5 %patches_parameters1533_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1533_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:491 %patches_parameters1533_addr_2 = getelementptr i1 %patches_parameters1533, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1533_addr_2"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:492 %store_ln492 = store i1 %patches_parameters1533_load, i5 %patches_parameters1533_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:494 %patches_parameters1634_load = load i5 %patches_parameters1634_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1634_load"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:495 %patches_parameters1634_addr_2 = getelementptr i32 %patches_parameters1634, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1634_addr_2"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:496 %store_ln492 = store i32 %patches_parameters1634_load, i5 %patches_parameters1634_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:498 %patches_parameters1635_load = load i5 %patches_parameters1635_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1635_load"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:499 %patches_parameters1635_addr_2 = getelementptr i1 %patches_parameters1635, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1635_addr_2"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:500 %store_ln492 = store i1 %patches_parameters1635_load, i5 %patches_parameters1635_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:502 %patches_parameters1636_load = load i5 %patches_parameters1636_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1636_load"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:503 %patches_parameters1636_addr_2 = getelementptr i1 %patches_parameters1636, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1636_addr_2"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:504 %store_ln492 = store i1 %patches_parameters1636_load, i5 %patches_parameters1636_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:506 %patches_parameters1637_load = load i5 %patches_parameters1637_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1637_load"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:507 %patches_parameters1637_addr_2 = getelementptr i1 %patches_parameters1637, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1637_addr_2"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:508 %store_ln492 = store i1 %patches_parameters1637_load, i5 %patches_parameters1637_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:510 %patches_parameters1638_load = load i5 %patches_parameters1638_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1638_load"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:511 %patches_parameters1638_addr_2 = getelementptr i1 %patches_parameters1638, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1638_addr_2"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:512 %store_ln492 = store i1 %patches_parameters1638_load, i5 %patches_parameters1638_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:514 %patches_parameters1639_load = load i5 %patches_parameters1639_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1639_load"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:515 %patches_parameters1639_addr_2 = getelementptr i1 %patches_parameters1639, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1639_addr_2"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:516 %store_ln492 = store i1 %patches_parameters1639_load, i5 %patches_parameters1639_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:518 %patches_parameters1740_load = load i5 %patches_parameters1740_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1740_load"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:519 %patches_parameters1740_addr_2 = getelementptr i32 %patches_parameters1740, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1740_addr_2"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:520 %store_ln492 = store i32 %patches_parameters1740_load, i5 %patches_parameters1740_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:522 %patches_parameters1741_load = load i5 %patches_parameters1741_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1741_load"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:523 %patches_parameters1741_addr_2 = getelementptr i1 %patches_parameters1741, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1741_addr_2"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:524 %store_ln492 = store i1 %patches_parameters1741_load, i5 %patches_parameters1741_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:526 %patches_parameters1742_load = load i5 %patches_parameters1742_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1742_load"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:527 %patches_parameters1742_addr_2 = getelementptr i1 %patches_parameters1742, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1742_addr_2"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:528 %store_ln492 = store i1 %patches_parameters1742_load, i5 %patches_parameters1742_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:530 %patches_parameters1743_load = load i5 %patches_parameters1743_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1743_load"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:531 %patches_parameters1743_addr_2 = getelementptr i1 %patches_parameters1743, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1743_addr_2"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:532 %store_ln492 = store i1 %patches_parameters1743_load, i5 %patches_parameters1743_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:534 %patches_parameters1744_load = load i5 %patches_parameters1744_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1744_load"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:535 %patches_parameters1744_addr_2 = getelementptr i1 %patches_parameters1744, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1744_addr_2"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:536 %store_ln492 = store i1 %patches_parameters1744_load, i5 %patches_parameters1744_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:538 %patches_parameters1745_load = load i5 %patches_parameters1745_addr

]]></Node>
<StgValue><ssdm name="patches_parameters1745_load"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:539 %patches_parameters1745_addr_2 = getelementptr i1 %patches_parameters1745, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters1745_addr_2"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:540 %store_ln492 = store i1 %patches_parameters1745_load, i5 %patches_parameters1745_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:542 %patches_parameters28_load = load i5 %patches_parameters28_addr

]]></Node>
<StgValue><ssdm name="patches_parameters28_load"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:543 %patches_parameters28_addr_2 = getelementptr i32 %patches_parameters28, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters28_addr_2"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:544 %store_ln492 = store i32 %patches_parameters28_load, i5 %patches_parameters28_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:546 %patches_parameters2846_load = load i5 %patches_parameters2846_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2846_load"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:547 %patches_parameters2846_addr_2 = getelementptr i32 %patches_parameters2846, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2846_addr_2"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:548 %store_ln492 = store i32 %patches_parameters2846_load, i5 %patches_parameters2846_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:550 %patches_parameters2847_load = load i5 %patches_parameters2847_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2847_load"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:551 %patches_parameters2847_addr_2 = getelementptr i1 %patches_parameters2847, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2847_addr_2"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:552 %store_ln492 = store i1 %patches_parameters2847_load, i5 %patches_parameters2847_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:554 %patches_parameters2848_load = load i5 %patches_parameters2848_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2848_load"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:555 %patches_parameters2848_addr_2 = getelementptr i1 %patches_parameters2848, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2848_addr_2"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:556 %store_ln492 = store i1 %patches_parameters2848_load, i5 %patches_parameters2848_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:558 %patches_parameters2849_load = load i5 %patches_parameters2849_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2849_load"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:559 %patches_parameters2849_addr_2 = getelementptr i1 %patches_parameters2849, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2849_addr_2"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:560 %store_ln492 = store i1 %patches_parameters2849_load, i5 %patches_parameters2849_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:562 %patches_parameters2850_load = load i5 %patches_parameters2850_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2850_load"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:563 %patches_parameters2850_addr_2 = getelementptr i1 %patches_parameters2850, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2850_addr_2"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:564 %store_ln492 = store i1 %patches_parameters2850_load, i5 %patches_parameters2850_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:566 %patches_parameters29_load = load i5 %patches_parameters29_addr

]]></Node>
<StgValue><ssdm name="patches_parameters29_load"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:567 %patches_parameters29_addr_2 = getelementptr i32 %patches_parameters29, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters29_addr_2"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:568 %store_ln492 = store i32 %patches_parameters29_load, i5 %patches_parameters29_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:570 %patches_parameters2951_load = load i5 %patches_parameters2951_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2951_load"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:571 %patches_parameters2951_addr_2 = getelementptr i32 %patches_parameters2951, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2951_addr_2"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:572 %store_ln492 = store i32 %patches_parameters2951_load, i5 %patches_parameters2951_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:574 %patches_parameters2952_load = load i5 %patches_parameters2952_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2952_load"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:575 %patches_parameters2952_addr_2 = getelementptr i1 %patches_parameters2952, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2952_addr_2"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:576 %store_ln492 = store i1 %patches_parameters2952_load, i5 %patches_parameters2952_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:578 %patches_parameters2953_load = load i5 %patches_parameters2953_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2953_load"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:579 %patches_parameters2953_addr_2 = getelementptr i1 %patches_parameters2953, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2953_addr_2"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:580 %store_ln492 = store i1 %patches_parameters2953_load, i5 %patches_parameters2953_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:582 %patches_parameters2954_load = load i5 %patches_parameters2954_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2954_load"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:583 %patches_parameters2954_addr_2 = getelementptr i1 %patches_parameters2954, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2954_addr_2"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:584 %store_ln492 = store i1 %patches_parameters2954_load, i5 %patches_parameters2954_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:586 %patches_parameters2955_load = load i5 %patches_parameters2955_addr

]]></Node>
<StgValue><ssdm name="patches_parameters2955_load"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:587 %patches_parameters2955_addr_2 = getelementptr i1 %patches_parameters2955, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters2955_addr_2"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:588 %store_ln492 = store i1 %patches_parameters2955_load, i5 %patches_parameters2955_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:590 %patches_parameters210_load = load i5 %patches_parameters210_addr

]]></Node>
<StgValue><ssdm name="patches_parameters210_load"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:591 %patches_parameters210_addr_2 = getelementptr i32 %patches_parameters210, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters210_addr_2"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:592 %store_ln492 = store i32 %patches_parameters210_load, i5 %patches_parameters210_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:594 %patches_parameters21056_load = load i5 %patches_parameters21056_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21056_load"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:595 %patches_parameters21056_addr_2 = getelementptr i32 %patches_parameters21056, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21056_addr_2"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:596 %store_ln492 = store i32 %patches_parameters21056_load, i5 %patches_parameters21056_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:598 %patches_parameters21057_load = load i5 %patches_parameters21057_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21057_load"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:599 %patches_parameters21057_addr_2 = getelementptr i1 %patches_parameters21057, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21057_addr_2"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:600 %store_ln492 = store i1 %patches_parameters21057_load, i5 %patches_parameters21057_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:602 %patches_parameters21058_load = load i5 %patches_parameters21058_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21058_load"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:603 %patches_parameters21058_addr_2 = getelementptr i1 %patches_parameters21058, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21058_addr_2"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:604 %store_ln492 = store i1 %patches_parameters21058_load, i5 %patches_parameters21058_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:606 %patches_parameters21059_load = load i5 %patches_parameters21059_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21059_load"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:607 %patches_parameters21059_addr_2 = getelementptr i1 %patches_parameters21059, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21059_addr_2"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:608 %store_ln492 = store i1 %patches_parameters21059_load, i5 %patches_parameters21059_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:610 %patches_parameters21060_load = load i5 %patches_parameters21060_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21060_load"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:611 %patches_parameters21060_addr_2 = getelementptr i1 %patches_parameters21060, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21060_addr_2"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:612 %store_ln492 = store i1 %patches_parameters21060_load, i5 %patches_parameters21060_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:614 %patches_parameters211_load = load i5 %patches_parameters211_addr

]]></Node>
<StgValue><ssdm name="patches_parameters211_load"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:615 %patches_parameters211_addr_2 = getelementptr i32 %patches_parameters211, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters211_addr_2"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:616 %store_ln492 = store i32 %patches_parameters211_load, i5 %patches_parameters211_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:618 %patches_parameters21161_load = load i5 %patches_parameters21161_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21161_load"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:619 %patches_parameters21161_addr_2 = getelementptr i32 %patches_parameters21161, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21161_addr_2"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:620 %store_ln492 = store i32 %patches_parameters21161_load, i5 %patches_parameters21161_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:622 %patches_parameters21162_load = load i5 %patches_parameters21162_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21162_load"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:623 %patches_parameters21162_addr_2 = getelementptr i1 %patches_parameters21162, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21162_addr_2"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:624 %store_ln492 = store i1 %patches_parameters21162_load, i5 %patches_parameters21162_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:626 %patches_parameters21163_load = load i5 %patches_parameters21163_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21163_load"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:627 %patches_parameters21163_addr_2 = getelementptr i1 %patches_parameters21163, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21163_addr_2"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:628 %store_ln492 = store i1 %patches_parameters21163_load, i5 %patches_parameters21163_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:630 %patches_parameters21164_load = load i5 %patches_parameters21164_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21164_load"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:631 %patches_parameters21164_addr_2 = getelementptr i1 %patches_parameters21164, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21164_addr_2"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:632 %store_ln492 = store i1 %patches_parameters21164_load, i5 %patches_parameters21164_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:634 %patches_parameters21165_load = load i5 %patches_parameters21165_addr

]]></Node>
<StgValue><ssdm name="patches_parameters21165_load"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:635 %patches_parameters21165_addr_2 = getelementptr i1 %patches_parameters21165, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters21165_addr_2"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:636 %store_ln492 = store i1 %patches_parameters21165_load, i5 %patches_parameters21165_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:638 %patches_parameters312_load = load i5 %patches_parameters312_addr

]]></Node>
<StgValue><ssdm name="patches_parameters312_load"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:639 %patches_parameters312_addr_2 = getelementptr i32 %patches_parameters312, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters312_addr_2"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:640 %store_ln492 = store i32 %patches_parameters312_load, i5 %patches_parameters312_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:642 %patches_parameters31266_load = load i5 %patches_parameters31266_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31266_load"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:643 %patches_parameters31266_addr_2 = getelementptr i1 %patches_parameters31266, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31266_addr_2"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:644 %store_ln492 = store i1 %patches_parameters31266_load, i5 %patches_parameters31266_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:646 %patches_parameters31267_load = load i5 %patches_parameters31267_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31267_load"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:647 %patches_parameters31267_addr_2 = getelementptr i1 %patches_parameters31267, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31267_addr_2"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:648 %store_ln492 = store i1 %patches_parameters31267_load, i5 %patches_parameters31267_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:650 %patches_parameters31268_load = load i5 %patches_parameters31268_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31268_load"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:651 %patches_parameters31268_addr_2 = getelementptr i1 %patches_parameters31268, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31268_addr_2"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:652 %store_ln492 = store i1 %patches_parameters31268_load, i5 %patches_parameters31268_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:654 %patches_parameters31269_load = load i5 %patches_parameters31269_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31269_load"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:655 %patches_parameters31269_addr_2 = getelementptr i1 %patches_parameters31269, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31269_addr_2"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:656 %store_ln492 = store i1 %patches_parameters31269_load, i5 %patches_parameters31269_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:658 %patches_parameters31270_load = load i5 %patches_parameters31270_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31270_load"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:659 %patches_parameters31270_addr_2 = getelementptr i1 %patches_parameters31270, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31270_addr_2"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:660 %store_ln492 = store i1 %patches_parameters31270_load, i5 %patches_parameters31270_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:662 %patches_parameters313_load = load i5 %patches_parameters313_addr

]]></Node>
<StgValue><ssdm name="patches_parameters313_load"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:663 %patches_parameters313_addr_2 = getelementptr i32 %patches_parameters313, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters313_addr_2"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:664 %store_ln492 = store i32 %patches_parameters313_load, i5 %patches_parameters313_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:666 %patches_parameters31371_load = load i5 %patches_parameters31371_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31371_load"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:667 %patches_parameters31371_addr_2 = getelementptr i1 %patches_parameters31371, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31371_addr_2"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:668 %store_ln492 = store i1 %patches_parameters31371_load, i5 %patches_parameters31371_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:670 %patches_parameters31372_load = load i5 %patches_parameters31372_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31372_load"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:671 %patches_parameters31372_addr_2 = getelementptr i1 %patches_parameters31372, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31372_addr_2"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:672 %store_ln492 = store i1 %patches_parameters31372_load, i5 %patches_parameters31372_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:674 %patches_parameters31373_load = load i5 %patches_parameters31373_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31373_load"/></StgValue>
</operation>

<operation id="618" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:675 %patches_parameters31373_addr_2 = getelementptr i1 %patches_parameters31373, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31373_addr_2"/></StgValue>
</operation>

<operation id="619" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:676 %store_ln492 = store i1 %patches_parameters31373_load, i5 %patches_parameters31373_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="620" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:678 %patches_parameters31374_load = load i5 %patches_parameters31374_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31374_load"/></StgValue>
</operation>

<operation id="621" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:679 %patches_parameters31374_addr_2 = getelementptr i1 %patches_parameters31374, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31374_addr_2"/></StgValue>
</operation>

<operation id="622" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:680 %store_ln492 = store i1 %patches_parameters31374_load, i5 %patches_parameters31374_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="623" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:682 %patches_parameters31375_load = load i5 %patches_parameters31375_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31375_load"/></StgValue>
</operation>

<operation id="624" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:683 %patches_parameters31375_addr_2 = getelementptr i1 %patches_parameters31375, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31375_addr_2"/></StgValue>
</operation>

<operation id="625" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:684 %store_ln492 = store i1 %patches_parameters31375_load, i5 %patches_parameters31375_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="626" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:686 %patches_parameters314_load = load i5 %patches_parameters314_addr

]]></Node>
<StgValue><ssdm name="patches_parameters314_load"/></StgValue>
</operation>

<operation id="627" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:687 %patches_parameters314_addr_2 = getelementptr i32 %patches_parameters314, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters314_addr_2"/></StgValue>
</operation>

<operation id="628" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:688 %store_ln492 = store i32 %patches_parameters314_load, i5 %patches_parameters314_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="629" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:690 %patches_parameters31476_load = load i5 %patches_parameters31476_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31476_load"/></StgValue>
</operation>

<operation id="630" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:691 %patches_parameters31476_addr_2 = getelementptr i1 %patches_parameters31476, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31476_addr_2"/></StgValue>
</operation>

<operation id="631" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:692 %store_ln492 = store i1 %patches_parameters31476_load, i5 %patches_parameters31476_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="632" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:694 %patches_parameters31477_load = load i5 %patches_parameters31477_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31477_load"/></StgValue>
</operation>

<operation id="633" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:695 %patches_parameters31477_addr_2 = getelementptr i1 %patches_parameters31477, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31477_addr_2"/></StgValue>
</operation>

<operation id="634" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:696 %store_ln492 = store i1 %patches_parameters31477_load, i5 %patches_parameters31477_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="635" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:698 %patches_parameters31478_load = load i5 %patches_parameters31478_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31478_load"/></StgValue>
</operation>

<operation id="636" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:699 %patches_parameters31478_addr_2 = getelementptr i1 %patches_parameters31478, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31478_addr_2"/></StgValue>
</operation>

<operation id="637" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:700 %store_ln492 = store i1 %patches_parameters31478_load, i5 %patches_parameters31478_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="638" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:702 %patches_parameters31479_load = load i5 %patches_parameters31479_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31479_load"/></StgValue>
</operation>

<operation id="639" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:703 %patches_parameters31479_addr_2 = getelementptr i1 %patches_parameters31479, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31479_addr_2"/></StgValue>
</operation>

<operation id="640" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:704 %store_ln492 = store i1 %patches_parameters31479_load, i5 %patches_parameters31479_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="641" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:706 %patches_parameters31480_load = load i5 %patches_parameters31480_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31480_load"/></StgValue>
</operation>

<operation id="642" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:707 %patches_parameters31480_addr_2 = getelementptr i1 %patches_parameters31480, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31480_addr_2"/></StgValue>
</operation>

<operation id="643" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:708 %store_ln492 = store i1 %patches_parameters31480_load, i5 %patches_parameters31480_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="644" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:710 %patches_parameters315_load = load i5 %patches_parameters315_addr

]]></Node>
<StgValue><ssdm name="patches_parameters315_load"/></StgValue>
</operation>

<operation id="645" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:711 %patches_parameters315_addr_2 = getelementptr i32 %patches_parameters315, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters315_addr_2"/></StgValue>
</operation>

<operation id="646" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:712 %store_ln492 = store i32 %patches_parameters315_load, i5 %patches_parameters315_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="647" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:714 %patches_parameters31581_load = load i5 %patches_parameters31581_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31581_load"/></StgValue>
</operation>

<operation id="648" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:715 %patches_parameters31581_addr_2 = getelementptr i1 %patches_parameters31581, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31581_addr_2"/></StgValue>
</operation>

<operation id="649" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:716 %store_ln492 = store i1 %patches_parameters31581_load, i5 %patches_parameters31581_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="650" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:718 %patches_parameters31582_load = load i5 %patches_parameters31582_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31582_load"/></StgValue>
</operation>

<operation id="651" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:719 %patches_parameters31582_addr_2 = getelementptr i1 %patches_parameters31582, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31582_addr_2"/></StgValue>
</operation>

<operation id="652" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:720 %store_ln492 = store i1 %patches_parameters31582_load, i5 %patches_parameters31582_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="653" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:722 %patches_parameters31583_load = load i5 %patches_parameters31583_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31583_load"/></StgValue>
</operation>

<operation id="654" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:723 %patches_parameters31583_addr_2 = getelementptr i1 %patches_parameters31583, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31583_addr_2"/></StgValue>
</operation>

<operation id="655" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:724 %store_ln492 = store i1 %patches_parameters31583_load, i5 %patches_parameters31583_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="656" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:726 %patches_parameters31584_load = load i5 %patches_parameters31584_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31584_load"/></StgValue>
</operation>

<operation id="657" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:727 %patches_parameters31584_addr_2 = getelementptr i1 %patches_parameters31584, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31584_addr_2"/></StgValue>
</operation>

<operation id="658" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:728 %store_ln492 = store i1 %patches_parameters31584_load, i5 %patches_parameters31584_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="659" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:730 %patches_parameters31585_load = load i5 %patches_parameters31585_addr

]]></Node>
<StgValue><ssdm name="patches_parameters31585_load"/></StgValue>
</operation>

<operation id="660" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:731 %patches_parameters31585_addr_2 = getelementptr i1 %patches_parameters31585, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters31585_addr_2"/></StgValue>
</operation>

<operation id="661" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:732 %store_ln492 = store i1 %patches_parameters31585_load, i5 %patches_parameters31585_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="662" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:734 %patches_parameters486_load = load i5 %patches_parameters486_addr

]]></Node>
<StgValue><ssdm name="patches_parameters486_load"/></StgValue>
</operation>

<operation id="663" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:735 %patches_parameters486_addr_2 = getelementptr i32 %patches_parameters486, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters486_addr_2"/></StgValue>
</operation>

<operation id="664" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:736 %store_ln492 = store i32 %patches_parameters486_load, i5 %patches_parameters486_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="665" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:738 %patches_parameters487_load = load i5 %patches_parameters487_addr

]]></Node>
<StgValue><ssdm name="patches_parameters487_load"/></StgValue>
</operation>

<operation id="666" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:739 %patches_parameters487_addr_2 = getelementptr i1 %patches_parameters487, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters487_addr_2"/></StgValue>
</operation>

<operation id="667" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:740 %store_ln492 = store i1 %patches_parameters487_load, i5 %patches_parameters487_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="668" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:742 %patches_parameters488_load = load i5 %patches_parameters488_addr

]]></Node>
<StgValue><ssdm name="patches_parameters488_load"/></StgValue>
</operation>

<operation id="669" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:743 %patches_parameters488_addr_2 = getelementptr i1 %patches_parameters488, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters488_addr_2"/></StgValue>
</operation>

<operation id="670" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:744 %store_ln492 = store i1 %patches_parameters488_load, i5 %patches_parameters488_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="671" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:746 %patches_parameters489_load = load i5 %patches_parameters489_addr

]]></Node>
<StgValue><ssdm name="patches_parameters489_load"/></StgValue>
</operation>

<operation id="672" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:747 %patches_parameters489_addr_2 = getelementptr i1 %patches_parameters489, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters489_addr_2"/></StgValue>
</operation>

<operation id="673" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:748 %store_ln492 = store i1 %patches_parameters489_load, i5 %patches_parameters489_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="674" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:750 %patches_parameters490_load = load i5 %patches_parameters490_addr

]]></Node>
<StgValue><ssdm name="patches_parameters490_load"/></StgValue>
</operation>

<operation id="675" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:751 %patches_parameters490_addr_2 = getelementptr i1 %patches_parameters490, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters490_addr_2"/></StgValue>
</operation>

<operation id="676" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:752 %store_ln492 = store i1 %patches_parameters490_load, i5 %patches_parameters490_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="677" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:754 %patches_parameters491_load = load i5 %patches_parameters491_addr

]]></Node>
<StgValue><ssdm name="patches_parameters491_load"/></StgValue>
</operation>

<operation id="678" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:755 %patches_parameters491_addr_2 = getelementptr i1 %patches_parameters491, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters491_addr_2"/></StgValue>
</operation>

<operation id="679" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:756 %store_ln492 = store i1 %patches_parameters491_load, i5 %patches_parameters491_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="680" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="3" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:758 %patches_parameters416_load = load i5 %patches_parameters416_addr

]]></Node>
<StgValue><ssdm name="patches_parameters416_load"/></StgValue>
</operation>

<operation id="681" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="3" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:759 %patches_parameters416_addr_2 = getelementptr i3 %patches_parameters416, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters416_addr_2"/></StgValue>
</operation>

<operation id="682" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="0" op_0_bw="3" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:760 %store_ln492 = store i3 %patches_parameters416_load, i5 %patches_parameters416_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="683" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:762 %patches_parameters41692_load = load i5 %patches_parameters41692_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41692_load"/></StgValue>
</operation>

<operation id="684" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:763 %patches_parameters41692_addr_2 = getelementptr i1 %patches_parameters41692, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41692_addr_2"/></StgValue>
</operation>

<operation id="685" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:764 %store_ln492 = store i1 %patches_parameters41692_load, i5 %patches_parameters41692_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="686" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:766 %patches_parameters41693_load = load i5 %patches_parameters41693_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41693_load"/></StgValue>
</operation>

<operation id="687" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:767 %patches_parameters41693_addr_2 = getelementptr i1 %patches_parameters41693, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41693_addr_2"/></StgValue>
</operation>

<operation id="688" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:768 %store_ln492 = store i1 %patches_parameters41693_load, i5 %patches_parameters41693_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="689" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:770 %patches_parameters41694_load = load i5 %patches_parameters41694_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41694_load"/></StgValue>
</operation>

<operation id="690" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:771 %patches_parameters41694_addr_2 = getelementptr i1 %patches_parameters41694, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41694_addr_2"/></StgValue>
</operation>

<operation id="691" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:772 %store_ln492 = store i1 %patches_parameters41694_load, i5 %patches_parameters41694_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="692" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:774 %patches_parameters41695_load = load i5 %patches_parameters41695_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41695_load"/></StgValue>
</operation>

<operation id="693" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:775 %patches_parameters41695_addr_2 = getelementptr i1 %patches_parameters41695, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41695_addr_2"/></StgValue>
</operation>

<operation id="694" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:776 %store_ln492 = store i1 %patches_parameters41695_load, i5 %patches_parameters41695_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="695" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:778 %patches_parameters41696_load = load i5 %patches_parameters41696_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41696_load"/></StgValue>
</operation>

<operation id="696" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:779 %patches_parameters41696_addr_2 = getelementptr i1 %patches_parameters41696, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41696_addr_2"/></StgValue>
</operation>

<operation id="697" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:780 %store_ln492 = store i1 %patches_parameters41696_load, i5 %patches_parameters41696_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="698" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="32" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:782 %patches_parameters417_load = load i5 %patches_parameters417_addr

]]></Node>
<StgValue><ssdm name="patches_parameters417_load"/></StgValue>
</operation>

<operation id="699" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:783 %patches_parameters417_addr_2 = getelementptr i32 %patches_parameters417, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters417_addr_2"/></StgValue>
</operation>

<operation id="700" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:784 %store_ln492 = store i32 %patches_parameters417_load, i5 %patches_parameters417_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="701" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:786 %patches_parameters41797_load = load i5 %patches_parameters41797_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41797_load"/></StgValue>
</operation>

<operation id="702" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:787 %patches_parameters41797_addr_2 = getelementptr i1 %patches_parameters41797, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41797_addr_2"/></StgValue>
</operation>

<operation id="703" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:788 %store_ln492 = store i1 %patches_parameters41797_load, i5 %patches_parameters41797_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="704" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:790 %patches_parameters41798_load = load i5 %patches_parameters41798_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41798_load"/></StgValue>
</operation>

<operation id="705" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:791 %patches_parameters41798_addr_2 = getelementptr i1 %patches_parameters41798, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41798_addr_2"/></StgValue>
</operation>

<operation id="706" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:792 %store_ln492 = store i1 %patches_parameters41798_load, i5 %patches_parameters41798_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="707" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:794 %patches_parameters41799_load = load i5 %patches_parameters41799_addr

]]></Node>
<StgValue><ssdm name="patches_parameters41799_load"/></StgValue>
</operation>

<operation id="708" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:795 %patches_parameters41799_addr_2 = getelementptr i1 %patches_parameters41799, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters41799_addr_2"/></StgValue>
</operation>

<operation id="709" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:796 %store_ln492 = store i1 %patches_parameters41799_load, i5 %patches_parameters41799_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="710" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:798 %patches_parameters417100_load = load i5 %patches_parameters417100_addr

]]></Node>
<StgValue><ssdm name="patches_parameters417100_load"/></StgValue>
</operation>

<operation id="711" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:799 %patches_parameters417100_addr_2 = getelementptr i1 %patches_parameters417100, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters417100_addr_2"/></StgValue>
</operation>

<operation id="712" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:800 %store_ln492 = store i1 %patches_parameters417100_load, i5 %patches_parameters417100_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="713" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:802 %patches_parameters417101_load = load i5 %patches_parameters417101_addr

]]></Node>
<StgValue><ssdm name="patches_parameters417101_load"/></StgValue>
</operation>

<operation id="714" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:803 %patches_parameters417101_addr_2 = getelementptr i1 %patches_parameters417101, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters417101_addr_2"/></StgValue>
</operation>

<operation id="715" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:804 %store_ln492 = store i1 %patches_parameters417101_load, i5 %patches_parameters417101_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="716" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:806 %patches_parameters418_load = load i5 %patches_parameters418_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418_load"/></StgValue>
</operation>

<operation id="717" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:807 %patches_parameters418_addr_2 = getelementptr i1 %patches_parameters418, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters418_addr_2"/></StgValue>
</operation>

<operation id="718" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:808 %store_ln492 = store i1 %patches_parameters418_load, i5 %patches_parameters418_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="719" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:810 %patches_parameters418102_load = load i5 %patches_parameters418102_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418102_load"/></StgValue>
</operation>

<operation id="720" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:811 %patches_parameters418102_addr_2 = getelementptr i1 %patches_parameters418102, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters418102_addr_2"/></StgValue>
</operation>

<operation id="721" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:812 %store_ln492 = store i1 %patches_parameters418102_load, i5 %patches_parameters418102_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="722" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:814 %patches_parameters418103_load = load i5 %patches_parameters418103_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418103_load"/></StgValue>
</operation>

<operation id="723" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:815 %patches_parameters418103_addr_2 = getelementptr i1 %patches_parameters418103, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters418103_addr_2"/></StgValue>
</operation>

<operation id="724" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:816 %store_ln492 = store i1 %patches_parameters418103_load, i5 %patches_parameters418103_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="725" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:818 %patches_parameters418104_load = load i5 %patches_parameters418104_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418104_load"/></StgValue>
</operation>

<operation id="726" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:819 %patches_parameters418104_addr_2 = getelementptr i1 %patches_parameters418104, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters418104_addr_2"/></StgValue>
</operation>

<operation id="727" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:820 %store_ln492 = store i1 %patches_parameters418104_load, i5 %patches_parameters418104_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="728" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:822 %patches_parameters418105_load = load i5 %patches_parameters418105_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418105_load"/></StgValue>
</operation>

<operation id="729" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:823 %patches_parameters418105_addr_2 = getelementptr i1 %patches_parameters418105, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters418105_addr_2"/></StgValue>
</operation>

<operation id="730" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:824 %store_ln492 = store i1 %patches_parameters418105_load, i5 %patches_parameters418105_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>

<operation id="731" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="5">
<![CDATA[
arrayidx128.case.0.split:826 %patches_parameters418106_load = load i5 %patches_parameters418106_addr

]]></Node>
<StgValue><ssdm name="patches_parameters418106_load"/></StgValue>
</operation>

<operation id="732" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:827 %patches_parameters418106_addr_2 = getelementptr i1 %patches_parameters418106, i64 0, i64 %idxprom13

]]></Node>
<StgValue><ssdm name="patches_parameters418106_addr_2"/></StgValue>
</operation>

<operation id="733" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
arrayidx128.case.0.split:828 %store_ln492 = store i1 %patches_parameters418106_load, i5 %patches_parameters418106_addr_2

]]></Node>
<StgValue><ssdm name="store_ln492"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="734" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:13 %add_ln470_11 = add i8 %add_ln470, i8 2

]]></Node>
<StgValue><ssdm name="add_ln470_11"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:14 %zext_ln470_15 = zext i8 %add_ln470_11

]]></Node>
<StgValue><ssdm name="zext_ln470_15"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:15 %patches_superpoints_0_addr_19 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_19"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:16 %add_ln470_12 = add i8 %add_ln470, i8 3

]]></Node>
<StgValue><ssdm name="add_ln470_12"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:17 %zext_ln470_16 = zext i8 %add_ln470_12

]]></Node>
<StgValue><ssdm name="zext_ln470_16"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:18 %patches_superpoints_0_addr_21 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_21"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:24 %patches_superpoints_1_addr_18 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_18"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:25 %patches_superpoints_1_addr_20 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_20"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:29 %patches_superpoints_2_addr_18 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_18"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:30 %patches_superpoints_2_addr_20 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_20"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:34 %patches_superpoints_3_addr_18 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_18"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:35 %patches_superpoints_3_addr_20 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_20"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:39 %patches_superpoints_4_addr_18 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_18"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:40 %patches_superpoints_4_addr_20 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_20"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:44 %patches_superpoints_5_addr_18 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_18"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:45 %patches_superpoints_5_addr_20 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_20"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:49 %patches_superpoints_6_addr_18 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_18"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:50 %patches_superpoints_6_addr_20 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_20"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:54 %patches_superpoints_7_addr_18 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_18"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:55 %patches_superpoints_7_addr_20 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_20"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:59 %patches_superpoints_8_addr_18 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_18"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:60 %patches_superpoints_8_addr_20 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_20"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:64 %patches_superpoints_9_addr_18 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_18"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:65 %patches_superpoints_9_addr_20 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_20"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:69 %patches_superpoints_10_addr_18 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_18"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:70 %patches_superpoints_10_addr_20 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_20"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:74 %patches_superpoints_11_addr_18 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_18"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:75 %patches_superpoints_11_addr_20 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_20"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:79 %patches_superpoints_12_addr_18 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_18"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:80 %patches_superpoints_12_addr_20 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_20"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:84 %patches_superpoints_13_addr_18 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_18"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:85 %patches_superpoints_13_addr_20 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_20"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:89 %patches_superpoints_14_addr_18 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_18"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:90 %patches_superpoints_14_addr_20 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_20"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:94 %patches_superpoints_15_addr_18 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_15

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_18"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:95 %patches_superpoints_15_addr_20 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_20"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:189 %patches_superpoints_0_load = load i8 %patches_superpoints_0_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:191 %patches_superpoints_1_load = load i8 %patches_superpoints_1_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:193 %patches_superpoints_2_load = load i8 %patches_superpoints_2_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:195 %patches_superpoints_3_load = load i8 %patches_superpoints_3_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:197 %patches_superpoints_4_load = load i8 %patches_superpoints_4_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:199 %patches_superpoints_5_load = load i8 %patches_superpoints_5_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:201 %patches_superpoints_6_load = load i8 %patches_superpoints_6_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:203 %patches_superpoints_7_load = load i8 %patches_superpoints_7_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:205 %patches_superpoints_8_load = load i8 %patches_superpoints_8_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:207 %patches_superpoints_9_load = load i8 %patches_superpoints_9_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:209 %patches_superpoints_10_load = load i8 %patches_superpoints_10_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:211 %patches_superpoints_11_load = load i8 %patches_superpoints_11_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:213 %patches_superpoints_12_load = load i8 %patches_superpoints_12_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:215 %patches_superpoints_13_load = load i8 %patches_superpoints_13_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:217 %patches_superpoints_14_load = load i8 %patches_superpoints_14_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:219 %patches_superpoints_15_load = load i8 %patches_superpoints_15_addr

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:221 %patches_superpoints_0_load_5 = load i8 %patches_superpoints_0_addr_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_5"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:223 %patches_superpoints_1_load_5 = load i8 %patches_superpoints_1_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_5"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:225 %patches_superpoints_2_load_5 = load i8 %patches_superpoints_2_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_5"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:227 %patches_superpoints_3_load_5 = load i8 %patches_superpoints_3_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_5"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:229 %patches_superpoints_4_load_5 = load i8 %patches_superpoints_4_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_5"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:231 %patches_superpoints_5_load_5 = load i8 %patches_superpoints_5_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_5"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:233 %patches_superpoints_6_load_5 = load i8 %patches_superpoints_6_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_5"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:235 %patches_superpoints_7_load_5 = load i8 %patches_superpoints_7_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_5"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:237 %patches_superpoints_8_load_5 = load i8 %patches_superpoints_8_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_5"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:239 %patches_superpoints_9_load_5 = load i8 %patches_superpoints_9_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_5"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:241 %patches_superpoints_10_load_5 = load i8 %patches_superpoints_10_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_5"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:243 %patches_superpoints_11_load_5 = load i8 %patches_superpoints_11_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_5"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:245 %patches_superpoints_12_load_5 = load i8 %patches_superpoints_12_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_5"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:247 %patches_superpoints_13_load_5 = load i8 %patches_superpoints_13_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_5"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:249 %patches_superpoints_14_load_5 = load i8 %patches_superpoints_14_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_5"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:251 %patches_superpoints_15_load_5 = load i8 %patches_superpoints_15_addr_16

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_5"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:253 %patches_superpoints_0_load_6 = load i8 %patches_superpoints_0_addr_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_6"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:255 %patches_superpoints_1_load_6 = load i8 %patches_superpoints_1_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_6"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:257 %patches_superpoints_2_load_6 = load i8 %patches_superpoints_2_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_6"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:259 %patches_superpoints_3_load_6 = load i8 %patches_superpoints_3_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_6"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:261 %patches_superpoints_4_load_6 = load i8 %patches_superpoints_4_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_6"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:263 %patches_superpoints_5_load_6 = load i8 %patches_superpoints_5_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_6"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:265 %patches_superpoints_6_load_6 = load i8 %patches_superpoints_6_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_6"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:267 %patches_superpoints_7_load_6 = load i8 %patches_superpoints_7_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_6"/></StgValue>
</operation>

<operation id="810" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:269 %patches_superpoints_8_load_6 = load i8 %patches_superpoints_8_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_6"/></StgValue>
</operation>

<operation id="811" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:271 %patches_superpoints_9_load_6 = load i8 %patches_superpoints_9_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_6"/></StgValue>
</operation>

<operation id="812" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:273 %patches_superpoints_10_load_6 = load i8 %patches_superpoints_10_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_6"/></StgValue>
</operation>

<operation id="813" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:275 %patches_superpoints_11_load_6 = load i8 %patches_superpoints_11_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_6"/></StgValue>
</operation>

<operation id="814" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:277 %patches_superpoints_12_load_6 = load i8 %patches_superpoints_12_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_6"/></StgValue>
</operation>

<operation id="815" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:279 %patches_superpoints_13_load_6 = load i8 %patches_superpoints_13_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_6"/></StgValue>
</operation>

<operation id="816" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:281 %patches_superpoints_14_load_6 = load i8 %patches_superpoints_14_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_6"/></StgValue>
</operation>

<operation id="817" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:283 %patches_superpoints_15_load_6 = load i8 %patches_superpoints_15_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_6"/></StgValue>
</operation>

<operation id="818" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:285 %patches_superpoints_0_load_7 = load i8 %patches_superpoints_0_addr_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_7"/></StgValue>
</operation>

<operation id="819" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:287 %patches_superpoints_1_load_7 = load i8 %patches_superpoints_1_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_7"/></StgValue>
</operation>

<operation id="820" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:289 %patches_superpoints_2_load_7 = load i8 %patches_superpoints_2_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_7"/></StgValue>
</operation>

<operation id="821" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:291 %patches_superpoints_3_load_7 = load i8 %patches_superpoints_3_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_7"/></StgValue>
</operation>

<operation id="822" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:293 %patches_superpoints_4_load_7 = load i8 %patches_superpoints_4_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_7"/></StgValue>
</operation>

<operation id="823" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:295 %patches_superpoints_5_load_7 = load i8 %patches_superpoints_5_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_7"/></StgValue>
</operation>

<operation id="824" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:297 %patches_superpoints_6_load_7 = load i8 %patches_superpoints_6_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_7"/></StgValue>
</operation>

<operation id="825" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:299 %patches_superpoints_7_load_7 = load i8 %patches_superpoints_7_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_7"/></StgValue>
</operation>

<operation id="826" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:301 %patches_superpoints_8_load_7 = load i8 %patches_superpoints_8_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_7"/></StgValue>
</operation>

<operation id="827" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:303 %patches_superpoints_9_load_7 = load i8 %patches_superpoints_9_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_7"/></StgValue>
</operation>

<operation id="828" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:305 %patches_superpoints_10_load_7 = load i8 %patches_superpoints_10_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_7"/></StgValue>
</operation>

<operation id="829" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:307 %patches_superpoints_11_load_7 = load i8 %patches_superpoints_11_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_7"/></StgValue>
</operation>

<operation id="830" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:309 %patches_superpoints_12_load_7 = load i8 %patches_superpoints_12_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_7"/></StgValue>
</operation>

<operation id="831" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:311 %patches_superpoints_13_load_7 = load i8 %patches_superpoints_13_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_7"/></StgValue>
</operation>

<operation id="832" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:313 %patches_superpoints_14_load_7 = load i8 %patches_superpoints_14_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_7"/></StgValue>
</operation>

<operation id="833" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:315 %patches_superpoints_15_load_7 = load i8 %patches_superpoints_15_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="834" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:19 %add_ln470_13 = add i8 %add_ln470, i8 4

]]></Node>
<StgValue><ssdm name="add_ln470_13"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:20 %zext_ln470_17 = zext i8 %add_ln470_13

]]></Node>
<StgValue><ssdm name="zext_ln470_17"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:21 %patches_superpoints_0_addr_23 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_23"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:26 %patches_superpoints_1_addr_22 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_22"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:31 %patches_superpoints_2_addr_22 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_22"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:36 %patches_superpoints_3_addr_22 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_22"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:41 %patches_superpoints_4_addr_22 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_22"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:46 %patches_superpoints_5_addr_22 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_22"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:51 %patches_superpoints_6_addr_22 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_22"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:56 %patches_superpoints_7_addr_22 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_22"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:61 %patches_superpoints_8_addr_22 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_22"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:66 %patches_superpoints_9_addr_22 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_22"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:71 %patches_superpoints_10_addr_22 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_22"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:76 %patches_superpoints_11_addr_22 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_22"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:81 %patches_superpoints_12_addr_22 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_22"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:86 %patches_superpoints_13_addr_22 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_22"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:91 %patches_superpoints_14_addr_22 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_22"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:96 %patches_superpoints_15_addr_22 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_17

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_22"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:98 %shl_ln470 = shl i8 %i, i8 2

]]></Node>
<StgValue><ssdm name="shl_ln470"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:99 %add_ln470_14 = add i8 %shl_ln470, i8 %i

]]></Node>
<StgValue><ssdm name="add_ln470_14"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:100 %zext_ln470_18 = zext i8 %add_ln470_14

]]></Node>
<StgValue><ssdm name="zext_ln470_18"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:101 %patches_superpoints_0_addr_16 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_16"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:114 %patches_superpoints_1_addr_15 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_15"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:119 %patches_superpoints_2_addr_15 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_15"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:124 %patches_superpoints_3_addr_15 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_15"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:129 %patches_superpoints_4_addr_15 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_15"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:134 %patches_superpoints_5_addr_15 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_15"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:139 %patches_superpoints_6_addr_15 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_15"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:144 %patches_superpoints_7_addr_15 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_15"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:149 %patches_superpoints_8_addr_15 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_15"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:154 %patches_superpoints_9_addr_15 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_15"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:159 %patches_superpoints_10_addr_15 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_15"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:164 %patches_superpoints_11_addr_15 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_15"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:169 %patches_superpoints_12_addr_15 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_15"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:174 %patches_superpoints_13_addr_15 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_15"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:179 %patches_superpoints_14_addr_15 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_15"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:184 %patches_superpoints_15_addr_15 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_15"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:190 %store_ln470 = store i64 %patches_superpoints_0_load, i8 %patches_superpoints_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:192 %store_ln470 = store i64 %patches_superpoints_1_load, i8 %patches_superpoints_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:194 %store_ln470 = store i64 %patches_superpoints_2_load, i8 %patches_superpoints_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:196 %store_ln470 = store i64 %patches_superpoints_3_load, i8 %patches_superpoints_3_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:198 %store_ln470 = store i64 %patches_superpoints_4_load, i8 %patches_superpoints_4_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:200 %store_ln470 = store i64 %patches_superpoints_5_load, i8 %patches_superpoints_5_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:202 %store_ln470 = store i64 %patches_superpoints_6_load, i8 %patches_superpoints_6_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:204 %store_ln470 = store i64 %patches_superpoints_7_load, i8 %patches_superpoints_7_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:206 %store_ln470 = store i64 %patches_superpoints_8_load, i8 %patches_superpoints_8_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:208 %store_ln470 = store i64 %patches_superpoints_9_load, i8 %patches_superpoints_9_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:210 %store_ln470 = store i64 %patches_superpoints_10_load, i8 %patches_superpoints_10_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:212 %store_ln470 = store i64 %patches_superpoints_11_load, i8 %patches_superpoints_11_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:214 %store_ln470 = store i64 %patches_superpoints_12_load, i8 %patches_superpoints_12_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:216 %store_ln470 = store i64 %patches_superpoints_13_load, i8 %patches_superpoints_13_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:218 %store_ln470 = store i64 %patches_superpoints_14_load, i8 %patches_superpoints_14_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:220 %store_ln470 = store i64 %patches_superpoints_15_load, i8 %patches_superpoints_15_addr_15

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:253 %patches_superpoints_0_load_6 = load i8 %patches_superpoints_0_addr_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_6"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:255 %patches_superpoints_1_load_6 = load i8 %patches_superpoints_1_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_6"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:257 %patches_superpoints_2_load_6 = load i8 %patches_superpoints_2_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_6"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:259 %patches_superpoints_3_load_6 = load i8 %patches_superpoints_3_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_6"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:261 %patches_superpoints_4_load_6 = load i8 %patches_superpoints_4_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_6"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:263 %patches_superpoints_5_load_6 = load i8 %patches_superpoints_5_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_6"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:265 %patches_superpoints_6_load_6 = load i8 %patches_superpoints_6_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_6"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:267 %patches_superpoints_7_load_6 = load i8 %patches_superpoints_7_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_6"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:269 %patches_superpoints_8_load_6 = load i8 %patches_superpoints_8_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_6"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:271 %patches_superpoints_9_load_6 = load i8 %patches_superpoints_9_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_6"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:273 %patches_superpoints_10_load_6 = load i8 %patches_superpoints_10_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_6"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:275 %patches_superpoints_11_load_6 = load i8 %patches_superpoints_11_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_6"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:277 %patches_superpoints_12_load_6 = load i8 %patches_superpoints_12_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_6"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:279 %patches_superpoints_13_load_6 = load i8 %patches_superpoints_13_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_6"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:281 %patches_superpoints_14_load_6 = load i8 %patches_superpoints_14_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_6"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:283 %patches_superpoints_15_load_6 = load i8 %patches_superpoints_15_addr_18

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_6"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:285 %patches_superpoints_0_load_7 = load i8 %patches_superpoints_0_addr_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_7"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:287 %patches_superpoints_1_load_7 = load i8 %patches_superpoints_1_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_7"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:289 %patches_superpoints_2_load_7 = load i8 %patches_superpoints_2_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_7"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:291 %patches_superpoints_3_load_7 = load i8 %patches_superpoints_3_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_7"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:293 %patches_superpoints_4_load_7 = load i8 %patches_superpoints_4_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_7"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:295 %patches_superpoints_5_load_7 = load i8 %patches_superpoints_5_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_7"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:297 %patches_superpoints_6_load_7 = load i8 %patches_superpoints_6_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_7"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:299 %patches_superpoints_7_load_7 = load i8 %patches_superpoints_7_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_7"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:301 %patches_superpoints_8_load_7 = load i8 %patches_superpoints_8_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_7"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:303 %patches_superpoints_9_load_7 = load i8 %patches_superpoints_9_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_7"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:305 %patches_superpoints_10_load_7 = load i8 %patches_superpoints_10_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_7"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:307 %patches_superpoints_11_load_7 = load i8 %patches_superpoints_11_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_7"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:309 %patches_superpoints_12_load_7 = load i8 %patches_superpoints_12_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_7"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:311 %patches_superpoints_13_load_7 = load i8 %patches_superpoints_13_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_7"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:313 %patches_superpoints_14_load_7 = load i8 %patches_superpoints_14_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_7"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:315 %patches_superpoints_15_load_7 = load i8 %patches_superpoints_15_addr_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_7"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:317 %patches_superpoints_0_load_8 = load i8 %patches_superpoints_0_addr_23

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_8"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:319 %patches_superpoints_1_load_8 = load i8 %patches_superpoints_1_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_8"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:321 %patches_superpoints_2_load_8 = load i8 %patches_superpoints_2_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_8"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:323 %patches_superpoints_3_load_8 = load i8 %patches_superpoints_3_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_8"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:325 %patches_superpoints_4_load_8 = load i8 %patches_superpoints_4_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_8"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:327 %patches_superpoints_5_load_8 = load i8 %patches_superpoints_5_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_8"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:329 %patches_superpoints_6_load_8 = load i8 %patches_superpoints_6_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_8"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:331 %patches_superpoints_7_load_8 = load i8 %patches_superpoints_7_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_8"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:333 %patches_superpoints_8_load_8 = load i8 %patches_superpoints_8_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_8"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:335 %patches_superpoints_9_load_8 = load i8 %patches_superpoints_9_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_8"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:337 %patches_superpoints_10_load_8 = load i8 %patches_superpoints_10_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_8"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:339 %patches_superpoints_11_load_8 = load i8 %patches_superpoints_11_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_8"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:341 %patches_superpoints_12_load_8 = load i8 %patches_superpoints_12_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_8"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:343 %patches_superpoints_13_load_8 = load i8 %patches_superpoints_13_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_8"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:345 %patches_superpoints_14_load_8 = load i8 %patches_superpoints_14_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_8"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:347 %patches_superpoints_15_load_8 = load i8 %patches_superpoints_15_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="935" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:102 %add_ln470_15 = add i8 %add_ln470_14, i8 1

]]></Node>
<StgValue><ssdm name="add_ln470_15"/></StgValue>
</operation>

<operation id="936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:103 %zext_ln470_19 = zext i8 %add_ln470_15

]]></Node>
<StgValue><ssdm name="zext_ln470_19"/></StgValue>
</operation>

<operation id="937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:104 %patches_superpoints_0_addr_18 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_18"/></StgValue>
</operation>

<operation id="938" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:105 %add_ln470_16 = add i8 %add_ln470_14, i8 2

]]></Node>
<StgValue><ssdm name="add_ln470_16"/></StgValue>
</operation>

<operation id="939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:106 %zext_ln470_20 = zext i8 %add_ln470_16

]]></Node>
<StgValue><ssdm name="zext_ln470_20"/></StgValue>
</operation>

<operation id="940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:107 %patches_superpoints_0_addr_20 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_20"/></StgValue>
</operation>

<operation id="941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:115 %patches_superpoints_1_addr_17 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_17"/></StgValue>
</operation>

<operation id="942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:116 %patches_superpoints_1_addr_19 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_19"/></StgValue>
</operation>

<operation id="943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:120 %patches_superpoints_2_addr_17 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_17"/></StgValue>
</operation>

<operation id="944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:121 %patches_superpoints_2_addr_19 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_19"/></StgValue>
</operation>

<operation id="945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:125 %patches_superpoints_3_addr_17 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_17"/></StgValue>
</operation>

<operation id="946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:126 %patches_superpoints_3_addr_19 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_19"/></StgValue>
</operation>

<operation id="947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:130 %patches_superpoints_4_addr_17 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_17"/></StgValue>
</operation>

<operation id="948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:131 %patches_superpoints_4_addr_19 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_19"/></StgValue>
</operation>

<operation id="949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:135 %patches_superpoints_5_addr_17 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_17"/></StgValue>
</operation>

<operation id="950" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:136 %patches_superpoints_5_addr_19 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_19"/></StgValue>
</operation>

<operation id="951" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:140 %patches_superpoints_6_addr_17 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_17"/></StgValue>
</operation>

<operation id="952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:141 %patches_superpoints_6_addr_19 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_19"/></StgValue>
</operation>

<operation id="953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:145 %patches_superpoints_7_addr_17 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_17"/></StgValue>
</operation>

<operation id="954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:146 %patches_superpoints_7_addr_19 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_19"/></StgValue>
</operation>

<operation id="955" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:150 %patches_superpoints_8_addr_17 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_17"/></StgValue>
</operation>

<operation id="956" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:151 %patches_superpoints_8_addr_19 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_19"/></StgValue>
</operation>

<operation id="957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:155 %patches_superpoints_9_addr_17 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_17"/></StgValue>
</operation>

<operation id="958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:156 %patches_superpoints_9_addr_19 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_19"/></StgValue>
</operation>

<operation id="959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:160 %patches_superpoints_10_addr_17 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_17"/></StgValue>
</operation>

<operation id="960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:161 %patches_superpoints_10_addr_19 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_19"/></StgValue>
</operation>

<operation id="961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:165 %patches_superpoints_11_addr_17 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_17"/></StgValue>
</operation>

<operation id="962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:166 %patches_superpoints_11_addr_19 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_19"/></StgValue>
</operation>

<operation id="963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:170 %patches_superpoints_12_addr_17 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_17"/></StgValue>
</operation>

<operation id="964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:171 %patches_superpoints_12_addr_19 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_19"/></StgValue>
</operation>

<operation id="965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:175 %patches_superpoints_13_addr_17 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_17"/></StgValue>
</operation>

<operation id="966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:176 %patches_superpoints_13_addr_19 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_19"/></StgValue>
</operation>

<operation id="967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:180 %patches_superpoints_14_addr_17 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_17"/></StgValue>
</operation>

<operation id="968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:181 %patches_superpoints_14_addr_19 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_19"/></StgValue>
</operation>

<operation id="969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:185 %patches_superpoints_15_addr_17 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_19

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_17"/></StgValue>
</operation>

<operation id="970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:186 %patches_superpoints_15_addr_19 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_20

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_19"/></StgValue>
</operation>

<operation id="971" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:222 %store_ln470 = store i64 %patches_superpoints_0_load_5, i8 %patches_superpoints_0_addr_18

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="972" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:224 %store_ln470 = store i64 %patches_superpoints_1_load_5, i8 %patches_superpoints_1_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="973" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:226 %store_ln470 = store i64 %patches_superpoints_2_load_5, i8 %patches_superpoints_2_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="974" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:228 %store_ln470 = store i64 %patches_superpoints_3_load_5, i8 %patches_superpoints_3_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="975" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:230 %store_ln470 = store i64 %patches_superpoints_4_load_5, i8 %patches_superpoints_4_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="976" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:232 %store_ln470 = store i64 %patches_superpoints_5_load_5, i8 %patches_superpoints_5_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="977" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:234 %store_ln470 = store i64 %patches_superpoints_6_load_5, i8 %patches_superpoints_6_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="978" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:236 %store_ln470 = store i64 %patches_superpoints_7_load_5, i8 %patches_superpoints_7_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="979" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:238 %store_ln470 = store i64 %patches_superpoints_8_load_5, i8 %patches_superpoints_8_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:240 %store_ln470 = store i64 %patches_superpoints_9_load_5, i8 %patches_superpoints_9_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:242 %store_ln470 = store i64 %patches_superpoints_10_load_5, i8 %patches_superpoints_10_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="982" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:244 %store_ln470 = store i64 %patches_superpoints_11_load_5, i8 %patches_superpoints_11_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="983" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:246 %store_ln470 = store i64 %patches_superpoints_12_load_5, i8 %patches_superpoints_12_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:248 %store_ln470 = store i64 %patches_superpoints_13_load_5, i8 %patches_superpoints_13_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="985" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:250 %store_ln470 = store i64 %patches_superpoints_14_load_5, i8 %patches_superpoints_14_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:252 %store_ln470 = store i64 %patches_superpoints_15_load_5, i8 %patches_superpoints_15_addr_17

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="987" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:254 %store_ln470 = store i64 %patches_superpoints_0_load_6, i8 %patches_superpoints_0_addr_20

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:256 %store_ln470 = store i64 %patches_superpoints_1_load_6, i8 %patches_superpoints_1_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="989" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:258 %store_ln470 = store i64 %patches_superpoints_2_load_6, i8 %patches_superpoints_2_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:260 %store_ln470 = store i64 %patches_superpoints_3_load_6, i8 %patches_superpoints_3_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="991" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:262 %store_ln470 = store i64 %patches_superpoints_4_load_6, i8 %patches_superpoints_4_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="992" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:264 %store_ln470 = store i64 %patches_superpoints_5_load_6, i8 %patches_superpoints_5_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="993" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:266 %store_ln470 = store i64 %patches_superpoints_6_load_6, i8 %patches_superpoints_6_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="994" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:268 %store_ln470 = store i64 %patches_superpoints_7_load_6, i8 %patches_superpoints_7_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="995" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:270 %store_ln470 = store i64 %patches_superpoints_8_load_6, i8 %patches_superpoints_8_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="996" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:272 %store_ln470 = store i64 %patches_superpoints_9_load_6, i8 %patches_superpoints_9_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="997" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:274 %store_ln470 = store i64 %patches_superpoints_10_load_6, i8 %patches_superpoints_10_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="998" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:276 %store_ln470 = store i64 %patches_superpoints_11_load_6, i8 %patches_superpoints_11_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="999" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:278 %store_ln470 = store i64 %patches_superpoints_12_load_6, i8 %patches_superpoints_12_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1000" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:280 %store_ln470 = store i64 %patches_superpoints_13_load_6, i8 %patches_superpoints_13_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:282 %store_ln470 = store i64 %patches_superpoints_14_load_6, i8 %patches_superpoints_14_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1002" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:284 %store_ln470 = store i64 %patches_superpoints_15_load_6, i8 %patches_superpoints_15_addr_19

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:317 %patches_superpoints_0_load_8 = load i8 %patches_superpoints_0_addr_23

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_load_8"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:319 %patches_superpoints_1_load_8 = load i8 %patches_superpoints_1_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_load_8"/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:321 %patches_superpoints_2_load_8 = load i8 %patches_superpoints_2_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_load_8"/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:323 %patches_superpoints_3_load_8 = load i8 %patches_superpoints_3_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_load_8"/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:325 %patches_superpoints_4_load_8 = load i8 %patches_superpoints_4_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_load_8"/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:327 %patches_superpoints_5_load_8 = load i8 %patches_superpoints_5_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_load_8"/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:329 %patches_superpoints_6_load_8 = load i8 %patches_superpoints_6_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_load_8"/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:331 %patches_superpoints_7_load_8 = load i8 %patches_superpoints_7_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_load_8"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:333 %patches_superpoints_8_load_8 = load i8 %patches_superpoints_8_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_load_8"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:335 %patches_superpoints_9_load_8 = load i8 %patches_superpoints_9_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_load_8"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:337 %patches_superpoints_10_load_8 = load i8 %patches_superpoints_10_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_load_8"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:339 %patches_superpoints_11_load_8 = load i8 %patches_superpoints_11_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_load_8"/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:341 %patches_superpoints_12_load_8 = load i8 %patches_superpoints_12_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_load_8"/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:343 %patches_superpoints_13_load_8 = load i8 %patches_superpoints_13_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_load_8"/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:345 %patches_superpoints_14_load_8 = load i8 %patches_superpoints_14_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_load_8"/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:347 %patches_superpoints_15_load_8 = load i8 %patches_superpoints_15_addr_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_load_8"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1019" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
arrayidx128.case.0.split:0 %specloopname_ln453 = specloopname void @_ssdm_op_SpecLoopName, void @empty_31

]]></Node>
<StgValue><ssdm name="specloopname_ln453"/></StgValue>
</operation>

<operation id="1020" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:108 %add_ln470_17 = add i8 %add_ln470_14, i8 3

]]></Node>
<StgValue><ssdm name="add_ln470_17"/></StgValue>
</operation>

<operation id="1021" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:109 %zext_ln470_21 = zext i8 %add_ln470_17

]]></Node>
<StgValue><ssdm name="zext_ln470_21"/></StgValue>
</operation>

<operation id="1022" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:110 %patches_superpoints_0_addr_22 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_22"/></StgValue>
</operation>

<operation id="1023" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx128.case.0.split:111 %add_ln470_18 = add i8 %add_ln470_14, i8 4

]]></Node>
<StgValue><ssdm name="add_ln470_18"/></StgValue>
</operation>

<operation id="1024" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="8">
<![CDATA[
arrayidx128.case.0.split:112 %zext_ln470_22 = zext i8 %add_ln470_18

]]></Node>
<StgValue><ssdm name="zext_ln470_22"/></StgValue>
</operation>

<operation id="1025" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:113 %patches_superpoints_0_addr_24 = getelementptr i64 %patches_superpoints_0, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_0_addr_24"/></StgValue>
</operation>

<operation id="1026" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:117 %patches_superpoints_1_addr_21 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_21"/></StgValue>
</operation>

<operation id="1027" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:118 %patches_superpoints_1_addr_23 = getelementptr i64 %patches_superpoints_1, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_1_addr_23"/></StgValue>
</operation>

<operation id="1028" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:122 %patches_superpoints_2_addr_21 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_21"/></StgValue>
</operation>

<operation id="1029" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:123 %patches_superpoints_2_addr_23 = getelementptr i64 %patches_superpoints_2, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_2_addr_23"/></StgValue>
</operation>

<operation id="1030" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:127 %patches_superpoints_3_addr_21 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_21"/></StgValue>
</operation>

<operation id="1031" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:128 %patches_superpoints_3_addr_23 = getelementptr i64 %patches_superpoints_3, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_3_addr_23"/></StgValue>
</operation>

<operation id="1032" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:132 %patches_superpoints_4_addr_21 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_21"/></StgValue>
</operation>

<operation id="1033" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:133 %patches_superpoints_4_addr_23 = getelementptr i64 %patches_superpoints_4, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_4_addr_23"/></StgValue>
</operation>

<operation id="1034" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:137 %patches_superpoints_5_addr_21 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_21"/></StgValue>
</operation>

<operation id="1035" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:138 %patches_superpoints_5_addr_23 = getelementptr i64 %patches_superpoints_5, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_5_addr_23"/></StgValue>
</operation>

<operation id="1036" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:142 %patches_superpoints_6_addr_21 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_21"/></StgValue>
</operation>

<operation id="1037" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:143 %patches_superpoints_6_addr_23 = getelementptr i64 %patches_superpoints_6, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_6_addr_23"/></StgValue>
</operation>

<operation id="1038" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:147 %patches_superpoints_7_addr_21 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_21"/></StgValue>
</operation>

<operation id="1039" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:148 %patches_superpoints_7_addr_23 = getelementptr i64 %patches_superpoints_7, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_7_addr_23"/></StgValue>
</operation>

<operation id="1040" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:152 %patches_superpoints_8_addr_21 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_21"/></StgValue>
</operation>

<operation id="1041" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:153 %patches_superpoints_8_addr_23 = getelementptr i64 %patches_superpoints_8, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_8_addr_23"/></StgValue>
</operation>

<operation id="1042" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:157 %patches_superpoints_9_addr_21 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_21"/></StgValue>
</operation>

<operation id="1043" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:158 %patches_superpoints_9_addr_23 = getelementptr i64 %patches_superpoints_9, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_9_addr_23"/></StgValue>
</operation>

<operation id="1044" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:162 %patches_superpoints_10_addr_21 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_21"/></StgValue>
</operation>

<operation id="1045" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:163 %patches_superpoints_10_addr_23 = getelementptr i64 %patches_superpoints_10, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_10_addr_23"/></StgValue>
</operation>

<operation id="1046" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:167 %patches_superpoints_11_addr_21 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_21"/></StgValue>
</operation>

<operation id="1047" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:168 %patches_superpoints_11_addr_23 = getelementptr i64 %patches_superpoints_11, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_11_addr_23"/></StgValue>
</operation>

<operation id="1048" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:172 %patches_superpoints_12_addr_21 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_21"/></StgValue>
</operation>

<operation id="1049" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:173 %patches_superpoints_12_addr_23 = getelementptr i64 %patches_superpoints_12, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_12_addr_23"/></StgValue>
</operation>

<operation id="1050" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:177 %patches_superpoints_13_addr_21 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_21"/></StgValue>
</operation>

<operation id="1051" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:178 %patches_superpoints_13_addr_23 = getelementptr i64 %patches_superpoints_13, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_13_addr_23"/></StgValue>
</operation>

<operation id="1052" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:182 %patches_superpoints_14_addr_21 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_21"/></StgValue>
</operation>

<operation id="1053" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:183 %patches_superpoints_14_addr_23 = getelementptr i64 %patches_superpoints_14, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_14_addr_23"/></StgValue>
</operation>

<operation id="1054" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:187 %patches_superpoints_15_addr_21 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_21

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_21"/></StgValue>
</operation>

<operation id="1055" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="8" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx128.case.0.split:188 %patches_superpoints_15_addr_23 = getelementptr i64 %patches_superpoints_15, i64 0, i64 %zext_ln470_22

]]></Node>
<StgValue><ssdm name="patches_superpoints_15_addr_23"/></StgValue>
</operation>

<operation id="1056" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:286 %store_ln470 = store i64 %patches_superpoints_0_load_7, i8 %patches_superpoints_0_addr_22

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1057" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:288 %store_ln470 = store i64 %patches_superpoints_1_load_7, i8 %patches_superpoints_1_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1058" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:290 %store_ln470 = store i64 %patches_superpoints_2_load_7, i8 %patches_superpoints_2_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1059" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:292 %store_ln470 = store i64 %patches_superpoints_3_load_7, i8 %patches_superpoints_3_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1060" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:294 %store_ln470 = store i64 %patches_superpoints_4_load_7, i8 %patches_superpoints_4_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1061" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:296 %store_ln470 = store i64 %patches_superpoints_5_load_7, i8 %patches_superpoints_5_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1062" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:298 %store_ln470 = store i64 %patches_superpoints_6_load_7, i8 %patches_superpoints_6_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1063" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:300 %store_ln470 = store i64 %patches_superpoints_7_load_7, i8 %patches_superpoints_7_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1064" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:302 %store_ln470 = store i64 %patches_superpoints_8_load_7, i8 %patches_superpoints_8_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1065" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:304 %store_ln470 = store i64 %patches_superpoints_9_load_7, i8 %patches_superpoints_9_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1066" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:306 %store_ln470 = store i64 %patches_superpoints_10_load_7, i8 %patches_superpoints_10_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1067" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:308 %store_ln470 = store i64 %patches_superpoints_11_load_7, i8 %patches_superpoints_11_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1068" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:310 %store_ln470 = store i64 %patches_superpoints_12_load_7, i8 %patches_superpoints_12_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1069" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:312 %store_ln470 = store i64 %patches_superpoints_13_load_7, i8 %patches_superpoints_13_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1070" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:314 %store_ln470 = store i64 %patches_superpoints_14_load_7, i8 %patches_superpoints_14_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1071" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:316 %store_ln470 = store i64 %patches_superpoints_15_load_7, i8 %patches_superpoints_15_addr_21

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1072" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:318 %store_ln470 = store i64 %patches_superpoints_0_load_8, i8 %patches_superpoints_0_addr_24

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1073" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:320 %store_ln470 = store i64 %patches_superpoints_1_load_8, i8 %patches_superpoints_1_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1074" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:322 %store_ln470 = store i64 %patches_superpoints_2_load_8, i8 %patches_superpoints_2_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1075" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:324 %store_ln470 = store i64 %patches_superpoints_3_load_8, i8 %patches_superpoints_3_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1076" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:326 %store_ln470 = store i64 %patches_superpoints_4_load_8, i8 %patches_superpoints_4_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1077" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:328 %store_ln470 = store i64 %patches_superpoints_5_load_8, i8 %patches_superpoints_5_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1078" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:330 %store_ln470 = store i64 %patches_superpoints_6_load_8, i8 %patches_superpoints_6_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1079" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:332 %store_ln470 = store i64 %patches_superpoints_7_load_8, i8 %patches_superpoints_7_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1080" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:334 %store_ln470 = store i64 %patches_superpoints_8_load_8, i8 %patches_superpoints_8_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1081" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:336 %store_ln470 = store i64 %patches_superpoints_9_load_8, i8 %patches_superpoints_9_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1082" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:338 %store_ln470 = store i64 %patches_superpoints_10_load_8, i8 %patches_superpoints_10_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1083" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:340 %store_ln470 = store i64 %patches_superpoints_11_load_8, i8 %patches_superpoints_11_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1084" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:342 %store_ln470 = store i64 %patches_superpoints_12_load_8, i8 %patches_superpoints_12_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1085" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:344 %store_ln470 = store i64 %patches_superpoints_13_load_8, i8 %patches_superpoints_13_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1086" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:346 %store_ln470 = store i64 %patches_superpoints_14_load_8, i8 %patches_superpoints_14_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1087" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="64" op_1_bw="8" op_2_bw="0">
<![CDATA[
arrayidx128.case.0.split:348 %store_ln470 = store i64 %patches_superpoints_15_load_8, i8 %patches_superpoints_15_addr_23

]]></Node>
<StgValue><ssdm name="store_ln470"/></StgValue>
</operation>

<operation id="1088" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
arrayidx128.case.0.split:830 %br_ln0 = br void %arrayidx128.case.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop66:0 %empty_115 = phi i7 0, void %._crit_edge.loopexit, i7 %empty_116, void %.exit

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop66:1 %empty_116 = add i7 %empty_115, i7 1

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop66:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop66:3 %exitcond6737 = icmp_eq  i7 %empty_115, i7 80

]]></Node>
<StgValue><ssdm name="exitcond6737"/></StgValue>
</operation>

<operation id="1093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop66:4 %empty_117 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 80, i64 80, i64 80

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="1094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop66:5 %br_ln0 = br i1 %exitcond6737, void %memset.loop66.split, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0" op_4_bw="7" op_5_bw="0" op_6_bw="7" op_7_bw="0" op_8_bw="7" op_9_bw="0" op_10_bw="7" op_11_bw="0" op_12_bw="7" op_13_bw="0" op_14_bw="7" op_15_bw="0" op_16_bw="7" op_17_bw="0" op_18_bw="7" op_19_bw="0" op_20_bw="7" op_21_bw="0" op_22_bw="7" op_23_bw="0" op_24_bw="7" op_25_bw="0" op_26_bw="7" op_27_bw="0" op_28_bw="7" op_29_bw="0" op_30_bw="7" op_31_bw="0">
<![CDATA[
memset.loop66.split:0 %switch_ln0 = switch i7 %empty_115, void %.case.0, i7 15, void %.case.15, i7 1, void %.case.1, i7 2, void %.case.2, i7 3, void %.case.3, i7 4, void %.case.4, i7 5, void %.case.5, i7 6, void %.case.6, i7 7, void %.case.7, i7 8, void %.case.8, i7 9, void %.case.9, i7 10, void %.case.10, i7 11, void %.case.11, i7 12, void %.case.12, i7 13, void %.case.13, i7 14, void %.case.14

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="1096" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.14:0 %store_ln0 = store i64 0, i8 %patches_superpoints_14_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
.case.14:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1098" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.13:0 %store_ln0 = store i64 0, i8 %patches_superpoints_13_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
.case.13:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1100" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.12:0 %store_ln0 = store i64 0, i8 %patches_superpoints_12_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
.case.12:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1102" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.11:0 %store_ln0 = store i64 0, i8 %patches_superpoints_11_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
.case.11:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1104" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.10:0 %store_ln0 = store i64 0, i8 %patches_superpoints_10_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
.case.10:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1106" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.9:0 %store_ln0 = store i64 0, i8 %patches_superpoints_9_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
.case.9:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1108" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.8:0 %store_ln0 = store i64 0, i8 %patches_superpoints_8_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="0">
<![CDATA[
.case.8:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1110" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.7:0 %store_ln0 = store i64 0, i8 %patches_superpoints_7_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="0">
<![CDATA[
.case.7:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1112" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.6:0 %store_ln0 = store i64 0, i8 %patches_superpoints_6_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="0">
<![CDATA[
.case.6:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1114" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.5:0 %store_ln0 = store i64 0, i8 %patches_superpoints_5_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="0">
<![CDATA[
.case.5:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.4:0 %store_ln0 = store i64 0, i8 %patches_superpoints_4_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="0">
<![CDATA[
.case.4:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.3:0 %store_ln0 = store i64 0, i8 %patches_superpoints_3_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="0">
<![CDATA[
.case.3:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.2:0 %store_ln0 = store i64 0, i8 %patches_superpoints_2_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="0">
<![CDATA[
.case.2:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.1:0 %store_ln0 = store i64 0, i8 %patches_superpoints_1_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0">
<![CDATA[
.case.1:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.15:0 %store_ln0 = store i64 0, i8 %patches_superpoints_15_addr_24

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="0">
<![CDATA[
.case.15:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="!15"/>
<literal name="empty_115" val="!1"/>
<literal name="empty_115" val="!2"/>
<literal name="empty_115" val="!3"/>
<literal name="empty_115" val="!4"/>
<literal name="empty_115" val="!5"/>
<literal name="empty_115" val="!6"/>
<literal name="empty_115" val="!7"/>
<literal name="empty_115" val="!8"/>
<literal name="empty_115" val="!9"/>
<literal name="empty_115" val="!10"/>
<literal name="empty_115" val="!11"/>
<literal name="empty_115" val="!12"/>
<literal name="empty_115" val="!13"/>
<literal name="empty_115" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="64" op_1_bw="8">
<![CDATA[
.case.0:0 %store_ln0 = store i64 0, i8 %patches_superpoints_0_addr_25

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
<literal name="empty_115" val="!15"/>
<literal name="empty_115" val="!1"/>
<literal name="empty_115" val="!2"/>
<literal name="empty_115" val="!3"/>
<literal name="empty_115" val="!4"/>
<literal name="empty_115" val="!5"/>
<literal name="empty_115" val="!6"/>
<literal name="empty_115" val="!7"/>
<literal name="empty_115" val="!8"/>
<literal name="empty_115" val="!9"/>
<literal name="empty_115" val="!10"/>
<literal name="empty_115" val="!11"/>
<literal name="empty_115" val="!12"/>
<literal name="empty_115" val="!13"/>
<literal name="empty_115" val="!14"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="0">
<![CDATA[
.case.0:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond6737" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0">
<![CDATA[
.exit:0 %br_ln0 = br void %memset.loop66

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.preheader:0 %patches_parameters_addr_4 = getelementptr i32 %patches_parameters, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="patches_parameters_addr_4"/></StgValue>
</operation>

<operation id="1130" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.preheader:1 %patches_parameters1_addr_4 = getelementptr i32 %patches_parameters1, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="patches_parameters1_addr_4"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.preheader:2 %patches_parameters2_addr_4 = getelementptr i32 %patches_parameters2, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="patches_parameters2_addr_4"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.preheader:3 %patches_parameters3_addr_4 = getelementptr i32 %patches_parameters3, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="patches_parameters3_addr_4"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.preheader:4 %patches_parameters4_addr_4 = getelementptr i32 %patches_parameters4, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="patches_parameters4_addr_4"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop.preheader:5 %patches_parameters5_addr_6 = getelementptr i32 %patches_parameters5, i64 0, i64 %zext_ln503

]]></Node>
<StgValue><ssdm name="patches_parameters5_addr_6"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:6 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
memset.loop:0 %empty_118 = phi i7 %empty_119, void %memset.loop.split211, i7 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="empty_118"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:1 %empty_119 = add i7 %empty_118, i7 1

]]></Node>
<StgValue><ssdm name="empty_119"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
memset.loop:3 %exitcond36 = icmp_eq  i7 %empty_118, i7 120

]]></Node>
<StgValue><ssdm name="exitcond36"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:4 %empty_120 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 120, i64 120, i64 120

]]></Node>
<StgValue><ssdm name="empty_120"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:5 %br_ln0 = br i1 %exitcond36, void %memset.loop.split, void %split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="3" op_0_bw="7">
<![CDATA[
memset.loop.split:0 %empty_121 = trunc i7 %empty_118

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
memset.loop.split:1 %switch_ln0 = switch i3 %empty_121, void %branch5, i3 0, void %branch0, i3 1, void %branch1, i3 2, void %branch2, i3 3, void %branch3, i3 4, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0 %store_ln503 = store i32 0, i5 %patches_parameters4_addr_4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln0 = br void %memset.loop.split211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0 %store_ln503 = store i32 0, i5 %patches_parameters3_addr_4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln0 = br void %memset.loop.split211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0 %store_ln503 = store i32 0, i5 %patches_parameters2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln0 = br void %memset.loop.split211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0 %store_ln503 = store i32 0, i5 %patches_parameters1_addr_4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln0 = br void %memset.loop.split211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0 %store_ln503 = store i32 0, i5 %patches_parameters_addr_4

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln0 = br void %memset.loop.split211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="!0"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!2"/>
<literal name="empty_121" val="!3"/>
<literal name="empty_121" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:0 %store_ln503 = store i32 0, i5 %patches_parameters5_addr_6

]]></Node>
<StgValue><ssdm name="store_ln503"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
<literal name="empty_121" val="!0"/>
<literal name="empty_121" val="!1"/>
<literal name="empty_121" val="!2"/>
<literal name="empty_121" val="!3"/>
<literal name="empty_121" val="!4"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln0 = br void %memset.loop.split211

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split211:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1157" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
split:0 %write_ln509 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %n_patches, i8 %sub

]]></Node>
<StgValue><ssdm name="write_ln509"/></StgValue>
</operation>

<operation id="1158" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln444" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="0">
<![CDATA[
split:1 %br_ln510 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln510"/></StgValue>
</operation>

<operation id="1159" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln510 = ret

]]></Node>
<StgValue><ssdm name="ret_ln510"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
