/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.41
Hash     : bc61616
Date     : Apr 25 2024
Type     : Engineering
Log Time   : Thu Apr 25 10:05:08 2024 GMT
/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.41
Hash     : bc61616
Date     : Apr 25 2024
Type     : Engineering
Log Time   : Thu Apr 25 10:05:08 2024 GMT

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)


-- Executing script file `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/murax/run_1/synth_1_1/analysis/murax_analyzer.cmd' --

1. Executing Verilog-2005 frontend: /nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
Parsing SystemVerilog input from `/nfs_eda_sw/softwares/Raptor/instl_dir/04_25_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v' to AST representation.
Generating RTLIL representation for module `\BOOT_CLOCK'.
Generating RTLIL representation for module `\CARRY'.
Generating RTLIL representation for module `\CLK_BUF'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DSP19X2'.
Generating RTLIL representation for module `\DSP38'.
Generating RTLIL representation for module `\FIFO18KX2'.
Generating RTLIL representation for module `\FIFO36K'.
Generating RTLIL representation for module `\I_BUF_DS'.
Generating RTLIL representation for module `\I_BUF'.
Generating RTLIL representation for module `\I_DDR'.
Generating RTLIL representation for module `\I_DELAY'.
Generating RTLIL representation for module `\I_SERDES'.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\O_BUF_DS'.
Generating RTLIL representation for module `\O_BUFT_DS'.
Generating RTLIL representation for module `\O_BUFT'.
Generating RTLIL representation for module `\O_BUF'.
Generating RTLIL representation for module `\O_DDR'.
Generating RTLIL representation for module `\O_DELAY'.
Generating RTLIL representation for module `\O_SERDES_CLK'.
Generating RTLIL representation for module `\O_SERDES'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_M'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AHB_S'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M0'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_AXI_M1'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_DMA'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_IRQ'.
Generating RTLIL representation for module `\SOC_FPGA_INTF_JTAG'.
Generating RTLIL representation for module `\SOC_FPGA_TEMPERATURE'.
Generating RTLIL representation for module `\TDP_RAM18KX2'.
Generating RTLIL representation for module `\TDP_RAM36K'.
Generating RTLIL representation for module `\LATCH'.
Generating RTLIL representation for module `\LATCHN'.
Generating RTLIL representation for module `\LATCHR'.
Generating RTLIL representation for module `\LATCHS'.
Generating RTLIL representation for module `\LATCHNR'.
Generating RTLIL representation for module `\LATCHNS'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/Murax.v' to AST representation.
Generating RTLIL representation for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC_1'.
Generating RTLIL representation for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlRx'.
Generating RTLIL representation for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\UartCtrl'.
Generating RTLIL representation for module `\StreamFifo'.
Generating RTLIL representation for module `\Prescaler'.
Generating RTLIL representation for module `\Timer'.
Generating RTLIL representation for module `\InterruptCtrl'.
Generating RTLIL representation for module `\BufferCC_2'.
Generating RTLIL representation for module `\MuraxMasterArbiter'.
Generating RTLIL representation for module `\VexRiscv'.
Generating RTLIL representation for module `\JtagBridge'.
Generating RTLIL representation for module `\SystemDebugger'.
Generating RTLIL representation for module `\MuraxSimpleBusRam'.
Generating RTLIL representation for module `\MuraxSimpleBusToApbBridge'.
Generating RTLIL representation for module `\Apb3Gpio'.
Generating RTLIL representation for module `\Apb3UartCtrl'.
Generating RTLIL representation for module `\MuraxApb3Timer'.
Generating RTLIL representation for module `\Apb3Decoder'.
Generating RTLIL representation for module `\Apb3Router'.
Generating RTLIL representation for module `\Murax'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v
Parsing Verilog input from `/nfs_scratch/scratch/CompilerValidation/abdul_hameed/24apr/Jira_Testcase/EDA-2752/./rtl/murax_symbiflow.v' to AST representation.
Generating RTLIL representation for module `\murax_symbiflow'.
Successfully finished Verilog frontend.

-- Running command `hierarchy -top murax_symbiflow' --

4. Executing HIERARCHY pass (managing design hierarchy).

4.1. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2

4.2. Analyzing design hierarchy..
Top module:  \murax_symbiflow
Used module:     \Murax
Used module:         \Apb3Router
Used module:         \Apb3Decoder
Used module:         \MuraxApb3Timer
Used module:             \InterruptCtrl
Used module:             \Timer
Used module:             \Prescaler
Used module:         \Apb3UartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \Apb3Gpio
Used module:         \MuraxSimpleBusToApbBridge
Used module:         \MuraxSimpleBusRam
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:         \MuraxMasterArbiter
Used module:         \BufferCC_2
Removed 0 unused modules.
Module murax_symbiflow directly or indirectly displays text -> setting "keep" attribute.
Module Murax directly or indirectly displays text -> setting "keep" attribute.
Module VexRiscv directly or indirectly displays text -> setting "keep" attribute.
Warning: Resizing cell port murax_symbiflow.murax.io_asyncReset from 32 bits to 1 bits.

Dumping file hier_info.json ...
 Process module "Apb3Decoder"
 Process module "Apb3Gpio"
 Process module "Apb3Router"
 Process module "Apb3UartCtrl"
 Process module "BufferCC"
 Process module "BufferCC_1"
 Process module "BufferCC_2"
 Process module "FlowCCByToggle"
 Process module "InterruptCtrl"
 Process module "JtagBridge"
 Process module "Murax"
 Process module "MuraxApb3Timer"
 Process module "MuraxMasterArbiter"
 Process module "MuraxSimpleBusRam"
 Process module "MuraxSimpleBusToApbBridge"
 Process module "Prescaler"
 Process module "StreamFifo"
 Process module "SystemDebugger"
 Process module "Timer"
 Process module "UartCtrl"
 Process module "UartCtrlRx"
 Process module "UartCtrlTx"
 Process module "VexRiscv"
Dumping file port_info.json ...

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 2152ba8878, CPU: user 0.18s system 0.02s, MEM: 23.40 MB peak
Yosys 0.38 (git sha1 24ed610c2, gcc 11.2.1 -fPIC -Os)
Time spent: 93% 6x read_verilog (0 sec), 4% 1x analyze (0 sec), ...
