verilog xil_defaultlib --include "../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" --include "../../../../OV7670_VGA.srcs/sources_1/bd/design_1/ipshared/4fba" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
