Vivado Simulator 2014.2
Copyright 1986-1999, 2001-2014 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2014.2/bin/unwrapped/win64.o/xelab.exe --debug typical --relax -L xil_defaultlib -L secureip --snapshot Count_sim_behav --prj H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.sim/sim_1/behav/Count_sim.prj xil_defaultlib.Count_sim 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/Vivado/2014.2/data/verilog/src/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sources_1/imports/lab6sources/memutils.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sources_1/new/ReadOnlyMem.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sources_1/new/Counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "H:/School/Spring2015/EECS443/project_9/proj_9/proj_9.srcs/sim_1/imports/project_9/simulation.vhd" into library xil_defaultlib
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.mem_utils
Compiling package std.textio
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.ReadOnlyMem [readonlymem_default]
Compiling architecture behavioral of entity xil_defaultlib.count_sim
Built simulation snapshot Count_sim_behav
