---------------------------------------------------------
Input and output vectors:
---------------------------------------------------------

Name			| Direction		| Number of data 			| Data representation

minres_data			 	| Input         | MINRES_DATA_IN_LENGTH=5 			|data type "data_t_minres_data_in" is floating-point single precision (32 bits)
block			 	| Input         | BLOCK_IN_LENGTH=849 			|data type "data_t_block_in" is floating-point single precision (32 bits)
out_block			 	| Input         | OUT_BLOCK_IN_LENGTH=66 			|data type "data_t_out_block_in" is floating-point single precision (32 bits)
x_in			 	| Input         | X_IN_IN_LENGTH=414 			|data type "data_t_x_in_in" is floating-point single precision (32 bits)
y_out			 	| Output         | Y_OUT_OUT_LENGTH=414 			|data type "data_t_y_out_in" is floating-point single precision (32 bits)


---------------------------------------------------------
IP design C/RTL test(s): input and output vectors has been mapped into a virtual memory at the following addresses:
(the virtual memory is used by foo_test.cpp)
---------------------------------------------------------

Name			| Base address in Byte

minres_data			 	| 0x00000000 <- 0
block			 	| 0x00000014 <- (MINRES_DATA_IN_LENGTH)*4
out_block			 	| 0x00000D58 <- (MINRES_DATA_IN_LENGTH+BLOCK_IN_LENGTH)*4
x_in			 	| 0x00000E60 <- (MINRES_DATA_IN_LENGTH+BLOCK_IN_LENGTH+OUT_BLOCK_IN_LENGTH)*4
y_out			 	| 0x000014D8 <- (MINRES_DATA_IN_LENGTH+BLOCK_IN_LENGTH+OUT_BLOCK_IN_LENGTH+X_IN_IN_LENGTH)*4


---------------------------------------------------------
IP build report: my_project0
----------------------------------------------------------


Timing:
------------------------

* IP
   target clock period (ns): 6.00
   estimated clock period (ns): 8.51

	* User function
	   target clock period (ns): 6.00
	   estimated clock period (ns): 8.51

WARNING: Time constraints might NOT be met during IP prototyping. You might increase clock target period to met time constraints.


Latency:
------------------------

* IP
   latency (clock cycles): 0
   latency (us): 0.0

	* User function
	   latency (clock cycles): 0
	   latency (us): 0.0


Resource utilization:
------------------------

* IP
   BRAM_18K: 55 (19%) used out off 280 available.
   DSP48E: 43 (19%) used out off 220 available.
   FF: 21750 (20%) used out off 106400 available.
   LUT: 22903 (43%) used out off 53200 available.

	* User function
	   BRAM_18K: 44 (15%) used out off 280 available.
	   DSP48E: 43 (19%) used out off 220 available.
	   FF: 19399 (18%) used out off 106400 available.
	   LUT: 20196 (37%) used out off 53200 available.

NOTE: IP design performance might be enhanced by adding directives from Vivado_HLS GUI interface. Run "tclapp::icl::protoip::ip_design_build_debug" to open my_project0 with Vivado_HLS GUI interface.
