<!doctype html>
<html>
<head>
<title>QOS_CTRL (DDR_QOS_CTRL) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_qos_ctrl.html")>DDR_QOS_CTRL Module</a> &gt; QOS_CTRL (DDR_QOS_CTRL) Register</p><h1>QOS_CTRL (DDR_QOS_CTRL) Register</h1>
<h2>QOS_CTRL (DDR_QOS_CTRL) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>QOS_CTRL</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD090004 (DDR_QOS_CTRL)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00400000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>Set Port Type Register</td></tr>
</table>
<p></p>
<h2>QOS_CTRL (DDR_QOS_CTRL) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31:23</td><td class="tooltip grayback">raz<span class="tooltiptext">Read as zero</span></td><td class="hex grayback">0x0</td><td class=grayback>Reserved for future use</td></tr>
<tr valign=top><td>APB_ERR_RES</td><td class="center">22</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x1</td><td>When an APB (register) access occurs to an unimplemented space (there is no register at that location), the resulting pslverr will be:<br/>0: pslverr = 1'b0<br/>1: pslverr = 1'b1<br/>There is also a maskable interrupt , "INV_APB" that could be asserted, independent of what option is selected here.</td></tr>
<tr valign=top><td>PORT5_WR_CTRL</td><td class="center">21</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 5 QoS throttle Control on Write channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT5_HPR_CTRL</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 5 QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT5_LPR_CTRL</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 5 QoS throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT4_WR_CTRL</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 4 QoS throttle Control on Write channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT4_HPR_CTRL</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 4 QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT4_LPR_CTRL</td><td class="center">16</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 4 QoS throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT3_WR_CTRL</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 3 QoS throttle Control on Write channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT3_HPR_CTRL</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 3 QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT3_LPR_CTRL</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 3 QoS throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT2_WR_CTRL</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 2 QoS throttle Control on Write channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT2B_HPR_CTRL</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 2 Blue Queue QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT2B_LPR_CTRL</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 2 Blue Queue throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT2R_HPR_CTRL</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 2 Red Queue QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT2R_LPR_CTRL</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 2 Red Queue QoS throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT1_WR_CTRL</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 1 QoS throttle Control on Write channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT1B_HPR_CTRL</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 1 Blue Queue throttle QoS Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT1B_LPR_CTRL</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 1 Blue Queue throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT1R_HPR_CTRL</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 1 Red Queue QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT1R_LPR_CTRL</td><td class="center"> 3</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 1 Red Queue QoS throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT0_WR_CTRL</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 0 QoS throttle Control on Write channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT0_HPR_CTRL</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 0 QoS throttle Control on Read HPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
<tr valign=top><td>PORT0_LPR_CTRL</td><td class="center"> 0</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Port 0 QoS throttle Control on Read LPR channel<br/>0 - Disable<br/>1 - Enable</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>