// Seed: 1060285969
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    input id_1,
    input logic id_2
);
  type_5(
      id_1 == id_0, id_0, id_2
  );
endmodule
