{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692882919457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692882919458 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 15:15:19 2023 " "Processing started: Thu Aug 24 15:15:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692882919458 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882919458 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882919458 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692882919902 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692882919902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_code_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_code_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_code_converter " "Found entity 1: bcd_code_converter" {  } { { "bcd_code_converter.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/bcd_code_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692882926794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_driver.v(63) " "Verilog HDL information at vga_driver.v(63): always construct contains both blocking and non-blocking assignments" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 63 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692882926795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692882926796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_LITE_Golden_Top.v 1 1 " "Found 1 design units, including 1 entities, in source file DE10_LITE_Golden_Top.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_LITE_Golden_Top " "Found entity 1: DE10_LITE_Golden_Top" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692882926798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_test.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692882926799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0 " "Found entity 1: pll0" {  } { { "pll0.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692882926801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926801 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_LITE_Golden_Top " "Elaborating entity \"DE10_LITE_Golden_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692882926939 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0_debouncing_state DE10_LITE_Golden_Top.v(184) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(184): variable \"key0_debouncing_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 184 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926941 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY DE10_LITE_Golden_Top.v(185) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(185): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 185 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926941 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0_state DE10_LITE_Golden_Top.v(186) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(186): variable \"key0_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926941 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0_debounce_counter DE10_LITE_Golden_Top.v(192) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(192): variable \"key0_debounce_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 192 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key0_debounce_counter DE10_LITE_Golden_Top.v(197) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(197): variable \"key0_debounce_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 197 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE10_LITE_Golden_Top.v(197) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(197): truncated value with size 32 to match size of target (16)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1_debouncing_state DE10_LITE_Golden_Top.v(200) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(200): variable \"key1_debouncing_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 200 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "KEY DE10_LITE_Golden_Top.v(201) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(201): variable \"KEY\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 201 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1_state DE10_LITE_Golden_Top.v(202) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(202): variable \"key1_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 202 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1_debounce_counter DE10_LITE_Golden_Top.v(208) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(208): variable \"key1_debounce_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 208 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926942 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "key1_debounce_counter DE10_LITE_Golden_Top.v(213) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(213): variable \"key1_debounce_counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1692882926943 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE10_LITE_Golden_Top.v(213) " "Verilog HDL assignment warning at DE10_LITE_Golden_Top.v(213): truncated value with size 32 to match size of target (16)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882926943 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key0_state DE10_LITE_Golden_Top.v(183) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(183): inferring latch(es) for variable \"key0_state\", which holds its previous value in one or more paths through the always construct" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692882926943 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key0_debouncing_state DE10_LITE_Golden_Top.v(183) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(183): inferring latch(es) for variable \"key0_debouncing_state\", which holds its previous value in one or more paths through the always construct" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692882926943 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key1_state DE10_LITE_Golden_Top.v(183) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(183): inferring latch(es) for variable \"key1_state\", which holds its previous value in one or more paths through the always construct" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692882926943 "|DE10_LITE_Golden_Top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "key1_debouncing_state DE10_LITE_Golden_Top.v(183) " "Verilog HDL Always Construct warning at DE10_LITE_Golden_Top.v(183): inferring latch(es) for variable \"key1_debouncing_state\", which holds its previous value in one or more paths through the always construct" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 183 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1692882926943 "|DE10_LITE_Golden_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key1_debouncing_state DE10_LITE_Golden_Top.v(208) " "Inferred latch for \"key1_debouncing_state\" at DE10_LITE_Golden_Top.v(208)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926945 "|DE10_LITE_Golden_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key1_state DE10_LITE_Golden_Top.v(208) " "Inferred latch for \"key1_state\" at DE10_LITE_Golden_Top.v(208)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 208 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926945 "|DE10_LITE_Golden_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key0_debouncing_state DE10_LITE_Golden_Top.v(192) " "Inferred latch for \"key0_debouncing_state\" at DE10_LITE_Golden_Top.v(192)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926946 "|DE10_LITE_Golden_Top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "key0_state DE10_LITE_Golden_Top.v(192) " "Inferred latch for \"key0_state\" at DE10_LITE_Golden_Top.v(192)" {  } { { "DE10_LITE_Golden_Top.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 192 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882926946 "|DE10_LITE_Golden_Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_code_converter bcd_code_converter:bcc_red " "Elaborating entity \"bcd_code_converter\" for hierarchy \"bcd_code_converter:bcc_red\"" {  } { { "DE10_LITE_Golden_Top.v" "bcc_red" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692882926957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0 pll0:VGA_CLK1_40 " "Elaborating entity \"pll0\" for hierarchy \"pll0:VGA_CLK1_40\"" {  } { { "DE10_LITE_Golden_Top.v" "VGA_CLK1_40" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692882926972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll0:VGA_CLK1_40\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll0:VGA_CLK1_40\|altpll:altpll_component\"" {  } { { "pll0.v" "altpll_component" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692882927034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll0:VGA_CLK1_40\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll0:VGA_CLK1_40\|altpll:altpll_component\"" {  } { { "pll0.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692882927037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll0:VGA_CLK1_40\|altpll:altpll_component " "Instantiated megafunction \"pll0:VGA_CLK1_40\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll0 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692882927037 ""}  } { { "pll0.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/pll0.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692882927037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll0_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll0_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll0_altpll " "Found entity 1: pll0_altpll" {  } { { "db/pll0_altpll.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/db/pll0_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692882927118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882927118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll0_altpll pll0:VGA_CLK1_40\|altpll:altpll_component\|pll0_altpll:auto_generated " "Elaborating entity \"pll0_altpll\" for hierarchy \"pll0:VGA_CLK1_40\|altpll:altpll_component\|pll0_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/chaitanya/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692882927119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:vga_handler " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:vga_handler\"" {  } { { "DE10_LITE_Golden_Top.v" "vga_handler" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692882927122 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(75) " "Verilog HDL assignment warning at vga_driver.v(75): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(79) " "Verilog HDL assignment warning at vga_driver.v(79): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(83) " "Verilog HDL assignment warning at vga_driver.v(83): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(90) " "Verilog HDL assignment warning at vga_driver.v(90): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(92) " "Verilog HDL assignment warning at vga_driver.v(92): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(105) " "Verilog HDL assignment warning at vga_driver.v(105): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(109) " "Verilog HDL assignment warning at vga_driver.v(109): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(113) " "Verilog HDL assignment warning at vga_driver.v(113): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(120) " "Verilog HDL assignment warning at vga_driver.v(120): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(122) " "Verilog HDL assignment warning at vga_driver.v(122): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(135) " "Verilog HDL assignment warning at vga_driver.v(135): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(139) " "Verilog HDL assignment warning at vga_driver.v(139): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(143) " "Verilog HDL assignment warning at vga_driver.v(143): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(150) " "Verilog HDL assignment warning at vga_driver.v(150): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(152) " "Verilog HDL assignment warning at vga_driver.v(152): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(161) " "Verilog HDL assignment warning at vga_driver.v(161): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(169) " "Verilog HDL assignment warning at vga_driver.v(169): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(177) " "Verilog HDL assignment warning at vga_driver.v(177): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_driver.v(192) " "Verilog HDL assignment warning at vga_driver.v(192): truncated value with size 32 to match size of target (10)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_driver.v(195) " "Verilog HDL assignment warning at vga_driver.v(195): truncated value with size 32 to match size of target (11)" {  } { { "vga_driver.v" "" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692882927126 "|DE10_LITE_Golden_Top|vga_driver:vga_handler"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[9\] LEDR\[9\] " "Net \"SW\[9\]\", which fans out to \"LEDR\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[9\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[9\]\"" {  } { { "vga_driver.v" "LEDR\[9\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927225 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[9\] " "Net is fed by \"SW\[9\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[9\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927225 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[9\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[9\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927225 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[8\] LEDR\[8\] " "Net \"SW\[8\]\", which fans out to \"LEDR\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[8\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[8\]\"" {  } { { "vga_driver.v" "LEDR\[8\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[8\] " "Net is fed by \"SW\[8\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[8\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[8\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[8\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[7\] LEDR\[7\] " "Net \"SW\[7\]\", which fans out to \"LEDR\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[7\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[7\]\"" {  } { { "vga_driver.v" "LEDR\[7\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[7\] " "Net is fed by \"SW\[7\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[7\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[7\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[7\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[6\] LEDR\[6\] " "Net \"SW\[6\]\", which fans out to \"LEDR\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[6\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[6\]\"" {  } { { "vga_driver.v" "LEDR\[6\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[6\] " "Net is fed by \"SW\[6\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[6\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[6\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[6\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[5\] LEDR\[5\] " "Net \"SW\[5\]\", which fans out to \"LEDR\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[5\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[5\]\"" {  } { { "vga_driver.v" "LEDR\[5\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[5\] " "Net is fed by \"SW\[5\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[5\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[5\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[5\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[4\] LEDR\[4\] " "Net \"SW\[4\]\", which fans out to \"LEDR\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[4\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[4\]\"" {  } { { "vga_driver.v" "LEDR\[4\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[4\] " "Net is fed by \"SW\[4\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[4\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[4\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[4\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[3\] LEDR\[3\] " "Net \"SW\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[3\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[3\]\"" {  } { { "vga_driver.v" "LEDR\[3\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[3\] " "Net is fed by \"SW\[3\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[3\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[3\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[3\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[2\] LEDR\[2\] " "Net \"SW\[2\]\", which fans out to \"LEDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[2\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[2\]\"" {  } { { "vga_driver.v" "LEDR\[2\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[2\] " "Net is fed by \"SW\[2\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[2\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[2\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[2\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[1\] LEDR\[1\] " "Net \"SW\[1\]\", which fans out to \"LEDR\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[1\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[1\]\"" {  } { { "vga_driver.v" "LEDR\[1\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[1\] " "Net is fed by \"SW\[1\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[1\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927226 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[1\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[1\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927226 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "SW\[0\] LEDR\[0\] " "Net \"SW\[0\]\", which fans out to \"LEDR\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "vga_driver:vga_handler\|LEDR\[0\] " "Net is fed by \"vga_driver:vga_handler\|LEDR\[0\]\"" {  } { { "vga_driver.v" "LEDR\[0\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/vga_driver.v" 41 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927227 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[0\] " "Net is fed by \"SW\[0\]\"" {  } { { "DE10_LITE_Golden_Top.v" "SW\[0\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1692882927227 ""}  } { { "DE10_LITE_Golden_Top.v" "SW\[0\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 91 -1 0 } } { "DE10_LITE_Golden_Top.v" "LEDR\[0\]" { Text "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/DE10_LITE_Golden_Top.v" 86 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1692882927227 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/output_files/vga_test.map.smsg " "Generated suppressed messages file /home/chaitanya/Documents/QuartusProjects/de10-lite-drivers/vga_test/output_files/vga_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882927277 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692882927413 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 24 15:15:27 2023 " "Processing ended: Thu Aug 24 15:15:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692882927413 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692882927413 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692882927413 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882927413 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692882928133 ""}
