# 
# Synthesis run script generated by Vivado
# 

namespace eval rt {
    variable rc
}
set rt::rc [catch {
  uplevel #0 {
    set ::env(BUILTIN_SYNTH) true
    source $::env(HRT_TCL_PATH)/rtSynthPrep.tcl
    rt::HARTNDb_startJobStats
    set rt::cmdEcho 0
    rt::set_parameter writeXmsg true
    rt::set_parameter enableParallelHelperSpawn true
    set ::env(RT_TMP) "./.Xil/Vivado-6104-ubuntu2004/realtime/tmp"
    if { [ info exists ::env(RT_TMP) ] } {
      file mkdir $::env(RT_TMP)
    }

    rt::delete_design

    rt::set_parameter datapathDensePacking false
    set rt::partid xc7z020clg400-1
     file delete -force synth_hints.os

    set rt::multiChipSynthesisFlow false
    source $::env(SYNTH_COMMON)/common.tcl
    set rt::defaultWorkLibName xil_defaultlib

    # Skipping read_* RTL commands because this is post-elab optimize flow
    set rt::useElabCache true
    if {$rt::useElabCache == false} {
      rt::read_verilog -sv -include /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header {
      /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv
      /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv
      /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
    }
      rt::read_verilog -sv -include /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header {
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axil_axis.sv
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_master.sv
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axilite_slave.sv
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_master.sv
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axilite_axis/rtl/axis_slave.sv
    }
      rt::read_verilog -include /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header {
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header/user_defines.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header/defines.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/fsic_defines.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/In_copy1.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/Out_copy.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/vip/RAM128.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/vip/RAM256.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/logic_analyzer/rtl/Sram.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/VexRiscv_MinDebugCache.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/chip_io.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/concat_rtl.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/config_ctrl/rtl/config_ctrl.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/fsic.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/mprj_io/rtl/fsic_mprj_io.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_control_block.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/gpio_defaults_block.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/housekeeping_spi.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/io_serdes/rtl/io_serdes.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/la_mux/rtl/la_mux.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/mgmt_core_wrapper.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/mprj_io.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/axis_switch/rtl/sw_caravel.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/rtl/user_project_wrapper.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/user/user_subsys/rtl/user_subsys.v
      /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/soc/caravel.v
    }
      rt::read_verilog -include /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_srcs/caravel_soc/rtl/header /home/ubuntu/testfpga/impl_ASIC/fiFFNTT_sim/vivado/vvd_caravel_fpga/vvd_caravel_fpga.gen/sources_1/bd/design_1/ip/design_1_caravel_0_0/synth/design_1_caravel_0_0.v
      rt::read_vhdl -lib xpm /tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd
      rt::filesetChecksum
    }
    rt::set_parameter usePostFindUniquification true
    set rt::SDCFileList ./.Xil/Vivado-6104-ubuntu2004/realtime/design_1_caravel_0_0_synth.xdc
    rt::sdcChecksum
    set rt::top design_1_caravel_0_0
    rt::set_parameter enableIncremental true
    rt::set_parameter markDebugPreservationLevel "enable"
    set rt::ioInsertion false
    set rt::reportTiming false
    rt::set_parameter elaborateOnly false
    rt::set_parameter elaborateRtl false
    rt::set_parameter eliminateRedundantBitOperator true
    rt::set_parameter dataflowBusHighlighting false
    rt::set_parameter generateDataflowBusNetlist false
    rt::set_parameter dataFlowViewInElab false
    rt::set_parameter busViewFixBrokenConnections false
    set_param edifin.funnel true
    rt::set_parameter elaborateRtlOnlyFlow false
    rt::set_parameter writeBlackboxInterface true
    rt::set_parameter ramStyle auto
    rt::set_parameter merge_flipflops true
# MODE: out_of_context
    rt::set_parameter webTalkPath {}
    rt::set_parameter synthDebugLog false
    rt::set_parameter printModuleName false
    rt::set_parameter enableSplitFlowPath "./.Xil/Vivado-6104-ubuntu2004/"
    set ok_to_delete_rt_tmp true 
    if { [rt::get_parameter parallelDebug] } { 
       set ok_to_delete_rt_tmp false 
    } 
    if {$rt::useElabCache == false} {
        set oldMIITMVal [rt::get_parameter maxInputIncreaseToMerge]; rt::set_parameter maxInputIncreaseToMerge 1000
        set oldCDPCRL [rt::get_parameter createDfgPartConstrRecurLimit]; rt::set_parameter createDfgPartConstrRecurLimit 1
        $rt::db readXRFFile
      rt::run_synthesis -module $rt::top
        rt::set_parameter maxInputIncreaseToMerge $oldMIITMVal
        rt::set_parameter createDfgPartConstrRecurLimit $oldCDPCRL
    }

    set rt::flowresult [ source $::env(SYNTH_COMMON)/flow.tcl ]
    rt::HARTNDb_stopJobStats
    rt::HARTNDb_reportJobStats "Synthesis Optimization Runtime"
    rt::HARTNDb_stopSystemStats
    if { $rt::flowresult == 1 } { return -code error }


  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  rt::set_parameter helper_shm_key "" 
    if { [ info exists ::env(RT_TMP) ] } {
      if { [info exists ok_to_delete_rt_tmp] && $ok_to_delete_rt_tmp } { 
        file delete -force $::env(RT_TMP)
      }
    }

    source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  } ; #end uplevel
} rt::result]

if { $rt::rc } {
  $rt::db resetHdlParse
  set hsKey [rt::get_parameter helper_shm_key] 
  if { $hsKey != "" && [info exists ::env(BUILTIN_SYNTH)] && [rt::get_parameter enableParallelHelperSpawn] } { 
     $rt::db killSynthHelper $hsKey
  } 
  source $::env(HRT_TCL_PATH)/rtSynthCleanup.tcl
  return -code "error" $rt::result
}
