#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun 26 00:46:15 2018
# Process ID: 5944
# Current directory: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3956 F:\Documenti 2\University\Magistrale\Progettazione di Sistemi Integrati\VHDL projects\Xilinx_contest\Simeck\Simeck_48_96_serial\Simeck_48_96_serial.xpr
# Log file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/vivado.log
# Journal file: F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.xpr}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse -scan_for_includes {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_32_64_serial/Simeck_32_64_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd}}
import_files -fileset sim_1 -norecurse {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_32_64_serial/Simeck_32_64_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd}}
update_compile_order -fileset sim_1
add_files -norecurse -scan_for_includes {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_32_64_serial/Simeck_32_64_serial.srcs/sources_1/imports/new/Testing_IP.vhd}}
import_files -norecurse {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_32_64_serial/Simeck_32_64_serial.srcs/sources_1/imports/new/Testing_IP.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Simeck_serial_TB.vhd}}]
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source Testing_IP_TB.tcl
run all
close_sim
launch_simulation
source Testing_IP_TB.tcl
run all
close_sim
launch_simulation
source Testing_IP_TB.tcl
run all
relaunch_sim
run all
relaunch_sim
run all
set_property STEPS.POWER_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
update_ip_catalog
update_ip_catalog
launch_runs impl_1 -jobs 8
wait_on_run impl_1
export_ip_user_files -of_objects  [get_files {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_package.vhd}}] -no_script -reset -force -quiet
remove_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_package.vhd}}
file delete -force {F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Simeck_package.vhd}
launch_simulation -mode post-implementation -type timing
source Testing_IP_TB.tcl
run all
launch_simulation -mode post-implementation -type functional
source Testing_IP_TB.tcl
run all
reset_run synth_1
reset_run impl_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_sim simulation_4
close_sim
close_design
launch_simulation -mode post-implementation -type timing
source Testing_IP_TB.tcl
run all
set_property is_enabled true [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Simeck_serial_TB.vhd}}]
set_property is_enabled false [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd}}]
set_property is_enabled false [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Testing_IP.vhd}}]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_simulation
source Simeck_48_96_serial.tcl
update_compile_order -fileset sim_1
launch_simulation
source Simeck_tb.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
launch_simulation -mode post-implementation -type timing
source Simeck_tb.tcl
run all
set_property is_enabled true [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sources_1/imports/new/Testing_IP.vhd}}]
set_property is_enabled false [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Simeck_serial_TB.vhd}}]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  {{F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simeck/Simeck_48_96_serial/Simeck_48_96_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd}}]
update_compile_order -fileset sources_1
current_sim simulation_3
close_sim
launch_simulation
source Testing_IP_TB.tcl
run all
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
current_sim simulation_6
close_sim
close_design
launch_simulation -mode post-implementation -type timing
source Testing_IP_TB.tcl
run all
current_sim simulation_5
close_sim
launch_simulation -mode post-implementation -type functional
source Testing_IP_TB.tcl
run all
current_sim simulation_11
restart
run all
current_sim simulation_12
restart
run all
current_sim simulation_11
current_sim simulation_12
close_sim
current_sim simulation_11
close_sim
current_sim simulation_10
close_sim
current_sim simulation_9
close_sim
current_sim simulation_8
close_sim
close_sim
