<stg><name>top_kernel_Pipeline_Apply_Scales_Loop</name>


<trans_list>

<trans id="2466" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2463" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:1 %conv7_i_63_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_63

]]></Node>
<StgValue><ssdm name="conv7_i_63_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:2 %conv7_i_62_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_62

]]></Node>
<StgValue><ssdm name="conv7_i_62_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:3 %conv7_i_61_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_61

]]></Node>
<StgValue><ssdm name="conv7_i_61_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:4 %conv7_i_60_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_60

]]></Node>
<StgValue><ssdm name="conv7_i_60_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:5 %conv7_i_59_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_59

]]></Node>
<StgValue><ssdm name="conv7_i_59_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:6 %conv7_i_58_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_58

]]></Node>
<StgValue><ssdm name="conv7_i_58_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:7 %conv7_i_57_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_57

]]></Node>
<StgValue><ssdm name="conv7_i_57_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:8 %conv7_i_56_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_56

]]></Node>
<StgValue><ssdm name="conv7_i_56_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:9 %conv7_i_55_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_55

]]></Node>
<StgValue><ssdm name="conv7_i_55_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:10 %conv7_i_54_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_54

]]></Node>
<StgValue><ssdm name="conv7_i_54_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:11 %conv7_i_53_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_53

]]></Node>
<StgValue><ssdm name="conv7_i_53_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:12 %conv7_i_52_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_52

]]></Node>
<StgValue><ssdm name="conv7_i_52_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:13 %conv7_i_51_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_51

]]></Node>
<StgValue><ssdm name="conv7_i_51_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:14 %conv7_i_50_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_50

]]></Node>
<StgValue><ssdm name="conv7_i_50_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:15 %conv7_i_49_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_49

]]></Node>
<StgValue><ssdm name="conv7_i_49_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:16 %conv7_i_48_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_48

]]></Node>
<StgValue><ssdm name="conv7_i_48_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:17 %conv7_i_47_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_47

]]></Node>
<StgValue><ssdm name="conv7_i_47_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:18 %conv7_i_46_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_46

]]></Node>
<StgValue><ssdm name="conv7_i_46_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:19 %conv7_i_45_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_45

]]></Node>
<StgValue><ssdm name="conv7_i_45_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:20 %conv7_i_44_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_44

]]></Node>
<StgValue><ssdm name="conv7_i_44_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:21 %conv7_i_43_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_43

]]></Node>
<StgValue><ssdm name="conv7_i_43_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:22 %conv7_i_42_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_42

]]></Node>
<StgValue><ssdm name="conv7_i_42_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:23 %conv7_i_41_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_41

]]></Node>
<StgValue><ssdm name="conv7_i_41_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:24 %conv7_i_40_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_40

]]></Node>
<StgValue><ssdm name="conv7_i_40_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:25 %conv7_i_39_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_39

]]></Node>
<StgValue><ssdm name="conv7_i_39_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:26 %conv7_i_38_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_38

]]></Node>
<StgValue><ssdm name="conv7_i_38_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:27 %conv7_i_37_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_37

]]></Node>
<StgValue><ssdm name="conv7_i_37_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:28 %conv7_i_36_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_36

]]></Node>
<StgValue><ssdm name="conv7_i_36_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:29 %conv7_i_35_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_35

]]></Node>
<StgValue><ssdm name="conv7_i_35_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:30 %conv7_i_34_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_34

]]></Node>
<StgValue><ssdm name="conv7_i_34_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:31 %conv7_i_33_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_33

]]></Node>
<StgValue><ssdm name="conv7_i_33_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:32 %conv7_i_32_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_32

]]></Node>
<StgValue><ssdm name="conv7_i_32_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:33 %conv7_i_31_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_31

]]></Node>
<StgValue><ssdm name="conv7_i_31_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:34 %conv7_i_30_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_30

]]></Node>
<StgValue><ssdm name="conv7_i_30_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:35 %conv7_i_29_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_29

]]></Node>
<StgValue><ssdm name="conv7_i_29_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:36 %conv7_i_28_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_28

]]></Node>
<StgValue><ssdm name="conv7_i_28_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:37 %conv7_i_27_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_27

]]></Node>
<StgValue><ssdm name="conv7_i_27_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:38 %conv7_i_26_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_26

]]></Node>
<StgValue><ssdm name="conv7_i_26_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:39 %conv7_i_25_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_25

]]></Node>
<StgValue><ssdm name="conv7_i_25_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:40 %conv7_i_24_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_24

]]></Node>
<StgValue><ssdm name="conv7_i_24_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:41 %conv7_i_23_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_23

]]></Node>
<StgValue><ssdm name="conv7_i_23_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:42 %conv7_i_22_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_22

]]></Node>
<StgValue><ssdm name="conv7_i_22_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:43 %conv7_i_21_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_21

]]></Node>
<StgValue><ssdm name="conv7_i_21_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:44 %conv7_i_20_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_20

]]></Node>
<StgValue><ssdm name="conv7_i_20_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:45 %conv7_i_19_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_19

]]></Node>
<StgValue><ssdm name="conv7_i_19_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:46 %conv7_i_18_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_18

]]></Node>
<StgValue><ssdm name="conv7_i_18_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:47 %conv7_i_17_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_17

]]></Node>
<StgValue><ssdm name="conv7_i_17_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:48 %conv7_i_16_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_16

]]></Node>
<StgValue><ssdm name="conv7_i_16_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:49 %conv7_i_15_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_15

]]></Node>
<StgValue><ssdm name="conv7_i_15_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:50 %conv7_i_14_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_14

]]></Node>
<StgValue><ssdm name="conv7_i_14_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:51 %conv7_i_13_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_13

]]></Node>
<StgValue><ssdm name="conv7_i_13_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:52 %conv7_i_12_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_12

]]></Node>
<StgValue><ssdm name="conv7_i_12_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:53 %conv7_i_11_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_11

]]></Node>
<StgValue><ssdm name="conv7_i_11_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:54 %conv7_i_10_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_10

]]></Node>
<StgValue><ssdm name="conv7_i_10_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:55 %conv7_i_9_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_9

]]></Node>
<StgValue><ssdm name="conv7_i_9_read"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:56 %conv7_i_8_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_8

]]></Node>
<StgValue><ssdm name="conv7_i_8_read"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:57 %conv7_i_7_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_7

]]></Node>
<StgValue><ssdm name="conv7_i_7_read"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:58 %conv7_i_6_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_6

]]></Node>
<StgValue><ssdm name="conv7_i_6_read"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:59 %conv7_i_5_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_5

]]></Node>
<StgValue><ssdm name="conv7_i_5_read"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:60 %conv7_i_4_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_4

]]></Node>
<StgValue><ssdm name="conv7_i_4_read"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:61 %conv7_i_3_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_3

]]></Node>
<StgValue><ssdm name="conv7_i_3_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:62 %conv7_i_2_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_2

]]></Node>
<StgValue><ssdm name="conv7_i_2_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:63 %conv7_i_1_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i_1

]]></Node>
<StgValue><ssdm name="conv7_i_1_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:64 %conv7_i_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %conv7_i

]]></Node>
<StgValue><ssdm name="conv7_i_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:65 %conv7_i_63_cast = sext i24 %conv7_i_63_read

]]></Node>
<StgValue><ssdm name="conv7_i_63_cast"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:66 %conv7_i_62_cast = sext i24 %conv7_i_62_read

]]></Node>
<StgValue><ssdm name="conv7_i_62_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:67 %conv7_i_61_cast = sext i24 %conv7_i_61_read

]]></Node>
<StgValue><ssdm name="conv7_i_61_cast"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:68 %conv7_i_60_cast = sext i24 %conv7_i_60_read

]]></Node>
<StgValue><ssdm name="conv7_i_60_cast"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:69 %conv7_i_59_cast = sext i24 %conv7_i_59_read

]]></Node>
<StgValue><ssdm name="conv7_i_59_cast"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:70 %conv7_i_58_cast = sext i24 %conv7_i_58_read

]]></Node>
<StgValue><ssdm name="conv7_i_58_cast"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:71 %conv7_i_57_cast = sext i24 %conv7_i_57_read

]]></Node>
<StgValue><ssdm name="conv7_i_57_cast"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:72 %conv7_i_56_cast = sext i24 %conv7_i_56_read

]]></Node>
<StgValue><ssdm name="conv7_i_56_cast"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:73 %conv7_i_55_cast = sext i24 %conv7_i_55_read

]]></Node>
<StgValue><ssdm name="conv7_i_55_cast"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:74 %conv7_i_54_cast = sext i24 %conv7_i_54_read

]]></Node>
<StgValue><ssdm name="conv7_i_54_cast"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:75 %conv7_i_53_cast = sext i24 %conv7_i_53_read

]]></Node>
<StgValue><ssdm name="conv7_i_53_cast"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:76 %conv7_i_52_cast = sext i24 %conv7_i_52_read

]]></Node>
<StgValue><ssdm name="conv7_i_52_cast"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:77 %conv7_i_51_cast = sext i24 %conv7_i_51_read

]]></Node>
<StgValue><ssdm name="conv7_i_51_cast"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:78 %conv7_i_50_cast = sext i24 %conv7_i_50_read

]]></Node>
<StgValue><ssdm name="conv7_i_50_cast"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:79 %conv7_i_49_cast = sext i24 %conv7_i_49_read

]]></Node>
<StgValue><ssdm name="conv7_i_49_cast"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:80 %conv7_i_48_cast = sext i24 %conv7_i_48_read

]]></Node>
<StgValue><ssdm name="conv7_i_48_cast"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:81 %conv7_i_47_cast = sext i24 %conv7_i_47_read

]]></Node>
<StgValue><ssdm name="conv7_i_47_cast"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:82 %conv7_i_46_cast = sext i24 %conv7_i_46_read

]]></Node>
<StgValue><ssdm name="conv7_i_46_cast"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:83 %conv7_i_45_cast = sext i24 %conv7_i_45_read

]]></Node>
<StgValue><ssdm name="conv7_i_45_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:84 %conv7_i_44_cast = sext i24 %conv7_i_44_read

]]></Node>
<StgValue><ssdm name="conv7_i_44_cast"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:85 %conv7_i_43_cast = sext i24 %conv7_i_43_read

]]></Node>
<StgValue><ssdm name="conv7_i_43_cast"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:86 %conv7_i_42_cast = sext i24 %conv7_i_42_read

]]></Node>
<StgValue><ssdm name="conv7_i_42_cast"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:87 %conv7_i_41_cast = sext i24 %conv7_i_41_read

]]></Node>
<StgValue><ssdm name="conv7_i_41_cast"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:88 %conv7_i_40_cast = sext i24 %conv7_i_40_read

]]></Node>
<StgValue><ssdm name="conv7_i_40_cast"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:89 %conv7_i_39_cast = sext i24 %conv7_i_39_read

]]></Node>
<StgValue><ssdm name="conv7_i_39_cast"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:90 %conv7_i_38_cast = sext i24 %conv7_i_38_read

]]></Node>
<StgValue><ssdm name="conv7_i_38_cast"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:91 %conv7_i_37_cast = sext i24 %conv7_i_37_read

]]></Node>
<StgValue><ssdm name="conv7_i_37_cast"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:92 %conv7_i_36_cast = sext i24 %conv7_i_36_read

]]></Node>
<StgValue><ssdm name="conv7_i_36_cast"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:93 %conv7_i_35_cast = sext i24 %conv7_i_35_read

]]></Node>
<StgValue><ssdm name="conv7_i_35_cast"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:94 %conv7_i_34_cast = sext i24 %conv7_i_34_read

]]></Node>
<StgValue><ssdm name="conv7_i_34_cast"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:95 %conv7_i_33_cast = sext i24 %conv7_i_33_read

]]></Node>
<StgValue><ssdm name="conv7_i_33_cast"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:96 %conv7_i_32_cast = sext i24 %conv7_i_32_read

]]></Node>
<StgValue><ssdm name="conv7_i_32_cast"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:97 %conv7_i_31_cast = sext i24 %conv7_i_31_read

]]></Node>
<StgValue><ssdm name="conv7_i_31_cast"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:98 %conv7_i_30_cast = sext i24 %conv7_i_30_read

]]></Node>
<StgValue><ssdm name="conv7_i_30_cast"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:99 %conv7_i_29_cast = sext i24 %conv7_i_29_read

]]></Node>
<StgValue><ssdm name="conv7_i_29_cast"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:100 %conv7_i_28_cast = sext i24 %conv7_i_28_read

]]></Node>
<StgValue><ssdm name="conv7_i_28_cast"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:101 %conv7_i_27_cast = sext i24 %conv7_i_27_read

]]></Node>
<StgValue><ssdm name="conv7_i_27_cast"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:102 %conv7_i_26_cast = sext i24 %conv7_i_26_read

]]></Node>
<StgValue><ssdm name="conv7_i_26_cast"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:103 %conv7_i_25_cast = sext i24 %conv7_i_25_read

]]></Node>
<StgValue><ssdm name="conv7_i_25_cast"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:104 %conv7_i_24_cast = sext i24 %conv7_i_24_read

]]></Node>
<StgValue><ssdm name="conv7_i_24_cast"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:105 %conv7_i_23_cast = sext i24 %conv7_i_23_read

]]></Node>
<StgValue><ssdm name="conv7_i_23_cast"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:106 %conv7_i_22_cast = sext i24 %conv7_i_22_read

]]></Node>
<StgValue><ssdm name="conv7_i_22_cast"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:107 %conv7_i_21_cast = sext i24 %conv7_i_21_read

]]></Node>
<StgValue><ssdm name="conv7_i_21_cast"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:108 %conv7_i_20_cast = sext i24 %conv7_i_20_read

]]></Node>
<StgValue><ssdm name="conv7_i_20_cast"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:109 %conv7_i_19_cast = sext i24 %conv7_i_19_read

]]></Node>
<StgValue><ssdm name="conv7_i_19_cast"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:110 %conv7_i_18_cast = sext i24 %conv7_i_18_read

]]></Node>
<StgValue><ssdm name="conv7_i_18_cast"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:111 %conv7_i_17_cast = sext i24 %conv7_i_17_read

]]></Node>
<StgValue><ssdm name="conv7_i_17_cast"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:112 %conv7_i_16_cast = sext i24 %conv7_i_16_read

]]></Node>
<StgValue><ssdm name="conv7_i_16_cast"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:113 %conv7_i_15_cast = sext i24 %conv7_i_15_read

]]></Node>
<StgValue><ssdm name="conv7_i_15_cast"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:114 %conv7_i_14_cast = sext i24 %conv7_i_14_read

]]></Node>
<StgValue><ssdm name="conv7_i_14_cast"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:115 %conv7_i_13_cast = sext i24 %conv7_i_13_read

]]></Node>
<StgValue><ssdm name="conv7_i_13_cast"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:116 %conv7_i_12_cast = sext i24 %conv7_i_12_read

]]></Node>
<StgValue><ssdm name="conv7_i_12_cast"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:117 %conv7_i_11_cast = sext i24 %conv7_i_11_read

]]></Node>
<StgValue><ssdm name="conv7_i_11_cast"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:118 %conv7_i_10_cast = sext i24 %conv7_i_10_read

]]></Node>
<StgValue><ssdm name="conv7_i_10_cast"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:119 %conv7_i_9_cast = sext i24 %conv7_i_9_read

]]></Node>
<StgValue><ssdm name="conv7_i_9_cast"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:120 %conv7_i_8_cast = sext i24 %conv7_i_8_read

]]></Node>
<StgValue><ssdm name="conv7_i_8_cast"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:121 %conv7_i_7_cast = sext i24 %conv7_i_7_read

]]></Node>
<StgValue><ssdm name="conv7_i_7_cast"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:122 %conv7_i_6_cast = sext i24 %conv7_i_6_read

]]></Node>
<StgValue><ssdm name="conv7_i_6_cast"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:123 %conv7_i_5_cast = sext i24 %conv7_i_5_read

]]></Node>
<StgValue><ssdm name="conv7_i_5_cast"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:124 %conv7_i_4_cast = sext i24 %conv7_i_4_read

]]></Node>
<StgValue><ssdm name="conv7_i_4_cast"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:125 %conv7_i_3_cast = sext i24 %conv7_i_3_read

]]></Node>
<StgValue><ssdm name="conv7_i_3_cast"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:126 %conv7_i_2_cast = sext i24 %conv7_i_2_read

]]></Node>
<StgValue><ssdm name="conv7_i_2_cast"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:127 %conv7_i_1_cast = sext i24 %conv7_i_1_read

]]></Node>
<StgValue><ssdm name="conv7_i_1_cast"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="48" op_0_bw="24">
<![CDATA[
newFuncRoot:128 %conv7_i_cast = sext i24 %conv7_i_read

]]></Node>
<StgValue><ssdm name="conv7_i_cast"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:129 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1536 %C, void @empty, i32 0, i32 0, void @empty_53, i32 4294967295, i32 0, void @empty_53, void @empty_53, void @empty_53, i32 0, i32 0, i32 0, i32 0, void @empty_53, void @empty_53, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:130 %store_ln102 = store i9 0, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:131 %br_ln0 = br void %Col_Update_Loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
Col_Update_Loop:0 %i = load i9 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
Col_Update_Loop:1 %icmp_ln102 = icmp_eq  i9 %i, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln102"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
Col_Update_Loop:2 %add_ln102 = add i9 %i, i9 1

]]></Node>
<StgValue><ssdm name="add_ln102"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
Col_Update_Loop:3 %br_ln102 = br i1 %icmp_ln102, void %Col_Update_Loop.split, void %for.end84.exitStub

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="64" op_0_bw="9">
<![CDATA[
Col_Update_Loop.split:0 %zext_ln102 = zext i9 %i

]]></Node>
<StgValue><ssdm name="zext_ln102"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:4 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:5 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:39 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:40 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:74 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:75 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:109 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:110 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:144 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:145 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:179 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:180 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:214 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:215 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:249 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:250 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:284 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:285 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:319 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:320 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:354 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_43, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:355 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:389 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_44, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:390 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:424 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_45, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:425 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:459 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_46, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:460 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:494 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_47, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:495 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:529 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_48, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:530 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:564 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_49, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:565 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:599 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_50, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:600 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:634 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_51, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:635 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:669 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_52, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:670 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:704 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_33, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:705 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:739 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_34, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:740 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:774 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_35, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:775 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:809 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_36, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:810 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:844 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_37, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:845 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:879 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_38, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:880 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:914 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_39, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:915 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:949 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_40, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:950 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:984 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_41, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:985 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1019 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_42, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1020 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1054 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_23, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1055 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1089 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_24, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1090 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1124 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_25, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1125 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1427" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1159 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_26, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1428" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1160 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1194 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_27, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1195 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1229 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_28, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1230 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1264 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_29, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1265 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1299 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_30, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1300 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1334 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_31, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1335 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1369 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_32, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1370 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1404 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1673" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1405 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1439 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1440 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1474 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1743" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1475 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1509 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1778" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1510 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1544 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1813" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1545 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1579 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1580 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1614 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1883" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1615 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1649 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1918" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1650 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1684 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_21, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1685 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1719 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_22, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1720 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1754 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1755 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1789 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1790 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1824 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1825 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1859 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1860 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1894 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1895 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1929 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1930 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1964 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1965 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:1999 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2000 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2034 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2035 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2069 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2070 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2104 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2105 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2139 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2140 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2174 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2175 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="8" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2209 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289 = getelementptr i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2210 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
Col_Update_Loop.split:2247 %store_ln102 = store i9 %add_ln102, i9 %i_1

]]></Node>
<StgValue><ssdm name="store_ln102"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="272" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:5 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:6 %sext_ln107 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9_load

]]></Node>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:7 %mul_ln107 = mul i48 %sext_ln107, i48 %conv7_i_cast

]]></Node>
<StgValue><ssdm name="mul_ln107"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:8 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 47

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:9 %trunc_ln2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:10 %tmp_573 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 15

]]></Node>
<StgValue><ssdm name="tmp_573"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:11 %tmp_574 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 39

]]></Node>
<StgValue><ssdm name="tmp_574"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:12 %zext_ln107 = zext i1 %tmp_573

]]></Node>
<StgValue><ssdm name="zext_ln107"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:13 %add_ln107 = add i24 %trunc_ln2, i24 %zext_ln107

]]></Node>
<StgValue><ssdm name="add_ln107"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:14 %tmp_575 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107, i32 23

]]></Node>
<StgValue><ssdm name="tmp_575"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:15 %xor_ln107 = xor i1 %tmp_575, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:16 %and_ln107 = and i1 %tmp_574, i1 %xor_ln107

]]></Node>
<StgValue><ssdm name="and_ln107"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:17 %tmp_576 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107, i32 40

]]></Node>
<StgValue><ssdm name="tmp_576"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:18 %tmp_s = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107, i32 41

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:19 %icmp_ln107 = icmp_eq  i7 %tmp_s, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:20 %tmp_571 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107, i32 40

]]></Node>
<StgValue><ssdm name="tmp_571"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:21 %icmp_ln107_1 = icmp_eq  i8 %tmp_571, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_1"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:22 %icmp_ln107_2 = icmp_eq  i8 %tmp_571, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_2"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:23 %select_ln107 = select i1 %and_ln107, i1 %icmp_ln107_1, i1 %icmp_ln107_2

]]></Node>
<StgValue><ssdm name="select_ln107"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:24 %xor_ln107_1 = xor i1 %tmp_576, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_1"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:25 %and_ln107_1 = and i1 %icmp_ln107, i1 %xor_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107_1"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:26 %select_ln107_1 = select i1 %and_ln107, i1 %and_ln107_1, i1 %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="select_ln107_1"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:27 %and_ln107_2 = and i1 %and_ln107, i1 %icmp_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107_2"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:28 %xor_ln107_2 = xor i1 %select_ln107, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_2"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:29 %or_ln107 = or i1 %tmp_575, i1 %xor_ln107_2

]]></Node>
<StgValue><ssdm name="or_ln107"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:30 %xor_ln107_3 = xor i1 %tmp, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_3"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:31 %and_ln107_3 = and i1 %or_ln107, i1 %xor_ln107_3

]]></Node>
<StgValue><ssdm name="and_ln107_3"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:32 %and_ln107_4 = and i1 %tmp_575, i1 %select_ln107_1

]]></Node>
<StgValue><ssdm name="and_ln107_4"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:33 %or_ln107_128 = or i1 %and_ln107_2, i1 %and_ln107_4

]]></Node>
<StgValue><ssdm name="or_ln107_128"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:34 %xor_ln107_4 = xor i1 %or_ln107_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_4"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:35 %and_ln107_5 = and i1 %tmp, i1 %xor_ln107_4

]]></Node>
<StgValue><ssdm name="and_ln107_5"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:36 %select_ln107_2 = select i1 %and_ln107_3, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_2"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:37 %or_ln107_1 = or i1 %and_ln107_3, i1 %and_ln107_5

]]></Node>
<StgValue><ssdm name="or_ln107_1"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:38 %select_ln107_3 = select i1 %or_ln107_1, i24 %select_ln107_2, i24 %add_ln107

]]></Node>
<StgValue><ssdm name="select_ln107_3"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:40 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:41 %sext_ln107_1 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8_load

]]></Node>
<StgValue><ssdm name="sext_ln107_1"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:42 %mul_ln107_1 = mul i48 %sext_ln107_1, i48 %conv7_i_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_1"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:43 %tmp_577 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 47

]]></Node>
<StgValue><ssdm name="tmp_577"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:44 %trunc_ln107_1 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_1, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_1"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:45 %tmp_578 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 15

]]></Node>
<StgValue><ssdm name="tmp_578"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:46 %tmp_579 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 39

]]></Node>
<StgValue><ssdm name="tmp_579"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:47 %zext_ln107_1 = zext i1 %tmp_578

]]></Node>
<StgValue><ssdm name="zext_ln107_1"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:48 %add_ln107_1 = add i24 %trunc_ln107_1, i24 %zext_ln107_1

]]></Node>
<StgValue><ssdm name="add_ln107_1"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:49 %tmp_580 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_1, i32 23

]]></Node>
<StgValue><ssdm name="tmp_580"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:50 %xor_ln107_5 = xor i1 %tmp_580, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_5"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:51 %and_ln107_6 = and i1 %tmp_579, i1 %xor_ln107_5

]]></Node>
<StgValue><ssdm name="and_ln107_6"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:52 %tmp_581 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_581"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:53 %tmp_572 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_1, i32 41

]]></Node>
<StgValue><ssdm name="tmp_572"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:54 %icmp_ln107_3 = icmp_eq  i7 %tmp_572, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_3"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:55 %tmp_582 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_1, i32 40

]]></Node>
<StgValue><ssdm name="tmp_582"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:56 %icmp_ln107_4 = icmp_eq  i8 %tmp_582, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_4"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:57 %icmp_ln107_5 = icmp_eq  i8 %tmp_582, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_5"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:58 %select_ln107_4 = select i1 %and_ln107_6, i1 %icmp_ln107_4, i1 %icmp_ln107_5

]]></Node>
<StgValue><ssdm name="select_ln107_4"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:59 %xor_ln107_6 = xor i1 %tmp_581, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_6"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:60 %and_ln107_7 = and i1 %icmp_ln107_3, i1 %xor_ln107_6

]]></Node>
<StgValue><ssdm name="and_ln107_7"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:61 %select_ln107_5 = select i1 %and_ln107_6, i1 %and_ln107_7, i1 %icmp_ln107_4

]]></Node>
<StgValue><ssdm name="select_ln107_5"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:62 %and_ln107_8 = and i1 %and_ln107_6, i1 %icmp_ln107_4

]]></Node>
<StgValue><ssdm name="and_ln107_8"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:63 %xor_ln107_7 = xor i1 %select_ln107_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_7"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:64 %or_ln107_2 = or i1 %tmp_580, i1 %xor_ln107_7

]]></Node>
<StgValue><ssdm name="or_ln107_2"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:65 %xor_ln107_8 = xor i1 %tmp_577, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_8"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:66 %and_ln107_9 = and i1 %or_ln107_2, i1 %xor_ln107_8

]]></Node>
<StgValue><ssdm name="and_ln107_9"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:67 %and_ln107_10 = and i1 %tmp_580, i1 %select_ln107_5

]]></Node>
<StgValue><ssdm name="and_ln107_10"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:68 %or_ln107_129 = or i1 %and_ln107_8, i1 %and_ln107_10

]]></Node>
<StgValue><ssdm name="or_ln107_129"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:69 %xor_ln107_9 = xor i1 %or_ln107_129, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_9"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:70 %and_ln107_11 = and i1 %tmp_577, i1 %xor_ln107_9

]]></Node>
<StgValue><ssdm name="and_ln107_11"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:71 %select_ln107_6 = select i1 %and_ln107_9, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_6"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:72 %or_ln107_3 = or i1 %and_ln107_9, i1 %and_ln107_11

]]></Node>
<StgValue><ssdm name="or_ln107_3"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:73 %select_ln107_7 = select i1 %or_ln107_3, i24 %select_ln107_6, i24 %add_ln107_1

]]></Node>
<StgValue><ssdm name="select_ln107_7"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:75 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:76 %sext_ln107_2 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_load

]]></Node>
<StgValue><ssdm name="sext_ln107_2"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:77 %mul_ln107_2 = mul i48 %sext_ln107_2, i48 %conv7_i_2_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_2"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:78 %tmp_583 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 47

]]></Node>
<StgValue><ssdm name="tmp_583"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:79 %trunc_ln107_2 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_2, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_2"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:80 %tmp_584 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 15

]]></Node>
<StgValue><ssdm name="tmp_584"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:81 %tmp_585 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 39

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:82 %zext_ln107_2 = zext i1 %tmp_584

]]></Node>
<StgValue><ssdm name="zext_ln107_2"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:83 %add_ln107_2 = add i24 %trunc_ln107_2, i24 %zext_ln107_2

]]></Node>
<StgValue><ssdm name="add_ln107_2"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:84 %tmp_586 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_2, i32 23

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:85 %xor_ln107_10 = xor i1 %tmp_586, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_10"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:86 %and_ln107_12 = and i1 %tmp_585, i1 %xor_ln107_10

]]></Node>
<StgValue><ssdm name="and_ln107_12"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:87 %tmp_587 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:88 %tmp_588 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_2, i32 41

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:89 %icmp_ln107_6 = icmp_eq  i7 %tmp_588, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_6"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:90 %tmp_589 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_2, i32 40

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:91 %icmp_ln107_7 = icmp_eq  i8 %tmp_589, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_7"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:92 %icmp_ln107_8 = icmp_eq  i8 %tmp_589, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_8"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:93 %select_ln107_8 = select i1 %and_ln107_12, i1 %icmp_ln107_7, i1 %icmp_ln107_8

]]></Node>
<StgValue><ssdm name="select_ln107_8"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:94 %xor_ln107_11 = xor i1 %tmp_587, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_11"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:95 %and_ln107_13 = and i1 %icmp_ln107_6, i1 %xor_ln107_11

]]></Node>
<StgValue><ssdm name="and_ln107_13"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:96 %select_ln107_9 = select i1 %and_ln107_12, i1 %and_ln107_13, i1 %icmp_ln107_7

]]></Node>
<StgValue><ssdm name="select_ln107_9"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:97 %and_ln107_14 = and i1 %and_ln107_12, i1 %icmp_ln107_7

]]></Node>
<StgValue><ssdm name="and_ln107_14"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:98 %xor_ln107_12 = xor i1 %select_ln107_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_12"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:99 %or_ln107_4 = or i1 %tmp_586, i1 %xor_ln107_12

]]></Node>
<StgValue><ssdm name="or_ln107_4"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:100 %xor_ln107_13 = xor i1 %tmp_583, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_13"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:101 %and_ln107_15 = and i1 %or_ln107_4, i1 %xor_ln107_13

]]></Node>
<StgValue><ssdm name="and_ln107_15"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:102 %and_ln107_16 = and i1 %tmp_586, i1 %select_ln107_9

]]></Node>
<StgValue><ssdm name="and_ln107_16"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:103 %or_ln107_130 = or i1 %and_ln107_14, i1 %and_ln107_16

]]></Node>
<StgValue><ssdm name="or_ln107_130"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:104 %xor_ln107_14 = xor i1 %or_ln107_130, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_14"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:105 %and_ln107_17 = and i1 %tmp_583, i1 %xor_ln107_14

]]></Node>
<StgValue><ssdm name="and_ln107_17"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:106 %select_ln107_10 = select i1 %and_ln107_15, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_10"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:107 %or_ln107_5 = or i1 %and_ln107_15, i1 %and_ln107_17

]]></Node>
<StgValue><ssdm name="or_ln107_5"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:108 %select_ln107_11 = select i1 %or_ln107_5, i24 %select_ln107_10, i24 %add_ln107_2

]]></Node>
<StgValue><ssdm name="select_ln107_11"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:110 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:111 %sext_ln107_3 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_load

]]></Node>
<StgValue><ssdm name="sext_ln107_3"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:112 %mul_ln107_3 = mul i48 %sext_ln107_3, i48 %conv7_i_3_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_3"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:113 %tmp_590 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 47

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:114 %trunc_ln107_3 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_3, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_3"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:115 %tmp_591 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 15

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:116 %tmp_592 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 39

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:117 %zext_ln107_3 = zext i1 %tmp_591

]]></Node>
<StgValue><ssdm name="zext_ln107_3"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:118 %add_ln107_3 = add i24 %trunc_ln107_3, i24 %zext_ln107_3

]]></Node>
<StgValue><ssdm name="add_ln107_3"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:119 %tmp_593 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_3, i32 23

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:120 %xor_ln107_15 = xor i1 %tmp_593, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_15"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:121 %and_ln107_18 = and i1 %tmp_592, i1 %xor_ln107_15

]]></Node>
<StgValue><ssdm name="and_ln107_18"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:122 %tmp_594 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:123 %tmp_595 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_3, i32 41

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:124 %icmp_ln107_9 = icmp_eq  i7 %tmp_595, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_9"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:125 %tmp_596 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_3, i32 40

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:126 %icmp_ln107_10 = icmp_eq  i8 %tmp_596, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_10"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:127 %icmp_ln107_11 = icmp_eq  i8 %tmp_596, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_11"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:128 %select_ln107_12 = select i1 %and_ln107_18, i1 %icmp_ln107_10, i1 %icmp_ln107_11

]]></Node>
<StgValue><ssdm name="select_ln107_12"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:129 %xor_ln107_16 = xor i1 %tmp_594, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_16"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:130 %and_ln107_19 = and i1 %icmp_ln107_9, i1 %xor_ln107_16

]]></Node>
<StgValue><ssdm name="and_ln107_19"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:131 %select_ln107_13 = select i1 %and_ln107_18, i1 %and_ln107_19, i1 %icmp_ln107_10

]]></Node>
<StgValue><ssdm name="select_ln107_13"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:132 %and_ln107_20 = and i1 %and_ln107_18, i1 %icmp_ln107_10

]]></Node>
<StgValue><ssdm name="and_ln107_20"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:133 %xor_ln107_17 = xor i1 %select_ln107_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_17"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:134 %or_ln107_6 = or i1 %tmp_593, i1 %xor_ln107_17

]]></Node>
<StgValue><ssdm name="or_ln107_6"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:135 %xor_ln107_18 = xor i1 %tmp_590, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_18"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:136 %and_ln107_21 = and i1 %or_ln107_6, i1 %xor_ln107_18

]]></Node>
<StgValue><ssdm name="and_ln107_21"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:137 %and_ln107_22 = and i1 %tmp_593, i1 %select_ln107_13

]]></Node>
<StgValue><ssdm name="and_ln107_22"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:138 %or_ln107_131 = or i1 %and_ln107_20, i1 %and_ln107_22

]]></Node>
<StgValue><ssdm name="or_ln107_131"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:139 %xor_ln107_19 = xor i1 %or_ln107_131, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_19"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:140 %and_ln107_23 = and i1 %tmp_590, i1 %xor_ln107_19

]]></Node>
<StgValue><ssdm name="and_ln107_23"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:141 %select_ln107_14 = select i1 %and_ln107_21, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_14"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:142 %or_ln107_7 = or i1 %and_ln107_21, i1 %and_ln107_23

]]></Node>
<StgValue><ssdm name="or_ln107_7"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:143 %select_ln107_15 = select i1 %or_ln107_7, i24 %select_ln107_14, i24 %add_ln107_3

]]></Node>
<StgValue><ssdm name="select_ln107_15"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:145 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:146 %sext_ln107_4 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_load

]]></Node>
<StgValue><ssdm name="sext_ln107_4"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:147 %mul_ln107_4 = mul i48 %sext_ln107_4, i48 %conv7_i_4_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_4"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:148 %tmp_597 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 47

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:149 %trunc_ln107_4 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_4, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_4"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:150 %tmp_598 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 15

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:151 %tmp_599 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 39

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:152 %zext_ln107_4 = zext i1 %tmp_598

]]></Node>
<StgValue><ssdm name="zext_ln107_4"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:153 %add_ln107_4 = add i24 %trunc_ln107_4, i24 %zext_ln107_4

]]></Node>
<StgValue><ssdm name="add_ln107_4"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:154 %tmp_600 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_4, i32 23

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:155 %xor_ln107_20 = xor i1 %tmp_600, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_20"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:156 %and_ln107_24 = and i1 %tmp_599, i1 %xor_ln107_20

]]></Node>
<StgValue><ssdm name="and_ln107_24"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:157 %tmp_601 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:158 %tmp_602 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_4, i32 41

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:159 %icmp_ln107_12 = icmp_eq  i7 %tmp_602, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_12"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:160 %tmp_603 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_4, i32 40

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:161 %icmp_ln107_13 = icmp_eq  i8 %tmp_603, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_13"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:162 %icmp_ln107_14 = icmp_eq  i8 %tmp_603, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_14"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:163 %select_ln107_16 = select i1 %and_ln107_24, i1 %icmp_ln107_13, i1 %icmp_ln107_14

]]></Node>
<StgValue><ssdm name="select_ln107_16"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:164 %xor_ln107_21 = xor i1 %tmp_601, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_21"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:165 %and_ln107_25 = and i1 %icmp_ln107_12, i1 %xor_ln107_21

]]></Node>
<StgValue><ssdm name="and_ln107_25"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:166 %select_ln107_17 = select i1 %and_ln107_24, i1 %and_ln107_25, i1 %icmp_ln107_13

]]></Node>
<StgValue><ssdm name="select_ln107_17"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:167 %and_ln107_26 = and i1 %and_ln107_24, i1 %icmp_ln107_13

]]></Node>
<StgValue><ssdm name="and_ln107_26"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:168 %xor_ln107_22 = xor i1 %select_ln107_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_22"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:169 %or_ln107_8 = or i1 %tmp_600, i1 %xor_ln107_22

]]></Node>
<StgValue><ssdm name="or_ln107_8"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:170 %xor_ln107_23 = xor i1 %tmp_597, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_23"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:171 %and_ln107_27 = and i1 %or_ln107_8, i1 %xor_ln107_23

]]></Node>
<StgValue><ssdm name="and_ln107_27"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:172 %and_ln107_28 = and i1 %tmp_600, i1 %select_ln107_17

]]></Node>
<StgValue><ssdm name="and_ln107_28"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:173 %or_ln107_132 = or i1 %and_ln107_26, i1 %and_ln107_28

]]></Node>
<StgValue><ssdm name="or_ln107_132"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:174 %xor_ln107_24 = xor i1 %or_ln107_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_24"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:175 %and_ln107_29 = and i1 %tmp_597, i1 %xor_ln107_24

]]></Node>
<StgValue><ssdm name="and_ln107_29"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:176 %select_ln107_18 = select i1 %and_ln107_27, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_18"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:177 %or_ln107_9 = or i1 %and_ln107_27, i1 %and_ln107_29

]]></Node>
<StgValue><ssdm name="or_ln107_9"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:178 %select_ln107_19 = select i1 %or_ln107_9, i24 %select_ln107_18, i24 %add_ln107_4

]]></Node>
<StgValue><ssdm name="select_ln107_19"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:180 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:181 %sext_ln107_5 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_load

]]></Node>
<StgValue><ssdm name="sext_ln107_5"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:182 %mul_ln107_5 = mul i48 %sext_ln107_5, i48 %conv7_i_5_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_5"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:183 %tmp_604 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 47

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:184 %trunc_ln107_5 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_5, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_5"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:185 %tmp_605 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 15

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:186 %tmp_606 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 39

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:187 %zext_ln107_5 = zext i1 %tmp_605

]]></Node>
<StgValue><ssdm name="zext_ln107_5"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:188 %add_ln107_5 = add i24 %trunc_ln107_5, i24 %zext_ln107_5

]]></Node>
<StgValue><ssdm name="add_ln107_5"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:189 %tmp_607 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_5, i32 23

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:190 %xor_ln107_25 = xor i1 %tmp_607, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_25"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:191 %and_ln107_30 = and i1 %tmp_606, i1 %xor_ln107_25

]]></Node>
<StgValue><ssdm name="and_ln107_30"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:192 %tmp_608 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:193 %tmp_609 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_5, i32 41

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:194 %icmp_ln107_15 = icmp_eq  i7 %tmp_609, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_15"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:195 %tmp_610 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_5, i32 40

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:196 %icmp_ln107_16 = icmp_eq  i8 %tmp_610, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_16"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:197 %icmp_ln107_17 = icmp_eq  i8 %tmp_610, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_17"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:198 %select_ln107_20 = select i1 %and_ln107_30, i1 %icmp_ln107_16, i1 %icmp_ln107_17

]]></Node>
<StgValue><ssdm name="select_ln107_20"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:199 %xor_ln107_26 = xor i1 %tmp_608, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_26"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:200 %and_ln107_31 = and i1 %icmp_ln107_15, i1 %xor_ln107_26

]]></Node>
<StgValue><ssdm name="and_ln107_31"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:201 %select_ln107_21 = select i1 %and_ln107_30, i1 %and_ln107_31, i1 %icmp_ln107_16

]]></Node>
<StgValue><ssdm name="select_ln107_21"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:202 %and_ln107_32 = and i1 %and_ln107_30, i1 %icmp_ln107_16

]]></Node>
<StgValue><ssdm name="and_ln107_32"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:203 %xor_ln107_27 = xor i1 %select_ln107_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_27"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:204 %or_ln107_10 = or i1 %tmp_607, i1 %xor_ln107_27

]]></Node>
<StgValue><ssdm name="or_ln107_10"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:205 %xor_ln107_28 = xor i1 %tmp_604, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_28"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:206 %and_ln107_33 = and i1 %or_ln107_10, i1 %xor_ln107_28

]]></Node>
<StgValue><ssdm name="and_ln107_33"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:207 %and_ln107_34 = and i1 %tmp_607, i1 %select_ln107_21

]]></Node>
<StgValue><ssdm name="and_ln107_34"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:208 %or_ln107_133 = or i1 %and_ln107_32, i1 %and_ln107_34

]]></Node>
<StgValue><ssdm name="or_ln107_133"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:209 %xor_ln107_29 = xor i1 %or_ln107_133, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_29"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:210 %and_ln107_35 = and i1 %tmp_604, i1 %xor_ln107_29

]]></Node>
<StgValue><ssdm name="and_ln107_35"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:211 %select_ln107_22 = select i1 %and_ln107_33, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_22"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:212 %or_ln107_11 = or i1 %and_ln107_33, i1 %and_ln107_35

]]></Node>
<StgValue><ssdm name="or_ln107_11"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:213 %select_ln107_23 = select i1 %or_ln107_11, i24 %select_ln107_22, i24 %add_ln107_5

]]></Node>
<StgValue><ssdm name="select_ln107_23"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:215 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:216 %sext_ln107_6 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_load

]]></Node>
<StgValue><ssdm name="sext_ln107_6"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:217 %mul_ln107_6 = mul i48 %sext_ln107_6, i48 %conv7_i_6_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_6"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:218 %tmp_611 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 47

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:219 %trunc_ln107_6 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_6, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_6"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:220 %tmp_612 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 15

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:221 %tmp_613 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 39

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:222 %zext_ln107_6 = zext i1 %tmp_612

]]></Node>
<StgValue><ssdm name="zext_ln107_6"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:223 %add_ln107_6 = add i24 %trunc_ln107_6, i24 %zext_ln107_6

]]></Node>
<StgValue><ssdm name="add_ln107_6"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:224 %tmp_614 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_6, i32 23

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:225 %xor_ln107_30 = xor i1 %tmp_614, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_30"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:226 %and_ln107_36 = and i1 %tmp_613, i1 %xor_ln107_30

]]></Node>
<StgValue><ssdm name="and_ln107_36"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:227 %tmp_615 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:228 %tmp_616 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_6, i32 41

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:229 %icmp_ln107_18 = icmp_eq  i7 %tmp_616, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_18"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:230 %tmp_617 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_6, i32 40

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:231 %icmp_ln107_19 = icmp_eq  i8 %tmp_617, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_19"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:232 %icmp_ln107_20 = icmp_eq  i8 %tmp_617, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_20"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:233 %select_ln107_24 = select i1 %and_ln107_36, i1 %icmp_ln107_19, i1 %icmp_ln107_20

]]></Node>
<StgValue><ssdm name="select_ln107_24"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:234 %xor_ln107_31 = xor i1 %tmp_615, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_31"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:235 %and_ln107_37 = and i1 %icmp_ln107_18, i1 %xor_ln107_31

]]></Node>
<StgValue><ssdm name="and_ln107_37"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:236 %select_ln107_25 = select i1 %and_ln107_36, i1 %and_ln107_37, i1 %icmp_ln107_19

]]></Node>
<StgValue><ssdm name="select_ln107_25"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:237 %and_ln107_38 = and i1 %and_ln107_36, i1 %icmp_ln107_19

]]></Node>
<StgValue><ssdm name="and_ln107_38"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:238 %xor_ln107_32 = xor i1 %select_ln107_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_32"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:239 %or_ln107_12 = or i1 %tmp_614, i1 %xor_ln107_32

]]></Node>
<StgValue><ssdm name="or_ln107_12"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:240 %xor_ln107_33 = xor i1 %tmp_611, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_33"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:241 %and_ln107_39 = and i1 %or_ln107_12, i1 %xor_ln107_33

]]></Node>
<StgValue><ssdm name="and_ln107_39"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:242 %and_ln107_40 = and i1 %tmp_614, i1 %select_ln107_25

]]></Node>
<StgValue><ssdm name="and_ln107_40"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:243 %or_ln107_134 = or i1 %and_ln107_38, i1 %and_ln107_40

]]></Node>
<StgValue><ssdm name="or_ln107_134"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:244 %xor_ln107_34 = xor i1 %or_ln107_134, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_34"/></StgValue>
</operation>

<operation id="506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:245 %and_ln107_41 = and i1 %tmp_611, i1 %xor_ln107_34

]]></Node>
<StgValue><ssdm name="and_ln107_41"/></StgValue>
</operation>

<operation id="507" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:246 %select_ln107_26 = select i1 %and_ln107_39, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_26"/></StgValue>
</operation>

<operation id="508" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:247 %or_ln107_13 = or i1 %and_ln107_39, i1 %and_ln107_41

]]></Node>
<StgValue><ssdm name="or_ln107_13"/></StgValue>
</operation>

<operation id="509" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:248 %select_ln107_27 = select i1 %or_ln107_13, i24 %select_ln107_26, i24 %add_ln107_6

]]></Node>
<StgValue><ssdm name="select_ln107_27"/></StgValue>
</operation>

<operation id="510" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:250 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load"/></StgValue>
</operation>

<operation id="511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:251 %sext_ln107_7 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_load

]]></Node>
<StgValue><ssdm name="sext_ln107_7"/></StgValue>
</operation>

<operation id="512" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:252 %mul_ln107_7 = mul i48 %sext_ln107_7, i48 %conv7_i_7_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_7"/></StgValue>
</operation>

<operation id="513" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:253 %tmp_618 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 47

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="514" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:254 %trunc_ln107_7 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_7, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_7"/></StgValue>
</operation>

<operation id="515" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:255 %tmp_619 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 15

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="516" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:256 %tmp_620 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 39

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="517" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:257 %zext_ln107_7 = zext i1 %tmp_619

]]></Node>
<StgValue><ssdm name="zext_ln107_7"/></StgValue>
</operation>

<operation id="518" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:258 %add_ln107_7 = add i24 %trunc_ln107_7, i24 %zext_ln107_7

]]></Node>
<StgValue><ssdm name="add_ln107_7"/></StgValue>
</operation>

<operation id="519" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:259 %tmp_621 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_7, i32 23

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="520" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:260 %xor_ln107_35 = xor i1 %tmp_621, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_35"/></StgValue>
</operation>

<operation id="521" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:261 %and_ln107_42 = and i1 %tmp_620, i1 %xor_ln107_35

]]></Node>
<StgValue><ssdm name="and_ln107_42"/></StgValue>
</operation>

<operation id="522" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:262 %tmp_622 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="523" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:263 %tmp_623 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_7, i32 41

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="524" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:264 %icmp_ln107_21 = icmp_eq  i7 %tmp_623, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_21"/></StgValue>
</operation>

<operation id="525" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:265 %tmp_624 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_7, i32 40

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="526" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:266 %icmp_ln107_22 = icmp_eq  i8 %tmp_624, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_22"/></StgValue>
</operation>

<operation id="527" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:267 %icmp_ln107_23 = icmp_eq  i8 %tmp_624, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_23"/></StgValue>
</operation>

<operation id="528" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:268 %select_ln107_28 = select i1 %and_ln107_42, i1 %icmp_ln107_22, i1 %icmp_ln107_23

]]></Node>
<StgValue><ssdm name="select_ln107_28"/></StgValue>
</operation>

<operation id="529" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:269 %xor_ln107_36 = xor i1 %tmp_622, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_36"/></StgValue>
</operation>

<operation id="530" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:270 %and_ln107_43 = and i1 %icmp_ln107_21, i1 %xor_ln107_36

]]></Node>
<StgValue><ssdm name="and_ln107_43"/></StgValue>
</operation>

<operation id="531" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:271 %select_ln107_29 = select i1 %and_ln107_42, i1 %and_ln107_43, i1 %icmp_ln107_22

]]></Node>
<StgValue><ssdm name="select_ln107_29"/></StgValue>
</operation>

<operation id="532" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:272 %and_ln107_44 = and i1 %and_ln107_42, i1 %icmp_ln107_22

]]></Node>
<StgValue><ssdm name="and_ln107_44"/></StgValue>
</operation>

<operation id="533" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:273 %xor_ln107_37 = xor i1 %select_ln107_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_37"/></StgValue>
</operation>

<operation id="534" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:274 %or_ln107_14 = or i1 %tmp_621, i1 %xor_ln107_37

]]></Node>
<StgValue><ssdm name="or_ln107_14"/></StgValue>
</operation>

<operation id="535" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:275 %xor_ln107_38 = xor i1 %tmp_618, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_38"/></StgValue>
</operation>

<operation id="536" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:276 %and_ln107_45 = and i1 %or_ln107_14, i1 %xor_ln107_38

]]></Node>
<StgValue><ssdm name="and_ln107_45"/></StgValue>
</operation>

<operation id="537" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:277 %and_ln107_46 = and i1 %tmp_621, i1 %select_ln107_29

]]></Node>
<StgValue><ssdm name="and_ln107_46"/></StgValue>
</operation>

<operation id="538" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:278 %or_ln107_135 = or i1 %and_ln107_44, i1 %and_ln107_46

]]></Node>
<StgValue><ssdm name="or_ln107_135"/></StgValue>
</operation>

<operation id="539" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:279 %xor_ln107_39 = xor i1 %or_ln107_135, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_39"/></StgValue>
</operation>

<operation id="540" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:280 %and_ln107_47 = and i1 %tmp_618, i1 %xor_ln107_39

]]></Node>
<StgValue><ssdm name="and_ln107_47"/></StgValue>
</operation>

<operation id="541" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:281 %select_ln107_30 = select i1 %and_ln107_45, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_30"/></StgValue>
</operation>

<operation id="542" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:282 %or_ln107_15 = or i1 %and_ln107_45, i1 %and_ln107_47

]]></Node>
<StgValue><ssdm name="or_ln107_15"/></StgValue>
</operation>

<operation id="543" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:283 %select_ln107_31 = select i1 %or_ln107_15, i24 %select_ln107_30, i24 %add_ln107_7

]]></Node>
<StgValue><ssdm name="select_ln107_31"/></StgValue>
</operation>

<operation id="544" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:285 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load"/></StgValue>
</operation>

<operation id="545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:286 %sext_ln107_8 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_load

]]></Node>
<StgValue><ssdm name="sext_ln107_8"/></StgValue>
</operation>

<operation id="546" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:287 %mul_ln107_8 = mul i48 %sext_ln107_8, i48 %conv7_i_8_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_8"/></StgValue>
</operation>

<operation id="547" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:288 %tmp_625 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 47

]]></Node>
<StgValue><ssdm name="tmp_625"/></StgValue>
</operation>

<operation id="548" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:289 %trunc_ln107_8 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_8, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_8"/></StgValue>
</operation>

<operation id="549" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:290 %tmp_626 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 15

]]></Node>
<StgValue><ssdm name="tmp_626"/></StgValue>
</operation>

<operation id="550" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:291 %tmp_627 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 39

]]></Node>
<StgValue><ssdm name="tmp_627"/></StgValue>
</operation>

<operation id="551" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:292 %zext_ln107_8 = zext i1 %tmp_626

]]></Node>
<StgValue><ssdm name="zext_ln107_8"/></StgValue>
</operation>

<operation id="552" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:293 %add_ln107_8 = add i24 %trunc_ln107_8, i24 %zext_ln107_8

]]></Node>
<StgValue><ssdm name="add_ln107_8"/></StgValue>
</operation>

<operation id="553" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:294 %tmp_628 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_8, i32 23

]]></Node>
<StgValue><ssdm name="tmp_628"/></StgValue>
</operation>

<operation id="554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:295 %xor_ln107_40 = xor i1 %tmp_628, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_40"/></StgValue>
</operation>

<operation id="555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:296 %and_ln107_48 = and i1 %tmp_627, i1 %xor_ln107_40

]]></Node>
<StgValue><ssdm name="and_ln107_48"/></StgValue>
</operation>

<operation id="556" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:297 %tmp_629 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_629"/></StgValue>
</operation>

<operation id="557" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:298 %tmp_630 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_8, i32 41

]]></Node>
<StgValue><ssdm name="tmp_630"/></StgValue>
</operation>

<operation id="558" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:299 %icmp_ln107_24 = icmp_eq  i7 %tmp_630, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_24"/></StgValue>
</operation>

<operation id="559" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:300 %tmp_631 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_8, i32 40

]]></Node>
<StgValue><ssdm name="tmp_631"/></StgValue>
</operation>

<operation id="560" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:301 %icmp_ln107_25 = icmp_eq  i8 %tmp_631, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_25"/></StgValue>
</operation>

<operation id="561" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:302 %icmp_ln107_26 = icmp_eq  i8 %tmp_631, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_26"/></StgValue>
</operation>

<operation id="562" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:303 %select_ln107_32 = select i1 %and_ln107_48, i1 %icmp_ln107_25, i1 %icmp_ln107_26

]]></Node>
<StgValue><ssdm name="select_ln107_32"/></StgValue>
</operation>

<operation id="563" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:304 %xor_ln107_41 = xor i1 %tmp_629, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_41"/></StgValue>
</operation>

<operation id="564" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:305 %and_ln107_49 = and i1 %icmp_ln107_24, i1 %xor_ln107_41

]]></Node>
<StgValue><ssdm name="and_ln107_49"/></StgValue>
</operation>

<operation id="565" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:306 %select_ln107_33 = select i1 %and_ln107_48, i1 %and_ln107_49, i1 %icmp_ln107_25

]]></Node>
<StgValue><ssdm name="select_ln107_33"/></StgValue>
</operation>

<operation id="566" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:307 %and_ln107_50 = and i1 %and_ln107_48, i1 %icmp_ln107_25

]]></Node>
<StgValue><ssdm name="and_ln107_50"/></StgValue>
</operation>

<operation id="567" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:308 %xor_ln107_42 = xor i1 %select_ln107_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_42"/></StgValue>
</operation>

<operation id="568" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:309 %or_ln107_16 = or i1 %tmp_628, i1 %xor_ln107_42

]]></Node>
<StgValue><ssdm name="or_ln107_16"/></StgValue>
</operation>

<operation id="569" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:310 %xor_ln107_43 = xor i1 %tmp_625, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_43"/></StgValue>
</operation>

<operation id="570" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:311 %and_ln107_51 = and i1 %or_ln107_16, i1 %xor_ln107_43

]]></Node>
<StgValue><ssdm name="and_ln107_51"/></StgValue>
</operation>

<operation id="571" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:312 %and_ln107_52 = and i1 %tmp_628, i1 %select_ln107_33

]]></Node>
<StgValue><ssdm name="and_ln107_52"/></StgValue>
</operation>

<operation id="572" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:313 %or_ln107_136 = or i1 %and_ln107_50, i1 %and_ln107_52

]]></Node>
<StgValue><ssdm name="or_ln107_136"/></StgValue>
</operation>

<operation id="573" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:314 %xor_ln107_44 = xor i1 %or_ln107_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_44"/></StgValue>
</operation>

<operation id="574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:315 %and_ln107_53 = and i1 %tmp_625, i1 %xor_ln107_44

]]></Node>
<StgValue><ssdm name="and_ln107_53"/></StgValue>
</operation>

<operation id="575" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:316 %select_ln107_34 = select i1 %and_ln107_51, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_34"/></StgValue>
</operation>

<operation id="576" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:317 %or_ln107_17 = or i1 %and_ln107_51, i1 %and_ln107_53

]]></Node>
<StgValue><ssdm name="or_ln107_17"/></StgValue>
</operation>

<operation id="577" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:318 %select_ln107_35 = select i1 %or_ln107_17, i24 %select_ln107_34, i24 %add_ln107_8

]]></Node>
<StgValue><ssdm name="select_ln107_35"/></StgValue>
</operation>

<operation id="578" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:320 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load = load i8 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_addr

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load"/></StgValue>
</operation>

<operation id="579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:321 %sext_ln107_9 = sext i24 %top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_load

]]></Node>
<StgValue><ssdm name="sext_ln107_9"/></StgValue>
</operation>

<operation id="580" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:322 %mul_ln107_9 = mul i48 %sext_ln107_9, i48 %conv7_i_9_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_9"/></StgValue>
</operation>

<operation id="581" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:323 %tmp_632 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 47

]]></Node>
<StgValue><ssdm name="tmp_632"/></StgValue>
</operation>

<operation id="582" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:324 %trunc_ln107_9 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_9, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_9"/></StgValue>
</operation>

<operation id="583" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:325 %tmp_633 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 15

]]></Node>
<StgValue><ssdm name="tmp_633"/></StgValue>
</operation>

<operation id="584" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:326 %tmp_634 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 39

]]></Node>
<StgValue><ssdm name="tmp_634"/></StgValue>
</operation>

<operation id="585" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:327 %zext_ln107_9 = zext i1 %tmp_633

]]></Node>
<StgValue><ssdm name="zext_ln107_9"/></StgValue>
</operation>

<operation id="586" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:328 %add_ln107_9 = add i24 %trunc_ln107_9, i24 %zext_ln107_9

]]></Node>
<StgValue><ssdm name="add_ln107_9"/></StgValue>
</operation>

<operation id="587" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:329 %tmp_635 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_9, i32 23

]]></Node>
<StgValue><ssdm name="tmp_635"/></StgValue>
</operation>

<operation id="588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:330 %xor_ln107_45 = xor i1 %tmp_635, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_45"/></StgValue>
</operation>

<operation id="589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:331 %and_ln107_54 = and i1 %tmp_634, i1 %xor_ln107_45

]]></Node>
<StgValue><ssdm name="and_ln107_54"/></StgValue>
</operation>

<operation id="590" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:332 %tmp_636 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_636"/></StgValue>
</operation>

<operation id="591" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:333 %tmp_637 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_9, i32 41

]]></Node>
<StgValue><ssdm name="tmp_637"/></StgValue>
</operation>

<operation id="592" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:334 %icmp_ln107_27 = icmp_eq  i7 %tmp_637, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_27"/></StgValue>
</operation>

<operation id="593" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:335 %tmp_638 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_9, i32 40

]]></Node>
<StgValue><ssdm name="tmp_638"/></StgValue>
</operation>

<operation id="594" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:336 %icmp_ln107_28 = icmp_eq  i8 %tmp_638, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_28"/></StgValue>
</operation>

<operation id="595" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:337 %icmp_ln107_29 = icmp_eq  i8 %tmp_638, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_29"/></StgValue>
</operation>

<operation id="596" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:338 %select_ln107_36 = select i1 %and_ln107_54, i1 %icmp_ln107_28, i1 %icmp_ln107_29

]]></Node>
<StgValue><ssdm name="select_ln107_36"/></StgValue>
</operation>

<operation id="597" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:339 %xor_ln107_46 = xor i1 %tmp_636, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_46"/></StgValue>
</operation>

<operation id="598" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:340 %and_ln107_55 = and i1 %icmp_ln107_27, i1 %xor_ln107_46

]]></Node>
<StgValue><ssdm name="and_ln107_55"/></StgValue>
</operation>

<operation id="599" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:341 %select_ln107_37 = select i1 %and_ln107_54, i1 %and_ln107_55, i1 %icmp_ln107_28

]]></Node>
<StgValue><ssdm name="select_ln107_37"/></StgValue>
</operation>

<operation id="600" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:342 %and_ln107_56 = and i1 %and_ln107_54, i1 %icmp_ln107_28

]]></Node>
<StgValue><ssdm name="and_ln107_56"/></StgValue>
</operation>

<operation id="601" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:343 %xor_ln107_47 = xor i1 %select_ln107_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_47"/></StgValue>
</operation>

<operation id="602" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:344 %or_ln107_18 = or i1 %tmp_635, i1 %xor_ln107_47

]]></Node>
<StgValue><ssdm name="or_ln107_18"/></StgValue>
</operation>

<operation id="603" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:345 %xor_ln107_48 = xor i1 %tmp_632, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_48"/></StgValue>
</operation>

<operation id="604" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:346 %and_ln107_57 = and i1 %or_ln107_18, i1 %xor_ln107_48

]]></Node>
<StgValue><ssdm name="and_ln107_57"/></StgValue>
</operation>

<operation id="605" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:347 %and_ln107_58 = and i1 %tmp_635, i1 %select_ln107_37

]]></Node>
<StgValue><ssdm name="and_ln107_58"/></StgValue>
</operation>

<operation id="606" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:348 %or_ln107_137 = or i1 %and_ln107_56, i1 %and_ln107_58

]]></Node>
<StgValue><ssdm name="or_ln107_137"/></StgValue>
</operation>

<operation id="607" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:349 %xor_ln107_49 = xor i1 %or_ln107_137, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_49"/></StgValue>
</operation>

<operation id="608" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:350 %and_ln107_59 = and i1 %tmp_632, i1 %xor_ln107_49

]]></Node>
<StgValue><ssdm name="and_ln107_59"/></StgValue>
</operation>

<operation id="609" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:351 %select_ln107_38 = select i1 %and_ln107_57, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_38"/></StgValue>
</operation>

<operation id="610" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:352 %or_ln107_19 = or i1 %and_ln107_57, i1 %and_ln107_59

]]></Node>
<StgValue><ssdm name="or_ln107_19"/></StgValue>
</operation>

<operation id="611" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:353 %select_ln107_39 = select i1 %or_ln107_19, i24 %select_ln107_38, i24 %add_ln107_9

]]></Node>
<StgValue><ssdm name="select_ln107_39"/></StgValue>
</operation>

<operation id="612" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:355 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184"/></StgValue>
</operation>

<operation id="613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:356 %sext_ln107_10 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_184

]]></Node>
<StgValue><ssdm name="sext_ln107_10"/></StgValue>
</operation>

<operation id="614" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:357 %mul_ln107_10 = mul i48 %sext_ln107_10, i48 %conv7_i_10_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_10"/></StgValue>
</operation>

<operation id="615" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:358 %tmp_639 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 47

]]></Node>
<StgValue><ssdm name="tmp_639"/></StgValue>
</operation>

<operation id="616" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:359 %trunc_ln107_s = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_10, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_s"/></StgValue>
</operation>

<operation id="617" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:360 %tmp_640 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 15

]]></Node>
<StgValue><ssdm name="tmp_640"/></StgValue>
</operation>

<operation id="618" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:361 %tmp_641 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 39

]]></Node>
<StgValue><ssdm name="tmp_641"/></StgValue>
</operation>

<operation id="619" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:362 %zext_ln107_10 = zext i1 %tmp_640

]]></Node>
<StgValue><ssdm name="zext_ln107_10"/></StgValue>
</operation>

<operation id="620" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:363 %add_ln107_10 = add i24 %trunc_ln107_s, i24 %zext_ln107_10

]]></Node>
<StgValue><ssdm name="add_ln107_10"/></StgValue>
</operation>

<operation id="621" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:364 %tmp_642 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_10, i32 23

]]></Node>
<StgValue><ssdm name="tmp_642"/></StgValue>
</operation>

<operation id="622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:365 %xor_ln107_50 = xor i1 %tmp_642, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_50"/></StgValue>
</operation>

<operation id="623" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:366 %and_ln107_60 = and i1 %tmp_641, i1 %xor_ln107_50

]]></Node>
<StgValue><ssdm name="and_ln107_60"/></StgValue>
</operation>

<operation id="624" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:367 %tmp_643 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_643"/></StgValue>
</operation>

<operation id="625" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:368 %tmp_644 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_10, i32 41

]]></Node>
<StgValue><ssdm name="tmp_644"/></StgValue>
</operation>

<operation id="626" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:369 %icmp_ln107_30 = icmp_eq  i7 %tmp_644, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_30"/></StgValue>
</operation>

<operation id="627" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:370 %tmp_645 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_10, i32 40

]]></Node>
<StgValue><ssdm name="tmp_645"/></StgValue>
</operation>

<operation id="628" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:371 %icmp_ln107_31 = icmp_eq  i8 %tmp_645, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_31"/></StgValue>
</operation>

<operation id="629" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:372 %icmp_ln107_32 = icmp_eq  i8 %tmp_645, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_32"/></StgValue>
</operation>

<operation id="630" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:373 %select_ln107_40 = select i1 %and_ln107_60, i1 %icmp_ln107_31, i1 %icmp_ln107_32

]]></Node>
<StgValue><ssdm name="select_ln107_40"/></StgValue>
</operation>

<operation id="631" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:374 %xor_ln107_51 = xor i1 %tmp_643, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_51"/></StgValue>
</operation>

<operation id="632" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:375 %and_ln107_61 = and i1 %icmp_ln107_30, i1 %xor_ln107_51

]]></Node>
<StgValue><ssdm name="and_ln107_61"/></StgValue>
</operation>

<operation id="633" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:376 %select_ln107_41 = select i1 %and_ln107_60, i1 %and_ln107_61, i1 %icmp_ln107_31

]]></Node>
<StgValue><ssdm name="select_ln107_41"/></StgValue>
</operation>

<operation id="634" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:377 %and_ln107_62 = and i1 %and_ln107_60, i1 %icmp_ln107_31

]]></Node>
<StgValue><ssdm name="and_ln107_62"/></StgValue>
</operation>

<operation id="635" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:378 %xor_ln107_52 = xor i1 %select_ln107_40, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_52"/></StgValue>
</operation>

<operation id="636" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:379 %or_ln107_20 = or i1 %tmp_642, i1 %xor_ln107_52

]]></Node>
<StgValue><ssdm name="or_ln107_20"/></StgValue>
</operation>

<operation id="637" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:380 %xor_ln107_53 = xor i1 %tmp_639, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_53"/></StgValue>
</operation>

<operation id="638" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:381 %and_ln107_63 = and i1 %or_ln107_20, i1 %xor_ln107_53

]]></Node>
<StgValue><ssdm name="and_ln107_63"/></StgValue>
</operation>

<operation id="639" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:382 %and_ln107_64 = and i1 %tmp_642, i1 %select_ln107_41

]]></Node>
<StgValue><ssdm name="and_ln107_64"/></StgValue>
</operation>

<operation id="640" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:383 %or_ln107_138 = or i1 %and_ln107_62, i1 %and_ln107_64

]]></Node>
<StgValue><ssdm name="or_ln107_138"/></StgValue>
</operation>

<operation id="641" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:384 %xor_ln107_54 = xor i1 %or_ln107_138, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_54"/></StgValue>
</operation>

<operation id="642" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:385 %and_ln107_65 = and i1 %tmp_639, i1 %xor_ln107_54

]]></Node>
<StgValue><ssdm name="and_ln107_65"/></StgValue>
</operation>

<operation id="643" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:386 %select_ln107_42 = select i1 %and_ln107_63, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_42"/></StgValue>
</operation>

<operation id="644" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:387 %or_ln107_21 = or i1 %and_ln107_63, i1 %and_ln107_65

]]></Node>
<StgValue><ssdm name="or_ln107_21"/></StgValue>
</operation>

<operation id="645" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:388 %select_ln107_43 = select i1 %or_ln107_21, i24 %select_ln107_42, i24 %add_ln107_10

]]></Node>
<StgValue><ssdm name="select_ln107_43"/></StgValue>
</operation>

<operation id="646" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:390 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_185

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186"/></StgValue>
</operation>

<operation id="647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:391 %sext_ln107_11 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_186

]]></Node>
<StgValue><ssdm name="sext_ln107_11"/></StgValue>
</operation>

<operation id="648" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:392 %mul_ln107_11 = mul i48 %sext_ln107_11, i48 %conv7_i_11_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_11"/></StgValue>
</operation>

<operation id="649" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:393 %tmp_646 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 47

]]></Node>
<StgValue><ssdm name="tmp_646"/></StgValue>
</operation>

<operation id="650" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:394 %trunc_ln107_10 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_11, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_10"/></StgValue>
</operation>

<operation id="651" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:395 %tmp_647 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 15

]]></Node>
<StgValue><ssdm name="tmp_647"/></StgValue>
</operation>

<operation id="652" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:396 %tmp_648 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 39

]]></Node>
<StgValue><ssdm name="tmp_648"/></StgValue>
</operation>

<operation id="653" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:397 %zext_ln107_11 = zext i1 %tmp_647

]]></Node>
<StgValue><ssdm name="zext_ln107_11"/></StgValue>
</operation>

<operation id="654" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:398 %add_ln107_11 = add i24 %trunc_ln107_10, i24 %zext_ln107_11

]]></Node>
<StgValue><ssdm name="add_ln107_11"/></StgValue>
</operation>

<operation id="655" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:399 %tmp_649 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_11, i32 23

]]></Node>
<StgValue><ssdm name="tmp_649"/></StgValue>
</operation>

<operation id="656" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:400 %xor_ln107_55 = xor i1 %tmp_649, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_55"/></StgValue>
</operation>

<operation id="657" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:401 %and_ln107_66 = and i1 %tmp_648, i1 %xor_ln107_55

]]></Node>
<StgValue><ssdm name="and_ln107_66"/></StgValue>
</operation>

<operation id="658" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:402 %tmp_650 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_650"/></StgValue>
</operation>

<operation id="659" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:403 %tmp_651 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_11, i32 41

]]></Node>
<StgValue><ssdm name="tmp_651"/></StgValue>
</operation>

<operation id="660" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:404 %icmp_ln107_33 = icmp_eq  i7 %tmp_651, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_33"/></StgValue>
</operation>

<operation id="661" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:405 %tmp_652 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_11, i32 40

]]></Node>
<StgValue><ssdm name="tmp_652"/></StgValue>
</operation>

<operation id="662" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:406 %icmp_ln107_34 = icmp_eq  i8 %tmp_652, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_34"/></StgValue>
</operation>

<operation id="663" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:407 %icmp_ln107_35 = icmp_eq  i8 %tmp_652, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_35"/></StgValue>
</operation>

<operation id="664" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:408 %select_ln107_44 = select i1 %and_ln107_66, i1 %icmp_ln107_34, i1 %icmp_ln107_35

]]></Node>
<StgValue><ssdm name="select_ln107_44"/></StgValue>
</operation>

<operation id="665" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:409 %xor_ln107_56 = xor i1 %tmp_650, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_56"/></StgValue>
</operation>

<operation id="666" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:410 %and_ln107_67 = and i1 %icmp_ln107_33, i1 %xor_ln107_56

]]></Node>
<StgValue><ssdm name="and_ln107_67"/></StgValue>
</operation>

<operation id="667" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:411 %select_ln107_45 = select i1 %and_ln107_66, i1 %and_ln107_67, i1 %icmp_ln107_34

]]></Node>
<StgValue><ssdm name="select_ln107_45"/></StgValue>
</operation>

<operation id="668" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:412 %and_ln107_68 = and i1 %and_ln107_66, i1 %icmp_ln107_34

]]></Node>
<StgValue><ssdm name="and_ln107_68"/></StgValue>
</operation>

<operation id="669" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:413 %xor_ln107_57 = xor i1 %select_ln107_44, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_57"/></StgValue>
</operation>

<operation id="670" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:414 %or_ln107_22 = or i1 %tmp_649, i1 %xor_ln107_57

]]></Node>
<StgValue><ssdm name="or_ln107_22"/></StgValue>
</operation>

<operation id="671" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:415 %xor_ln107_58 = xor i1 %tmp_646, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_58"/></StgValue>
</operation>

<operation id="672" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:416 %and_ln107_69 = and i1 %or_ln107_22, i1 %xor_ln107_58

]]></Node>
<StgValue><ssdm name="and_ln107_69"/></StgValue>
</operation>

<operation id="673" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:417 %and_ln107_70 = and i1 %tmp_649, i1 %select_ln107_45

]]></Node>
<StgValue><ssdm name="and_ln107_70"/></StgValue>
</operation>

<operation id="674" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:418 %or_ln107_139 = or i1 %and_ln107_68, i1 %and_ln107_70

]]></Node>
<StgValue><ssdm name="or_ln107_139"/></StgValue>
</operation>

<operation id="675" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:419 %xor_ln107_59 = xor i1 %or_ln107_139, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_59"/></StgValue>
</operation>

<operation id="676" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:420 %and_ln107_71 = and i1 %tmp_646, i1 %xor_ln107_59

]]></Node>
<StgValue><ssdm name="and_ln107_71"/></StgValue>
</operation>

<operation id="677" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:421 %select_ln107_46 = select i1 %and_ln107_69, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_46"/></StgValue>
</operation>

<operation id="678" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:422 %or_ln107_23 = or i1 %and_ln107_69, i1 %and_ln107_71

]]></Node>
<StgValue><ssdm name="or_ln107_23"/></StgValue>
</operation>

<operation id="679" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:423 %select_ln107_47 = select i1 %or_ln107_23, i24 %select_ln107_46, i24 %add_ln107_11

]]></Node>
<StgValue><ssdm name="select_ln107_47"/></StgValue>
</operation>

<operation id="680" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:425 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_187

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188"/></StgValue>
</operation>

<operation id="681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:426 %sext_ln107_12 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_188

]]></Node>
<StgValue><ssdm name="sext_ln107_12"/></StgValue>
</operation>

<operation id="682" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:427 %mul_ln107_12 = mul i48 %sext_ln107_12, i48 %conv7_i_12_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_12"/></StgValue>
</operation>

<operation id="683" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:428 %tmp_653 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 47

]]></Node>
<StgValue><ssdm name="tmp_653"/></StgValue>
</operation>

<operation id="684" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:429 %trunc_ln107_11 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_12, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_11"/></StgValue>
</operation>

<operation id="685" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:430 %tmp_654 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 15

]]></Node>
<StgValue><ssdm name="tmp_654"/></StgValue>
</operation>

<operation id="686" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:431 %tmp_655 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 39

]]></Node>
<StgValue><ssdm name="tmp_655"/></StgValue>
</operation>

<operation id="687" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:432 %zext_ln107_12 = zext i1 %tmp_654

]]></Node>
<StgValue><ssdm name="zext_ln107_12"/></StgValue>
</operation>

<operation id="688" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:433 %add_ln107_12 = add i24 %trunc_ln107_11, i24 %zext_ln107_12

]]></Node>
<StgValue><ssdm name="add_ln107_12"/></StgValue>
</operation>

<operation id="689" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:434 %tmp_656 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_12, i32 23

]]></Node>
<StgValue><ssdm name="tmp_656"/></StgValue>
</operation>

<operation id="690" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:435 %xor_ln107_60 = xor i1 %tmp_656, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_60"/></StgValue>
</operation>

<operation id="691" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:436 %and_ln107_72 = and i1 %tmp_655, i1 %xor_ln107_60

]]></Node>
<StgValue><ssdm name="and_ln107_72"/></StgValue>
</operation>

<operation id="692" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:437 %tmp_657 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_657"/></StgValue>
</operation>

<operation id="693" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:438 %tmp_658 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_12, i32 41

]]></Node>
<StgValue><ssdm name="tmp_658"/></StgValue>
</operation>

<operation id="694" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:439 %icmp_ln107_36 = icmp_eq  i7 %tmp_658, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_36"/></StgValue>
</operation>

<operation id="695" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:440 %tmp_659 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_12, i32 40

]]></Node>
<StgValue><ssdm name="tmp_659"/></StgValue>
</operation>

<operation id="696" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:441 %icmp_ln107_37 = icmp_eq  i8 %tmp_659, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_37"/></StgValue>
</operation>

<operation id="697" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:442 %icmp_ln107_38 = icmp_eq  i8 %tmp_659, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_38"/></StgValue>
</operation>

<operation id="698" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:443 %select_ln107_48 = select i1 %and_ln107_72, i1 %icmp_ln107_37, i1 %icmp_ln107_38

]]></Node>
<StgValue><ssdm name="select_ln107_48"/></StgValue>
</operation>

<operation id="699" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:444 %xor_ln107_61 = xor i1 %tmp_657, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_61"/></StgValue>
</operation>

<operation id="700" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:445 %and_ln107_73 = and i1 %icmp_ln107_36, i1 %xor_ln107_61

]]></Node>
<StgValue><ssdm name="and_ln107_73"/></StgValue>
</operation>

<operation id="701" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:446 %select_ln107_49 = select i1 %and_ln107_72, i1 %and_ln107_73, i1 %icmp_ln107_37

]]></Node>
<StgValue><ssdm name="select_ln107_49"/></StgValue>
</operation>

<operation id="702" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:447 %and_ln107_74 = and i1 %and_ln107_72, i1 %icmp_ln107_37

]]></Node>
<StgValue><ssdm name="and_ln107_74"/></StgValue>
</operation>

<operation id="703" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:448 %xor_ln107_62 = xor i1 %select_ln107_48, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_62"/></StgValue>
</operation>

<operation id="704" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:449 %or_ln107_24 = or i1 %tmp_656, i1 %xor_ln107_62

]]></Node>
<StgValue><ssdm name="or_ln107_24"/></StgValue>
</operation>

<operation id="705" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:450 %xor_ln107_63 = xor i1 %tmp_653, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_63"/></StgValue>
</operation>

<operation id="706" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:451 %and_ln107_75 = and i1 %or_ln107_24, i1 %xor_ln107_63

]]></Node>
<StgValue><ssdm name="and_ln107_75"/></StgValue>
</operation>

<operation id="707" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:452 %and_ln107_76 = and i1 %tmp_656, i1 %select_ln107_49

]]></Node>
<StgValue><ssdm name="and_ln107_76"/></StgValue>
</operation>

<operation id="708" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:453 %or_ln107_140 = or i1 %and_ln107_74, i1 %and_ln107_76

]]></Node>
<StgValue><ssdm name="or_ln107_140"/></StgValue>
</operation>

<operation id="709" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:454 %xor_ln107_64 = xor i1 %or_ln107_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_64"/></StgValue>
</operation>

<operation id="710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:455 %and_ln107_77 = and i1 %tmp_653, i1 %xor_ln107_64

]]></Node>
<StgValue><ssdm name="and_ln107_77"/></StgValue>
</operation>

<operation id="711" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:456 %select_ln107_50 = select i1 %and_ln107_75, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_50"/></StgValue>
</operation>

<operation id="712" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:457 %or_ln107_25 = or i1 %and_ln107_75, i1 %and_ln107_77

]]></Node>
<StgValue><ssdm name="or_ln107_25"/></StgValue>
</operation>

<operation id="713" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:458 %select_ln107_51 = select i1 %or_ln107_25, i24 %select_ln107_50, i24 %add_ln107_12

]]></Node>
<StgValue><ssdm name="select_ln107_51"/></StgValue>
</operation>

<operation id="714" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:460 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_189

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190"/></StgValue>
</operation>

<operation id="715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:461 %sext_ln107_13 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_190

]]></Node>
<StgValue><ssdm name="sext_ln107_13"/></StgValue>
</operation>

<operation id="716" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:462 %mul_ln107_13 = mul i48 %sext_ln107_13, i48 %conv7_i_13_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_13"/></StgValue>
</operation>

<operation id="717" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:463 %tmp_660 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 47

]]></Node>
<StgValue><ssdm name="tmp_660"/></StgValue>
</operation>

<operation id="718" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:464 %trunc_ln107_12 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_13, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_12"/></StgValue>
</operation>

<operation id="719" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:465 %tmp_661 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 15

]]></Node>
<StgValue><ssdm name="tmp_661"/></StgValue>
</operation>

<operation id="720" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:466 %tmp_662 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 39

]]></Node>
<StgValue><ssdm name="tmp_662"/></StgValue>
</operation>

<operation id="721" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:467 %zext_ln107_13 = zext i1 %tmp_661

]]></Node>
<StgValue><ssdm name="zext_ln107_13"/></StgValue>
</operation>

<operation id="722" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:468 %add_ln107_13 = add i24 %trunc_ln107_12, i24 %zext_ln107_13

]]></Node>
<StgValue><ssdm name="add_ln107_13"/></StgValue>
</operation>

<operation id="723" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:469 %tmp_663 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_13, i32 23

]]></Node>
<StgValue><ssdm name="tmp_663"/></StgValue>
</operation>

<operation id="724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:470 %xor_ln107_65 = xor i1 %tmp_663, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_65"/></StgValue>
</operation>

<operation id="725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:471 %and_ln107_78 = and i1 %tmp_662, i1 %xor_ln107_65

]]></Node>
<StgValue><ssdm name="and_ln107_78"/></StgValue>
</operation>

<operation id="726" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:472 %tmp_664 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_664"/></StgValue>
</operation>

<operation id="727" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:473 %tmp_665 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_13, i32 41

]]></Node>
<StgValue><ssdm name="tmp_665"/></StgValue>
</operation>

<operation id="728" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:474 %icmp_ln107_39 = icmp_eq  i7 %tmp_665, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_39"/></StgValue>
</operation>

<operation id="729" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:475 %tmp_666 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_13, i32 40

]]></Node>
<StgValue><ssdm name="tmp_666"/></StgValue>
</operation>

<operation id="730" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:476 %icmp_ln107_40 = icmp_eq  i8 %tmp_666, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_40"/></StgValue>
</operation>

<operation id="731" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:477 %icmp_ln107_41 = icmp_eq  i8 %tmp_666, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_41"/></StgValue>
</operation>

<operation id="732" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:478 %select_ln107_52 = select i1 %and_ln107_78, i1 %icmp_ln107_40, i1 %icmp_ln107_41

]]></Node>
<StgValue><ssdm name="select_ln107_52"/></StgValue>
</operation>

<operation id="733" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:479 %xor_ln107_66 = xor i1 %tmp_664, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_66"/></StgValue>
</operation>

<operation id="734" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:480 %and_ln107_79 = and i1 %icmp_ln107_39, i1 %xor_ln107_66

]]></Node>
<StgValue><ssdm name="and_ln107_79"/></StgValue>
</operation>

<operation id="735" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:481 %select_ln107_53 = select i1 %and_ln107_78, i1 %and_ln107_79, i1 %icmp_ln107_40

]]></Node>
<StgValue><ssdm name="select_ln107_53"/></StgValue>
</operation>

<operation id="736" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:482 %and_ln107_80 = and i1 %and_ln107_78, i1 %icmp_ln107_40

]]></Node>
<StgValue><ssdm name="and_ln107_80"/></StgValue>
</operation>

<operation id="737" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:483 %xor_ln107_67 = xor i1 %select_ln107_52, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_67"/></StgValue>
</operation>

<operation id="738" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:484 %or_ln107_26 = or i1 %tmp_663, i1 %xor_ln107_67

]]></Node>
<StgValue><ssdm name="or_ln107_26"/></StgValue>
</operation>

<operation id="739" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:485 %xor_ln107_68 = xor i1 %tmp_660, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_68"/></StgValue>
</operation>

<operation id="740" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:486 %and_ln107_81 = and i1 %or_ln107_26, i1 %xor_ln107_68

]]></Node>
<StgValue><ssdm name="and_ln107_81"/></StgValue>
</operation>

<operation id="741" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:487 %and_ln107_82 = and i1 %tmp_663, i1 %select_ln107_53

]]></Node>
<StgValue><ssdm name="and_ln107_82"/></StgValue>
</operation>

<operation id="742" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:488 %or_ln107_141 = or i1 %and_ln107_80, i1 %and_ln107_82

]]></Node>
<StgValue><ssdm name="or_ln107_141"/></StgValue>
</operation>

<operation id="743" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:489 %xor_ln107_69 = xor i1 %or_ln107_141, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_69"/></StgValue>
</operation>

<operation id="744" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:490 %and_ln107_83 = and i1 %tmp_660, i1 %xor_ln107_69

]]></Node>
<StgValue><ssdm name="and_ln107_83"/></StgValue>
</operation>

<operation id="745" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:491 %select_ln107_54 = select i1 %and_ln107_81, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_54"/></StgValue>
</operation>

<operation id="746" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:492 %or_ln107_27 = or i1 %and_ln107_81, i1 %and_ln107_83

]]></Node>
<StgValue><ssdm name="or_ln107_27"/></StgValue>
</operation>

<operation id="747" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:493 %select_ln107_55 = select i1 %or_ln107_27, i24 %select_ln107_54, i24 %add_ln107_13

]]></Node>
<StgValue><ssdm name="select_ln107_55"/></StgValue>
</operation>

<operation id="748" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:495 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_191

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192"/></StgValue>
</operation>

<operation id="749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:496 %sext_ln107_14 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_192

]]></Node>
<StgValue><ssdm name="sext_ln107_14"/></StgValue>
</operation>

<operation id="750" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:497 %mul_ln107_14 = mul i48 %sext_ln107_14, i48 %conv7_i_14_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_14"/></StgValue>
</operation>

<operation id="751" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:498 %tmp_667 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 47

]]></Node>
<StgValue><ssdm name="tmp_667"/></StgValue>
</operation>

<operation id="752" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:499 %trunc_ln107_13 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_14, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_13"/></StgValue>
</operation>

<operation id="753" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:500 %tmp_668 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 15

]]></Node>
<StgValue><ssdm name="tmp_668"/></StgValue>
</operation>

<operation id="754" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:501 %tmp_669 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 39

]]></Node>
<StgValue><ssdm name="tmp_669"/></StgValue>
</operation>

<operation id="755" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:502 %zext_ln107_14 = zext i1 %tmp_668

]]></Node>
<StgValue><ssdm name="zext_ln107_14"/></StgValue>
</operation>

<operation id="756" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:503 %add_ln107_14 = add i24 %trunc_ln107_13, i24 %zext_ln107_14

]]></Node>
<StgValue><ssdm name="add_ln107_14"/></StgValue>
</operation>

<operation id="757" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:504 %tmp_670 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_14, i32 23

]]></Node>
<StgValue><ssdm name="tmp_670"/></StgValue>
</operation>

<operation id="758" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:505 %xor_ln107_70 = xor i1 %tmp_670, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_70"/></StgValue>
</operation>

<operation id="759" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:506 %and_ln107_84 = and i1 %tmp_669, i1 %xor_ln107_70

]]></Node>
<StgValue><ssdm name="and_ln107_84"/></StgValue>
</operation>

<operation id="760" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:507 %tmp_671 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_671"/></StgValue>
</operation>

<operation id="761" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:508 %tmp_672 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_14, i32 41

]]></Node>
<StgValue><ssdm name="tmp_672"/></StgValue>
</operation>

<operation id="762" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:509 %icmp_ln107_42 = icmp_eq  i7 %tmp_672, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_42"/></StgValue>
</operation>

<operation id="763" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:510 %tmp_673 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_14, i32 40

]]></Node>
<StgValue><ssdm name="tmp_673"/></StgValue>
</operation>

<operation id="764" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:511 %icmp_ln107_43 = icmp_eq  i8 %tmp_673, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_43"/></StgValue>
</operation>

<operation id="765" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:512 %icmp_ln107_44 = icmp_eq  i8 %tmp_673, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_44"/></StgValue>
</operation>

<operation id="766" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:513 %select_ln107_56 = select i1 %and_ln107_84, i1 %icmp_ln107_43, i1 %icmp_ln107_44

]]></Node>
<StgValue><ssdm name="select_ln107_56"/></StgValue>
</operation>

<operation id="767" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:514 %xor_ln107_71 = xor i1 %tmp_671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_71"/></StgValue>
</operation>

<operation id="768" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:515 %and_ln107_85 = and i1 %icmp_ln107_42, i1 %xor_ln107_71

]]></Node>
<StgValue><ssdm name="and_ln107_85"/></StgValue>
</operation>

<operation id="769" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:516 %select_ln107_57 = select i1 %and_ln107_84, i1 %and_ln107_85, i1 %icmp_ln107_43

]]></Node>
<StgValue><ssdm name="select_ln107_57"/></StgValue>
</operation>

<operation id="770" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:517 %and_ln107_86 = and i1 %and_ln107_84, i1 %icmp_ln107_43

]]></Node>
<StgValue><ssdm name="and_ln107_86"/></StgValue>
</operation>

<operation id="771" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:518 %xor_ln107_72 = xor i1 %select_ln107_56, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_72"/></StgValue>
</operation>

<operation id="772" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:519 %or_ln107_28 = or i1 %tmp_670, i1 %xor_ln107_72

]]></Node>
<StgValue><ssdm name="or_ln107_28"/></StgValue>
</operation>

<operation id="773" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:520 %xor_ln107_73 = xor i1 %tmp_667, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_73"/></StgValue>
</operation>

<operation id="774" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:521 %and_ln107_87 = and i1 %or_ln107_28, i1 %xor_ln107_73

]]></Node>
<StgValue><ssdm name="and_ln107_87"/></StgValue>
</operation>

<operation id="775" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:522 %and_ln107_88 = and i1 %tmp_670, i1 %select_ln107_57

]]></Node>
<StgValue><ssdm name="and_ln107_88"/></StgValue>
</operation>

<operation id="776" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:523 %or_ln107_142 = or i1 %and_ln107_86, i1 %and_ln107_88

]]></Node>
<StgValue><ssdm name="or_ln107_142"/></StgValue>
</operation>

<operation id="777" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:524 %xor_ln107_74 = xor i1 %or_ln107_142, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_74"/></StgValue>
</operation>

<operation id="778" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:525 %and_ln107_89 = and i1 %tmp_667, i1 %xor_ln107_74

]]></Node>
<StgValue><ssdm name="and_ln107_89"/></StgValue>
</operation>

<operation id="779" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:526 %select_ln107_58 = select i1 %and_ln107_87, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_58"/></StgValue>
</operation>

<operation id="780" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:527 %or_ln107_29 = or i1 %and_ln107_87, i1 %and_ln107_89

]]></Node>
<StgValue><ssdm name="or_ln107_29"/></StgValue>
</operation>

<operation id="781" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:528 %select_ln107_59 = select i1 %or_ln107_29, i24 %select_ln107_58, i24 %add_ln107_14

]]></Node>
<StgValue><ssdm name="select_ln107_59"/></StgValue>
</operation>

<operation id="782" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:530 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_193

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194"/></StgValue>
</operation>

<operation id="783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:531 %sext_ln107_15 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_194

]]></Node>
<StgValue><ssdm name="sext_ln107_15"/></StgValue>
</operation>

<operation id="784" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:532 %mul_ln107_15 = mul i48 %sext_ln107_15, i48 %conv7_i_15_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_15"/></StgValue>
</operation>

<operation id="785" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:533 %tmp_674 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 47

]]></Node>
<StgValue><ssdm name="tmp_674"/></StgValue>
</operation>

<operation id="786" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:534 %trunc_ln107_14 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_15, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_14"/></StgValue>
</operation>

<operation id="787" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:535 %tmp_675 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 15

]]></Node>
<StgValue><ssdm name="tmp_675"/></StgValue>
</operation>

<operation id="788" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:536 %tmp_676 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 39

]]></Node>
<StgValue><ssdm name="tmp_676"/></StgValue>
</operation>

<operation id="789" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:537 %zext_ln107_15 = zext i1 %tmp_675

]]></Node>
<StgValue><ssdm name="zext_ln107_15"/></StgValue>
</operation>

<operation id="790" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:538 %add_ln107_15 = add i24 %trunc_ln107_14, i24 %zext_ln107_15

]]></Node>
<StgValue><ssdm name="add_ln107_15"/></StgValue>
</operation>

<operation id="791" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:539 %tmp_677 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_15, i32 23

]]></Node>
<StgValue><ssdm name="tmp_677"/></StgValue>
</operation>

<operation id="792" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:540 %xor_ln107_75 = xor i1 %tmp_677, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_75"/></StgValue>
</operation>

<operation id="793" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:541 %and_ln107_90 = and i1 %tmp_676, i1 %xor_ln107_75

]]></Node>
<StgValue><ssdm name="and_ln107_90"/></StgValue>
</operation>

<operation id="794" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:542 %tmp_678 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_678"/></StgValue>
</operation>

<operation id="795" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:543 %tmp_679 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_15, i32 41

]]></Node>
<StgValue><ssdm name="tmp_679"/></StgValue>
</operation>

<operation id="796" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:544 %icmp_ln107_45 = icmp_eq  i7 %tmp_679, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_45"/></StgValue>
</operation>

<operation id="797" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:545 %tmp_680 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_15, i32 40

]]></Node>
<StgValue><ssdm name="tmp_680"/></StgValue>
</operation>

<operation id="798" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:546 %icmp_ln107_46 = icmp_eq  i8 %tmp_680, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_46"/></StgValue>
</operation>

<operation id="799" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:547 %icmp_ln107_47 = icmp_eq  i8 %tmp_680, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_47"/></StgValue>
</operation>

<operation id="800" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:548 %select_ln107_60 = select i1 %and_ln107_90, i1 %icmp_ln107_46, i1 %icmp_ln107_47

]]></Node>
<StgValue><ssdm name="select_ln107_60"/></StgValue>
</operation>

<operation id="801" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:549 %xor_ln107_76 = xor i1 %tmp_678, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_76"/></StgValue>
</operation>

<operation id="802" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:550 %and_ln107_91 = and i1 %icmp_ln107_45, i1 %xor_ln107_76

]]></Node>
<StgValue><ssdm name="and_ln107_91"/></StgValue>
</operation>

<operation id="803" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:551 %select_ln107_61 = select i1 %and_ln107_90, i1 %and_ln107_91, i1 %icmp_ln107_46

]]></Node>
<StgValue><ssdm name="select_ln107_61"/></StgValue>
</operation>

<operation id="804" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:552 %and_ln107_92 = and i1 %and_ln107_90, i1 %icmp_ln107_46

]]></Node>
<StgValue><ssdm name="and_ln107_92"/></StgValue>
</operation>

<operation id="805" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:553 %xor_ln107_77 = xor i1 %select_ln107_60, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_77"/></StgValue>
</operation>

<operation id="806" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:554 %or_ln107_30 = or i1 %tmp_677, i1 %xor_ln107_77

]]></Node>
<StgValue><ssdm name="or_ln107_30"/></StgValue>
</operation>

<operation id="807" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:555 %xor_ln107_78 = xor i1 %tmp_674, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_78"/></StgValue>
</operation>

<operation id="808" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:556 %and_ln107_93 = and i1 %or_ln107_30, i1 %xor_ln107_78

]]></Node>
<StgValue><ssdm name="and_ln107_93"/></StgValue>
</operation>

<operation id="809" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:557 %and_ln107_94 = and i1 %tmp_677, i1 %select_ln107_61

]]></Node>
<StgValue><ssdm name="and_ln107_94"/></StgValue>
</operation>

<operation id="810" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:558 %or_ln107_143 = or i1 %and_ln107_92, i1 %and_ln107_94

]]></Node>
<StgValue><ssdm name="or_ln107_143"/></StgValue>
</operation>

<operation id="811" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:559 %xor_ln107_79 = xor i1 %or_ln107_143, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_79"/></StgValue>
</operation>

<operation id="812" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:560 %and_ln107_95 = and i1 %tmp_674, i1 %xor_ln107_79

]]></Node>
<StgValue><ssdm name="and_ln107_95"/></StgValue>
</operation>

<operation id="813" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:561 %select_ln107_62 = select i1 %and_ln107_93, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_62"/></StgValue>
</operation>

<operation id="814" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:562 %or_ln107_31 = or i1 %and_ln107_93, i1 %and_ln107_95

]]></Node>
<StgValue><ssdm name="or_ln107_31"/></StgValue>
</operation>

<operation id="815" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:563 %select_ln107_63 = select i1 %or_ln107_31, i24 %select_ln107_62, i24 %add_ln107_15

]]></Node>
<StgValue><ssdm name="select_ln107_63"/></StgValue>
</operation>

<operation id="816" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:565 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_195

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196"/></StgValue>
</operation>

<operation id="817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:566 %sext_ln107_16 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_196

]]></Node>
<StgValue><ssdm name="sext_ln107_16"/></StgValue>
</operation>

<operation id="818" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:567 %mul_ln107_16 = mul i48 %sext_ln107_16, i48 %conv7_i_16_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_16"/></StgValue>
</operation>

<operation id="819" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:568 %tmp_681 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 47

]]></Node>
<StgValue><ssdm name="tmp_681"/></StgValue>
</operation>

<operation id="820" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:569 %trunc_ln107_15 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_16, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_15"/></StgValue>
</operation>

<operation id="821" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:570 %tmp_682 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 15

]]></Node>
<StgValue><ssdm name="tmp_682"/></StgValue>
</operation>

<operation id="822" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:571 %tmp_683 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 39

]]></Node>
<StgValue><ssdm name="tmp_683"/></StgValue>
</operation>

<operation id="823" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:572 %zext_ln107_16 = zext i1 %tmp_682

]]></Node>
<StgValue><ssdm name="zext_ln107_16"/></StgValue>
</operation>

<operation id="824" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:573 %add_ln107_16 = add i24 %trunc_ln107_15, i24 %zext_ln107_16

]]></Node>
<StgValue><ssdm name="add_ln107_16"/></StgValue>
</operation>

<operation id="825" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:574 %tmp_684 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_684"/></StgValue>
</operation>

<operation id="826" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:575 %xor_ln107_80 = xor i1 %tmp_684, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_80"/></StgValue>
</operation>

<operation id="827" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:576 %and_ln107_96 = and i1 %tmp_683, i1 %xor_ln107_80

]]></Node>
<StgValue><ssdm name="and_ln107_96"/></StgValue>
</operation>

<operation id="828" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:577 %tmp_685 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_685"/></StgValue>
</operation>

<operation id="829" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:578 %tmp_686 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_16, i32 41

]]></Node>
<StgValue><ssdm name="tmp_686"/></StgValue>
</operation>

<operation id="830" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:579 %icmp_ln107_48 = icmp_eq  i7 %tmp_686, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_48"/></StgValue>
</operation>

<operation id="831" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:580 %tmp_687 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_16, i32 40

]]></Node>
<StgValue><ssdm name="tmp_687"/></StgValue>
</operation>

<operation id="832" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:581 %icmp_ln107_49 = icmp_eq  i8 %tmp_687, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_49"/></StgValue>
</operation>

<operation id="833" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:582 %icmp_ln107_50 = icmp_eq  i8 %tmp_687, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_50"/></StgValue>
</operation>

<operation id="834" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:583 %select_ln107_64 = select i1 %and_ln107_96, i1 %icmp_ln107_49, i1 %icmp_ln107_50

]]></Node>
<StgValue><ssdm name="select_ln107_64"/></StgValue>
</operation>

<operation id="835" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:584 %xor_ln107_81 = xor i1 %tmp_685, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_81"/></StgValue>
</operation>

<operation id="836" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:585 %and_ln107_97 = and i1 %icmp_ln107_48, i1 %xor_ln107_81

]]></Node>
<StgValue><ssdm name="and_ln107_97"/></StgValue>
</operation>

<operation id="837" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:586 %select_ln107_65 = select i1 %and_ln107_96, i1 %and_ln107_97, i1 %icmp_ln107_49

]]></Node>
<StgValue><ssdm name="select_ln107_65"/></StgValue>
</operation>

<operation id="838" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:587 %and_ln107_98 = and i1 %and_ln107_96, i1 %icmp_ln107_49

]]></Node>
<StgValue><ssdm name="and_ln107_98"/></StgValue>
</operation>

<operation id="839" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:588 %xor_ln107_82 = xor i1 %select_ln107_64, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_82"/></StgValue>
</operation>

<operation id="840" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:589 %or_ln107_32 = or i1 %tmp_684, i1 %xor_ln107_82

]]></Node>
<StgValue><ssdm name="or_ln107_32"/></StgValue>
</operation>

<operation id="841" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:590 %xor_ln107_83 = xor i1 %tmp_681, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_83"/></StgValue>
</operation>

<operation id="842" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:591 %and_ln107_99 = and i1 %or_ln107_32, i1 %xor_ln107_83

]]></Node>
<StgValue><ssdm name="and_ln107_99"/></StgValue>
</operation>

<operation id="843" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:592 %and_ln107_100 = and i1 %tmp_684, i1 %select_ln107_65

]]></Node>
<StgValue><ssdm name="and_ln107_100"/></StgValue>
</operation>

<operation id="844" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:593 %or_ln107_144 = or i1 %and_ln107_98, i1 %and_ln107_100

]]></Node>
<StgValue><ssdm name="or_ln107_144"/></StgValue>
</operation>

<operation id="845" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:594 %xor_ln107_84 = xor i1 %or_ln107_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_84"/></StgValue>
</operation>

<operation id="846" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:595 %and_ln107_101 = and i1 %tmp_681, i1 %xor_ln107_84

]]></Node>
<StgValue><ssdm name="and_ln107_101"/></StgValue>
</operation>

<operation id="847" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:596 %select_ln107_66 = select i1 %and_ln107_99, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_66"/></StgValue>
</operation>

<operation id="848" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:597 %or_ln107_33 = or i1 %and_ln107_99, i1 %and_ln107_101

]]></Node>
<StgValue><ssdm name="or_ln107_33"/></StgValue>
</operation>

<operation id="849" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:598 %select_ln107_67 = select i1 %or_ln107_33, i24 %select_ln107_66, i24 %add_ln107_16

]]></Node>
<StgValue><ssdm name="select_ln107_67"/></StgValue>
</operation>

<operation id="850" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:600 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_197

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198"/></StgValue>
</operation>

<operation id="851" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:601 %sext_ln107_17 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_198

]]></Node>
<StgValue><ssdm name="sext_ln107_17"/></StgValue>
</operation>

<operation id="852" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:602 %mul_ln107_17 = mul i48 %sext_ln107_17, i48 %conv7_i_17_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_17"/></StgValue>
</operation>

<operation id="853" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:603 %tmp_688 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 47

]]></Node>
<StgValue><ssdm name="tmp_688"/></StgValue>
</operation>

<operation id="854" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:604 %trunc_ln107_16 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_17, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_16"/></StgValue>
</operation>

<operation id="855" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:605 %tmp_689 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 15

]]></Node>
<StgValue><ssdm name="tmp_689"/></StgValue>
</operation>

<operation id="856" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:606 %tmp_690 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 39

]]></Node>
<StgValue><ssdm name="tmp_690"/></StgValue>
</operation>

<operation id="857" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:607 %zext_ln107_17 = zext i1 %tmp_689

]]></Node>
<StgValue><ssdm name="zext_ln107_17"/></StgValue>
</operation>

<operation id="858" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:608 %add_ln107_17 = add i24 %trunc_ln107_16, i24 %zext_ln107_17

]]></Node>
<StgValue><ssdm name="add_ln107_17"/></StgValue>
</operation>

<operation id="859" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:609 %tmp_691 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_17, i32 23

]]></Node>
<StgValue><ssdm name="tmp_691"/></StgValue>
</operation>

<operation id="860" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:610 %xor_ln107_85 = xor i1 %tmp_691, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_85"/></StgValue>
</operation>

<operation id="861" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:611 %and_ln107_102 = and i1 %tmp_690, i1 %xor_ln107_85

]]></Node>
<StgValue><ssdm name="and_ln107_102"/></StgValue>
</operation>

<operation id="862" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:612 %tmp_692 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_17, i32 40

]]></Node>
<StgValue><ssdm name="tmp_692"/></StgValue>
</operation>

<operation id="863" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:613 %tmp_693 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_17, i32 41

]]></Node>
<StgValue><ssdm name="tmp_693"/></StgValue>
</operation>

<operation id="864" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:614 %icmp_ln107_51 = icmp_eq  i7 %tmp_693, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_51"/></StgValue>
</operation>

<operation id="865" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:615 %tmp_694 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_17, i32 40

]]></Node>
<StgValue><ssdm name="tmp_694"/></StgValue>
</operation>

<operation id="866" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:616 %icmp_ln107_52 = icmp_eq  i8 %tmp_694, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_52"/></StgValue>
</operation>

<operation id="867" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:617 %icmp_ln107_53 = icmp_eq  i8 %tmp_694, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_53"/></StgValue>
</operation>

<operation id="868" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:618 %select_ln107_68 = select i1 %and_ln107_102, i1 %icmp_ln107_52, i1 %icmp_ln107_53

]]></Node>
<StgValue><ssdm name="select_ln107_68"/></StgValue>
</operation>

<operation id="869" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:619 %xor_ln107_86 = xor i1 %tmp_692, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_86"/></StgValue>
</operation>

<operation id="870" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:620 %and_ln107_103 = and i1 %icmp_ln107_51, i1 %xor_ln107_86

]]></Node>
<StgValue><ssdm name="and_ln107_103"/></StgValue>
</operation>

<operation id="871" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:621 %select_ln107_69 = select i1 %and_ln107_102, i1 %and_ln107_103, i1 %icmp_ln107_52

]]></Node>
<StgValue><ssdm name="select_ln107_69"/></StgValue>
</operation>

<operation id="872" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:622 %and_ln107_104 = and i1 %and_ln107_102, i1 %icmp_ln107_52

]]></Node>
<StgValue><ssdm name="and_ln107_104"/></StgValue>
</operation>

<operation id="873" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:623 %xor_ln107_87 = xor i1 %select_ln107_68, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_87"/></StgValue>
</operation>

<operation id="874" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:624 %or_ln107_34 = or i1 %tmp_691, i1 %xor_ln107_87

]]></Node>
<StgValue><ssdm name="or_ln107_34"/></StgValue>
</operation>

<operation id="875" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:625 %xor_ln107_88 = xor i1 %tmp_688, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_88"/></StgValue>
</operation>

<operation id="876" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:626 %and_ln107_105 = and i1 %or_ln107_34, i1 %xor_ln107_88

]]></Node>
<StgValue><ssdm name="and_ln107_105"/></StgValue>
</operation>

<operation id="877" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:627 %and_ln107_106 = and i1 %tmp_691, i1 %select_ln107_69

]]></Node>
<StgValue><ssdm name="and_ln107_106"/></StgValue>
</operation>

<operation id="878" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:628 %or_ln107_145 = or i1 %and_ln107_104, i1 %and_ln107_106

]]></Node>
<StgValue><ssdm name="or_ln107_145"/></StgValue>
</operation>

<operation id="879" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:629 %xor_ln107_89 = xor i1 %or_ln107_145, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_89"/></StgValue>
</operation>

<operation id="880" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:630 %and_ln107_107 = and i1 %tmp_688, i1 %xor_ln107_89

]]></Node>
<StgValue><ssdm name="and_ln107_107"/></StgValue>
</operation>

<operation id="881" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:631 %select_ln107_70 = select i1 %and_ln107_105, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_70"/></StgValue>
</operation>

<operation id="882" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:632 %or_ln107_35 = or i1 %and_ln107_105, i1 %and_ln107_107

]]></Node>
<StgValue><ssdm name="or_ln107_35"/></StgValue>
</operation>

<operation id="883" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:633 %select_ln107_71 = select i1 %or_ln107_35, i24 %select_ln107_70, i24 %add_ln107_17

]]></Node>
<StgValue><ssdm name="select_ln107_71"/></StgValue>
</operation>

<operation id="884" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:635 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_199

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200"/></StgValue>
</operation>

<operation id="885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:636 %sext_ln107_18 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_200

]]></Node>
<StgValue><ssdm name="sext_ln107_18"/></StgValue>
</operation>

<operation id="886" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:637 %mul_ln107_18 = mul i48 %sext_ln107_18, i48 %conv7_i_18_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_18"/></StgValue>
</operation>

<operation id="887" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:638 %tmp_695 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 47

]]></Node>
<StgValue><ssdm name="tmp_695"/></StgValue>
</operation>

<operation id="888" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:639 %trunc_ln107_17 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_18, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_17"/></StgValue>
</operation>

<operation id="889" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:640 %tmp_696 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 15

]]></Node>
<StgValue><ssdm name="tmp_696"/></StgValue>
</operation>

<operation id="890" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:641 %tmp_697 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 39

]]></Node>
<StgValue><ssdm name="tmp_697"/></StgValue>
</operation>

<operation id="891" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:642 %zext_ln107_18 = zext i1 %tmp_696

]]></Node>
<StgValue><ssdm name="zext_ln107_18"/></StgValue>
</operation>

<operation id="892" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:643 %add_ln107_18 = add i24 %trunc_ln107_17, i24 %zext_ln107_18

]]></Node>
<StgValue><ssdm name="add_ln107_18"/></StgValue>
</operation>

<operation id="893" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:644 %tmp_698 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_18, i32 23

]]></Node>
<StgValue><ssdm name="tmp_698"/></StgValue>
</operation>

<operation id="894" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:645 %xor_ln107_90 = xor i1 %tmp_698, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_90"/></StgValue>
</operation>

<operation id="895" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:646 %and_ln107_108 = and i1 %tmp_697, i1 %xor_ln107_90

]]></Node>
<StgValue><ssdm name="and_ln107_108"/></StgValue>
</operation>

<operation id="896" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:647 %tmp_699 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_699"/></StgValue>
</operation>

<operation id="897" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:648 %tmp_700 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_18, i32 41

]]></Node>
<StgValue><ssdm name="tmp_700"/></StgValue>
</operation>

<operation id="898" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:649 %icmp_ln107_54 = icmp_eq  i7 %tmp_700, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_54"/></StgValue>
</operation>

<operation id="899" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:650 %tmp_701 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_18, i32 40

]]></Node>
<StgValue><ssdm name="tmp_701"/></StgValue>
</operation>

<operation id="900" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:651 %icmp_ln107_55 = icmp_eq  i8 %tmp_701, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_55"/></StgValue>
</operation>

<operation id="901" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:652 %icmp_ln107_56 = icmp_eq  i8 %tmp_701, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_56"/></StgValue>
</operation>

<operation id="902" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:653 %select_ln107_72 = select i1 %and_ln107_108, i1 %icmp_ln107_55, i1 %icmp_ln107_56

]]></Node>
<StgValue><ssdm name="select_ln107_72"/></StgValue>
</operation>

<operation id="903" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:654 %xor_ln107_91 = xor i1 %tmp_699, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_91"/></StgValue>
</operation>

<operation id="904" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:655 %and_ln107_109 = and i1 %icmp_ln107_54, i1 %xor_ln107_91

]]></Node>
<StgValue><ssdm name="and_ln107_109"/></StgValue>
</operation>

<operation id="905" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:656 %select_ln107_73 = select i1 %and_ln107_108, i1 %and_ln107_109, i1 %icmp_ln107_55

]]></Node>
<StgValue><ssdm name="select_ln107_73"/></StgValue>
</operation>

<operation id="906" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:657 %and_ln107_110 = and i1 %and_ln107_108, i1 %icmp_ln107_55

]]></Node>
<StgValue><ssdm name="and_ln107_110"/></StgValue>
</operation>

<operation id="907" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:658 %xor_ln107_92 = xor i1 %select_ln107_72, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_92"/></StgValue>
</operation>

<operation id="908" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:659 %or_ln107_36 = or i1 %tmp_698, i1 %xor_ln107_92

]]></Node>
<StgValue><ssdm name="or_ln107_36"/></StgValue>
</operation>

<operation id="909" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:660 %xor_ln107_93 = xor i1 %tmp_695, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_93"/></StgValue>
</operation>

<operation id="910" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:661 %and_ln107_111 = and i1 %or_ln107_36, i1 %xor_ln107_93

]]></Node>
<StgValue><ssdm name="and_ln107_111"/></StgValue>
</operation>

<operation id="911" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:662 %and_ln107_112 = and i1 %tmp_698, i1 %select_ln107_73

]]></Node>
<StgValue><ssdm name="and_ln107_112"/></StgValue>
</operation>

<operation id="912" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:663 %or_ln107_146 = or i1 %and_ln107_110, i1 %and_ln107_112

]]></Node>
<StgValue><ssdm name="or_ln107_146"/></StgValue>
</operation>

<operation id="913" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:664 %xor_ln107_94 = xor i1 %or_ln107_146, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_94"/></StgValue>
</operation>

<operation id="914" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:665 %and_ln107_113 = and i1 %tmp_695, i1 %xor_ln107_94

]]></Node>
<StgValue><ssdm name="and_ln107_113"/></StgValue>
</operation>

<operation id="915" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:666 %select_ln107_74 = select i1 %and_ln107_111, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_74"/></StgValue>
</operation>

<operation id="916" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:667 %or_ln107_37 = or i1 %and_ln107_111, i1 %and_ln107_113

]]></Node>
<StgValue><ssdm name="or_ln107_37"/></StgValue>
</operation>

<operation id="917" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:668 %select_ln107_75 = select i1 %or_ln107_37, i24 %select_ln107_74, i24 %add_ln107_18

]]></Node>
<StgValue><ssdm name="select_ln107_75"/></StgValue>
</operation>

<operation id="918" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:670 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_201

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202"/></StgValue>
</operation>

<operation id="919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:671 %sext_ln107_19 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_202

]]></Node>
<StgValue><ssdm name="sext_ln107_19"/></StgValue>
</operation>

<operation id="920" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:672 %mul_ln107_19 = mul i48 %sext_ln107_19, i48 %conv7_i_19_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_19"/></StgValue>
</operation>

<operation id="921" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:673 %tmp_702 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 47

]]></Node>
<StgValue><ssdm name="tmp_702"/></StgValue>
</operation>

<operation id="922" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:674 %trunc_ln107_18 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_19, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_18"/></StgValue>
</operation>

<operation id="923" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:675 %tmp_703 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 15

]]></Node>
<StgValue><ssdm name="tmp_703"/></StgValue>
</operation>

<operation id="924" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:676 %tmp_704 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 39

]]></Node>
<StgValue><ssdm name="tmp_704"/></StgValue>
</operation>

<operation id="925" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:677 %zext_ln107_19 = zext i1 %tmp_703

]]></Node>
<StgValue><ssdm name="zext_ln107_19"/></StgValue>
</operation>

<operation id="926" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:678 %add_ln107_19 = add i24 %trunc_ln107_18, i24 %zext_ln107_19

]]></Node>
<StgValue><ssdm name="add_ln107_19"/></StgValue>
</operation>

<operation id="927" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:679 %tmp_705 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_19, i32 23

]]></Node>
<StgValue><ssdm name="tmp_705"/></StgValue>
</operation>

<operation id="928" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:680 %xor_ln107_95 = xor i1 %tmp_705, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_95"/></StgValue>
</operation>

<operation id="929" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:681 %and_ln107_114 = and i1 %tmp_704, i1 %xor_ln107_95

]]></Node>
<StgValue><ssdm name="and_ln107_114"/></StgValue>
</operation>

<operation id="930" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:682 %tmp_706 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_19, i32 40

]]></Node>
<StgValue><ssdm name="tmp_706"/></StgValue>
</operation>

<operation id="931" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:683 %tmp_707 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_19, i32 41

]]></Node>
<StgValue><ssdm name="tmp_707"/></StgValue>
</operation>

<operation id="932" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:684 %icmp_ln107_57 = icmp_eq  i7 %tmp_707, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_57"/></StgValue>
</operation>

<operation id="933" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:685 %tmp_708 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_19, i32 40

]]></Node>
<StgValue><ssdm name="tmp_708"/></StgValue>
</operation>

<operation id="934" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:686 %icmp_ln107_58 = icmp_eq  i8 %tmp_708, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_58"/></StgValue>
</operation>

<operation id="935" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:687 %icmp_ln107_59 = icmp_eq  i8 %tmp_708, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_59"/></StgValue>
</operation>

<operation id="936" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:688 %select_ln107_76 = select i1 %and_ln107_114, i1 %icmp_ln107_58, i1 %icmp_ln107_59

]]></Node>
<StgValue><ssdm name="select_ln107_76"/></StgValue>
</operation>

<operation id="937" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:689 %xor_ln107_96 = xor i1 %tmp_706, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_96"/></StgValue>
</operation>

<operation id="938" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:690 %and_ln107_115 = and i1 %icmp_ln107_57, i1 %xor_ln107_96

]]></Node>
<StgValue><ssdm name="and_ln107_115"/></StgValue>
</operation>

<operation id="939" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:691 %select_ln107_77 = select i1 %and_ln107_114, i1 %and_ln107_115, i1 %icmp_ln107_58

]]></Node>
<StgValue><ssdm name="select_ln107_77"/></StgValue>
</operation>

<operation id="940" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:692 %and_ln107_116 = and i1 %and_ln107_114, i1 %icmp_ln107_58

]]></Node>
<StgValue><ssdm name="and_ln107_116"/></StgValue>
</operation>

<operation id="941" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:693 %xor_ln107_97 = xor i1 %select_ln107_76, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_97"/></StgValue>
</operation>

<operation id="942" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:694 %or_ln107_38 = or i1 %tmp_705, i1 %xor_ln107_97

]]></Node>
<StgValue><ssdm name="or_ln107_38"/></StgValue>
</operation>

<operation id="943" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:695 %xor_ln107_98 = xor i1 %tmp_702, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_98"/></StgValue>
</operation>

<operation id="944" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:696 %and_ln107_117 = and i1 %or_ln107_38, i1 %xor_ln107_98

]]></Node>
<StgValue><ssdm name="and_ln107_117"/></StgValue>
</operation>

<operation id="945" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:697 %and_ln107_118 = and i1 %tmp_705, i1 %select_ln107_77

]]></Node>
<StgValue><ssdm name="and_ln107_118"/></StgValue>
</operation>

<operation id="946" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:698 %or_ln107_147 = or i1 %and_ln107_116, i1 %and_ln107_118

]]></Node>
<StgValue><ssdm name="or_ln107_147"/></StgValue>
</operation>

<operation id="947" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:699 %xor_ln107_99 = xor i1 %or_ln107_147, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_99"/></StgValue>
</operation>

<operation id="948" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:700 %and_ln107_119 = and i1 %tmp_702, i1 %xor_ln107_99

]]></Node>
<StgValue><ssdm name="and_ln107_119"/></StgValue>
</operation>

<operation id="949" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:701 %select_ln107_78 = select i1 %and_ln107_117, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_78"/></StgValue>
</operation>

<operation id="950" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:702 %or_ln107_39 = or i1 %and_ln107_117, i1 %and_ln107_119

]]></Node>
<StgValue><ssdm name="or_ln107_39"/></StgValue>
</operation>

<operation id="951" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:703 %select_ln107_79 = select i1 %or_ln107_39, i24 %select_ln107_78, i24 %add_ln107_19

]]></Node>
<StgValue><ssdm name="select_ln107_79"/></StgValue>
</operation>

<operation id="952" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:705 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_203

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204"/></StgValue>
</operation>

<operation id="953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:706 %sext_ln107_20 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_204

]]></Node>
<StgValue><ssdm name="sext_ln107_20"/></StgValue>
</operation>

<operation id="954" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:707 %mul_ln107_20 = mul i48 %sext_ln107_20, i48 %conv7_i_20_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_20"/></StgValue>
</operation>

<operation id="955" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:708 %tmp_709 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 47

]]></Node>
<StgValue><ssdm name="tmp_709"/></StgValue>
</operation>

<operation id="956" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:709 %trunc_ln107_19 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_20, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_19"/></StgValue>
</operation>

<operation id="957" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:710 %tmp_710 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 15

]]></Node>
<StgValue><ssdm name="tmp_710"/></StgValue>
</operation>

<operation id="958" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:711 %tmp_711 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 39

]]></Node>
<StgValue><ssdm name="tmp_711"/></StgValue>
</operation>

<operation id="959" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:712 %zext_ln107_20 = zext i1 %tmp_710

]]></Node>
<StgValue><ssdm name="zext_ln107_20"/></StgValue>
</operation>

<operation id="960" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:713 %add_ln107_20 = add i24 %trunc_ln107_19, i24 %zext_ln107_20

]]></Node>
<StgValue><ssdm name="add_ln107_20"/></StgValue>
</operation>

<operation id="961" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:714 %tmp_712 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_20, i32 23

]]></Node>
<StgValue><ssdm name="tmp_712"/></StgValue>
</operation>

<operation id="962" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:715 %xor_ln107_100 = xor i1 %tmp_712, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_100"/></StgValue>
</operation>

<operation id="963" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:716 %and_ln107_120 = and i1 %tmp_711, i1 %xor_ln107_100

]]></Node>
<StgValue><ssdm name="and_ln107_120"/></StgValue>
</operation>

<operation id="964" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:717 %tmp_713 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_20, i32 40

]]></Node>
<StgValue><ssdm name="tmp_713"/></StgValue>
</operation>

<operation id="965" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:718 %tmp_714 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_20, i32 41

]]></Node>
<StgValue><ssdm name="tmp_714"/></StgValue>
</operation>

<operation id="966" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:719 %icmp_ln107_60 = icmp_eq  i7 %tmp_714, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_60"/></StgValue>
</operation>

<operation id="967" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:720 %tmp_715 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_20, i32 40

]]></Node>
<StgValue><ssdm name="tmp_715"/></StgValue>
</operation>

<operation id="968" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:721 %icmp_ln107_61 = icmp_eq  i8 %tmp_715, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_61"/></StgValue>
</operation>

<operation id="969" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:722 %icmp_ln107_62 = icmp_eq  i8 %tmp_715, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_62"/></StgValue>
</operation>

<operation id="970" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:723 %select_ln107_80 = select i1 %and_ln107_120, i1 %icmp_ln107_61, i1 %icmp_ln107_62

]]></Node>
<StgValue><ssdm name="select_ln107_80"/></StgValue>
</operation>

<operation id="971" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:724 %xor_ln107_101 = xor i1 %tmp_713, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_101"/></StgValue>
</operation>

<operation id="972" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:725 %and_ln107_121 = and i1 %icmp_ln107_60, i1 %xor_ln107_101

]]></Node>
<StgValue><ssdm name="and_ln107_121"/></StgValue>
</operation>

<operation id="973" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:726 %select_ln107_81 = select i1 %and_ln107_120, i1 %and_ln107_121, i1 %icmp_ln107_61

]]></Node>
<StgValue><ssdm name="select_ln107_81"/></StgValue>
</operation>

<operation id="974" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:727 %and_ln107_122 = and i1 %and_ln107_120, i1 %icmp_ln107_61

]]></Node>
<StgValue><ssdm name="and_ln107_122"/></StgValue>
</operation>

<operation id="975" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:728 %xor_ln107_102 = xor i1 %select_ln107_80, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_102"/></StgValue>
</operation>

<operation id="976" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:729 %or_ln107_40 = or i1 %tmp_712, i1 %xor_ln107_102

]]></Node>
<StgValue><ssdm name="or_ln107_40"/></StgValue>
</operation>

<operation id="977" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:730 %xor_ln107_103 = xor i1 %tmp_709, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_103"/></StgValue>
</operation>

<operation id="978" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:731 %and_ln107_123 = and i1 %or_ln107_40, i1 %xor_ln107_103

]]></Node>
<StgValue><ssdm name="and_ln107_123"/></StgValue>
</operation>

<operation id="979" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:732 %and_ln107_124 = and i1 %tmp_712, i1 %select_ln107_81

]]></Node>
<StgValue><ssdm name="and_ln107_124"/></StgValue>
</operation>

<operation id="980" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:733 %or_ln107_148 = or i1 %and_ln107_122, i1 %and_ln107_124

]]></Node>
<StgValue><ssdm name="or_ln107_148"/></StgValue>
</operation>

<operation id="981" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:734 %xor_ln107_104 = xor i1 %or_ln107_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_104"/></StgValue>
</operation>

<operation id="982" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:735 %and_ln107_125 = and i1 %tmp_709, i1 %xor_ln107_104

]]></Node>
<StgValue><ssdm name="and_ln107_125"/></StgValue>
</operation>

<operation id="983" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:736 %select_ln107_82 = select i1 %and_ln107_123, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_82"/></StgValue>
</operation>

<operation id="984" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:737 %or_ln107_41 = or i1 %and_ln107_123, i1 %and_ln107_125

]]></Node>
<StgValue><ssdm name="or_ln107_41"/></StgValue>
</operation>

<operation id="985" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:738 %select_ln107_83 = select i1 %or_ln107_41, i24 %select_ln107_82, i24 %add_ln107_20

]]></Node>
<StgValue><ssdm name="select_ln107_83"/></StgValue>
</operation>

<operation id="986" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:740 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_205

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206"/></StgValue>
</operation>

<operation id="987" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:741 %sext_ln107_21 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_206

]]></Node>
<StgValue><ssdm name="sext_ln107_21"/></StgValue>
</operation>

<operation id="988" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:742 %mul_ln107_21 = mul i48 %sext_ln107_21, i48 %conv7_i_21_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_21"/></StgValue>
</operation>

<operation id="989" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:743 %tmp_716 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 47

]]></Node>
<StgValue><ssdm name="tmp_716"/></StgValue>
</operation>

<operation id="990" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:744 %trunc_ln107_20 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_21, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_20"/></StgValue>
</operation>

<operation id="991" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:745 %tmp_717 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 15

]]></Node>
<StgValue><ssdm name="tmp_717"/></StgValue>
</operation>

<operation id="992" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:746 %tmp_718 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 39

]]></Node>
<StgValue><ssdm name="tmp_718"/></StgValue>
</operation>

<operation id="993" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:747 %zext_ln107_21 = zext i1 %tmp_717

]]></Node>
<StgValue><ssdm name="zext_ln107_21"/></StgValue>
</operation>

<operation id="994" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:748 %add_ln107_21 = add i24 %trunc_ln107_20, i24 %zext_ln107_21

]]></Node>
<StgValue><ssdm name="add_ln107_21"/></StgValue>
</operation>

<operation id="995" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:749 %tmp_719 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_21, i32 23

]]></Node>
<StgValue><ssdm name="tmp_719"/></StgValue>
</operation>

<operation id="996" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:750 %xor_ln107_105 = xor i1 %tmp_719, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_105"/></StgValue>
</operation>

<operation id="997" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:751 %and_ln107_126 = and i1 %tmp_718, i1 %xor_ln107_105

]]></Node>
<StgValue><ssdm name="and_ln107_126"/></StgValue>
</operation>

<operation id="998" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:752 %tmp_720 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_21, i32 40

]]></Node>
<StgValue><ssdm name="tmp_720"/></StgValue>
</operation>

<operation id="999" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:753 %tmp_721 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_21, i32 41

]]></Node>
<StgValue><ssdm name="tmp_721"/></StgValue>
</operation>

<operation id="1000" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:754 %icmp_ln107_63 = icmp_eq  i7 %tmp_721, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_63"/></StgValue>
</operation>

<operation id="1001" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:755 %tmp_722 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_21, i32 40

]]></Node>
<StgValue><ssdm name="tmp_722"/></StgValue>
</operation>

<operation id="1002" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:756 %icmp_ln107_64 = icmp_eq  i8 %tmp_722, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_64"/></StgValue>
</operation>

<operation id="1003" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:757 %icmp_ln107_65 = icmp_eq  i8 %tmp_722, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_65"/></StgValue>
</operation>

<operation id="1004" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:758 %select_ln107_84 = select i1 %and_ln107_126, i1 %icmp_ln107_64, i1 %icmp_ln107_65

]]></Node>
<StgValue><ssdm name="select_ln107_84"/></StgValue>
</operation>

<operation id="1005" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:759 %xor_ln107_106 = xor i1 %tmp_720, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_106"/></StgValue>
</operation>

<operation id="1006" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:760 %and_ln107_127 = and i1 %icmp_ln107_63, i1 %xor_ln107_106

]]></Node>
<StgValue><ssdm name="and_ln107_127"/></StgValue>
</operation>

<operation id="1007" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:761 %select_ln107_85 = select i1 %and_ln107_126, i1 %and_ln107_127, i1 %icmp_ln107_64

]]></Node>
<StgValue><ssdm name="select_ln107_85"/></StgValue>
</operation>

<operation id="1008" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:762 %and_ln107_128 = and i1 %and_ln107_126, i1 %icmp_ln107_64

]]></Node>
<StgValue><ssdm name="and_ln107_128"/></StgValue>
</operation>

<operation id="1009" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:763 %xor_ln107_107 = xor i1 %select_ln107_84, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_107"/></StgValue>
</operation>

<operation id="1010" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:764 %or_ln107_42 = or i1 %tmp_719, i1 %xor_ln107_107

]]></Node>
<StgValue><ssdm name="or_ln107_42"/></StgValue>
</operation>

<operation id="1011" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:765 %xor_ln107_108 = xor i1 %tmp_716, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_108"/></StgValue>
</operation>

<operation id="1012" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:766 %and_ln107_129 = and i1 %or_ln107_42, i1 %xor_ln107_108

]]></Node>
<StgValue><ssdm name="and_ln107_129"/></StgValue>
</operation>

<operation id="1013" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:767 %and_ln107_130 = and i1 %tmp_719, i1 %select_ln107_85

]]></Node>
<StgValue><ssdm name="and_ln107_130"/></StgValue>
</operation>

<operation id="1014" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:768 %or_ln107_149 = or i1 %and_ln107_128, i1 %and_ln107_130

]]></Node>
<StgValue><ssdm name="or_ln107_149"/></StgValue>
</operation>

<operation id="1015" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:769 %xor_ln107_109 = xor i1 %or_ln107_149, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_109"/></StgValue>
</operation>

<operation id="1016" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:770 %and_ln107_131 = and i1 %tmp_716, i1 %xor_ln107_109

]]></Node>
<StgValue><ssdm name="and_ln107_131"/></StgValue>
</operation>

<operation id="1017" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:771 %select_ln107_86 = select i1 %and_ln107_129, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_86"/></StgValue>
</operation>

<operation id="1018" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:772 %or_ln107_43 = or i1 %and_ln107_129, i1 %and_ln107_131

]]></Node>
<StgValue><ssdm name="or_ln107_43"/></StgValue>
</operation>

<operation id="1019" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:773 %select_ln107_87 = select i1 %or_ln107_43, i24 %select_ln107_86, i24 %add_ln107_21

]]></Node>
<StgValue><ssdm name="select_ln107_87"/></StgValue>
</operation>

<operation id="1020" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:775 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_207

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208"/></StgValue>
</operation>

<operation id="1021" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:776 %sext_ln107_22 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_208

]]></Node>
<StgValue><ssdm name="sext_ln107_22"/></StgValue>
</operation>

<operation id="1022" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:777 %mul_ln107_22 = mul i48 %sext_ln107_22, i48 %conv7_i_22_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_22"/></StgValue>
</operation>

<operation id="1023" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:778 %tmp_723 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 47

]]></Node>
<StgValue><ssdm name="tmp_723"/></StgValue>
</operation>

<operation id="1024" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:779 %trunc_ln107_21 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_22, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_21"/></StgValue>
</operation>

<operation id="1025" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:780 %tmp_724 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 15

]]></Node>
<StgValue><ssdm name="tmp_724"/></StgValue>
</operation>

<operation id="1026" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:781 %tmp_725 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 39

]]></Node>
<StgValue><ssdm name="tmp_725"/></StgValue>
</operation>

<operation id="1027" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:782 %zext_ln107_22 = zext i1 %tmp_724

]]></Node>
<StgValue><ssdm name="zext_ln107_22"/></StgValue>
</operation>

<operation id="1028" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:783 %add_ln107_22 = add i24 %trunc_ln107_21, i24 %zext_ln107_22

]]></Node>
<StgValue><ssdm name="add_ln107_22"/></StgValue>
</operation>

<operation id="1029" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:784 %tmp_726 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_22, i32 23

]]></Node>
<StgValue><ssdm name="tmp_726"/></StgValue>
</operation>

<operation id="1030" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:785 %xor_ln107_110 = xor i1 %tmp_726, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_110"/></StgValue>
</operation>

<operation id="1031" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:786 %and_ln107_132 = and i1 %tmp_725, i1 %xor_ln107_110

]]></Node>
<StgValue><ssdm name="and_ln107_132"/></StgValue>
</operation>

<operation id="1032" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:787 %tmp_727 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_22, i32 40

]]></Node>
<StgValue><ssdm name="tmp_727"/></StgValue>
</operation>

<operation id="1033" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:788 %tmp_728 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_22, i32 41

]]></Node>
<StgValue><ssdm name="tmp_728"/></StgValue>
</operation>

<operation id="1034" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:789 %icmp_ln107_66 = icmp_eq  i7 %tmp_728, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_66"/></StgValue>
</operation>

<operation id="1035" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:790 %tmp_729 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_22, i32 40

]]></Node>
<StgValue><ssdm name="tmp_729"/></StgValue>
</operation>

<operation id="1036" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:791 %icmp_ln107_67 = icmp_eq  i8 %tmp_729, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_67"/></StgValue>
</operation>

<operation id="1037" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:792 %icmp_ln107_68 = icmp_eq  i8 %tmp_729, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_68"/></StgValue>
</operation>

<operation id="1038" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:793 %select_ln107_88 = select i1 %and_ln107_132, i1 %icmp_ln107_67, i1 %icmp_ln107_68

]]></Node>
<StgValue><ssdm name="select_ln107_88"/></StgValue>
</operation>

<operation id="1039" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:794 %xor_ln107_111 = xor i1 %tmp_727, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_111"/></StgValue>
</operation>

<operation id="1040" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:795 %and_ln107_133 = and i1 %icmp_ln107_66, i1 %xor_ln107_111

]]></Node>
<StgValue><ssdm name="and_ln107_133"/></StgValue>
</operation>

<operation id="1041" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:796 %select_ln107_89 = select i1 %and_ln107_132, i1 %and_ln107_133, i1 %icmp_ln107_67

]]></Node>
<StgValue><ssdm name="select_ln107_89"/></StgValue>
</operation>

<operation id="1042" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:797 %and_ln107_134 = and i1 %and_ln107_132, i1 %icmp_ln107_67

]]></Node>
<StgValue><ssdm name="and_ln107_134"/></StgValue>
</operation>

<operation id="1043" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:798 %xor_ln107_112 = xor i1 %select_ln107_88, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_112"/></StgValue>
</operation>

<operation id="1044" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:799 %or_ln107_44 = or i1 %tmp_726, i1 %xor_ln107_112

]]></Node>
<StgValue><ssdm name="or_ln107_44"/></StgValue>
</operation>

<operation id="1045" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:800 %xor_ln107_113 = xor i1 %tmp_723, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_113"/></StgValue>
</operation>

<operation id="1046" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:801 %and_ln107_135 = and i1 %or_ln107_44, i1 %xor_ln107_113

]]></Node>
<StgValue><ssdm name="and_ln107_135"/></StgValue>
</operation>

<operation id="1047" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:802 %and_ln107_136 = and i1 %tmp_726, i1 %select_ln107_89

]]></Node>
<StgValue><ssdm name="and_ln107_136"/></StgValue>
</operation>

<operation id="1048" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:803 %or_ln107_150 = or i1 %and_ln107_134, i1 %and_ln107_136

]]></Node>
<StgValue><ssdm name="or_ln107_150"/></StgValue>
</operation>

<operation id="1049" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:804 %xor_ln107_114 = xor i1 %or_ln107_150, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_114"/></StgValue>
</operation>

<operation id="1050" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:805 %and_ln107_137 = and i1 %tmp_723, i1 %xor_ln107_114

]]></Node>
<StgValue><ssdm name="and_ln107_137"/></StgValue>
</operation>

<operation id="1051" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:806 %select_ln107_90 = select i1 %and_ln107_135, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_90"/></StgValue>
</operation>

<operation id="1052" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:807 %or_ln107_45 = or i1 %and_ln107_135, i1 %and_ln107_137

]]></Node>
<StgValue><ssdm name="or_ln107_45"/></StgValue>
</operation>

<operation id="1053" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:808 %select_ln107_91 = select i1 %or_ln107_45, i24 %select_ln107_90, i24 %add_ln107_22

]]></Node>
<StgValue><ssdm name="select_ln107_91"/></StgValue>
</operation>

<operation id="1054" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:810 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_209

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210"/></StgValue>
</operation>

<operation id="1055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:811 %sext_ln107_23 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_210

]]></Node>
<StgValue><ssdm name="sext_ln107_23"/></StgValue>
</operation>

<operation id="1056" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:812 %mul_ln107_23 = mul i48 %sext_ln107_23, i48 %conv7_i_23_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_23"/></StgValue>
</operation>

<operation id="1057" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:813 %tmp_730 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 47

]]></Node>
<StgValue><ssdm name="tmp_730"/></StgValue>
</operation>

<operation id="1058" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:814 %trunc_ln107_22 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_23, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_22"/></StgValue>
</operation>

<operation id="1059" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:815 %tmp_731 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 15

]]></Node>
<StgValue><ssdm name="tmp_731"/></StgValue>
</operation>

<operation id="1060" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:816 %tmp_732 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 39

]]></Node>
<StgValue><ssdm name="tmp_732"/></StgValue>
</operation>

<operation id="1061" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:817 %zext_ln107_23 = zext i1 %tmp_731

]]></Node>
<StgValue><ssdm name="zext_ln107_23"/></StgValue>
</operation>

<operation id="1062" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:818 %add_ln107_23 = add i24 %trunc_ln107_22, i24 %zext_ln107_23

]]></Node>
<StgValue><ssdm name="add_ln107_23"/></StgValue>
</operation>

<operation id="1063" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:819 %tmp_733 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_23, i32 23

]]></Node>
<StgValue><ssdm name="tmp_733"/></StgValue>
</operation>

<operation id="1064" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:820 %xor_ln107_115 = xor i1 %tmp_733, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_115"/></StgValue>
</operation>

<operation id="1065" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:821 %and_ln107_138 = and i1 %tmp_732, i1 %xor_ln107_115

]]></Node>
<StgValue><ssdm name="and_ln107_138"/></StgValue>
</operation>

<operation id="1066" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:822 %tmp_734 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_23, i32 40

]]></Node>
<StgValue><ssdm name="tmp_734"/></StgValue>
</operation>

<operation id="1067" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:823 %tmp_735 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_23, i32 41

]]></Node>
<StgValue><ssdm name="tmp_735"/></StgValue>
</operation>

<operation id="1068" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:824 %icmp_ln107_69 = icmp_eq  i7 %tmp_735, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_69"/></StgValue>
</operation>

<operation id="1069" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:825 %tmp_736 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_23, i32 40

]]></Node>
<StgValue><ssdm name="tmp_736"/></StgValue>
</operation>

<operation id="1070" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:826 %icmp_ln107_70 = icmp_eq  i8 %tmp_736, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_70"/></StgValue>
</operation>

<operation id="1071" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:827 %icmp_ln107_71 = icmp_eq  i8 %tmp_736, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_71"/></StgValue>
</operation>

<operation id="1072" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:828 %select_ln107_92 = select i1 %and_ln107_138, i1 %icmp_ln107_70, i1 %icmp_ln107_71

]]></Node>
<StgValue><ssdm name="select_ln107_92"/></StgValue>
</operation>

<operation id="1073" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:829 %xor_ln107_116 = xor i1 %tmp_734, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_116"/></StgValue>
</operation>

<operation id="1074" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:830 %and_ln107_139 = and i1 %icmp_ln107_69, i1 %xor_ln107_116

]]></Node>
<StgValue><ssdm name="and_ln107_139"/></StgValue>
</operation>

<operation id="1075" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:831 %select_ln107_93 = select i1 %and_ln107_138, i1 %and_ln107_139, i1 %icmp_ln107_70

]]></Node>
<StgValue><ssdm name="select_ln107_93"/></StgValue>
</operation>

<operation id="1076" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:832 %and_ln107_140 = and i1 %and_ln107_138, i1 %icmp_ln107_70

]]></Node>
<StgValue><ssdm name="and_ln107_140"/></StgValue>
</operation>

<operation id="1077" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:833 %xor_ln107_117 = xor i1 %select_ln107_92, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_117"/></StgValue>
</operation>

<operation id="1078" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:834 %or_ln107_46 = or i1 %tmp_733, i1 %xor_ln107_117

]]></Node>
<StgValue><ssdm name="or_ln107_46"/></StgValue>
</operation>

<operation id="1079" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:835 %xor_ln107_118 = xor i1 %tmp_730, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_118"/></StgValue>
</operation>

<operation id="1080" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:836 %and_ln107_141 = and i1 %or_ln107_46, i1 %xor_ln107_118

]]></Node>
<StgValue><ssdm name="and_ln107_141"/></StgValue>
</operation>

<operation id="1081" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:837 %and_ln107_142 = and i1 %tmp_733, i1 %select_ln107_93

]]></Node>
<StgValue><ssdm name="and_ln107_142"/></StgValue>
</operation>

<operation id="1082" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:838 %or_ln107_151 = or i1 %and_ln107_140, i1 %and_ln107_142

]]></Node>
<StgValue><ssdm name="or_ln107_151"/></StgValue>
</operation>

<operation id="1083" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:839 %xor_ln107_119 = xor i1 %or_ln107_151, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_119"/></StgValue>
</operation>

<operation id="1084" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:840 %and_ln107_143 = and i1 %tmp_730, i1 %xor_ln107_119

]]></Node>
<StgValue><ssdm name="and_ln107_143"/></StgValue>
</operation>

<operation id="1085" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:841 %select_ln107_94 = select i1 %and_ln107_141, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_94"/></StgValue>
</operation>

<operation id="1086" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:842 %or_ln107_47 = or i1 %and_ln107_141, i1 %and_ln107_143

]]></Node>
<StgValue><ssdm name="or_ln107_47"/></StgValue>
</operation>

<operation id="1087" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:843 %select_ln107_95 = select i1 %or_ln107_47, i24 %select_ln107_94, i24 %add_ln107_23

]]></Node>
<StgValue><ssdm name="select_ln107_95"/></StgValue>
</operation>

<operation id="1088" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:845 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_211

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212"/></StgValue>
</operation>

<operation id="1089" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:846 %sext_ln107_24 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_212

]]></Node>
<StgValue><ssdm name="sext_ln107_24"/></StgValue>
</operation>

<operation id="1090" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:847 %mul_ln107_24 = mul i48 %sext_ln107_24, i48 %conv7_i_24_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_24"/></StgValue>
</operation>

<operation id="1091" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:848 %tmp_737 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 47

]]></Node>
<StgValue><ssdm name="tmp_737"/></StgValue>
</operation>

<operation id="1092" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:849 %trunc_ln107_23 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_24, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_23"/></StgValue>
</operation>

<operation id="1093" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:850 %tmp_738 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 15

]]></Node>
<StgValue><ssdm name="tmp_738"/></StgValue>
</operation>

<operation id="1094" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:851 %tmp_739 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 39

]]></Node>
<StgValue><ssdm name="tmp_739"/></StgValue>
</operation>

<operation id="1095" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:852 %zext_ln107_24 = zext i1 %tmp_738

]]></Node>
<StgValue><ssdm name="zext_ln107_24"/></StgValue>
</operation>

<operation id="1096" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:853 %add_ln107_24 = add i24 %trunc_ln107_23, i24 %zext_ln107_24

]]></Node>
<StgValue><ssdm name="add_ln107_24"/></StgValue>
</operation>

<operation id="1097" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:854 %tmp_740 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_24, i32 23

]]></Node>
<StgValue><ssdm name="tmp_740"/></StgValue>
</operation>

<operation id="1098" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:855 %xor_ln107_120 = xor i1 %tmp_740, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_120"/></StgValue>
</operation>

<operation id="1099" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:856 %and_ln107_144 = and i1 %tmp_739, i1 %xor_ln107_120

]]></Node>
<StgValue><ssdm name="and_ln107_144"/></StgValue>
</operation>

<operation id="1100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:857 %tmp_741 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_24, i32 40

]]></Node>
<StgValue><ssdm name="tmp_741"/></StgValue>
</operation>

<operation id="1101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:858 %tmp_742 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_24, i32 41

]]></Node>
<StgValue><ssdm name="tmp_742"/></StgValue>
</operation>

<operation id="1102" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:859 %icmp_ln107_72 = icmp_eq  i7 %tmp_742, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_72"/></StgValue>
</operation>

<operation id="1103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:860 %tmp_743 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_24, i32 40

]]></Node>
<StgValue><ssdm name="tmp_743"/></StgValue>
</operation>

<operation id="1104" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:861 %icmp_ln107_73 = icmp_eq  i8 %tmp_743, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_73"/></StgValue>
</operation>

<operation id="1105" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:862 %icmp_ln107_74 = icmp_eq  i8 %tmp_743, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_74"/></StgValue>
</operation>

<operation id="1106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:863 %select_ln107_96 = select i1 %and_ln107_144, i1 %icmp_ln107_73, i1 %icmp_ln107_74

]]></Node>
<StgValue><ssdm name="select_ln107_96"/></StgValue>
</operation>

<operation id="1107" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:864 %xor_ln107_121 = xor i1 %tmp_741, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_121"/></StgValue>
</operation>

<operation id="1108" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:865 %and_ln107_145 = and i1 %icmp_ln107_72, i1 %xor_ln107_121

]]></Node>
<StgValue><ssdm name="and_ln107_145"/></StgValue>
</operation>

<operation id="1109" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:866 %select_ln107_97 = select i1 %and_ln107_144, i1 %and_ln107_145, i1 %icmp_ln107_73

]]></Node>
<StgValue><ssdm name="select_ln107_97"/></StgValue>
</operation>

<operation id="1110" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:867 %and_ln107_146 = and i1 %and_ln107_144, i1 %icmp_ln107_73

]]></Node>
<StgValue><ssdm name="and_ln107_146"/></StgValue>
</operation>

<operation id="1111" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:868 %xor_ln107_122 = xor i1 %select_ln107_96, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_122"/></StgValue>
</operation>

<operation id="1112" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:869 %or_ln107_48 = or i1 %tmp_740, i1 %xor_ln107_122

]]></Node>
<StgValue><ssdm name="or_ln107_48"/></StgValue>
</operation>

<operation id="1113" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:870 %xor_ln107_123 = xor i1 %tmp_737, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_123"/></StgValue>
</operation>

<operation id="1114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:871 %and_ln107_147 = and i1 %or_ln107_48, i1 %xor_ln107_123

]]></Node>
<StgValue><ssdm name="and_ln107_147"/></StgValue>
</operation>

<operation id="1115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:872 %and_ln107_148 = and i1 %tmp_740, i1 %select_ln107_97

]]></Node>
<StgValue><ssdm name="and_ln107_148"/></StgValue>
</operation>

<operation id="1116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:873 %or_ln107_152 = or i1 %and_ln107_146, i1 %and_ln107_148

]]></Node>
<StgValue><ssdm name="or_ln107_152"/></StgValue>
</operation>

<operation id="1117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:874 %xor_ln107_124 = xor i1 %or_ln107_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_124"/></StgValue>
</operation>

<operation id="1118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:875 %and_ln107_149 = and i1 %tmp_737, i1 %xor_ln107_124

]]></Node>
<StgValue><ssdm name="and_ln107_149"/></StgValue>
</operation>

<operation id="1119" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:876 %select_ln107_98 = select i1 %and_ln107_147, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_98"/></StgValue>
</operation>

<operation id="1120" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:877 %or_ln107_49 = or i1 %and_ln107_147, i1 %and_ln107_149

]]></Node>
<StgValue><ssdm name="or_ln107_49"/></StgValue>
</operation>

<operation id="1121" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:878 %select_ln107_99 = select i1 %or_ln107_49, i24 %select_ln107_98, i24 %add_ln107_24

]]></Node>
<StgValue><ssdm name="select_ln107_99"/></StgValue>
</operation>

<operation id="1122" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:880 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_213

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214"/></StgValue>
</operation>

<operation id="1123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:881 %sext_ln107_25 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_214

]]></Node>
<StgValue><ssdm name="sext_ln107_25"/></StgValue>
</operation>

<operation id="1124" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:882 %mul_ln107_25 = mul i48 %sext_ln107_25, i48 %conv7_i_25_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_25"/></StgValue>
</operation>

<operation id="1125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:883 %tmp_744 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 47

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="1126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:884 %trunc_ln107_24 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_25, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_24"/></StgValue>
</operation>

<operation id="1127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:885 %tmp_745 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 15

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="1128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:886 %tmp_746 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 39

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="1129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:887 %zext_ln107_25 = zext i1 %tmp_745

]]></Node>
<StgValue><ssdm name="zext_ln107_25"/></StgValue>
</operation>

<operation id="1130" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:888 %add_ln107_25 = add i24 %trunc_ln107_24, i24 %zext_ln107_25

]]></Node>
<StgValue><ssdm name="add_ln107_25"/></StgValue>
</operation>

<operation id="1131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:889 %tmp_747 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_25, i32 23

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="1132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:890 %xor_ln107_125 = xor i1 %tmp_747, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_125"/></StgValue>
</operation>

<operation id="1133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:891 %and_ln107_150 = and i1 %tmp_746, i1 %xor_ln107_125

]]></Node>
<StgValue><ssdm name="and_ln107_150"/></StgValue>
</operation>

<operation id="1134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:892 %tmp_748 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_25, i32 40

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="1135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:893 %tmp_749 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_25, i32 41

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="1136" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:894 %icmp_ln107_75 = icmp_eq  i7 %tmp_749, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_75"/></StgValue>
</operation>

<operation id="1137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:895 %tmp_750 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_25, i32 40

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="1138" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:896 %icmp_ln107_76 = icmp_eq  i8 %tmp_750, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_76"/></StgValue>
</operation>

<operation id="1139" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:897 %icmp_ln107_77 = icmp_eq  i8 %tmp_750, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_77"/></StgValue>
</operation>

<operation id="1140" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:898 %select_ln107_100 = select i1 %and_ln107_150, i1 %icmp_ln107_76, i1 %icmp_ln107_77

]]></Node>
<StgValue><ssdm name="select_ln107_100"/></StgValue>
</operation>

<operation id="1141" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:899 %xor_ln107_126 = xor i1 %tmp_748, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_126"/></StgValue>
</operation>

<operation id="1142" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:900 %and_ln107_151 = and i1 %icmp_ln107_75, i1 %xor_ln107_126

]]></Node>
<StgValue><ssdm name="and_ln107_151"/></StgValue>
</operation>

<operation id="1143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:901 %select_ln107_101 = select i1 %and_ln107_150, i1 %and_ln107_151, i1 %icmp_ln107_76

]]></Node>
<StgValue><ssdm name="select_ln107_101"/></StgValue>
</operation>

<operation id="1144" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:902 %and_ln107_152 = and i1 %and_ln107_150, i1 %icmp_ln107_76

]]></Node>
<StgValue><ssdm name="and_ln107_152"/></StgValue>
</operation>

<operation id="1145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:903 %xor_ln107_127 = xor i1 %select_ln107_100, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_127"/></StgValue>
</operation>

<operation id="1146" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:904 %or_ln107_50 = or i1 %tmp_747, i1 %xor_ln107_127

]]></Node>
<StgValue><ssdm name="or_ln107_50"/></StgValue>
</operation>

<operation id="1147" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:905 %xor_ln107_128 = xor i1 %tmp_744, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_128"/></StgValue>
</operation>

<operation id="1148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:906 %and_ln107_153 = and i1 %or_ln107_50, i1 %xor_ln107_128

]]></Node>
<StgValue><ssdm name="and_ln107_153"/></StgValue>
</operation>

<operation id="1149" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:907 %and_ln107_154 = and i1 %tmp_747, i1 %select_ln107_101

]]></Node>
<StgValue><ssdm name="and_ln107_154"/></StgValue>
</operation>

<operation id="1150" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:908 %or_ln107_153 = or i1 %and_ln107_152, i1 %and_ln107_154

]]></Node>
<StgValue><ssdm name="or_ln107_153"/></StgValue>
</operation>

<operation id="1151" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:909 %xor_ln107_129 = xor i1 %or_ln107_153, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_129"/></StgValue>
</operation>

<operation id="1152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:910 %and_ln107_155 = and i1 %tmp_744, i1 %xor_ln107_129

]]></Node>
<StgValue><ssdm name="and_ln107_155"/></StgValue>
</operation>

<operation id="1153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:911 %select_ln107_102 = select i1 %and_ln107_153, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_102"/></StgValue>
</operation>

<operation id="1154" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:912 %or_ln107_51 = or i1 %and_ln107_153, i1 %and_ln107_155

]]></Node>
<StgValue><ssdm name="or_ln107_51"/></StgValue>
</operation>

<operation id="1155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:913 %select_ln107_103 = select i1 %or_ln107_51, i24 %select_ln107_102, i24 %add_ln107_25

]]></Node>
<StgValue><ssdm name="select_ln107_103"/></StgValue>
</operation>

<operation id="1156" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:915 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_215

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216"/></StgValue>
</operation>

<operation id="1157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:916 %sext_ln107_26 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_216

]]></Node>
<StgValue><ssdm name="sext_ln107_26"/></StgValue>
</operation>

<operation id="1158" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:917 %mul_ln107_26 = mul i48 %sext_ln107_26, i48 %conv7_i_26_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_26"/></StgValue>
</operation>

<operation id="1159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:918 %tmp_751 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 47

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="1160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:919 %trunc_ln107_25 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_26, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_25"/></StgValue>
</operation>

<operation id="1161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:920 %tmp_752 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 15

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="1162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:921 %tmp_753 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 39

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="1163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:922 %zext_ln107_26 = zext i1 %tmp_752

]]></Node>
<StgValue><ssdm name="zext_ln107_26"/></StgValue>
</operation>

<operation id="1164" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:923 %add_ln107_26 = add i24 %trunc_ln107_25, i24 %zext_ln107_26

]]></Node>
<StgValue><ssdm name="add_ln107_26"/></StgValue>
</operation>

<operation id="1165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:924 %tmp_754 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_26, i32 23

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="1166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:925 %xor_ln107_130 = xor i1 %tmp_754, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_130"/></StgValue>
</operation>

<operation id="1167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:926 %and_ln107_156 = and i1 %tmp_753, i1 %xor_ln107_130

]]></Node>
<StgValue><ssdm name="and_ln107_156"/></StgValue>
</operation>

<operation id="1168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:927 %tmp_755 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="1169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:928 %tmp_756 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_26, i32 41

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="1170" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:929 %icmp_ln107_78 = icmp_eq  i7 %tmp_756, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_78"/></StgValue>
</operation>

<operation id="1171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:930 %tmp_757 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_26, i32 40

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="1172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:931 %icmp_ln107_79 = icmp_eq  i8 %tmp_757, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_79"/></StgValue>
</operation>

<operation id="1173" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:932 %icmp_ln107_80 = icmp_eq  i8 %tmp_757, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_80"/></StgValue>
</operation>

<operation id="1174" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:933 %select_ln107_104 = select i1 %and_ln107_156, i1 %icmp_ln107_79, i1 %icmp_ln107_80

]]></Node>
<StgValue><ssdm name="select_ln107_104"/></StgValue>
</operation>

<operation id="1175" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:934 %xor_ln107_131 = xor i1 %tmp_755, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_131"/></StgValue>
</operation>

<operation id="1176" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:935 %and_ln107_157 = and i1 %icmp_ln107_78, i1 %xor_ln107_131

]]></Node>
<StgValue><ssdm name="and_ln107_157"/></StgValue>
</operation>

<operation id="1177" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:936 %select_ln107_105 = select i1 %and_ln107_156, i1 %and_ln107_157, i1 %icmp_ln107_79

]]></Node>
<StgValue><ssdm name="select_ln107_105"/></StgValue>
</operation>

<operation id="1178" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:937 %and_ln107_158 = and i1 %and_ln107_156, i1 %icmp_ln107_79

]]></Node>
<StgValue><ssdm name="and_ln107_158"/></StgValue>
</operation>

<operation id="1179" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:938 %xor_ln107_132 = xor i1 %select_ln107_104, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_132"/></StgValue>
</operation>

<operation id="1180" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:939 %or_ln107_52 = or i1 %tmp_754, i1 %xor_ln107_132

]]></Node>
<StgValue><ssdm name="or_ln107_52"/></StgValue>
</operation>

<operation id="1181" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:940 %xor_ln107_133 = xor i1 %tmp_751, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_133"/></StgValue>
</operation>

<operation id="1182" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:941 %and_ln107_159 = and i1 %or_ln107_52, i1 %xor_ln107_133

]]></Node>
<StgValue><ssdm name="and_ln107_159"/></StgValue>
</operation>

<operation id="1183" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:942 %and_ln107_160 = and i1 %tmp_754, i1 %select_ln107_105

]]></Node>
<StgValue><ssdm name="and_ln107_160"/></StgValue>
</operation>

<operation id="1184" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:943 %or_ln107_154 = or i1 %and_ln107_158, i1 %and_ln107_160

]]></Node>
<StgValue><ssdm name="or_ln107_154"/></StgValue>
</operation>

<operation id="1185" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:944 %xor_ln107_134 = xor i1 %or_ln107_154, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_134"/></StgValue>
</operation>

<operation id="1186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:945 %and_ln107_161 = and i1 %tmp_751, i1 %xor_ln107_134

]]></Node>
<StgValue><ssdm name="and_ln107_161"/></StgValue>
</operation>

<operation id="1187" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:946 %select_ln107_106 = select i1 %and_ln107_159, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_106"/></StgValue>
</operation>

<operation id="1188" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:947 %or_ln107_53 = or i1 %and_ln107_159, i1 %and_ln107_161

]]></Node>
<StgValue><ssdm name="or_ln107_53"/></StgValue>
</operation>

<operation id="1189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:948 %select_ln107_107 = select i1 %or_ln107_53, i24 %select_ln107_106, i24 %add_ln107_26

]]></Node>
<StgValue><ssdm name="select_ln107_107"/></StgValue>
</operation>

<operation id="1190" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:950 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_217

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218"/></StgValue>
</operation>

<operation id="1191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:951 %sext_ln107_27 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_218

]]></Node>
<StgValue><ssdm name="sext_ln107_27"/></StgValue>
</operation>

<operation id="1192" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:952 %mul_ln107_27 = mul i48 %sext_ln107_27, i48 %conv7_i_27_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_27"/></StgValue>
</operation>

<operation id="1193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:953 %tmp_758 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 47

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="1194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:954 %trunc_ln107_26 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_27, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_26"/></StgValue>
</operation>

<operation id="1195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:955 %tmp_759 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 15

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="1196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:956 %tmp_760 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 39

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="1197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:957 %zext_ln107_27 = zext i1 %tmp_759

]]></Node>
<StgValue><ssdm name="zext_ln107_27"/></StgValue>
</operation>

<operation id="1198" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:958 %add_ln107_27 = add i24 %trunc_ln107_26, i24 %zext_ln107_27

]]></Node>
<StgValue><ssdm name="add_ln107_27"/></StgValue>
</operation>

<operation id="1199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:959 %tmp_761 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_27, i32 23

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="1200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:960 %xor_ln107_135 = xor i1 %tmp_761, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_135"/></StgValue>
</operation>

<operation id="1201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:961 %and_ln107_162 = and i1 %tmp_760, i1 %xor_ln107_135

]]></Node>
<StgValue><ssdm name="and_ln107_162"/></StgValue>
</operation>

<operation id="1202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:962 %tmp_762 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="1203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:963 %tmp_763 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_27, i32 41

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="1204" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:964 %icmp_ln107_81 = icmp_eq  i7 %tmp_763, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_81"/></StgValue>
</operation>

<operation id="1205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:965 %tmp_764 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_27, i32 40

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="1206" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:966 %icmp_ln107_82 = icmp_eq  i8 %tmp_764, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_82"/></StgValue>
</operation>

<operation id="1207" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:967 %icmp_ln107_83 = icmp_eq  i8 %tmp_764, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_83"/></StgValue>
</operation>

<operation id="1208" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:968 %select_ln107_108 = select i1 %and_ln107_162, i1 %icmp_ln107_82, i1 %icmp_ln107_83

]]></Node>
<StgValue><ssdm name="select_ln107_108"/></StgValue>
</operation>

<operation id="1209" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:969 %xor_ln107_136 = xor i1 %tmp_762, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_136"/></StgValue>
</operation>

<operation id="1210" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:970 %and_ln107_163 = and i1 %icmp_ln107_81, i1 %xor_ln107_136

]]></Node>
<StgValue><ssdm name="and_ln107_163"/></StgValue>
</operation>

<operation id="1211" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:971 %select_ln107_109 = select i1 %and_ln107_162, i1 %and_ln107_163, i1 %icmp_ln107_82

]]></Node>
<StgValue><ssdm name="select_ln107_109"/></StgValue>
</operation>

<operation id="1212" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:972 %and_ln107_164 = and i1 %and_ln107_162, i1 %icmp_ln107_82

]]></Node>
<StgValue><ssdm name="and_ln107_164"/></StgValue>
</operation>

<operation id="1213" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:973 %xor_ln107_137 = xor i1 %select_ln107_108, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_137"/></StgValue>
</operation>

<operation id="1214" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:974 %or_ln107_54 = or i1 %tmp_761, i1 %xor_ln107_137

]]></Node>
<StgValue><ssdm name="or_ln107_54"/></StgValue>
</operation>

<operation id="1215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:975 %xor_ln107_138 = xor i1 %tmp_758, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_138"/></StgValue>
</operation>

<operation id="1216" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:976 %and_ln107_165 = and i1 %or_ln107_54, i1 %xor_ln107_138

]]></Node>
<StgValue><ssdm name="and_ln107_165"/></StgValue>
</operation>

<operation id="1217" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:977 %and_ln107_166 = and i1 %tmp_761, i1 %select_ln107_109

]]></Node>
<StgValue><ssdm name="and_ln107_166"/></StgValue>
</operation>

<operation id="1218" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:978 %or_ln107_155 = or i1 %and_ln107_164, i1 %and_ln107_166

]]></Node>
<StgValue><ssdm name="or_ln107_155"/></StgValue>
</operation>

<operation id="1219" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:979 %xor_ln107_139 = xor i1 %or_ln107_155, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_139"/></StgValue>
</operation>

<operation id="1220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:980 %and_ln107_167 = and i1 %tmp_758, i1 %xor_ln107_139

]]></Node>
<StgValue><ssdm name="and_ln107_167"/></StgValue>
</operation>

<operation id="1221" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:981 %select_ln107_110 = select i1 %and_ln107_165, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_110"/></StgValue>
</operation>

<operation id="1222" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:982 %or_ln107_55 = or i1 %and_ln107_165, i1 %and_ln107_167

]]></Node>
<StgValue><ssdm name="or_ln107_55"/></StgValue>
</operation>

<operation id="1223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:983 %select_ln107_111 = select i1 %or_ln107_55, i24 %select_ln107_110, i24 %add_ln107_27

]]></Node>
<StgValue><ssdm name="select_ln107_111"/></StgValue>
</operation>

<operation id="1224" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:985 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_219

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220"/></StgValue>
</operation>

<operation id="1225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:986 %sext_ln107_28 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_220

]]></Node>
<StgValue><ssdm name="sext_ln107_28"/></StgValue>
</operation>

<operation id="1226" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:987 %mul_ln107_28 = mul i48 %sext_ln107_28, i48 %conv7_i_28_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_28"/></StgValue>
</operation>

<operation id="1227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:988 %tmp_765 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 47

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="1228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:989 %trunc_ln107_27 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_28, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_27"/></StgValue>
</operation>

<operation id="1229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:990 %tmp_766 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 15

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="1230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:991 %tmp_767 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 39

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="1231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:992 %zext_ln107_28 = zext i1 %tmp_766

]]></Node>
<StgValue><ssdm name="zext_ln107_28"/></StgValue>
</operation>

<operation id="1232" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:993 %add_ln107_28 = add i24 %trunc_ln107_27, i24 %zext_ln107_28

]]></Node>
<StgValue><ssdm name="add_ln107_28"/></StgValue>
</operation>

<operation id="1233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:994 %tmp_768 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_28, i32 23

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="1234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:995 %xor_ln107_140 = xor i1 %tmp_768, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_140"/></StgValue>
</operation>

<operation id="1235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:996 %and_ln107_168 = and i1 %tmp_767, i1 %xor_ln107_140

]]></Node>
<StgValue><ssdm name="and_ln107_168"/></StgValue>
</operation>

<operation id="1236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:997 %tmp_769 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_28, i32 40

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="1237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:998 %tmp_770 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_28, i32 41

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="1238" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:999 %icmp_ln107_84 = icmp_eq  i7 %tmp_770, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_84"/></StgValue>
</operation>

<operation id="1239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1000 %tmp_771 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_28, i32 40

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="1240" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1001 %icmp_ln107_85 = icmp_eq  i8 %tmp_771, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_85"/></StgValue>
</operation>

<operation id="1241" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1002 %icmp_ln107_86 = icmp_eq  i8 %tmp_771, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_86"/></StgValue>
</operation>

<operation id="1242" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1003 %select_ln107_112 = select i1 %and_ln107_168, i1 %icmp_ln107_85, i1 %icmp_ln107_86

]]></Node>
<StgValue><ssdm name="select_ln107_112"/></StgValue>
</operation>

<operation id="1243" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1004 %xor_ln107_141 = xor i1 %tmp_769, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_141"/></StgValue>
</operation>

<operation id="1244" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1005 %and_ln107_169 = and i1 %icmp_ln107_84, i1 %xor_ln107_141

]]></Node>
<StgValue><ssdm name="and_ln107_169"/></StgValue>
</operation>

<operation id="1245" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1006 %select_ln107_113 = select i1 %and_ln107_168, i1 %and_ln107_169, i1 %icmp_ln107_85

]]></Node>
<StgValue><ssdm name="select_ln107_113"/></StgValue>
</operation>

<operation id="1246" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1007 %and_ln107_170 = and i1 %and_ln107_168, i1 %icmp_ln107_85

]]></Node>
<StgValue><ssdm name="and_ln107_170"/></StgValue>
</operation>

<operation id="1247" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1008 %xor_ln107_142 = xor i1 %select_ln107_112, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_142"/></StgValue>
</operation>

<operation id="1248" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1009 %or_ln107_56 = or i1 %tmp_768, i1 %xor_ln107_142

]]></Node>
<StgValue><ssdm name="or_ln107_56"/></StgValue>
</operation>

<operation id="1249" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1010 %xor_ln107_143 = xor i1 %tmp_765, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_143"/></StgValue>
</operation>

<operation id="1250" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1011 %and_ln107_171 = and i1 %or_ln107_56, i1 %xor_ln107_143

]]></Node>
<StgValue><ssdm name="and_ln107_171"/></StgValue>
</operation>

<operation id="1251" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1012 %and_ln107_172 = and i1 %tmp_768, i1 %select_ln107_113

]]></Node>
<StgValue><ssdm name="and_ln107_172"/></StgValue>
</operation>

<operation id="1252" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1013 %or_ln107_156 = or i1 %and_ln107_170, i1 %and_ln107_172

]]></Node>
<StgValue><ssdm name="or_ln107_156"/></StgValue>
</operation>

<operation id="1253" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1014 %xor_ln107_144 = xor i1 %or_ln107_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_144"/></StgValue>
</operation>

<operation id="1254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1015 %and_ln107_173 = and i1 %tmp_765, i1 %xor_ln107_144

]]></Node>
<StgValue><ssdm name="and_ln107_173"/></StgValue>
</operation>

<operation id="1255" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1016 %select_ln107_114 = select i1 %and_ln107_171, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_114"/></StgValue>
</operation>

<operation id="1256" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1017 %or_ln107_57 = or i1 %and_ln107_171, i1 %and_ln107_173

]]></Node>
<StgValue><ssdm name="or_ln107_57"/></StgValue>
</operation>

<operation id="1257" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1018 %select_ln107_115 = select i1 %or_ln107_57, i24 %select_ln107_114, i24 %add_ln107_28

]]></Node>
<StgValue><ssdm name="select_ln107_115"/></StgValue>
</operation>

<operation id="1258" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1020 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_221

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222"/></StgValue>
</operation>

<operation id="1259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1021 %sext_ln107_29 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_222

]]></Node>
<StgValue><ssdm name="sext_ln107_29"/></StgValue>
</operation>

<operation id="1260" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1022 %mul_ln107_29 = mul i48 %sext_ln107_29, i48 %conv7_i_29_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_29"/></StgValue>
</operation>

<operation id="1261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1023 %tmp_772 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 47

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="1262" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1024 %trunc_ln107_28 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_29, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_28"/></StgValue>
</operation>

<operation id="1263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1025 %tmp_773 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 15

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="1264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1026 %tmp_774 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 39

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="1265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1027 %zext_ln107_29 = zext i1 %tmp_773

]]></Node>
<StgValue><ssdm name="zext_ln107_29"/></StgValue>
</operation>

<operation id="1266" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1028 %add_ln107_29 = add i24 %trunc_ln107_28, i24 %zext_ln107_29

]]></Node>
<StgValue><ssdm name="add_ln107_29"/></StgValue>
</operation>

<operation id="1267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1029 %tmp_775 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_29, i32 23

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="1268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1030 %xor_ln107_145 = xor i1 %tmp_775, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_145"/></StgValue>
</operation>

<operation id="1269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1031 %and_ln107_174 = and i1 %tmp_774, i1 %xor_ln107_145

]]></Node>
<StgValue><ssdm name="and_ln107_174"/></StgValue>
</operation>

<operation id="1270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1032 %tmp_776 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_29, i32 40

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="1271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1033 %tmp_777 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_29, i32 41

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="1272" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1034 %icmp_ln107_87 = icmp_eq  i7 %tmp_777, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_87"/></StgValue>
</operation>

<operation id="1273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1035 %tmp_778 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_29, i32 40

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="1274" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1036 %icmp_ln107_88 = icmp_eq  i8 %tmp_778, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_88"/></StgValue>
</operation>

<operation id="1275" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1037 %icmp_ln107_89 = icmp_eq  i8 %tmp_778, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_89"/></StgValue>
</operation>

<operation id="1276" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1038 %select_ln107_116 = select i1 %and_ln107_174, i1 %icmp_ln107_88, i1 %icmp_ln107_89

]]></Node>
<StgValue><ssdm name="select_ln107_116"/></StgValue>
</operation>

<operation id="1277" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1039 %xor_ln107_146 = xor i1 %tmp_776, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_146"/></StgValue>
</operation>

<operation id="1278" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1040 %and_ln107_175 = and i1 %icmp_ln107_87, i1 %xor_ln107_146

]]></Node>
<StgValue><ssdm name="and_ln107_175"/></StgValue>
</operation>

<operation id="1279" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1041 %select_ln107_117 = select i1 %and_ln107_174, i1 %and_ln107_175, i1 %icmp_ln107_88

]]></Node>
<StgValue><ssdm name="select_ln107_117"/></StgValue>
</operation>

<operation id="1280" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1042 %and_ln107_176 = and i1 %and_ln107_174, i1 %icmp_ln107_88

]]></Node>
<StgValue><ssdm name="and_ln107_176"/></StgValue>
</operation>

<operation id="1281" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1043 %xor_ln107_147 = xor i1 %select_ln107_116, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_147"/></StgValue>
</operation>

<operation id="1282" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1044 %or_ln107_58 = or i1 %tmp_775, i1 %xor_ln107_147

]]></Node>
<StgValue><ssdm name="or_ln107_58"/></StgValue>
</operation>

<operation id="1283" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1045 %xor_ln107_148 = xor i1 %tmp_772, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_148"/></StgValue>
</operation>

<operation id="1284" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1046 %and_ln107_177 = and i1 %or_ln107_58, i1 %xor_ln107_148

]]></Node>
<StgValue><ssdm name="and_ln107_177"/></StgValue>
</operation>

<operation id="1285" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1047 %and_ln107_178 = and i1 %tmp_775, i1 %select_ln107_117

]]></Node>
<StgValue><ssdm name="and_ln107_178"/></StgValue>
</operation>

<operation id="1286" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1048 %or_ln107_157 = or i1 %and_ln107_176, i1 %and_ln107_178

]]></Node>
<StgValue><ssdm name="or_ln107_157"/></StgValue>
</operation>

<operation id="1287" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1049 %xor_ln107_149 = xor i1 %or_ln107_157, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_149"/></StgValue>
</operation>

<operation id="1288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1050 %and_ln107_179 = and i1 %tmp_772, i1 %xor_ln107_149

]]></Node>
<StgValue><ssdm name="and_ln107_179"/></StgValue>
</operation>

<operation id="1289" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1051 %select_ln107_118 = select i1 %and_ln107_177, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_118"/></StgValue>
</operation>

<operation id="1290" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1052 %or_ln107_59 = or i1 %and_ln107_177, i1 %and_ln107_179

]]></Node>
<StgValue><ssdm name="or_ln107_59"/></StgValue>
</operation>

<operation id="1291" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1053 %select_ln107_119 = select i1 %or_ln107_59, i24 %select_ln107_118, i24 %add_ln107_29

]]></Node>
<StgValue><ssdm name="select_ln107_119"/></StgValue>
</operation>

<operation id="1292" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1055 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_223

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224"/></StgValue>
</operation>

<operation id="1293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1056 %sext_ln107_30 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_224

]]></Node>
<StgValue><ssdm name="sext_ln107_30"/></StgValue>
</operation>

<operation id="1294" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1057 %mul_ln107_30 = mul i48 %sext_ln107_30, i48 %conv7_i_30_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_30"/></StgValue>
</operation>

<operation id="1295" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1058 %tmp_779 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 47

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="1296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1059 %trunc_ln107_29 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_30, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_29"/></StgValue>
</operation>

<operation id="1297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1060 %tmp_780 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 15

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="1298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1061 %tmp_781 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 39

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="1299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1062 %zext_ln107_30 = zext i1 %tmp_780

]]></Node>
<StgValue><ssdm name="zext_ln107_30"/></StgValue>
</operation>

<operation id="1300" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1063 %add_ln107_30 = add i24 %trunc_ln107_29, i24 %zext_ln107_30

]]></Node>
<StgValue><ssdm name="add_ln107_30"/></StgValue>
</operation>

<operation id="1301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1064 %tmp_782 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_30, i32 23

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="1302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1065 %xor_ln107_150 = xor i1 %tmp_782, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_150"/></StgValue>
</operation>

<operation id="1303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1066 %and_ln107_180 = and i1 %tmp_781, i1 %xor_ln107_150

]]></Node>
<StgValue><ssdm name="and_ln107_180"/></StgValue>
</operation>

<operation id="1304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1067 %tmp_783 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_30, i32 40

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="1305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1068 %tmp_784 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_30, i32 41

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="1306" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1069 %icmp_ln107_90 = icmp_eq  i7 %tmp_784, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_90"/></StgValue>
</operation>

<operation id="1307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1070 %tmp_785 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_30, i32 40

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="1308" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1071 %icmp_ln107_91 = icmp_eq  i8 %tmp_785, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_91"/></StgValue>
</operation>

<operation id="1309" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1072 %icmp_ln107_92 = icmp_eq  i8 %tmp_785, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_92"/></StgValue>
</operation>

<operation id="1310" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1073 %select_ln107_120 = select i1 %and_ln107_180, i1 %icmp_ln107_91, i1 %icmp_ln107_92

]]></Node>
<StgValue><ssdm name="select_ln107_120"/></StgValue>
</operation>

<operation id="1311" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1074 %xor_ln107_151 = xor i1 %tmp_783, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_151"/></StgValue>
</operation>

<operation id="1312" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1075 %and_ln107_181 = and i1 %icmp_ln107_90, i1 %xor_ln107_151

]]></Node>
<StgValue><ssdm name="and_ln107_181"/></StgValue>
</operation>

<operation id="1313" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1076 %select_ln107_121 = select i1 %and_ln107_180, i1 %and_ln107_181, i1 %icmp_ln107_91

]]></Node>
<StgValue><ssdm name="select_ln107_121"/></StgValue>
</operation>

<operation id="1314" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1077 %and_ln107_182 = and i1 %and_ln107_180, i1 %icmp_ln107_91

]]></Node>
<StgValue><ssdm name="and_ln107_182"/></StgValue>
</operation>

<operation id="1315" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1078 %xor_ln107_152 = xor i1 %select_ln107_120, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_152"/></StgValue>
</operation>

<operation id="1316" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1079 %or_ln107_60 = or i1 %tmp_782, i1 %xor_ln107_152

]]></Node>
<StgValue><ssdm name="or_ln107_60"/></StgValue>
</operation>

<operation id="1317" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1080 %xor_ln107_153 = xor i1 %tmp_779, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_153"/></StgValue>
</operation>

<operation id="1318" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1081 %and_ln107_183 = and i1 %or_ln107_60, i1 %xor_ln107_153

]]></Node>
<StgValue><ssdm name="and_ln107_183"/></StgValue>
</operation>

<operation id="1319" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1082 %and_ln107_184 = and i1 %tmp_782, i1 %select_ln107_121

]]></Node>
<StgValue><ssdm name="and_ln107_184"/></StgValue>
</operation>

<operation id="1320" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1083 %or_ln107_158 = or i1 %and_ln107_182, i1 %and_ln107_184

]]></Node>
<StgValue><ssdm name="or_ln107_158"/></StgValue>
</operation>

<operation id="1321" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1084 %xor_ln107_154 = xor i1 %or_ln107_158, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_154"/></StgValue>
</operation>

<operation id="1322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1085 %and_ln107_185 = and i1 %tmp_779, i1 %xor_ln107_154

]]></Node>
<StgValue><ssdm name="and_ln107_185"/></StgValue>
</operation>

<operation id="1323" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1086 %select_ln107_122 = select i1 %and_ln107_183, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_122"/></StgValue>
</operation>

<operation id="1324" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1087 %or_ln107_61 = or i1 %and_ln107_183, i1 %and_ln107_185

]]></Node>
<StgValue><ssdm name="or_ln107_61"/></StgValue>
</operation>

<operation id="1325" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1088 %select_ln107_123 = select i1 %or_ln107_61, i24 %select_ln107_122, i24 %add_ln107_30

]]></Node>
<StgValue><ssdm name="select_ln107_123"/></StgValue>
</operation>

<operation id="1326" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1090 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_225

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226"/></StgValue>
</operation>

<operation id="1327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1091 %sext_ln107_31 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_226

]]></Node>
<StgValue><ssdm name="sext_ln107_31"/></StgValue>
</operation>

<operation id="1328" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1092 %mul_ln107_31 = mul i48 %sext_ln107_31, i48 %conv7_i_31_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_31"/></StgValue>
</operation>

<operation id="1329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1093 %tmp_786 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 47

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="1330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1094 %trunc_ln107_30 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_31, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_30"/></StgValue>
</operation>

<operation id="1331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1095 %tmp_787 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 15

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="1332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1096 %tmp_788 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 39

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="1333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1097 %zext_ln107_31 = zext i1 %tmp_787

]]></Node>
<StgValue><ssdm name="zext_ln107_31"/></StgValue>
</operation>

<operation id="1334" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1098 %add_ln107_31 = add i24 %trunc_ln107_30, i24 %zext_ln107_31

]]></Node>
<StgValue><ssdm name="add_ln107_31"/></StgValue>
</operation>

<operation id="1335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1099 %tmp_789 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_31, i32 23

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="1336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1100 %xor_ln107_155 = xor i1 %tmp_789, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_155"/></StgValue>
</operation>

<operation id="1337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1101 %and_ln107_186 = and i1 %tmp_788, i1 %xor_ln107_155

]]></Node>
<StgValue><ssdm name="and_ln107_186"/></StgValue>
</operation>

<operation id="1338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1102 %tmp_790 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_31, i32 40

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="1339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1103 %tmp_791 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_31, i32 41

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="1340" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1104 %icmp_ln107_93 = icmp_eq  i7 %tmp_791, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_93"/></StgValue>
</operation>

<operation id="1341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1105 %tmp_792 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_31, i32 40

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="1342" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1106 %icmp_ln107_94 = icmp_eq  i8 %tmp_792, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_94"/></StgValue>
</operation>

<operation id="1343" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1107 %icmp_ln107_95 = icmp_eq  i8 %tmp_792, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_95"/></StgValue>
</operation>

<operation id="1344" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1108 %select_ln107_124 = select i1 %and_ln107_186, i1 %icmp_ln107_94, i1 %icmp_ln107_95

]]></Node>
<StgValue><ssdm name="select_ln107_124"/></StgValue>
</operation>

<operation id="1345" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1109 %xor_ln107_156 = xor i1 %tmp_790, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_156"/></StgValue>
</operation>

<operation id="1346" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1110 %and_ln107_187 = and i1 %icmp_ln107_93, i1 %xor_ln107_156

]]></Node>
<StgValue><ssdm name="and_ln107_187"/></StgValue>
</operation>

<operation id="1347" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1111 %select_ln107_125 = select i1 %and_ln107_186, i1 %and_ln107_187, i1 %icmp_ln107_94

]]></Node>
<StgValue><ssdm name="select_ln107_125"/></StgValue>
</operation>

<operation id="1348" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1112 %and_ln107_188 = and i1 %and_ln107_186, i1 %icmp_ln107_94

]]></Node>
<StgValue><ssdm name="and_ln107_188"/></StgValue>
</operation>

<operation id="1349" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1113 %xor_ln107_157 = xor i1 %select_ln107_124, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_157"/></StgValue>
</operation>

<operation id="1350" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1114 %or_ln107_62 = or i1 %tmp_789, i1 %xor_ln107_157

]]></Node>
<StgValue><ssdm name="or_ln107_62"/></StgValue>
</operation>

<operation id="1351" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1115 %xor_ln107_158 = xor i1 %tmp_786, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_158"/></StgValue>
</operation>

<operation id="1352" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1116 %and_ln107_189 = and i1 %or_ln107_62, i1 %xor_ln107_158

]]></Node>
<StgValue><ssdm name="and_ln107_189"/></StgValue>
</operation>

<operation id="1353" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1117 %and_ln107_190 = and i1 %tmp_789, i1 %select_ln107_125

]]></Node>
<StgValue><ssdm name="and_ln107_190"/></StgValue>
</operation>

<operation id="1354" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1118 %or_ln107_159 = or i1 %and_ln107_188, i1 %and_ln107_190

]]></Node>
<StgValue><ssdm name="or_ln107_159"/></StgValue>
</operation>

<operation id="1355" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1119 %xor_ln107_159 = xor i1 %or_ln107_159, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_159"/></StgValue>
</operation>

<operation id="1356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1120 %and_ln107_191 = and i1 %tmp_786, i1 %xor_ln107_159

]]></Node>
<StgValue><ssdm name="and_ln107_191"/></StgValue>
</operation>

<operation id="1357" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1121 %select_ln107_126 = select i1 %and_ln107_189, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_126"/></StgValue>
</operation>

<operation id="1358" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1122 %or_ln107_63 = or i1 %and_ln107_189, i1 %and_ln107_191

]]></Node>
<StgValue><ssdm name="or_ln107_63"/></StgValue>
</operation>

<operation id="1359" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1123 %select_ln107_127 = select i1 %or_ln107_63, i24 %select_ln107_126, i24 %add_ln107_31

]]></Node>
<StgValue><ssdm name="select_ln107_127"/></StgValue>
</operation>

<operation id="1360" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1125 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_227

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228"/></StgValue>
</operation>

<operation id="1361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1126 %sext_ln107_32 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_228

]]></Node>
<StgValue><ssdm name="sext_ln107_32"/></StgValue>
</operation>

<operation id="1362" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1127 %mul_ln107_32 = mul i48 %sext_ln107_32, i48 %conv7_i_32_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_32"/></StgValue>
</operation>

<operation id="1363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1128 %tmp_793 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 47

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="1364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1129 %trunc_ln107_31 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_32, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_31"/></StgValue>
</operation>

<operation id="1365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1130 %tmp_794 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 15

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="1366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1131 %tmp_795 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="1367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1132 %zext_ln107_32 = zext i1 %tmp_794

]]></Node>
<StgValue><ssdm name="zext_ln107_32"/></StgValue>
</operation>

<operation id="1368" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1133 %add_ln107_32 = add i24 %trunc_ln107_31, i24 %zext_ln107_32

]]></Node>
<StgValue><ssdm name="add_ln107_32"/></StgValue>
</operation>

<operation id="1369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1134 %tmp_796 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_32, i32 23

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="1370" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1135 %xor_ln107_160 = xor i1 %tmp_796, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_160"/></StgValue>
</operation>

<operation id="1371" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1136 %and_ln107_192 = and i1 %tmp_795, i1 %xor_ln107_160

]]></Node>
<StgValue><ssdm name="and_ln107_192"/></StgValue>
</operation>

<operation id="1372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1137 %tmp_797 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_32, i32 40

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="1373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1138 %tmp_798 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_32, i32 41

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="1374" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1139 %icmp_ln107_96 = icmp_eq  i7 %tmp_798, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_96"/></StgValue>
</operation>

<operation id="1375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1140 %tmp_799 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_32, i32 40

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="1376" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1141 %icmp_ln107_97 = icmp_eq  i8 %tmp_799, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_97"/></StgValue>
</operation>

<operation id="1377" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1142 %icmp_ln107_98 = icmp_eq  i8 %tmp_799, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_98"/></StgValue>
</operation>

<operation id="1378" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1143 %select_ln107_128 = select i1 %and_ln107_192, i1 %icmp_ln107_97, i1 %icmp_ln107_98

]]></Node>
<StgValue><ssdm name="select_ln107_128"/></StgValue>
</operation>

<operation id="1379" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1144 %xor_ln107_161 = xor i1 %tmp_797, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_161"/></StgValue>
</operation>

<operation id="1380" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1145 %and_ln107_193 = and i1 %icmp_ln107_96, i1 %xor_ln107_161

]]></Node>
<StgValue><ssdm name="and_ln107_193"/></StgValue>
</operation>

<operation id="1381" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1146 %select_ln107_129 = select i1 %and_ln107_192, i1 %and_ln107_193, i1 %icmp_ln107_97

]]></Node>
<StgValue><ssdm name="select_ln107_129"/></StgValue>
</operation>

<operation id="1382" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1147 %and_ln107_194 = and i1 %and_ln107_192, i1 %icmp_ln107_97

]]></Node>
<StgValue><ssdm name="and_ln107_194"/></StgValue>
</operation>

<operation id="1383" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1148 %xor_ln107_162 = xor i1 %select_ln107_128, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_162"/></StgValue>
</operation>

<operation id="1384" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1149 %or_ln107_64 = or i1 %tmp_796, i1 %xor_ln107_162

]]></Node>
<StgValue><ssdm name="or_ln107_64"/></StgValue>
</operation>

<operation id="1385" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1150 %xor_ln107_163 = xor i1 %tmp_793, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_163"/></StgValue>
</operation>

<operation id="1386" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1151 %and_ln107_195 = and i1 %or_ln107_64, i1 %xor_ln107_163

]]></Node>
<StgValue><ssdm name="and_ln107_195"/></StgValue>
</operation>

<operation id="1387" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1152 %and_ln107_196 = and i1 %tmp_796, i1 %select_ln107_129

]]></Node>
<StgValue><ssdm name="and_ln107_196"/></StgValue>
</operation>

<operation id="1388" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1153 %or_ln107_160 = or i1 %and_ln107_194, i1 %and_ln107_196

]]></Node>
<StgValue><ssdm name="or_ln107_160"/></StgValue>
</operation>

<operation id="1389" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1154 %xor_ln107_164 = xor i1 %or_ln107_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_164"/></StgValue>
</operation>

<operation id="1390" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1155 %and_ln107_197 = and i1 %tmp_793, i1 %xor_ln107_164

]]></Node>
<StgValue><ssdm name="and_ln107_197"/></StgValue>
</operation>

<operation id="1391" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1156 %select_ln107_130 = select i1 %and_ln107_195, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_130"/></StgValue>
</operation>

<operation id="1392" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1157 %or_ln107_65 = or i1 %and_ln107_195, i1 %and_ln107_197

]]></Node>
<StgValue><ssdm name="or_ln107_65"/></StgValue>
</operation>

<operation id="1393" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1158 %select_ln107_131 = select i1 %or_ln107_65, i24 %select_ln107_130, i24 %add_ln107_32

]]></Node>
<StgValue><ssdm name="select_ln107_131"/></StgValue>
</operation>

<operation id="1394" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1160 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_229

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230"/></StgValue>
</operation>

<operation id="1395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1161 %sext_ln107_33 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_230

]]></Node>
<StgValue><ssdm name="sext_ln107_33"/></StgValue>
</operation>

<operation id="1396" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1162 %mul_ln107_33 = mul i48 %sext_ln107_33, i48 %conv7_i_33_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_33"/></StgValue>
</operation>

<operation id="1397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1163 %tmp_800 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 47

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="1398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1164 %trunc_ln107_32 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_33, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_32"/></StgValue>
</operation>

<operation id="1399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1165 %tmp_801 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 15

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="1400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1166 %tmp_802 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 39

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="1401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1167 %zext_ln107_33 = zext i1 %tmp_801

]]></Node>
<StgValue><ssdm name="zext_ln107_33"/></StgValue>
</operation>

<operation id="1402" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1168 %add_ln107_33 = add i24 %trunc_ln107_32, i24 %zext_ln107_33

]]></Node>
<StgValue><ssdm name="add_ln107_33"/></StgValue>
</operation>

<operation id="1403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1169 %tmp_803 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_33, i32 23

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="1404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1170 %xor_ln107_165 = xor i1 %tmp_803, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_165"/></StgValue>
</operation>

<operation id="1405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1171 %and_ln107_198 = and i1 %tmp_802, i1 %xor_ln107_165

]]></Node>
<StgValue><ssdm name="and_ln107_198"/></StgValue>
</operation>

<operation id="1406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1172 %tmp_804 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="1407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1173 %tmp_805 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_33, i32 41

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="1408" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1174 %icmp_ln107_99 = icmp_eq  i7 %tmp_805, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_99"/></StgValue>
</operation>

<operation id="1409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1175 %tmp_806 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_33, i32 40

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="1410" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1176 %icmp_ln107_100 = icmp_eq  i8 %tmp_806, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_100"/></StgValue>
</operation>

<operation id="1411" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1177 %icmp_ln107_101 = icmp_eq  i8 %tmp_806, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_101"/></StgValue>
</operation>

<operation id="1412" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1178 %select_ln107_132 = select i1 %and_ln107_198, i1 %icmp_ln107_100, i1 %icmp_ln107_101

]]></Node>
<StgValue><ssdm name="select_ln107_132"/></StgValue>
</operation>

<operation id="1413" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1179 %xor_ln107_166 = xor i1 %tmp_804, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_166"/></StgValue>
</operation>

<operation id="1414" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1180 %and_ln107_199 = and i1 %icmp_ln107_99, i1 %xor_ln107_166

]]></Node>
<StgValue><ssdm name="and_ln107_199"/></StgValue>
</operation>

<operation id="1415" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1181 %select_ln107_133 = select i1 %and_ln107_198, i1 %and_ln107_199, i1 %icmp_ln107_100

]]></Node>
<StgValue><ssdm name="select_ln107_133"/></StgValue>
</operation>

<operation id="1416" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1182 %and_ln107_200 = and i1 %and_ln107_198, i1 %icmp_ln107_100

]]></Node>
<StgValue><ssdm name="and_ln107_200"/></StgValue>
</operation>

<operation id="1417" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1183 %xor_ln107_167 = xor i1 %select_ln107_132, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_167"/></StgValue>
</operation>

<operation id="1418" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1184 %or_ln107_66 = or i1 %tmp_803, i1 %xor_ln107_167

]]></Node>
<StgValue><ssdm name="or_ln107_66"/></StgValue>
</operation>

<operation id="1419" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1185 %xor_ln107_168 = xor i1 %tmp_800, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_168"/></StgValue>
</operation>

<operation id="1420" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1186 %and_ln107_201 = and i1 %or_ln107_66, i1 %xor_ln107_168

]]></Node>
<StgValue><ssdm name="and_ln107_201"/></StgValue>
</operation>

<operation id="1421" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1187 %and_ln107_202 = and i1 %tmp_803, i1 %select_ln107_133

]]></Node>
<StgValue><ssdm name="and_ln107_202"/></StgValue>
</operation>

<operation id="1422" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1188 %or_ln107_161 = or i1 %and_ln107_200, i1 %and_ln107_202

]]></Node>
<StgValue><ssdm name="or_ln107_161"/></StgValue>
</operation>

<operation id="1423" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1189 %xor_ln107_169 = xor i1 %or_ln107_161, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_169"/></StgValue>
</operation>

<operation id="1424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1190 %and_ln107_203 = and i1 %tmp_800, i1 %xor_ln107_169

]]></Node>
<StgValue><ssdm name="and_ln107_203"/></StgValue>
</operation>

<operation id="1425" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1191 %select_ln107_134 = select i1 %and_ln107_201, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_134"/></StgValue>
</operation>

<operation id="1426" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1192 %or_ln107_67 = or i1 %and_ln107_201, i1 %and_ln107_203

]]></Node>
<StgValue><ssdm name="or_ln107_67"/></StgValue>
</operation>

<operation id="1427" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1193 %select_ln107_135 = select i1 %or_ln107_67, i24 %select_ln107_134, i24 %add_ln107_33

]]></Node>
<StgValue><ssdm name="select_ln107_135"/></StgValue>
</operation>

<operation id="1428" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1195 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_231

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232"/></StgValue>
</operation>

<operation id="1429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1196 %sext_ln107_34 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_232

]]></Node>
<StgValue><ssdm name="sext_ln107_34"/></StgValue>
</operation>

<operation id="1430" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1197 %mul_ln107_34 = mul i48 %sext_ln107_34, i48 %conv7_i_34_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_34"/></StgValue>
</operation>

<operation id="1431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1198 %tmp_807 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 47

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="1432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1199 %trunc_ln107_33 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_34, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_33"/></StgValue>
</operation>

<operation id="1433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1200 %tmp_808 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 15

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="1434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1201 %tmp_809 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 39

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="1435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1202 %zext_ln107_34 = zext i1 %tmp_808

]]></Node>
<StgValue><ssdm name="zext_ln107_34"/></StgValue>
</operation>

<operation id="1436" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1203 %add_ln107_34 = add i24 %trunc_ln107_33, i24 %zext_ln107_34

]]></Node>
<StgValue><ssdm name="add_ln107_34"/></StgValue>
</operation>

<operation id="1437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1204 %tmp_810 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_34, i32 23

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="1438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1205 %xor_ln107_170 = xor i1 %tmp_810, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_170"/></StgValue>
</operation>

<operation id="1439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1206 %and_ln107_204 = and i1 %tmp_809, i1 %xor_ln107_170

]]></Node>
<StgValue><ssdm name="and_ln107_204"/></StgValue>
</operation>

<operation id="1440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1207 %tmp_811 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_34, i32 40

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="1441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1208 %tmp_812 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_34, i32 41

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="1442" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1209 %icmp_ln107_102 = icmp_eq  i7 %tmp_812, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_102"/></StgValue>
</operation>

<operation id="1443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1210 %tmp_813 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_34, i32 40

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="1444" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1211 %icmp_ln107_103 = icmp_eq  i8 %tmp_813, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_103"/></StgValue>
</operation>

<operation id="1445" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1212 %icmp_ln107_104 = icmp_eq  i8 %tmp_813, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_104"/></StgValue>
</operation>

<operation id="1446" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1213 %select_ln107_136 = select i1 %and_ln107_204, i1 %icmp_ln107_103, i1 %icmp_ln107_104

]]></Node>
<StgValue><ssdm name="select_ln107_136"/></StgValue>
</operation>

<operation id="1447" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1214 %xor_ln107_171 = xor i1 %tmp_811, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_171"/></StgValue>
</operation>

<operation id="1448" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1215 %and_ln107_205 = and i1 %icmp_ln107_102, i1 %xor_ln107_171

]]></Node>
<StgValue><ssdm name="and_ln107_205"/></StgValue>
</operation>

<operation id="1449" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1216 %select_ln107_137 = select i1 %and_ln107_204, i1 %and_ln107_205, i1 %icmp_ln107_103

]]></Node>
<StgValue><ssdm name="select_ln107_137"/></StgValue>
</operation>

<operation id="1450" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1217 %and_ln107_206 = and i1 %and_ln107_204, i1 %icmp_ln107_103

]]></Node>
<StgValue><ssdm name="and_ln107_206"/></StgValue>
</operation>

<operation id="1451" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1218 %xor_ln107_172 = xor i1 %select_ln107_136, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_172"/></StgValue>
</operation>

<operation id="1452" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1219 %or_ln107_68 = or i1 %tmp_810, i1 %xor_ln107_172

]]></Node>
<StgValue><ssdm name="or_ln107_68"/></StgValue>
</operation>

<operation id="1453" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1220 %xor_ln107_173 = xor i1 %tmp_807, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_173"/></StgValue>
</operation>

<operation id="1454" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1221 %and_ln107_207 = and i1 %or_ln107_68, i1 %xor_ln107_173

]]></Node>
<StgValue><ssdm name="and_ln107_207"/></StgValue>
</operation>

<operation id="1455" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1222 %and_ln107_208 = and i1 %tmp_810, i1 %select_ln107_137

]]></Node>
<StgValue><ssdm name="and_ln107_208"/></StgValue>
</operation>

<operation id="1456" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1223 %or_ln107_162 = or i1 %and_ln107_206, i1 %and_ln107_208

]]></Node>
<StgValue><ssdm name="or_ln107_162"/></StgValue>
</operation>

<operation id="1457" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1224 %xor_ln107_174 = xor i1 %or_ln107_162, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_174"/></StgValue>
</operation>

<operation id="1458" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1225 %and_ln107_209 = and i1 %tmp_807, i1 %xor_ln107_174

]]></Node>
<StgValue><ssdm name="and_ln107_209"/></StgValue>
</operation>

<operation id="1459" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1226 %select_ln107_138 = select i1 %and_ln107_207, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_138"/></StgValue>
</operation>

<operation id="1460" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1227 %or_ln107_69 = or i1 %and_ln107_207, i1 %and_ln107_209

]]></Node>
<StgValue><ssdm name="or_ln107_69"/></StgValue>
</operation>

<operation id="1461" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1228 %select_ln107_139 = select i1 %or_ln107_69, i24 %select_ln107_138, i24 %add_ln107_34

]]></Node>
<StgValue><ssdm name="select_ln107_139"/></StgValue>
</operation>

<operation id="1462" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1230 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_233

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234"/></StgValue>
</operation>

<operation id="1463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1231 %sext_ln107_35 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_234

]]></Node>
<StgValue><ssdm name="sext_ln107_35"/></StgValue>
</operation>

<operation id="1464" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1232 %mul_ln107_35 = mul i48 %sext_ln107_35, i48 %conv7_i_35_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_35"/></StgValue>
</operation>

<operation id="1465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1233 %tmp_814 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 47

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="1466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1234 %trunc_ln107_34 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_35, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_34"/></StgValue>
</operation>

<operation id="1467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1235 %tmp_815 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 15

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="1468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1236 %tmp_816 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 39

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="1469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1237 %zext_ln107_35 = zext i1 %tmp_815

]]></Node>
<StgValue><ssdm name="zext_ln107_35"/></StgValue>
</operation>

<operation id="1470" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1238 %add_ln107_35 = add i24 %trunc_ln107_34, i24 %zext_ln107_35

]]></Node>
<StgValue><ssdm name="add_ln107_35"/></StgValue>
</operation>

<operation id="1471" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1239 %tmp_817 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_35, i32 23

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="1472" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1240 %xor_ln107_175 = xor i1 %tmp_817, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_175"/></StgValue>
</operation>

<operation id="1473" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1241 %and_ln107_210 = and i1 %tmp_816, i1 %xor_ln107_175

]]></Node>
<StgValue><ssdm name="and_ln107_210"/></StgValue>
</operation>

<operation id="1474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1242 %tmp_818 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_35, i32 40

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="1475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1243 %tmp_819 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_35, i32 41

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="1476" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1244 %icmp_ln107_105 = icmp_eq  i7 %tmp_819, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_105"/></StgValue>
</operation>

<operation id="1477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1245 %tmp_820 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_35, i32 40

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="1478" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1246 %icmp_ln107_106 = icmp_eq  i8 %tmp_820, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_106"/></StgValue>
</operation>

<operation id="1479" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1247 %icmp_ln107_107 = icmp_eq  i8 %tmp_820, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_107"/></StgValue>
</operation>

<operation id="1480" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1248 %select_ln107_140 = select i1 %and_ln107_210, i1 %icmp_ln107_106, i1 %icmp_ln107_107

]]></Node>
<StgValue><ssdm name="select_ln107_140"/></StgValue>
</operation>

<operation id="1481" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1249 %xor_ln107_176 = xor i1 %tmp_818, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_176"/></StgValue>
</operation>

<operation id="1482" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1250 %and_ln107_211 = and i1 %icmp_ln107_105, i1 %xor_ln107_176

]]></Node>
<StgValue><ssdm name="and_ln107_211"/></StgValue>
</operation>

<operation id="1483" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1251 %select_ln107_141 = select i1 %and_ln107_210, i1 %and_ln107_211, i1 %icmp_ln107_106

]]></Node>
<StgValue><ssdm name="select_ln107_141"/></StgValue>
</operation>

<operation id="1484" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1252 %and_ln107_212 = and i1 %and_ln107_210, i1 %icmp_ln107_106

]]></Node>
<StgValue><ssdm name="and_ln107_212"/></StgValue>
</operation>

<operation id="1485" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1253 %xor_ln107_177 = xor i1 %select_ln107_140, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_177"/></StgValue>
</operation>

<operation id="1486" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1254 %or_ln107_70 = or i1 %tmp_817, i1 %xor_ln107_177

]]></Node>
<StgValue><ssdm name="or_ln107_70"/></StgValue>
</operation>

<operation id="1487" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1255 %xor_ln107_178 = xor i1 %tmp_814, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_178"/></StgValue>
</operation>

<operation id="1488" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1256 %and_ln107_213 = and i1 %or_ln107_70, i1 %xor_ln107_178

]]></Node>
<StgValue><ssdm name="and_ln107_213"/></StgValue>
</operation>

<operation id="1489" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1257 %and_ln107_214 = and i1 %tmp_817, i1 %select_ln107_141

]]></Node>
<StgValue><ssdm name="and_ln107_214"/></StgValue>
</operation>

<operation id="1490" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1258 %or_ln107_163 = or i1 %and_ln107_212, i1 %and_ln107_214

]]></Node>
<StgValue><ssdm name="or_ln107_163"/></StgValue>
</operation>

<operation id="1491" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1259 %xor_ln107_179 = xor i1 %or_ln107_163, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_179"/></StgValue>
</operation>

<operation id="1492" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1260 %and_ln107_215 = and i1 %tmp_814, i1 %xor_ln107_179

]]></Node>
<StgValue><ssdm name="and_ln107_215"/></StgValue>
</operation>

<operation id="1493" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1261 %select_ln107_142 = select i1 %and_ln107_213, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_142"/></StgValue>
</operation>

<operation id="1494" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1262 %or_ln107_71 = or i1 %and_ln107_213, i1 %and_ln107_215

]]></Node>
<StgValue><ssdm name="or_ln107_71"/></StgValue>
</operation>

<operation id="1495" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1263 %select_ln107_143 = select i1 %or_ln107_71, i24 %select_ln107_142, i24 %add_ln107_35

]]></Node>
<StgValue><ssdm name="select_ln107_143"/></StgValue>
</operation>

<operation id="1496" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1265 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_235

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236"/></StgValue>
</operation>

<operation id="1497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1266 %sext_ln107_36 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_236

]]></Node>
<StgValue><ssdm name="sext_ln107_36"/></StgValue>
</operation>

<operation id="1498" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1267 %mul_ln107_36 = mul i48 %sext_ln107_36, i48 %conv7_i_36_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_36"/></StgValue>
</operation>

<operation id="1499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1268 %tmp_821 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 47

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="1500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1269 %trunc_ln107_35 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_36, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_35"/></StgValue>
</operation>

<operation id="1501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1270 %tmp_822 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 15

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="1502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1271 %tmp_823 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 39

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="1503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1272 %zext_ln107_36 = zext i1 %tmp_822

]]></Node>
<StgValue><ssdm name="zext_ln107_36"/></StgValue>
</operation>

<operation id="1504" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1273 %add_ln107_36 = add i24 %trunc_ln107_35, i24 %zext_ln107_36

]]></Node>
<StgValue><ssdm name="add_ln107_36"/></StgValue>
</operation>

<operation id="1505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1274 %tmp_824 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_36, i32 23

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="1506" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1275 %xor_ln107_180 = xor i1 %tmp_824, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_180"/></StgValue>
</operation>

<operation id="1507" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1276 %and_ln107_216 = and i1 %tmp_823, i1 %xor_ln107_180

]]></Node>
<StgValue><ssdm name="and_ln107_216"/></StgValue>
</operation>

<operation id="1508" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1277 %tmp_825 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_36, i32 40

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="1509" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1278 %tmp_826 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_36, i32 41

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="1510" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1279 %icmp_ln107_108 = icmp_eq  i7 %tmp_826, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_108"/></StgValue>
</operation>

<operation id="1511" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1280 %tmp_827 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_36, i32 40

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="1512" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1281 %icmp_ln107_109 = icmp_eq  i8 %tmp_827, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_109"/></StgValue>
</operation>

<operation id="1513" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1282 %icmp_ln107_110 = icmp_eq  i8 %tmp_827, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_110"/></StgValue>
</operation>

<operation id="1514" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1283 %select_ln107_144 = select i1 %and_ln107_216, i1 %icmp_ln107_109, i1 %icmp_ln107_110

]]></Node>
<StgValue><ssdm name="select_ln107_144"/></StgValue>
</operation>

<operation id="1515" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1284 %xor_ln107_181 = xor i1 %tmp_825, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_181"/></StgValue>
</operation>

<operation id="1516" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1285 %and_ln107_217 = and i1 %icmp_ln107_108, i1 %xor_ln107_181

]]></Node>
<StgValue><ssdm name="and_ln107_217"/></StgValue>
</operation>

<operation id="1517" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1286 %select_ln107_145 = select i1 %and_ln107_216, i1 %and_ln107_217, i1 %icmp_ln107_109

]]></Node>
<StgValue><ssdm name="select_ln107_145"/></StgValue>
</operation>

<operation id="1518" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1287 %and_ln107_218 = and i1 %and_ln107_216, i1 %icmp_ln107_109

]]></Node>
<StgValue><ssdm name="and_ln107_218"/></StgValue>
</operation>

<operation id="1519" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1288 %xor_ln107_182 = xor i1 %select_ln107_144, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_182"/></StgValue>
</operation>

<operation id="1520" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1289 %or_ln107_72 = or i1 %tmp_824, i1 %xor_ln107_182

]]></Node>
<StgValue><ssdm name="or_ln107_72"/></StgValue>
</operation>

<operation id="1521" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1290 %xor_ln107_183 = xor i1 %tmp_821, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_183"/></StgValue>
</operation>

<operation id="1522" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1291 %and_ln107_219 = and i1 %or_ln107_72, i1 %xor_ln107_183

]]></Node>
<StgValue><ssdm name="and_ln107_219"/></StgValue>
</operation>

<operation id="1523" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1292 %and_ln107_220 = and i1 %tmp_824, i1 %select_ln107_145

]]></Node>
<StgValue><ssdm name="and_ln107_220"/></StgValue>
</operation>

<operation id="1524" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1293 %or_ln107_164 = or i1 %and_ln107_218, i1 %and_ln107_220

]]></Node>
<StgValue><ssdm name="or_ln107_164"/></StgValue>
</operation>

<operation id="1525" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1294 %xor_ln107_184 = xor i1 %or_ln107_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_184"/></StgValue>
</operation>

<operation id="1526" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1295 %and_ln107_221 = and i1 %tmp_821, i1 %xor_ln107_184

]]></Node>
<StgValue><ssdm name="and_ln107_221"/></StgValue>
</operation>

<operation id="1527" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1296 %select_ln107_146 = select i1 %and_ln107_219, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_146"/></StgValue>
</operation>

<operation id="1528" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1297 %or_ln107_73 = or i1 %and_ln107_219, i1 %and_ln107_221

]]></Node>
<StgValue><ssdm name="or_ln107_73"/></StgValue>
</operation>

<operation id="1529" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1298 %select_ln107_147 = select i1 %or_ln107_73, i24 %select_ln107_146, i24 %add_ln107_36

]]></Node>
<StgValue><ssdm name="select_ln107_147"/></StgValue>
</operation>

<operation id="1530" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1300 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_237

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238"/></StgValue>
</operation>

<operation id="1531" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1301 %sext_ln107_37 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_238

]]></Node>
<StgValue><ssdm name="sext_ln107_37"/></StgValue>
</operation>

<operation id="1532" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1302 %mul_ln107_37 = mul i48 %sext_ln107_37, i48 %conv7_i_37_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_37"/></StgValue>
</operation>

<operation id="1533" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1303 %tmp_828 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 47

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="1534" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1304 %trunc_ln107_36 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_37, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_36"/></StgValue>
</operation>

<operation id="1535" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1305 %tmp_829 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 15

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="1536" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1306 %tmp_830 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 39

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="1537" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1307 %zext_ln107_37 = zext i1 %tmp_829

]]></Node>
<StgValue><ssdm name="zext_ln107_37"/></StgValue>
</operation>

<operation id="1538" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1308 %add_ln107_37 = add i24 %trunc_ln107_36, i24 %zext_ln107_37

]]></Node>
<StgValue><ssdm name="add_ln107_37"/></StgValue>
</operation>

<operation id="1539" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1309 %tmp_831 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_37, i32 23

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="1540" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1310 %xor_ln107_185 = xor i1 %tmp_831, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_185"/></StgValue>
</operation>

<operation id="1541" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1311 %and_ln107_222 = and i1 %tmp_830, i1 %xor_ln107_185

]]></Node>
<StgValue><ssdm name="and_ln107_222"/></StgValue>
</operation>

<operation id="1542" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1312 %tmp_832 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_37, i32 40

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="1543" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1313 %tmp_833 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_37, i32 41

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="1544" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1314 %icmp_ln107_111 = icmp_eq  i7 %tmp_833, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_111"/></StgValue>
</operation>

<operation id="1545" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1315 %tmp_834 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_37, i32 40

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="1546" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1316 %icmp_ln107_112 = icmp_eq  i8 %tmp_834, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_112"/></StgValue>
</operation>

<operation id="1547" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1317 %icmp_ln107_113 = icmp_eq  i8 %tmp_834, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_113"/></StgValue>
</operation>

<operation id="1548" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1318 %select_ln107_148 = select i1 %and_ln107_222, i1 %icmp_ln107_112, i1 %icmp_ln107_113

]]></Node>
<StgValue><ssdm name="select_ln107_148"/></StgValue>
</operation>

<operation id="1549" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1319 %xor_ln107_186 = xor i1 %tmp_832, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_186"/></StgValue>
</operation>

<operation id="1550" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1320 %and_ln107_223 = and i1 %icmp_ln107_111, i1 %xor_ln107_186

]]></Node>
<StgValue><ssdm name="and_ln107_223"/></StgValue>
</operation>

<operation id="1551" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1321 %select_ln107_149 = select i1 %and_ln107_222, i1 %and_ln107_223, i1 %icmp_ln107_112

]]></Node>
<StgValue><ssdm name="select_ln107_149"/></StgValue>
</operation>

<operation id="1552" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1322 %and_ln107_224 = and i1 %and_ln107_222, i1 %icmp_ln107_112

]]></Node>
<StgValue><ssdm name="and_ln107_224"/></StgValue>
</operation>

<operation id="1553" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1323 %xor_ln107_187 = xor i1 %select_ln107_148, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_187"/></StgValue>
</operation>

<operation id="1554" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1324 %or_ln107_74 = or i1 %tmp_831, i1 %xor_ln107_187

]]></Node>
<StgValue><ssdm name="or_ln107_74"/></StgValue>
</operation>

<operation id="1555" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1325 %xor_ln107_188 = xor i1 %tmp_828, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_188"/></StgValue>
</operation>

<operation id="1556" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1326 %and_ln107_225 = and i1 %or_ln107_74, i1 %xor_ln107_188

]]></Node>
<StgValue><ssdm name="and_ln107_225"/></StgValue>
</operation>

<operation id="1557" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1327 %and_ln107_226 = and i1 %tmp_831, i1 %select_ln107_149

]]></Node>
<StgValue><ssdm name="and_ln107_226"/></StgValue>
</operation>

<operation id="1558" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1328 %or_ln107_165 = or i1 %and_ln107_224, i1 %and_ln107_226

]]></Node>
<StgValue><ssdm name="or_ln107_165"/></StgValue>
</operation>

<operation id="1559" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1329 %xor_ln107_189 = xor i1 %or_ln107_165, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_189"/></StgValue>
</operation>

<operation id="1560" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1330 %and_ln107_227 = and i1 %tmp_828, i1 %xor_ln107_189

]]></Node>
<StgValue><ssdm name="and_ln107_227"/></StgValue>
</operation>

<operation id="1561" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1331 %select_ln107_150 = select i1 %and_ln107_225, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_150"/></StgValue>
</operation>

<operation id="1562" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1332 %or_ln107_75 = or i1 %and_ln107_225, i1 %and_ln107_227

]]></Node>
<StgValue><ssdm name="or_ln107_75"/></StgValue>
</operation>

<operation id="1563" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1333 %select_ln107_151 = select i1 %or_ln107_75, i24 %select_ln107_150, i24 %add_ln107_37

]]></Node>
<StgValue><ssdm name="select_ln107_151"/></StgValue>
</operation>

<operation id="1564" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1335 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_239

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240"/></StgValue>
</operation>

<operation id="1565" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1336 %sext_ln107_38 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_240

]]></Node>
<StgValue><ssdm name="sext_ln107_38"/></StgValue>
</operation>

<operation id="1566" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1337 %mul_ln107_38 = mul i48 %sext_ln107_38, i48 %conv7_i_38_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_38"/></StgValue>
</operation>

<operation id="1567" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1338 %tmp_835 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 47

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="1568" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1339 %trunc_ln107_37 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_38, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_37"/></StgValue>
</operation>

<operation id="1569" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1340 %tmp_836 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 15

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="1570" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1341 %tmp_837 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 39

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="1571" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1342 %zext_ln107_38 = zext i1 %tmp_836

]]></Node>
<StgValue><ssdm name="zext_ln107_38"/></StgValue>
</operation>

<operation id="1572" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1343 %add_ln107_38 = add i24 %trunc_ln107_37, i24 %zext_ln107_38

]]></Node>
<StgValue><ssdm name="add_ln107_38"/></StgValue>
</operation>

<operation id="1573" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1344 %tmp_838 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_38, i32 23

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="1574" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1345 %xor_ln107_190 = xor i1 %tmp_838, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_190"/></StgValue>
</operation>

<operation id="1575" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1346 %and_ln107_228 = and i1 %tmp_837, i1 %xor_ln107_190

]]></Node>
<StgValue><ssdm name="and_ln107_228"/></StgValue>
</operation>

<operation id="1576" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1347 %tmp_839 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="1577" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1348 %tmp_840 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_38, i32 41

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="1578" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1349 %icmp_ln107_114 = icmp_eq  i7 %tmp_840, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_114"/></StgValue>
</operation>

<operation id="1579" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1350 %tmp_841 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_38, i32 40

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="1580" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1351 %icmp_ln107_115 = icmp_eq  i8 %tmp_841, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_115"/></StgValue>
</operation>

<operation id="1581" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1352 %icmp_ln107_116 = icmp_eq  i8 %tmp_841, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_116"/></StgValue>
</operation>

<operation id="1582" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1353 %select_ln107_152 = select i1 %and_ln107_228, i1 %icmp_ln107_115, i1 %icmp_ln107_116

]]></Node>
<StgValue><ssdm name="select_ln107_152"/></StgValue>
</operation>

<operation id="1583" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1354 %xor_ln107_191 = xor i1 %tmp_839, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_191"/></StgValue>
</operation>

<operation id="1584" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1355 %and_ln107_229 = and i1 %icmp_ln107_114, i1 %xor_ln107_191

]]></Node>
<StgValue><ssdm name="and_ln107_229"/></StgValue>
</operation>

<operation id="1585" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1356 %select_ln107_153 = select i1 %and_ln107_228, i1 %and_ln107_229, i1 %icmp_ln107_115

]]></Node>
<StgValue><ssdm name="select_ln107_153"/></StgValue>
</operation>

<operation id="1586" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1357 %and_ln107_230 = and i1 %and_ln107_228, i1 %icmp_ln107_115

]]></Node>
<StgValue><ssdm name="and_ln107_230"/></StgValue>
</operation>

<operation id="1587" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1358 %xor_ln107_192 = xor i1 %select_ln107_152, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_192"/></StgValue>
</operation>

<operation id="1588" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1359 %or_ln107_76 = or i1 %tmp_838, i1 %xor_ln107_192

]]></Node>
<StgValue><ssdm name="or_ln107_76"/></StgValue>
</operation>

<operation id="1589" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1360 %xor_ln107_193 = xor i1 %tmp_835, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_193"/></StgValue>
</operation>

<operation id="1590" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1361 %and_ln107_231 = and i1 %or_ln107_76, i1 %xor_ln107_193

]]></Node>
<StgValue><ssdm name="and_ln107_231"/></StgValue>
</operation>

<operation id="1591" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1362 %and_ln107_232 = and i1 %tmp_838, i1 %select_ln107_153

]]></Node>
<StgValue><ssdm name="and_ln107_232"/></StgValue>
</operation>

<operation id="1592" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1363 %or_ln107_166 = or i1 %and_ln107_230, i1 %and_ln107_232

]]></Node>
<StgValue><ssdm name="or_ln107_166"/></StgValue>
</operation>

<operation id="1593" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1364 %xor_ln107_194 = xor i1 %or_ln107_166, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_194"/></StgValue>
</operation>

<operation id="1594" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1365 %and_ln107_233 = and i1 %tmp_835, i1 %xor_ln107_194

]]></Node>
<StgValue><ssdm name="and_ln107_233"/></StgValue>
</operation>

<operation id="1595" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1366 %select_ln107_154 = select i1 %and_ln107_231, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_154"/></StgValue>
</operation>

<operation id="1596" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1367 %or_ln107_77 = or i1 %and_ln107_231, i1 %and_ln107_233

]]></Node>
<StgValue><ssdm name="or_ln107_77"/></StgValue>
</operation>

<operation id="1597" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1368 %select_ln107_155 = select i1 %or_ln107_77, i24 %select_ln107_154, i24 %add_ln107_38

]]></Node>
<StgValue><ssdm name="select_ln107_155"/></StgValue>
</operation>

<operation id="1598" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1370 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_241

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242"/></StgValue>
</operation>

<operation id="1599" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1371 %sext_ln107_39 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_242

]]></Node>
<StgValue><ssdm name="sext_ln107_39"/></StgValue>
</operation>

<operation id="1600" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1372 %mul_ln107_39 = mul i48 %sext_ln107_39, i48 %conv7_i_39_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_39"/></StgValue>
</operation>

<operation id="1601" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1373 %tmp_842 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 47

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="1602" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1374 %trunc_ln107_38 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_39, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_38"/></StgValue>
</operation>

<operation id="1603" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1375 %tmp_843 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 15

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="1604" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1376 %tmp_844 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 39

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="1605" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1377 %zext_ln107_39 = zext i1 %tmp_843

]]></Node>
<StgValue><ssdm name="zext_ln107_39"/></StgValue>
</operation>

<operation id="1606" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1378 %add_ln107_39 = add i24 %trunc_ln107_38, i24 %zext_ln107_39

]]></Node>
<StgValue><ssdm name="add_ln107_39"/></StgValue>
</operation>

<operation id="1607" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1379 %tmp_845 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_39, i32 23

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="1608" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1380 %xor_ln107_195 = xor i1 %tmp_845, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_195"/></StgValue>
</operation>

<operation id="1609" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1381 %and_ln107_234 = and i1 %tmp_844, i1 %xor_ln107_195

]]></Node>
<StgValue><ssdm name="and_ln107_234"/></StgValue>
</operation>

<operation id="1610" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1382 %tmp_846 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="1611" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1383 %tmp_847 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_39, i32 41

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="1612" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1384 %icmp_ln107_117 = icmp_eq  i7 %tmp_847, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_117"/></StgValue>
</operation>

<operation id="1613" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1385 %tmp_848 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_39, i32 40

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="1614" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1386 %icmp_ln107_118 = icmp_eq  i8 %tmp_848, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_118"/></StgValue>
</operation>

<operation id="1615" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1387 %icmp_ln107_119 = icmp_eq  i8 %tmp_848, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_119"/></StgValue>
</operation>

<operation id="1616" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1388 %select_ln107_156 = select i1 %and_ln107_234, i1 %icmp_ln107_118, i1 %icmp_ln107_119

]]></Node>
<StgValue><ssdm name="select_ln107_156"/></StgValue>
</operation>

<operation id="1617" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1389 %xor_ln107_196 = xor i1 %tmp_846, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_196"/></StgValue>
</operation>

<operation id="1618" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1390 %and_ln107_235 = and i1 %icmp_ln107_117, i1 %xor_ln107_196

]]></Node>
<StgValue><ssdm name="and_ln107_235"/></StgValue>
</operation>

<operation id="1619" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1391 %select_ln107_157 = select i1 %and_ln107_234, i1 %and_ln107_235, i1 %icmp_ln107_118

]]></Node>
<StgValue><ssdm name="select_ln107_157"/></StgValue>
</operation>

<operation id="1620" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1392 %and_ln107_236 = and i1 %and_ln107_234, i1 %icmp_ln107_118

]]></Node>
<StgValue><ssdm name="and_ln107_236"/></StgValue>
</operation>

<operation id="1621" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1393 %xor_ln107_197 = xor i1 %select_ln107_156, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_197"/></StgValue>
</operation>

<operation id="1622" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1394 %or_ln107_78 = or i1 %tmp_845, i1 %xor_ln107_197

]]></Node>
<StgValue><ssdm name="or_ln107_78"/></StgValue>
</operation>

<operation id="1623" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1395 %xor_ln107_198 = xor i1 %tmp_842, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_198"/></StgValue>
</operation>

<operation id="1624" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1396 %and_ln107_237 = and i1 %or_ln107_78, i1 %xor_ln107_198

]]></Node>
<StgValue><ssdm name="and_ln107_237"/></StgValue>
</operation>

<operation id="1625" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1397 %and_ln107_238 = and i1 %tmp_845, i1 %select_ln107_157

]]></Node>
<StgValue><ssdm name="and_ln107_238"/></StgValue>
</operation>

<operation id="1626" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1398 %or_ln107_167 = or i1 %and_ln107_236, i1 %and_ln107_238

]]></Node>
<StgValue><ssdm name="or_ln107_167"/></StgValue>
</operation>

<operation id="1627" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1399 %xor_ln107_199 = xor i1 %or_ln107_167, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_199"/></StgValue>
</operation>

<operation id="1628" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1400 %and_ln107_239 = and i1 %tmp_842, i1 %xor_ln107_199

]]></Node>
<StgValue><ssdm name="and_ln107_239"/></StgValue>
</operation>

<operation id="1629" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1401 %select_ln107_158 = select i1 %and_ln107_237, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_158"/></StgValue>
</operation>

<operation id="1630" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1402 %or_ln107_79 = or i1 %and_ln107_237, i1 %and_ln107_239

]]></Node>
<StgValue><ssdm name="or_ln107_79"/></StgValue>
</operation>

<operation id="1631" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1403 %select_ln107_159 = select i1 %or_ln107_79, i24 %select_ln107_158, i24 %add_ln107_39

]]></Node>
<StgValue><ssdm name="select_ln107_159"/></StgValue>
</operation>

<operation id="1632" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1405 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_243

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244"/></StgValue>
</operation>

<operation id="1633" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1406 %sext_ln107_40 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_244

]]></Node>
<StgValue><ssdm name="sext_ln107_40"/></StgValue>
</operation>

<operation id="1634" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1407 %mul_ln107_40 = mul i48 %sext_ln107_40, i48 %conv7_i_40_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_40"/></StgValue>
</operation>

<operation id="1635" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1408 %tmp_849 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="1636" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1409 %trunc_ln107_39 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_40, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_39"/></StgValue>
</operation>

<operation id="1637" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1410 %tmp_850 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 15

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="1638" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1411 %tmp_851 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 39

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="1639" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1412 %zext_ln107_40 = zext i1 %tmp_850

]]></Node>
<StgValue><ssdm name="zext_ln107_40"/></StgValue>
</operation>

<operation id="1640" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1413 %add_ln107_40 = add i24 %trunc_ln107_39, i24 %zext_ln107_40

]]></Node>
<StgValue><ssdm name="add_ln107_40"/></StgValue>
</operation>

<operation id="1641" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1414 %tmp_852 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_40, i32 23

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="1642" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1415 %xor_ln107_200 = xor i1 %tmp_852, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_200"/></StgValue>
</operation>

<operation id="1643" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1416 %and_ln107_240 = and i1 %tmp_851, i1 %xor_ln107_200

]]></Node>
<StgValue><ssdm name="and_ln107_240"/></StgValue>
</operation>

<operation id="1644" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1417 %tmp_853 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_40, i32 40

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="1645" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1418 %tmp_854 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_40, i32 41

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="1646" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1419 %icmp_ln107_120 = icmp_eq  i7 %tmp_854, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_120"/></StgValue>
</operation>

<operation id="1647" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1420 %tmp_855 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_40, i32 40

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="1648" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1421 %icmp_ln107_121 = icmp_eq  i8 %tmp_855, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_121"/></StgValue>
</operation>

<operation id="1649" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1422 %icmp_ln107_122 = icmp_eq  i8 %tmp_855, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_122"/></StgValue>
</operation>

<operation id="1650" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1423 %select_ln107_160 = select i1 %and_ln107_240, i1 %icmp_ln107_121, i1 %icmp_ln107_122

]]></Node>
<StgValue><ssdm name="select_ln107_160"/></StgValue>
</operation>

<operation id="1651" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1424 %xor_ln107_201 = xor i1 %tmp_853, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_201"/></StgValue>
</operation>

<operation id="1652" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1425 %and_ln107_241 = and i1 %icmp_ln107_120, i1 %xor_ln107_201

]]></Node>
<StgValue><ssdm name="and_ln107_241"/></StgValue>
</operation>

<operation id="1653" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1426 %select_ln107_161 = select i1 %and_ln107_240, i1 %and_ln107_241, i1 %icmp_ln107_121

]]></Node>
<StgValue><ssdm name="select_ln107_161"/></StgValue>
</operation>

<operation id="1654" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1427 %and_ln107_242 = and i1 %and_ln107_240, i1 %icmp_ln107_121

]]></Node>
<StgValue><ssdm name="and_ln107_242"/></StgValue>
</operation>

<operation id="1655" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1428 %xor_ln107_202 = xor i1 %select_ln107_160, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_202"/></StgValue>
</operation>

<operation id="1656" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1429 %or_ln107_80 = or i1 %tmp_852, i1 %xor_ln107_202

]]></Node>
<StgValue><ssdm name="or_ln107_80"/></StgValue>
</operation>

<operation id="1657" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1430 %xor_ln107_203 = xor i1 %tmp_849, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_203"/></StgValue>
</operation>

<operation id="1658" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1431 %and_ln107_243 = and i1 %or_ln107_80, i1 %xor_ln107_203

]]></Node>
<StgValue><ssdm name="and_ln107_243"/></StgValue>
</operation>

<operation id="1659" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1432 %and_ln107_244 = and i1 %tmp_852, i1 %select_ln107_161

]]></Node>
<StgValue><ssdm name="and_ln107_244"/></StgValue>
</operation>

<operation id="1660" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1433 %or_ln107_168 = or i1 %and_ln107_242, i1 %and_ln107_244

]]></Node>
<StgValue><ssdm name="or_ln107_168"/></StgValue>
</operation>

<operation id="1661" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1434 %xor_ln107_204 = xor i1 %or_ln107_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_204"/></StgValue>
</operation>

<operation id="1662" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1435 %and_ln107_245 = and i1 %tmp_849, i1 %xor_ln107_204

]]></Node>
<StgValue><ssdm name="and_ln107_245"/></StgValue>
</operation>

<operation id="1663" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1436 %select_ln107_162 = select i1 %and_ln107_243, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_162"/></StgValue>
</operation>

<operation id="1664" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1437 %or_ln107_81 = or i1 %and_ln107_243, i1 %and_ln107_245

]]></Node>
<StgValue><ssdm name="or_ln107_81"/></StgValue>
</operation>

<operation id="1665" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1438 %select_ln107_163 = select i1 %or_ln107_81, i24 %select_ln107_162, i24 %add_ln107_40

]]></Node>
<StgValue><ssdm name="select_ln107_163"/></StgValue>
</operation>

<operation id="1666" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1440 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_245

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246"/></StgValue>
</operation>

<operation id="1667" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1441 %sext_ln107_41 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_246

]]></Node>
<StgValue><ssdm name="sext_ln107_41"/></StgValue>
</operation>

<operation id="1668" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1442 %mul_ln107_41 = mul i48 %sext_ln107_41, i48 %conv7_i_41_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_41"/></StgValue>
</operation>

<operation id="1669" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1443 %tmp_856 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 47

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="1670" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1444 %trunc_ln107_40 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_41, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_40"/></StgValue>
</operation>

<operation id="1671" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1445 %tmp_857 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 15

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="1672" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1446 %tmp_858 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 39

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="1673" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1447 %zext_ln107_41 = zext i1 %tmp_857

]]></Node>
<StgValue><ssdm name="zext_ln107_41"/></StgValue>
</operation>

<operation id="1674" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1448 %add_ln107_41 = add i24 %trunc_ln107_40, i24 %zext_ln107_41

]]></Node>
<StgValue><ssdm name="add_ln107_41"/></StgValue>
</operation>

<operation id="1675" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1449 %tmp_859 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_41, i32 23

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="1676" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1450 %xor_ln107_205 = xor i1 %tmp_859, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_205"/></StgValue>
</operation>

<operation id="1677" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1451 %and_ln107_246 = and i1 %tmp_858, i1 %xor_ln107_205

]]></Node>
<StgValue><ssdm name="and_ln107_246"/></StgValue>
</operation>

<operation id="1678" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1452 %tmp_860 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_41, i32 40

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="1679" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1453 %tmp_861 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_41, i32 41

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="1680" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1454 %icmp_ln107_123 = icmp_eq  i7 %tmp_861, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_123"/></StgValue>
</operation>

<operation id="1681" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1455 %tmp_862 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_41, i32 40

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="1682" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1456 %icmp_ln107_124 = icmp_eq  i8 %tmp_862, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_124"/></StgValue>
</operation>

<operation id="1683" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1457 %icmp_ln107_125 = icmp_eq  i8 %tmp_862, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_125"/></StgValue>
</operation>

<operation id="1684" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1458 %select_ln107_164 = select i1 %and_ln107_246, i1 %icmp_ln107_124, i1 %icmp_ln107_125

]]></Node>
<StgValue><ssdm name="select_ln107_164"/></StgValue>
</operation>

<operation id="1685" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1459 %xor_ln107_206 = xor i1 %tmp_860, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_206"/></StgValue>
</operation>

<operation id="1686" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1460 %and_ln107_247 = and i1 %icmp_ln107_123, i1 %xor_ln107_206

]]></Node>
<StgValue><ssdm name="and_ln107_247"/></StgValue>
</operation>

<operation id="1687" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1461 %select_ln107_165 = select i1 %and_ln107_246, i1 %and_ln107_247, i1 %icmp_ln107_124

]]></Node>
<StgValue><ssdm name="select_ln107_165"/></StgValue>
</operation>

<operation id="1688" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1462 %and_ln107_248 = and i1 %and_ln107_246, i1 %icmp_ln107_124

]]></Node>
<StgValue><ssdm name="and_ln107_248"/></StgValue>
</operation>

<operation id="1689" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1463 %xor_ln107_207 = xor i1 %select_ln107_164, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_207"/></StgValue>
</operation>

<operation id="1690" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1464 %or_ln107_82 = or i1 %tmp_859, i1 %xor_ln107_207

]]></Node>
<StgValue><ssdm name="or_ln107_82"/></StgValue>
</operation>

<operation id="1691" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1465 %xor_ln107_208 = xor i1 %tmp_856, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_208"/></StgValue>
</operation>

<operation id="1692" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1466 %and_ln107_249 = and i1 %or_ln107_82, i1 %xor_ln107_208

]]></Node>
<StgValue><ssdm name="and_ln107_249"/></StgValue>
</operation>

<operation id="1693" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1467 %and_ln107_250 = and i1 %tmp_859, i1 %select_ln107_165

]]></Node>
<StgValue><ssdm name="and_ln107_250"/></StgValue>
</operation>

<operation id="1694" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1468 %or_ln107_169 = or i1 %and_ln107_248, i1 %and_ln107_250

]]></Node>
<StgValue><ssdm name="or_ln107_169"/></StgValue>
</operation>

<operation id="1695" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1469 %xor_ln107_209 = xor i1 %or_ln107_169, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_209"/></StgValue>
</operation>

<operation id="1696" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1470 %and_ln107_251 = and i1 %tmp_856, i1 %xor_ln107_209

]]></Node>
<StgValue><ssdm name="and_ln107_251"/></StgValue>
</operation>

<operation id="1697" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1471 %select_ln107_166 = select i1 %and_ln107_249, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_166"/></StgValue>
</operation>

<operation id="1698" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1472 %or_ln107_83 = or i1 %and_ln107_249, i1 %and_ln107_251

]]></Node>
<StgValue><ssdm name="or_ln107_83"/></StgValue>
</operation>

<operation id="1699" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1473 %select_ln107_167 = select i1 %or_ln107_83, i24 %select_ln107_166, i24 %add_ln107_41

]]></Node>
<StgValue><ssdm name="select_ln107_167"/></StgValue>
</operation>

<operation id="1700" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1475 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_247

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248"/></StgValue>
</operation>

<operation id="1701" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1476 %sext_ln107_42 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_248

]]></Node>
<StgValue><ssdm name="sext_ln107_42"/></StgValue>
</operation>

<operation id="1702" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1477 %mul_ln107_42 = mul i48 %sext_ln107_42, i48 %conv7_i_42_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_42"/></StgValue>
</operation>

<operation id="1703" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1478 %tmp_863 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 47

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="1704" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1479 %trunc_ln107_41 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_42, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_41"/></StgValue>
</operation>

<operation id="1705" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1480 %tmp_864 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 15

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="1706" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1481 %tmp_865 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 39

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="1707" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1482 %zext_ln107_42 = zext i1 %tmp_864

]]></Node>
<StgValue><ssdm name="zext_ln107_42"/></StgValue>
</operation>

<operation id="1708" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1483 %add_ln107_42 = add i24 %trunc_ln107_41, i24 %zext_ln107_42

]]></Node>
<StgValue><ssdm name="add_ln107_42"/></StgValue>
</operation>

<operation id="1709" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1484 %tmp_866 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_42, i32 23

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="1710" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1485 %xor_ln107_210 = xor i1 %tmp_866, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_210"/></StgValue>
</operation>

<operation id="1711" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1486 %and_ln107_252 = and i1 %tmp_865, i1 %xor_ln107_210

]]></Node>
<StgValue><ssdm name="and_ln107_252"/></StgValue>
</operation>

<operation id="1712" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1487 %tmp_867 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_42, i32 40

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="1713" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1488 %tmp_868 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_42, i32 41

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="1714" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1489 %icmp_ln107_126 = icmp_eq  i7 %tmp_868, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_126"/></StgValue>
</operation>

<operation id="1715" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1490 %tmp_869 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_42, i32 40

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="1716" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1491 %icmp_ln107_127 = icmp_eq  i8 %tmp_869, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_127"/></StgValue>
</operation>

<operation id="1717" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1492 %icmp_ln107_128 = icmp_eq  i8 %tmp_869, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_128"/></StgValue>
</operation>

<operation id="1718" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1493 %select_ln107_168 = select i1 %and_ln107_252, i1 %icmp_ln107_127, i1 %icmp_ln107_128

]]></Node>
<StgValue><ssdm name="select_ln107_168"/></StgValue>
</operation>

<operation id="1719" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1494 %xor_ln107_211 = xor i1 %tmp_867, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_211"/></StgValue>
</operation>

<operation id="1720" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1495 %and_ln107_253 = and i1 %icmp_ln107_126, i1 %xor_ln107_211

]]></Node>
<StgValue><ssdm name="and_ln107_253"/></StgValue>
</operation>

<operation id="1721" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1496 %select_ln107_169 = select i1 %and_ln107_252, i1 %and_ln107_253, i1 %icmp_ln107_127

]]></Node>
<StgValue><ssdm name="select_ln107_169"/></StgValue>
</operation>

<operation id="1722" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1497 %and_ln107_254 = and i1 %and_ln107_252, i1 %icmp_ln107_127

]]></Node>
<StgValue><ssdm name="and_ln107_254"/></StgValue>
</operation>

<operation id="1723" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1498 %xor_ln107_212 = xor i1 %select_ln107_168, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_212"/></StgValue>
</operation>

<operation id="1724" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1499 %or_ln107_84 = or i1 %tmp_866, i1 %xor_ln107_212

]]></Node>
<StgValue><ssdm name="or_ln107_84"/></StgValue>
</operation>

<operation id="1725" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1500 %xor_ln107_213 = xor i1 %tmp_863, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_213"/></StgValue>
</operation>

<operation id="1726" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1501 %and_ln107_255 = and i1 %or_ln107_84, i1 %xor_ln107_213

]]></Node>
<StgValue><ssdm name="and_ln107_255"/></StgValue>
</operation>

<operation id="1727" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1502 %and_ln107_256 = and i1 %tmp_866, i1 %select_ln107_169

]]></Node>
<StgValue><ssdm name="and_ln107_256"/></StgValue>
</operation>

<operation id="1728" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1503 %or_ln107_170 = or i1 %and_ln107_254, i1 %and_ln107_256

]]></Node>
<StgValue><ssdm name="or_ln107_170"/></StgValue>
</operation>

<operation id="1729" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1504 %xor_ln107_214 = xor i1 %or_ln107_170, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_214"/></StgValue>
</operation>

<operation id="1730" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1505 %and_ln107_257 = and i1 %tmp_863, i1 %xor_ln107_214

]]></Node>
<StgValue><ssdm name="and_ln107_257"/></StgValue>
</operation>

<operation id="1731" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1506 %select_ln107_170 = select i1 %and_ln107_255, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_170"/></StgValue>
</operation>

<operation id="1732" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1507 %or_ln107_85 = or i1 %and_ln107_255, i1 %and_ln107_257

]]></Node>
<StgValue><ssdm name="or_ln107_85"/></StgValue>
</operation>

<operation id="1733" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1508 %select_ln107_171 = select i1 %or_ln107_85, i24 %select_ln107_170, i24 %add_ln107_42

]]></Node>
<StgValue><ssdm name="select_ln107_171"/></StgValue>
</operation>

<operation id="1734" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1510 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_249

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250"/></StgValue>
</operation>

<operation id="1735" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1511 %sext_ln107_43 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_250

]]></Node>
<StgValue><ssdm name="sext_ln107_43"/></StgValue>
</operation>

<operation id="1736" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1512 %mul_ln107_43 = mul i48 %sext_ln107_43, i48 %conv7_i_43_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_43"/></StgValue>
</operation>

<operation id="1737" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1513 %tmp_870 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 47

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="1738" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1514 %trunc_ln107_42 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_43, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_42"/></StgValue>
</operation>

<operation id="1739" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1515 %tmp_871 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 15

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="1740" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1516 %tmp_872 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 39

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="1741" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1517 %zext_ln107_43 = zext i1 %tmp_871

]]></Node>
<StgValue><ssdm name="zext_ln107_43"/></StgValue>
</operation>

<operation id="1742" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1518 %add_ln107_43 = add i24 %trunc_ln107_42, i24 %zext_ln107_43

]]></Node>
<StgValue><ssdm name="add_ln107_43"/></StgValue>
</operation>

<operation id="1743" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1519 %tmp_873 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_43, i32 23

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="1744" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1520 %xor_ln107_215 = xor i1 %tmp_873, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_215"/></StgValue>
</operation>

<operation id="1745" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1521 %and_ln107_258 = and i1 %tmp_872, i1 %xor_ln107_215

]]></Node>
<StgValue><ssdm name="and_ln107_258"/></StgValue>
</operation>

<operation id="1746" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1522 %tmp_874 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_43, i32 40

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="1747" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1523 %tmp_875 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_43, i32 41

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="1748" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1524 %icmp_ln107_129 = icmp_eq  i7 %tmp_875, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_129"/></StgValue>
</operation>

<operation id="1749" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1525 %tmp_876 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_43, i32 40

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="1750" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1526 %icmp_ln107_130 = icmp_eq  i8 %tmp_876, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_130"/></StgValue>
</operation>

<operation id="1751" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1527 %icmp_ln107_131 = icmp_eq  i8 %tmp_876, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_131"/></StgValue>
</operation>

<operation id="1752" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1528 %select_ln107_172 = select i1 %and_ln107_258, i1 %icmp_ln107_130, i1 %icmp_ln107_131

]]></Node>
<StgValue><ssdm name="select_ln107_172"/></StgValue>
</operation>

<operation id="1753" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1529 %xor_ln107_216 = xor i1 %tmp_874, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_216"/></StgValue>
</operation>

<operation id="1754" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1530 %and_ln107_259 = and i1 %icmp_ln107_129, i1 %xor_ln107_216

]]></Node>
<StgValue><ssdm name="and_ln107_259"/></StgValue>
</operation>

<operation id="1755" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1531 %select_ln107_173 = select i1 %and_ln107_258, i1 %and_ln107_259, i1 %icmp_ln107_130

]]></Node>
<StgValue><ssdm name="select_ln107_173"/></StgValue>
</operation>

<operation id="1756" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1532 %and_ln107_260 = and i1 %and_ln107_258, i1 %icmp_ln107_130

]]></Node>
<StgValue><ssdm name="and_ln107_260"/></StgValue>
</operation>

<operation id="1757" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1533 %xor_ln107_217 = xor i1 %select_ln107_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_217"/></StgValue>
</operation>

<operation id="1758" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1534 %or_ln107_86 = or i1 %tmp_873, i1 %xor_ln107_217

]]></Node>
<StgValue><ssdm name="or_ln107_86"/></StgValue>
</operation>

<operation id="1759" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1535 %xor_ln107_218 = xor i1 %tmp_870, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_218"/></StgValue>
</operation>

<operation id="1760" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1536 %and_ln107_261 = and i1 %or_ln107_86, i1 %xor_ln107_218

]]></Node>
<StgValue><ssdm name="and_ln107_261"/></StgValue>
</operation>

<operation id="1761" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1537 %and_ln107_262 = and i1 %tmp_873, i1 %select_ln107_173

]]></Node>
<StgValue><ssdm name="and_ln107_262"/></StgValue>
</operation>

<operation id="1762" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1538 %or_ln107_171 = or i1 %and_ln107_260, i1 %and_ln107_262

]]></Node>
<StgValue><ssdm name="or_ln107_171"/></StgValue>
</operation>

<operation id="1763" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1539 %xor_ln107_219 = xor i1 %or_ln107_171, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_219"/></StgValue>
</operation>

<operation id="1764" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1540 %and_ln107_263 = and i1 %tmp_870, i1 %xor_ln107_219

]]></Node>
<StgValue><ssdm name="and_ln107_263"/></StgValue>
</operation>

<operation id="1765" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1541 %select_ln107_174 = select i1 %and_ln107_261, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_174"/></StgValue>
</operation>

<operation id="1766" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1542 %or_ln107_87 = or i1 %and_ln107_261, i1 %and_ln107_263

]]></Node>
<StgValue><ssdm name="or_ln107_87"/></StgValue>
</operation>

<operation id="1767" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1543 %select_ln107_175 = select i1 %or_ln107_87, i24 %select_ln107_174, i24 %add_ln107_43

]]></Node>
<StgValue><ssdm name="select_ln107_175"/></StgValue>
</operation>

<operation id="1768" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1545 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_251

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252"/></StgValue>
</operation>

<operation id="1769" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1546 %sext_ln107_44 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_252

]]></Node>
<StgValue><ssdm name="sext_ln107_44"/></StgValue>
</operation>

<operation id="1770" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1547 %mul_ln107_44 = mul i48 %sext_ln107_44, i48 %conv7_i_44_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_44"/></StgValue>
</operation>

<operation id="1771" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1548 %tmp_877 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 47

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="1772" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1549 %trunc_ln107_43 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_44, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_43"/></StgValue>
</operation>

<operation id="1773" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1550 %tmp_878 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 15

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="1774" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1551 %tmp_879 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 39

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="1775" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1552 %zext_ln107_44 = zext i1 %tmp_878

]]></Node>
<StgValue><ssdm name="zext_ln107_44"/></StgValue>
</operation>

<operation id="1776" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1553 %add_ln107_44 = add i24 %trunc_ln107_43, i24 %zext_ln107_44

]]></Node>
<StgValue><ssdm name="add_ln107_44"/></StgValue>
</operation>

<operation id="1777" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1554 %tmp_880 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_44, i32 23

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="1778" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1555 %xor_ln107_220 = xor i1 %tmp_880, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_220"/></StgValue>
</operation>

<operation id="1779" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1556 %and_ln107_264 = and i1 %tmp_879, i1 %xor_ln107_220

]]></Node>
<StgValue><ssdm name="and_ln107_264"/></StgValue>
</operation>

<operation id="1780" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1557 %tmp_881 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_44, i32 40

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="1781" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1558 %tmp_882 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_44, i32 41

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="1782" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1559 %icmp_ln107_132 = icmp_eq  i7 %tmp_882, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_132"/></StgValue>
</operation>

<operation id="1783" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1560 %tmp_883 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_44, i32 40

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="1784" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1561 %icmp_ln107_133 = icmp_eq  i8 %tmp_883, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_133"/></StgValue>
</operation>

<operation id="1785" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1562 %icmp_ln107_134 = icmp_eq  i8 %tmp_883, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_134"/></StgValue>
</operation>

<operation id="1786" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1563 %select_ln107_176 = select i1 %and_ln107_264, i1 %icmp_ln107_133, i1 %icmp_ln107_134

]]></Node>
<StgValue><ssdm name="select_ln107_176"/></StgValue>
</operation>

<operation id="1787" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1564 %xor_ln107_221 = xor i1 %tmp_881, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_221"/></StgValue>
</operation>

<operation id="1788" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1565 %and_ln107_265 = and i1 %icmp_ln107_132, i1 %xor_ln107_221

]]></Node>
<StgValue><ssdm name="and_ln107_265"/></StgValue>
</operation>

<operation id="1789" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1566 %select_ln107_177 = select i1 %and_ln107_264, i1 %and_ln107_265, i1 %icmp_ln107_133

]]></Node>
<StgValue><ssdm name="select_ln107_177"/></StgValue>
</operation>

<operation id="1790" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1567 %and_ln107_266 = and i1 %and_ln107_264, i1 %icmp_ln107_133

]]></Node>
<StgValue><ssdm name="and_ln107_266"/></StgValue>
</operation>

<operation id="1791" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1568 %xor_ln107_222 = xor i1 %select_ln107_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_222"/></StgValue>
</operation>

<operation id="1792" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1569 %or_ln107_88 = or i1 %tmp_880, i1 %xor_ln107_222

]]></Node>
<StgValue><ssdm name="or_ln107_88"/></StgValue>
</operation>

<operation id="1793" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1570 %xor_ln107_223 = xor i1 %tmp_877, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_223"/></StgValue>
</operation>

<operation id="1794" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1571 %and_ln107_267 = and i1 %or_ln107_88, i1 %xor_ln107_223

]]></Node>
<StgValue><ssdm name="and_ln107_267"/></StgValue>
</operation>

<operation id="1795" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1572 %and_ln107_268 = and i1 %tmp_880, i1 %select_ln107_177

]]></Node>
<StgValue><ssdm name="and_ln107_268"/></StgValue>
</operation>

<operation id="1796" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1573 %or_ln107_172 = or i1 %and_ln107_266, i1 %and_ln107_268

]]></Node>
<StgValue><ssdm name="or_ln107_172"/></StgValue>
</operation>

<operation id="1797" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1574 %xor_ln107_224 = xor i1 %or_ln107_172, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_224"/></StgValue>
</operation>

<operation id="1798" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1575 %and_ln107_269 = and i1 %tmp_877, i1 %xor_ln107_224

]]></Node>
<StgValue><ssdm name="and_ln107_269"/></StgValue>
</operation>

<operation id="1799" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1576 %select_ln107_178 = select i1 %and_ln107_267, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_178"/></StgValue>
</operation>

<operation id="1800" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1577 %or_ln107_89 = or i1 %and_ln107_267, i1 %and_ln107_269

]]></Node>
<StgValue><ssdm name="or_ln107_89"/></StgValue>
</operation>

<operation id="1801" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1578 %select_ln107_179 = select i1 %or_ln107_89, i24 %select_ln107_178, i24 %add_ln107_44

]]></Node>
<StgValue><ssdm name="select_ln107_179"/></StgValue>
</operation>

<operation id="1802" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1580 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_253

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254"/></StgValue>
</operation>

<operation id="1803" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1581 %sext_ln107_45 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_254

]]></Node>
<StgValue><ssdm name="sext_ln107_45"/></StgValue>
</operation>

<operation id="1804" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1582 %mul_ln107_45 = mul i48 %sext_ln107_45, i48 %conv7_i_45_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_45"/></StgValue>
</operation>

<operation id="1805" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1583 %tmp_884 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 47

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="1806" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1584 %trunc_ln107_44 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_45, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_44"/></StgValue>
</operation>

<operation id="1807" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1585 %tmp_885 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 15

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="1808" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1586 %tmp_886 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 39

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="1809" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1587 %zext_ln107_45 = zext i1 %tmp_885

]]></Node>
<StgValue><ssdm name="zext_ln107_45"/></StgValue>
</operation>

<operation id="1810" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1588 %add_ln107_45 = add i24 %trunc_ln107_44, i24 %zext_ln107_45

]]></Node>
<StgValue><ssdm name="add_ln107_45"/></StgValue>
</operation>

<operation id="1811" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1589 %tmp_887 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_45, i32 23

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="1812" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1590 %xor_ln107_225 = xor i1 %tmp_887, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_225"/></StgValue>
</operation>

<operation id="1813" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1591 %and_ln107_270 = and i1 %tmp_886, i1 %xor_ln107_225

]]></Node>
<StgValue><ssdm name="and_ln107_270"/></StgValue>
</operation>

<operation id="1814" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1592 %tmp_888 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_45, i32 40

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="1815" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1593 %tmp_889 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_45, i32 41

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="1816" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1594 %icmp_ln107_135 = icmp_eq  i7 %tmp_889, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_135"/></StgValue>
</operation>

<operation id="1817" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1595 %tmp_890 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_45, i32 40

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="1818" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1596 %icmp_ln107_136 = icmp_eq  i8 %tmp_890, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_136"/></StgValue>
</operation>

<operation id="1819" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1597 %icmp_ln107_137 = icmp_eq  i8 %tmp_890, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_137"/></StgValue>
</operation>

<operation id="1820" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1598 %select_ln107_180 = select i1 %and_ln107_270, i1 %icmp_ln107_136, i1 %icmp_ln107_137

]]></Node>
<StgValue><ssdm name="select_ln107_180"/></StgValue>
</operation>

<operation id="1821" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1599 %xor_ln107_226 = xor i1 %tmp_888, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_226"/></StgValue>
</operation>

<operation id="1822" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1600 %and_ln107_271 = and i1 %icmp_ln107_135, i1 %xor_ln107_226

]]></Node>
<StgValue><ssdm name="and_ln107_271"/></StgValue>
</operation>

<operation id="1823" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1601 %select_ln107_181 = select i1 %and_ln107_270, i1 %and_ln107_271, i1 %icmp_ln107_136

]]></Node>
<StgValue><ssdm name="select_ln107_181"/></StgValue>
</operation>

<operation id="1824" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1602 %and_ln107_272 = and i1 %and_ln107_270, i1 %icmp_ln107_136

]]></Node>
<StgValue><ssdm name="and_ln107_272"/></StgValue>
</operation>

<operation id="1825" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1603 %xor_ln107_227 = xor i1 %select_ln107_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_227"/></StgValue>
</operation>

<operation id="1826" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1604 %or_ln107_90 = or i1 %tmp_887, i1 %xor_ln107_227

]]></Node>
<StgValue><ssdm name="or_ln107_90"/></StgValue>
</operation>

<operation id="1827" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1605 %xor_ln107_228 = xor i1 %tmp_884, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_228"/></StgValue>
</operation>

<operation id="1828" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1606 %and_ln107_273 = and i1 %or_ln107_90, i1 %xor_ln107_228

]]></Node>
<StgValue><ssdm name="and_ln107_273"/></StgValue>
</operation>

<operation id="1829" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1607 %and_ln107_274 = and i1 %tmp_887, i1 %select_ln107_181

]]></Node>
<StgValue><ssdm name="and_ln107_274"/></StgValue>
</operation>

<operation id="1830" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1608 %or_ln107_173 = or i1 %and_ln107_272, i1 %and_ln107_274

]]></Node>
<StgValue><ssdm name="or_ln107_173"/></StgValue>
</operation>

<operation id="1831" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1609 %xor_ln107_229 = xor i1 %or_ln107_173, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_229"/></StgValue>
</operation>

<operation id="1832" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1610 %and_ln107_275 = and i1 %tmp_884, i1 %xor_ln107_229

]]></Node>
<StgValue><ssdm name="and_ln107_275"/></StgValue>
</operation>

<operation id="1833" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1611 %select_ln107_182 = select i1 %and_ln107_273, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_182"/></StgValue>
</operation>

<operation id="1834" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1612 %or_ln107_91 = or i1 %and_ln107_273, i1 %and_ln107_275

]]></Node>
<StgValue><ssdm name="or_ln107_91"/></StgValue>
</operation>

<operation id="1835" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1613 %select_ln107_183 = select i1 %or_ln107_91, i24 %select_ln107_182, i24 %add_ln107_45

]]></Node>
<StgValue><ssdm name="select_ln107_183"/></StgValue>
</operation>

<operation id="1836" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1615 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_255

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256"/></StgValue>
</operation>

<operation id="1837" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1616 %sext_ln107_46 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_256

]]></Node>
<StgValue><ssdm name="sext_ln107_46"/></StgValue>
</operation>

<operation id="1838" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1617 %mul_ln107_46 = mul i48 %sext_ln107_46, i48 %conv7_i_46_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_46"/></StgValue>
</operation>

<operation id="1839" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1618 %tmp_891 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 47

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="1840" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1619 %trunc_ln107_45 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_46, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_45"/></StgValue>
</operation>

<operation id="1841" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1620 %tmp_892 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 15

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="1842" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1621 %tmp_893 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 39

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="1843" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1622 %zext_ln107_46 = zext i1 %tmp_892

]]></Node>
<StgValue><ssdm name="zext_ln107_46"/></StgValue>
</operation>

<operation id="1844" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1623 %add_ln107_46 = add i24 %trunc_ln107_45, i24 %zext_ln107_46

]]></Node>
<StgValue><ssdm name="add_ln107_46"/></StgValue>
</operation>

<operation id="1845" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1624 %tmp_894 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_46, i32 23

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="1846" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1625 %xor_ln107_230 = xor i1 %tmp_894, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_230"/></StgValue>
</operation>

<operation id="1847" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1626 %and_ln107_276 = and i1 %tmp_893, i1 %xor_ln107_230

]]></Node>
<StgValue><ssdm name="and_ln107_276"/></StgValue>
</operation>

<operation id="1848" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1627 %tmp_895 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_46, i32 40

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="1849" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1628 %tmp_896 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_46, i32 41

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="1850" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1629 %icmp_ln107_138 = icmp_eq  i7 %tmp_896, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_138"/></StgValue>
</operation>

<operation id="1851" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1630 %tmp_897 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_46, i32 40

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="1852" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1631 %icmp_ln107_139 = icmp_eq  i8 %tmp_897, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_139"/></StgValue>
</operation>

<operation id="1853" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1632 %icmp_ln107_140 = icmp_eq  i8 %tmp_897, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_140"/></StgValue>
</operation>

<operation id="1854" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1633 %select_ln107_184 = select i1 %and_ln107_276, i1 %icmp_ln107_139, i1 %icmp_ln107_140

]]></Node>
<StgValue><ssdm name="select_ln107_184"/></StgValue>
</operation>

<operation id="1855" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1634 %xor_ln107_231 = xor i1 %tmp_895, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_231"/></StgValue>
</operation>

<operation id="1856" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1635 %and_ln107_277 = and i1 %icmp_ln107_138, i1 %xor_ln107_231

]]></Node>
<StgValue><ssdm name="and_ln107_277"/></StgValue>
</operation>

<operation id="1857" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1636 %select_ln107_185 = select i1 %and_ln107_276, i1 %and_ln107_277, i1 %icmp_ln107_139

]]></Node>
<StgValue><ssdm name="select_ln107_185"/></StgValue>
</operation>

<operation id="1858" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1637 %and_ln107_278 = and i1 %and_ln107_276, i1 %icmp_ln107_139

]]></Node>
<StgValue><ssdm name="and_ln107_278"/></StgValue>
</operation>

<operation id="1859" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1638 %xor_ln107_232 = xor i1 %select_ln107_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_232"/></StgValue>
</operation>

<operation id="1860" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1639 %or_ln107_92 = or i1 %tmp_894, i1 %xor_ln107_232

]]></Node>
<StgValue><ssdm name="or_ln107_92"/></StgValue>
</operation>

<operation id="1861" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1640 %xor_ln107_233 = xor i1 %tmp_891, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_233"/></StgValue>
</operation>

<operation id="1862" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1641 %and_ln107_279 = and i1 %or_ln107_92, i1 %xor_ln107_233

]]></Node>
<StgValue><ssdm name="and_ln107_279"/></StgValue>
</operation>

<operation id="1863" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1642 %and_ln107_280 = and i1 %tmp_894, i1 %select_ln107_185

]]></Node>
<StgValue><ssdm name="and_ln107_280"/></StgValue>
</operation>

<operation id="1864" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1643 %or_ln107_174 = or i1 %and_ln107_278, i1 %and_ln107_280

]]></Node>
<StgValue><ssdm name="or_ln107_174"/></StgValue>
</operation>

<operation id="1865" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1644 %xor_ln107_234 = xor i1 %or_ln107_174, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_234"/></StgValue>
</operation>

<operation id="1866" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1645 %and_ln107_281 = and i1 %tmp_891, i1 %xor_ln107_234

]]></Node>
<StgValue><ssdm name="and_ln107_281"/></StgValue>
</operation>

<operation id="1867" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1646 %select_ln107_186 = select i1 %and_ln107_279, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_186"/></StgValue>
</operation>

<operation id="1868" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1647 %or_ln107_93 = or i1 %and_ln107_279, i1 %and_ln107_281

]]></Node>
<StgValue><ssdm name="or_ln107_93"/></StgValue>
</operation>

<operation id="1869" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1648 %select_ln107_187 = select i1 %or_ln107_93, i24 %select_ln107_186, i24 %add_ln107_46

]]></Node>
<StgValue><ssdm name="select_ln107_187"/></StgValue>
</operation>

<operation id="1870" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1650 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_257

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258"/></StgValue>
</operation>

<operation id="1871" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1651 %sext_ln107_47 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_258

]]></Node>
<StgValue><ssdm name="sext_ln107_47"/></StgValue>
</operation>

<operation id="1872" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1652 %mul_ln107_47 = mul i48 %sext_ln107_47, i48 %conv7_i_47_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_47"/></StgValue>
</operation>

<operation id="1873" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1653 %tmp_898 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 47

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="1874" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1654 %trunc_ln107_46 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_47, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_46"/></StgValue>
</operation>

<operation id="1875" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1655 %tmp_899 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 15

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="1876" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1656 %tmp_900 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 39

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="1877" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1657 %zext_ln107_47 = zext i1 %tmp_899

]]></Node>
<StgValue><ssdm name="zext_ln107_47"/></StgValue>
</operation>

<operation id="1878" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1658 %add_ln107_47 = add i24 %trunc_ln107_46, i24 %zext_ln107_47

]]></Node>
<StgValue><ssdm name="add_ln107_47"/></StgValue>
</operation>

<operation id="1879" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1659 %tmp_901 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_47, i32 23

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="1880" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1660 %xor_ln107_235 = xor i1 %tmp_901, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_235"/></StgValue>
</operation>

<operation id="1881" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1661 %and_ln107_282 = and i1 %tmp_900, i1 %xor_ln107_235

]]></Node>
<StgValue><ssdm name="and_ln107_282"/></StgValue>
</operation>

<operation id="1882" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1662 %tmp_902 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_47, i32 40

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="1883" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1663 %tmp_903 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_47, i32 41

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="1884" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1664 %icmp_ln107_141 = icmp_eq  i7 %tmp_903, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_141"/></StgValue>
</operation>

<operation id="1885" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1665 %tmp_904 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_47, i32 40

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="1886" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1666 %icmp_ln107_142 = icmp_eq  i8 %tmp_904, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_142"/></StgValue>
</operation>

<operation id="1887" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1667 %icmp_ln107_143 = icmp_eq  i8 %tmp_904, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_143"/></StgValue>
</operation>

<operation id="1888" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1668 %select_ln107_188 = select i1 %and_ln107_282, i1 %icmp_ln107_142, i1 %icmp_ln107_143

]]></Node>
<StgValue><ssdm name="select_ln107_188"/></StgValue>
</operation>

<operation id="1889" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1669 %xor_ln107_236 = xor i1 %tmp_902, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_236"/></StgValue>
</operation>

<operation id="1890" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1670 %and_ln107_283 = and i1 %icmp_ln107_141, i1 %xor_ln107_236

]]></Node>
<StgValue><ssdm name="and_ln107_283"/></StgValue>
</operation>

<operation id="1891" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1671 %select_ln107_189 = select i1 %and_ln107_282, i1 %and_ln107_283, i1 %icmp_ln107_142

]]></Node>
<StgValue><ssdm name="select_ln107_189"/></StgValue>
</operation>

<operation id="1892" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1672 %and_ln107_284 = and i1 %and_ln107_282, i1 %icmp_ln107_142

]]></Node>
<StgValue><ssdm name="and_ln107_284"/></StgValue>
</operation>

<operation id="1893" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1673 %xor_ln107_237 = xor i1 %select_ln107_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_237"/></StgValue>
</operation>

<operation id="1894" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1674 %or_ln107_94 = or i1 %tmp_901, i1 %xor_ln107_237

]]></Node>
<StgValue><ssdm name="or_ln107_94"/></StgValue>
</operation>

<operation id="1895" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1675 %xor_ln107_238 = xor i1 %tmp_898, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_238"/></StgValue>
</operation>

<operation id="1896" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1676 %and_ln107_285 = and i1 %or_ln107_94, i1 %xor_ln107_238

]]></Node>
<StgValue><ssdm name="and_ln107_285"/></StgValue>
</operation>

<operation id="1897" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1677 %and_ln107_286 = and i1 %tmp_901, i1 %select_ln107_189

]]></Node>
<StgValue><ssdm name="and_ln107_286"/></StgValue>
</operation>

<operation id="1898" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1678 %or_ln107_175 = or i1 %and_ln107_284, i1 %and_ln107_286

]]></Node>
<StgValue><ssdm name="or_ln107_175"/></StgValue>
</operation>

<operation id="1899" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1679 %xor_ln107_239 = xor i1 %or_ln107_175, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_239"/></StgValue>
</operation>

<operation id="1900" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1680 %and_ln107_287 = and i1 %tmp_898, i1 %xor_ln107_239

]]></Node>
<StgValue><ssdm name="and_ln107_287"/></StgValue>
</operation>

<operation id="1901" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1681 %select_ln107_190 = select i1 %and_ln107_285, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_190"/></StgValue>
</operation>

<operation id="1902" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1682 %or_ln107_95 = or i1 %and_ln107_285, i1 %and_ln107_287

]]></Node>
<StgValue><ssdm name="or_ln107_95"/></StgValue>
</operation>

<operation id="1903" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1683 %select_ln107_191 = select i1 %or_ln107_95, i24 %select_ln107_190, i24 %add_ln107_47

]]></Node>
<StgValue><ssdm name="select_ln107_191"/></StgValue>
</operation>

<operation id="1904" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1685 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_259

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260"/></StgValue>
</operation>

<operation id="1905" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1686 %sext_ln107_48 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_260

]]></Node>
<StgValue><ssdm name="sext_ln107_48"/></StgValue>
</operation>

<operation id="1906" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1687 %mul_ln107_48 = mul i48 %sext_ln107_48, i48 %conv7_i_48_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_48"/></StgValue>
</operation>

<operation id="1907" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1688 %tmp_905 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 47

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="1908" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1689 %trunc_ln107_47 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_48, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_47"/></StgValue>
</operation>

<operation id="1909" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1690 %tmp_906 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 15

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="1910" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1691 %tmp_907 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 39

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="1911" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1692 %zext_ln107_48 = zext i1 %tmp_906

]]></Node>
<StgValue><ssdm name="zext_ln107_48"/></StgValue>
</operation>

<operation id="1912" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1693 %add_ln107_48 = add i24 %trunc_ln107_47, i24 %zext_ln107_48

]]></Node>
<StgValue><ssdm name="add_ln107_48"/></StgValue>
</operation>

<operation id="1913" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1694 %tmp_908 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_48, i32 23

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="1914" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1695 %xor_ln107_240 = xor i1 %tmp_908, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_240"/></StgValue>
</operation>

<operation id="1915" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1696 %and_ln107_288 = and i1 %tmp_907, i1 %xor_ln107_240

]]></Node>
<StgValue><ssdm name="and_ln107_288"/></StgValue>
</operation>

<operation id="1916" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1697 %tmp_909 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_48, i32 40

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="1917" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1698 %tmp_910 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_48, i32 41

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="1918" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1699 %icmp_ln107_144 = icmp_eq  i7 %tmp_910, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_144"/></StgValue>
</operation>

<operation id="1919" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1700 %tmp_911 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_48, i32 40

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="1920" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1701 %icmp_ln107_145 = icmp_eq  i8 %tmp_911, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_145"/></StgValue>
</operation>

<operation id="1921" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1702 %icmp_ln107_146 = icmp_eq  i8 %tmp_911, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_146"/></StgValue>
</operation>

<operation id="1922" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1703 %select_ln107_192 = select i1 %and_ln107_288, i1 %icmp_ln107_145, i1 %icmp_ln107_146

]]></Node>
<StgValue><ssdm name="select_ln107_192"/></StgValue>
</operation>

<operation id="1923" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1704 %xor_ln107_241 = xor i1 %tmp_909, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_241"/></StgValue>
</operation>

<operation id="1924" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1705 %and_ln107_289 = and i1 %icmp_ln107_144, i1 %xor_ln107_241

]]></Node>
<StgValue><ssdm name="and_ln107_289"/></StgValue>
</operation>

<operation id="1925" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1706 %select_ln107_193 = select i1 %and_ln107_288, i1 %and_ln107_289, i1 %icmp_ln107_145

]]></Node>
<StgValue><ssdm name="select_ln107_193"/></StgValue>
</operation>

<operation id="1926" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1707 %and_ln107_290 = and i1 %and_ln107_288, i1 %icmp_ln107_145

]]></Node>
<StgValue><ssdm name="and_ln107_290"/></StgValue>
</operation>

<operation id="1927" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1708 %xor_ln107_242 = xor i1 %select_ln107_192, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_242"/></StgValue>
</operation>

<operation id="1928" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1709 %or_ln107_96 = or i1 %tmp_908, i1 %xor_ln107_242

]]></Node>
<StgValue><ssdm name="or_ln107_96"/></StgValue>
</operation>

<operation id="1929" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1710 %xor_ln107_243 = xor i1 %tmp_905, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_243"/></StgValue>
</operation>

<operation id="1930" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1711 %and_ln107_291 = and i1 %or_ln107_96, i1 %xor_ln107_243

]]></Node>
<StgValue><ssdm name="and_ln107_291"/></StgValue>
</operation>

<operation id="1931" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1712 %and_ln107_292 = and i1 %tmp_908, i1 %select_ln107_193

]]></Node>
<StgValue><ssdm name="and_ln107_292"/></StgValue>
</operation>

<operation id="1932" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1713 %or_ln107_176 = or i1 %and_ln107_290, i1 %and_ln107_292

]]></Node>
<StgValue><ssdm name="or_ln107_176"/></StgValue>
</operation>

<operation id="1933" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1714 %xor_ln107_244 = xor i1 %or_ln107_176, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_244"/></StgValue>
</operation>

<operation id="1934" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1715 %and_ln107_293 = and i1 %tmp_905, i1 %xor_ln107_244

]]></Node>
<StgValue><ssdm name="and_ln107_293"/></StgValue>
</operation>

<operation id="1935" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1716 %select_ln107_194 = select i1 %and_ln107_291, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_194"/></StgValue>
</operation>

<operation id="1936" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1717 %or_ln107_97 = or i1 %and_ln107_291, i1 %and_ln107_293

]]></Node>
<StgValue><ssdm name="or_ln107_97"/></StgValue>
</operation>

<operation id="1937" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1718 %select_ln107_195 = select i1 %or_ln107_97, i24 %select_ln107_194, i24 %add_ln107_48

]]></Node>
<StgValue><ssdm name="select_ln107_195"/></StgValue>
</operation>

<operation id="1938" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1720 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_261

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262"/></StgValue>
</operation>

<operation id="1939" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1721 %sext_ln107_49 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_262

]]></Node>
<StgValue><ssdm name="sext_ln107_49"/></StgValue>
</operation>

<operation id="1940" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1722 %mul_ln107_49 = mul i48 %sext_ln107_49, i48 %conv7_i_49_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_49"/></StgValue>
</operation>

<operation id="1941" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1723 %tmp_912 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 47

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="1942" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1724 %trunc_ln107_48 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_49, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_48"/></StgValue>
</operation>

<operation id="1943" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1725 %tmp_913 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 15

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="1944" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1726 %tmp_914 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 39

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="1945" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1727 %zext_ln107_49 = zext i1 %tmp_913

]]></Node>
<StgValue><ssdm name="zext_ln107_49"/></StgValue>
</operation>

<operation id="1946" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1728 %add_ln107_49 = add i24 %trunc_ln107_48, i24 %zext_ln107_49

]]></Node>
<StgValue><ssdm name="add_ln107_49"/></StgValue>
</operation>

<operation id="1947" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1729 %tmp_915 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_49, i32 23

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="1948" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1730 %xor_ln107_245 = xor i1 %tmp_915, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_245"/></StgValue>
</operation>

<operation id="1949" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1731 %and_ln107_294 = and i1 %tmp_914, i1 %xor_ln107_245

]]></Node>
<StgValue><ssdm name="and_ln107_294"/></StgValue>
</operation>

<operation id="1950" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1732 %tmp_916 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_49, i32 40

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="1951" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1733 %tmp_917 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_49, i32 41

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="1952" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1734 %icmp_ln107_147 = icmp_eq  i7 %tmp_917, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_147"/></StgValue>
</operation>

<operation id="1953" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1735 %tmp_918 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_49, i32 40

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="1954" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1736 %icmp_ln107_148 = icmp_eq  i8 %tmp_918, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_148"/></StgValue>
</operation>

<operation id="1955" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1737 %icmp_ln107_149 = icmp_eq  i8 %tmp_918, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_149"/></StgValue>
</operation>

<operation id="1956" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1738 %select_ln107_196 = select i1 %and_ln107_294, i1 %icmp_ln107_148, i1 %icmp_ln107_149

]]></Node>
<StgValue><ssdm name="select_ln107_196"/></StgValue>
</operation>

<operation id="1957" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1739 %xor_ln107_246 = xor i1 %tmp_916, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_246"/></StgValue>
</operation>

<operation id="1958" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1740 %and_ln107_295 = and i1 %icmp_ln107_147, i1 %xor_ln107_246

]]></Node>
<StgValue><ssdm name="and_ln107_295"/></StgValue>
</operation>

<operation id="1959" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1741 %select_ln107_197 = select i1 %and_ln107_294, i1 %and_ln107_295, i1 %icmp_ln107_148

]]></Node>
<StgValue><ssdm name="select_ln107_197"/></StgValue>
</operation>

<operation id="1960" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1742 %and_ln107_296 = and i1 %and_ln107_294, i1 %icmp_ln107_148

]]></Node>
<StgValue><ssdm name="and_ln107_296"/></StgValue>
</operation>

<operation id="1961" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1743 %xor_ln107_247 = xor i1 %select_ln107_196, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_247"/></StgValue>
</operation>

<operation id="1962" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1744 %or_ln107_98 = or i1 %tmp_915, i1 %xor_ln107_247

]]></Node>
<StgValue><ssdm name="or_ln107_98"/></StgValue>
</operation>

<operation id="1963" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1745 %xor_ln107_248 = xor i1 %tmp_912, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_248"/></StgValue>
</operation>

<operation id="1964" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1746 %and_ln107_297 = and i1 %or_ln107_98, i1 %xor_ln107_248

]]></Node>
<StgValue><ssdm name="and_ln107_297"/></StgValue>
</operation>

<operation id="1965" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1747 %and_ln107_298 = and i1 %tmp_915, i1 %select_ln107_197

]]></Node>
<StgValue><ssdm name="and_ln107_298"/></StgValue>
</operation>

<operation id="1966" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1748 %or_ln107_177 = or i1 %and_ln107_296, i1 %and_ln107_298

]]></Node>
<StgValue><ssdm name="or_ln107_177"/></StgValue>
</operation>

<operation id="1967" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1749 %xor_ln107_249 = xor i1 %or_ln107_177, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_249"/></StgValue>
</operation>

<operation id="1968" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1750 %and_ln107_299 = and i1 %tmp_912, i1 %xor_ln107_249

]]></Node>
<StgValue><ssdm name="and_ln107_299"/></StgValue>
</operation>

<operation id="1969" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1751 %select_ln107_198 = select i1 %and_ln107_297, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_198"/></StgValue>
</operation>

<operation id="1970" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1752 %or_ln107_99 = or i1 %and_ln107_297, i1 %and_ln107_299

]]></Node>
<StgValue><ssdm name="or_ln107_99"/></StgValue>
</operation>

<operation id="1971" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1753 %select_ln107_199 = select i1 %or_ln107_99, i24 %select_ln107_198, i24 %add_ln107_49

]]></Node>
<StgValue><ssdm name="select_ln107_199"/></StgValue>
</operation>

<operation id="1972" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1755 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_263

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264"/></StgValue>
</operation>

<operation id="1973" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1756 %sext_ln107_50 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_264

]]></Node>
<StgValue><ssdm name="sext_ln107_50"/></StgValue>
</operation>

<operation id="1974" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1757 %mul_ln107_50 = mul i48 %sext_ln107_50, i48 %conv7_i_50_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_50"/></StgValue>
</operation>

<operation id="1975" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1758 %tmp_919 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 47

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="1976" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1759 %trunc_ln107_49 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_50, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_49"/></StgValue>
</operation>

<operation id="1977" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1760 %tmp_920 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 15

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="1978" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1761 %tmp_921 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 39

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="1979" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1762 %zext_ln107_50 = zext i1 %tmp_920

]]></Node>
<StgValue><ssdm name="zext_ln107_50"/></StgValue>
</operation>

<operation id="1980" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1763 %add_ln107_50 = add i24 %trunc_ln107_49, i24 %zext_ln107_50

]]></Node>
<StgValue><ssdm name="add_ln107_50"/></StgValue>
</operation>

<operation id="1981" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1764 %tmp_922 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_50, i32 23

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="1982" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1765 %xor_ln107_250 = xor i1 %tmp_922, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_250"/></StgValue>
</operation>

<operation id="1983" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1766 %and_ln107_300 = and i1 %tmp_921, i1 %xor_ln107_250

]]></Node>
<StgValue><ssdm name="and_ln107_300"/></StgValue>
</operation>

<operation id="1984" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1767 %tmp_923 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_50, i32 40

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="1985" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1768 %tmp_924 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_50, i32 41

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="1986" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1769 %icmp_ln107_150 = icmp_eq  i7 %tmp_924, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_150"/></StgValue>
</operation>

<operation id="1987" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1770 %tmp_925 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_50, i32 40

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="1988" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1771 %icmp_ln107_151 = icmp_eq  i8 %tmp_925, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_151"/></StgValue>
</operation>

<operation id="1989" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1772 %icmp_ln107_152 = icmp_eq  i8 %tmp_925, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_152"/></StgValue>
</operation>

<operation id="1990" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1773 %select_ln107_200 = select i1 %and_ln107_300, i1 %icmp_ln107_151, i1 %icmp_ln107_152

]]></Node>
<StgValue><ssdm name="select_ln107_200"/></StgValue>
</operation>

<operation id="1991" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1774 %xor_ln107_251 = xor i1 %tmp_923, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_251"/></StgValue>
</operation>

<operation id="1992" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1775 %and_ln107_301 = and i1 %icmp_ln107_150, i1 %xor_ln107_251

]]></Node>
<StgValue><ssdm name="and_ln107_301"/></StgValue>
</operation>

<operation id="1993" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1776 %select_ln107_201 = select i1 %and_ln107_300, i1 %and_ln107_301, i1 %icmp_ln107_151

]]></Node>
<StgValue><ssdm name="select_ln107_201"/></StgValue>
</operation>

<operation id="1994" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1777 %and_ln107_302 = and i1 %and_ln107_300, i1 %icmp_ln107_151

]]></Node>
<StgValue><ssdm name="and_ln107_302"/></StgValue>
</operation>

<operation id="1995" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1778 %xor_ln107_252 = xor i1 %select_ln107_200, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_252"/></StgValue>
</operation>

<operation id="1996" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1779 %or_ln107_100 = or i1 %tmp_922, i1 %xor_ln107_252

]]></Node>
<StgValue><ssdm name="or_ln107_100"/></StgValue>
</operation>

<operation id="1997" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1780 %xor_ln107_253 = xor i1 %tmp_919, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_253"/></StgValue>
</operation>

<operation id="1998" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1781 %and_ln107_303 = and i1 %or_ln107_100, i1 %xor_ln107_253

]]></Node>
<StgValue><ssdm name="and_ln107_303"/></StgValue>
</operation>

<operation id="1999" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1782 %and_ln107_304 = and i1 %tmp_922, i1 %select_ln107_201

]]></Node>
<StgValue><ssdm name="and_ln107_304"/></StgValue>
</operation>

<operation id="2000" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1783 %or_ln107_178 = or i1 %and_ln107_302, i1 %and_ln107_304

]]></Node>
<StgValue><ssdm name="or_ln107_178"/></StgValue>
</operation>

<operation id="2001" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1784 %xor_ln107_254 = xor i1 %or_ln107_178, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_254"/></StgValue>
</operation>

<operation id="2002" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1785 %and_ln107_305 = and i1 %tmp_919, i1 %xor_ln107_254

]]></Node>
<StgValue><ssdm name="and_ln107_305"/></StgValue>
</operation>

<operation id="2003" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1786 %select_ln107_202 = select i1 %and_ln107_303, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_202"/></StgValue>
</operation>

<operation id="2004" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1787 %or_ln107_101 = or i1 %and_ln107_303, i1 %and_ln107_305

]]></Node>
<StgValue><ssdm name="or_ln107_101"/></StgValue>
</operation>

<operation id="2005" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1788 %select_ln107_203 = select i1 %or_ln107_101, i24 %select_ln107_202, i24 %add_ln107_50

]]></Node>
<StgValue><ssdm name="select_ln107_203"/></StgValue>
</operation>

<operation id="2006" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1790 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_265

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266"/></StgValue>
</operation>

<operation id="2007" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1791 %sext_ln107_51 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_266

]]></Node>
<StgValue><ssdm name="sext_ln107_51"/></StgValue>
</operation>

<operation id="2008" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1792 %mul_ln107_51 = mul i48 %sext_ln107_51, i48 %conv7_i_51_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_51"/></StgValue>
</operation>

<operation id="2009" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1793 %tmp_926 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 47

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="2010" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1794 %trunc_ln107_50 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_51, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_50"/></StgValue>
</operation>

<operation id="2011" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1795 %tmp_927 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 15

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="2012" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1796 %tmp_928 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 39

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="2013" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1797 %zext_ln107_51 = zext i1 %tmp_927

]]></Node>
<StgValue><ssdm name="zext_ln107_51"/></StgValue>
</operation>

<operation id="2014" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1798 %add_ln107_51 = add i24 %trunc_ln107_50, i24 %zext_ln107_51

]]></Node>
<StgValue><ssdm name="add_ln107_51"/></StgValue>
</operation>

<operation id="2015" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1799 %tmp_929 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_51, i32 23

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="2016" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1800 %xor_ln107_255 = xor i1 %tmp_929, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_255"/></StgValue>
</operation>

<operation id="2017" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1801 %and_ln107_306 = and i1 %tmp_928, i1 %xor_ln107_255

]]></Node>
<StgValue><ssdm name="and_ln107_306"/></StgValue>
</operation>

<operation id="2018" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1802 %tmp_930 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_51, i32 40

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="2019" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1803 %tmp_931 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_51, i32 41

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="2020" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1804 %icmp_ln107_153 = icmp_eq  i7 %tmp_931, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_153"/></StgValue>
</operation>

<operation id="2021" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1805 %tmp_932 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_51, i32 40

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="2022" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1806 %icmp_ln107_154 = icmp_eq  i8 %tmp_932, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_154"/></StgValue>
</operation>

<operation id="2023" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1807 %icmp_ln107_155 = icmp_eq  i8 %tmp_932, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_155"/></StgValue>
</operation>

<operation id="2024" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1808 %select_ln107_204 = select i1 %and_ln107_306, i1 %icmp_ln107_154, i1 %icmp_ln107_155

]]></Node>
<StgValue><ssdm name="select_ln107_204"/></StgValue>
</operation>

<operation id="2025" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1809 %xor_ln107_256 = xor i1 %tmp_930, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_256"/></StgValue>
</operation>

<operation id="2026" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1810 %and_ln107_307 = and i1 %icmp_ln107_153, i1 %xor_ln107_256

]]></Node>
<StgValue><ssdm name="and_ln107_307"/></StgValue>
</operation>

<operation id="2027" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1811 %select_ln107_205 = select i1 %and_ln107_306, i1 %and_ln107_307, i1 %icmp_ln107_154

]]></Node>
<StgValue><ssdm name="select_ln107_205"/></StgValue>
</operation>

<operation id="2028" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1812 %and_ln107_308 = and i1 %and_ln107_306, i1 %icmp_ln107_154

]]></Node>
<StgValue><ssdm name="and_ln107_308"/></StgValue>
</operation>

<operation id="2029" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1813 %xor_ln107_257 = xor i1 %select_ln107_204, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_257"/></StgValue>
</operation>

<operation id="2030" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1814 %or_ln107_102 = or i1 %tmp_929, i1 %xor_ln107_257

]]></Node>
<StgValue><ssdm name="or_ln107_102"/></StgValue>
</operation>

<operation id="2031" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1815 %xor_ln107_258 = xor i1 %tmp_926, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_258"/></StgValue>
</operation>

<operation id="2032" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1816 %and_ln107_309 = and i1 %or_ln107_102, i1 %xor_ln107_258

]]></Node>
<StgValue><ssdm name="and_ln107_309"/></StgValue>
</operation>

<operation id="2033" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1817 %and_ln107_310 = and i1 %tmp_929, i1 %select_ln107_205

]]></Node>
<StgValue><ssdm name="and_ln107_310"/></StgValue>
</operation>

<operation id="2034" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1818 %or_ln107_179 = or i1 %and_ln107_308, i1 %and_ln107_310

]]></Node>
<StgValue><ssdm name="or_ln107_179"/></StgValue>
</operation>

<operation id="2035" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1819 %xor_ln107_259 = xor i1 %or_ln107_179, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_259"/></StgValue>
</operation>

<operation id="2036" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1820 %and_ln107_311 = and i1 %tmp_926, i1 %xor_ln107_259

]]></Node>
<StgValue><ssdm name="and_ln107_311"/></StgValue>
</operation>

<operation id="2037" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1821 %select_ln107_206 = select i1 %and_ln107_309, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_206"/></StgValue>
</operation>

<operation id="2038" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1822 %or_ln107_103 = or i1 %and_ln107_309, i1 %and_ln107_311

]]></Node>
<StgValue><ssdm name="or_ln107_103"/></StgValue>
</operation>

<operation id="2039" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1823 %select_ln107_207 = select i1 %or_ln107_103, i24 %select_ln107_206, i24 %add_ln107_51

]]></Node>
<StgValue><ssdm name="select_ln107_207"/></StgValue>
</operation>

<operation id="2040" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1825 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_267

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268"/></StgValue>
</operation>

<operation id="2041" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1826 %sext_ln107_52 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_268

]]></Node>
<StgValue><ssdm name="sext_ln107_52"/></StgValue>
</operation>

<operation id="2042" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1827 %mul_ln107_52 = mul i48 %sext_ln107_52, i48 %conv7_i_52_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_52"/></StgValue>
</operation>

<operation id="2043" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1828 %tmp_933 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 47

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="2044" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1829 %trunc_ln107_51 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_52, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_51"/></StgValue>
</operation>

<operation id="2045" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1830 %tmp_934 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 15

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="2046" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1831 %tmp_935 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 39

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="2047" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1832 %zext_ln107_52 = zext i1 %tmp_934

]]></Node>
<StgValue><ssdm name="zext_ln107_52"/></StgValue>
</operation>

<operation id="2048" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1833 %add_ln107_52 = add i24 %trunc_ln107_51, i24 %zext_ln107_52

]]></Node>
<StgValue><ssdm name="add_ln107_52"/></StgValue>
</operation>

<operation id="2049" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1834 %tmp_936 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_52, i32 23

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="2050" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1835 %xor_ln107_260 = xor i1 %tmp_936, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_260"/></StgValue>
</operation>

<operation id="2051" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1836 %and_ln107_312 = and i1 %tmp_935, i1 %xor_ln107_260

]]></Node>
<StgValue><ssdm name="and_ln107_312"/></StgValue>
</operation>

<operation id="2052" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1837 %tmp_937 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_52, i32 40

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="2053" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1838 %tmp_938 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_52, i32 41

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="2054" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1839 %icmp_ln107_156 = icmp_eq  i7 %tmp_938, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_156"/></StgValue>
</operation>

<operation id="2055" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1840 %tmp_939 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_52, i32 40

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="2056" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1841 %icmp_ln107_157 = icmp_eq  i8 %tmp_939, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_157"/></StgValue>
</operation>

<operation id="2057" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1842 %icmp_ln107_158 = icmp_eq  i8 %tmp_939, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_158"/></StgValue>
</operation>

<operation id="2058" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1843 %select_ln107_208 = select i1 %and_ln107_312, i1 %icmp_ln107_157, i1 %icmp_ln107_158

]]></Node>
<StgValue><ssdm name="select_ln107_208"/></StgValue>
</operation>

<operation id="2059" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1844 %xor_ln107_261 = xor i1 %tmp_937, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_261"/></StgValue>
</operation>

<operation id="2060" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1845 %and_ln107_313 = and i1 %icmp_ln107_156, i1 %xor_ln107_261

]]></Node>
<StgValue><ssdm name="and_ln107_313"/></StgValue>
</operation>

<operation id="2061" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1846 %select_ln107_209 = select i1 %and_ln107_312, i1 %and_ln107_313, i1 %icmp_ln107_157

]]></Node>
<StgValue><ssdm name="select_ln107_209"/></StgValue>
</operation>

<operation id="2062" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1847 %and_ln107_314 = and i1 %and_ln107_312, i1 %icmp_ln107_157

]]></Node>
<StgValue><ssdm name="and_ln107_314"/></StgValue>
</operation>

<operation id="2063" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1848 %xor_ln107_262 = xor i1 %select_ln107_208, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_262"/></StgValue>
</operation>

<operation id="2064" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1849 %or_ln107_104 = or i1 %tmp_936, i1 %xor_ln107_262

]]></Node>
<StgValue><ssdm name="or_ln107_104"/></StgValue>
</operation>

<operation id="2065" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1850 %xor_ln107_263 = xor i1 %tmp_933, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_263"/></StgValue>
</operation>

<operation id="2066" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1851 %and_ln107_315 = and i1 %or_ln107_104, i1 %xor_ln107_263

]]></Node>
<StgValue><ssdm name="and_ln107_315"/></StgValue>
</operation>

<operation id="2067" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1852 %and_ln107_316 = and i1 %tmp_936, i1 %select_ln107_209

]]></Node>
<StgValue><ssdm name="and_ln107_316"/></StgValue>
</operation>

<operation id="2068" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1853 %or_ln107_180 = or i1 %and_ln107_314, i1 %and_ln107_316

]]></Node>
<StgValue><ssdm name="or_ln107_180"/></StgValue>
</operation>

<operation id="2069" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1854 %xor_ln107_264 = xor i1 %or_ln107_180, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_264"/></StgValue>
</operation>

<operation id="2070" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1855 %and_ln107_317 = and i1 %tmp_933, i1 %xor_ln107_264

]]></Node>
<StgValue><ssdm name="and_ln107_317"/></StgValue>
</operation>

<operation id="2071" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1856 %select_ln107_210 = select i1 %and_ln107_315, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_210"/></StgValue>
</operation>

<operation id="2072" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1857 %or_ln107_105 = or i1 %and_ln107_315, i1 %and_ln107_317

]]></Node>
<StgValue><ssdm name="or_ln107_105"/></StgValue>
</operation>

<operation id="2073" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1858 %select_ln107_211 = select i1 %or_ln107_105, i24 %select_ln107_210, i24 %add_ln107_52

]]></Node>
<StgValue><ssdm name="select_ln107_211"/></StgValue>
</operation>

<operation id="2074" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1860 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_269

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270"/></StgValue>
</operation>

<operation id="2075" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1861 %sext_ln107_53 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_270

]]></Node>
<StgValue><ssdm name="sext_ln107_53"/></StgValue>
</operation>

<operation id="2076" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1862 %mul_ln107_53 = mul i48 %sext_ln107_53, i48 %conv7_i_53_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_53"/></StgValue>
</operation>

<operation id="2077" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1863 %tmp_940 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 47

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="2078" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1864 %trunc_ln107_52 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_53, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_52"/></StgValue>
</operation>

<operation id="2079" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1865 %tmp_941 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 15

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="2080" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1866 %tmp_942 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 39

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="2081" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1867 %zext_ln107_53 = zext i1 %tmp_941

]]></Node>
<StgValue><ssdm name="zext_ln107_53"/></StgValue>
</operation>

<operation id="2082" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1868 %add_ln107_53 = add i24 %trunc_ln107_52, i24 %zext_ln107_53

]]></Node>
<StgValue><ssdm name="add_ln107_53"/></StgValue>
</operation>

<operation id="2083" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1869 %tmp_943 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_53, i32 23

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="2084" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1870 %xor_ln107_265 = xor i1 %tmp_943, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_265"/></StgValue>
</operation>

<operation id="2085" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1871 %and_ln107_318 = and i1 %tmp_942, i1 %xor_ln107_265

]]></Node>
<StgValue><ssdm name="and_ln107_318"/></StgValue>
</operation>

<operation id="2086" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1872 %tmp_944 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_53, i32 40

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="2087" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1873 %tmp_945 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_53, i32 41

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="2088" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1874 %icmp_ln107_159 = icmp_eq  i7 %tmp_945, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_159"/></StgValue>
</operation>

<operation id="2089" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1875 %tmp_946 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_53, i32 40

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="2090" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1876 %icmp_ln107_160 = icmp_eq  i8 %tmp_946, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_160"/></StgValue>
</operation>

<operation id="2091" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1877 %icmp_ln107_161 = icmp_eq  i8 %tmp_946, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_161"/></StgValue>
</operation>

<operation id="2092" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1878 %select_ln107_212 = select i1 %and_ln107_318, i1 %icmp_ln107_160, i1 %icmp_ln107_161

]]></Node>
<StgValue><ssdm name="select_ln107_212"/></StgValue>
</operation>

<operation id="2093" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1879 %xor_ln107_266 = xor i1 %tmp_944, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_266"/></StgValue>
</operation>

<operation id="2094" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1880 %and_ln107_319 = and i1 %icmp_ln107_159, i1 %xor_ln107_266

]]></Node>
<StgValue><ssdm name="and_ln107_319"/></StgValue>
</operation>

<operation id="2095" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1881 %select_ln107_213 = select i1 %and_ln107_318, i1 %and_ln107_319, i1 %icmp_ln107_160

]]></Node>
<StgValue><ssdm name="select_ln107_213"/></StgValue>
</operation>

<operation id="2096" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1882 %and_ln107_320 = and i1 %and_ln107_318, i1 %icmp_ln107_160

]]></Node>
<StgValue><ssdm name="and_ln107_320"/></StgValue>
</operation>

<operation id="2097" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1883 %xor_ln107_267 = xor i1 %select_ln107_212, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_267"/></StgValue>
</operation>

<operation id="2098" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1884 %or_ln107_106 = or i1 %tmp_943, i1 %xor_ln107_267

]]></Node>
<StgValue><ssdm name="or_ln107_106"/></StgValue>
</operation>

<operation id="2099" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1885 %xor_ln107_268 = xor i1 %tmp_940, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_268"/></StgValue>
</operation>

<operation id="2100" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1886 %and_ln107_321 = and i1 %or_ln107_106, i1 %xor_ln107_268

]]></Node>
<StgValue><ssdm name="and_ln107_321"/></StgValue>
</operation>

<operation id="2101" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1887 %and_ln107_322 = and i1 %tmp_943, i1 %select_ln107_213

]]></Node>
<StgValue><ssdm name="and_ln107_322"/></StgValue>
</operation>

<operation id="2102" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1888 %or_ln107_181 = or i1 %and_ln107_320, i1 %and_ln107_322

]]></Node>
<StgValue><ssdm name="or_ln107_181"/></StgValue>
</operation>

<operation id="2103" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1889 %xor_ln107_269 = xor i1 %or_ln107_181, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_269"/></StgValue>
</operation>

<operation id="2104" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1890 %and_ln107_323 = and i1 %tmp_940, i1 %xor_ln107_269

]]></Node>
<StgValue><ssdm name="and_ln107_323"/></StgValue>
</operation>

<operation id="2105" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1891 %select_ln107_214 = select i1 %and_ln107_321, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_214"/></StgValue>
</operation>

<operation id="2106" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1892 %or_ln107_107 = or i1 %and_ln107_321, i1 %and_ln107_323

]]></Node>
<StgValue><ssdm name="or_ln107_107"/></StgValue>
</operation>

<operation id="2107" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1893 %select_ln107_215 = select i1 %or_ln107_107, i24 %select_ln107_214, i24 %add_ln107_53

]]></Node>
<StgValue><ssdm name="select_ln107_215"/></StgValue>
</operation>

<operation id="2108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1895 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_271

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272"/></StgValue>
</operation>

<operation id="2109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1896 %sext_ln107_54 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_272

]]></Node>
<StgValue><ssdm name="sext_ln107_54"/></StgValue>
</operation>

<operation id="2110" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1897 %mul_ln107_54 = mul i48 %sext_ln107_54, i48 %conv7_i_54_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_54"/></StgValue>
</operation>

<operation id="2111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1898 %tmp_947 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 47

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="2112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1899 %trunc_ln107_53 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_54, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_53"/></StgValue>
</operation>

<operation id="2113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1900 %tmp_948 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 15

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="2114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1901 %tmp_949 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 39

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="2115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1902 %zext_ln107_54 = zext i1 %tmp_948

]]></Node>
<StgValue><ssdm name="zext_ln107_54"/></StgValue>
</operation>

<operation id="2116" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1903 %add_ln107_54 = add i24 %trunc_ln107_53, i24 %zext_ln107_54

]]></Node>
<StgValue><ssdm name="add_ln107_54"/></StgValue>
</operation>

<operation id="2117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1904 %tmp_950 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_54, i32 23

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="2118" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1905 %xor_ln107_270 = xor i1 %tmp_950, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_270"/></StgValue>
</operation>

<operation id="2119" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1906 %and_ln107_324 = and i1 %tmp_949, i1 %xor_ln107_270

]]></Node>
<StgValue><ssdm name="and_ln107_324"/></StgValue>
</operation>

<operation id="2120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1907 %tmp_951 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_54, i32 40

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="2121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1908 %tmp_952 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_54, i32 41

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="2122" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1909 %icmp_ln107_162 = icmp_eq  i7 %tmp_952, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_162"/></StgValue>
</operation>

<operation id="2123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1910 %tmp_953 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_54, i32 40

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="2124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1911 %icmp_ln107_163 = icmp_eq  i8 %tmp_953, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_163"/></StgValue>
</operation>

<operation id="2125" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1912 %icmp_ln107_164 = icmp_eq  i8 %tmp_953, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_164"/></StgValue>
</operation>

<operation id="2126" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1913 %select_ln107_216 = select i1 %and_ln107_324, i1 %icmp_ln107_163, i1 %icmp_ln107_164

]]></Node>
<StgValue><ssdm name="select_ln107_216"/></StgValue>
</operation>

<operation id="2127" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1914 %xor_ln107_271 = xor i1 %tmp_951, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_271"/></StgValue>
</operation>

<operation id="2128" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1915 %and_ln107_325 = and i1 %icmp_ln107_162, i1 %xor_ln107_271

]]></Node>
<StgValue><ssdm name="and_ln107_325"/></StgValue>
</operation>

<operation id="2129" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1916 %select_ln107_217 = select i1 %and_ln107_324, i1 %and_ln107_325, i1 %icmp_ln107_163

]]></Node>
<StgValue><ssdm name="select_ln107_217"/></StgValue>
</operation>

<operation id="2130" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1917 %and_ln107_326 = and i1 %and_ln107_324, i1 %icmp_ln107_163

]]></Node>
<StgValue><ssdm name="and_ln107_326"/></StgValue>
</operation>

<operation id="2131" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1918 %xor_ln107_272 = xor i1 %select_ln107_216, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_272"/></StgValue>
</operation>

<operation id="2132" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1919 %or_ln107_108 = or i1 %tmp_950, i1 %xor_ln107_272

]]></Node>
<StgValue><ssdm name="or_ln107_108"/></StgValue>
</operation>

<operation id="2133" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1920 %xor_ln107_273 = xor i1 %tmp_947, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_273"/></StgValue>
</operation>

<operation id="2134" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1921 %and_ln107_327 = and i1 %or_ln107_108, i1 %xor_ln107_273

]]></Node>
<StgValue><ssdm name="and_ln107_327"/></StgValue>
</operation>

<operation id="2135" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1922 %and_ln107_328 = and i1 %tmp_950, i1 %select_ln107_217

]]></Node>
<StgValue><ssdm name="and_ln107_328"/></StgValue>
</operation>

<operation id="2136" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1923 %or_ln107_182 = or i1 %and_ln107_326, i1 %and_ln107_328

]]></Node>
<StgValue><ssdm name="or_ln107_182"/></StgValue>
</operation>

<operation id="2137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1924 %xor_ln107_274 = xor i1 %or_ln107_182, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_274"/></StgValue>
</operation>

<operation id="2138" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1925 %and_ln107_329 = and i1 %tmp_947, i1 %xor_ln107_274

]]></Node>
<StgValue><ssdm name="and_ln107_329"/></StgValue>
</operation>

<operation id="2139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1926 %select_ln107_218 = select i1 %and_ln107_327, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_218"/></StgValue>
</operation>

<operation id="2140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1927 %or_ln107_109 = or i1 %and_ln107_327, i1 %and_ln107_329

]]></Node>
<StgValue><ssdm name="or_ln107_109"/></StgValue>
</operation>

<operation id="2141" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1928 %select_ln107_219 = select i1 %or_ln107_109, i24 %select_ln107_218, i24 %add_ln107_54

]]></Node>
<StgValue><ssdm name="select_ln107_219"/></StgValue>
</operation>

<operation id="2142" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1930 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_273

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274"/></StgValue>
</operation>

<operation id="2143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1931 %sext_ln107_55 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_274

]]></Node>
<StgValue><ssdm name="sext_ln107_55"/></StgValue>
</operation>

<operation id="2144" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1932 %mul_ln107_55 = mul i48 %sext_ln107_55, i48 %conv7_i_55_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_55"/></StgValue>
</operation>

<operation id="2145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1933 %tmp_954 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 47

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="2146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1934 %trunc_ln107_54 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_55, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_54"/></StgValue>
</operation>

<operation id="2147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1935 %tmp_955 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 15

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="2148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1936 %tmp_956 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 39

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="2149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1937 %zext_ln107_55 = zext i1 %tmp_955

]]></Node>
<StgValue><ssdm name="zext_ln107_55"/></StgValue>
</operation>

<operation id="2150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1938 %add_ln107_55 = add i24 %trunc_ln107_54, i24 %zext_ln107_55

]]></Node>
<StgValue><ssdm name="add_ln107_55"/></StgValue>
</operation>

<operation id="2151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1939 %tmp_957 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_55, i32 23

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="2152" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1940 %xor_ln107_275 = xor i1 %tmp_957, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_275"/></StgValue>
</operation>

<operation id="2153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1941 %and_ln107_330 = and i1 %tmp_956, i1 %xor_ln107_275

]]></Node>
<StgValue><ssdm name="and_ln107_330"/></StgValue>
</operation>

<operation id="2154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1942 %tmp_958 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_55, i32 40

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="2155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1943 %tmp_959 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_55, i32 41

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="2156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1944 %icmp_ln107_165 = icmp_eq  i7 %tmp_959, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_165"/></StgValue>
</operation>

<operation id="2157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1945 %tmp_960 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_55, i32 40

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="2158" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1946 %icmp_ln107_166 = icmp_eq  i8 %tmp_960, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_166"/></StgValue>
</operation>

<operation id="2159" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1947 %icmp_ln107_167 = icmp_eq  i8 %tmp_960, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_167"/></StgValue>
</operation>

<operation id="2160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1948 %select_ln107_220 = select i1 %and_ln107_330, i1 %icmp_ln107_166, i1 %icmp_ln107_167

]]></Node>
<StgValue><ssdm name="select_ln107_220"/></StgValue>
</operation>

<operation id="2161" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1949 %xor_ln107_276 = xor i1 %tmp_958, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_276"/></StgValue>
</operation>

<operation id="2162" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1950 %and_ln107_331 = and i1 %icmp_ln107_165, i1 %xor_ln107_276

]]></Node>
<StgValue><ssdm name="and_ln107_331"/></StgValue>
</operation>

<operation id="2163" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1951 %select_ln107_221 = select i1 %and_ln107_330, i1 %and_ln107_331, i1 %icmp_ln107_166

]]></Node>
<StgValue><ssdm name="select_ln107_221"/></StgValue>
</operation>

<operation id="2164" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1952 %and_ln107_332 = and i1 %and_ln107_330, i1 %icmp_ln107_166

]]></Node>
<StgValue><ssdm name="and_ln107_332"/></StgValue>
</operation>

<operation id="2165" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1953 %xor_ln107_277 = xor i1 %select_ln107_220, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_277"/></StgValue>
</operation>

<operation id="2166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1954 %or_ln107_110 = or i1 %tmp_957, i1 %xor_ln107_277

]]></Node>
<StgValue><ssdm name="or_ln107_110"/></StgValue>
</operation>

<operation id="2167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1955 %xor_ln107_278 = xor i1 %tmp_954, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_278"/></StgValue>
</operation>

<operation id="2168" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1956 %and_ln107_333 = and i1 %or_ln107_110, i1 %xor_ln107_278

]]></Node>
<StgValue><ssdm name="and_ln107_333"/></StgValue>
</operation>

<operation id="2169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1957 %and_ln107_334 = and i1 %tmp_957, i1 %select_ln107_221

]]></Node>
<StgValue><ssdm name="and_ln107_334"/></StgValue>
</operation>

<operation id="2170" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1958 %or_ln107_183 = or i1 %and_ln107_332, i1 %and_ln107_334

]]></Node>
<StgValue><ssdm name="or_ln107_183"/></StgValue>
</operation>

<operation id="2171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1959 %xor_ln107_279 = xor i1 %or_ln107_183, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_279"/></StgValue>
</operation>

<operation id="2172" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1960 %and_ln107_335 = and i1 %tmp_954, i1 %xor_ln107_279

]]></Node>
<StgValue><ssdm name="and_ln107_335"/></StgValue>
</operation>

<operation id="2173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1961 %select_ln107_222 = select i1 %and_ln107_333, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_222"/></StgValue>
</operation>

<operation id="2174" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1962 %or_ln107_111 = or i1 %and_ln107_333, i1 %and_ln107_335

]]></Node>
<StgValue><ssdm name="or_ln107_111"/></StgValue>
</operation>

<operation id="2175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1963 %select_ln107_223 = select i1 %or_ln107_111, i24 %select_ln107_222, i24 %add_ln107_55

]]></Node>
<StgValue><ssdm name="select_ln107_223"/></StgValue>
</operation>

<operation id="2176" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:1965 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_275

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276"/></StgValue>
</operation>

<operation id="2177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:1966 %sext_ln107_56 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_276

]]></Node>
<StgValue><ssdm name="sext_ln107_56"/></StgValue>
</operation>

<operation id="2178" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:1967 %mul_ln107_56 = mul i48 %sext_ln107_56, i48 %conv7_i_56_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_56"/></StgValue>
</operation>

<operation id="2179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1968 %tmp_961 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 47

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="2180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:1969 %trunc_ln107_55 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_56, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_55"/></StgValue>
</operation>

<operation id="2181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1970 %tmp_962 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 15

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="2182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1971 %tmp_963 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 39

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="2183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:1972 %zext_ln107_56 = zext i1 %tmp_962

]]></Node>
<StgValue><ssdm name="zext_ln107_56"/></StgValue>
</operation>

<operation id="2184" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:1973 %add_ln107_56 = add i24 %trunc_ln107_55, i24 %zext_ln107_56

]]></Node>
<StgValue><ssdm name="add_ln107_56"/></StgValue>
</operation>

<operation id="2185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1974 %tmp_964 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_56, i32 23

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="2186" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1975 %xor_ln107_280 = xor i1 %tmp_964, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_280"/></StgValue>
</operation>

<operation id="2187" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1976 %and_ln107_336 = and i1 %tmp_963, i1 %xor_ln107_280

]]></Node>
<StgValue><ssdm name="and_ln107_336"/></StgValue>
</operation>

<operation id="2188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1977 %tmp_965 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_56, i32 40

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="2189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1978 %tmp_966 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_56, i32 41

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2190" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:1979 %icmp_ln107_168 = icmp_eq  i7 %tmp_966, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_168"/></StgValue>
</operation>

<operation id="2191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:1980 %tmp_967 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_56, i32 40

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2192" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1981 %icmp_ln107_169 = icmp_eq  i8 %tmp_967, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_169"/></StgValue>
</operation>

<operation id="2193" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:1982 %icmp_ln107_170 = icmp_eq  i8 %tmp_967, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_170"/></StgValue>
</operation>

<operation id="2194" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1983 %select_ln107_224 = select i1 %and_ln107_336, i1 %icmp_ln107_169, i1 %icmp_ln107_170

]]></Node>
<StgValue><ssdm name="select_ln107_224"/></StgValue>
</operation>

<operation id="2195" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1984 %xor_ln107_281 = xor i1 %tmp_965, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_281"/></StgValue>
</operation>

<operation id="2196" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1985 %and_ln107_337 = and i1 %icmp_ln107_168, i1 %xor_ln107_281

]]></Node>
<StgValue><ssdm name="and_ln107_337"/></StgValue>
</operation>

<operation id="2197" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:1986 %select_ln107_225 = select i1 %and_ln107_336, i1 %and_ln107_337, i1 %icmp_ln107_169

]]></Node>
<StgValue><ssdm name="select_ln107_225"/></StgValue>
</operation>

<operation id="2198" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1987 %and_ln107_338 = and i1 %and_ln107_336, i1 %icmp_ln107_169

]]></Node>
<StgValue><ssdm name="and_ln107_338"/></StgValue>
</operation>

<operation id="2199" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1988 %xor_ln107_282 = xor i1 %select_ln107_224, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_282"/></StgValue>
</operation>

<operation id="2200" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1989 %or_ln107_112 = or i1 %tmp_964, i1 %xor_ln107_282

]]></Node>
<StgValue><ssdm name="or_ln107_112"/></StgValue>
</operation>

<operation id="2201" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1990 %xor_ln107_283 = xor i1 %tmp_961, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_283"/></StgValue>
</operation>

<operation id="2202" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1991 %and_ln107_339 = and i1 %or_ln107_112, i1 %xor_ln107_283

]]></Node>
<StgValue><ssdm name="and_ln107_339"/></StgValue>
</operation>

<operation id="2203" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1992 %and_ln107_340 = and i1 %tmp_964, i1 %select_ln107_225

]]></Node>
<StgValue><ssdm name="and_ln107_340"/></StgValue>
</operation>

<operation id="2204" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1993 %or_ln107_184 = or i1 %and_ln107_338, i1 %and_ln107_340

]]></Node>
<StgValue><ssdm name="or_ln107_184"/></StgValue>
</operation>

<operation id="2205" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1994 %xor_ln107_284 = xor i1 %or_ln107_184, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_284"/></StgValue>
</operation>

<operation id="2206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1995 %and_ln107_341 = and i1 %tmp_961, i1 %xor_ln107_284

]]></Node>
<StgValue><ssdm name="and_ln107_341"/></StgValue>
</operation>

<operation id="2207" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1996 %select_ln107_226 = select i1 %and_ln107_339, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_226"/></StgValue>
</operation>

<operation id="2208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:1997 %or_ln107_113 = or i1 %and_ln107_339, i1 %and_ln107_341

]]></Node>
<StgValue><ssdm name="or_ln107_113"/></StgValue>
</operation>

<operation id="2209" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:1998 %select_ln107_227 = select i1 %or_ln107_113, i24 %select_ln107_226, i24 %add_ln107_56

]]></Node>
<StgValue><ssdm name="select_ln107_227"/></StgValue>
</operation>

<operation id="2210" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2000 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_277

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278"/></StgValue>
</operation>

<operation id="2211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2001 %sext_ln107_57 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_278

]]></Node>
<StgValue><ssdm name="sext_ln107_57"/></StgValue>
</operation>

<operation id="2212" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2002 %mul_ln107_57 = mul i48 %sext_ln107_57, i48 %conv7_i_57_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_57"/></StgValue>
</operation>

<operation id="2213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2003 %tmp_968 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 47

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2004 %trunc_ln107_56 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_57, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_56"/></StgValue>
</operation>

<operation id="2215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2005 %tmp_969 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 15

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2006 %tmp_970 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 39

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2007 %zext_ln107_57 = zext i1 %tmp_969

]]></Node>
<StgValue><ssdm name="zext_ln107_57"/></StgValue>
</operation>

<operation id="2218" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2008 %add_ln107_57 = add i24 %trunc_ln107_56, i24 %zext_ln107_57

]]></Node>
<StgValue><ssdm name="add_ln107_57"/></StgValue>
</operation>

<operation id="2219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2009 %tmp_971 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_57, i32 23

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2220" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2010 %xor_ln107_285 = xor i1 %tmp_971, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_285"/></StgValue>
</operation>

<operation id="2221" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2011 %and_ln107_342 = and i1 %tmp_970, i1 %xor_ln107_285

]]></Node>
<StgValue><ssdm name="and_ln107_342"/></StgValue>
</operation>

<operation id="2222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2012 %tmp_972 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_57, i32 40

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2013 %tmp_973 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_57, i32 41

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2224" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2014 %icmp_ln107_171 = icmp_eq  i7 %tmp_973, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_171"/></StgValue>
</operation>

<operation id="2225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2015 %tmp_974 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_57, i32 40

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2226" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2016 %icmp_ln107_172 = icmp_eq  i8 %tmp_974, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_172"/></StgValue>
</operation>

<operation id="2227" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2017 %icmp_ln107_173 = icmp_eq  i8 %tmp_974, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_173"/></StgValue>
</operation>

<operation id="2228" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2018 %select_ln107_228 = select i1 %and_ln107_342, i1 %icmp_ln107_172, i1 %icmp_ln107_173

]]></Node>
<StgValue><ssdm name="select_ln107_228"/></StgValue>
</operation>

<operation id="2229" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2019 %xor_ln107_286 = xor i1 %tmp_972, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_286"/></StgValue>
</operation>

<operation id="2230" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2020 %and_ln107_343 = and i1 %icmp_ln107_171, i1 %xor_ln107_286

]]></Node>
<StgValue><ssdm name="and_ln107_343"/></StgValue>
</operation>

<operation id="2231" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2021 %select_ln107_229 = select i1 %and_ln107_342, i1 %and_ln107_343, i1 %icmp_ln107_172

]]></Node>
<StgValue><ssdm name="select_ln107_229"/></StgValue>
</operation>

<operation id="2232" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2022 %and_ln107_344 = and i1 %and_ln107_342, i1 %icmp_ln107_172

]]></Node>
<StgValue><ssdm name="and_ln107_344"/></StgValue>
</operation>

<operation id="2233" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2023 %xor_ln107_287 = xor i1 %select_ln107_228, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_287"/></StgValue>
</operation>

<operation id="2234" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2024 %or_ln107_114 = or i1 %tmp_971, i1 %xor_ln107_287

]]></Node>
<StgValue><ssdm name="or_ln107_114"/></StgValue>
</operation>

<operation id="2235" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2025 %xor_ln107_288 = xor i1 %tmp_968, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_288"/></StgValue>
</operation>

<operation id="2236" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2026 %and_ln107_345 = and i1 %or_ln107_114, i1 %xor_ln107_288

]]></Node>
<StgValue><ssdm name="and_ln107_345"/></StgValue>
</operation>

<operation id="2237" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2027 %and_ln107_346 = and i1 %tmp_971, i1 %select_ln107_229

]]></Node>
<StgValue><ssdm name="and_ln107_346"/></StgValue>
</operation>

<operation id="2238" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2028 %or_ln107_185 = or i1 %and_ln107_344, i1 %and_ln107_346

]]></Node>
<StgValue><ssdm name="or_ln107_185"/></StgValue>
</operation>

<operation id="2239" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2029 %xor_ln107_289 = xor i1 %or_ln107_185, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_289"/></StgValue>
</operation>

<operation id="2240" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2030 %and_ln107_347 = and i1 %tmp_968, i1 %xor_ln107_289

]]></Node>
<StgValue><ssdm name="and_ln107_347"/></StgValue>
</operation>

<operation id="2241" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2031 %select_ln107_230 = select i1 %and_ln107_345, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_230"/></StgValue>
</operation>

<operation id="2242" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2032 %or_ln107_115 = or i1 %and_ln107_345, i1 %and_ln107_347

]]></Node>
<StgValue><ssdm name="or_ln107_115"/></StgValue>
</operation>

<operation id="2243" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2033 %select_ln107_231 = select i1 %or_ln107_115, i24 %select_ln107_230, i24 %add_ln107_57

]]></Node>
<StgValue><ssdm name="select_ln107_231"/></StgValue>
</operation>

<operation id="2244" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2035 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_279

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280"/></StgValue>
</operation>

<operation id="2245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2036 %sext_ln107_58 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_280

]]></Node>
<StgValue><ssdm name="sext_ln107_58"/></StgValue>
</operation>

<operation id="2246" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2037 %mul_ln107_58 = mul i48 %sext_ln107_58, i48 %conv7_i_58_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_58"/></StgValue>
</operation>

<operation id="2247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2038 %tmp_975 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 47

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2039 %trunc_ln107_57 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_58, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_57"/></StgValue>
</operation>

<operation id="2249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2040 %tmp_976 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 15

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2041 %tmp_977 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 39

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2251" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2042 %zext_ln107_58 = zext i1 %tmp_976

]]></Node>
<StgValue><ssdm name="zext_ln107_58"/></StgValue>
</operation>

<operation id="2252" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2043 %add_ln107_58 = add i24 %trunc_ln107_57, i24 %zext_ln107_58

]]></Node>
<StgValue><ssdm name="add_ln107_58"/></StgValue>
</operation>

<operation id="2253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2044 %tmp_978 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_58, i32 23

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2254" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2045 %xor_ln107_290 = xor i1 %tmp_978, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_290"/></StgValue>
</operation>

<operation id="2255" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2046 %and_ln107_348 = and i1 %tmp_977, i1 %xor_ln107_290

]]></Node>
<StgValue><ssdm name="and_ln107_348"/></StgValue>
</operation>

<operation id="2256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2047 %tmp_979 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_58, i32 40

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2048 %tmp_980 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_58, i32 41

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="2258" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2049 %icmp_ln107_174 = icmp_eq  i7 %tmp_980, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_174"/></StgValue>
</operation>

<operation id="2259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2050 %tmp_981 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_58, i32 40

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2260" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2051 %icmp_ln107_175 = icmp_eq  i8 %tmp_981, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_175"/></StgValue>
</operation>

<operation id="2261" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2052 %icmp_ln107_176 = icmp_eq  i8 %tmp_981, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_176"/></StgValue>
</operation>

<operation id="2262" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2053 %select_ln107_232 = select i1 %and_ln107_348, i1 %icmp_ln107_175, i1 %icmp_ln107_176

]]></Node>
<StgValue><ssdm name="select_ln107_232"/></StgValue>
</operation>

<operation id="2263" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2054 %xor_ln107_291 = xor i1 %tmp_979, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_291"/></StgValue>
</operation>

<operation id="2264" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2055 %and_ln107_349 = and i1 %icmp_ln107_174, i1 %xor_ln107_291

]]></Node>
<StgValue><ssdm name="and_ln107_349"/></StgValue>
</operation>

<operation id="2265" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2056 %select_ln107_233 = select i1 %and_ln107_348, i1 %and_ln107_349, i1 %icmp_ln107_175

]]></Node>
<StgValue><ssdm name="select_ln107_233"/></StgValue>
</operation>

<operation id="2266" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2057 %and_ln107_350 = and i1 %and_ln107_348, i1 %icmp_ln107_175

]]></Node>
<StgValue><ssdm name="and_ln107_350"/></StgValue>
</operation>

<operation id="2267" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2058 %xor_ln107_292 = xor i1 %select_ln107_232, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_292"/></StgValue>
</operation>

<operation id="2268" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2059 %or_ln107_116 = or i1 %tmp_978, i1 %xor_ln107_292

]]></Node>
<StgValue><ssdm name="or_ln107_116"/></StgValue>
</operation>

<operation id="2269" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2060 %xor_ln107_293 = xor i1 %tmp_975, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_293"/></StgValue>
</operation>

<operation id="2270" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2061 %and_ln107_351 = and i1 %or_ln107_116, i1 %xor_ln107_293

]]></Node>
<StgValue><ssdm name="and_ln107_351"/></StgValue>
</operation>

<operation id="2271" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2062 %and_ln107_352 = and i1 %tmp_978, i1 %select_ln107_233

]]></Node>
<StgValue><ssdm name="and_ln107_352"/></StgValue>
</operation>

<operation id="2272" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2063 %or_ln107_186 = or i1 %and_ln107_350, i1 %and_ln107_352

]]></Node>
<StgValue><ssdm name="or_ln107_186"/></StgValue>
</operation>

<operation id="2273" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2064 %xor_ln107_294 = xor i1 %or_ln107_186, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_294"/></StgValue>
</operation>

<operation id="2274" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2065 %and_ln107_353 = and i1 %tmp_975, i1 %xor_ln107_294

]]></Node>
<StgValue><ssdm name="and_ln107_353"/></StgValue>
</operation>

<operation id="2275" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2066 %select_ln107_234 = select i1 %and_ln107_351, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_234"/></StgValue>
</operation>

<operation id="2276" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2067 %or_ln107_117 = or i1 %and_ln107_351, i1 %and_ln107_353

]]></Node>
<StgValue><ssdm name="or_ln107_117"/></StgValue>
</operation>

<operation id="2277" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2068 %select_ln107_235 = select i1 %or_ln107_117, i24 %select_ln107_234, i24 %add_ln107_58

]]></Node>
<StgValue><ssdm name="select_ln107_235"/></StgValue>
</operation>

<operation id="2278" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2070 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_281

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282"/></StgValue>
</operation>

<operation id="2279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2071 %sext_ln107_59 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_282

]]></Node>
<StgValue><ssdm name="sext_ln107_59"/></StgValue>
</operation>

<operation id="2280" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2072 %mul_ln107_59 = mul i48 %sext_ln107_59, i48 %conv7_i_59_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_59"/></StgValue>
</operation>

<operation id="2281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2073 %tmp_982 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 47

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="2282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2074 %trunc_ln107_58 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_59, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_58"/></StgValue>
</operation>

<operation id="2283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2075 %tmp_983 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 15

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2284" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2076 %tmp_984 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 39

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2077 %zext_ln107_59 = zext i1 %tmp_983

]]></Node>
<StgValue><ssdm name="zext_ln107_59"/></StgValue>
</operation>

<operation id="2286" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2078 %add_ln107_59 = add i24 %trunc_ln107_58, i24 %zext_ln107_59

]]></Node>
<StgValue><ssdm name="add_ln107_59"/></StgValue>
</operation>

<operation id="2287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2079 %tmp_985 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_59, i32 23

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2288" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2080 %xor_ln107_295 = xor i1 %tmp_985, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_295"/></StgValue>
</operation>

<operation id="2289" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2081 %and_ln107_354 = and i1 %tmp_984, i1 %xor_ln107_295

]]></Node>
<StgValue><ssdm name="and_ln107_354"/></StgValue>
</operation>

<operation id="2290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2082 %tmp_986 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_59, i32 40

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2083 %tmp_987 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_59, i32 41

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="2292" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2084 %icmp_ln107_177 = icmp_eq  i7 %tmp_987, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_177"/></StgValue>
</operation>

<operation id="2293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2085 %tmp_988 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_59, i32 40

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="2294" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2086 %icmp_ln107_178 = icmp_eq  i8 %tmp_988, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_178"/></StgValue>
</operation>

<operation id="2295" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2087 %icmp_ln107_179 = icmp_eq  i8 %tmp_988, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_179"/></StgValue>
</operation>

<operation id="2296" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2088 %select_ln107_236 = select i1 %and_ln107_354, i1 %icmp_ln107_178, i1 %icmp_ln107_179

]]></Node>
<StgValue><ssdm name="select_ln107_236"/></StgValue>
</operation>

<operation id="2297" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2089 %xor_ln107_296 = xor i1 %tmp_986, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_296"/></StgValue>
</operation>

<operation id="2298" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2090 %and_ln107_355 = and i1 %icmp_ln107_177, i1 %xor_ln107_296

]]></Node>
<StgValue><ssdm name="and_ln107_355"/></StgValue>
</operation>

<operation id="2299" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2091 %select_ln107_237 = select i1 %and_ln107_354, i1 %and_ln107_355, i1 %icmp_ln107_178

]]></Node>
<StgValue><ssdm name="select_ln107_237"/></StgValue>
</operation>

<operation id="2300" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2092 %and_ln107_356 = and i1 %and_ln107_354, i1 %icmp_ln107_178

]]></Node>
<StgValue><ssdm name="and_ln107_356"/></StgValue>
</operation>

<operation id="2301" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2093 %xor_ln107_297 = xor i1 %select_ln107_236, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_297"/></StgValue>
</operation>

<operation id="2302" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2094 %or_ln107_118 = or i1 %tmp_985, i1 %xor_ln107_297

]]></Node>
<StgValue><ssdm name="or_ln107_118"/></StgValue>
</operation>

<operation id="2303" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2095 %xor_ln107_298 = xor i1 %tmp_982, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_298"/></StgValue>
</operation>

<operation id="2304" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2096 %and_ln107_357 = and i1 %or_ln107_118, i1 %xor_ln107_298

]]></Node>
<StgValue><ssdm name="and_ln107_357"/></StgValue>
</operation>

<operation id="2305" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2097 %and_ln107_358 = and i1 %tmp_985, i1 %select_ln107_237

]]></Node>
<StgValue><ssdm name="and_ln107_358"/></StgValue>
</operation>

<operation id="2306" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2098 %or_ln107_187 = or i1 %and_ln107_356, i1 %and_ln107_358

]]></Node>
<StgValue><ssdm name="or_ln107_187"/></StgValue>
</operation>

<operation id="2307" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2099 %xor_ln107_299 = xor i1 %or_ln107_187, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_299"/></StgValue>
</operation>

<operation id="2308" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2100 %and_ln107_359 = and i1 %tmp_982, i1 %xor_ln107_299

]]></Node>
<StgValue><ssdm name="and_ln107_359"/></StgValue>
</operation>

<operation id="2309" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2101 %select_ln107_238 = select i1 %and_ln107_357, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_238"/></StgValue>
</operation>

<operation id="2310" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2102 %or_ln107_119 = or i1 %and_ln107_357, i1 %and_ln107_359

]]></Node>
<StgValue><ssdm name="or_ln107_119"/></StgValue>
</operation>

<operation id="2311" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2103 %select_ln107_239 = select i1 %or_ln107_119, i24 %select_ln107_238, i24 %add_ln107_59

]]></Node>
<StgValue><ssdm name="select_ln107_239"/></StgValue>
</operation>

<operation id="2312" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2105 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_283

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284"/></StgValue>
</operation>

<operation id="2313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2106 %sext_ln107_60 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_284

]]></Node>
<StgValue><ssdm name="sext_ln107_60"/></StgValue>
</operation>

<operation id="2314" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2107 %mul_ln107_60 = mul i48 %sext_ln107_60, i48 %conv7_i_60_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_60"/></StgValue>
</operation>

<operation id="2315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2108 %tmp_989 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 47

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="2316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2109 %trunc_ln107_59 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_60, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_59"/></StgValue>
</operation>

<operation id="2317" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2110 %tmp_990 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 15

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="2318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2111 %tmp_991 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 39

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="2319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2112 %zext_ln107_60 = zext i1 %tmp_990

]]></Node>
<StgValue><ssdm name="zext_ln107_60"/></StgValue>
</operation>

<operation id="2320" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2113 %add_ln107_60 = add i24 %trunc_ln107_59, i24 %zext_ln107_60

]]></Node>
<StgValue><ssdm name="add_ln107_60"/></StgValue>
</operation>

<operation id="2321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2114 %tmp_992 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_60, i32 23

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="2322" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2115 %xor_ln107_300 = xor i1 %tmp_992, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_300"/></StgValue>
</operation>

<operation id="2323" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2116 %and_ln107_360 = and i1 %tmp_991, i1 %xor_ln107_300

]]></Node>
<StgValue><ssdm name="and_ln107_360"/></StgValue>
</operation>

<operation id="2324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2117 %tmp_993 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_60, i32 40

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="2325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2118 %tmp_994 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_60, i32 41

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="2326" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2119 %icmp_ln107_180 = icmp_eq  i7 %tmp_994, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_180"/></StgValue>
</operation>

<operation id="2327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2120 %tmp_995 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_60, i32 40

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="2328" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2121 %icmp_ln107_181 = icmp_eq  i8 %tmp_995, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_181"/></StgValue>
</operation>

<operation id="2329" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2122 %icmp_ln107_182 = icmp_eq  i8 %tmp_995, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_182"/></StgValue>
</operation>

<operation id="2330" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2123 %select_ln107_240 = select i1 %and_ln107_360, i1 %icmp_ln107_181, i1 %icmp_ln107_182

]]></Node>
<StgValue><ssdm name="select_ln107_240"/></StgValue>
</operation>

<operation id="2331" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2124 %xor_ln107_301 = xor i1 %tmp_993, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_301"/></StgValue>
</operation>

<operation id="2332" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2125 %and_ln107_361 = and i1 %icmp_ln107_180, i1 %xor_ln107_301

]]></Node>
<StgValue><ssdm name="and_ln107_361"/></StgValue>
</operation>

<operation id="2333" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2126 %select_ln107_241 = select i1 %and_ln107_360, i1 %and_ln107_361, i1 %icmp_ln107_181

]]></Node>
<StgValue><ssdm name="select_ln107_241"/></StgValue>
</operation>

<operation id="2334" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2127 %and_ln107_362 = and i1 %and_ln107_360, i1 %icmp_ln107_181

]]></Node>
<StgValue><ssdm name="and_ln107_362"/></StgValue>
</operation>

<operation id="2335" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2128 %xor_ln107_302 = xor i1 %select_ln107_240, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_302"/></StgValue>
</operation>

<operation id="2336" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2129 %or_ln107_120 = or i1 %tmp_992, i1 %xor_ln107_302

]]></Node>
<StgValue><ssdm name="or_ln107_120"/></StgValue>
</operation>

<operation id="2337" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2130 %xor_ln107_303 = xor i1 %tmp_989, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_303"/></StgValue>
</operation>

<operation id="2338" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2131 %and_ln107_363 = and i1 %or_ln107_120, i1 %xor_ln107_303

]]></Node>
<StgValue><ssdm name="and_ln107_363"/></StgValue>
</operation>

<operation id="2339" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2132 %and_ln107_364 = and i1 %tmp_992, i1 %select_ln107_241

]]></Node>
<StgValue><ssdm name="and_ln107_364"/></StgValue>
</operation>

<operation id="2340" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2133 %or_ln107_188 = or i1 %and_ln107_362, i1 %and_ln107_364

]]></Node>
<StgValue><ssdm name="or_ln107_188"/></StgValue>
</operation>

<operation id="2341" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2134 %xor_ln107_304 = xor i1 %or_ln107_188, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_304"/></StgValue>
</operation>

<operation id="2342" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2135 %and_ln107_365 = and i1 %tmp_989, i1 %xor_ln107_304

]]></Node>
<StgValue><ssdm name="and_ln107_365"/></StgValue>
</operation>

<operation id="2343" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2136 %select_ln107_242 = select i1 %and_ln107_363, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_242"/></StgValue>
</operation>

<operation id="2344" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2137 %or_ln107_121 = or i1 %and_ln107_363, i1 %and_ln107_365

]]></Node>
<StgValue><ssdm name="or_ln107_121"/></StgValue>
</operation>

<operation id="2345" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2138 %select_ln107_243 = select i1 %or_ln107_121, i24 %select_ln107_242, i24 %add_ln107_60

]]></Node>
<StgValue><ssdm name="select_ln107_243"/></StgValue>
</operation>

<operation id="2346" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2140 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_285

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286"/></StgValue>
</operation>

<operation id="2347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2141 %sext_ln107_61 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_286

]]></Node>
<StgValue><ssdm name="sext_ln107_61"/></StgValue>
</operation>

<operation id="2348" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2142 %mul_ln107_61 = mul i48 %sext_ln107_61, i48 %conv7_i_61_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_61"/></StgValue>
</operation>

<operation id="2349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2143 %tmp_996 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 47

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="2350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2144 %trunc_ln107_60 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_61, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_60"/></StgValue>
</operation>

<operation id="2351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2145 %tmp_997 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 15

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="2352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2146 %tmp_998 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 39

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="2353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2147 %zext_ln107_61 = zext i1 %tmp_997

]]></Node>
<StgValue><ssdm name="zext_ln107_61"/></StgValue>
</operation>

<operation id="2354" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2148 %add_ln107_61 = add i24 %trunc_ln107_60, i24 %zext_ln107_61

]]></Node>
<StgValue><ssdm name="add_ln107_61"/></StgValue>
</operation>

<operation id="2355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2149 %tmp_999 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_61, i32 23

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="2356" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2150 %xor_ln107_305 = xor i1 %tmp_999, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_305"/></StgValue>
</operation>

<operation id="2357" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2151 %and_ln107_366 = and i1 %tmp_998, i1 %xor_ln107_305

]]></Node>
<StgValue><ssdm name="and_ln107_366"/></StgValue>
</operation>

<operation id="2358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2152 %tmp_1000 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_61, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="2359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2153 %tmp_1001 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_61, i32 41

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="2360" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2154 %icmp_ln107_183 = icmp_eq  i7 %tmp_1001, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_183"/></StgValue>
</operation>

<operation id="2361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2155 %tmp_1002 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_61, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="2362" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2156 %icmp_ln107_184 = icmp_eq  i8 %tmp_1002, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_184"/></StgValue>
</operation>

<operation id="2363" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2157 %icmp_ln107_185 = icmp_eq  i8 %tmp_1002, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_185"/></StgValue>
</operation>

<operation id="2364" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2158 %select_ln107_244 = select i1 %and_ln107_366, i1 %icmp_ln107_184, i1 %icmp_ln107_185

]]></Node>
<StgValue><ssdm name="select_ln107_244"/></StgValue>
</operation>

<operation id="2365" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2159 %xor_ln107_306 = xor i1 %tmp_1000, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_306"/></StgValue>
</operation>

<operation id="2366" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2160 %and_ln107_367 = and i1 %icmp_ln107_183, i1 %xor_ln107_306

]]></Node>
<StgValue><ssdm name="and_ln107_367"/></StgValue>
</operation>

<operation id="2367" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2161 %select_ln107_245 = select i1 %and_ln107_366, i1 %and_ln107_367, i1 %icmp_ln107_184

]]></Node>
<StgValue><ssdm name="select_ln107_245"/></StgValue>
</operation>

<operation id="2368" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2162 %and_ln107_368 = and i1 %and_ln107_366, i1 %icmp_ln107_184

]]></Node>
<StgValue><ssdm name="and_ln107_368"/></StgValue>
</operation>

<operation id="2369" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2163 %xor_ln107_307 = xor i1 %select_ln107_244, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_307"/></StgValue>
</operation>

<operation id="2370" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2164 %or_ln107_122 = or i1 %tmp_999, i1 %xor_ln107_307

]]></Node>
<StgValue><ssdm name="or_ln107_122"/></StgValue>
</operation>

<operation id="2371" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2165 %xor_ln107_308 = xor i1 %tmp_996, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_308"/></StgValue>
</operation>

<operation id="2372" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2166 %and_ln107_369 = and i1 %or_ln107_122, i1 %xor_ln107_308

]]></Node>
<StgValue><ssdm name="and_ln107_369"/></StgValue>
</operation>

<operation id="2373" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2167 %and_ln107_370 = and i1 %tmp_999, i1 %select_ln107_245

]]></Node>
<StgValue><ssdm name="and_ln107_370"/></StgValue>
</operation>

<operation id="2374" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2168 %or_ln107_189 = or i1 %and_ln107_368, i1 %and_ln107_370

]]></Node>
<StgValue><ssdm name="or_ln107_189"/></StgValue>
</operation>

<operation id="2375" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2169 %xor_ln107_309 = xor i1 %or_ln107_189, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_309"/></StgValue>
</operation>

<operation id="2376" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2170 %and_ln107_371 = and i1 %tmp_996, i1 %xor_ln107_309

]]></Node>
<StgValue><ssdm name="and_ln107_371"/></StgValue>
</operation>

<operation id="2377" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2171 %select_ln107_246 = select i1 %and_ln107_369, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_246"/></StgValue>
</operation>

<operation id="2378" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2172 %or_ln107_123 = or i1 %and_ln107_369, i1 %and_ln107_371

]]></Node>
<StgValue><ssdm name="or_ln107_123"/></StgValue>
</operation>

<operation id="2379" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2173 %select_ln107_247 = select i1 %or_ln107_123, i24 %select_ln107_246, i24 %add_ln107_61

]]></Node>
<StgValue><ssdm name="select_ln107_247"/></StgValue>
</operation>

<operation id="2380" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2175 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_287

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288"/></StgValue>
</operation>

<operation id="2381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2176 %sext_ln107_62 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_288

]]></Node>
<StgValue><ssdm name="sext_ln107_62"/></StgValue>
</operation>

<operation id="2382" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2177 %mul_ln107_62 = mul i48 %sext_ln107_62, i48 %conv7_i_62_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_62"/></StgValue>
</operation>

<operation id="2383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2178 %tmp_1003 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 47

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="2384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2179 %trunc_ln107_61 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_62, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_61"/></StgValue>
</operation>

<operation id="2385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2180 %tmp_1004 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="2386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2181 %tmp_1005 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 39

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="2387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2182 %zext_ln107_62 = zext i1 %tmp_1004

]]></Node>
<StgValue><ssdm name="zext_ln107_62"/></StgValue>
</operation>

<operation id="2388" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2183 %add_ln107_62 = add i24 %trunc_ln107_61, i24 %zext_ln107_62

]]></Node>
<StgValue><ssdm name="add_ln107_62"/></StgValue>
</operation>

<operation id="2389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2184 %tmp_1006 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_62, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="2390" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2185 %xor_ln107_310 = xor i1 %tmp_1006, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_310"/></StgValue>
</operation>

<operation id="2391" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2186 %and_ln107_372 = and i1 %tmp_1005, i1 %xor_ln107_310

]]></Node>
<StgValue><ssdm name="and_ln107_372"/></StgValue>
</operation>

<operation id="2392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2187 %tmp_1007 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_62, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="2393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2188 %tmp_1008 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_62, i32 41

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="2394" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2189 %icmp_ln107_186 = icmp_eq  i7 %tmp_1008, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_186"/></StgValue>
</operation>

<operation id="2395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2190 %tmp_1009 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_62, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="2396" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2191 %icmp_ln107_187 = icmp_eq  i8 %tmp_1009, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_187"/></StgValue>
</operation>

<operation id="2397" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2192 %icmp_ln107_188 = icmp_eq  i8 %tmp_1009, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_188"/></StgValue>
</operation>

<operation id="2398" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2193 %select_ln107_248 = select i1 %and_ln107_372, i1 %icmp_ln107_187, i1 %icmp_ln107_188

]]></Node>
<StgValue><ssdm name="select_ln107_248"/></StgValue>
</operation>

<operation id="2399" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2194 %xor_ln107_311 = xor i1 %tmp_1007, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_311"/></StgValue>
</operation>

<operation id="2400" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2195 %and_ln107_373 = and i1 %icmp_ln107_186, i1 %xor_ln107_311

]]></Node>
<StgValue><ssdm name="and_ln107_373"/></StgValue>
</operation>

<operation id="2401" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2196 %select_ln107_249 = select i1 %and_ln107_372, i1 %and_ln107_373, i1 %icmp_ln107_187

]]></Node>
<StgValue><ssdm name="select_ln107_249"/></StgValue>
</operation>

<operation id="2402" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2197 %and_ln107_374 = and i1 %and_ln107_372, i1 %icmp_ln107_187

]]></Node>
<StgValue><ssdm name="and_ln107_374"/></StgValue>
</operation>

<operation id="2403" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2198 %xor_ln107_312 = xor i1 %select_ln107_248, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_312"/></StgValue>
</operation>

<operation id="2404" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2199 %or_ln107_124 = or i1 %tmp_1006, i1 %xor_ln107_312

]]></Node>
<StgValue><ssdm name="or_ln107_124"/></StgValue>
</operation>

<operation id="2405" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2200 %xor_ln107_313 = xor i1 %tmp_1003, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_313"/></StgValue>
</operation>

<operation id="2406" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2201 %and_ln107_375 = and i1 %or_ln107_124, i1 %xor_ln107_313

]]></Node>
<StgValue><ssdm name="and_ln107_375"/></StgValue>
</operation>

<operation id="2407" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2202 %and_ln107_376 = and i1 %tmp_1006, i1 %select_ln107_249

]]></Node>
<StgValue><ssdm name="and_ln107_376"/></StgValue>
</operation>

<operation id="2408" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2203 %or_ln107_190 = or i1 %and_ln107_374, i1 %and_ln107_376

]]></Node>
<StgValue><ssdm name="or_ln107_190"/></StgValue>
</operation>

<operation id="2409" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2204 %xor_ln107_314 = xor i1 %or_ln107_190, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_314"/></StgValue>
</operation>

<operation id="2410" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2205 %and_ln107_377 = and i1 %tmp_1003, i1 %xor_ln107_314

]]></Node>
<StgValue><ssdm name="and_ln107_377"/></StgValue>
</operation>

<operation id="2411" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2206 %select_ln107_250 = select i1 %and_ln107_375, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_250"/></StgValue>
</operation>

<operation id="2412" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2207 %or_ln107_125 = or i1 %and_ln107_375, i1 %and_ln107_377

]]></Node>
<StgValue><ssdm name="or_ln107_125"/></StgValue>
</operation>

<operation id="2413" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2208 %select_ln107_251 = select i1 %or_ln107_125, i24 %select_ln107_250, i24 %add_ln107_62

]]></Node>
<StgValue><ssdm name="select_ln107_251"/></StgValue>
</operation>

<operation id="2414" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="24" op_0_bw="8">
<![CDATA[
Col_Update_Loop.split:2210 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290 = load i8 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_289

]]></Node>
<StgValue><ssdm name="top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290"/></StgValue>
</operation>

<operation id="2415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="48" op_0_bw="24">
<![CDATA[
Col_Update_Loop.split:2211 %sext_ln107_63 = sext i24 %top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_290

]]></Node>
<StgValue><ssdm name="sext_ln107_63"/></StgValue>
</operation>

<operation id="2416" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
Col_Update_Loop.split:2212 %mul_ln107_63 = mul i48 %sext_ln107_63, i48 %conv7_i_63_cast

]]></Node>
<StgValue><ssdm name="mul_ln107_63"/></StgValue>
</operation>

<operation id="2417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2213 %tmp_1010 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 47

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="2418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="24" op_0_bw="24" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
Col_Update_Loop.split:2214 %trunc_ln107_62 = partselect i24 @_ssdm_op_PartSelect.i24.i48.i32.i32, i48 %mul_ln107_63, i32 16, i32 39

]]></Node>
<StgValue><ssdm name="trunc_ln107_62"/></StgValue>
</operation>

<operation id="2419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2215 %tmp_1011 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 15

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="2420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2216 %tmp_1012 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 39

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="2421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="24" op_0_bw="1">
<![CDATA[
Col_Update_Loop.split:2217 %zext_ln107_63 = zext i1 %tmp_1011

]]></Node>
<StgValue><ssdm name="zext_ln107_63"/></StgValue>
</operation>

<operation id="2422" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
Col_Update_Loop.split:2218 %add_ln107_63 = add i24 %trunc_ln107_62, i24 %zext_ln107_63

]]></Node>
<StgValue><ssdm name="add_ln107_63"/></StgValue>
</operation>

<operation id="2423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="1" op_0_bw="1" op_1_bw="24" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2219 %tmp_1013 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln107_63, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="2424" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2220 %xor_ln107_315 = xor i1 %tmp_1013, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_315"/></StgValue>
</operation>

<operation id="2425" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2221 %and_ln107_378 = and i1 %tmp_1012, i1 %xor_ln107_315

]]></Node>
<StgValue><ssdm name="and_ln107_378"/></StgValue>
</operation>

<operation id="2426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2222 %tmp_1014 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %mul_ln107_63, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="2427" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="7" op_0_bw="7" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2223 %tmp_1015 = partselect i7 @_ssdm_op_PartSelect.i7.i48.i32, i48 %mul_ln107_63, i32 41

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="2428" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
Col_Update_Loop.split:2224 %icmp_ln107_189 = icmp_eq  i7 %tmp_1015, i7 127

]]></Node>
<StgValue><ssdm name="icmp_ln107_189"/></StgValue>
</operation>

<operation id="2429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="8" op_0_bw="8" op_1_bw="48" op_2_bw="32">
<![CDATA[
Col_Update_Loop.split:2225 %tmp_1016 = partselect i8 @_ssdm_op_PartSelect.i8.i48.i32, i48 %mul_ln107_63, i32 40

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="2430" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2226 %icmp_ln107_190 = icmp_eq  i8 %tmp_1016, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln107_190"/></StgValue>
</operation>

<operation id="2431" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2227 %icmp_ln107_191 = icmp_eq  i8 %tmp_1016, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln107_191"/></StgValue>
</operation>

<operation id="2432" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2228 %select_ln107_252 = select i1 %and_ln107_378, i1 %icmp_ln107_190, i1 %icmp_ln107_191

]]></Node>
<StgValue><ssdm name="select_ln107_252"/></StgValue>
</operation>

<operation id="2433" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2229 %xor_ln107_316 = xor i1 %tmp_1014, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_316"/></StgValue>
</operation>

<operation id="2434" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2230 %and_ln107_379 = and i1 %icmp_ln107_189, i1 %xor_ln107_316

]]></Node>
<StgValue><ssdm name="and_ln107_379"/></StgValue>
</operation>

<operation id="2435" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
Col_Update_Loop.split:2231 %select_ln107_253 = select i1 %and_ln107_378, i1 %and_ln107_379, i1 %icmp_ln107_190

]]></Node>
<StgValue><ssdm name="select_ln107_253"/></StgValue>
</operation>

<operation id="2436" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2232 %and_ln107_380 = and i1 %and_ln107_378, i1 %icmp_ln107_190

]]></Node>
<StgValue><ssdm name="and_ln107_380"/></StgValue>
</operation>

<operation id="2437" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2233 %xor_ln107_317 = xor i1 %select_ln107_252, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_317"/></StgValue>
</operation>

<operation id="2438" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2234 %or_ln107_126 = or i1 %tmp_1013, i1 %xor_ln107_317

]]></Node>
<StgValue><ssdm name="or_ln107_126"/></StgValue>
</operation>

<operation id="2439" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2235 %xor_ln107_318 = xor i1 %tmp_1010, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_318"/></StgValue>
</operation>

<operation id="2440" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2236 %and_ln107_381 = and i1 %or_ln107_126, i1 %xor_ln107_318

]]></Node>
<StgValue><ssdm name="and_ln107_381"/></StgValue>
</operation>

<operation id="2441" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2237 %and_ln107_382 = and i1 %tmp_1013, i1 %select_ln107_253

]]></Node>
<StgValue><ssdm name="and_ln107_382"/></StgValue>
</operation>

<operation id="2442" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2238 %or_ln107_191 = or i1 %and_ln107_380, i1 %and_ln107_382

]]></Node>
<StgValue><ssdm name="or_ln107_191"/></StgValue>
</operation>

<operation id="2443" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2239 %xor_ln107_319 = xor i1 %or_ln107_191, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln107_319"/></StgValue>
</operation>

<operation id="2444" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2240 %and_ln107_383 = and i1 %tmp_1010, i1 %xor_ln107_319

]]></Node>
<StgValue><ssdm name="and_ln107_383"/></StgValue>
</operation>

<operation id="2445" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2241 %select_ln107_254 = select i1 %and_ln107_381, i24 8388607, i24 8388608

]]></Node>
<StgValue><ssdm name="select_ln107_254"/></StgValue>
</operation>

<operation id="2446" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
Col_Update_Loop.split:2242 %or_ln107_127 = or i1 %and_ln107_381, i1 %and_ln107_383

]]></Node>
<StgValue><ssdm name="or_ln107_127"/></StgValue>
</operation>

<operation id="2447" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
Col_Update_Loop.split:2243 %select_ln107_255 = select i1 %or_ln107_127, i24 %select_ln107_254, i24 %add_ln107_63

]]></Node>
<StgValue><ssdm name="select_ln107_255"/></StgValue>
</operation>

<operation id="2455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0">
<![CDATA[
for.end84.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="2448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
Col_Update_Loop.split:1 %specpipeline_ln103 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_53

]]></Node>
<StgValue><ssdm name="specpipeline_ln103"/></StgValue>
</operation>

<operation id="2449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
Col_Update_Loop.split:2 %speclooptripcount_ln102 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln102"/></StgValue>
</operation>

<operation id="2450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
Col_Update_Loop.split:3 %specloopname_ln102 = specloopname void @_ssdm_op_SpecLoopName, void @empty_55

]]></Node>
<StgValue><ssdm name="specloopname_ln102"/></StgValue>
</operation>

<operation id="2451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1536" op_0_bw="1536" op_1_bw="24" op_2_bw="24" op_3_bw="24" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="24" op_9_bw="24" op_10_bw="24" op_11_bw="24" op_12_bw="24" op_13_bw="24" op_14_bw="24" op_15_bw="24" op_16_bw="24" op_17_bw="24" op_18_bw="24" op_19_bw="24" op_20_bw="24" op_21_bw="24" op_22_bw="24" op_23_bw="24" op_24_bw="24" op_25_bw="24" op_26_bw="24" op_27_bw="24" op_28_bw="24" op_29_bw="24" op_30_bw="24" op_31_bw="24" op_32_bw="24" op_33_bw="24" op_34_bw="24" op_35_bw="24" op_36_bw="24" op_37_bw="24" op_38_bw="24" op_39_bw="24" op_40_bw="24" op_41_bw="24" op_42_bw="24" op_43_bw="24" op_44_bw="24" op_45_bw="24" op_46_bw="24" op_47_bw="24" op_48_bw="24" op_49_bw="24" op_50_bw="24" op_51_bw="24" op_52_bw="24" op_53_bw="24" op_54_bw="24" op_55_bw="24" op_56_bw="24" op_57_bw="24" op_58_bw="24" op_59_bw="24" op_60_bw="24" op_61_bw="24" op_62_bw="24" op_63_bw="24" op_64_bw="24">
<![CDATA[
Col_Update_Loop.split:2244 %tmp_1017 = bitconcatenate i1536 @_ssdm_op_BitConcatenate.i1536.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24.i24, i24 %select_ln107_255, i24 %select_ln107_251, i24 %select_ln107_247, i24 %select_ln107_243, i24 %select_ln107_239, i24 %select_ln107_235, i24 %select_ln107_231, i24 %select_ln107_227, i24 %select_ln107_223, i24 %select_ln107_219, i24 %select_ln107_215, i24 %select_ln107_211, i24 %select_ln107_207, i24 %select_ln107_203, i24 %select_ln107_199, i24 %select_ln107_195, i24 %select_ln107_191, i24 %select_ln107_187, i24 %select_ln107_183, i24 %select_ln107_179, i24 %select_ln107_175, i24 %select_ln107_171, i24 %select_ln107_167, i24 %select_ln107_163, i24 %select_ln107_159, i24 %select_ln107_155, i24 %select_ln107_151, i24 %select_ln107_147, i24 %select_ln107_143, i24 %select_ln107_139, i24 %select_ln107_135, i24 %select_ln107_131, i24 %select_ln107_127, i24 %select_ln107_123, i24 %select_ln107_119, i24 %select_ln107_115, i24 %select_ln107_111, i24 %select_ln107_107, i24 %select_ln107_103, i24 %select_ln107_99, i24 %select_ln107_95, i24 %select_ln107_91, i24 %select_ln107_87, i24 %select_ln107_83, i24 %select_ln107_79, i24 %select_ln107_75, i24 %select_ln107_71, i24 %select_ln107_67, i24 %select_ln107_63, i24 %select_ln107_59, i24 %select_ln107_55, i24 %select_ln107_51, i24 %select_ln107_47, i24 %select_ln107_43, i24 %select_ln107_39, i24 %select_ln107_35, i24 %select_ln107_31, i24 %select_ln107_27, i24 %select_ln107_23, i24 %select_ln107_19, i24 %select_ln107_15, i24 %select_ln107_11, i24 %select_ln107_7, i24 %select_ln107_3

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="2452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="8" op_0_bw="1536" op_1_bw="64" op_2_bw="64">
<![CDATA[
Col_Update_Loop.split:2245 %C_addr = getelementptr i1536 %C, i64 0, i64 %zext_ln102

]]></Node>
<StgValue><ssdm name="C_addr"/></StgValue>
</operation>

<operation id="2453" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="1536" op_1_bw="8">
<![CDATA[
Col_Update_Loop.split:2246 %store_ln107 = store i1536 %tmp_1017, i8 %C_addr

]]></Node>
<StgValue><ssdm name="store_ln107"/></StgValue>
</operation>

<operation id="2454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="0" op_0_bw="0">
<![CDATA[
Col_Update_Loop.split:2248 %br_ln102 = br void %Col_Update_Loop

]]></Node>
<StgValue><ssdm name="br_ln102"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
