DSCH 2.6h
VERSION 28-Dec-19 09:32:09 PM
BB(-15,-10,120,100)
SYM  #pmos
BB(65,0,85,20)
TITLE 80 15  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(66,5,19,15,r)
VIS 1
PIN(85,0,0.000,0.000)s
PIN(65,10,0.000,0.000)g
PIN(85,20,0.030,0.210)d
LIG(65,10,71,10)
LIG(73,10,73,10)
LIG(75,16,75,4)
LIG(77,16,77,4)
LIG(85,4,77,4)
LIG(85,0,85,4)
LIG(85,16,77,16)
LIG(85,20,85,16)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(100,0,120,20)
TITLE 105 15  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                       
REC(100,5,19,15,r)
VIS 1
PIN(100,0,0.000,0.000)s
PIN(120,10,0.000,0.000)g
PIN(100,20,0.030,0.210)d
LIG(120,10,114,10)
LIG(112,10,112,10)
LIG(110,16,110,4)
LIG(108,16,108,4)
LIG(100,4,108,4)
LIG(100,0,100,4)
LIG(100,16,108,16)
LIG(100,20,100,16)
VLG  pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(75,35,95,55)
TITLE 90 50  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(76,40,19,15,r)
VIS 1
PIN(95,55,0.000,0.000)s
PIN(75,45,0.000,0.000)g
PIN(95,35,0.030,0.210)d
LIG(85,45,75,45)
LIG(85,51,85,39)
LIG(87,51,87,39)
LIG(95,39,87,39)
LIG(95,35,95,39)
LIG(95,51,87,51)
LIG(95,55,95,51)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(75,65,95,85)
TITLE 90 80  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                       
REC(76,70,19,15,r)
VIS 1
PIN(95,85,0.000,0.000)s
PIN(75,75,0.000,0.000)g
PIN(95,65,0.030,0.070)d
LIG(85,75,75,75)
LIG(85,81,85,69)
LIG(87,81,87,69)
LIG(95,69,87,69)
LIG(95,65,95,69)
LIG(95,81,87,81)
LIG(95,85,95,81)
VLG  nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(90,-10,100,0)
TITLE 93 -4  #vdd
MODEL 1
PROP                                                                                                                                                                                                           
REC(-40,5,0,0,)
VIS 0
PIN(95,0,0.000,0.000)vdd
LIG(95,0,95,-5)
LIG(95,-5,90,-5)
LIG(90,-5,95,-10)
LIG(95,-10,100,-5)
LIG(100,-5,95,-5)
FSYM
SYM  #vss
BB(90,87,100,95)
TITLE 94 92  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(90,85,0,0,b)
VIS 0
PIN(95,85,0.000,0.000)vss
LIG(95,85,95,90)
LIG(90,90,100,90)
LIG(90,93,92,90)
LIG(92,93,94,90)
LIG(94,93,96,90)
LIG(96,93,98,90)
FSYM
SYM  #light1
BB(108,20,114,34)
TITLE 110 34  #light
MODEL 49
PROP                                                                                                                                                                                                           
REC(109,21,4,4,r)
VIS 1
PIN(110,35,0.000,0.000)out1
LIG(113,26,113,21)
LIG(113,21,112,20)
LIG(109,21,109,26)
LIG(112,31,112,28)
LIG(111,31,114,31)
LIG(111,33,113,31)
LIG(112,33,114,31)
LIG(108,28,114,28)
LIG(110,28,110,35)
LIG(108,26,108,28)
LIG(114,26,108,26)
LIG(114,28,114,26)
LIG(110,20,109,21)
LIG(112,20,110,20)
FSYM
SYM  #clock2
BB(-15,72,0,78)
TITLE -10 75  #clock
MODEL 69
PROP   20.00 20.00                                                                                                                                                                                                       
REC(-13,73,6,4,r)
VIS 1
PIN(0,75,1.500,0.140)clk2
LIG(-5,75,0,75)
LIG(-10,73,-12,73)
LIG(-6,73,-8,73)
LIG(-5,72,-5,78)
LIG(-15,78,-15,72)
LIG(-10,77,-10,73)
LIG(-8,73,-8,77)
LIG(-8,77,-10,77)
LIG(-12,77,-14,77)
LIG(-12,73,-12,77)
LIG(-5,78,-15,78)
LIG(-5,72,-15,72)
FSYM
SYM  #clock1
BB(-15,7,0,13)
TITLE -10 10  #clock
MODEL 69
PROP   10.00 10.00                                                                                                                                                                                                       
REC(-13,8,6,4,r)
VIS 1
PIN(0,10,1.500,0.140)clk1
LIG(-5,10,0,10)
LIG(-10,8,-12,8)
LIG(-6,8,-8,8)
LIG(-5,7,-5,13)
LIG(-15,13,-15,7)
LIG(-10,12,-10,8)
LIG(-8,8,-8,12)
LIG(-8,12,-10,12)
LIG(-12,12,-14,12)
LIG(-12,8,-12,12)
LIG(-5,13,-15,13)
LIG(-5,7,-15,7)
FSYM
CNC(95 20)
CNC(95 20)
CNC(30 10)
CNC(30 75)
CNC(95 30)
LIG(85,0,100,0)
LIG(85,20,95,20)
LIG(95,20,95,30)
LIG(95,20,100,20)
LIG(110,35,105,35)
LIG(95,55,95,65)
LIG(30,100,120,100)
LIG(0,10,30,10)
LIG(30,45,75,45)
LIG(0,75,30,75)
LIG(120,10,120,100)
LIG(30,10,30,45)
LIG(30,10,65,10)
LIG(105,30,105,35)
LIG(30,75,30,100)
LIG(30,75,75,75)
LIG(95,30,95,35)
LIG(95,30,105,30)
FFIG D:\VLSI\habib1.sch
