{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-497,-292",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port WR_AXI -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port RD_AXI -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 2 -x 480 -y 240 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst blk_mem_gen -pg 1 -lvl 3 -x 750 -y 240 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir rsta_busy right -pinY rsta_busy 0R
preplace inst axi_crossbar -pg 1 -lvl 1 -x 180 -y 140 -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir aclk left -pinY aclk 40L -pinDir aresetn left -pinY aresetn 60L
preplace inst system_ila_0 -pg 1 -lvl 2 -x 480 -y 60 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 115 114} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 0L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 20L -pinDir SLOT_2_AXI left -pinY SLOT_2_AXI 40L -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 60L
preplace netloc pcie_bridge_axi_aclk 1 0 2 40 260 340
preplace netloc resetn_1 1 0 2 20 280 NJ
preplace netloc S00_AXI_1 1 0 2 40 60 NJ
preplace netloc S01_AXI_1 1 0 2 20 80 NJ
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 2 1 N 240
preplace netloc axi_crossbar_M00_AXI 1 1 1 320 100n
levelinfo -pg 1 0 180 480 750 880
pagesize -pg 1 -db -bbox -sgen -110 0 880 340
",
   "No Loops_ScaleFactor":"1.0",
   "No Loops_TopLeft":"-342,-191",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port S_AXI -pg 1 -lvl 0 -x -10 -y 50 -defaultsOSRD
preplace port port-id_clk -pg 1 -lvl 0 -x -10 -y 70 -defaultsOSRD
preplace port port-id_resetn -pg 1 -lvl 0 -x -10 -y 90 -defaultsOSRD
preplace inst axi_bram_ctrl -pg 1 -lvl 1 -x 150 -y 70 -defaultsOSRD
preplace inst blk_mem_gen -pg 1 -lvl 2 -x 430 -y 70 -defaultsOSRD
preplace netloc pcie_bridge_axi_aclk 1 0 1 NJ 70
preplace netloc resetn_1 1 0 1 NJ 90
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 1 1 N 70
preplace netloc stream_to_ram_0_M_AXI 1 0 1 NJ 50
levelinfo -pg 1 -10 150 430 570
pagesize -pg 1 -db -bbox -sgen -110 -10 570 150
"
}
0
