Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 22 14:20:03 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.147        0.000                      0                 1367        0.024        0.000                      0                 1367        3.750        0.000                       0                   551  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.147        0.000                      0                 1367        0.024        0.000                      0                 1367        3.750        0.000                       0                   551  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.533ns  (logic 1.778ns (18.650%)  route 7.755ns (81.350%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          0.656    11.401    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.240    12.765    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.889 r  U_Core/U_ControlUnit/q[28]_i_1__0/O
                         net (fo=2, routed)           1.025    13.914    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.652    14.690    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIC0
    SLICE_X52Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.837    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.511ns  (logic 1.778ns (18.695%)  route 7.733ns (81.305%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          1.062    11.807    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_3
    SLICE_X43Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.931 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[8]_i_2/O
                         net (fo=1, routed)           0.784    12.715    U_Core/U_ControlUnit/q_reg[8]
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.839 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           1.010    13.849    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.973 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.694    14.667    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB0
    SLICE_X52Y9          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.450    14.791    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X52Y9          RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y9          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.831    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.451ns  (logic 1.778ns (18.813%)  route 7.673ns (81.187%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          1.062    11.807    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_3
    SLICE_X43Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.931 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[8]_i_2/O
                         net (fo=1, routed)           0.784    12.715    U_Core/U_ControlUnit/q_reg[8]
    SLICE_X43Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.839 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           1.010    13.849    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X54Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.973 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.634    14.607    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X52Y10         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.450    14.791    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X52Y10         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X52Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.831    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.831    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.244ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.367ns  (logic 1.778ns (18.981%)  route 7.589ns (81.019%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          1.013    11.757    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_3
    SLICE_X44Y9          LUT5 (Prop_lut5_I3_O)        0.124    11.881 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[5]_i_2/O
                         net (fo=1, routed)           1.058    12.940    U_Core/U_ControlUnit/q_reg[5]
    SLICE_X48Y9          LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  U_Core/U_ControlUnit/q[5]_i_1__0/O
                         net (fo=2, routed)           0.615    13.678    U_Core/U_ControlUnit/q_reg[31][3]
    SLICE_X55Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.802 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.721    14.524    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIC1
    SLICE_X56Y10         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.451    14.792    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y10         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.768    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.768    
                         arrival time                         -14.524    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.247ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 1.778ns (19.015%)  route 7.572ns (80.985%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          0.656    11.401    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.313    12.838    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.962 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.759    13.721    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.662    14.507    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X52Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.754    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 1.778ns (18.988%)  route 7.586ns (81.012%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          1.022    11.767    U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[27]_3
    SLICE_X42Y8          LUT5 (Prop_lut5_I3_O)        0.124    11.891 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[3]_i_2/O
                         net (fo=1, routed)           0.956    12.848    U_Core/U_ControlUnit/q_reg[3]_3
    SLICE_X49Y7          LUT6 (Prop_lut6_I0_O)        0.124    12.972 r  U_Core/U_ControlUnit/q[3]_i_1__0/O
                         net (fo=2, routed)           0.659    13.631    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X55Y7          LUT6 (Prop_lut6_I4_O)        0.124    13.755 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.765    14.520    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/DIB1
    SLICE_X56Y10         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.451    14.792    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/WCLK
    SLICE_X56Y10         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X56Y10         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.789    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                         -14.520    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.350ns  (logic 1.778ns (19.015%)  route 7.572ns (80.985%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          0.656    11.401    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.165    12.689    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X43Y17         LUT6 (Prop_lut6_I3_O)        0.124    12.813 r  U_Core/U_ControlUnit/q[27]_i_1__0/O
                         net (fo=2, routed)           0.930    13.743    U_Core/U_ControlUnit/q_reg[31][25]
    SLICE_X54Y17         LUT6 (Prop_lut6_I4_O)        0.124    13.867 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.640    14.507    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X52Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X52Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X52Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.784    U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -14.507    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 1.778ns (18.930%)  route 7.615ns (81.070%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          0.656    11.401    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.240    12.765    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X43Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.889 r  U_Core/U_ControlUnit/q[28]_i_1__0/O
                         net (fo=2, routed)           1.025    13.914    U_Core/U_ControlUnit/q_reg[31][26]
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124    14.038 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_6/O
                         net (fo=2, routed)           0.511    14.549    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIC0
    SLICE_X52Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X52Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.836    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -14.549    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 1.778ns (19.102%)  route 7.530ns (80.898%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          0.656    11.401    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.217    12.741    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I5_O)        0.124    12.865 r  U_Core/U_ControlUnit/q[19]_i_1__0/O
                         net (fo=2, routed)           0.809    13.674    U_Core/U_ControlUnit/q_reg[31][17]
    SLICE_X53Y13         LUT6 (Prop_lut6_I4_O)        0.124    13.798 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.666    14.464    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X50Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.446    14.787    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X50Y15         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X50Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.754    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.754    
                         arrival time                         -14.464    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.392ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.204ns  (logic 1.778ns (19.317%)  route 7.426ns (80.683%))
  Logic Levels:           8  (LUT3=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.635     5.156    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X60Y9          FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y9          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  U_Core/U_DataPath/U_PC/q_reg[3]/Q
                         net (fo=58, routed)          1.951     7.625    U_Core/U_DataPath/U_PC/q_reg[31]_0[3]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.749 r  U_Core/U_DataPath/U_PC/g1_b12/O
                         net (fo=2, routed)           0.000     7.749    U_Core/U_DataPath/U_PC/g1_b12_n_0
    SLICE_X61Y13         MUXF7 (Prop_muxf7_I1_O)      0.217     7.966 r  U_Core/U_DataPath/U_PC/q_reg[12]_i_2/O
                         net (fo=9, routed)           0.611     8.577    U_Core/U_DataPath/U_PC/q_reg[8]_4
    SLICE_X61Y12         LUT6 (Prop_lut6_I5_O)        0.299     8.876 r  U_Core/U_DataPath/U_PC/q[31]_i_8/O
                         net (fo=1, routed)           0.517     9.393    U_Core/U_ControlUnit/q_reg[2]_6
    SLICE_X60Y12         LUT6 (Prop_lut6_I0_O)        0.124     9.517 r  U_Core/U_ControlUnit/q[31]_i_3/O
                         net (fo=41, routed)          1.104    10.621    U_Core/U_ControlUnit/aluControl[3]
    SLICE_X49Y15         LUT3 (Prop_lut3_I1_O)        0.124    10.745 r  U_Core/U_ControlUnit/q[31]_i_4/O
                         net (fo=41, routed)          0.656    11.401    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X49Y11         LUT6 (Prop_lut6_I0_O)        0.124    11.525 r  U_Core/U_ControlUnit/q[28]_i_4/O
                         net (fo=26, routed)          1.313    12.838    U_Core/U_ControlUnit/q[28]_i_4_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.962 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.759    13.721    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X54Y18         LUT6 (Prop_lut6_I4_O)        0.124    13.845 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.516    14.361    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X52Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         1.445    14.786    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X52Y16         RAMD32                                       r  U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X52Y16         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.753    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.753    
                         arrival time                         -14.361    
  -------------------------------------------------------------------
                         slack                                  0.392    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.052%)  route 0.235ns (58.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y5          FDCE                                         r  u_APB_Master/temp_wdata_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_APB_Master/temp_wdata_reg[18]/Q
                         net (fo=4, routed)           0.235     1.849    u_ram/mem_reg_0[18]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.825    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.128ns (35.871%)  route 0.229ns (64.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.568     1.451    u_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  u_APB_Master/temp_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.128     1.579 r  u_APB_Master/temp_wdata_reg[9]/Q
                         net (fo=4, routed)           0.229     1.808    u_ram/mem_reg_0[9]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.243     1.753    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.203%)  route 0.246ns (65.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.568     1.451    u_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  u_APB_Master/temp_wdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.128     1.579 r  u_APB_Master/temp_wdata_reg[5]/Q
                         net (fo=4, routed)           0.246     1.825    u_ram/mem_reg_0[5]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.753    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.285%)  route 0.249ns (62.715%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y5          FDCE                                         r  u_APB_Master/temp_wdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  u_APB_Master/temp_wdata_reg[21]/Q
                         net (fo=4, routed)           0.249     1.846    u_ram/mem_reg_0[21]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.243     1.772    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.148ns (36.208%)  route 0.261ns (63.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y5          FDCE                                         r  u_APB_Master/temp_wdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.148     1.597 r  u_APB_Master/temp_wdata_reg[7]/Q
                         net (fo=4, routed)           0.261     1.858    u_ram/mem_reg_0[7]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.772    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.128ns (32.687%)  route 0.264ns (67.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.568     1.451    u_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y6          FDCE                                         r  u_APB_Master/temp_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDCE (Prop_fdce_C_Q)         0.128     1.579 r  u_APB_Master/temp_wdata_reg[3]/Q
                         net (fo=4, routed)           0.264     1.843    u_ram/mem_reg_0[3]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.243     1.753    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.164ns (34.448%)  route 0.312ns (65.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X54Y5          FDCE                                         r  u_APB_Master/temp_wdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y5          FDCE (Prop_fdce_C_Q)         0.164     1.613 r  u_APB_Master/temp_wdata_reg[10]/Q
                         net (fo=4, routed)           0.312     1.925    u_ram/mem_reg_0[10]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.825    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.188%)  route 0.210ns (59.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.568     1.451    u_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y5          FDCE                                         r  u_APB_Master/temp_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDCE (Prop_fdce_C_Q)         0.141     1.592 r  u_APB_Master/temp_addr_reg[4]/Q
                         net (fo=1, routed)           0.210     1.802    u_ram/Q[2]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.510    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.693    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.898%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.452ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.569     1.452    u_FND_CTRL/u_APB_SlaveIntf_FND/clk_IBUF_BUFG
    SLICE_X57Y2          FDRE                                         r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.141     1.593 r  u_FND_CTRL/u_APB_SlaveIntf_FND/PRDATA_reg[6]/Q
                         net (fo=1, routed)           0.080     1.673    u_APB_Master/q_reg[31][6]
    SLICE_X56Y2          LUT5 (Prop_lut5_I2_O)        0.045     1.718 r  u_APB_Master/q[6]_i_1__4/O
                         net (fo=1, routed)           0.000     1.718    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[31]_0[6]
    SLICE_X56Y2          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.838     1.965    U_Core/U_DataPath/U_MemAccReg_dataRData/clk_IBUF_BUFG
    SLICE_X56Y2          FDCE                                         r  U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[6]/C
                         clock pessimism             -0.500     1.465    
    SLICE_X56Y2          FDCE (Hold_fdce_C_D)         0.121     1.586    U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 u_APB_Master/temp_wdata_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ram/mem_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.128ns (27.843%)  route 0.332ns (72.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.566     1.449    u_APB_Master/clk_IBUF_BUFG
    SLICE_X55Y5          FDCE                                         r  u_APB_Master/temp_wdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.128     1.577 r  u_APB_Master/temp_wdata_reg[6]/Q
                         net (fo=4, routed)           0.332     1.909    u_ram/mem_reg_0[6]
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=550, routed)         0.879     2.007    u_ram/clk_IBUF_BUFG
    RAMB36_X2Y0          RAMB36E1                                     r  u_ram/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.529    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.243     1.772    u_ram/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.137    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    u_ram/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y15   U_Core/U_ControlUnit/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y11   U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y11   U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y15   U_Core/U_ControlUnit/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X54Y6    U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y16   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[21]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y17   U_Core/U_DataPath/U_DecReg_RFRD2/q_reg[22]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y15   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y16   U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y10   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X52Y9    U_Core/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y10   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y10   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y10   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y10   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y10   U_Core/U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK



