<stg><name>relu<ap_fixed<16, 14, 5, 3, 0>, ap_ufixed<12, 12, 5, 3, 0>, ReLU_config6></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry_ifconv:0 %specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln42"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:1 %data_63_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_63_val

]]></Node>
<StgValue><ssdm name="data_63_val_read"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:2 %data_62_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_62_val

]]></Node>
<StgValue><ssdm name="data_62_val_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:3 %data_58_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_58_val

]]></Node>
<StgValue><ssdm name="data_58_val_read"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:4 %data_57_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_57_val

]]></Node>
<StgValue><ssdm name="data_57_val_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:5 %data_55_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_55_val

]]></Node>
<StgValue><ssdm name="data_55_val_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:6 %data_54_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_54_val

]]></Node>
<StgValue><ssdm name="data_54_val_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:7 %data_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_52_val

]]></Node>
<StgValue><ssdm name="data_52_val_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:8 %data_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_47_val

]]></Node>
<StgValue><ssdm name="data_47_val_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:9 %data_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_46_val

]]></Node>
<StgValue><ssdm name="data_46_val_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:10 %data_41_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_41_val

]]></Node>
<StgValue><ssdm name="data_41_val_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:11 %data_32_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_32_val

]]></Node>
<StgValue><ssdm name="data_32_val_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:12 %data_30_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_30_val

]]></Node>
<StgValue><ssdm name="data_30_val_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:13 %data_23_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_23_val

]]></Node>
<StgValue><ssdm name="data_23_val_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:14 %data_14_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_14_val

]]></Node>
<StgValue><ssdm name="data_14_val_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:15 %icmp_ln45 = icmp_sgt  i16 %data_14_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %trunc_ln = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_14_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:17 %res_1445_0 = select i1 %icmp_ln45, i12 %trunc_ln, i12 0

]]></Node>
<StgValue><ssdm name="res_1445_0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:18 %icmp_ln45_7 = icmp_sgt  i16 %data_23_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:19 %trunc_ln46_7 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_23_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_7"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:20 %res_23_0 = select i1 %icmp_ln45_7, i12 %trunc_ln46_7, i12 0

]]></Node>
<StgValue><ssdm name="res_23_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:21 %icmp_ln45_8 = icmp_sgt  i16 %data_30_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_8"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:22 %trunc_ln46_8 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_30_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_8"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:23 %res_30_0 = select i1 %icmp_ln45_8, i12 %trunc_ln46_8, i12 0

]]></Node>
<StgValue><ssdm name="res_30_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:24 %icmp_ln45_9 = icmp_sgt  i16 %data_32_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_9"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:25 %trunc_ln46_9 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_32_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_9"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:26 %res_32_0 = select i1 %icmp_ln45_9, i12 %trunc_ln46_9, i12 0

]]></Node>
<StgValue><ssdm name="res_32_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:27 %icmp_ln45_10 = icmp_sgt  i16 %data_41_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:28 %trunc_ln46_s = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_41_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:29 %res_41_0 = select i1 %icmp_ln45_10, i12 %trunc_ln46_s, i12 0

]]></Node>
<StgValue><ssdm name="res_41_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:30 %icmp_ln45_11 = icmp_sgt  i16 %data_46_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:31 %trunc_ln46_1 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_46_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:32 %res_46_0 = select i1 %icmp_ln45_11, i12 %trunc_ln46_1, i12 0

]]></Node>
<StgValue><ssdm name="res_46_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:33 %icmp_ln45_12 = icmp_sgt  i16 %data_47_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_12"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:34 %trunc_ln46_2 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_47_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_2"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:35 %res_47_0 = select i1 %icmp_ln45_12, i12 %trunc_ln46_2, i12 0

]]></Node>
<StgValue><ssdm name="res_47_0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:36 %icmp_ln45_13 = icmp_sgt  i16 %data_52_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_13"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:37 %trunc_ln46_3 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_52_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_3"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:38 %res_52_0 = select i1 %icmp_ln45_13, i12 %trunc_ln46_3, i12 0

]]></Node>
<StgValue><ssdm name="res_52_0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:39 %icmp_ln45_14 = icmp_sgt  i16 %data_54_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_14"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:40 %trunc_ln46_4 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_54_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:41 %res_54_0 = select i1 %icmp_ln45_14, i12 %trunc_ln46_4, i12 0

]]></Node>
<StgValue><ssdm name="res_54_0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:42 %icmp_ln45_15 = icmp_sgt  i16 %data_55_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_15"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:43 %trunc_ln46_5 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_55_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_5"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:44 %res_55_0 = select i1 %icmp_ln45_15, i12 %trunc_ln46_5, i12 0

]]></Node>
<StgValue><ssdm name="res_55_0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:45 %icmp_ln45_16 = icmp_sgt  i16 %data_57_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_16"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:46 %trunc_ln46_6 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_57_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_6"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:47 %res_57_0 = select i1 %icmp_ln45_16, i12 %trunc_ln46_6, i12 0

]]></Node>
<StgValue><ssdm name="res_57_0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:48 %icmp_ln45_17 = icmp_sgt  i16 %data_58_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_17"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:49 %trunc_ln46_10 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_58_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_10"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:50 %res_58_0 = select i1 %icmp_ln45_17, i12 %trunc_ln46_10, i12 0

]]></Node>
<StgValue><ssdm name="res_58_0"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:51 %icmp_ln45_18 = icmp_sgt  i16 %data_62_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_18"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:52 %trunc_ln46_11 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_62_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_11"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:53 %res_62_0 = select i1 %icmp_ln45_18, i12 %trunc_ln46_11, i12 0

]]></Node>
<StgValue><ssdm name="res_62_0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry_ifconv:54 %icmp_ln45_19 = icmp_sgt  i16 %data_63_val_read, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln45_19"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln45_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:55 %trunc_ln46_12 = partselect i12 @_ssdm_op_PartSelect.i12.i16.i32.i32, i16 %data_63_val_read, i32 2, i32 13

]]></Node>
<StgValue><ssdm name="trunc_ln46_12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:56 %res_63_0 = select i1 %icmp_ln45_19, i12 %trunc_ln46_12, i12 0

]]></Node>
<StgValue><ssdm name="res_63_0"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:57 %newret = insertvalue i168 <undef>, i12 %res_1445_0

]]></Node>
<StgValue><ssdm name="newret"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:58 %newret2 = insertvalue i168 %newret, i12 %res_23_0

]]></Node>
<StgValue><ssdm name="newret2"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:59 %newret4 = insertvalue i168 %newret2, i12 %res_30_0

]]></Node>
<StgValue><ssdm name="newret4"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:60 %newret6 = insertvalue i168 %newret4, i12 %res_32_0

]]></Node>
<StgValue><ssdm name="newret6"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:61 %newret8 = insertvalue i168 %newret6, i12 %res_41_0

]]></Node>
<StgValue><ssdm name="newret8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:62 %newret5 = insertvalue i168 %newret8, i12 %res_46_0

]]></Node>
<StgValue><ssdm name="newret5"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:63 %newret7 = insertvalue i168 %newret5, i12 %res_47_0

]]></Node>
<StgValue><ssdm name="newret7"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:64 %newret9 = insertvalue i168 %newret7, i12 %res_52_0

]]></Node>
<StgValue><ssdm name="newret9"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:65 %newret1 = insertvalue i168 %newret9, i12 %res_54_0

]]></Node>
<StgValue><ssdm name="newret1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:66 %newret3 = insertvalue i168 %newret1, i12 %res_55_0

]]></Node>
<StgValue><ssdm name="newret3"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:67 %newret10 = insertvalue i168 %newret3, i12 %res_57_0

]]></Node>
<StgValue><ssdm name="newret10"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:68 %newret11 = insertvalue i168 %newret10, i12 %res_58_0

]]></Node>
<StgValue><ssdm name="newret11"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:69 %newret12 = insertvalue i168 %newret11, i12 %res_62_0

]]></Node>
<StgValue><ssdm name="newret12"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="168" op_0_bw="168" op_1_bw="12">
<![CDATA[
entry_ifconv:70 %newret13 = insertvalue i168 %newret12, i12 %res_63_0

]]></Node>
<StgValue><ssdm name="newret13"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="168">
<![CDATA[
entry_ifconv:71 %ret_ln45 = ret i168 %newret13

]]></Node>
<StgValue><ssdm name="ret_ln45"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
