# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../process_test.srcs/sources_1/new/jk_flipflop.vhd" \

# Do not sort compile order
nosort
