// Seed: 2931886138
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout uwire id_9;
  input wire id_8;
  inout wire id_7;
  output supply0 id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = 1 + id_2 + !id_7;
  assign id_9 = 1'b0 ** -1 ? id_10 : "" ? -1 : 1;
endmodule
module module_1 #(
    parameter id_1 = 32'd97,
    parameter id_8 = 32'd50
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_4,
      id_5,
      id_2,
      id_2,
      id_7,
      id_6,
      id_7,
      id_7,
      id_7
  );
  input wire id_4;
  output logic [7:0] id_3;
  inout wire id_2;
  output wire _id_1;
  assign id_2 = id_2;
  assign id_3[-1] = id_4;
  logic [-1 : id_1] _id_8 = id_7;
  supply1 id_9 = 1;
  assign id_3[id_8] = 1 <= id_6;
endmodule
