\hypertarget{struct_g_p_i_o___type_def}{}\doxysection{GPIO\+\_\+\+Type\+Def Struct Reference}
\label{struct_g_p_i_o___type_def}\index{GPIO\_TypeDef@{GPIO\_TypeDef}}


General Purpose I/O.  




{\ttfamily \#include $<$stm32f401xe.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}{MODER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}{OTYPER}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}{OSPEEDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}{PUPDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}{IDR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}{ODR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}{BSRRL}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}{BSRRH}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}{LCKR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}{AFR}} \mbox{[}2\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
General Purpose I/O. 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00285}{285}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}\label{struct_g_p_i_o___type_def_ab67c1158c04450d19ad483dcd2192e43}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!AFR@{AFR}}
\index{AFR@{AFR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{AFR}{AFR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t AFR\mbox{[}2\mbox{]}}

GPIO alternate function registers, Address offset\+: 0x20-\/0x24 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00296}{296}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}\label{struct_g_p_i_o___type_def_a35f89f65edca7ed58738166424aeef48}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRRH@{BSRRH}}
\index{BSRRH@{BSRRH}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRRH}{BSRRH}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BSRRH}

GPIO port bit set/reset high register, Address offset\+: 0x1A ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00294}{294}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}\label{struct_g_p_i_o___type_def_aa79204c9bcc8c481da0a5ffe7c74d8b0}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!BSRRL@{BSRRL}}
\index{BSRRL@{BSRRL}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BSRRL}{BSRRL}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t BSRRL}

GPIO port bit set/reset low register, Address offset\+: 0x18 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00293}{293}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}\label{struct_g_p_i_o___type_def_a328d2fe9ef1d513c3a97d30f98f0047c}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!IDR@{IDR}}
\index{IDR@{IDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDR}{IDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDR}

GPIO port input data register, Address offset\+: 0x10 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00291}{291}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}\label{struct_g_p_i_o___type_def_a2612a0f4b3fbdbb6293f6dc70105e190}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!LCKR@{LCKR}}
\index{LCKR@{LCKR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{LCKR}{LCKR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t LCKR}

GPIO port configuration lock register, Address offset\+: 0x1C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00295}{295}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}\label{struct_g_p_i_o___type_def_a2b671a94c63a612f81e0e9de8152d01c}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!MODER@{MODER}}
\index{MODER@{MODER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODER}{MODER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MODER}

GPIO port mode register, Address offset\+: 0x00 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}\label{struct_g_p_i_o___type_def_abff7fffd2b5a718715a130006590c75c}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!ODR@{ODR}}
\index{ODR@{ODR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ODR}{ODR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ODR}

GPIO port output data register, Address offset\+: 0x14 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00292}{292}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}\label{struct_g_p_i_o___type_def_a328d16cc6213783ede54e4059ffd50a3}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OSPEEDR@{OSPEEDR}}
\index{OSPEEDR@{OSPEEDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OSPEEDR}{OSPEEDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OSPEEDR}

GPIO port output speed register, Address offset\+: 0x08 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00289}{289}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}\label{struct_g_p_i_o___type_def_a9543592bda60cb5261075594bdeedac9}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!OTYPER@{OTYPER}}
\index{OTYPER@{OTYPER}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OTYPER}{OTYPER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OTYPER}

GPIO port output type register, Address offset\+: 0x04 ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00288}{288}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.

\mbox{\Hypertarget{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}\label{struct_g_p_i_o___type_def_abeed38529bd7b8de082e490e5d4f1727}} 
\index{GPIO\_TypeDef@{GPIO\_TypeDef}!PUPDR@{PUPDR}}
\index{PUPDR@{PUPDR}!GPIO\_TypeDef@{GPIO\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PUPDR}{PUPDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t PUPDR}

GPIO port pull-\/up/pull-\/down register, Address offset\+: 0x0C ~\newline
 

Definition at line \mbox{\hyperlink{stm32f401xe_8h_source_l00290}{290}} of file \mbox{\hyperlink{stm32f401xe_8h_source}{stm32f401xe.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/dayton.\+flores/\+One\+Drive/\+Documents/\+School/\+CU/\+ECEN 5803/\+Project 1/\+Module 1/\+Code2/sqrt\+\_\+approx/mbed/\+TARGET\+\_\+\+NUCLEO\+\_\+\+F401\+RE/\mbox{\hyperlink{stm32f401xe_8h}{stm32f401xe.\+h}}\end{DoxyCompactItemize}
